#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sun Jan 21 11:44:10 2024
# Process ID: 5308
# Current directory: C:/Xilinx/SSTU/final_project/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6272 C:\Xilinx\SSTU\final_project\project_1\project_1.xpr
# Log file: C:/Xilinx/SSTU/final_project/project_1/vivado.log
# Journal file: C:/Xilinx/SSTU/final_project/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Xilinx/SSTU/final_project/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 1026.699 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2458] undeclared symbol ADD_R, assumed default net type wire [C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/ALU.v:16]
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-311] analyzing module CLS
INFO: [VRFC 10-311] analyzing module ZC
INFO: [VRFC 10-311] analyzing module MUX_R
INFO: [VRFC 10-311] analyzing module MUX_OUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RB
INFO: [VRFC 10-311] analyzing module REGISTER
INFO: [VRFC 10-311] analyzing module DECODER
INFO: [VRFC 10-311] analyzing module MUX_INADD
INFO: [VRFC 10-311] analyzing module MUX_OUTADD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sim_1/new/TOP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 3ce93bd5265c4af5a3c21138dbe69995 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 3ce93bd5265c4af5a3c21138dbe69995 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'busy' on this module [C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sim_1/new/TOP_tb.v:50]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2458] undeclared symbol ADD_R, assumed default net type wire [C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/ALU.v:16]
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-311] analyzing module CLS
INFO: [VRFC 10-311] analyzing module ZC
INFO: [VRFC 10-311] analyzing module MUX_R
INFO: [VRFC 10-311] analyzing module MUX_OUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RB
INFO: [VRFC 10-311] analyzing module REGISTER
INFO: [VRFC 10-311] analyzing module DECODER
INFO: [VRFC 10-311] analyzing module MUX_INADD
INFO: [VRFC 10-311] analyzing module MUX_OUTADD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sim_1/new/TOP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 3ce93bd5265c4af5a3c21138dbe69995 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 3ce93bd5265c4af5a3c21138dbe69995 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'out' on this module [C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sim_1/new/TOP_tb.v:50]
ERROR: [VRFC 10-3180] cannot find port 'Busy' on this module [C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/TOP.v:21]
ERROR: [VRFC 10-3180] cannot find port 'Start' on this module [C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/TOP.v:18]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2458] undeclared symbol ADD_R, assumed default net type wire [C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/ALU.v:16]
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-311] analyzing module CLS
INFO: [VRFC 10-311] analyzing module ZC
INFO: [VRFC 10-311] analyzing module MUX_R
INFO: [VRFC 10-311] analyzing module MUX_OUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RB
INFO: [VRFC 10-311] analyzing module REGISTER
INFO: [VRFC 10-311] analyzing module DECODER
INFO: [VRFC 10-311] analyzing module MUX_INADD
INFO: [VRFC 10-311] analyzing module MUX_OUTADD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2458] undeclared symbol start, assumed default net type wire [C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/TOP.v:18]
INFO: [VRFC 10-2458] undeclared symbol busy, assumed default net type wire [C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/TOP.v:21]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sim_1/new/TOP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 3ce93bd5265c4af5a3c21138dbe69995 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 3ce93bd5265c4af5a3c21138dbe69995 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'busy' on this module [C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sim_1/new/TOP_tb.v:50]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2458] undeclared symbol ADD_R, assumed default net type wire [C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/ALU.v:16]
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-311] analyzing module CLS
INFO: [VRFC 10-311] analyzing module ZC
INFO: [VRFC 10-311] analyzing module MUX_R
INFO: [VRFC 10-311] analyzing module MUX_OUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RB
INFO: [VRFC 10-311] analyzing module REGISTER
INFO: [VRFC 10-311] analyzing module DECODER
INFO: [VRFC 10-311] analyzing module MUX_INADD
INFO: [VRFC 10-311] analyzing module MUX_OUTADD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2458] undeclared symbol start, assumed default net type wire [C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/TOP.v:18]
INFO: [VRFC 10-2458] undeclared symbol busy, assumed default net type wire [C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/TOP.v:21]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sim_1/new/TOP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 3ce93bd5265c4af5a3c21138dbe69995 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 3ce93bd5265c4af5a3c21138dbe69995 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'out' on this module [C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sim_1/new/TOP_tb.v:50]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2458] undeclared symbol ADD_R, assumed default net type wire [C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/ALU.v:16]
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-311] analyzing module CLS
INFO: [VRFC 10-311] analyzing module ZC
INFO: [VRFC 10-311] analyzing module MUX_R
INFO: [VRFC 10-311] analyzing module MUX_OUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RB
INFO: [VRFC 10-311] analyzing module REGISTER
INFO: [VRFC 10-311] analyzing module DECODER
INFO: [VRFC 10-311] analyzing module MUX_INADD
INFO: [VRFC 10-311] analyzing module MUX_OUTADD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2458] undeclared symbol start, assumed default net type wire [C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/TOP.v:18]
INFO: [VRFC 10-2458] undeclared symbol busy, assumed default net type wire [C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/TOP.v:21]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sim_1/new/TOP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 3ce93bd5265c4af5a3c21138dbe69995 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 3ce93bd5265c4af5a3c21138dbe69995 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'InA' on this module [C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sim_1/new/TOP_tb.v:50]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TOP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2458] undeclared symbol ADD_R, assumed default net type wire [C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/ALU.v:16]
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-311] analyzing module CLS
INFO: [VRFC 10-311] analyzing module ZC
INFO: [VRFC 10-311] analyzing module MUX_R
INFO: [VRFC 10-311] analyzing module MUX_OUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RB
INFO: [VRFC 10-311] analyzing module REGISTER
INFO: [VRFC 10-311] analyzing module DECODER
INFO: [VRFC 10-311] analyzing module MUX_INADD
INFO: [VRFC 10-311] analyzing module MUX_OUTADD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sim_1/new/TOP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 3ce93bd5265c4af5a3c21138dbe69995 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 3ce93bd5265c4af5a3c21138dbe69995 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'r' [C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/ALU.v:16]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.CLS
Compiling module xil_defaultlib.ZC
Compiling module xil_defaultlib.MUX_R
Compiling module xil_defaultlib.MUX_OUT
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DECODER
Compiling module xil_defaultlib.MUX_INADD
Compiling module xil_defaultlib.REGISTER
Compiling module xil_defaultlib.MUX_OUTADD
Compiling module xil_defaultlib.RB_default
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.TOP_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot TOP_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TOP_tb_behav -key {Behavioral:sim_1:Functional:TOP_tb} -tclbatch {TOP_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source TOP_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TOP_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1026.699 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
$finish called at time : 1010 ns : File "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sim_1/new/TOP_tb.v" Line 37
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
$finish called at time : 1010 ns : File "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sim_1/new/TOP_tb.v" Line 37
run 10 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TOP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2458] undeclared symbol ADD_R, assumed default net type wire [C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/ALU.v:16]
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-311] analyzing module CLS
INFO: [VRFC 10-311] analyzing module ZC
INFO: [VRFC 10-311] analyzing module MUX_R
INFO: [VRFC 10-311] analyzing module MUX_OUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RB
INFO: [VRFC 10-311] analyzing module REGISTER
INFO: [VRFC 10-311] analyzing module DECODER
INFO: [VRFC 10-311] analyzing module MUX_INADD
INFO: [VRFC 10-311] analyzing module MUX_OUTADD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sim_1/new/TOP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 3ce93bd5265c4af5a3c21138dbe69995 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 3ce93bd5265c4af5a3c21138dbe69995 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'r' [C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/ALU.v:16]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.CLS
Compiling module xil_defaultlib.ZC
Compiling module xil_defaultlib.MUX_R
Compiling module xil_defaultlib.MUX_OUT
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DECODER
Compiling module xil_defaultlib.MUX_INADD
Compiling module xil_defaultlib.REGISTER
Compiling module xil_defaultlib.MUX_OUTADD
Compiling module xil_defaultlib.RB_default
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.TOP_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot TOP_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1026.699 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
$finish called at time : 1010 ns : File "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sim_1/new/TOP_tb.v" Line 37
run 10 us
run 10 us
run 10 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TOP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2458] undeclared symbol ADD_R, assumed default net type wire [C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/ALU.v:16]
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-311] analyzing module CLS
INFO: [VRFC 10-311] analyzing module ZC
INFO: [VRFC 10-311] analyzing module MUX_R
INFO: [VRFC 10-311] analyzing module MUX_OUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RB
INFO: [VRFC 10-311] analyzing module REGISTER
INFO: [VRFC 10-311] analyzing module DECODER
INFO: [VRFC 10-311] analyzing module MUX_INADD
INFO: [VRFC 10-311] analyzing module MUX_OUTADD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sim_1/new/TOP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 3ce93bd5265c4af5a3c21138dbe69995 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 3ce93bd5265c4af5a3c21138dbe69995 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'r' [C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/ALU.v:16]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.CLS
Compiling module xil_defaultlib.ZC
Compiling module xil_defaultlib.MUX_R
Compiling module xil_defaultlib.MUX_OUT
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DECODER
Compiling module xil_defaultlib.MUX_INADD
Compiling module xil_defaultlib.REGISTER
Compiling module xil_defaultlib.MUX_OUTADD
Compiling module xil_defaultlib.RB_default
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.TOP_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot TOP_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1026.699 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
$finish called at time : 1010 ns : File "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sim_1/new/TOP_tb.v" Line 37
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TOP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2458] undeclared symbol ADD_R, assumed default net type wire [C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/ALU.v:16]
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-311] analyzing module CLS
INFO: [VRFC 10-311] analyzing module ZC
INFO: [VRFC 10-311] analyzing module MUX_R
INFO: [VRFC 10-311] analyzing module MUX_OUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RB
INFO: [VRFC 10-311] analyzing module REGISTER
INFO: [VRFC 10-311] analyzing module DECODER
INFO: [VRFC 10-311] analyzing module MUX_INADD
INFO: [VRFC 10-311] analyzing module MUX_OUTADD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sim_1/new/TOP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 3ce93bd5265c4af5a3c21138dbe69995 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 3ce93bd5265c4af5a3c21138dbe69995 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'r' [C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/ALU.v:16]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.CLS
Compiling module xil_defaultlib.ZC
Compiling module xil_defaultlib.MUX_R
Compiling module xil_defaultlib.MUX_OUT
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DECODER
Compiling module xil_defaultlib.MUX_INADD
Compiling module xil_defaultlib.REGISTER
Compiling module xil_defaultlib.MUX_OUTADD
Compiling module xil_defaultlib.RB_default
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.TOP_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot TOP_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1026.699 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TOP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2458] undeclared symbol ADD_R, assumed default net type wire [C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/ALU.v:16]
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-311] analyzing module CLS
INFO: [VRFC 10-311] analyzing module ZC
INFO: [VRFC 10-311] analyzing module MUX_R
INFO: [VRFC 10-311] analyzing module MUX_OUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RB
INFO: [VRFC 10-311] analyzing module REGISTER
INFO: [VRFC 10-311] analyzing module DECODER
INFO: [VRFC 10-311] analyzing module MUX_INADD
INFO: [VRFC 10-311] analyzing module MUX_OUTADD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sim_1/new/TOP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 3ce93bd5265c4af5a3c21138dbe69995 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 3ce93bd5265c4af5a3c21138dbe69995 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'r' [C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/ALU.v:16]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.CLS
Compiling module xil_defaultlib.ZC
Compiling module xil_defaultlib.MUX_R
Compiling module xil_defaultlib.MUX_OUT
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DECODER
Compiling module xil_defaultlib.MUX_INADD
Compiling module xil_defaultlib.REGISTER
Compiling module xil_defaultlib.MUX_OUTADD
Compiling module xil_defaultlib.RB_default
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.TOP_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot TOP_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1026.699 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TOP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2458] undeclared symbol ADD_R, assumed default net type wire [C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/ALU.v:16]
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-311] analyzing module CLS
INFO: [VRFC 10-311] analyzing module ZC
INFO: [VRFC 10-311] analyzing module MUX_R
INFO: [VRFC 10-311] analyzing module MUX_OUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RB
INFO: [VRFC 10-311] analyzing module REGISTER
INFO: [VRFC 10-311] analyzing module DECODER
INFO: [VRFC 10-311] analyzing module MUX_INADD
INFO: [VRFC 10-311] analyzing module MUX_OUTADD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sim_1/new/TOP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 3ce93bd5265c4af5a3c21138dbe69995 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 3ce93bd5265c4af5a3c21138dbe69995 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'r' [C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/ALU.v:16]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.CLS
Compiling module xil_defaultlib.ZC
Compiling module xil_defaultlib.MUX_R
Compiling module xil_defaultlib.MUX_OUT
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DECODER
Compiling module xil_defaultlib.MUX_INADD
Compiling module xil_defaultlib.REGISTER
Compiling module xil_defaultlib.MUX_OUTADD
Compiling module xil_defaultlib.RB_default
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.TOP_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot TOP_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1026.699 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TOP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2458] undeclared symbol ADD_R, assumed default net type wire [C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/ALU.v:16]
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-311] analyzing module CLS
INFO: [VRFC 10-311] analyzing module ZC
INFO: [VRFC 10-311] analyzing module MUX_R
INFO: [VRFC 10-311] analyzing module MUX_OUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RB
INFO: [VRFC 10-311] analyzing module REGISTER
INFO: [VRFC 10-311] analyzing module DECODER
INFO: [VRFC 10-311] analyzing module MUX_INADD
INFO: [VRFC 10-311] analyzing module MUX_OUTADD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sim_1/new/TOP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 3ce93bd5265c4af5a3c21138dbe69995 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 3ce93bd5265c4af5a3c21138dbe69995 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'r' [C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/ALU.v:16]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.CLS
Compiling module xil_defaultlib.ZC
Compiling module xil_defaultlib.MUX_R
Compiling module xil_defaultlib.MUX_OUT
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DECODER
Compiling module xil_defaultlib.MUX_INADD
Compiling module xil_defaultlib.REGISTER
Compiling module xil_defaultlib.MUX_OUTADD
Compiling module xil_defaultlib.RB_default
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.TOP_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot TOP_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1026.699 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TOP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2458] undeclared symbol ADD_R, assumed default net type wire [C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/ALU.v:16]
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-311] analyzing module CLS
INFO: [VRFC 10-311] analyzing module ZC
INFO: [VRFC 10-311] analyzing module MUX_R
INFO: [VRFC 10-311] analyzing module MUX_OUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RB
INFO: [VRFC 10-311] analyzing module REGISTER
INFO: [VRFC 10-311] analyzing module DECODER
INFO: [VRFC 10-311] analyzing module MUX_INADD
INFO: [VRFC 10-311] analyzing module MUX_OUTADD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sim_1/new/TOP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 3ce93bd5265c4af5a3c21138dbe69995 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 3ce93bd5265c4af5a3c21138dbe69995 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'r' [C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/ALU.v:16]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.CLS
Compiling module xil_defaultlib.ZC
Compiling module xil_defaultlib.MUX_R
Compiling module xil_defaultlib.MUX_OUT
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DECODER
Compiling module xil_defaultlib.MUX_INADD
Compiling module xil_defaultlib.REGISTER
Compiling module xil_defaultlib.MUX_OUTADD
Compiling module xil_defaultlib.RB_default
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.TOP_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot TOP_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1026.699 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TOP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2458] undeclared symbol ADD_R, assumed default net type wire [C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/ALU.v:16]
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-311] analyzing module CLS
INFO: [VRFC 10-311] analyzing module ZC
INFO: [VRFC 10-311] analyzing module MUX_R
INFO: [VRFC 10-311] analyzing module MUX_OUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RB
INFO: [VRFC 10-311] analyzing module REGISTER
INFO: [VRFC 10-311] analyzing module DECODER
INFO: [VRFC 10-311] analyzing module MUX_INADD
INFO: [VRFC 10-311] analyzing module MUX_OUTADD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sim_1/new/TOP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 3ce93bd5265c4af5a3c21138dbe69995 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 3ce93bd5265c4af5a3c21138dbe69995 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'r' [C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/ALU.v:16]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.CLS
Compiling module xil_defaultlib.ZC
Compiling module xil_defaultlib.MUX_R
Compiling module xil_defaultlib.MUX_OUT
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DECODER
Compiling module xil_defaultlib.MUX_INADD
Compiling module xil_defaultlib.REGISTER
Compiling module xil_defaultlib.MUX_OUTADD
Compiling module xil_defaultlib.RB_default
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.TOP_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot TOP_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1026.699 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TOP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2458] undeclared symbol ADD_R, assumed default net type wire [C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/ALU.v:16]
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-311] analyzing module CLS
INFO: [VRFC 10-311] analyzing module ZC
INFO: [VRFC 10-311] analyzing module MUX_R
INFO: [VRFC 10-311] analyzing module MUX_OUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RB
INFO: [VRFC 10-311] analyzing module REGISTER
INFO: [VRFC 10-311] analyzing module DECODER
INFO: [VRFC 10-311] analyzing module MUX_INADD
INFO: [VRFC 10-311] analyzing module MUX_OUTADD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sim_1/new/TOP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 3ce93bd5265c4af5a3c21138dbe69995 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 3ce93bd5265c4af5a3c21138dbe69995 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'r' [C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/ALU.v:16]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.CLS
Compiling module xil_defaultlib.ZC
Compiling module xil_defaultlib.MUX_R
Compiling module xil_defaultlib.MUX_OUT
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DECODER
Compiling module xil_defaultlib.MUX_INADD
Compiling module xil_defaultlib.REGISTER
Compiling module xil_defaultlib.MUX_OUTADD
Compiling module xil_defaultlib.RB_default
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.TOP_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot TOP_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1026.699 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TOP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2458] undeclared symbol ADD_R, assumed default net type wire [C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/ALU.v:16]
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-311] analyzing module CLS
INFO: [VRFC 10-311] analyzing module ZC
INFO: [VRFC 10-311] analyzing module MUX_R
INFO: [VRFC 10-311] analyzing module MUX_OUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RB
INFO: [VRFC 10-311] analyzing module REGISTER
INFO: [VRFC 10-311] analyzing module DECODER
INFO: [VRFC 10-311] analyzing module MUX_INADD
INFO: [VRFC 10-311] analyzing module MUX_OUTADD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sim_1/new/TOP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 3ce93bd5265c4af5a3c21138dbe69995 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 3ce93bd5265c4af5a3c21138dbe69995 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'r' [C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/ALU.v:16]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.CLS
Compiling module xil_defaultlib.ZC
Compiling module xil_defaultlib.MUX_R
Compiling module xil_defaultlib.MUX_OUT
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DECODER
Compiling module xil_defaultlib.MUX_INADD
Compiling module xil_defaultlib.REGISTER
Compiling module xil_defaultlib.MUX_OUTADD
Compiling module xil_defaultlib.RB_default
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.TOP_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot TOP_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1026.699 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TOP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-311] analyzing module CLS
INFO: [VRFC 10-311] analyzing module ZC
INFO: [VRFC 10-311] analyzing module MUX_R
INFO: [VRFC 10-311] analyzing module MUX_OUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RB
INFO: [VRFC 10-311] analyzing module REGISTER
INFO: [VRFC 10-311] analyzing module DECODER
INFO: [VRFC 10-311] analyzing module MUX_INADD
INFO: [VRFC 10-311] analyzing module MUX_OUTADD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sim_1/new/TOP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 3ce93bd5265c4af5a3c21138dbe69995 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 3ce93bd5265c4af5a3c21138dbe69995 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.CLS
Compiling module xil_defaultlib.ZC
Compiling module xil_defaultlib.MUX_R
Compiling module xil_defaultlib.MUX_OUT
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DECODER
Compiling module xil_defaultlib.MUX_INADD
Compiling module xil_defaultlib.REGISTER
Compiling module xil_defaultlib.MUX_OUTADD
Compiling module xil_defaultlib.RB_default
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.TOP_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot TOP_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1026.699 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TOP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-311] analyzing module CLS
INFO: [VRFC 10-311] analyzing module ZC
INFO: [VRFC 10-311] analyzing module MUX_R
INFO: [VRFC 10-311] analyzing module MUX_OUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RB
INFO: [VRFC 10-311] analyzing module REGISTER
INFO: [VRFC 10-311] analyzing module DECODER
INFO: [VRFC 10-311] analyzing module MUX_INADD
INFO: [VRFC 10-311] analyzing module MUX_OUTADD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sim_1/new/TOP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 3ce93bd5265c4af5a3c21138dbe69995 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 3ce93bd5265c4af5a3c21138dbe69995 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.CLS
Compiling module xil_defaultlib.ZC
Compiling module xil_defaultlib.MUX_R
Compiling module xil_defaultlib.MUX_OUT
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DECODER
Compiling module xil_defaultlib.MUX_INADD
Compiling module xil_defaultlib.REGISTER
Compiling module xil_defaultlib.MUX_OUTADD
Compiling module xil_defaultlib.RB_default
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.TOP_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot TOP_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1026.699 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TOP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-311] analyzing module CLS
INFO: [VRFC 10-311] analyzing module ZC
INFO: [VRFC 10-311] analyzing module MUX_R
INFO: [VRFC 10-311] analyzing module MUX_OUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RB
INFO: [VRFC 10-311] analyzing module REGISTER
INFO: [VRFC 10-311] analyzing module DECODER
INFO: [VRFC 10-311] analyzing module MUX_INADD
INFO: [VRFC 10-311] analyzing module MUX_OUTADD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sim_1/new/TOP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 3ce93bd5265c4af5a3c21138dbe69995 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 3ce93bd5265c4af5a3c21138dbe69995 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.CLS
Compiling module xil_defaultlib.ZC
Compiling module xil_defaultlib.MUX_R
Compiling module xil_defaultlib.MUX_OUT
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DECODER
Compiling module xil_defaultlib.MUX_INADD
Compiling module xil_defaultlib.REGISTER
Compiling module xil_defaultlib.MUX_OUTADD
Compiling module xil_defaultlib.RB_default
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.TOP_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot TOP_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1026.699 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TOP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-311] analyzing module CLS
INFO: [VRFC 10-311] analyzing module ZC
INFO: [VRFC 10-311] analyzing module MUX_R
INFO: [VRFC 10-311] analyzing module MUX_OUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RB
INFO: [VRFC 10-311] analyzing module REGISTER
INFO: [VRFC 10-311] analyzing module DECODER
INFO: [VRFC 10-311] analyzing module MUX_INADD
INFO: [VRFC 10-311] analyzing module MUX_OUTADD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sim_1/new/TOP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 3ce93bd5265c4af5a3c21138dbe69995 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 3ce93bd5265c4af5a3c21138dbe69995 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.CLS
Compiling module xil_defaultlib.ZC
Compiling module xil_defaultlib.MUX_R
Compiling module xil_defaultlib.MUX_OUT
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DECODER
Compiling module xil_defaultlib.MUX_INADD
Compiling module xil_defaultlib.REGISTER
Compiling module xil_defaultlib.MUX_OUTADD
Compiling module xil_defaultlib.RB_default
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.TOP_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot TOP_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1026.699 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TOP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-311] analyzing module CLS
INFO: [VRFC 10-311] analyzing module ZC
INFO: [VRFC 10-311] analyzing module MUX_R
INFO: [VRFC 10-311] analyzing module MUX_OUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RB
INFO: [VRFC 10-311] analyzing module REGISTER
INFO: [VRFC 10-311] analyzing module DECODER
INFO: [VRFC 10-311] analyzing module MUX_INADD
INFO: [VRFC 10-311] analyzing module MUX_OUTADD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sim_1/new/TOP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 3ce93bd5265c4af5a3c21138dbe69995 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 3ce93bd5265c4af5a3c21138dbe69995 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.CLS
Compiling module xil_defaultlib.ZC
Compiling module xil_defaultlib.MUX_R
Compiling module xil_defaultlib.MUX_OUT
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DECODER
Compiling module xil_defaultlib.MUX_INADD
Compiling module xil_defaultlib.REGISTER
Compiling module xil_defaultlib.MUX_OUTADD
Compiling module xil_defaultlib.RB_default
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.TOP_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot TOP_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1026.699 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TOP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-311] analyzing module CLS
INFO: [VRFC 10-311] analyzing module ZC
INFO: [VRFC 10-311] analyzing module MUX_R
INFO: [VRFC 10-311] analyzing module MUX_OUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RB
INFO: [VRFC 10-311] analyzing module REGISTER
INFO: [VRFC 10-311] analyzing module DECODER
INFO: [VRFC 10-311] analyzing module MUX_INADD
INFO: [VRFC 10-311] analyzing module MUX_OUTADD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sim_1/new/TOP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 3ce93bd5265c4af5a3c21138dbe69995 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 3ce93bd5265c4af5a3c21138dbe69995 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v:36]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TOP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-311] analyzing module CLS
INFO: [VRFC 10-311] analyzing module ZC
INFO: [VRFC 10-311] analyzing module MUX_R
INFO: [VRFC 10-311] analyzing module MUX_OUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RB
INFO: [VRFC 10-311] analyzing module REGISTER
INFO: [VRFC 10-311] analyzing module DECODER
INFO: [VRFC 10-311] analyzing module MUX_INADD
INFO: [VRFC 10-311] analyzing module MUX_OUTADD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sim_1/new/TOP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 3ce93bd5265c4af5a3c21138dbe69995 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 3ce93bd5265c4af5a3c21138dbe69995 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.CLS
Compiling module xil_defaultlib.ZC
Compiling module xil_defaultlib.MUX_R
Compiling module xil_defaultlib.MUX_OUT
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DECODER
Compiling module xil_defaultlib.MUX_INADD
Compiling module xil_defaultlib.REGISTER
Compiling module xil_defaultlib.MUX_OUTADD
Compiling module xil_defaultlib.RB_default
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.TOP_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot TOP_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1026.699 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TOP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-311] analyzing module CLS
INFO: [VRFC 10-311] analyzing module ZC
INFO: [VRFC 10-311] analyzing module MUX_R
INFO: [VRFC 10-311] analyzing module MUX_OUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RB
INFO: [VRFC 10-311] analyzing module REGISTER
INFO: [VRFC 10-311] analyzing module DECODER
INFO: [VRFC 10-311] analyzing module MUX_INADD
INFO: [VRFC 10-311] analyzing module MUX_OUTADD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sim_1/new/TOP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 3ce93bd5265c4af5a3c21138dbe69995 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 3ce93bd5265c4af5a3c21138dbe69995 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v:45]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v:46]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v:47]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TOP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-311] analyzing module CLS
INFO: [VRFC 10-311] analyzing module ZC
INFO: [VRFC 10-311] analyzing module MUX_R
INFO: [VRFC 10-311] analyzing module MUX_OUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RB
INFO: [VRFC 10-311] analyzing module REGISTER
INFO: [VRFC 10-311] analyzing module DECODER
INFO: [VRFC 10-311] analyzing module MUX_INADD
INFO: [VRFC 10-311] analyzing module MUX_OUTADD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sim_1/new/TOP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 3ce93bd5265c4af5a3c21138dbe69995 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 3ce93bd5265c4af5a3c21138dbe69995 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.CLS
Compiling module xil_defaultlib.ZC
Compiling module xil_defaultlib.MUX_R
Compiling module xil_defaultlib.MUX_OUT
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DECODER
Compiling module xil_defaultlib.MUX_INADD
Compiling module xil_defaultlib.REGISTER
Compiling module xil_defaultlib.MUX_OUTADD
Compiling module xil_defaultlib.RB_default
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.TOP_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot TOP_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1026.699 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TOP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-311] analyzing module CLS
INFO: [VRFC 10-311] analyzing module ZC
INFO: [VRFC 10-311] analyzing module MUX_R
INFO: [VRFC 10-311] analyzing module MUX_OUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RB
INFO: [VRFC 10-311] analyzing module REGISTER
INFO: [VRFC 10-311] analyzing module DECODER
INFO: [VRFC 10-311] analyzing module MUX_INADD
INFO: [VRFC 10-311] analyzing module MUX_OUTADD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sim_1/new/TOP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 3ce93bd5265c4af5a3c21138dbe69995 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 3ce93bd5265c4af5a3c21138dbe69995 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v:36]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v:41]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v:42]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v:43]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v:45]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v:46]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v:47]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v:48]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v:49]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v:50]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v:51]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v:52]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v:53]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v:54]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v:55]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v:56]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v:57]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v:58]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v:59]
INFO: [#UNDEF] Sorry, too many errors..
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TOP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-311] analyzing module CLS
INFO: [VRFC 10-311] analyzing module ZC
INFO: [VRFC 10-311] analyzing module MUX_R
INFO: [VRFC 10-311] analyzing module MUX_OUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RB
INFO: [VRFC 10-311] analyzing module REGISTER
INFO: [VRFC 10-311] analyzing module DECODER
INFO: [VRFC 10-311] analyzing module MUX_INADD
INFO: [VRFC 10-311] analyzing module MUX_OUTADD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sim_1/new/TOP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 3ce93bd5265c4af5a3c21138dbe69995 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 3ce93bd5265c4af5a3c21138dbe69995 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v:36]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v:41]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v:42]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v:43]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v:45]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v:46]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v:47]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v:48]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v:49]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v:50]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v:51]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v:52]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v:53]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v:54]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v:55]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v:56]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v:57]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v:58]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v:59]
INFO: [#UNDEF] Sorry, too many errors..
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TOP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-311] analyzing module CLS
INFO: [VRFC 10-311] analyzing module ZC
INFO: [VRFC 10-311] analyzing module MUX_R
INFO: [VRFC 10-311] analyzing module MUX_OUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RB
INFO: [VRFC 10-311] analyzing module REGISTER
INFO: [VRFC 10-311] analyzing module DECODER
INFO: [VRFC 10-311] analyzing module MUX_INADD
INFO: [VRFC 10-311] analyzing module MUX_OUTADD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sim_1/new/TOP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 3ce93bd5265c4af5a3c21138dbe69995 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 3ce93bd5265c4af5a3c21138dbe69995 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v:36]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v:41]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v:42]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v:43]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v:45]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v:46]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v:47]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v:48]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v:49]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v:50]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v:51]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v:52]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v:53]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v:54]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v:55]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v:56]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v:57]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v:58]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v:59]
INFO: [#UNDEF] Sorry, too many errors..
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TOP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-311] analyzing module CLS
INFO: [VRFC 10-311] analyzing module ZC
INFO: [VRFC 10-311] analyzing module MUX_R
INFO: [VRFC 10-311] analyzing module MUX_OUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RB
INFO: [VRFC 10-311] analyzing module REGISTER
INFO: [VRFC 10-311] analyzing module DECODER
INFO: [VRFC 10-311] analyzing module MUX_INADD
INFO: [VRFC 10-311] analyzing module MUX_OUTADD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sim_1/new/TOP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 3ce93bd5265c4af5a3c21138dbe69995 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 3ce93bd5265c4af5a3c21138dbe69995 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.CLS
Compiling module xil_defaultlib.ZC
Compiling module xil_defaultlib.MUX_R
Compiling module xil_defaultlib.MUX_OUT
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DECODER
Compiling module xil_defaultlib.MUX_INADD
Compiling module xil_defaultlib.REGISTER
Compiling module xil_defaultlib.MUX_OUTADD
Compiling module xil_defaultlib.RB_default
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.TOP_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot TOP_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TOP_tb_behav -key {Behavioral:sim_1:Functional:TOP_tb} -tclbatch {TOP_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source TOP_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TOP_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1249.855 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TOP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-311] analyzing module CLS
INFO: [VRFC 10-311] analyzing module ZC
INFO: [VRFC 10-311] analyzing module MUX_R
INFO: [VRFC 10-311] analyzing module MUX_OUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RB
INFO: [VRFC 10-311] analyzing module REGISTER
INFO: [VRFC 10-311] analyzing module DECODER
INFO: [VRFC 10-311] analyzing module MUX_INADD
INFO: [VRFC 10-311] analyzing module MUX_OUTADD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sim_1/new/TOP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 3ce93bd5265c4af5a3c21138dbe69995 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 3ce93bd5265c4af5a3c21138dbe69995 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.CLS
Compiling module xil_defaultlib.ZC
Compiling module xil_defaultlib.MUX_R
Compiling module xil_defaultlib.MUX_OUT
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DECODER
Compiling module xil_defaultlib.MUX_INADD
Compiling module xil_defaultlib.REGISTER
Compiling module xil_defaultlib.MUX_OUTADD
Compiling module xil_defaultlib.RB_default
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.TOP_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot TOP_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1249.855 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TOP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-311] analyzing module CLS
INFO: [VRFC 10-311] analyzing module ZC
INFO: [VRFC 10-311] analyzing module MUX_R
INFO: [VRFC 10-311] analyzing module MUX_OUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RB
INFO: [VRFC 10-311] analyzing module REGISTER
INFO: [VRFC 10-311] analyzing module DECODER
INFO: [VRFC 10-311] analyzing module MUX_INADD
INFO: [VRFC 10-311] analyzing module MUX_OUTADD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sim_1/new/TOP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 3ce93bd5265c4af5a3c21138dbe69995 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 3ce93bd5265c4af5a3c21138dbe69995 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.CLS
Compiling module xil_defaultlib.ZC
Compiling module xil_defaultlib.MUX_R
Compiling module xil_defaultlib.MUX_OUT
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DECODER
Compiling module xil_defaultlib.MUX_INADD
Compiling module xil_defaultlib.REGISTER
Compiling module xil_defaultlib.MUX_OUTADD
Compiling module xil_defaultlib.RB_default
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.TOP_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot TOP_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1249.855 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TOP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-311] analyzing module CLS
INFO: [VRFC 10-311] analyzing module ZC
INFO: [VRFC 10-311] analyzing module MUX_R
INFO: [VRFC 10-311] analyzing module MUX_OUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RB
INFO: [VRFC 10-311] analyzing module REGISTER
INFO: [VRFC 10-311] analyzing module DECODER
INFO: [VRFC 10-311] analyzing module MUX_INADD
INFO: [VRFC 10-311] analyzing module MUX_OUTADD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sim_1/new/TOP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 3ce93bd5265c4af5a3c21138dbe69995 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 3ce93bd5265c4af5a3c21138dbe69995 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.CLS
Compiling module xil_defaultlib.ZC
Compiling module xil_defaultlib.MUX_R
Compiling module xil_defaultlib.MUX_OUT
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DECODER
Compiling module xil_defaultlib.MUX_INADD
Compiling module xil_defaultlib.REGISTER
Compiling module xil_defaultlib.MUX_OUTADD
Compiling module xil_defaultlib.RB_default
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.TOP_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot TOP_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1249.855 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TOP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-311] analyzing module CLS
INFO: [VRFC 10-311] analyzing module ZC
INFO: [VRFC 10-311] analyzing module MUX_R
INFO: [VRFC 10-311] analyzing module MUX_OUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RB
INFO: [VRFC 10-311] analyzing module REGISTER
INFO: [VRFC 10-311] analyzing module DECODER
INFO: [VRFC 10-311] analyzing module MUX_INADD
INFO: [VRFC 10-311] analyzing module MUX_OUTADD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sim_1/new/TOP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 3ce93bd5265c4af5a3c21138dbe69995 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 3ce93bd5265c4af5a3c21138dbe69995 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.CLS
Compiling module xil_defaultlib.ZC
Compiling module xil_defaultlib.MUX_R
Compiling module xil_defaultlib.MUX_OUT
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DECODER
Compiling module xil_defaultlib.MUX_INADD
Compiling module xil_defaultlib.REGISTER
Compiling module xil_defaultlib.MUX_OUTADD
Compiling module xil_defaultlib.RB_default
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.TOP_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot TOP_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1249.855 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TOP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-311] analyzing module CLS
INFO: [VRFC 10-311] analyzing module ZC
INFO: [VRFC 10-311] analyzing module MUX_R
INFO: [VRFC 10-311] analyzing module MUX_OUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RB
INFO: [VRFC 10-311] analyzing module REGISTER
INFO: [VRFC 10-311] analyzing module DECODER
INFO: [VRFC 10-311] analyzing module MUX_INADD
INFO: [VRFC 10-311] analyzing module MUX_OUTADD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sim_1/new/TOP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 3ce93bd5265c4af5a3c21138dbe69995 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 3ce93bd5265c4af5a3c21138dbe69995 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.CLS
Compiling module xil_defaultlib.ZC
Compiling module xil_defaultlib.MUX_R
Compiling module xil_defaultlib.MUX_OUT
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DECODER
Compiling module xil_defaultlib.MUX_INADD
Compiling module xil_defaultlib.REGISTER
Compiling module xil_defaultlib.MUX_OUTADD
Compiling module xil_defaultlib.RB_default
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.TOP_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot TOP_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1249.855 ; gain = 0.000
run all
$finish called at time : 1010 ns : File "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sim_1/new/TOP_tb.v" Line 37
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TOP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-311] analyzing module CLS
INFO: [VRFC 10-311] analyzing module ZC
INFO: [VRFC 10-311] analyzing module MUX_R
INFO: [VRFC 10-311] analyzing module MUX_OUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RB
INFO: [VRFC 10-311] analyzing module REGISTER
INFO: [VRFC 10-311] analyzing module DECODER
INFO: [VRFC 10-311] analyzing module MUX_INADD
INFO: [VRFC 10-311] analyzing module MUX_OUTADD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sim_1/new/TOP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 3ce93bd5265c4af5a3c21138dbe69995 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 3ce93bd5265c4af5a3c21138dbe69995 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.CLS
Compiling module xil_defaultlib.ZC
Compiling module xil_defaultlib.MUX_R
Compiling module xil_defaultlib.MUX_OUT
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DECODER
Compiling module xil_defaultlib.MUX_INADD
Compiling module xil_defaultlib.REGISTER
Compiling module xil_defaultlib.MUX_OUTADD
Compiling module xil_defaultlib.RB_default
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.TOP_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot TOP_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1249.855 ; gain = 0.000
run 5 ns
run 5 ns
$finish called at time : 1010 ns : File "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sim_1/new/TOP_tb.v" Line 37
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TOP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-311] analyzing module CLS
INFO: [VRFC 10-311] analyzing module ZC
INFO: [VRFC 10-311] analyzing module MUX_R
INFO: [VRFC 10-311] analyzing module MUX_OUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RB
INFO: [VRFC 10-311] analyzing module REGISTER
INFO: [VRFC 10-311] analyzing module DECODER
INFO: [VRFC 10-311] analyzing module MUX_INADD
INFO: [VRFC 10-311] analyzing module MUX_OUTADD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sim_1/new/TOP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 3ce93bd5265c4af5a3c21138dbe69995 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 3ce93bd5265c4af5a3c21138dbe69995 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.CLS
Compiling module xil_defaultlib.ZC
Compiling module xil_defaultlib.MUX_R
Compiling module xil_defaultlib.MUX_OUT
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DECODER
Compiling module xil_defaultlib.MUX_INADD
Compiling module xil_defaultlib.REGISTER
Compiling module xil_defaultlib.MUX_OUTADD
Compiling module xil_defaultlib.RB_default
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.TOP_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot TOP_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1249.855 ; gain = 0.000
run 5 ns
run 5 ns
$finish called at time : 1010 ns : File "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sim_1/new/TOP_tb.v" Line 37
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TOP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-311] analyzing module CLS
INFO: [VRFC 10-311] analyzing module ZC
INFO: [VRFC 10-311] analyzing module MUX_R
INFO: [VRFC 10-311] analyzing module MUX_OUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RB
INFO: [VRFC 10-311] analyzing module REGISTER
INFO: [VRFC 10-311] analyzing module DECODER
INFO: [VRFC 10-311] analyzing module MUX_INADD
INFO: [VRFC 10-311] analyzing module MUX_OUTADD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sim_1/new/TOP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 3ce93bd5265c4af5a3c21138dbe69995 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 3ce93bd5265c4af5a3c21138dbe69995 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.CLS
Compiling module xil_defaultlib.ZC
Compiling module xil_defaultlib.MUX_R
Compiling module xil_defaultlib.MUX_OUT
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DECODER
Compiling module xil_defaultlib.MUX_INADD
Compiling module xil_defaultlib.REGISTER
Compiling module xil_defaultlib.MUX_OUTADD
Compiling module xil_defaultlib.RB_default
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.TOP_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot TOP_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1249.855 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TOP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-311] analyzing module CLS
INFO: [VRFC 10-311] analyzing module ZC
INFO: [VRFC 10-311] analyzing module MUX_R
INFO: [VRFC 10-311] analyzing module MUX_OUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RB
INFO: [VRFC 10-311] analyzing module REGISTER
INFO: [VRFC 10-311] analyzing module DECODER
INFO: [VRFC 10-311] analyzing module MUX_INADD
INFO: [VRFC 10-311] analyzing module MUX_OUTADD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sim_1/new/TOP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 3ce93bd5265c4af5a3c21138dbe69995 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 3ce93bd5265c4af5a3c21138dbe69995 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.CLS
Compiling module xil_defaultlib.ZC
Compiling module xil_defaultlib.MUX_R
Compiling module xil_defaultlib.MUX_OUT
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DECODER
Compiling module xil_defaultlib.MUX_INADD
Compiling module xil_defaultlib.REGISTER
Compiling module xil_defaultlib.MUX_OUTADD
Compiling module xil_defaultlib.RB_default
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.TOP_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot TOP_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1249.855 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TOP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-311] analyzing module CLS
INFO: [VRFC 10-311] analyzing module ZC
INFO: [VRFC 10-311] analyzing module MUX_R
INFO: [VRFC 10-311] analyzing module MUX_OUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RB
INFO: [VRFC 10-311] analyzing module REGISTER
INFO: [VRFC 10-311] analyzing module DECODER
INFO: [VRFC 10-311] analyzing module MUX_INADD
INFO: [VRFC 10-311] analyzing module MUX_OUTADD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sim_1/new/TOP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 3ce93bd5265c4af5a3c21138dbe69995 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 3ce93bd5265c4af5a3c21138dbe69995 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.CLS
Compiling module xil_defaultlib.ZC
Compiling module xil_defaultlib.MUX_R
Compiling module xil_defaultlib.MUX_OUT
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DECODER
Compiling module xil_defaultlib.MUX_INADD
Compiling module xil_defaultlib.REGISTER
Compiling module xil_defaultlib.MUX_OUTADD
Compiling module xil_defaultlib.RB_default
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.TOP_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot TOP_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1249.855 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TOP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-311] analyzing module CLS
INFO: [VRFC 10-311] analyzing module ZC
INFO: [VRFC 10-311] analyzing module MUX_R
INFO: [VRFC 10-311] analyzing module MUX_OUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RB
INFO: [VRFC 10-311] analyzing module REGISTER
INFO: [VRFC 10-311] analyzing module DECODER
INFO: [VRFC 10-311] analyzing module MUX_INADD
INFO: [VRFC 10-311] analyzing module MUX_OUTADD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sim_1/new/TOP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 3ce93bd5265c4af5a3c21138dbe69995 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 3ce93bd5265c4af5a3c21138dbe69995 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.CLS
Compiling module xil_defaultlib.ZC
Compiling module xil_defaultlib.MUX_R
Compiling module xil_defaultlib.MUX_OUT
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DECODER
Compiling module xil_defaultlib.MUX_INADD
Compiling module xil_defaultlib.REGISTER
Compiling module xil_defaultlib.MUX_OUTADD
Compiling module xil_defaultlib.RB_default
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.TOP_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot TOP_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1249.855 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TOP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-311] analyzing module CLS
INFO: [VRFC 10-311] analyzing module ZC
INFO: [VRFC 10-311] analyzing module MUX_R
INFO: [VRFC 10-311] analyzing module MUX_OUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RB
INFO: [VRFC 10-311] analyzing module REGISTER
INFO: [VRFC 10-311] analyzing module DECODER
INFO: [VRFC 10-311] analyzing module MUX_INADD
INFO: [VRFC 10-311] analyzing module MUX_OUTADD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sim_1/new/TOP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 3ce93bd5265c4af5a3c21138dbe69995 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 3ce93bd5265c4af5a3c21138dbe69995 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.CLS
Compiling module xil_defaultlib.ZC
Compiling module xil_defaultlib.MUX_R
Compiling module xil_defaultlib.MUX_OUT
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DECODER
Compiling module xil_defaultlib.MUX_INADD
Compiling module xil_defaultlib.REGISTER
Compiling module xil_defaultlib.MUX_OUTADD
Compiling module xil_defaultlib.RB_default
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.TOP_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot TOP_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1249.855 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TOP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-311] analyzing module CLS
INFO: [VRFC 10-311] analyzing module ZC
INFO: [VRFC 10-311] analyzing module MUX_R
INFO: [VRFC 10-311] analyzing module MUX_OUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RB
INFO: [VRFC 10-311] analyzing module REGISTER
INFO: [VRFC 10-311] analyzing module DECODER
INFO: [VRFC 10-311] analyzing module MUX_INADD
INFO: [VRFC 10-311] analyzing module MUX_OUTADD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sim_1/new/TOP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 3ce93bd5265c4af5a3c21138dbe69995 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 3ce93bd5265c4af5a3c21138dbe69995 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.CLS
Compiling module xil_defaultlib.ZC
Compiling module xil_defaultlib.MUX_R
Compiling module xil_defaultlib.MUX_OUT
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DECODER
Compiling module xil_defaultlib.MUX_INADD
Compiling module xil_defaultlib.REGISTER
Compiling module xil_defaultlib.MUX_OUTADD
Compiling module xil_defaultlib.RB_default
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.TOP_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot TOP_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1249.855 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TOP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-311] analyzing module CLS
INFO: [VRFC 10-311] analyzing module ZC
INFO: [VRFC 10-311] analyzing module MUX_R
INFO: [VRFC 10-311] analyzing module MUX_OUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RB
INFO: [VRFC 10-311] analyzing module REGISTER
INFO: [VRFC 10-311] analyzing module DECODER
INFO: [VRFC 10-311] analyzing module MUX_INADD
INFO: [VRFC 10-311] analyzing module MUX_OUTADD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sim_1/new/TOP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 3ce93bd5265c4af5a3c21138dbe69995 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 3ce93bd5265c4af5a3c21138dbe69995 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.CLS
Compiling module xil_defaultlib.ZC
Compiling module xil_defaultlib.MUX_R
Compiling module xil_defaultlib.MUX_OUT
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DECODER
Compiling module xil_defaultlib.MUX_INADD
Compiling module xil_defaultlib.REGISTER
Compiling module xil_defaultlib.MUX_OUTADD
Compiling module xil_defaultlib.RB_default
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.TOP_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot TOP_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1249.855 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TOP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-311] analyzing module CLS
INFO: [VRFC 10-311] analyzing module ZC
INFO: [VRFC 10-311] analyzing module MUX_R
INFO: [VRFC 10-311] analyzing module MUX_OUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RB
INFO: [VRFC 10-311] analyzing module REGISTER
INFO: [VRFC 10-311] analyzing module DECODER
INFO: [VRFC 10-311] analyzing module MUX_INADD
INFO: [VRFC 10-311] analyzing module MUX_OUTADD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sim_1/new/TOP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 3ce93bd5265c4af5a3c21138dbe69995 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 3ce93bd5265c4af5a3c21138dbe69995 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.CLS
Compiling module xil_defaultlib.ZC
Compiling module xil_defaultlib.MUX_R
Compiling module xil_defaultlib.MUX_OUT
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DECODER
Compiling module xil_defaultlib.MUX_INADD
Compiling module xil_defaultlib.REGISTER
Compiling module xil_defaultlib.MUX_OUTADD
Compiling module xil_defaultlib.RB_default
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.TOP_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot TOP_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1249.855 ; gain = 0.000
run 5 ns
run 5 ns
$finish called at time : 1010 ns : File "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sim_1/new/TOP_tb.v" Line 37
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TOP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-311] analyzing module CLS
INFO: [VRFC 10-311] analyzing module ZC
INFO: [VRFC 10-311] analyzing module MUX_R
INFO: [VRFC 10-311] analyzing module MUX_OUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RB
INFO: [VRFC 10-311] analyzing module REGISTER
INFO: [VRFC 10-311] analyzing module DECODER
INFO: [VRFC 10-311] analyzing module MUX_INADD
INFO: [VRFC 10-311] analyzing module MUX_OUTADD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sim_1/new/TOP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 3ce93bd5265c4af5a3c21138dbe69995 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 3ce93bd5265c4af5a3c21138dbe69995 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.CLS
Compiling module xil_defaultlib.ZC
Compiling module xil_defaultlib.MUX_R
Compiling module xil_defaultlib.MUX_OUT
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DECODER
Compiling module xil_defaultlib.MUX_INADD
Compiling module xil_defaultlib.REGISTER
Compiling module xil_defaultlib.MUX_OUTADD
Compiling module xil_defaultlib.RB_default
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.TOP_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot TOP_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1249.855 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TOP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-311] analyzing module CLS
INFO: [VRFC 10-311] analyzing module ZC
INFO: [VRFC 10-311] analyzing module MUX_R
INFO: [VRFC 10-311] analyzing module MUX_OUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RB
INFO: [VRFC 10-311] analyzing module REGISTER
INFO: [VRFC 10-311] analyzing module DECODER
INFO: [VRFC 10-311] analyzing module MUX_INADD
INFO: [VRFC 10-311] analyzing module MUX_OUTADD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sim_1/new/TOP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 3ce93bd5265c4af5a3c21138dbe69995 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 3ce93bd5265c4af5a3c21138dbe69995 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.CLS
Compiling module xil_defaultlib.ZC
Compiling module xil_defaultlib.MUX_R
Compiling module xil_defaultlib.MUX_OUT
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DECODER
Compiling module xil_defaultlib.MUX_INADD
Compiling module xil_defaultlib.REGISTER
Compiling module xil_defaultlib.MUX_OUTADD
Compiling module xil_defaultlib.RB_default
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.TOP_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot TOP_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1249.855 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TOP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-311] analyzing module CLS
INFO: [VRFC 10-311] analyzing module ZC
INFO: [VRFC 10-311] analyzing module MUX_R
INFO: [VRFC 10-311] analyzing module MUX_OUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RB
INFO: [VRFC 10-311] analyzing module REGISTER
INFO: [VRFC 10-311] analyzing module DECODER
INFO: [VRFC 10-311] analyzing module MUX_INADD
INFO: [VRFC 10-311] analyzing module MUX_OUTADD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sim_1/new/TOP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 3ce93bd5265c4af5a3c21138dbe69995 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 3ce93bd5265c4af5a3c21138dbe69995 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.CLS
Compiling module xil_defaultlib.ZC
Compiling module xil_defaultlib.MUX_R
Compiling module xil_defaultlib.MUX_OUT
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DECODER
Compiling module xil_defaultlib.MUX_INADD
Compiling module xil_defaultlib.REGISTER
Compiling module xil_defaultlib.MUX_OUTADD
Compiling module xil_defaultlib.RB_default
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.TOP_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot TOP_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1249.855 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TOP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-311] analyzing module CLS
INFO: [VRFC 10-311] analyzing module ZC
INFO: [VRFC 10-311] analyzing module MUX_R
INFO: [VRFC 10-311] analyzing module MUX_OUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RB
INFO: [VRFC 10-311] analyzing module REGISTER
INFO: [VRFC 10-311] analyzing module DECODER
INFO: [VRFC 10-311] analyzing module MUX_INADD
INFO: [VRFC 10-311] analyzing module MUX_OUTADD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sim_1/new/TOP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 3ce93bd5265c4af5a3c21138dbe69995 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 3ce93bd5265c4af5a3c21138dbe69995 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.CLS
Compiling module xil_defaultlib.ZC
Compiling module xil_defaultlib.MUX_R
Compiling module xil_defaultlib.MUX_OUT
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DECODER
Compiling module xil_defaultlib.MUX_INADD
Compiling module xil_defaultlib.REGISTER
Compiling module xil_defaultlib.MUX_OUTADD
Compiling module xil_defaultlib.RB_default
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.TOP_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot TOP_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1249.855 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TOP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-311] analyzing module CLS
INFO: [VRFC 10-311] analyzing module ZC
INFO: [VRFC 10-311] analyzing module MUX_R
INFO: [VRFC 10-311] analyzing module MUX_OUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RB
INFO: [VRFC 10-311] analyzing module REGISTER
INFO: [VRFC 10-311] analyzing module DECODER
INFO: [VRFC 10-311] analyzing module MUX_INADD
INFO: [VRFC 10-311] analyzing module MUX_OUTADD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sim_1/new/TOP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 3ce93bd5265c4af5a3c21138dbe69995 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 3ce93bd5265c4af5a3c21138dbe69995 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.CLS
Compiling module xil_defaultlib.ZC
Compiling module xil_defaultlib.MUX_R
Compiling module xil_defaultlib.MUX_OUT
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DECODER
Compiling module xil_defaultlib.MUX_INADD
Compiling module xil_defaultlib.REGISTER
Compiling module xil_defaultlib.MUX_OUTADD
Compiling module xil_defaultlib.RB_default
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.TOP_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot TOP_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1249.855 ; gain = 0.000
run all
$finish called at time : 9010 ns : File "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sim_1/new/TOP_tb.v" Line 43
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TOP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-311] analyzing module CLS
INFO: [VRFC 10-311] analyzing module ZC
INFO: [VRFC 10-311] analyzing module MUX_R
INFO: [VRFC 10-311] analyzing module MUX_OUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RB
INFO: [VRFC 10-311] analyzing module REGISTER
INFO: [VRFC 10-311] analyzing module DECODER
INFO: [VRFC 10-311] analyzing module MUX_INADD
INFO: [VRFC 10-311] analyzing module MUX_OUTADD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sim_1/new/TOP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/SSTU/final_project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 3ce93bd5265c4af5a3c21138dbe69995 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 3ce93bd5265c4af5a3c21138dbe69995 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.CLS
Compiling module xil_defaultlib.ZC
Compiling module xil_defaultlib.MUX_R
Compiling module xil_defaultlib.MUX_OUT
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DECODER
Compiling module xil_defaultlib.MUX_INADD
Compiling module xil_defaultlib.REGISTER
Compiling module xil_defaultlib.MUX_OUTADD
Compiling module xil_defaultlib.RB_default
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.TOP_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot TOP_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1249.855 ; gain = 0.000
run all
$finish called at time : 9010 ns : File "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sim_1/new/TOP_tb.v" Line 43
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jan 21 17:41:50 2024...
