

================================================================
== Vitis HLS Report for 'Attention_layer_Pipeline_l_norm_i2_l_j1'
================================================================
* Date:           Tue Sep  5 02:10:17 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.972 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      156|      156|  1.560 us|  1.560 us|  156|  156|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_norm_i2_l_j1  |      154|      154|        12|          1|          1|   144|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.64>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%j1 = alloca i32 1"   --->   Operation 15 'alloca' 'j1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i2 = alloca i32 1"   --->   Operation 16 'alloca' 'i2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten72 = alloca i32 1"   --->   Operation 17 'alloca' 'indvar_flatten72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten72"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i2"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %j1"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body79"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten72_load = load i8 %indvar_flatten72" [kernel.cpp:91]   --->   Operation 22 'load' 'indvar_flatten72_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.55ns)   --->   "%icmp_ln91 = icmp_eq  i8 %indvar_flatten72_load, i8 144" [kernel.cpp:91]   --->   Operation 23 'icmp' 'icmp_ln91' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (1.91ns)   --->   "%add_ln91_1 = add i8 %indvar_flatten72_load, i8 1" [kernel.cpp:91]   --->   Operation 24 'add' 'add_ln91_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln91 = br i1 %icmp_ln91, void %for.inc92, void %for.end94.exitStub" [kernel.cpp:91]   --->   Operation 25 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%j1_load = load i4 %j1" [kernel.cpp:92]   --->   Operation 26 'load' 'j1_load' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%i2_load = load i4 %i2" [kernel.cpp:91]   --->   Operation 27 'load' 'i2_load' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.73ns)   --->   "%add_ln91 = add i4 %i2_load, i4 1" [kernel.cpp:91]   --->   Operation 28 'add' 'add_ln91' <Predicate = (!icmp_ln91)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (1.30ns)   --->   "%icmp_ln92 = icmp_eq  i4 %j1_load, i4 12" [kernel.cpp:92]   --->   Operation 29 'icmp' 'icmp_ln92' <Predicate = (!icmp_ln91)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.02ns)   --->   "%select_ln91 = select i1 %icmp_ln92, i4 0, i4 %j1_load" [kernel.cpp:91]   --->   Operation 30 'select' 'select_ln91' <Predicate = (!icmp_ln91)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (1.02ns)   --->   "%select_ln91_1 = select i1 %icmp_ln92, i4 %add_ln91, i4 %i2_load" [kernel.cpp:91]   --->   Operation 31 'select' 'select_ln91_1' <Predicate = (!icmp_ln91)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln91 = trunc i4 %select_ln91_1" [kernel.cpp:91]   --->   Operation 32 'trunc' 'trunc_ln91' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln92_mid2_v = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %select_ln91_1, i32 2, i32 3" [kernel.cpp:91]   --->   Operation 33 'partselect' 'zext_ln92_mid2_v' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln92 = trunc i4 %select_ln91" [kernel.cpp:92]   --->   Operation 34 'trunc' 'trunc_ln92' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%lshr_ln94_1 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %select_ln91, i32 2, i32 3" [kernel.cpp:94]   --->   Operation 35 'partselect' 'lshr_ln94_1' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.73ns)   --->   "%add_ln92 = add i4 %select_ln91, i4 1" [kernel.cpp:92]   --->   Operation 36 'add' 'add_ln92' <Predicate = (!icmp_ln91)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln92 = store i8 %add_ln91_1, i8 %indvar_flatten72" [kernel.cpp:92]   --->   Operation 37 'store' 'store_ln92' <Predicate = (!icmp_ln91)> <Delay = 1.58>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln92 = store i4 %select_ln91_1, i4 %i2" [kernel.cpp:92]   --->   Operation 38 'store' 'store_ln92' <Predicate = (!icmp_ln91)> <Delay = 1.58>
ST_1 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln92 = store i4 %add_ln92, i4 %j1" [kernel.cpp:92]   --->   Operation 39 'store' 'store_ln92' <Predicate = (!icmp_ln91)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.63>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln94 = zext i2 %zext_ln92_mid2_v" [kernel.cpp:94]   --->   Operation 40 'zext' 'zext_ln94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_85 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %zext_ln92_mid2_v, i2 0" [kernel.cpp:94]   --->   Operation 41 'bitconcatenate' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln94 = sub i4 %tmp_85, i4 %zext_ln94" [kernel.cpp:94]   --->   Operation 42 'sub' 'sub_ln94' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln94_1 = zext i2 %lshr_ln94_1" [kernel.cpp:94]   --->   Operation 43 'zext' 'zext_ln94_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (3.31ns) (root node of TernaryAdder)   --->   "%add_ln94 = add i4 %sub_ln94, i4 %zext_ln94_1" [kernel.cpp:94]   --->   Operation 44 'add' 'add_ln94' <Predicate = true> <Delay = 3.31> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln94_2 = zext i4 %add_ln94" [kernel.cpp:94]   --->   Operation 45 'zext' 'zext_ln94_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%outp_V_addr = getelementptr i24 %outp_V, i64 0, i64 %zext_ln94_2" [kernel.cpp:94]   --->   Operation 46 'getelementptr' 'outp_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%outp_V_1_addr = getelementptr i24 %outp_V_1, i64 0, i64 %zext_ln94_2" [kernel.cpp:94]   --->   Operation 47 'getelementptr' 'outp_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%outp_V_2_addr = getelementptr i24 %outp_V_2, i64 0, i64 %zext_ln94_2" [kernel.cpp:94]   --->   Operation 48 'getelementptr' 'outp_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%outp_V_3_addr = getelementptr i24 %outp_V_3, i64 0, i64 %zext_ln94_2" [kernel.cpp:94]   --->   Operation 49 'getelementptr' 'outp_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%outp_V_4_addr = getelementptr i24 %outp_V_4, i64 0, i64 %zext_ln94_2" [kernel.cpp:94]   --->   Operation 50 'getelementptr' 'outp_V_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%outp_V_5_addr = getelementptr i24 %outp_V_5, i64 0, i64 %zext_ln94_2" [kernel.cpp:94]   --->   Operation 51 'getelementptr' 'outp_V_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%outp_V_6_addr = getelementptr i24 %outp_V_6, i64 0, i64 %zext_ln94_2" [kernel.cpp:94]   --->   Operation 52 'getelementptr' 'outp_V_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%outp_V_7_addr = getelementptr i24 %outp_V_7, i64 0, i64 %zext_ln94_2" [kernel.cpp:94]   --->   Operation 53 'getelementptr' 'outp_V_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%outp_V_8_addr = getelementptr i24 %outp_V_8, i64 0, i64 %zext_ln94_2" [kernel.cpp:94]   --->   Operation 54 'getelementptr' 'outp_V_8_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%outp_V_9_addr = getelementptr i24 %outp_V_9, i64 0, i64 %zext_ln94_2" [kernel.cpp:94]   --->   Operation 55 'getelementptr' 'outp_V_9_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%outp_V_10_addr = getelementptr i24 %outp_V_10, i64 0, i64 %zext_ln94_2" [kernel.cpp:94]   --->   Operation 56 'getelementptr' 'outp_V_10_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%outp_V_11_addr = getelementptr i24 %outp_V_11, i64 0, i64 %zext_ln94_2" [kernel.cpp:94]   --->   Operation 57 'getelementptr' 'outp_V_11_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%outp_V_12_addr = getelementptr i24 %outp_V_12, i64 0, i64 %zext_ln94_2" [kernel.cpp:94]   --->   Operation 58 'getelementptr' 'outp_V_12_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%outp_V_13_addr = getelementptr i24 %outp_V_13, i64 0, i64 %zext_ln94_2" [kernel.cpp:94]   --->   Operation 59 'getelementptr' 'outp_V_13_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%outp_V_14_addr = getelementptr i24 %outp_V_14, i64 0, i64 %zext_ln94_2" [kernel.cpp:94]   --->   Operation 60 'getelementptr' 'outp_V_14_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%outp_V_15_addr = getelementptr i24 %outp_V_15, i64 0, i64 %zext_ln94_2" [kernel.cpp:94]   --->   Operation 61 'getelementptr' 'outp_V_15_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [2/2] (2.32ns)   --->   "%outp_V_load = load i4 %outp_V_addr" [kernel.cpp:94]   --->   Operation 62 'load' 'outp_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9> <RAM>
ST_2 : Operation 63 [2/2] (2.32ns)   --->   "%outp_V_1_load = load i4 %outp_V_1_addr" [kernel.cpp:94]   --->   Operation 63 'load' 'outp_V_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9> <RAM>
ST_2 : Operation 64 [2/2] (2.32ns)   --->   "%outp_V_2_load = load i4 %outp_V_2_addr" [kernel.cpp:94]   --->   Operation 64 'load' 'outp_V_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9> <RAM>
ST_2 : Operation 65 [2/2] (2.32ns)   --->   "%outp_V_3_load = load i4 %outp_V_3_addr" [kernel.cpp:94]   --->   Operation 65 'load' 'outp_V_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9> <RAM>
ST_2 : Operation 66 [2/2] (2.32ns)   --->   "%outp_V_4_load = load i4 %outp_V_4_addr" [kernel.cpp:94]   --->   Operation 66 'load' 'outp_V_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9> <RAM>
ST_2 : Operation 67 [2/2] (2.32ns)   --->   "%outp_V_5_load = load i4 %outp_V_5_addr" [kernel.cpp:94]   --->   Operation 67 'load' 'outp_V_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9> <RAM>
ST_2 : Operation 68 [2/2] (2.32ns)   --->   "%outp_V_6_load = load i4 %outp_V_6_addr" [kernel.cpp:94]   --->   Operation 68 'load' 'outp_V_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9> <RAM>
ST_2 : Operation 69 [2/2] (2.32ns)   --->   "%outp_V_7_load = load i4 %outp_V_7_addr" [kernel.cpp:94]   --->   Operation 69 'load' 'outp_V_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9> <RAM>
ST_2 : Operation 70 [2/2] (2.32ns)   --->   "%outp_V_8_load = load i4 %outp_V_8_addr" [kernel.cpp:94]   --->   Operation 70 'load' 'outp_V_8_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9> <RAM>
ST_2 : Operation 71 [2/2] (2.32ns)   --->   "%outp_V_9_load = load i4 %outp_V_9_addr" [kernel.cpp:94]   --->   Operation 71 'load' 'outp_V_9_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9> <RAM>
ST_2 : Operation 72 [2/2] (2.32ns)   --->   "%outp_V_10_load = load i4 %outp_V_10_addr" [kernel.cpp:94]   --->   Operation 72 'load' 'outp_V_10_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9> <RAM>
ST_2 : Operation 73 [2/2] (2.32ns)   --->   "%outp_V_11_load = load i4 %outp_V_11_addr" [kernel.cpp:94]   --->   Operation 73 'load' 'outp_V_11_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9> <RAM>
ST_2 : Operation 74 [2/2] (2.32ns)   --->   "%outp_V_12_load = load i4 %outp_V_12_addr" [kernel.cpp:94]   --->   Operation 74 'load' 'outp_V_12_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9> <RAM>
ST_2 : Operation 75 [2/2] (2.32ns)   --->   "%outp_V_13_load = load i4 %outp_V_13_addr" [kernel.cpp:94]   --->   Operation 75 'load' 'outp_V_13_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9> <RAM>
ST_2 : Operation 76 [2/2] (2.32ns)   --->   "%outp_V_14_load = load i4 %outp_V_14_addr" [kernel.cpp:94]   --->   Operation 76 'load' 'outp_V_14_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9> <RAM>
ST_2 : Operation 77 [2/2] (2.32ns)   --->   "%outp_V_15_load = load i4 %outp_V_15_addr" [kernel.cpp:94]   --->   Operation 77 'load' 'outp_V_15_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9> <RAM>

State 3 <SV = 2> <Delay = 5.97>
ST_3 : Operation 78 [1/2] (2.32ns)   --->   "%outp_V_load = load i4 %outp_V_addr" [kernel.cpp:94]   --->   Operation 78 'load' 'outp_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9> <RAM>
ST_3 : Operation 79 [1/2] (2.32ns)   --->   "%outp_V_1_load = load i4 %outp_V_1_addr" [kernel.cpp:94]   --->   Operation 79 'load' 'outp_V_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9> <RAM>
ST_3 : Operation 80 [1/2] (2.32ns)   --->   "%outp_V_2_load = load i4 %outp_V_2_addr" [kernel.cpp:94]   --->   Operation 80 'load' 'outp_V_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9> <RAM>
ST_3 : Operation 81 [1/2] (2.32ns)   --->   "%outp_V_3_load = load i4 %outp_V_3_addr" [kernel.cpp:94]   --->   Operation 81 'load' 'outp_V_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9> <RAM>
ST_3 : Operation 82 [1/1] (1.82ns)   --->   "%tmp = mux i24 @_ssdm_op_Mux.ap_auto.4i24.i2, i24 %outp_V_load, i24 %outp_V_1_load, i24 %outp_V_2_load, i24 %outp_V_3_load, i2 %trunc_ln92" [kernel.cpp:94]   --->   Operation 82 'mux' 'tmp' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/2] (2.32ns)   --->   "%outp_V_4_load = load i4 %outp_V_4_addr" [kernel.cpp:94]   --->   Operation 83 'load' 'outp_V_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9> <RAM>
ST_3 : Operation 84 [1/2] (2.32ns)   --->   "%outp_V_5_load = load i4 %outp_V_5_addr" [kernel.cpp:94]   --->   Operation 84 'load' 'outp_V_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9> <RAM>
ST_3 : Operation 85 [1/2] (2.32ns)   --->   "%outp_V_6_load = load i4 %outp_V_6_addr" [kernel.cpp:94]   --->   Operation 85 'load' 'outp_V_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9> <RAM>
ST_3 : Operation 86 [1/2] (2.32ns)   --->   "%outp_V_7_load = load i4 %outp_V_7_addr" [kernel.cpp:94]   --->   Operation 86 'load' 'outp_V_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9> <RAM>
ST_3 : Operation 87 [1/1] (1.82ns)   --->   "%tmp_s = mux i24 @_ssdm_op_Mux.ap_auto.4i24.i2, i24 %outp_V_4_load, i24 %outp_V_5_load, i24 %outp_V_6_load, i24 %outp_V_7_load, i2 %trunc_ln92" [kernel.cpp:94]   --->   Operation 87 'mux' 'tmp_s' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/2] (2.32ns)   --->   "%outp_V_8_load = load i4 %outp_V_8_addr" [kernel.cpp:94]   --->   Operation 88 'load' 'outp_V_8_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9> <RAM>
ST_3 : Operation 89 [1/2] (2.32ns)   --->   "%outp_V_9_load = load i4 %outp_V_9_addr" [kernel.cpp:94]   --->   Operation 89 'load' 'outp_V_9_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9> <RAM>
ST_3 : Operation 90 [1/2] (2.32ns)   --->   "%outp_V_10_load = load i4 %outp_V_10_addr" [kernel.cpp:94]   --->   Operation 90 'load' 'outp_V_10_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9> <RAM>
ST_3 : Operation 91 [1/2] (2.32ns)   --->   "%outp_V_11_load = load i4 %outp_V_11_addr" [kernel.cpp:94]   --->   Operation 91 'load' 'outp_V_11_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9> <RAM>
ST_3 : Operation 92 [1/1] (1.82ns)   --->   "%tmp_86 = mux i24 @_ssdm_op_Mux.ap_auto.4i24.i2, i24 %outp_V_8_load, i24 %outp_V_9_load, i24 %outp_V_10_load, i24 %outp_V_11_load, i2 %trunc_ln92" [kernel.cpp:94]   --->   Operation 92 'mux' 'tmp_86' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/2] (2.32ns)   --->   "%outp_V_12_load = load i4 %outp_V_12_addr" [kernel.cpp:94]   --->   Operation 93 'load' 'outp_V_12_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9> <RAM>
ST_3 : Operation 94 [1/2] (2.32ns)   --->   "%outp_V_13_load = load i4 %outp_V_13_addr" [kernel.cpp:94]   --->   Operation 94 'load' 'outp_V_13_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9> <RAM>
ST_3 : Operation 95 [1/2] (2.32ns)   --->   "%outp_V_14_load = load i4 %outp_V_14_addr" [kernel.cpp:94]   --->   Operation 95 'load' 'outp_V_14_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9> <RAM>
ST_3 : Operation 96 [1/2] (2.32ns)   --->   "%outp_V_15_load = load i4 %outp_V_15_addr" [kernel.cpp:94]   --->   Operation 96 'load' 'outp_V_15_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9> <RAM>
ST_3 : Operation 97 [1/1] (1.82ns)   --->   "%tmp_87 = mux i24 @_ssdm_op_Mux.ap_auto.4i24.i2, i24 %outp_V_12_load, i24 %outp_V_13_load, i24 %outp_V_14_load, i24 %outp_V_15_load, i2 %trunc_ln92" [kernel.cpp:94]   --->   Operation 97 'mux' 'tmp_87' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (1.82ns)   --->   "%v46_V = mux i24 @_ssdm_op_Mux.ap_auto.4i24.i2, i24 %tmp, i24 %tmp_s, i24 %tmp_86, i24 %tmp_87, i2 %trunc_ln91" [kernel.cpp:94]   --->   Operation 98 'mux' 'v46_V' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%p_Result_69 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %v46_V, i32 23"   --->   Operation 99 'bitselect' 'p_Result_69' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.56>
ST_4 : Operation 100 [1/1] (2.45ns)   --->   "%icmp_ln1136 = icmp_eq  i24 %v46_V, i24 0"   --->   Operation 100 'icmp' 'icmp_ln1136' <Predicate = true> <Delay = 2.45> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (2.31ns)   --->   "%tmp_V = sub i24 0, i24 %v46_V"   --->   Operation 101 'sub' 'tmp_V' <Predicate = (p_Result_69)> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.69ns)   --->   "%tmp_V_8 = select i1 %p_Result_69, i24 %tmp_V, i24 %v46_V"   --->   Operation 102 'select' 'tmp_V_8' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%p_Result_s = partselect i24 @llvm.part.select.i24, i24 %tmp_V_8, i32 23, i32 0"   --->   Operation 103 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%p_Result_70 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i24, i1 1, i24 %p_Result_s"   --->   Operation 104 'bitconcatenate' 'p_Result_70' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln1244 = sext i25 %p_Result_70"   --->   Operation 105 'sext' 'sext_ln1244' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%l = cttz i32 @llvm.cttz.i32, i32 %sext_ln1244, i1 1"   --->   Operation 106 'cttz' 'l' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (2.55ns)   --->   "%sub_ln1145 = sub i32 24, i32 %l"   --->   Operation 107 'sub' 'sub_ln1145' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln1145 = trunc i32 %sub_ln1145"   --->   Operation 108 'trunc' 'trunc_ln1145' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln1148 = trunc i32 %sub_ln1145"   --->   Operation 109 'trunc' 'trunc_ln1148' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln1144 = trunc i32 %l"   --->   Operation 110 'trunc' 'trunc_ln1144' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.00>
ST_5 : Operation 111 [1/1] (2.55ns)   --->   "%lsb_index = add i32 %sub_ln1145, i32 4294967272"   --->   Operation 111 'add' 'lsb_index' <Predicate = (!icmp_ln1136)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_90 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32 1, i32 31"   --->   Operation 112 'partselect' 'tmp_90' <Predicate = (!icmp_ln1136)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (2.47ns)   --->   "%icmp_ln1147 = icmp_sgt  i31 %tmp_90, i31 0"   --->   Operation 113 'icmp' 'icmp_ln1147' <Predicate = (!icmp_ln1136)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (1.78ns)   --->   "%sub_ln1148 = sub i5 17, i5 %trunc_ln1148"   --->   Operation 114 'sub' 'sub_ln1148' <Predicate = (!icmp_ln1136)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1148)   --->   "%zext_ln1148 = zext i5 %sub_ln1148"   --->   Operation 115 'zext' 'zext_ln1148' <Predicate = (!icmp_ln1136)> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1148)   --->   "%lshr_ln1148 = lshr i24 16777215, i24 %zext_ln1148"   --->   Operation 116 'lshr' 'lshr_ln1148' <Predicate = (!icmp_ln1136)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1148)   --->   "%p_Result_65 = and i24 %tmp_V_8, i24 %lshr_ln1148"   --->   Operation 117 'and' 'p_Result_65' <Predicate = (!icmp_ln1136)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (2.66ns) (out node of the LUT)   --->   "%icmp_ln1148 = icmp_ne  i24 %p_Result_65, i24 0"   --->   Operation 118 'icmp' 'icmp_ln1148' <Predicate = (!icmp_ln1136)> <Delay = 2.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%a = and i1 %icmp_ln1147, i1 %icmp_ln1148"   --->   Operation 119 'and' 'a' <Predicate = (!icmp_ln1136)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%tmp_91 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32 31"   --->   Operation 120 'bitselect' 'tmp_91' <Predicate = (!icmp_ln1136)> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%xor_ln1150 = xor i1 %tmp_91, i1 1"   --->   Operation 121 'xor' 'xor_ln1150' <Predicate = (!icmp_ln1136)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (2.31ns)   --->   "%add_ln1150 = add i24 %trunc_ln1145, i24 16777192"   --->   Operation 122 'add' 'add_ln1150' <Predicate = (!icmp_ln1136)> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%p_Result_66 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i24, i24 %tmp_V_8, i24 %add_ln1150"   --->   Operation 123 'bitselect' 'p_Result_66' <Predicate = (!icmp_ln1136)> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln1150 = and i1 %p_Result_66, i1 %xor_ln1150"   --->   Operation 124 'and' 'and_ln1150' <Predicate = (!icmp_ln1136)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%or_ln1150 = or i1 %and_ln1150, i1 %a"   --->   Operation 125 'or' 'or_ln1150' <Predicate = (!icmp_ln1136)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln1150"   --->   Operation 126 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln1136)> <Delay = 0.97>
ST_5 : Operation 127 [1/1] (2.47ns)   --->   "%icmp_ln1159 = icmp_sgt  i32 %lsb_index, i32 0"   --->   Operation 127 'icmp' 'icmp_ln1159' <Predicate = (!icmp_ln1136)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.97>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln1158 = zext i24 %tmp_V_8"   --->   Operation 128 'zext' 'zext_ln1158' <Predicate = (!icmp_ln1136)> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (2.55ns)   --->   "%add_ln1159 = add i32 %sub_ln1145, i32 4294967271"   --->   Operation 129 'add' 'add_ln1159' <Predicate = (!icmp_ln1136 & icmp_ln1159)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node m_15)   --->   "%zext_ln1159 = zext i32 %add_ln1159"   --->   Operation 130 'zext' 'zext_ln1159' <Predicate = (!icmp_ln1136 & icmp_ln1159)> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node m_15)   --->   "%lshr_ln1159 = lshr i64 %zext_ln1158, i64 %zext_ln1159"   --->   Operation 131 'lshr' 'lshr_ln1159' <Predicate = (!icmp_ln1136 & icmp_ln1159)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 132 [1/1] (2.55ns)   --->   "%sub_ln1160 = sub i32 25, i32 %sub_ln1145"   --->   Operation 132 'sub' 'sub_ln1160' <Predicate = (!icmp_ln1136 & !icmp_ln1159)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node m_15)   --->   "%zext_ln1160 = zext i32 %sub_ln1160"   --->   Operation 133 'zext' 'zext_ln1160' <Predicate = (!icmp_ln1136 & !icmp_ln1159)> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node m_15)   --->   "%shl_ln1160 = shl i64 %zext_ln1158, i64 %zext_ln1160"   --->   Operation 134 'shl' 'shl_ln1160' <Predicate = (!icmp_ln1136 & !icmp_ln1159)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node m_15)   --->   "%m_14 = select i1 %icmp_ln1159, i64 %lshr_ln1159, i64 %shl_ln1160"   --->   Operation 135 'select' 'm_14' <Predicate = (!icmp_ln1136)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node m_15)   --->   "%zext_ln1162 = zext i2 %or_ln"   --->   Operation 136 'zext' 'zext_ln1162' <Predicate = (!icmp_ln1136)> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (4.42ns) (out node of the LUT)   --->   "%m_15 = add i64 %m_14, i64 %zext_ln1162"   --->   Operation 137 'add' 'm_15' <Predicate = (!icmp_ln1136)> <Delay = 4.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%m_16 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_15, i32 1, i32 63"   --->   Operation 138 'partselect' 'm_16' <Predicate = (!icmp_ln1136)> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%p_Result_67 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_15, i32 25"   --->   Operation 139 'bitselect' 'p_Result_67' <Predicate = (!icmp_ln1136)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.91>
ST_7 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln1163 = zext i63 %m_16"   --->   Operation 140 'zext' 'zext_ln1163' <Predicate = (!icmp_ln1136)> <Delay = 0.00>
ST_7 : Operation 141 [1/1] (1.24ns)   --->   "%select_ln1144 = select i1 %p_Result_67, i8 127, i8 126"   --->   Operation 141 'select' 'select_ln1144' <Predicate = (!icmp_ln1136)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 142 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1165 = sub i8 8, i8 %trunc_ln1144"   --->   Operation 142 'sub' 'sub_ln1165' <Predicate = (!icmp_ln1136)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 143 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln1170 = add i8 %sub_ln1165, i8 %select_ln1144"   --->   Operation 143 'add' 'add_ln1170' <Predicate = (!icmp_ln1136)> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_58 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_69, i8 %add_ln1170"   --->   Operation 144 'bitconcatenate' 'tmp_58' <Predicate = (!icmp_ln1136)> <Delay = 0.00>
ST_7 : Operation 145 [1/1] (0.00ns)   --->   "%p_Result_71 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln1163, i9 %tmp_58, i32 23, i32 31"   --->   Operation 145 'partset' 'p_Result_71' <Predicate = (!icmp_ln1136)> <Delay = 0.00>
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "%LD = trunc i64 %p_Result_71"   --->   Operation 146 'trunc' 'LD' <Predicate = (!icmp_ln1136)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 5.70>
ST_8 : Operation 147 [1/1] (0.00ns)   --->   "%bitcast_ln810 = bitcast i32 %LD"   --->   Operation 147 'bitcast' 'bitcast_ln810' <Predicate = (!icmp_ln1136)> <Delay = 0.00>
ST_8 : Operation 148 [4/4] (5.70ns)   --->   "%phitmp = fmul i32 %bitcast_ln810, i32 0.125"   --->   Operation 148 'fmul' 'phitmp' <Predicate = (!icmp_ln1136)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.70>
ST_9 : Operation 149 [3/4] (5.70ns)   --->   "%phitmp = fmul i32 %bitcast_ln810, i32 0.125"   --->   Operation 149 'fmul' 'phitmp' <Predicate = (!icmp_ln1136)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.70>
ST_10 : Operation 150 [2/4] (5.70ns)   --->   "%phitmp = fmul i32 %bitcast_ln810, i32 0.125"   --->   Operation 150 'fmul' 'phitmp' <Predicate = (!icmp_ln1136)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.40>
ST_11 : Operation 151 [1/4] (5.70ns)   --->   "%phitmp = fmul i32 %bitcast_ln810, i32 0.125"   --->   Operation 151 'fmul' 'phitmp' <Predicate = (!icmp_ln1136)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 152 [1/1] (0.69ns)   --->   "%v48 = select i1 %icmp_ln1136, i32 0, i32 %phitmp"   --->   Operation 152 'select' 'v48' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 167 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 167 'ret' 'ret_ln0' <Predicate = (icmp_ln91)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 6.92>
ST_12 : Operation 153 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_norm_i2_l_j1_str"   --->   Operation 153 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 154 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 144, i64 144, i64 144"   --->   Operation 154 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_83 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %select_ln91_1, i4 0" [kernel.cpp:97]   --->   Operation 155 'bitconcatenate' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_84 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %select_ln91_1, i2 0" [kernel.cpp:97]   --->   Operation 156 'bitconcatenate' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln97 = zext i6 %tmp_84" [kernel.cpp:97]   --->   Operation 157 'zext' 'zext_ln97' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 158 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln97 = sub i8 %tmp_83, i8 %zext_ln97" [kernel.cpp:97]   --->   Operation 158 'sub' 'sub_ln97' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln97_1 = zext i4 %select_ln91" [kernel.cpp:97]   --->   Operation 159 'zext' 'zext_ln97_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 160 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln97 = add i8 %sub_ln97, i8 %zext_ln97_1" [kernel.cpp:97]   --->   Operation 160 'add' 'add_ln97' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln97_2 = zext i8 %add_ln97" [kernel.cpp:97]   --->   Operation 161 'zext' 'zext_ln97_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 162 [1/1] (0.00ns)   --->   "%v22_addr = getelementptr i32 %v22, i64 0, i64 %zext_ln97_2" [kernel.cpp:97]   --->   Operation 162 'getelementptr' 'v22_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 163 [1/1] (0.00ns)   --->   "%specpipeline_ln93 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_29" [kernel.cpp:93]   --->   Operation 163 'specpipeline' 'specpipeline_ln93' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 164 [1/1] (0.00ns)   --->   "%specloopname_ln92 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [kernel.cpp:92]   --->   Operation 164 'specloopname' 'specloopname_ln92' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 165 [1/1] (3.25ns)   --->   "%store_ln97 = store i32 %v48, i8 %v22_addr" [kernel.cpp:97]   --->   Operation 165 'store' 'store_ln97' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_12 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln92 = br void %for.body79" [kernel.cpp:92]   --->   Operation 166 'br' 'br_ln92' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.65ns
The critical path consists of the following:
	'alloca' operation ('j1') [18]  (0 ns)
	'load' operation ('j1_load', kernel.cpp:92) on local variable 'j1' [31]  (0 ns)
	'icmp' operation ('icmp_ln92', kernel.cpp:92) [36]  (1.3 ns)
	'select' operation ('select_ln91', kernel.cpp:91) [37]  (1.02 ns)
	'add' operation ('add_ln92', kernel.cpp:92) [148]  (1.74 ns)
	'store' operation ('store_ln92', kernel.cpp:92) of variable 'add_ln92', kernel.cpp:92 on local variable 'j1' [151]  (1.59 ns)

 <State 2>: 5.64ns
The critical path consists of the following:
	'sub' operation ('sub_ln94', kernel.cpp:94) [47]  (0 ns)
	'add' operation ('add_ln94', kernel.cpp:94) [57]  (3.32 ns)
	'getelementptr' operation ('outp_V_addr', kernel.cpp:94) [59]  (0 ns)
	'load' operation ('outp_V_load', kernel.cpp:94) on array 'outp_V' [75]  (2.32 ns)

 <State 3>: 5.98ns
The critical path consists of the following:
	'load' operation ('outp_V_load', kernel.cpp:94) on array 'outp_V' [75]  (2.32 ns)
	'mux' operation ('tmp', kernel.cpp:94) [79]  (1.83 ns)
	'mux' operation ('v46.V', kernel.cpp:94) [95]  (1.83 ns)

 <State 4>: 5.56ns
The critical path consists of the following:
	'sub' operation ('tmp.V') [98]  (2.31 ns)
	'select' operation ('tmp.V') [99]  (0.694 ns)
	'cttz' operation ('l') [103]  (0 ns)
	'sub' operation ('sub_ln1145') [104]  (2.55 ns)

 <State 5>: 6ns
The critical path consists of the following:
	'add' operation ('lsb_index') [106]  (2.55 ns)
	'icmp' operation ('icmp_ln1147') [108]  (2.47 ns)
	'and' operation ('a') [115]  (0 ns)
	'or' operation ('or_ln1150') [121]  (0 ns)
	blocking operation 0.978 ns on control path)

 <State 6>: 6.97ns
The critical path consists of the following:
	'add' operation ('add_ln1159') [125]  (2.55 ns)
	'lshr' operation ('lshr_ln1159') [127]  (0 ns)
	'select' operation ('m') [131]  (0 ns)
	'add' operation ('m') [133]  (4.42 ns)

 <State 7>: 4.92ns
The critical path consists of the following:
	'select' operation ('select_ln1144') [137]  (1.25 ns)
	'add' operation ('add_ln1170') [140]  (3.67 ns)

 <State 8>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('phitmp') [145]  (5.7 ns)

 <State 9>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('phitmp') [145]  (5.7 ns)

 <State 10>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('phitmp') [145]  (5.7 ns)

 <State 11>: 6.4ns
The critical path consists of the following:
	'fmul' operation ('phitmp') [145]  (5.7 ns)
	'select' operation ('v48') [146]  (0.698 ns)

 <State 12>: 6.92ns
The critical path consists of the following:
	'sub' operation ('sub_ln97', kernel.cpp:97) [42]  (0 ns)
	'add' operation ('add_ln97', kernel.cpp:97) [49]  (3.67 ns)
	'getelementptr' operation ('v22_addr', kernel.cpp:97) [51]  (0 ns)
	'store' operation ('store_ln97', kernel.cpp:97) of variable 'v48' on array 'v22' [147]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
