<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>AMDGPUMCInstLower.cpp source code [llvm/llvm/lib/Target/AMDGPU/AMDGPUMCInstLower.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AMDGPU/AMDGPUMCInstLower.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AMDGPU</a>/<a href='AMDGPUMCInstLower.cpp.html'>AMDGPUMCInstLower.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- AMDGPUMCInstLower.cpp - Lower AMDGPU MachineInstr to an MCInst -----===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>/// \file</i></td></tr>
<tr><th id="10">10</th><td><i>/// Code to lower AMDGPU MachineInstrs to their corresponding MCInst.</i></td></tr>
<tr><th id="11">11</th><td><i>//</i></td></tr>
<tr><th id="12">12</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="13">13</th><td><i>//</i></td></tr>
<tr><th id="14">14</th><td></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="AMDGPUAsmPrinter.h.html">"AMDGPUAsmPrinter.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="AMDGPUSubtarget.h.html">"AMDGPUSubtarget.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="AMDGPUTargetMachine.h.html">"AMDGPUTargetMachine.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="MCTargetDesc/AMDGPUInstPrinter.h.html">"MCTargetDesc/AMDGPUInstPrinter.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="MCTargetDesc/AMDGPUMCTargetDesc.h.html">"MCTargetDesc/AMDGPUMCTargetDesc.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="R600AsmPrinter.h.html">"R600AsmPrinter.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="SIInstrInfo.h.html">"SIInstrInfo.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/IR/Constants.h.html">"llvm/IR/Constants.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/IR/Function.h.html">"llvm/IR/Function.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/IR/GlobalVariable.h.html">"llvm/IR/GlobalVariable.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/MC/MCCodeEmitter.h.html">"llvm/MC/MCCodeEmitter.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/MC/MCContext.h.html">"llvm/MC/MCContext.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../include/llvm/MC/MCExpr.h.html">"llvm/MC/MCExpr.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../include/llvm/MC/MCInst.h.html">"llvm/MC/MCInst.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../include/llvm/MC/MCObjectStreamer.h.html">"llvm/MC/MCObjectStreamer.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../include/llvm/MC/MCStreamer.h.html">"llvm/MC/MCStreamer.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../../include/llvm/Support/Format.h.html">"llvm/Support/Format.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../../../../include/c++/7/algorithm.html">&lt;algorithm&gt;</a></u></td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td><b>namespace</b> {</td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::AMDGPUMCInstLower" title='(anonymous namespace)::AMDGPUMCInstLower' data-ref="(anonymousnamespace)::AMDGPUMCInstLower">AMDGPUMCInstLower</dfn> {</td></tr>
<tr><th id="42">42</th><td>  <a class="type" href="../../../include/llvm/MC/MCContext.h.html#llvm::MCContext" title='llvm::MCContext' data-ref="llvm::MCContext">MCContext</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::AMDGPUMCInstLower::Ctx" title='(anonymous namespace)::AMDGPUMCInstLower::Ctx' data-type='llvm::MCContext &amp;' data-ref="(anonymousnamespace)::AMDGPUMCInstLower::Ctx">Ctx</dfn>;</td></tr>
<tr><th id="43">43</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::TargetSubtargetInfo" title='llvm::TargetSubtargetInfo' data-ref="llvm::TargetSubtargetInfo">TargetSubtargetInfo</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::AMDGPUMCInstLower::ST" title='(anonymous namespace)::AMDGPUMCInstLower::ST' data-type='const llvm::TargetSubtargetInfo &amp;' data-ref="(anonymousnamespace)::AMDGPUMCInstLower::ST">ST</dfn>;</td></tr>
<tr><th id="44">44</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter" title='llvm::AsmPrinter' data-ref="llvm::AsmPrinter">AsmPrinter</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::AMDGPUMCInstLower::AP" title='(anonymous namespace)::AMDGPUMCInstLower::AP' data-type='const llvm::AsmPrinter &amp;' data-ref="(anonymousnamespace)::AMDGPUMCInstLower::AP">AP</dfn>;</td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr" title='llvm::MCExpr' data-ref="llvm::MCExpr">MCExpr</a> *<a class="tu decl" href="#_ZNK12_GLOBAL__N_117AMDGPUMCInstLower22getLongBranchBlockExprERKN4llvm17MachineBasicBlockERKNS1_14MachineOperandE" title='(anonymous namespace)::AMDGPUMCInstLower::getLongBranchBlockExpr' data-type='const llvm::MCExpr * (anonymous namespace)::AMDGPUMCInstLower::getLongBranchBlockExpr(const llvm::MachineBasicBlock &amp; SrcBB, const llvm::MachineOperand &amp; MO) const' data-ref="_ZNK12_GLOBAL__N_117AMDGPUMCInstLower22getLongBranchBlockExprERKN4llvm17MachineBasicBlockERKNS1_14MachineOperandE">getLongBranchBlockExpr</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="1SrcBB" title='SrcBB' data-type='const llvm::MachineBasicBlock &amp;' data-ref="1SrcBB">SrcBB</dfn>,</td></tr>
<tr><th id="47">47</th><td>                                       <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="2MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="2MO">MO</dfn>) <em>const</em>;</td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td><b>public</b>:</td></tr>
<tr><th id="50">50</th><td>  <a class="tu decl" href="#_ZN12_GLOBAL__N_117AMDGPUMCInstLowerC1ERN4llvm9MCContextERKNS1_19TargetSubtargetInfoERKNS1_10AsmPrinterE" title='(anonymous namespace)::AMDGPUMCInstLower::AMDGPUMCInstLower' data-type='void (anonymous namespace)::AMDGPUMCInstLower::AMDGPUMCInstLower(llvm::MCContext &amp; ctx, const llvm::TargetSubtargetInfo &amp; ST, const llvm::AsmPrinter &amp; AP)' data-ref="_ZN12_GLOBAL__N_117AMDGPUMCInstLowerC1ERN4llvm9MCContextERKNS1_19TargetSubtargetInfoERKNS1_10AsmPrinterE">AMDGPUMCInstLower</a>(<a class="type" href="../../../include/llvm/MC/MCContext.h.html#llvm::MCContext" title='llvm::MCContext' data-ref="llvm::MCContext">MCContext</a> &amp;<dfn class="local col3 decl" id="3ctx" title='ctx' data-type='llvm::MCContext &amp;' data-ref="3ctx">ctx</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::TargetSubtargetInfo" title='llvm::TargetSubtargetInfo' data-ref="llvm::TargetSubtargetInfo">TargetSubtargetInfo</a> &amp;<dfn class="local col4 decl" id="4ST" title='ST' data-type='const llvm::TargetSubtargetInfo &amp;' data-ref="4ST">ST</dfn>,</td></tr>
<tr><th id="51">51</th><td>                    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter" title='llvm::AsmPrinter' data-ref="llvm::AsmPrinter">AsmPrinter</a> &amp;<dfn class="local col5 decl" id="5AP" title='AP' data-type='const llvm::AsmPrinter &amp;' data-ref="5AP">AP</dfn>);</td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td>  <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_117AMDGPUMCInstLower12lowerOperandERKN4llvm14MachineOperandERNS1_9MCOperandE" title='(anonymous namespace)::AMDGPUMCInstLower::lowerOperand' data-type='bool (anonymous namespace)::AMDGPUMCInstLower::lowerOperand(const llvm::MachineOperand &amp; MO, llvm::MCOperand &amp; MCOp) const' data-ref="_ZNK12_GLOBAL__N_117AMDGPUMCInstLower12lowerOperandERKN4llvm14MachineOperandERNS1_9MCOperandE">lowerOperand</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="6MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="6MO">MO</dfn>, <a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col7 decl" id="7MCOp" title='MCOp' data-type='llvm::MCOperand &amp;' data-ref="7MCOp">MCOp</dfn>) <em>const</em>;</td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_117AMDGPUMCInstLower5lowerEPKN4llvm12MachineInstrERNS1_6MCInstE">/// Lower a MachineInstr to an MCInst</i></td></tr>
<tr><th id="56">56</th><td>  <em>void</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_117AMDGPUMCInstLower5lowerEPKN4llvm12MachineInstrERNS1_6MCInstE" title='(anonymous namespace)::AMDGPUMCInstLower::lower' data-type='void (anonymous namespace)::AMDGPUMCInstLower::lower(const llvm::MachineInstr * MI, llvm::MCInst &amp; OutMI) const' data-ref="_ZNK12_GLOBAL__N_117AMDGPUMCInstLower5lowerEPKN4llvm12MachineInstrERNS1_6MCInstE">lower</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="8MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="8MI">MI</dfn>, <a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col9 decl" id="9OutMI" title='OutMI' data-type='llvm::MCInst &amp;' data-ref="9OutMI">OutMI</dfn>) <em>const</em>;</td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td>};</td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::R600MCInstLower" title='(anonymous namespace)::R600MCInstLower' data-ref="(anonymousnamespace)::R600MCInstLower">R600MCInstLower</dfn> : <b>public</b> <a class="tu type" href="#(anonymousnamespace)::AMDGPUMCInstLower" title='(anonymous namespace)::AMDGPUMCInstLower' data-ref="(anonymousnamespace)::AMDGPUMCInstLower">AMDGPUMCInstLower</a> {</td></tr>
<tr><th id="61">61</th><td><b>public</b>:</td></tr>
<tr><th id="62">62</th><td>  <a class="tu decl" href="#_ZN12_GLOBAL__N_115R600MCInstLowerC1ERN4llvm9MCContextERKNS1_13R600SubtargetERKNS1_10AsmPrinterE" title='(anonymous namespace)::R600MCInstLower::R600MCInstLower' data-type='void (anonymous namespace)::R600MCInstLower::R600MCInstLower(llvm::MCContext &amp; ctx, const llvm::R600Subtarget &amp; ST, const llvm::AsmPrinter &amp; AP)' data-ref="_ZN12_GLOBAL__N_115R600MCInstLowerC1ERN4llvm9MCContextERKNS1_13R600SubtargetERKNS1_10AsmPrinterE">R600MCInstLower</a>(<a class="type" href="../../../include/llvm/MC/MCContext.h.html#llvm::MCContext" title='llvm::MCContext' data-ref="llvm::MCContext">MCContext</a> &amp;<dfn class="local col0 decl" id="10ctx" title='ctx' data-type='llvm::MCContext &amp;' data-ref="10ctx">ctx</dfn>, <em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::R600Subtarget" title='llvm::R600Subtarget' data-ref="llvm::R600Subtarget">R600Subtarget</a> &amp;<dfn class="local col1 decl" id="11ST" title='ST' data-type='const llvm::R600Subtarget &amp;' data-ref="11ST">ST</dfn>,</td></tr>
<tr><th id="63">63</th><td>                  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter" title='llvm::AsmPrinter' data-ref="llvm::AsmPrinter">AsmPrinter</a> &amp;<dfn class="local col2 decl" id="12AP" title='AP' data-type='const llvm::AsmPrinter &amp;' data-ref="12AP">AP</dfn>);</td></tr>
<tr><th id="64">64</th><td></td></tr>
<tr><th id="65">65</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_115R600MCInstLower5lowerEPKN4llvm12MachineInstrERNS1_6MCInstE">/// Lower a MachineInstr to an MCInst</i></td></tr>
<tr><th id="66">66</th><td>  <em>void</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_115R600MCInstLower5lowerEPKN4llvm12MachineInstrERNS1_6MCInstE" title='(anonymous namespace)::R600MCInstLower::lower' data-type='void (anonymous namespace)::R600MCInstLower::lower(const llvm::MachineInstr * MI, llvm::MCInst &amp; OutMI) const' data-ref="_ZNK12_GLOBAL__N_115R600MCInstLower5lowerEPKN4llvm12MachineInstrERNS1_6MCInstE">lower</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="13MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="13MI">MI</dfn>, <a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="14OutMI" title='OutMI' data-type='llvm::MCInst &amp;' data-ref="14OutMI">OutMI</dfn>) <em>const</em>;</td></tr>
<tr><th id="67">67</th><td>};</td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td>} <i>// End anonymous namespace</i></td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td><u>#include <span class='error' title="&apos;AMDGPUGenMCPseudoLowering.inc&apos; file not found">"AMDGPUGenMCPseudoLowering.inc"</span></u></td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td><a class="tu type" href="#(anonymousnamespace)::AMDGPUMCInstLower" title='(anonymous namespace)::AMDGPUMCInstLower' data-ref="(anonymousnamespace)::AMDGPUMCInstLower">AMDGPUMCInstLower</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_117AMDGPUMCInstLowerC1ERN4llvm9MCContextERKNS1_19TargetSubtargetInfoERKNS1_10AsmPrinterE" title='(anonymous namespace)::AMDGPUMCInstLower::AMDGPUMCInstLower' data-type='void (anonymous namespace)::AMDGPUMCInstLower::AMDGPUMCInstLower(llvm::MCContext &amp; ctx, const llvm::TargetSubtargetInfo &amp; st, const llvm::AsmPrinter &amp; ap)' data-ref="_ZN12_GLOBAL__N_117AMDGPUMCInstLowerC1ERN4llvm9MCContextERKNS1_19TargetSubtargetInfoERKNS1_10AsmPrinterE">AMDGPUMCInstLower</dfn>(<a class="type" href="../../../include/llvm/MC/MCContext.h.html#llvm::MCContext" title='llvm::MCContext' data-ref="llvm::MCContext">MCContext</a> &amp;<dfn class="local col5 decl" id="15ctx" title='ctx' data-type='llvm::MCContext &amp;' data-ref="15ctx">ctx</dfn>,</td></tr>
<tr><th id="75">75</th><td>                                     <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::TargetSubtargetInfo" title='llvm::TargetSubtargetInfo' data-ref="llvm::TargetSubtargetInfo">TargetSubtargetInfo</a> &amp;<dfn class="local col6 decl" id="16st" title='st' data-type='const llvm::TargetSubtargetInfo &amp;' data-ref="16st">st</dfn>,</td></tr>
<tr><th id="76">76</th><td>                                     <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter" title='llvm::AsmPrinter' data-ref="llvm::AsmPrinter">AsmPrinter</a> &amp;<dfn class="local col7 decl" id="17ap" title='ap' data-type='const llvm::AsmPrinter &amp;' data-ref="17ap">ap</dfn>):</td></tr>
<tr><th id="77">77</th><td>  <a class="tu member" href="#(anonymousnamespace)::AMDGPUMCInstLower::Ctx" title='(anonymous namespace)::AMDGPUMCInstLower::Ctx' data-use='w' data-ref="(anonymousnamespace)::AMDGPUMCInstLower::Ctx">Ctx</a>(<a class="local col5 ref" href="#15ctx" title='ctx' data-ref="15ctx">ctx</a>), <a class="tu member" href="#(anonymousnamespace)::AMDGPUMCInstLower::ST" title='(anonymous namespace)::AMDGPUMCInstLower::ST' data-use='w' data-ref="(anonymousnamespace)::AMDGPUMCInstLower::ST">ST</a>(<a class="local col6 ref" href="#16st" title='st' data-ref="16st">st</a>), <a class="tu member" href="#(anonymousnamespace)::AMDGPUMCInstLower::AP" title='(anonymous namespace)::AMDGPUMCInstLower::AP' data-use='w' data-ref="(anonymousnamespace)::AMDGPUMCInstLower::AP">AP</a>(<a class="local col7 ref" href="#17ap" title='ap' data-ref="17ap">ap</a>) { }</td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td><em>static</em> <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr::VariantKind" title='llvm::MCSymbolRefExpr::VariantKind' data-ref="llvm::MCSymbolRefExpr::VariantKind">VariantKind</a> <dfn class="tu decl def" id="_ZL14getVariantKindj" title='getVariantKind' data-type='MCSymbolRefExpr::VariantKind getVariantKind(unsigned int MOFlags)' data-ref="_ZL14getVariantKindj">getVariantKind</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="18MOFlags" title='MOFlags' data-type='unsigned int' data-ref="18MOFlags">MOFlags</dfn>) {</td></tr>
<tr><th id="80">80</th><td>  <b>switch</b> (<a class="local col8 ref" href="#18MOFlags" title='MOFlags' data-ref="18MOFlags">MOFlags</a>) {</td></tr>
<tr><th id="81">81</th><td>  <b>default</b>:</td></tr>
<tr><th id="82">82</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="enum" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr::VariantKind::VK_None" title='llvm::MCSymbolRefExpr::VariantKind::VK_None' data-ref="llvm::MCSymbolRefExpr::VariantKind::VK_None">VK_None</a>;</td></tr>
<tr><th id="83">83</th><td>  <b>case</b> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<a class="enum" href="SIInstrInfo.h.html#llvm::SIInstrInfo::TargetOperandFlags::MO_GOTPCREL" title='llvm::SIInstrInfo::TargetOperandFlags::MO_GOTPCREL' data-ref="llvm::SIInstrInfo::TargetOperandFlags::MO_GOTPCREL">MO_GOTPCREL</a>:</td></tr>
<tr><th id="84">84</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="enum" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr::VariantKind::VK_GOTPCREL" title='llvm::MCSymbolRefExpr::VariantKind::VK_GOTPCREL' data-ref="llvm::MCSymbolRefExpr::VariantKind::VK_GOTPCREL">VK_GOTPCREL</a>;</td></tr>
<tr><th id="85">85</th><td>  <b>case</b> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<a class="enum" href="SIInstrInfo.h.html#llvm::SIInstrInfo::TargetOperandFlags::MO_GOTPCREL32_LO" title='llvm::SIInstrInfo::TargetOperandFlags::MO_GOTPCREL32_LO' data-ref="llvm::SIInstrInfo::TargetOperandFlags::MO_GOTPCREL32_LO">MO_GOTPCREL32_LO</a>:</td></tr>
<tr><th id="86">86</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="enum" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr::VariantKind::VK_AMDGPU_GOTPCREL32_LO" title='llvm::MCSymbolRefExpr::VariantKind::VK_AMDGPU_GOTPCREL32_LO' data-ref="llvm::MCSymbolRefExpr::VariantKind::VK_AMDGPU_GOTPCREL32_LO">VK_AMDGPU_GOTPCREL32_LO</a>;</td></tr>
<tr><th id="87">87</th><td>  <b>case</b> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<a class="enum" href="SIInstrInfo.h.html#llvm::SIInstrInfo::TargetOperandFlags::MO_GOTPCREL32_HI" title='llvm::SIInstrInfo::TargetOperandFlags::MO_GOTPCREL32_HI' data-ref="llvm::SIInstrInfo::TargetOperandFlags::MO_GOTPCREL32_HI">MO_GOTPCREL32_HI</a>:</td></tr>
<tr><th id="88">88</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="enum" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr::VariantKind::VK_AMDGPU_GOTPCREL32_HI" title='llvm::MCSymbolRefExpr::VariantKind::VK_AMDGPU_GOTPCREL32_HI' data-ref="llvm::MCSymbolRefExpr::VariantKind::VK_AMDGPU_GOTPCREL32_HI">VK_AMDGPU_GOTPCREL32_HI</a>;</td></tr>
<tr><th id="89">89</th><td>  <b>case</b> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<a class="enum" href="SIInstrInfo.h.html#llvm::SIInstrInfo::TargetOperandFlags::MO_REL32_LO" title='llvm::SIInstrInfo::TargetOperandFlags::MO_REL32_LO' data-ref="llvm::SIInstrInfo::TargetOperandFlags::MO_REL32_LO">MO_REL32_LO</a>:</td></tr>
<tr><th id="90">90</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="enum" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr::VariantKind::VK_AMDGPU_REL32_LO" title='llvm::MCSymbolRefExpr::VariantKind::VK_AMDGPU_REL32_LO' data-ref="llvm::MCSymbolRefExpr::VariantKind::VK_AMDGPU_REL32_LO">VK_AMDGPU_REL32_LO</a>;</td></tr>
<tr><th id="91">91</th><td>  <b>case</b> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<a class="enum" href="SIInstrInfo.h.html#llvm::SIInstrInfo::TargetOperandFlags::MO_REL32_HI" title='llvm::SIInstrInfo::TargetOperandFlags::MO_REL32_HI' data-ref="llvm::SIInstrInfo::TargetOperandFlags::MO_REL32_HI">MO_REL32_HI</a>:</td></tr>
<tr><th id="92">92</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="enum" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr::VariantKind::VK_AMDGPU_REL32_HI" title='llvm::MCSymbolRefExpr::VariantKind::VK_AMDGPU_REL32_HI' data-ref="llvm::MCSymbolRefExpr::VariantKind::VK_AMDGPU_REL32_HI">VK_AMDGPU_REL32_HI</a>;</td></tr>
<tr><th id="93">93</th><td>  }</td></tr>
<tr><th id="94">94</th><td>}</td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td><em>const</em> <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr" title='llvm::MCExpr' data-ref="llvm::MCExpr">MCExpr</a> *<a class="tu type" href="#(anonymousnamespace)::AMDGPUMCInstLower" title='(anonymous namespace)::AMDGPUMCInstLower' data-ref="(anonymousnamespace)::AMDGPUMCInstLower">AMDGPUMCInstLower</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_117AMDGPUMCInstLower22getLongBranchBlockExprERKN4llvm17MachineBasicBlockERKNS1_14MachineOperandE" title='(anonymous namespace)::AMDGPUMCInstLower::getLongBranchBlockExpr' data-type='const llvm::MCExpr * (anonymous namespace)::AMDGPUMCInstLower::getLongBranchBlockExpr(const llvm::MachineBasicBlock &amp; SrcBB, const llvm::MachineOperand &amp; MO) const' data-ref="_ZNK12_GLOBAL__N_117AMDGPUMCInstLower22getLongBranchBlockExprERKN4llvm17MachineBasicBlockERKNS1_14MachineOperandE">getLongBranchBlockExpr</dfn>(</td></tr>
<tr><th id="97">97</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="19SrcBB" title='SrcBB' data-type='const llvm::MachineBasicBlock &amp;' data-ref="19SrcBB">SrcBB</dfn>,</td></tr>
<tr><th id="98">98</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="20MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="20MO">MO</dfn>) <em>const</em> {</td></tr>
<tr><th id="99">99</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr" title='llvm::MCExpr' data-ref="llvm::MCExpr">MCExpr</a> *<dfn class="local col1 decl" id="21DestBBSym" title='DestBBSym' data-type='const llvm::MCExpr *' data-ref="21DestBBSym">DestBBSym</dfn></td></tr>
<tr><th id="100">100</th><td>    = <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="ref" href="../../../include/llvm/MC/MCExpr.h.html#_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolERNS_9MCContextE" title='llvm::MCSymbolRefExpr::create' data-ref="_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolERNS_9MCContextE">create</a>(<a class="local col0 ref" href="#20MO" title='MO' data-ref="20MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getSymbolEv" title='llvm::MachineBasicBlock::getSymbol' data-ref="_ZNK4llvm17MachineBasicBlock9getSymbolEv">getSymbol</a>(), <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::AMDGPUMCInstLower::Ctx" title='(anonymous namespace)::AMDGPUMCInstLower::Ctx' data-use='a' data-ref="(anonymousnamespace)::AMDGPUMCInstLower::Ctx">Ctx</a></span>);</td></tr>
<tr><th id="101">101</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr" title='llvm::MCExpr' data-ref="llvm::MCExpr">MCExpr</a> *<dfn class="local col2 decl" id="22SrcBBSym" title='SrcBBSym' data-type='const llvm::MCExpr *' data-ref="22SrcBBSym">SrcBBSym</dfn> = <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="ref" href="../../../include/llvm/MC/MCExpr.h.html#_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolERNS_9MCContextE" title='llvm::MCSymbolRefExpr::create' data-ref="_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolERNS_9MCContextE">create</a>(<a class="local col9 ref" href="#19SrcBB" title='SrcBB' data-ref="19SrcBB">SrcBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getSymbolEv" title='llvm::MachineBasicBlock::getSymbol' data-ref="_ZNK4llvm17MachineBasicBlock9getSymbolEv">getSymbol</a>(), <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::AMDGPUMCInstLower::Ctx" title='(anonymous namespace)::AMDGPUMCInstLower::Ctx' data-use='a' data-ref="(anonymousnamespace)::AMDGPUMCInstLower::Ctx">Ctx</a></span>);</td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td>  <i>// FIXME: The first half of this assert should be removed. This should</i></td></tr>
<tr><th id="104">104</th><td><i>  // probably be PC relative instead of using the source block symbol, and</i></td></tr>
<tr><th id="105">105</th><td><i>  // therefore the indirect branch expansion should use a bundle.</i></td></tr>
<tr><th id="106">106</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (skipDebugInstructionsForward(SrcBB.begin(), SrcBB.end())-&gt;getOpcode() == AMDGPU::S_GETPC_B64 &amp;&amp; ST.getInstrInfo()-&gt;get(AMDGPU::S_GETPC_B64).Size == 4) ? void (0) : __assert_fail (&quot;skipDebugInstructionsForward(SrcBB.begin(), SrcBB.end())-&gt;getOpcode() == AMDGPU::S_GETPC_B64 &amp;&amp; ST.getInstrInfo()-&gt;get(AMDGPU::S_GETPC_B64).Size == 4&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/AMDGPUMCInstLower.cpp&quot;, 109, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(</td></tr>
<tr><th id="107">107</th><td>      skipDebugInstructionsForward(SrcBB.begin(), SrcBB.end())-&gt;getOpcode() ==</td></tr>
<tr><th id="108">108</th><td>          AMDGPU::S_GETPC_B64 &amp;&amp;</td></tr>
<tr><th id="109">109</th><td>      ST.getInstrInfo()-&gt;get(AMDGPU::S_GETPC_B64).Size == <var>4</var>);</td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td>  <i>// s_getpc_b64 returns the address of next instruction.</i></td></tr>
<tr><th id="112">112</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCConstantExpr" title='llvm::MCConstantExpr' data-ref="llvm::MCConstantExpr">MCConstantExpr</a> *<dfn class="local col3 decl" id="23One" title='One' data-type='const llvm::MCConstantExpr *' data-ref="23One">One</dfn> = <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCConstantExpr" title='llvm::MCConstantExpr' data-ref="llvm::MCConstantExpr">MCConstantExpr</a>::<a class="ref" href="../../../include/llvm/MC/MCExpr.h.html#_ZN4llvm14MCConstantExpr6createElRNS_9MCContextE" title='llvm::MCConstantExpr::create' data-ref="_ZN4llvm14MCConstantExpr6createElRNS_9MCContextE">create</a>(<var>4</var>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::AMDGPUMCInstLower::Ctx" title='(anonymous namespace)::AMDGPUMCInstLower::Ctx' data-use='a' data-ref="(anonymousnamespace)::AMDGPUMCInstLower::Ctx">Ctx</a></span>);</td></tr>
<tr><th id="113">113</th><td>  <a class="local col2 ref" href="#22SrcBBSym" title='SrcBBSym' data-ref="22SrcBBSym">SrcBBSym</a> = <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCBinaryExpr" title='llvm::MCBinaryExpr' data-ref="llvm::MCBinaryExpr">MCBinaryExpr</a>::<a class="ref" href="../../../include/llvm/MC/MCExpr.h.html#_ZN4llvm12MCBinaryExpr9createAddEPKNS_6MCExprES3_RNS_9MCContextE" title='llvm::MCBinaryExpr::createAdd' data-ref="_ZN4llvm12MCBinaryExpr9createAddEPKNS_6MCExprES3_RNS_9MCContextE">createAdd</a>(<a class="local col2 ref" href="#22SrcBBSym" title='SrcBBSym' data-ref="22SrcBBSym">SrcBBSym</a>, <a class="local col3 ref" href="#23One" title='One' data-ref="23One">One</a>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::AMDGPUMCInstLower::Ctx" title='(anonymous namespace)::AMDGPUMCInstLower::Ctx' data-use='a' data-ref="(anonymousnamespace)::AMDGPUMCInstLower::Ctx">Ctx</a></span>);</td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td>  <b>if</b> (<a class="local col0 ref" href="#20MO" title='MO' data-ref="20MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14getTargetFlagsEv" title='llvm::MachineOperand::getTargetFlags' data-ref="_ZNK4llvm14MachineOperand14getTargetFlagsEv">getTargetFlags</a>() == <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<a class="enum" href="SIInstrInfo.h.html#llvm::SIInstrInfo::TargetOperandFlags::MO_LONG_BRANCH_FORWARD" title='llvm::SIInstrInfo::TargetOperandFlags::MO_LONG_BRANCH_FORWARD' data-ref="llvm::SIInstrInfo::TargetOperandFlags::MO_LONG_BRANCH_FORWARD">MO_LONG_BRANCH_FORWARD</a>)</td></tr>
<tr><th id="116">116</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCBinaryExpr" title='llvm::MCBinaryExpr' data-ref="llvm::MCBinaryExpr">MCBinaryExpr</a>::<a class="ref" href="../../../include/llvm/MC/MCExpr.h.html#_ZN4llvm12MCBinaryExpr9createSubEPKNS_6MCExprES3_RNS_9MCContextE" title='llvm::MCBinaryExpr::createSub' data-ref="_ZN4llvm12MCBinaryExpr9createSubEPKNS_6MCExprES3_RNS_9MCContextE">createSub</a>(<a class="local col1 ref" href="#21DestBBSym" title='DestBBSym' data-ref="21DestBBSym">DestBBSym</a>, <a class="local col2 ref" href="#22SrcBBSym" title='SrcBBSym' data-ref="22SrcBBSym">SrcBBSym</a>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::AMDGPUMCInstLower::Ctx" title='(anonymous namespace)::AMDGPUMCInstLower::Ctx' data-use='a' data-ref="(anonymousnamespace)::AMDGPUMCInstLower::Ctx">Ctx</a></span>);</td></tr>
<tr><th id="117">117</th><td></td></tr>
<tr><th id="118">118</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MO.getTargetFlags() == SIInstrInfo::MO_LONG_BRANCH_BACKWARD) ? void (0) : __assert_fail (&quot;MO.getTargetFlags() == SIInstrInfo::MO_LONG_BRANCH_BACKWARD&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/AMDGPUMCInstLower.cpp&quot;, 118, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#20MO" title='MO' data-ref="20MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14getTargetFlagsEv" title='llvm::MachineOperand::getTargetFlags' data-ref="_ZNK4llvm14MachineOperand14getTargetFlagsEv">getTargetFlags</a>() == <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a>::<a class="enum" href="SIInstrInfo.h.html#llvm::SIInstrInfo::TargetOperandFlags::MO_LONG_BRANCH_BACKWARD" title='llvm::SIInstrInfo::TargetOperandFlags::MO_LONG_BRANCH_BACKWARD' data-ref="llvm::SIInstrInfo::TargetOperandFlags::MO_LONG_BRANCH_BACKWARD">MO_LONG_BRANCH_BACKWARD</a>);</td></tr>
<tr><th id="119">119</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCBinaryExpr" title='llvm::MCBinaryExpr' data-ref="llvm::MCBinaryExpr">MCBinaryExpr</a>::<a class="ref" href="../../../include/llvm/MC/MCExpr.h.html#_ZN4llvm12MCBinaryExpr9createSubEPKNS_6MCExprES3_RNS_9MCContextE" title='llvm::MCBinaryExpr::createSub' data-ref="_ZN4llvm12MCBinaryExpr9createSubEPKNS_6MCExprES3_RNS_9MCContextE">createSub</a>(<a class="local col2 ref" href="#22SrcBBSym" title='SrcBBSym' data-ref="22SrcBBSym">SrcBBSym</a>, <a class="local col1 ref" href="#21DestBBSym" title='DestBBSym' data-ref="21DestBBSym">DestBBSym</a>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::AMDGPUMCInstLower::Ctx" title='(anonymous namespace)::AMDGPUMCInstLower::Ctx' data-use='a' data-ref="(anonymousnamespace)::AMDGPUMCInstLower::Ctx">Ctx</a></span>);</td></tr>
<tr><th id="120">120</th><td>}</td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AMDGPUMCInstLower" title='(anonymous namespace)::AMDGPUMCInstLower' data-ref="(anonymousnamespace)::AMDGPUMCInstLower">AMDGPUMCInstLower</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_117AMDGPUMCInstLower12lowerOperandERKN4llvm14MachineOperandERNS1_9MCOperandE" title='(anonymous namespace)::AMDGPUMCInstLower::lowerOperand' data-type='bool (anonymous namespace)::AMDGPUMCInstLower::lowerOperand(const llvm::MachineOperand &amp; MO, llvm::MCOperand &amp; MCOp) const' data-ref="_ZNK12_GLOBAL__N_117AMDGPUMCInstLower12lowerOperandERKN4llvm14MachineOperandERNS1_9MCOperandE">lowerOperand</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="24MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="24MO">MO</dfn>,</td></tr>
<tr><th id="123">123</th><td>                                     <a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col5 decl" id="25MCOp" title='MCOp' data-type='llvm::MCOperand &amp;' data-ref="25MCOp">MCOp</dfn>) <em>const</em> {</td></tr>
<tr><th id="124">124</th><td>  <b>switch</b> (<a class="local col4 ref" href="#24MO" title='MO' data-ref="24MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7getTypeEv" title='llvm::MachineOperand::getType' data-ref="_ZNK4llvm14MachineOperand7getTypeEv">getType</a>()) {</td></tr>
<tr><th id="125">125</th><td>  <b>default</b>:</td></tr>
<tr><th id="126">126</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;unknown operand type&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/AMDGPUMCInstLower.cpp&quot;, 126)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"unknown operand type"</q>);</td></tr>
<tr><th id="127">127</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MachineOperandType::MO_Immediate" title='llvm::MachineOperand::MachineOperandType::MO_Immediate' data-ref="llvm::MachineOperand::MachineOperandType::MO_Immediate">MO_Immediate</a>:</td></tr>
<tr><th id="128">128</th><td>    <a class="local col5 ref" href="#25MCOp" title='MCOp' data-ref="25MCOp">MCOp</a> <a class="ref" href="../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::operator=' data-ref="_ZN4llvm9MCOperandaSEOS0_">=</a> <a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col4 ref" href="#24MO" title='MO' data-ref="24MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="129">129</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="130">130</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MachineOperandType::MO_Register" title='llvm::MachineOperand::MachineOperandType::MO_Register' data-ref="llvm::MachineOperand::MachineOperandType::MO_Register">MO_Register</a>:</td></tr>
<tr><th id="131">131</th><td>    <a class="local col5 ref" href="#25MCOp" title='MCOp' data-ref="25MCOp">MCOp</a> <a class="ref" href="../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::operator=' data-ref="_ZN4llvm9MCOperandaSEOS0_">=</a> <a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<span class="namespace">AMDGPU::</span><a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU8getMCRegEjRKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::getMCReg' data-ref="_ZN4llvm6AMDGPU8getMCRegEjRKNS_15MCSubtargetInfoE">getMCReg</a>(<a class="local col4 ref" href="#24MO" title='MO' data-ref="24MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="tu member" href="#(anonymousnamespace)::AMDGPUMCInstLower::ST" title='(anonymous namespace)::AMDGPUMCInstLower::ST' data-use='r' data-ref="(anonymousnamespace)::AMDGPUMCInstLower::ST">ST</a>));</td></tr>
<tr><th id="132">132</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="133">133</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MachineOperandType::MO_MachineBasicBlock" title='llvm::MachineOperand::MachineOperandType::MO_MachineBasicBlock' data-ref="llvm::MachineOperand::MachineOperandType::MO_MachineBasicBlock">MO_MachineBasicBlock</a>: {</td></tr>
<tr><th id="134">134</th><td>    <b>if</b> (<a class="local col4 ref" href="#24MO" title='MO' data-ref="24MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14getTargetFlagsEv" title='llvm::MachineOperand::getTargetFlags' data-ref="_ZNK4llvm14MachineOperand14getTargetFlagsEv">getTargetFlags</a>() != <var>0</var>) {</td></tr>
<tr><th id="135">135</th><td>      <a class="local col5 ref" href="#25MCOp" title='MCOp' data-ref="25MCOp">MCOp</a> <a class="ref" href="../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::operator=' data-ref="_ZN4llvm9MCOperandaSEOS0_">=</a> <a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand10createExprEPKNS_6MCExprE" title='llvm::MCOperand::createExpr' data-ref="_ZN4llvm9MCOperand10createExprEPKNS_6MCExprE">createExpr</a>(</td></tr>
<tr><th id="136">136</th><td>        <a class="tu member" href="#_ZNK12_GLOBAL__N_117AMDGPUMCInstLower22getLongBranchBlockExprERKN4llvm17MachineBasicBlockERKNS1_14MachineOperandE" title='(anonymous namespace)::AMDGPUMCInstLower::getLongBranchBlockExpr' data-use='c' data-ref="_ZNK12_GLOBAL__N_117AMDGPUMCInstLower22getLongBranchBlockExprERKN4llvm17MachineBasicBlockERKNS1_14MachineOperandE">getLongBranchBlockExpr</a>(*<a class="local col4 ref" href="#24MO" title='MO' data-ref="24MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZNK4llvm14MachineOperand9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>(), <a class="local col4 ref" href="#24MO" title='MO' data-ref="24MO">MO</a>));</td></tr>
<tr><th id="137">137</th><td>    } <b>else</b> {</td></tr>
<tr><th id="138">138</th><td>      <a class="local col5 ref" href="#25MCOp" title='MCOp' data-ref="25MCOp">MCOp</a> <a class="ref" href="../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::operator=' data-ref="_ZN4llvm9MCOperandaSEOS0_">=</a> <a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand10createExprEPKNS_6MCExprE" title='llvm::MCOperand::createExpr' data-ref="_ZN4llvm9MCOperand10createExprEPKNS_6MCExprE">createExpr</a>(</td></tr>
<tr><th id="139">139</th><td>        <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="ref" href="../../../include/llvm/MC/MCExpr.h.html#_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolERNS_9MCContextE" title='llvm::MCSymbolRefExpr::create' data-ref="_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolERNS_9MCContextE">create</a>(<a class="local col4 ref" href="#24MO" title='MO' data-ref="24MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getSymbolEv" title='llvm::MachineBasicBlock::getSymbol' data-ref="_ZNK4llvm17MachineBasicBlock9getSymbolEv">getSymbol</a>(), <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::AMDGPUMCInstLower::Ctx" title='(anonymous namespace)::AMDGPUMCInstLower::Ctx' data-use='a' data-ref="(anonymousnamespace)::AMDGPUMCInstLower::Ctx">Ctx</a></span>));</td></tr>
<tr><th id="140">140</th><td>    }</td></tr>
<tr><th id="141">141</th><td></td></tr>
<tr><th id="142">142</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="143">143</th><td>  }</td></tr>
<tr><th id="144">144</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MachineOperandType::MO_GlobalAddress" title='llvm::MachineOperand::MachineOperandType::MO_GlobalAddress' data-ref="llvm::MachineOperand::MachineOperandType::MO_GlobalAddress">MO_GlobalAddress</a>: {</td></tr>
<tr><th id="145">145</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue">GlobalValue</a> *<dfn class="local col6 decl" id="26GV" title='GV' data-type='const llvm::GlobalValue *' data-ref="26GV">GV</dfn> = <a class="local col4 ref" href="#24MO" title='MO' data-ref="24MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getGlobalEv" title='llvm::MachineOperand::getGlobal' data-ref="_ZNK4llvm14MachineOperand9getGlobalEv">getGlobal</a>();</td></tr>
<tr><th id="146">146</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallString.h.html#llvm::SmallString" title='llvm::SmallString' data-ref="llvm::SmallString">SmallString</a>&lt;<var>128</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallString.h.html#_ZN4llvm11SmallStringC1Ev" title='llvm::SmallString::SmallString&lt;InternalLen&gt;' data-ref="_ZN4llvm11SmallStringC1Ev"></a><dfn class="local col7 decl" id="27SymbolName" title='SymbolName' data-type='SmallString&lt;128&gt;' data-ref="27SymbolName">SymbolName</dfn>;</td></tr>
<tr><th id="147">147</th><td>    <a class="tu member" href="#(anonymousnamespace)::AMDGPUMCInstLower::AP" title='(anonymous namespace)::AMDGPUMCInstLower::AP' data-use='m' data-ref="(anonymousnamespace)::AMDGPUMCInstLower::AP">AP</a>.<a class="ref" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#_ZNK4llvm10AsmPrinter17getNameWithPrefixERNS_15SmallVectorImplIcEEPKNS_11GlobalValueE" title='llvm::AsmPrinter::getNameWithPrefix' data-ref="_ZNK4llvm10AsmPrinter17getNameWithPrefixERNS_15SmallVectorImplIcEEPKNS_11GlobalValueE">getNameWithPrefix</a>(<span class='refarg'><a class="local col7 ref" href="#27SymbolName" title='SymbolName' data-ref="27SymbolName">SymbolName</a></span>, <a class="local col6 ref" href="#26GV" title='GV' data-ref="26GV">GV</a>);</td></tr>
<tr><th id="148">148</th><td>    <a class="type" href="../../../include/llvm/MC/MCSymbol.h.html#llvm::MCSymbol" title='llvm::MCSymbol' data-ref="llvm::MCSymbol">MCSymbol</a> *<dfn class="local col8 decl" id="28Sym" title='Sym' data-type='llvm::MCSymbol *' data-ref="28Sym">Sym</dfn> = <a class="tu member" href="#(anonymousnamespace)::AMDGPUMCInstLower::Ctx" title='(anonymous namespace)::AMDGPUMCInstLower::Ctx' data-use='m' data-ref="(anonymousnamespace)::AMDGPUMCInstLower::Ctx">Ctx</a>.<a class="ref" href="../../../include/llvm/MC/MCContext.h.html#_ZN4llvm9MCContext17getOrCreateSymbolERKNS_5TwineE" title='llvm::MCContext::getOrCreateSymbol' data-ref="_ZN4llvm9MCContext17getOrCreateSymbolERKNS_5TwineE">getOrCreateSymbol</a>(<a class="ref fake" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1ERKNS_15SmallVectorImplIcEE" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1ERKNS_15SmallVectorImplIcEE"></a><a class="local col7 ref" href="#27SymbolName" title='SymbolName' data-ref="27SymbolName">SymbolName</a>);</td></tr>
<tr><th id="149">149</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr" title='llvm::MCExpr' data-ref="llvm::MCExpr">MCExpr</a> *<dfn class="local col9 decl" id="29SymExpr" title='SymExpr' data-type='const llvm::MCExpr *' data-ref="29SymExpr">SymExpr</dfn> =</td></tr>
<tr><th id="150">150</th><td>      <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="ref" href="../../../include/llvm/MC/MCExpr.h.html#_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolENS0_11VariantKindERNS_9MCContextENS_5SMLocE" title='llvm::MCSymbolRefExpr::create' data-ref="_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolENS0_11VariantKindERNS_9MCContextENS_5SMLocE">create</a>(<a class="local col8 ref" href="#28Sym" title='Sym' data-ref="28Sym">Sym</a>, <a class="tu ref" href="#_ZL14getVariantKindj" title='getVariantKind' data-use='c' data-ref="_ZL14getVariantKindj">getVariantKind</a>(<a class="local col4 ref" href="#24MO" title='MO' data-ref="24MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14getTargetFlagsEv" title='llvm::MachineOperand::getTargetFlags' data-ref="_ZNK4llvm14MachineOperand14getTargetFlagsEv">getTargetFlags</a>()),<span class='refarg'><a class="tu member" href="#(anonymousnamespace)::AMDGPUMCInstLower::Ctx" title='(anonymous namespace)::AMDGPUMCInstLower::Ctx' data-use='a' data-ref="(anonymousnamespace)::AMDGPUMCInstLower::Ctx">Ctx</a></span>);</td></tr>
<tr><th id="151">151</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr" title='llvm::MCExpr' data-ref="llvm::MCExpr">MCExpr</a> *<dfn class="local col0 decl" id="30Expr" title='Expr' data-type='const llvm::MCExpr *' data-ref="30Expr">Expr</dfn> = <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCBinaryExpr" title='llvm::MCBinaryExpr' data-ref="llvm::MCBinaryExpr">MCBinaryExpr</a>::<a class="ref" href="../../../include/llvm/MC/MCExpr.h.html#_ZN4llvm12MCBinaryExpr9createAddEPKNS_6MCExprES3_RNS_9MCContextE" title='llvm::MCBinaryExpr::createAdd' data-ref="_ZN4llvm12MCBinaryExpr9createAddEPKNS_6MCExprES3_RNS_9MCContextE">createAdd</a>(<a class="local col9 ref" href="#29SymExpr" title='SymExpr' data-ref="29SymExpr">SymExpr</a>,</td></tr>
<tr><th id="152">152</th><td>      <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCConstantExpr" title='llvm::MCConstantExpr' data-ref="llvm::MCConstantExpr">MCConstantExpr</a>::<a class="ref" href="../../../include/llvm/MC/MCExpr.h.html#_ZN4llvm14MCConstantExpr6createElRNS_9MCContextE" title='llvm::MCConstantExpr::create' data-ref="_ZN4llvm14MCConstantExpr6createElRNS_9MCContextE">create</a>(<a class="local col4 ref" href="#24MO" title='MO' data-ref="24MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getOffsetEv" title='llvm::MachineOperand::getOffset' data-ref="_ZNK4llvm14MachineOperand9getOffsetEv">getOffset</a>(), <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::AMDGPUMCInstLower::Ctx" title='(anonymous namespace)::AMDGPUMCInstLower::Ctx' data-use='a' data-ref="(anonymousnamespace)::AMDGPUMCInstLower::Ctx">Ctx</a></span>), <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::AMDGPUMCInstLower::Ctx" title='(anonymous namespace)::AMDGPUMCInstLower::Ctx' data-use='a' data-ref="(anonymousnamespace)::AMDGPUMCInstLower::Ctx">Ctx</a></span>);</td></tr>
<tr><th id="153">153</th><td>    <a class="local col5 ref" href="#25MCOp" title='MCOp' data-ref="25MCOp">MCOp</a> <a class="ref" href="../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::operator=' data-ref="_ZN4llvm9MCOperandaSEOS0_">=</a> <a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand10createExprEPKNS_6MCExprE" title='llvm::MCOperand::createExpr' data-ref="_ZN4llvm9MCOperand10createExprEPKNS_6MCExprE">createExpr</a>(<a class="local col0 ref" href="#30Expr" title='Expr' data-ref="30Expr">Expr</a>);</td></tr>
<tr><th id="154">154</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="155">155</th><td>  }</td></tr>
<tr><th id="156">156</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MachineOperandType::MO_ExternalSymbol" title='llvm::MachineOperand::MachineOperandType::MO_ExternalSymbol' data-ref="llvm::MachineOperand::MachineOperandType::MO_ExternalSymbol">MO_ExternalSymbol</a>: {</td></tr>
<tr><th id="157">157</th><td>    <a class="type" href="../../../include/llvm/MC/MCSymbol.h.html#llvm::MCSymbol" title='llvm::MCSymbol' data-ref="llvm::MCSymbol">MCSymbol</a> *<dfn class="local col1 decl" id="31Sym" title='Sym' data-type='llvm::MCSymbol *' data-ref="31Sym">Sym</dfn> = <a class="tu member" href="#(anonymousnamespace)::AMDGPUMCInstLower::Ctx" title='(anonymous namespace)::AMDGPUMCInstLower::Ctx' data-use='m' data-ref="(anonymousnamespace)::AMDGPUMCInstLower::Ctx">Ctx</a>.<a class="ref" href="../../../include/llvm/MC/MCContext.h.html#_ZN4llvm9MCContext17getOrCreateSymbolERKNS_5TwineE" title='llvm::MCContext::getOrCreateSymbol' data-ref="_ZN4llvm9MCContext17getOrCreateSymbolERKNS_5TwineE">getOrCreateSymbol</a>(<a class="ref fake" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1ERKNS_9StringRefE" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1ERKNS_9StringRefE"></a><a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a><a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc">(</a><a class="local col4 ref" href="#24MO" title='MO' data-ref="24MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand13getSymbolNameEv" title='llvm::MachineOperand::getSymbolName' data-ref="_ZNK4llvm14MachineOperand13getSymbolNameEv">getSymbolName</a>()));</td></tr>
<tr><th id="158">158</th><td>    <a class="local col1 ref" href="#31Sym" title='Sym' data-ref="31Sym">Sym</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCSymbol.h.html#_ZNK4llvm8MCSymbol11setExternalEb" title='llvm::MCSymbol::setExternal' data-ref="_ZNK4llvm8MCSymbol11setExternalEb">setExternal</a>(<b>true</b>);</td></tr>
<tr><th id="159">159</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr">MCSymbolRefExpr</a> *<dfn class="local col2 decl" id="32Expr" title='Expr' data-type='const llvm::MCSymbolRefExpr *' data-ref="32Expr">Expr</dfn> = <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="ref" href="../../../include/llvm/MC/MCExpr.h.html#_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolERNS_9MCContextE" title='llvm::MCSymbolRefExpr::create' data-ref="_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolERNS_9MCContextE">create</a>(<a class="local col1 ref" href="#31Sym" title='Sym' data-ref="31Sym">Sym</a>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::AMDGPUMCInstLower::Ctx" title='(anonymous namespace)::AMDGPUMCInstLower::Ctx' data-use='a' data-ref="(anonymousnamespace)::AMDGPUMCInstLower::Ctx">Ctx</a></span>);</td></tr>
<tr><th id="160">160</th><td>    <a class="local col5 ref" href="#25MCOp" title='MCOp' data-ref="25MCOp">MCOp</a> <a class="ref" href="../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::operator=' data-ref="_ZN4llvm9MCOperandaSEOS0_">=</a> <a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand10createExprEPKNS_6MCExprE" title='llvm::MCOperand::createExpr' data-ref="_ZN4llvm9MCOperand10createExprEPKNS_6MCExprE">createExpr</a>(<a class="local col2 ref" href="#32Expr" title='Expr' data-ref="32Expr">Expr</a>);</td></tr>
<tr><th id="161">161</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="162">162</th><td>  }</td></tr>
<tr><th id="163">163</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MachineOperandType::MO_RegisterMask" title='llvm::MachineOperand::MachineOperandType::MO_RegisterMask' data-ref="llvm::MachineOperand::MachineOperandType::MO_RegisterMask">MO_RegisterMask</a>:</td></tr>
<tr><th id="164">164</th><td>    <i>// Regmasks are like implicit defs.</i></td></tr>
<tr><th id="165">165</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="166">166</th><td>  }</td></tr>
<tr><th id="167">167</th><td>}</td></tr>
<tr><th id="168">168</th><td></td></tr>
<tr><th id="169">169</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::AMDGPUMCInstLower" title='(anonymous namespace)::AMDGPUMCInstLower' data-ref="(anonymousnamespace)::AMDGPUMCInstLower">AMDGPUMCInstLower</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_117AMDGPUMCInstLower5lowerEPKN4llvm12MachineInstrERNS1_6MCInstE" title='(anonymous namespace)::AMDGPUMCInstLower::lower' data-type='void (anonymous namespace)::AMDGPUMCInstLower::lower(const llvm::MachineInstr * MI, llvm::MCInst &amp; OutMI) const' data-ref="_ZNK12_GLOBAL__N_117AMDGPUMCInstLower5lowerEPKN4llvm12MachineInstrERNS1_6MCInstE">lower</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="33MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="33MI">MI</dfn>, <a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="34OutMI" title='OutMI' data-type='llvm::MCInst &amp;' data-ref="34OutMI">OutMI</dfn>) <em>const</em> {</td></tr>
<tr><th id="170">170</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="35Opcode" title='Opcode' data-type='unsigned int' data-ref="35Opcode">Opcode</dfn> = <a class="local col3 ref" href="#33MI" title='MI' data-ref="33MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="171">171</th><td>  <em>const</em> <em>auto</em> *<dfn class="local col6 decl" id="36TII" title='TII' data-type='const auto *' data-ref="36TII">TII</dfn> = <span class='error' title="static_cast from &apos;const llvm::TargetInstrInfo *&apos; to &apos;const llvm::SIInstrInfo *&apos;, which are not related by inheritance, is not allowed"><b>static_cast</b></span>&lt;<em>const</em> SIInstrInfo*&gt;(ST.getInstrInfo());</td></tr>
<tr><th id="172">172</th><td></td></tr>
<tr><th id="173">173</th><td>  <i>// FIXME: Should be able to handle this with emitPseudoExpansionLowering. We</i></td></tr>
<tr><th id="174">174</th><td><i>  // need to select it to the subtarget specific version, and there's no way to</i></td></tr>
<tr><th id="175">175</th><td><i>  // do that with a single pseudo source operation.</i></td></tr>
<tr><th id="176">176</th><td>  <b>if</b> (Opcode == AMDGPU::<span class='error' title="no member named &apos;S_SETPC_B64_return&apos; in namespace &apos;llvm::AMDGPU&apos;">S_SETPC_B64_return</span>)</td></tr>
<tr><th id="177">177</th><td>    Opcode = AMDGPU::<span class='error' title="no member named &apos;S_SETPC_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_SETPC_B64</span>;</td></tr>
<tr><th id="178">178</th><td>  <b>else</b> <b>if</b> (<a class="local col5 ref" href="#35Opcode" title='Opcode' data-ref="35Opcode">Opcode</a> == <span class='error' title="no member named &apos;SI_CALL&apos; in namespace &apos;llvm::AMDGPU&apos;; did you mean &apos;P_ALL&apos;?">AMDGPU</span>::<a class="enum" href="../../../../../include/x86_64-linux-gnu/bits/waitflags.h.html#P_ALL" title='P_ALL' data-ref="P_ALL">SI_CALL</a>) {</td></tr>
<tr><th id="179">179</th><td>    <i>// SI_CALL is just S_SWAPPC_B64 with an additional operand to track the</i></td></tr>
<tr><th id="180">180</th><td><i>    // called function (which we need to remove here).</i></td></tr>
<tr><th id="181">181</th><td>    OutMI.setOpcode(TII-&gt;pseudoToMCOpcode(AMDGPU::<span class='error' title="no member named &apos;S_SWAPPC_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_SWAPPC_B64</span>));</td></tr>
<tr><th id="182">182</th><td>    <a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <a class="ref fake" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperandC1Ev" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1Ev"></a><dfn class="local col7 decl" id="37Dest" title='Dest' data-type='llvm::MCOperand' data-ref="37Dest">Dest</dfn>, <a class="ref fake" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperandC1Ev" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1Ev"></a><dfn class="local col8 decl" id="38Src" title='Src' data-type='llvm::MCOperand' data-ref="38Src">Src</dfn>;</td></tr>
<tr><th id="183">183</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_117AMDGPUMCInstLower12lowerOperandERKN4llvm14MachineOperandERNS1_9MCOperandE" title='(anonymous namespace)::AMDGPUMCInstLower::lowerOperand' data-use='c' data-ref="_ZNK12_GLOBAL__N_117AMDGPUMCInstLower12lowerOperandERKN4llvm14MachineOperandERNS1_9MCOperandE">lowerOperand</a>(<a class="local col3 ref" href="#33MI" title='MI' data-ref="33MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>), <span class='refarg'><a class="local col7 ref" href="#37Dest" title='Dest' data-ref="37Dest">Dest</a></span>);</td></tr>
<tr><th id="184">184</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_117AMDGPUMCInstLower12lowerOperandERKN4llvm14MachineOperandERNS1_9MCOperandE" title='(anonymous namespace)::AMDGPUMCInstLower::lowerOperand' data-use='c' data-ref="_ZNK12_GLOBAL__N_117AMDGPUMCInstLower12lowerOperandERKN4llvm14MachineOperandERNS1_9MCOperandE">lowerOperand</a>(<a class="local col3 ref" href="#33MI" title='MI' data-ref="33MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>), <span class='refarg'><a class="local col8 ref" href="#38Src" title='Src' data-ref="38Src">Src</a></span>);</td></tr>
<tr><th id="185">185</th><td>    <a class="local col4 ref" href="#34OutMI" title='OutMI' data-ref="34OutMI">OutMI</a>.<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="local col7 ref" href="#37Dest" title='Dest' data-ref="37Dest">Dest</a>);</td></tr>
<tr><th id="186">186</th><td>    <a class="local col4 ref" href="#34OutMI" title='OutMI' data-ref="34OutMI">OutMI</a>.<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="local col8 ref" href="#38Src" title='Src' data-ref="38Src">Src</a>);</td></tr>
<tr><th id="187">187</th><td>    <b>return</b>;</td></tr>
<tr><th id="188">188</th><td>  } <b>else</b> <b>if</b> (Opcode == AMDGPU::<span class='error' title="no member named &apos;SI_TCRETURN&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_TCRETURN</span>) {</td></tr>
<tr><th id="189">189</th><td>    <i>// TODO: How to use branch immediate and avoid register+add?</i></td></tr>
<tr><th id="190">190</th><td>    Opcode = AMDGPU::<span class='error' title="no member named &apos;S_SETPC_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_SETPC_B64</span>;</td></tr>
<tr><th id="191">191</th><td>  }</td></tr>
<tr><th id="192">192</th><td></td></tr>
<tr><th id="193">193</th><td>  <em>int</em> <dfn class="local col9 decl" id="39MCOpcode" title='MCOpcode' data-type='int' data-ref="39MCOpcode">MCOpcode</dfn> = TII-&gt;pseudoToMCOpcode(Opcode);</td></tr>
<tr><th id="194">194</th><td>  <b>if</b> (<a class="local col9 ref" href="#39MCOpcode" title='MCOpcode' data-ref="39MCOpcode">MCOpcode</a> == -<var>1</var>) {</td></tr>
<tr><th id="195">195</th><td>    <a class="type" href="../../../include/llvm/IR/LLVMContext.h.html#llvm::LLVMContext" title='llvm::LLVMContext' data-ref="llvm::LLVMContext">LLVMContext</a> &amp;<dfn class="local col0 decl" id="40C" title='C' data-type='llvm::LLVMContext &amp;' data-ref="40C">C</dfn> = <a class="local col3 ref" href="#33MI" title='MI' data-ref="33MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function10getContextEv" title='llvm::Function::getContext' data-ref="_ZNK4llvm8Function10getContextEv">getContext</a>();</td></tr>
<tr><th id="196">196</th><td>    <a class="local col0 ref" href="#40C" title='C' data-ref="40C">C</a>.<a class="ref" href="../../../include/llvm/IR/LLVMContext.h.html#_ZN4llvm11LLVMContext9emitErrorERKNS_5TwineE" title='llvm::LLVMContext::emitError' data-ref="_ZN4llvm11LLVMContext9emitErrorERKNS_5TwineE">emitError</a>(<a class="ref fake" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>"AMDGPUMCInstLower::lower - Pseudo instruction doesn't have "</q></td></tr>
<tr><th id="197">197</th><td>                <q>"a target-specific version: "</q> <a class="ref" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvmplERKNS_5TwineES2_" title='llvm::operator+' data-ref="_ZN4llvmplERKNS_5TwineES2_">+</a> <a class="type" href="../../../include/llvm/ADT/Twine.h.html#llvm::Twine" title='llvm::Twine' data-ref="llvm::Twine">Twine</a><a class="ref" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1Ej" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1Ej">(</a><a class="local col3 ref" href="#33MI" title='MI' data-ref="33MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()));</td></tr>
<tr><th id="198">198</th><td>  }</td></tr>
<tr><th id="199">199</th><td></td></tr>
<tr><th id="200">200</th><td>  <a class="local col4 ref" href="#34OutMI" title='OutMI' data-ref="34OutMI">OutMI</a>.<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst9setOpcodeEj" title='llvm::MCInst::setOpcode' data-ref="_ZN4llvm6MCInst9setOpcodeEj">setOpcode</a>(<a class="local col9 ref" href="#39MCOpcode" title='MCOpcode' data-ref="39MCOpcode">MCOpcode</a>);</td></tr>
<tr><th id="201">201</th><td></td></tr>
<tr><th id="202">202</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="41MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="41MO">MO</dfn> : <a class="local col3 ref" href="#33MI" title='MI' data-ref="33MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17explicit_operandsEv" title='llvm::MachineInstr::explicit_operands' data-ref="_ZNK4llvm12MachineInstr17explicit_operandsEv">explicit_operands</a>()) {</td></tr>
<tr><th id="203">203</th><td>    <a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <a class="ref fake" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperandC1Ev" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1Ev"></a><dfn class="local col2 decl" id="42MCOp" title='MCOp' data-type='llvm::MCOperand' data-ref="42MCOp">MCOp</dfn>;</td></tr>
<tr><th id="204">204</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_117AMDGPUMCInstLower12lowerOperandERKN4llvm14MachineOperandERNS1_9MCOperandE" title='(anonymous namespace)::AMDGPUMCInstLower::lowerOperand' data-use='c' data-ref="_ZNK12_GLOBAL__N_117AMDGPUMCInstLower12lowerOperandERKN4llvm14MachineOperandERNS1_9MCOperandE">lowerOperand</a>(<a class="local col1 ref" href="#41MO" title='MO' data-ref="41MO">MO</a>, <span class='refarg'><a class="local col2 ref" href="#42MCOp" title='MCOp' data-ref="42MCOp">MCOp</a></span>);</td></tr>
<tr><th id="205">205</th><td>    <a class="local col4 ref" href="#34OutMI" title='OutMI' data-ref="34OutMI">OutMI</a>.<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="local col2 ref" href="#42MCOp" title='MCOp' data-ref="42MCOp">MCOp</a>);</td></tr>
<tr><th id="206">206</th><td>  }</td></tr>
<tr><th id="207">207</th><td>}</td></tr>
<tr><th id="208">208</th><td></td></tr>
<tr><th id="209">209</th><td><em>bool</em> <a class="type" href="AMDGPUAsmPrinter.h.html#llvm::AMDGPUAsmPrinter" title='llvm::AMDGPUAsmPrinter' data-ref="llvm::AMDGPUAsmPrinter">AMDGPUAsmPrinter</a>::<dfn class="decl def" id="_ZNK4llvm16AMDGPUAsmPrinter12lowerOperandERKNS_14MachineOperandERNS_9MCOperandE" title='llvm::AMDGPUAsmPrinter::lowerOperand' data-ref="_ZNK4llvm16AMDGPUAsmPrinter12lowerOperandERKNS_14MachineOperandERNS_9MCOperandE">lowerOperand</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="43MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="43MO">MO</dfn>,</td></tr>
<tr><th id="210">210</th><td>                                    <a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col4 decl" id="44MCOp" title='MCOp' data-type='llvm::MCOperand &amp;' data-ref="44MCOp">MCOp</dfn>) <em>const</em> {</td></tr>
<tr><th id="211">211</th><td>  <em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col5 decl" id="45STI" title='STI' data-type='const llvm::GCNSubtarget &amp;' data-ref="45STI">STI</dfn> = <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::MF" title='llvm::AsmPrinter::MF' data-ref="llvm::AsmPrinter::MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="212">212</th><td>  <a class="tu type" href="#(anonymousnamespace)::AMDGPUMCInstLower" title='(anonymous namespace)::AMDGPUMCInstLower' data-ref="(anonymousnamespace)::AMDGPUMCInstLower">AMDGPUMCInstLower</a> <span class='error' title="no matching constructor for initialization of &apos;(anonymous namespace)::AMDGPUMCInstLower&apos;"><dfn class="local col6 decl" id="46MCInstLowering" title='MCInstLowering' data-type='(anonymous namespace)::AMDGPUMCInstLower' data-ref="46MCInstLowering">MCInstLowering</dfn></span>(OutContext, STI, *<b>this</b>);</td></tr>
<tr><th id="213">213</th><td>  <b>return</b> MCInstLowering.lowerOperand(MO, MCOp);</td></tr>
<tr><th id="214">214</th><td>}</td></tr>
<tr><th id="215">215</th><td></td></tr>
<tr><th id="216">216</th><td><em>static</em> <em>const</em> <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr" title='llvm::MCExpr' data-ref="llvm::MCExpr">MCExpr</a> *<dfn class="tu decl def" id="_ZL18lowerAddrSpaceCastRKN4llvm13TargetMachineEPKNS_8ConstantERNS_9MCContextE" title='lowerAddrSpaceCast' data-type='const llvm::MCExpr * lowerAddrSpaceCast(const llvm::TargetMachine &amp; TM, const llvm::Constant * CV, llvm::MCContext &amp; OutContext)' data-ref="_ZL18lowerAddrSpaceCastRKN4llvm13TargetMachineEPKNS_8ConstantERNS_9MCContextE">lowerAddrSpaceCast</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/Target/TargetMachine.h.html#llvm::TargetMachine" title='llvm::TargetMachine' data-ref="llvm::TargetMachine">TargetMachine</a> &amp;<dfn class="local col7 decl" id="47TM" title='TM' data-type='const llvm::TargetMachine &amp;' data-ref="47TM">TM</dfn>,</td></tr>
<tr><th id="217">217</th><td>                                        <em>const</em> <a class="type" href="../../../include/llvm/IR/Constant.h.html#llvm::Constant" title='llvm::Constant' data-ref="llvm::Constant">Constant</a> *<dfn class="local col8 decl" id="48CV" title='CV' data-type='const llvm::Constant *' data-ref="48CV">CV</dfn>,</td></tr>
<tr><th id="218">218</th><td>                                        <a class="type" href="../../../include/llvm/MC/MCContext.h.html#llvm::MCContext" title='llvm::MCContext' data-ref="llvm::MCContext">MCContext</a> &amp;<dfn class="local col9 decl" id="49OutContext" title='OutContext' data-type='llvm::MCContext &amp;' data-ref="49OutContext">OutContext</dfn>) {</td></tr>
<tr><th id="219">219</th><td>  <i>// TargetMachine does not support llvm-style cast. Use C++-style cast.</i></td></tr>
<tr><th id="220">220</th><td><i>  // This is safe since TM is always of type AMDGPUTargetMachine or its</i></td></tr>
<tr><th id="221">221</th><td><i>  // derived class.</i></td></tr>
<tr><th id="222">222</th><td>  <em>auto</em> &amp;<dfn class="local col0 decl" id="50AT" title='AT' data-type='const llvm::AMDGPUTargetMachine &amp;' data-ref="50AT">AT</dfn> = <b>static_cast</b>&lt;<em>const</em> <a class="type" href="AMDGPUTargetMachine.h.html#llvm::AMDGPUTargetMachine" title='llvm::AMDGPUTargetMachine' data-ref="llvm::AMDGPUTargetMachine">AMDGPUTargetMachine</a>&amp;&gt;(<a class="local col7 ref" href="#47TM" title='TM' data-ref="47TM">TM</a>);</td></tr>
<tr><th id="223">223</th><td>  <em>auto</em> *<dfn class="local col1 decl" id="51CE" title='CE' data-type='const llvm::ConstantExpr *' data-ref="51CE">CE</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantExpr" title='llvm::ConstantExpr' data-ref="llvm::ConstantExpr">ConstantExpr</a>&gt;(<a class="local col8 ref" href="#48CV" title='CV' data-ref="48CV">CV</a>);</td></tr>
<tr><th id="224">224</th><td></td></tr>
<tr><th id="225">225</th><td>  <i>// Lower null pointers in private and local address space.</i></td></tr>
<tr><th id="226">226</th><td><i>  // Clang generates addrspacecast for null pointers in private and local</i></td></tr>
<tr><th id="227">227</th><td><i>  // address space, which needs to be lowered.</i></td></tr>
<tr><th id="228">228</th><td>  <b>if</b> (<a class="local col1 ref" href="#51CE" title='CE' data-ref="51CE">CE</a> &amp;&amp; <a class="local col1 ref" href="#51CE" title='CE' data-ref="51CE">CE</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm12ConstantExpr9getOpcodeEv" title='llvm::ConstantExpr::getOpcode' data-ref="_ZNK4llvm12ConstantExpr9getOpcodeEv">getOpcode</a>() == <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#196" title='llvm::Instruction::CastOps::AddrSpaceCast' data-ref="llvm::Instruction::CastOps::AddrSpaceCast">AddrSpaceCast</a>) {</td></tr>
<tr><th id="229">229</th><td>    <em>auto</em> <dfn class="local col2 decl" id="52Op" title='Op' data-type='llvm::Constant *' data-ref="52Op">Op</dfn> = <a class="local col1 ref" href="#51CE" title='CE' data-ref="51CE">CE</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Constants.h.html#1041" title='llvm::ConstantExpr::getOperand' data-ref="_ZNK4llvm12ConstantExpr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="230">230</th><td>    <em>auto</em> <dfn class="local col3 decl" id="53SrcAddr" title='SrcAddr' data-type='unsigned int' data-ref="53SrcAddr">SrcAddr</dfn> = <a class="local col2 ref" href="#52Op" title='Op' data-ref="52Op">Op</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>()-&gt;<a class="ref" href="../../../include/llvm/IR/Type.h.html#_ZNK4llvm4Type22getPointerAddressSpaceEv" title='llvm::Type::getPointerAddressSpace' data-ref="_ZNK4llvm4Type22getPointerAddressSpaceEv">getPointerAddressSpace</a>();</td></tr>
<tr><th id="231">231</th><td>    <b>if</b> (<a class="local col2 ref" href="#52Op" title='Op' data-ref="52Op">Op</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Constant.h.html#_ZNK4llvm8Constant11isNullValueEv" title='llvm::Constant::isNullValue' data-ref="_ZNK4llvm8Constant11isNullValueEv">isNullValue</a>() &amp;&amp; <a class="local col0 ref" href="#50AT" title='AT' data-ref="50AT">AT</a>.<a class="ref" href="AMDGPUTargetMachine.h.html#_ZNK4llvm19AMDGPUTargetMachine19getNullPointerValueEj" title='llvm::AMDGPUTargetMachine::getNullPointerValue' data-ref="_ZNK4llvm19AMDGPUTargetMachine19getNullPointerValueEj">getNullPointerValue</a>(<a class="local col3 ref" href="#53SrcAddr" title='SrcAddr' data-ref="53SrcAddr">SrcAddr</a>) == <var>0</var>) {</td></tr>
<tr><th id="232">232</th><td>      <em>auto</em> <dfn class="local col4 decl" id="54DstAddr" title='DstAddr' data-type='unsigned int' data-ref="54DstAddr">DstAddr</dfn> = <a class="local col1 ref" href="#51CE" title='CE' data-ref="51CE">CE</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>()-&gt;<a class="ref" href="../../../include/llvm/IR/Type.h.html#_ZNK4llvm4Type22getPointerAddressSpaceEv" title='llvm::Type::getPointerAddressSpace' data-ref="_ZNK4llvm4Type22getPointerAddressSpaceEv">getPointerAddressSpace</a>();</td></tr>
<tr><th id="233">233</th><td>      <b>return</b> <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCConstantExpr" title='llvm::MCConstantExpr' data-ref="llvm::MCConstantExpr">MCConstantExpr</a>::<a class="ref" href="../../../include/llvm/MC/MCExpr.h.html#_ZN4llvm14MCConstantExpr6createElRNS_9MCContextE" title='llvm::MCConstantExpr::create' data-ref="_ZN4llvm14MCConstantExpr6createElRNS_9MCContextE">create</a>(<a class="local col0 ref" href="#50AT" title='AT' data-ref="50AT">AT</a>.<a class="ref" href="AMDGPUTargetMachine.h.html#_ZNK4llvm19AMDGPUTargetMachine19getNullPointerValueEj" title='llvm::AMDGPUTargetMachine::getNullPointerValue' data-ref="_ZNK4llvm19AMDGPUTargetMachine19getNullPointerValueEj">getNullPointerValue</a>(<a class="local col4 ref" href="#54DstAddr" title='DstAddr' data-ref="54DstAddr">DstAddr</a>),</td></tr>
<tr><th id="234">234</th><td>        <span class='refarg'><a class="local col9 ref" href="#49OutContext" title='OutContext' data-ref="49OutContext">OutContext</a></span>);</td></tr>
<tr><th id="235">235</th><td>    }</td></tr>
<tr><th id="236">236</th><td>  }</td></tr>
<tr><th id="237">237</th><td>  <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="238">238</th><td>}</td></tr>
<tr><th id="239">239</th><td></td></tr>
<tr><th id="240">240</th><td><em>const</em> <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr" title='llvm::MCExpr' data-ref="llvm::MCExpr">MCExpr</a> *<a class="type" href="AMDGPUAsmPrinter.h.html#llvm::AMDGPUAsmPrinter" title='llvm::AMDGPUAsmPrinter' data-ref="llvm::AMDGPUAsmPrinter">AMDGPUAsmPrinter</a>::<dfn class="virtual decl def" id="_ZN4llvm16AMDGPUAsmPrinter13lowerConstantEPKNS_8ConstantE" title='llvm::AMDGPUAsmPrinter::lowerConstant' data-ref="_ZN4llvm16AMDGPUAsmPrinter13lowerConstantEPKNS_8ConstantE">lowerConstant</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Constant.h.html#llvm::Constant" title='llvm::Constant' data-ref="llvm::Constant">Constant</a> *<dfn class="local col5 decl" id="55CV" title='CV' data-type='const llvm::Constant *' data-ref="55CV">CV</dfn>) {</td></tr>
<tr><th id="241">241</th><td>  <b>if</b> (<em>const</em> <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr" title='llvm::MCExpr' data-ref="llvm::MCExpr">MCExpr</a> *<dfn class="local col6 decl" id="56E" title='E' data-type='const llvm::MCExpr *' data-ref="56E"><a class="local col6 ref" href="#56E" title='E' data-ref="56E">E</a></dfn> = <a class="tu ref" href="#_ZL18lowerAddrSpaceCastRKN4llvm13TargetMachineEPKNS_8ConstantERNS_9MCContextE" title='lowerAddrSpaceCast' data-use='c' data-ref="_ZL18lowerAddrSpaceCastRKN4llvm13TargetMachineEPKNS_8ConstantERNS_9MCContextE">lowerAddrSpaceCast</a>(<a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::TM" title='llvm::AsmPrinter::TM' data-ref="llvm::AsmPrinter::TM">TM</a>, <a class="local col5 ref" href="#55CV" title='CV' data-ref="55CV">CV</a>, <span class='refarg'><a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutContext" title='llvm::AsmPrinter::OutContext' data-ref="llvm::AsmPrinter::OutContext">OutContext</a></span>))</td></tr>
<tr><th id="242">242</th><td>    <b>return</b> <a class="local col6 ref" href="#56E" title='E' data-ref="56E">E</a>;</td></tr>
<tr><th id="243">243</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter" title='llvm::AsmPrinter' data-ref="llvm::AsmPrinter">AsmPrinter</a>::<a class="virtual member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#_ZN4llvm10AsmPrinter13lowerConstantEPKNS_8ConstantE" title='llvm::AsmPrinter::lowerConstant' data-ref="_ZN4llvm10AsmPrinter13lowerConstantEPKNS_8ConstantE">lowerConstant</a>(<a class="local col5 ref" href="#55CV" title='CV' data-ref="55CV">CV</a>);</td></tr>
<tr><th id="244">244</th><td>}</td></tr>
<tr><th id="245">245</th><td></td></tr>
<tr><th id="246">246</th><td><em>void</em> <a class="type" href="AMDGPUAsmPrinter.h.html#llvm::AMDGPUAsmPrinter" title='llvm::AMDGPUAsmPrinter' data-ref="llvm::AMDGPUAsmPrinter">AMDGPUAsmPrinter</a>::<dfn class="virtual decl def" id="_ZN4llvm16AMDGPUAsmPrinter15EmitInstructionEPKNS_12MachineInstrE" title='llvm::AMDGPUAsmPrinter::EmitInstruction' data-ref="_ZN4llvm16AMDGPUAsmPrinter15EmitInstructionEPKNS_12MachineInstrE">EmitInstruction</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="57MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="57MI">MI</dfn>) {</td></tr>
<tr><th id="247">247</th><td>  <b>if</b> (<a class="member" href="AMDGPUAsmPrinter.h.html#_ZN4llvm16AMDGPUAsmPrinter27emitPseudoExpansionLoweringERNS_10MCStreamerEPKNS_12MachineInstrE" title='llvm::AMDGPUAsmPrinter::emitPseudoExpansionLowering' data-ref="_ZN4llvm16AMDGPUAsmPrinter27emitPseudoExpansionLoweringERNS_10MCStreamerEPKNS_12MachineInstrE">emitPseudoExpansionLowering</a>(<span class='refarg'><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrdeEv" title='std::unique_ptr::operator*' data-ref="_ZNKSt10unique_ptrdeEv">*</a><a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer">OutStreamer</a></span>, <a class="local col7 ref" href="#57MI" title='MI' data-ref="57MI">MI</a>))</td></tr>
<tr><th id="248">248</th><td>    <b>return</b>;</td></tr>
<tr><th id="249">249</th><td></td></tr>
<tr><th id="250">250</th><td>  <em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col8 decl" id="58STI" title='STI' data-type='const llvm::GCNSubtarget &amp;' data-ref="58STI">STI</dfn> = <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::MF" title='llvm::AsmPrinter::MF' data-ref="llvm::AsmPrinter::MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="251">251</th><td>  <a class="tu type" href="#(anonymousnamespace)::AMDGPUMCInstLower" title='(anonymous namespace)::AMDGPUMCInstLower' data-ref="(anonymousnamespace)::AMDGPUMCInstLower">AMDGPUMCInstLower</a> <span class='error' title="no matching constructor for initialization of &apos;(anonymous namespace)::AMDGPUMCInstLower&apos;"><dfn class="local col9 decl" id="59MCInstLowering" title='MCInstLowering' data-type='(anonymous namespace)::AMDGPUMCInstLower' data-ref="59MCInstLowering">MCInstLowering</dfn></span>(OutContext, STI, *<b>this</b>);</td></tr>
<tr><th id="252">252</th><td></td></tr>
<tr><th id="253">253</th><td>  <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1Ev" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1Ev"></a><dfn class="local col0 decl" id="60Err" title='Err' data-type='llvm::StringRef' data-ref="60Err">Err</dfn>;</td></tr>
<tr><th id="254">254</th><td>  <b>if</b> (!<a class="local col8 ref" href="#58STI" title='STI' data-ref="58STI">STI</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget12getInstrInfoEv" title='llvm::GCNSubtarget::getInstrInfo' data-ref="_ZNK4llvm12GCNSubtarget12getInstrInfoEv">getInstrInfo</a>()-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo17verifyInstructionERKNS_12MachineInstrERNS_9StringRefE" title='llvm::SIInstrInfo::verifyInstruction' data-ref="_ZNK4llvm11SIInstrInfo17verifyInstructionERKNS_12MachineInstrERNS_9StringRefE">verifyInstruction</a>(*<a class="local col7 ref" href="#57MI" title='MI' data-ref="57MI">MI</a>, <span class='refarg'><a class="local col0 ref" href="#60Err" title='Err' data-ref="60Err">Err</a></span>)) {</td></tr>
<tr><th id="255">255</th><td>    <a class="type" href="../../../include/llvm/IR/LLVMContext.h.html#llvm::LLVMContext" title='llvm::LLVMContext' data-ref="llvm::LLVMContext">LLVMContext</a> &amp;<dfn class="local col1 decl" id="61C" title='C' data-type='llvm::LLVMContext &amp;' data-ref="61C">C</dfn> = <a class="local col7 ref" href="#57MI" title='MI' data-ref="57MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function10getContextEv" title='llvm::Function::getContext' data-ref="_ZNK4llvm8Function10getContextEv">getContext</a>();</td></tr>
<tr><th id="256">256</th><td>    <a class="local col1 ref" href="#61C" title='C' data-ref="61C">C</a>.<a class="ref" href="../../../include/llvm/IR/LLVMContext.h.html#_ZN4llvm11LLVMContext9emitErrorERKNS_5TwineE" title='llvm::LLVMContext::emitError' data-ref="_ZN4llvm11LLVMContext9emitErrorERKNS_5TwineE">emitError</a>(<q>"Illegal instruction detected: "</q> <a class="ref" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvmplEPKcRKNS_9StringRefE" title='llvm::operator+' data-ref="_ZN4llvmplEPKcRKNS_9StringRefE">+</a> <a class="local col0 ref" href="#60Err" title='Err' data-ref="60Err">Err</a>);</td></tr>
<tr><th id="257">257</th><td>    <a class="local col7 ref" href="#57MI" title='MI' data-ref="57MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5printERNS_11raw_ostreamEbbbbPKNS_15TargetInstrInfoE" title='llvm::MachineInstr::print' data-ref="_ZNK4llvm12MachineInstr5printERNS_11raw_ostreamEbbbbPKNS_15TargetInstrInfoE">print</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm4errsEv" title='llvm::errs' data-ref="_ZN4llvm4errsEv">errs</a>()</span>);</td></tr>
<tr><th id="258">258</th><td>  }</td></tr>
<tr><th id="259">259</th><td></td></tr>
<tr><th id="260">260</th><td>  <b>if</b> (<a class="local col7 ref" href="#57MI" title='MI' data-ref="57MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isBundleEv" title='llvm::MachineInstr::isBundle' data-ref="_ZNK4llvm12MachineInstr8isBundleEv">isBundle</a>()) {</td></tr>
<tr><th id="261">261</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="62MBB" title='MBB' data-type='const llvm::MachineBasicBlock *' data-ref="62MBB">MBB</dfn> = <a class="local col7 ref" href="#57MI" title='MI' data-ref="57MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="262">262</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_instr_iterator" title='llvm::MachineBasicBlock::const_instr_iterator' data-type='Instructions::const_iterator' data-ref="llvm::MachineBasicBlock::const_instr_iterator">const_instr_iterator</a> <dfn class="local col3 decl" id="63I" title='I' data-type='MachineBasicBlock::const_instr_iterator' data-ref="63I">I</dfn> = <a class="ref fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, true&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb1EEC1ERKS5_"></a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col7 ref" href="#57MI" title='MI' data-ref="57MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZNK4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZNK4llvm15ilist_node_impl11getIteratorEv">getIterator</a>();</td></tr>
<tr><th id="263">263</th><td>    <b>while</b> (<a class="local col3 ref" href="#63I" title='I' data-ref="63I">I</a> <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col2 ref" href="#62MBB" title='MBB' data-ref="62MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9instr_endEv" title='llvm::MachineBasicBlock::instr_end' data-ref="_ZNK4llvm17MachineBasicBlock9instr_endEv">instr_end</a>() &amp;&amp; <a class="local col3 ref" href="#63I" title='I' data-ref="63I">I</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14isInsideBundleEv" title='llvm::MachineInstr::isInsideBundle' data-ref="_ZNK4llvm12MachineInstr14isInsideBundleEv">isInsideBundle</a>()) {</td></tr>
<tr><th id="264">264</th><td>      <a class="virtual member" href="#_ZN4llvm16AMDGPUAsmPrinter15EmitInstructionEPKNS_12MachineInstrE" title='llvm::AMDGPUAsmPrinter::EmitInstruction' data-ref="_ZN4llvm16AMDGPUAsmPrinter15EmitInstructionEPKNS_12MachineInstrE">EmitInstruction</a>(&amp;<a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col3 ref" href="#63I" title='I' data-ref="63I">I</a>);</td></tr>
<tr><th id="265">265</th><td>      <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col3 ref" href="#63I" title='I' data-ref="63I">I</a>;</td></tr>
<tr><th id="266">266</th><td>    }</td></tr>
<tr><th id="267">267</th><td>  } <b>else</b> {</td></tr>
<tr><th id="268">268</th><td>    <i>// We don't want SI_MASK_BRANCH/SI_RETURN_TO_EPILOG encoded. They are</i></td></tr>
<tr><th id="269">269</th><td><i>    // placeholder terminator instructions and should only be printed as</i></td></tr>
<tr><th id="270">270</th><td><i>    // comments.</i></td></tr>
<tr><th id="271">271</th><td>    <b>if</b> (MI-&gt;getOpcode() == AMDGPU::<span class='error' title="no member named &apos;SI_MASK_BRANCH&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_MASK_BRANCH</span>) {</td></tr>
<tr><th id="272">272</th><td>      <b>if</b> (<a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#_ZNK4llvm10AsmPrinter9isVerboseEv" title='llvm::AsmPrinter::isVerbose' data-ref="_ZNK4llvm10AsmPrinter9isVerboseEv">isVerbose</a>()) {</td></tr>
<tr><th id="273">273</th><td>        <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>char</em>, <var>16</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col4 decl" id="64BBStr" title='BBStr' data-type='SmallVector&lt;char, 16&gt;' data-ref="64BBStr">BBStr</dfn>;</td></tr>
<tr><th id="274">274</th><td>        <a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_svector_ostream" title='llvm::raw_svector_ostream' data-ref="llvm::raw_svector_ostream">raw_svector_ostream</a> <dfn class="local col5 decl" id="65Str" title='Str' data-type='llvm::raw_svector_ostream' data-ref="65Str">Str</dfn><a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm19raw_svector_ostreamC1ERNS_15SmallVectorImplIcEE" title='llvm::raw_svector_ostream::raw_svector_ostream' data-ref="_ZN4llvm19raw_svector_ostreamC1ERNS_15SmallVectorImplIcEE">(</a><a class="local col4 ref" href="#64BBStr" title='BBStr' data-ref="64BBStr">BBStr</a>);</td></tr>
<tr><th id="275">275</th><td></td></tr>
<tr><th id="276">276</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="66MBB" title='MBB' data-type='const llvm::MachineBasicBlock *' data-ref="66MBB">MBB</dfn> = <a class="local col7 ref" href="#57MI" title='MI' data-ref="57MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="277">277</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr">MCSymbolRefExpr</a> *<dfn class="local col7 decl" id="67Expr" title='Expr' data-type='const llvm::MCSymbolRefExpr *' data-ref="67Expr">Expr</dfn></td></tr>
<tr><th id="278">278</th><td>          = <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="ref" href="../../../include/llvm/MC/MCExpr.h.html#_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolERNS_9MCContextE" title='llvm::MCSymbolRefExpr::create' data-ref="_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolERNS_9MCContextE">create</a>(<a class="local col6 ref" href="#66MBB" title='MBB' data-ref="66MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getSymbolEv" title='llvm::MachineBasicBlock::getSymbol' data-ref="_ZNK4llvm17MachineBasicBlock9getSymbolEv">getSymbol</a>(), <span class='refarg'><a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutContext" title='llvm::AsmPrinter::OutContext' data-ref="llvm::AsmPrinter::OutContext">OutContext</a></span>);</td></tr>
<tr><th id="279">279</th><td>        <a class="local col7 ref" href="#67Expr" title='Expr' data-ref="67Expr">Expr</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCExpr.h.html#_ZNK4llvm6MCExpr5printERNS_11raw_ostreamEPKNS_9MCAsmInfoEb" title='llvm::MCExpr::print' data-ref="_ZNK4llvm6MCExpr5printERNS_11raw_ostreamEPKNS_9MCAsmInfoEb">print</a>(<span class='refarg'><a class="local col5 ref" href="#65Str" title='Str' data-ref="65Str">Str</a></span>, <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::MAI" title='llvm::AsmPrinter::MAI' data-ref="llvm::AsmPrinter::MAI">MAI</a>);</td></tr>
<tr><th id="280">280</th><td>        <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer">OutStreamer</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="virtual ref" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer14emitRawCommentERKNS_5TwineEb" title='llvm::MCStreamer::emitRawComment' data-ref="_ZN4llvm10MCStreamer14emitRawCommentERKNS_5TwineEb">emitRawComment</a>(<a class="type" href="../../../include/llvm/ADT/Twine.h.html#llvm::Twine" title='llvm::Twine' data-ref="llvm::Twine">Twine</a><a class="ref" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc">(</a><q>" mask branch "</q>) <a class="ref" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvmplERKNS_5TwineES2_" title='llvm::operator+' data-ref="_ZN4llvmplERKNS_5TwineES2_">+</a> <a class="ref fake" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1ERKNS_15SmallVectorImplIcEE" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1ERKNS_15SmallVectorImplIcEE"></a><a class="local col4 ref" href="#64BBStr" title='BBStr' data-ref="64BBStr">BBStr</a>);</td></tr>
<tr><th id="281">281</th><td>      }</td></tr>
<tr><th id="282">282</th><td></td></tr>
<tr><th id="283">283</th><td>      <b>return</b>;</td></tr>
<tr><th id="284">284</th><td>    }</td></tr>
<tr><th id="285">285</th><td></td></tr>
<tr><th id="286">286</th><td>    <b>if</b> (<a class="local col7 ref" href="#57MI" title='MI' data-ref="57MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace"><span class='error' title="no member named &apos;SI_RETURN_TO_EPILOG&apos; in namespace &apos;llvm::AMDGPU&apos;; did you mean &apos;AMDGPUISD::RETURN_TO_EPILOG&apos;?">AMDGPU</span>::<a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::RETURN_TO_EPILOG" title='llvm::AMDGPUISD::NodeType::RETURN_TO_EPILOG' data-ref="llvm::AMDGPUISD::NodeType::RETURN_TO_EPILOG">SI_RETURN_TO_EPILOG</a></span>) {</td></tr>
<tr><th id="287">287</th><td>      <b>if</b> (<a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#_ZNK4llvm10AsmPrinter9isVerboseEv" title='llvm::AsmPrinter::isVerbose' data-ref="_ZNK4llvm10AsmPrinter9isVerboseEv">isVerbose</a>())</td></tr>
<tr><th id="288">288</th><td>        <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer">OutStreamer</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="virtual ref" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer14emitRawCommentERKNS_5TwineEb" title='llvm::MCStreamer::emitRawComment' data-ref="_ZN4llvm10MCStreamer14emitRawCommentERKNS_5TwineEb">emitRawComment</a>(<a class="ref fake" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>" return to shader part epilog"</q>);</td></tr>
<tr><th id="289">289</th><td>      <b>return</b>;</td></tr>
<tr><th id="290">290</th><td>    }</td></tr>
<tr><th id="291">291</th><td></td></tr>
<tr><th id="292">292</th><td>    <b>if</b> (MI-&gt;getOpcode() == AMDGPU::<span class='error' title="no member named &apos;WAVE_BARRIER&apos; in namespace &apos;llvm::AMDGPU&apos;">WAVE_BARRIER</span>) {</td></tr>
<tr><th id="293">293</th><td>      <b>if</b> (<a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#_ZNK4llvm10AsmPrinter9isVerboseEv" title='llvm::AsmPrinter::isVerbose' data-ref="_ZNK4llvm10AsmPrinter9isVerboseEv">isVerbose</a>())</td></tr>
<tr><th id="294">294</th><td>        <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer">OutStreamer</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="virtual ref" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer14emitRawCommentERKNS_5TwineEb" title='llvm::MCStreamer::emitRawComment' data-ref="_ZN4llvm10MCStreamer14emitRawCommentERKNS_5TwineEb">emitRawComment</a>(<a class="ref fake" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>" wave barrier"</q>);</td></tr>
<tr><th id="295">295</th><td>      <b>return</b>;</td></tr>
<tr><th id="296">296</th><td>    }</td></tr>
<tr><th id="297">297</th><td></td></tr>
<tr><th id="298">298</th><td>    <b>if</b> (MI-&gt;getOpcode() == AMDGPU::<span class='error' title="no member named &apos;SI_MASKED_UNREACHABLE&apos; in namespace &apos;llvm::AMDGPU&apos;">SI_MASKED_UNREACHABLE</span>) {</td></tr>
<tr><th id="299">299</th><td>      <b>if</b> (<a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#_ZNK4llvm10AsmPrinter9isVerboseEv" title='llvm::AsmPrinter::isVerbose' data-ref="_ZNK4llvm10AsmPrinter9isVerboseEv">isVerbose</a>())</td></tr>
<tr><th id="300">300</th><td>        <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer">OutStreamer</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="virtual ref" href="../../../include/llvm/MC/MCStreamer.h.html#_ZN4llvm10MCStreamer14emitRawCommentERKNS_5TwineEb" title='llvm::MCStreamer::emitRawComment' data-ref="_ZN4llvm10MCStreamer14emitRawCommentERKNS_5TwineEb">emitRawComment</a>(<a class="ref fake" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>" divergent unreachable"</q>);</td></tr>
<tr><th id="301">301</th><td>      <b>return</b>;</td></tr>
<tr><th id="302">302</th><td>    }</td></tr>
<tr><th id="303">303</th><td></td></tr>
<tr><th id="304">304</th><td>    <a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> <a class="ref fake" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInstC1Ev" title='llvm::MCInst::MCInst' data-ref="_ZN4llvm6MCInstC1Ev"></a><dfn class="local col8 decl" id="68TmpInst" title='TmpInst' data-type='llvm::MCInst' data-ref="68TmpInst">TmpInst</dfn>;</td></tr>
<tr><th id="305">305</th><td>    MCInstLowering.lower(MI, TmpInst);</td></tr>
<tr><th id="306">306</th><td>    <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#_ZN4llvm10AsmPrinter14EmitToStreamerERNS_10MCStreamerERKNS_6MCInstE" title='llvm::AsmPrinter::EmitToStreamer' data-ref="_ZN4llvm10AsmPrinter14EmitToStreamerERNS_10MCStreamerERKNS_6MCInstE">EmitToStreamer</a>(<span class='refarg'><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrdeEv" title='std::unique_ptr::operator*' data-ref="_ZNKSt10unique_ptrdeEv">*</a><a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer">OutStreamer</a></span>, <a class="local col8 ref" href="#68TmpInst" title='TmpInst' data-ref="68TmpInst">TmpInst</a>);</td></tr>
<tr><th id="307">307</th><td></td></tr>
<tr><th id="308">308</th><td><u>#<span data-ppcond="308">ifdef</span> <span class="macro" data-ref="_M/EXPENSIVE_CHECKS">EXPENSIVE_CHECKS</span></u></td></tr>
<tr><th id="309">309</th><td>    <i>// Sanity-check getInstSizeInBytes on explicitly specified CPUs (it cannot</i></td></tr>
<tr><th id="310">310</th><td><i>    // work correctly for the generic CPU).</i></td></tr>
<tr><th id="311">311</th><td><i>    //</i></td></tr>
<tr><th id="312">312</th><td><i>    // The isPseudo check really shouldn't be here, but unfortunately there are</i></td></tr>
<tr><th id="313">313</th><td><i>    // some negative lit tests that depend on being able to continue through</i></td></tr>
<tr><th id="314">314</th><td><i>    // here even when pseudo instructions haven't been lowered.</i></td></tr>
<tr><th id="315">315</th><td>    <b>if</b> (!MI-&gt;isPseudo() &amp;&amp; STI.isCPUStringValid(STI.getCPU())) {</td></tr>
<tr><th id="316">316</th><td>      SmallVector&lt;MCFixup, <var>4</var>&gt; Fixups;</td></tr>
<tr><th id="317">317</th><td>      SmallVector&lt;<em>char</em>, <var>16</var>&gt; CodeBytes;</td></tr>
<tr><th id="318">318</th><td>      raw_svector_ostream CodeStream(CodeBytes);</td></tr>
<tr><th id="319">319</th><td></td></tr>
<tr><th id="320">320</th><td>      std::unique_ptr&lt;MCCodeEmitter&gt; InstEmitter(createSIMCCodeEmitter(</td></tr>
<tr><th id="321">321</th><td>          *STI.getInstrInfo(), *OutContext.getRegisterInfo(), OutContext));</td></tr>
<tr><th id="322">322</th><td>      InstEmitter-&gt;encodeInstruction(TmpInst, CodeStream, Fixups, STI);</td></tr>
<tr><th id="323">323</th><td></td></tr>
<tr><th id="324">324</th><td>      assert(CodeBytes.size() == STI.getInstrInfo()-&gt;getInstSizeInBytes(*MI));</td></tr>
<tr><th id="325">325</th><td>    }</td></tr>
<tr><th id="326">326</th><td><u>#<span data-ppcond="308">endif</span></u></td></tr>
<tr><th id="327">327</th><td></td></tr>
<tr><th id="328">328</th><td>    <b>if</b> (<a class="member" href="AMDGPUAsmPrinter.h.html#llvm::AMDGPUAsmPrinter::DumpCodeInstEmitter" title='llvm::AMDGPUAsmPrinter::DumpCodeInstEmitter' data-ref="llvm::AMDGPUAsmPrinter::DumpCodeInstEmitter">DumpCodeInstEmitter</a>) {</td></tr>
<tr><th id="329">329</th><td>      <i>// Disassemble instruction/operands to text</i></td></tr>
<tr><th id="330">330</th><td>      <a class="member" href="AMDGPUAsmPrinter.h.html#llvm::AMDGPUAsmPrinter::DisasmLines" title='llvm::AMDGPUAsmPrinter::DisasmLines' data-ref="llvm::AMDGPUAsmPrinter::DisasmLines">DisasmLines</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector6resizeEm" title='std::vector::resize' data-ref="_ZNSt6vector6resizeEm">resize</a>(<a class="member" href="AMDGPUAsmPrinter.h.html#llvm::AMDGPUAsmPrinter::DisasmLines" title='llvm::AMDGPUAsmPrinter::DisasmLines' data-ref="llvm::AMDGPUAsmPrinter::DisasmLines">DisasmLines</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>() + <var>1</var>);</td></tr>
<tr><th id="331">331</th><td>      <span class="namespace">std::</span><a class="typedef" href="../../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> &amp;<dfn class="local col9 decl" id="69DisasmLine" title='DisasmLine' data-type='std::string &amp;' data-ref="69DisasmLine">DisasmLine</dfn> = <a class="member" href="AMDGPUAsmPrinter.h.html#llvm::AMDGPUAsmPrinter::DisasmLines" title='llvm::AMDGPUAsmPrinter::DisasmLines' data-ref="llvm::AMDGPUAsmPrinter::DisasmLines">DisasmLines</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector4backEv" title='std::vector::back' data-ref="_ZNSt6vector4backEv">back</a>();</td></tr>
<tr><th id="332">332</th><td>      <a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_string_ostream" title='llvm::raw_string_ostream' data-ref="llvm::raw_string_ostream">raw_string_ostream</a> <dfn class="local col0 decl" id="70DisasmStream" title='DisasmStream' data-type='llvm::raw_string_ostream' data-ref="70DisasmStream">DisasmStream</dfn><a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm18raw_string_ostreamC1ERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_string_ostream::raw_string_ostream' data-ref="_ZN4llvm18raw_string_ostreamC1ERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">(</a><a class="local col9 ref" href="#69DisasmLine" title='DisasmLine' data-ref="69DisasmLine">DisasmLine</a>);</td></tr>
<tr><th id="333">333</th><td></td></tr>
<tr><th id="334">334</th><td>      <a class="type" href="MCTargetDesc/AMDGPUInstPrinter.h.html#llvm::AMDGPUInstPrinter" title='llvm::AMDGPUInstPrinter' data-ref="llvm::AMDGPUInstPrinter">AMDGPUInstPrinter</a> <span class='error' title="no matching constructor for initialization of &apos;llvm::AMDGPUInstPrinter&apos;"><dfn class="local col1 decl" id="71InstPrinter" title='InstPrinter' data-type='llvm::AMDGPUInstPrinter' data-ref="71InstPrinter">InstPrinter</dfn></span>(*TM.getMCAsmInfo(), *STI.getInstrInfo(),</td></tr>
<tr><th id="335">335</th><td>                                    *STI.getRegisterInfo());</td></tr>
<tr><th id="336">336</th><td>      InstPrinter.printInst(&amp;TmpInst, DisasmStream, StringRef(), STI);</td></tr>
<tr><th id="337">337</th><td></td></tr>
<tr><th id="338">338</th><td>      <i>// Disassemble instruction/operands to hex representation.</i></td></tr>
<tr><th id="339">339</th><td>      <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col2 decl" id="72Fixups" title='Fixups' data-type='SmallVector&lt;llvm::MCFixup, 4&gt;' data-ref="72Fixups">Fixups</dfn>;</td></tr>
<tr><th id="340">340</th><td>      <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>char</em>, <var>16</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col3 decl" id="73CodeBytes" title='CodeBytes' data-type='SmallVector&lt;char, 16&gt;' data-ref="73CodeBytes">CodeBytes</dfn>;</td></tr>
<tr><th id="341">341</th><td>      <a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_svector_ostream" title='llvm::raw_svector_ostream' data-ref="llvm::raw_svector_ostream">raw_svector_ostream</a> <dfn class="local col4 decl" id="74CodeStream" title='CodeStream' data-type='llvm::raw_svector_ostream' data-ref="74CodeStream">CodeStream</dfn><a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm19raw_svector_ostreamC1ERNS_15SmallVectorImplIcEE" title='llvm::raw_svector_ostream::raw_svector_ostream' data-ref="_ZN4llvm19raw_svector_ostreamC1ERNS_15SmallVectorImplIcEE">(</a><a class="local col3 ref" href="#73CodeBytes" title='CodeBytes' data-ref="73CodeBytes">CodeBytes</a>);</td></tr>
<tr><th id="342">342</th><td></td></tr>
<tr><th id="343">343</th><td>      <a class="member" href="AMDGPUAsmPrinter.h.html#llvm::AMDGPUAsmPrinter::DumpCodeInstEmitter" title='llvm::AMDGPUAsmPrinter::DumpCodeInstEmitter' data-ref="llvm::AMDGPUAsmPrinter::DumpCodeInstEmitter">DumpCodeInstEmitter</a>-&gt;<a class="virtual ref" href="../../../include/llvm/MC/MCCodeEmitter.h.html#_ZNK4llvm13MCCodeEmitter17encodeInstructionERKNS_6MCInstERNS_11raw_ostreamERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::MCCodeEmitter::encodeInstruction' data-ref="_ZNK4llvm13MCCodeEmitter17encodeInstructionERKNS_6MCInstERNS_11raw_ostreamERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">encodeInstruction</a>(</td></tr>
<tr><th id="344">344</th><td>          <a class="local col8 ref" href="#68TmpInst" title='TmpInst' data-ref="68TmpInst">TmpInst</a>, <span class='refarg'><a class="local col4 ref" href="#74CodeStream" title='CodeStream' data-ref="74CodeStream">CodeStream</a></span>, <span class='refarg'><a class="local col2 ref" href="#72Fixups" title='Fixups' data-ref="72Fixups">Fixups</a></span>, <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::MF" title='llvm::AsmPrinter::MF' data-ref="llvm::AsmPrinter::MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a>&gt;());</td></tr>
<tr><th id="345">345</th><td>      <a class="member" href="AMDGPUAsmPrinter.h.html#llvm::AMDGPUAsmPrinter::HexLines" title='llvm::AMDGPUAsmPrinter::HexLines' data-ref="llvm::AMDGPUAsmPrinter::HexLines">HexLines</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector6resizeEm" title='std::vector::resize' data-ref="_ZNSt6vector6resizeEm">resize</a>(<a class="member" href="AMDGPUAsmPrinter.h.html#llvm::AMDGPUAsmPrinter::HexLines" title='llvm::AMDGPUAsmPrinter::HexLines' data-ref="llvm::AMDGPUAsmPrinter::HexLines">HexLines</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>() + <var>1</var>);</td></tr>
<tr><th id="346">346</th><td>      <span class="namespace">std::</span><a class="typedef" href="../../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> &amp;<dfn class="local col5 decl" id="75HexLine" title='HexLine' data-type='std::string &amp;' data-ref="75HexLine">HexLine</dfn> = <a class="member" href="AMDGPUAsmPrinter.h.html#llvm::AMDGPUAsmPrinter::HexLines" title='llvm::AMDGPUAsmPrinter::HexLines' data-ref="llvm::AMDGPUAsmPrinter::HexLines">HexLines</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector4backEv" title='std::vector::back' data-ref="_ZNSt6vector4backEv">back</a>();</td></tr>
<tr><th id="347">347</th><td>      <a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_string_ostream" title='llvm::raw_string_ostream' data-ref="llvm::raw_string_ostream">raw_string_ostream</a> <dfn class="local col6 decl" id="76HexStream" title='HexStream' data-type='llvm::raw_string_ostream' data-ref="76HexStream">HexStream</dfn><a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm18raw_string_ostreamC1ERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_string_ostream::raw_string_ostream' data-ref="_ZN4llvm18raw_string_ostreamC1ERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">(</a><a class="local col5 ref" href="#75HexLine" title='HexLine' data-ref="75HexLine">HexLine</a>);</td></tr>
<tr><th id="348">348</th><td></td></tr>
<tr><th id="349">349</th><td>      <b>for</b> (<span class='typedef' title='size_t' data-type='unsigned long' data-ref="size_t">size_t</span> <dfn class="local col7 decl" id="77i" title='i' data-type='size_t' data-ref="77i">i</dfn> = <var>0</var>; <a class="local col7 ref" href="#77i" title='i' data-ref="77i">i</a> &lt; <a class="local col3 ref" href="#73CodeBytes" title='CodeBytes' data-ref="73CodeBytes">CodeBytes</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col7 ref" href="#77i" title='i' data-ref="77i">i</a> += <var>4</var>) {</td></tr>
<tr><th id="350">350</th><td>        <em>unsigned</em> <em>int</em> <dfn class="local col8 decl" id="78CodeDWord" title='CodeDWord' data-type='unsigned int' data-ref="78CodeDWord">CodeDWord</dfn> = *(<em>unsigned</em> <em>int</em> *)&amp;<a class="local col3 ref" href="#73CodeBytes" title='CodeBytes' data-ref="73CodeBytes">CodeBytes</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col7 ref" href="#77i" title='i' data-ref="77i">i</a>]</a>;</td></tr>
<tr><th id="351">351</th><td>        <a class="local col6 ref" href="#76HexStream" title='HexStream' data-ref="76HexStream">HexStream</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNS_18format_object_baseE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNS_18format_object_baseE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/Support/Format.h.html#_ZN4llvm6formatEPKcDpRKT_" title='llvm::format' data-ref="_ZN4llvm6formatEPKcDpRKT_">format</a>(<q>"%s%08X"</q>, (<a class="local col7 ref" href="#77i" title='i' data-ref="77i">i</a> &gt; <var>0</var> ? <q>" "</q> : <q>""</q>), <a class="local col8 ref" href="#78CodeDWord" title='CodeDWord' data-ref="78CodeDWord">CodeDWord</a>);</td></tr>
<tr><th id="352">352</th><td>      }</td></tr>
<tr><th id="353">353</th><td></td></tr>
<tr><th id="354">354</th><td>      <a class="local col0 ref" href="#70DisasmStream" title='DisasmStream' data-ref="70DisasmStream">DisasmStream</a>.<a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostream5flushEv" title='llvm::raw_ostream::flush' data-ref="_ZN4llvm11raw_ostream5flushEv">flush</a>();</td></tr>
<tr><th id="355">355</th><td>      <a class="member" href="AMDGPUAsmPrinter.h.html#llvm::AMDGPUAsmPrinter::DisasmLineMaxLen" title='llvm::AMDGPUAsmPrinter::DisasmLineMaxLen' data-ref="llvm::AMDGPUAsmPrinter::DisasmLineMaxLen">DisasmLineMaxLen</a> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>(<a class="member" href="AMDGPUAsmPrinter.h.html#llvm::AMDGPUAsmPrinter::DisasmLineMaxLen" title='llvm::AMDGPUAsmPrinter::DisasmLineMaxLen' data-ref="llvm::AMDGPUAsmPrinter::DisasmLineMaxLen">DisasmLineMaxLen</a>, <a class="local col9 ref" href="#69DisasmLine" title='DisasmLine' data-ref="69DisasmLine">DisasmLine</a>.<a class="ref" href="../../../../../include/c++/7/bits/basic_string.h.html#_ZNKSt7__cxx1112basic_string4sizeEv" title='std::__cxx11::basic_string::size' data-ref="_ZNKSt7__cxx1112basic_string4sizeEv">size</a>());</td></tr>
<tr><th id="356">356</th><td>    }</td></tr>
<tr><th id="357">357</th><td>  }</td></tr>
<tr><th id="358">358</th><td>}</td></tr>
<tr><th id="359">359</th><td></td></tr>
<tr><th id="360">360</th><td><a class="tu type" href="#(anonymousnamespace)::R600MCInstLower" title='(anonymous namespace)::R600MCInstLower' data-ref="(anonymousnamespace)::R600MCInstLower">R600MCInstLower</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115R600MCInstLowerC1ERN4llvm9MCContextERKNS1_13R600SubtargetERKNS1_10AsmPrinterE" title='(anonymous namespace)::R600MCInstLower::R600MCInstLower' data-type='void (anonymous namespace)::R600MCInstLower::R600MCInstLower(llvm::MCContext &amp; Ctx, const llvm::R600Subtarget &amp; ST, const llvm::AsmPrinter &amp; AP)' data-ref="_ZN12_GLOBAL__N_115R600MCInstLowerC1ERN4llvm9MCContextERKNS1_13R600SubtargetERKNS1_10AsmPrinterE">R600MCInstLower</dfn>(<a class="type" href="../../../include/llvm/MC/MCContext.h.html#llvm::MCContext" title='llvm::MCContext' data-ref="llvm::MCContext">MCContext</a> &amp;<dfn class="local col9 decl" id="79Ctx" title='Ctx' data-type='llvm::MCContext &amp;' data-ref="79Ctx">Ctx</dfn>, <em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::R600Subtarget" title='llvm::R600Subtarget' data-ref="llvm::R600Subtarget">R600Subtarget</a> &amp;<dfn class="local col0 decl" id="80ST" title='ST' data-type='const llvm::R600Subtarget &amp;' data-ref="80ST">ST</dfn>,</td></tr>
<tr><th id="361">361</th><td>                                 <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter" title='llvm::AsmPrinter' data-ref="llvm::AsmPrinter">AsmPrinter</a> &amp;<dfn class="local col1 decl" id="81AP" title='AP' data-type='const llvm::AsmPrinter &amp;' data-ref="81AP">AP</dfn>) :</td></tr>
<tr><th id="362">362</th><td>        <a class="tu type" href="#(anonymousnamespace)::AMDGPUMCInstLower" title='(anonymous namespace)::AMDGPUMCInstLower' data-ref="(anonymousnamespace)::AMDGPUMCInstLower">AMDGPUMCInstLower</a><a class="tu ref" href="#_ZN12_GLOBAL__N_117AMDGPUMCInstLowerC1ERN4llvm9MCContextERKNS1_19TargetSubtargetInfoERKNS1_10AsmPrinterE" title='(anonymous namespace)::AMDGPUMCInstLower::AMDGPUMCInstLower' data-use='c' data-ref="_ZN12_GLOBAL__N_117AMDGPUMCInstLowerC1ERN4llvm9MCContextERKNS1_19TargetSubtargetInfoERKNS1_10AsmPrinterE">(</a><a class="local col9 ref" href="#79Ctx" title='Ctx' data-ref="79Ctx">Ctx</a>, <a class="local col0 ref" href="#80ST" title='ST' data-ref="80ST">ST</a>, <a class="local col1 ref" href="#81AP" title='AP' data-ref="81AP">AP</a>) { }</td></tr>
<tr><th id="363">363</th><td></td></tr>
<tr><th id="364">364</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::R600MCInstLower" title='(anonymous namespace)::R600MCInstLower' data-ref="(anonymousnamespace)::R600MCInstLower">R600MCInstLower</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_115R600MCInstLower5lowerEPKN4llvm12MachineInstrERNS1_6MCInstE" title='(anonymous namespace)::R600MCInstLower::lower' data-type='void (anonymous namespace)::R600MCInstLower::lower(const llvm::MachineInstr * MI, llvm::MCInst &amp; OutMI) const' data-ref="_ZNK12_GLOBAL__N_115R600MCInstLower5lowerEPKN4llvm12MachineInstrERNS1_6MCInstE">lower</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="82MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="82MI">MI</dfn>, <a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col3 decl" id="83OutMI" title='OutMI' data-type='llvm::MCInst &amp;' data-ref="83OutMI">OutMI</dfn>) <em>const</em> {</td></tr>
<tr><th id="365">365</th><td>  <a class="local col3 ref" href="#83OutMI" title='OutMI' data-ref="83OutMI">OutMI</a>.<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst9setOpcodeEj" title='llvm::MCInst::setOpcode' data-ref="_ZN4llvm6MCInst9setOpcodeEj">setOpcode</a>(<a class="local col2 ref" href="#82MI" title='MI' data-ref="82MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="366">366</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="84MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="84MO">MO</dfn> : <a class="local col2 ref" href="#82MI" title='MI' data-ref="82MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17explicit_operandsEv" title='llvm::MachineInstr::explicit_operands' data-ref="_ZNK4llvm12MachineInstr17explicit_operandsEv">explicit_operands</a>()) {</td></tr>
<tr><th id="367">367</th><td>    <a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> <a class="ref fake" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperandC1Ev" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1Ev"></a><dfn class="local col5 decl" id="85MCOp" title='MCOp' data-type='llvm::MCOperand' data-ref="85MCOp">MCOp</dfn>;</td></tr>
<tr><th id="368">368</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_117AMDGPUMCInstLower12lowerOperandERKN4llvm14MachineOperandERNS1_9MCOperandE" title='(anonymous namespace)::AMDGPUMCInstLower::lowerOperand' data-use='c' data-ref="_ZNK12_GLOBAL__N_117AMDGPUMCInstLower12lowerOperandERKN4llvm14MachineOperandERNS1_9MCOperandE">lowerOperand</a>(<a class="local col4 ref" href="#84MO" title='MO' data-ref="84MO">MO</a>, <span class='refarg'><a class="local col5 ref" href="#85MCOp" title='MCOp' data-ref="85MCOp">MCOp</a></span>);</td></tr>
<tr><th id="369">369</th><td>    <a class="local col3 ref" href="#83OutMI" title='OutMI' data-ref="83OutMI">OutMI</a>.<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="local col5 ref" href="#85MCOp" title='MCOp' data-ref="85MCOp">MCOp</a>);</td></tr>
<tr><th id="370">370</th><td>  }</td></tr>
<tr><th id="371">371</th><td>}</td></tr>
<tr><th id="372">372</th><td></td></tr>
<tr><th id="373">373</th><td><em>void</em> <a class="type" href="R600AsmPrinter.h.html#llvm::R600AsmPrinter" title='llvm::R600AsmPrinter' data-ref="llvm::R600AsmPrinter">R600AsmPrinter</a>::<dfn class="virtual decl def" id="_ZN4llvm14R600AsmPrinter15EmitInstructionEPKNS_12MachineInstrE" title='llvm::R600AsmPrinter::EmitInstruction' data-ref="_ZN4llvm14R600AsmPrinter15EmitInstructionEPKNS_12MachineInstrE">EmitInstruction</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="86MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="86MI">MI</dfn>) {</td></tr>
<tr><th id="374">374</th><td>  <em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::R600Subtarget" title='llvm::R600Subtarget' data-ref="llvm::R600Subtarget">R600Subtarget</a> &amp;<dfn class="local col7 decl" id="87STI" title='STI' data-type='const llvm::R600Subtarget &amp;' data-ref="87STI">STI</dfn> = <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::MF" title='llvm::AsmPrinter::MF' data-ref="llvm::AsmPrinter::MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AMDGPUSubtarget.h.html#llvm::R600Subtarget" title='llvm::R600Subtarget' data-ref="llvm::R600Subtarget">R600Subtarget</a>&gt;();</td></tr>
<tr><th id="375">375</th><td>  <a class="tu type" href="#(anonymousnamespace)::R600MCInstLower" title='(anonymous namespace)::R600MCInstLower' data-ref="(anonymousnamespace)::R600MCInstLower">R600MCInstLower</a> <dfn class="local col8 decl" id="88MCInstLowering" title='MCInstLowering' data-type='(anonymous namespace)::R600MCInstLower' data-ref="88MCInstLowering">MCInstLowering</dfn><a class="tu ref" href="#_ZN12_GLOBAL__N_115R600MCInstLowerC1ERN4llvm9MCContextERKNS1_13R600SubtargetERKNS1_10AsmPrinterE" title='(anonymous namespace)::R600MCInstLower::R600MCInstLower' data-use='c' data-ref="_ZN12_GLOBAL__N_115R600MCInstLowerC1ERN4llvm9MCContextERKNS1_13R600SubtargetERKNS1_10AsmPrinterE">(</a><a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutContext" title='llvm::AsmPrinter::OutContext' data-ref="llvm::AsmPrinter::OutContext">OutContext</a>, <a class="local col7 ref" href="#87STI" title='STI' data-ref="87STI">STI</a>, *<b>this</b>);</td></tr>
<tr><th id="376">376</th><td></td></tr>
<tr><th id="377">377</th><td>  <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1Ev" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1Ev"></a><dfn class="local col9 decl" id="89Err" title='Err' data-type='llvm::StringRef' data-ref="89Err">Err</dfn>;</td></tr>
<tr><th id="378">378</th><td>  <b>if</b> (!STI.getInstrInfo()-&gt;<span class='error' title="no member named &apos;verifyInstruction&apos; in &apos;llvm::R600InstrInfo&apos;">verifyInstruction</span>(*MI, Err)) {</td></tr>
<tr><th id="379">379</th><td>    <a class="type" href="../../../include/llvm/IR/LLVMContext.h.html#llvm::LLVMContext" title='llvm::LLVMContext' data-ref="llvm::LLVMContext">LLVMContext</a> &amp;<dfn class="local col0 decl" id="90C" title='C' data-type='llvm::LLVMContext &amp;' data-ref="90C">C</dfn> = <a class="local col6 ref" href="#86MI" title='MI' data-ref="86MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function10getContextEv" title='llvm::Function::getContext' data-ref="_ZNK4llvm8Function10getContextEv">getContext</a>();</td></tr>
<tr><th id="380">380</th><td>    <a class="local col0 ref" href="#90C" title='C' data-ref="90C">C</a>.<a class="ref" href="../../../include/llvm/IR/LLVMContext.h.html#_ZN4llvm11LLVMContext9emitErrorERKNS_5TwineE" title='llvm::LLVMContext::emitError' data-ref="_ZN4llvm11LLVMContext9emitErrorERKNS_5TwineE">emitError</a>(<q>"Illegal instruction detected: "</q> <a class="ref" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvmplEPKcRKNS_9StringRefE" title='llvm::operator+' data-ref="_ZN4llvmplEPKcRKNS_9StringRefE">+</a> <a class="local col9 ref" href="#89Err" title='Err' data-ref="89Err">Err</a>);</td></tr>
<tr><th id="381">381</th><td>    <a class="local col6 ref" href="#86MI" title='MI' data-ref="86MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5printERNS_11raw_ostreamEbbbbPKNS_15TargetInstrInfoE" title='llvm::MachineInstr::print' data-ref="_ZNK4llvm12MachineInstr5printERNS_11raw_ostreamEbbbbPKNS_15TargetInstrInfoE">print</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm4errsEv" title='llvm::errs' data-ref="_ZN4llvm4errsEv">errs</a>()</span>);</td></tr>
<tr><th id="382">382</th><td>  }</td></tr>
<tr><th id="383">383</th><td></td></tr>
<tr><th id="384">384</th><td>  <b>if</b> (<a class="local col6 ref" href="#86MI" title='MI' data-ref="86MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isBundleEv" title='llvm::MachineInstr::isBundle' data-ref="_ZNK4llvm12MachineInstr8isBundleEv">isBundle</a>()) {</td></tr>
<tr><th id="385">385</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="91MBB" title='MBB' data-type='const llvm::MachineBasicBlock *' data-ref="91MBB">MBB</dfn> = <a class="local col6 ref" href="#86MI" title='MI' data-ref="86MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="386">386</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_instr_iterator" title='llvm::MachineBasicBlock::const_instr_iterator' data-type='Instructions::const_iterator' data-ref="llvm::MachineBasicBlock::const_instr_iterator">const_instr_iterator</a> <dfn class="local col2 decl" id="92I" title='I' data-type='MachineBasicBlock::const_instr_iterator' data-ref="92I">I</dfn> = <a class="ref fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, true&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb1EEC1ERKS5_"></a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col6 ref" href="#86MI" title='MI' data-ref="86MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZNK4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZNK4llvm15ilist_node_impl11getIteratorEv">getIterator</a>();</td></tr>
<tr><th id="387">387</th><td>    <b>while</b> (<a class="local col2 ref" href="#92I" title='I' data-ref="92I">I</a> <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col1 ref" href="#91MBB" title='MBB' data-ref="91MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9instr_endEv" title='llvm::MachineBasicBlock::instr_end' data-ref="_ZNK4llvm17MachineBasicBlock9instr_endEv">instr_end</a>() &amp;&amp; <a class="local col2 ref" href="#92I" title='I' data-ref="92I">I</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14isInsideBundleEv" title='llvm::MachineInstr::isInsideBundle' data-ref="_ZNK4llvm12MachineInstr14isInsideBundleEv">isInsideBundle</a>()) {</td></tr>
<tr><th id="388">388</th><td>      <a class="virtual member" href="#_ZN4llvm14R600AsmPrinter15EmitInstructionEPKNS_12MachineInstrE" title='llvm::R600AsmPrinter::EmitInstruction' data-ref="_ZN4llvm14R600AsmPrinter15EmitInstructionEPKNS_12MachineInstrE">EmitInstruction</a>(&amp;<a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col2 ref" href="#92I" title='I' data-ref="92I">I</a>);</td></tr>
<tr><th id="389">389</th><td>      <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col2 ref" href="#92I" title='I' data-ref="92I">I</a>;</td></tr>
<tr><th id="390">390</th><td>    }</td></tr>
<tr><th id="391">391</th><td>  } <b>else</b> {</td></tr>
<tr><th id="392">392</th><td>    <a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> <a class="ref fake" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInstC1Ev" title='llvm::MCInst::MCInst' data-ref="_ZN4llvm6MCInstC1Ev"></a><dfn class="local col3 decl" id="93TmpInst" title='TmpInst' data-type='llvm::MCInst' data-ref="93TmpInst">TmpInst</dfn>;</td></tr>
<tr><th id="393">393</th><td>    <a class="local col8 ref" href="#88MCInstLowering" title='MCInstLowering' data-ref="88MCInstLowering">MCInstLowering</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_115R600MCInstLower5lowerEPKN4llvm12MachineInstrERNS1_6MCInstE" title='(anonymous namespace)::R600MCInstLower::lower' data-use='c' data-ref="_ZNK12_GLOBAL__N_115R600MCInstLower5lowerEPKN4llvm12MachineInstrERNS1_6MCInstE">lower</a>(<a class="local col6 ref" href="#86MI" title='MI' data-ref="86MI">MI</a>, <span class='refarg'><a class="local col3 ref" href="#93TmpInst" title='TmpInst' data-ref="93TmpInst">TmpInst</a></span>);</td></tr>
<tr><th id="394">394</th><td>    <a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#_ZN4llvm10AsmPrinter14EmitToStreamerERNS_10MCStreamerERKNS_6MCInstE" title='llvm::AsmPrinter::EmitToStreamer' data-ref="_ZN4llvm10AsmPrinter14EmitToStreamerERNS_10MCStreamerERKNS_6MCInstE">EmitToStreamer</a>(<span class='refarg'><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrdeEv" title='std::unique_ptr::operator*' data-ref="_ZNKSt10unique_ptrdeEv">*</a><a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutStreamer" title='llvm::AsmPrinter::OutStreamer' data-ref="llvm::AsmPrinter::OutStreamer">OutStreamer</a></span>, <a class="local col3 ref" href="#93TmpInst" title='TmpInst' data-ref="93TmpInst">TmpInst</a>);</td></tr>
<tr><th id="395">395</th><td> }</td></tr>
<tr><th id="396">396</th><td>}</td></tr>
<tr><th id="397">397</th><td></td></tr>
<tr><th id="398">398</th><td><em>const</em> <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr" title='llvm::MCExpr' data-ref="llvm::MCExpr">MCExpr</a> *<a class="type" href="R600AsmPrinter.h.html#llvm::R600AsmPrinter" title='llvm::R600AsmPrinter' data-ref="llvm::R600AsmPrinter">R600AsmPrinter</a>::<dfn class="virtual decl def" id="_ZN4llvm14R600AsmPrinter13lowerConstantEPKNS_8ConstantE" title='llvm::R600AsmPrinter::lowerConstant' data-ref="_ZN4llvm14R600AsmPrinter13lowerConstantEPKNS_8ConstantE">lowerConstant</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Constant.h.html#llvm::Constant" title='llvm::Constant' data-ref="llvm::Constant">Constant</a> *<dfn class="local col4 decl" id="94CV" title='CV' data-type='const llvm::Constant *' data-ref="94CV">CV</dfn>) {</td></tr>
<tr><th id="399">399</th><td>  <b>if</b> (<em>const</em> <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr" title='llvm::MCExpr' data-ref="llvm::MCExpr">MCExpr</a> *<dfn class="local col5 decl" id="95E" title='E' data-type='const llvm::MCExpr *' data-ref="95E"><a class="local col5 ref" href="#95E" title='E' data-ref="95E">E</a></dfn> = <a class="tu ref" href="#_ZL18lowerAddrSpaceCastRKN4llvm13TargetMachineEPKNS_8ConstantERNS_9MCContextE" title='lowerAddrSpaceCast' data-use='c' data-ref="_ZL18lowerAddrSpaceCastRKN4llvm13TargetMachineEPKNS_8ConstantERNS_9MCContextE">lowerAddrSpaceCast</a>(<a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::TM" title='llvm::AsmPrinter::TM' data-ref="llvm::AsmPrinter::TM">TM</a>, <a class="local col4 ref" href="#94CV" title='CV' data-ref="94CV">CV</a>, <span class='refarg'><a class="member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter::OutContext" title='llvm::AsmPrinter::OutContext' data-ref="llvm::AsmPrinter::OutContext">OutContext</a></span>))</td></tr>
<tr><th id="400">400</th><td>    <b>return</b> <a class="local col5 ref" href="#95E" title='E' data-ref="95E">E</a>;</td></tr>
<tr><th id="401">401</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#llvm::AsmPrinter" title='llvm::AsmPrinter' data-ref="llvm::AsmPrinter">AsmPrinter</a>::<a class="virtual member" href="../../../include/llvm/CodeGen/AsmPrinter.h.html#_ZN4llvm10AsmPrinter13lowerConstantEPKNS_8ConstantE" title='llvm::AsmPrinter::lowerConstant' data-ref="_ZN4llvm10AsmPrinter13lowerConstantEPKNS_8ConstantE">lowerConstant</a>(<a class="local col4 ref" href="#94CV" title='CV' data-ref="94CV">CV</a>);</td></tr>
<tr><th id="402">402</th><td>}</td></tr>
<tr><th id="403">403</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
