<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">

<title>Hardware Abstraction Layer: regs.h Source File</title>

<LINK HREF="doxygen.css" REL="stylesheet" TYPE="text/css">

</head><body>

<table border="0" cellspacing="0" cellpadding="0"  width=100%>

<tr>

<td><img src="ST_Logo.gif"></td>

<td> <div class="qindex">

<a class="qindex" href="index.html">Home</a>&nbsp;

 | &nbsp;<a class="qindex" href="modules.html">Modules</a>&nbsp;

 | &nbsp;<a class="qindex" href="annotated.html">Data Structures</a>&nbsp;

 | &nbsp;<a class="qindex" href="files.html">File List</a>&nbsp;

 | &nbsp;<a class="qindex" href="globals.html">Index</a></div>

</td>

</table>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
    </ul>
  </div>
<h1>regs.h</h1><a href="regs_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="preprocessor">#ifndef __REGS_H__</span>
<a name="l00002"></a><a class="code" href="regs_8h.html#a21c3f1e8edf4e0fb422cbd08b1170ad2">00002</a> <span class="preprocessor"></span><span class="preprocessor">#define __REGS_H__                                           1</span>
<a name="l00003"></a>00003 <span class="preprocessor"></span>
<a name="l00004"></a>00004 
<a name="l00005"></a>00005 <span class="comment">/* FLASH_BASE block */</span>
<a name="l00006"></a><a class="code" href="regs_8h.html#a689c58b08febdbcbe9c82545cef1bd53">00006</a> <span class="preprocessor">#define DATA_FLASH_BASE_BASE                                 (0x00000000u)</span>
<a name="l00007"></a><a class="code" href="regs_8h.html#ad16010c94cf5040c01b3116d1cbc9797">00007</a> <span class="preprocessor"></span><span class="preprocessor">#define DATA_FLASH_BASE_END                                  (0x0001FFFFu)</span>
<a name="l00008"></a><a class="code" href="regs_8h.html#adfabf813fca3bc4a14d6f8c84537db09">00008</a> <span class="preprocessor"></span><span class="preprocessor">#define DATA_FLASH_BASE_SIZE                                 (DATA_FLASH_BASE_END - DATA_FLASH_BASE_BASE + 1)</span>
<a name="l00009"></a>00009 <span class="preprocessor"></span>
<a name="l00010"></a>00010 <span class="comment">/* FLASH block */</span>
<a name="l00011"></a><a class="code" href="regs_8h.html#ac7fa8f8ed89ae3a8c6533c8d69fb31a4">00011</a> <span class="preprocessor">#define DATA_FLASH_BASE                                      (0x08000000u)</span>
<a name="l00012"></a><a class="code" href="regs_8h.html#a46f66b080c4b1b4bcf4f308812b9a3f7">00012</a> <span class="preprocessor"></span><span class="preprocessor">#define DATA_FLASH_END                                       (0x0801FFFFu)</span>
<a name="l00013"></a><a class="code" href="regs_8h.html#a9fb3a80a00ad1fcd9df265451af5b2a7">00013</a> <span class="preprocessor"></span><span class="preprocessor">#define DATA_FLASH_SIZE                                      (DATA_FLASH_END - DATA_FLASH_BASE + 1)</span>
<a name="l00014"></a>00014 <span class="preprocessor"></span>
<a name="l00015"></a>00015 <span class="comment">/* BIG_INFO_BASE block */</span>
<a name="l00016"></a><a class="code" href="regs_8h.html#abfb7a8ddd20c87d626e61c7d8311601b">00016</a> <span class="preprocessor">#define DATA_BIG_INFO_BASE_BASE                              (0x00000000u)</span>
<a name="l00017"></a><a class="code" href="regs_8h.html#aa066540086dfaf61fe1e630271c57955">00017</a> <span class="preprocessor"></span><span class="preprocessor">#define DATA_BIG_INFO_BASE_END                               (0x000007FFu)</span>
<a name="l00018"></a><a class="code" href="regs_8h.html#ad1ce8546cbb03e18d452fb77169c8094">00018</a> <span class="preprocessor"></span><span class="preprocessor">#define DATA_BIG_INFO_BASE_SIZE                              (DATA_BIG_INFO_BASE_END - DATA_BIG_INFO_BASE_BASE + 1)</span>
<a name="l00019"></a>00019 <span class="preprocessor"></span>
<a name="l00020"></a>00020 <span class="comment">/* BIG_INFO block */</span>
<a name="l00021"></a><a class="code" href="regs_8h.html#aca20466abc599d1d66f9b210fcd67116">00021</a> <span class="preprocessor">#define DATA_BIG_INFO_BASE                                   (0x08040000u)</span>
<a name="l00022"></a><a class="code" href="regs_8h.html#acd2876f5a496f5e431ab05c06e3a98ee">00022</a> <span class="preprocessor"></span><span class="preprocessor">#define DATA_BIG_INFO_END                                    (0x080407FFu)</span>
<a name="l00023"></a><a class="code" href="regs_8h.html#acd5433afe2c356a3cbea7361b6233a80">00023</a> <span class="preprocessor"></span><span class="preprocessor">#define DATA_BIG_INFO_SIZE                                   (DATA_BIG_INFO_END - DATA_BIG_INFO_BASE + 1)</span>
<a name="l00024"></a>00024 <span class="preprocessor"></span>
<a name="l00025"></a>00025 <span class="comment">/* SMALL_INFO block */</span>
<a name="l00026"></a><a class="code" href="regs_8h.html#ac603c5ef132f46c7b9b60922fc36401c">00026</a> <span class="preprocessor">#define DATA_SMALL_INFO_BASE                                 (0x08040800u)</span>
<a name="l00027"></a><a class="code" href="regs_8h.html#aa498487b7459695bed26760df9f5a3fa">00027</a> <span class="preprocessor"></span><span class="preprocessor">#define DATA_SMALL_INFO_END                                  (0x080409FFu)</span>
<a name="l00028"></a><a class="code" href="regs_8h.html#af30ccf60e4ed0fff5e9801b2f6fb9dcb">00028</a> <span class="preprocessor"></span><span class="preprocessor">#define DATA_SMALL_INFO_SIZE                                 (DATA_SMALL_INFO_END - DATA_SMALL_INFO_BASE + 1)</span>
<a name="l00029"></a>00029 <span class="preprocessor"></span>
<a name="l00030"></a>00030 <span class="comment">/* SRAM block */</span>
<a name="l00031"></a><a class="code" href="regs_8h.html#a7cc4958f0670e0539a2e693f12260b2a">00031</a> <span class="preprocessor">#define DATA_SRAM_BASE                                       (0x20000000u)</span>
<a name="l00032"></a><a class="code" href="regs_8h.html#adcb616dce498772313d0bbefc8ba7d60">00032</a> <span class="preprocessor"></span><span class="preprocessor">#define DATA_SRAM_END                                        (0x20001FFFu)</span>
<a name="l00033"></a><a class="code" href="regs_8h.html#ab7d378cdfbde624b90c009f166fd0acc">00033</a> <span class="preprocessor"></span><span class="preprocessor">#define DATA_SRAM_SIZE                                       (DATA_SRAM_END - DATA_SRAM_BASE + 1)</span>
<a name="l00034"></a>00034 <span class="preprocessor"></span>
<a name="l00035"></a>00035 <span class="comment">/* CM_HV block */</span>
<a name="l00036"></a><a class="code" href="regs_8h.html#a28113bfdfd67f48cd61d3d4d942783da">00036</a> <span class="preprocessor">#define DATA_CM_HV_BASE                                      (0x40000000u)</span>
<a name="l00037"></a><a class="code" href="regs_8h.html#af69c057992d8456e5dbe91e18f5af547">00037</a> <span class="preprocessor"></span><span class="preprocessor">#define DATA_CM_HV_END                                       (0x40000044u)</span>
<a name="l00038"></a><a class="code" href="regs_8h.html#a5afefcaf5bdb6f4c8b5c1ba0de179645">00038</a> <span class="preprocessor"></span><span class="preprocessor">#define DATA_CM_HV_SIZE                                      (DATA_CM_HV_END - DATA_CM_HV_BASE + 1)</span>
<a name="l00039"></a>00039 <span class="preprocessor"></span>
<a name="l00040"></a><a class="code" href="regs_8h.html#aefab3123c9f50d84d94b07052130d950">00040</a> <span class="preprocessor">#define HV_SPARE                                             *((volatile int32u *)0x40000000u)</span>
<a name="l00041"></a><a class="code" href="regs_8h.html#a7af724c13add2c31c55fb6f140a0499d">00041</a> <span class="preprocessor"></span><span class="preprocessor">#define HV_SPARE_REG                                         *((volatile int32u *)0x40000000u)</span>
<a name="l00042"></a><a class="code" href="regs_8h.html#aa59bb00c6fd5df246f53531db243c814">00042</a> <span class="preprocessor"></span><span class="preprocessor">#define HV_SPARE_ADDR                                        (0x40000000u)</span>
<a name="l00043"></a><a class="code" href="regs_8h.html#a7548a50cd20cf67757c90b7a5661b47f">00043</a> <span class="preprocessor"></span><span class="preprocessor">#define HV_SPARE_RESET                                       (0x00000000u)</span>
<a name="l00044"></a>00044 <span class="preprocessor"></span>        <span class="comment">/* HV_SPARE field */</span>
<a name="l00045"></a><a class="code" href="regs_8h.html#aedadb64f7a17f4f23f676e8c7a4e5a2a">00045</a> <span class="preprocessor">        #define HV_SPARE_HV_SPARE                            (0x000000FFu)</span>
<a name="l00046"></a><a class="code" href="regs_8h.html#a1d711bb6e98120ae1fa6cde32a5a462e">00046</a> <span class="preprocessor"></span><span class="preprocessor">        #define HV_SPARE_HV_SPARE_MASK                       (0x000000FFu)</span>
<a name="l00047"></a><a class="code" href="regs_8h.html#a556e505fdb1c43fefe941a45ce157862">00047</a> <span class="preprocessor"></span><span class="preprocessor">        #define HV_SPARE_HV_SPARE_BIT                        (0)</span>
<a name="l00048"></a><a class="code" href="regs_8h.html#a00e0e95a73e188d3e4d0a4c05f3034c7">00048</a> <span class="preprocessor"></span><span class="preprocessor">        #define HV_SPARE_HV_SPARE_BITS                       (8)</span>
<a name="l00049"></a>00049 <span class="preprocessor"></span>
<a name="l00050"></a><a class="code" href="regs_8h.html#ad83440aa6e4af5af55c4e802c9824219">00050</a> <span class="preprocessor">#define EVENT_CTRL                                           *((volatile int32u *)0x40000004u)</span>
<a name="l00051"></a><a class="code" href="regs_8h.html#ab342d9e42ac7593fe275cfe8b7fc3e36">00051</a> <span class="preprocessor"></span><span class="preprocessor">#define EVENT_CTRL_REG                                       *((volatile int32u *)0x40000004u)</span>
<a name="l00052"></a><a class="code" href="regs_8h.html#ac353dc4cbf6afcfbfdd4ac7b46cd3a69">00052</a> <span class="preprocessor"></span><span class="preprocessor">#define EVENT_CTRL_ADDR                                      (0x40000004u)</span>
<a name="l00053"></a><a class="code" href="regs_8h.html#aa86e39bf1160a0a18d1d802f03e45a16">00053</a> <span class="preprocessor"></span><span class="preprocessor">#define EVENT_CTRL_RESET                                     (0x00000000u)</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span>        <span class="comment">/* LV_FREEZE field */</span>
<a name="l00055"></a><a class="code" href="regs_8h.html#a4b93a4022ea898665f3485d84a9c5607">00055</a> <span class="preprocessor">        #define LV_FREEZE                                    (0x00000002u)</span>
<a name="l00056"></a><a class="code" href="regs_8h.html#a9e899bc80dbe46c97b3354405dafe374">00056</a> <span class="preprocessor"></span><span class="preprocessor">        #define LV_FREEZE_MASK                               (0x00000002u)</span>
<a name="l00057"></a><a class="code" href="regs_8h.html#a87a4e47a2eb5fd958fc37b399af3ea85">00057</a> <span class="preprocessor"></span><span class="preprocessor">        #define LV_FREEZE_BIT                                (1)</span>
<a name="l00058"></a><a class="code" href="regs_8h.html#a8aacf4567378c777bc454a671850ed45">00058</a> <span class="preprocessor"></span><span class="preprocessor">        #define LV_FREEZE_BITS                               (1)</span>
<a name="l00059"></a>00059 <span class="preprocessor"></span>
<a name="l00060"></a><a class="code" href="regs_8h.html#a59b3a0b677455ae4ad804420c2fe6116">00060</a> <span class="preprocessor">#define SLEEPTMR_CLKEN                                       *((volatile int32u *)0x40000008u)</span>
<a name="l00061"></a><a class="code" href="regs_8h.html#a04bd94dd0f8c1d4d0812f4f742ecb720">00061</a> <span class="preprocessor"></span><span class="preprocessor">#define SLEEPTMR_CLKEN_REG                                   *((volatile int32u *)0x40000008u)</span>
<a name="l00062"></a><a class="code" href="regs_8h.html#a979f2e564f4ea805d116737437562cde">00062</a> <span class="preprocessor"></span><span class="preprocessor">#define SLEEPTMR_CLKEN_ADDR                                  (0x40000008u)</span>
<a name="l00063"></a><a class="code" href="regs_8h.html#a2018a87e806d12b780e5e63b5e5996e9">00063</a> <span class="preprocessor"></span><span class="preprocessor">#define SLEEPTMR_CLKEN_RESET                                 (0x00000002u)</span>
<a name="l00064"></a>00064 <span class="preprocessor"></span>        <span class="comment">/* SLEEPTMR_CLK10KEN field */</span>
<a name="l00065"></a><a class="code" href="regs_8h.html#a138cc941d2dc101f50851bd549ccd9c5">00065</a> <span class="preprocessor">        #define SLEEPTMR_CLK10KEN                            (0x00000002u)</span>
<a name="l00066"></a><a class="code" href="regs_8h.html#af70c8fb47498bd880946274222a0364c">00066</a> <span class="preprocessor"></span><span class="preprocessor">        #define SLEEPTMR_CLK10KEN_MASK                       (0x00000002u)</span>
<a name="l00067"></a><a class="code" href="regs_8h.html#ae645989eea19849ef2f13bebf4f75086">00067</a> <span class="preprocessor"></span><span class="preprocessor">        #define SLEEPTMR_CLK10KEN_BIT                        (1)</span>
<a name="l00068"></a><a class="code" href="regs_8h.html#ae19f229154e1b7998ae654c08cd8217d">00068</a> <span class="preprocessor"></span><span class="preprocessor">        #define SLEEPTMR_CLK10KEN_BITS                       (1)</span>
<a name="l00069"></a>00069 <span class="preprocessor"></span>        <span class="comment">/* SLEEPTMR_CLK32KEN field */</span>
<a name="l00070"></a><a class="code" href="regs_8h.html#a753d77673c60d8b401c8e0311eb4c75f">00070</a> <span class="preprocessor">        #define SLEEPTMR_CLK32KEN                            (0x00000001u)</span>
<a name="l00071"></a><a class="code" href="regs_8h.html#a1e3f5a22c34ad7b6eb01fa931dc5ac16">00071</a> <span class="preprocessor"></span><span class="preprocessor">        #define SLEEPTMR_CLK32KEN_MASK                       (0x00000001u)</span>
<a name="l00072"></a><a class="code" href="regs_8h.html#a9b6cd548e2a678471ff9b5b3059c5450">00072</a> <span class="preprocessor"></span><span class="preprocessor">        #define SLEEPTMR_CLK32KEN_BIT                        (0)</span>
<a name="l00073"></a><a class="code" href="regs_8h.html#ae98ae16ef84dcea0540569c429c37ee7">00073</a> <span class="preprocessor"></span><span class="preprocessor">        #define SLEEPTMR_CLK32KEN_BITS                       (1)</span>
<a name="l00074"></a>00074 <span class="preprocessor"></span>
<a name="l00075"></a><a class="code" href="regs_8h.html#a92b975d60bc5b9e9506d903ce0ca9fd6">00075</a> <span class="preprocessor">#define CLKRC_TUNE                                           *((volatile int32u *)0x4000000Cu)</span>
<a name="l00076"></a><a class="code" href="regs_8h.html#ad0d41d5ad0d5f693a9884385375decd4">00076</a> <span class="preprocessor"></span><span class="preprocessor">#define CLKRC_TUNE_REG                                       *((volatile int32u *)0x4000000Cu)</span>
<a name="l00077"></a><a class="code" href="regs_8h.html#a67443bdbfbcda380bc789dea3a5aa314">00077</a> <span class="preprocessor"></span><span class="preprocessor">#define CLKRC_TUNE_ADDR                                      (0x4000000Cu)</span>
<a name="l00078"></a><a class="code" href="regs_8h.html#ab17ae507eaddced428ea75466ff5d9f3">00078</a> <span class="preprocessor"></span><span class="preprocessor">#define CLKRC_TUNE_RESET                                     (0x00000000u)</span>
<a name="l00079"></a>00079 <span class="preprocessor"></span>        <span class="comment">/* CLKRC_TUNE_FIELD field */</span>
<a name="l00080"></a><a class="code" href="regs_8h.html#a9c4232fc934fa5cfd00e249e71ed4e25">00080</a> <span class="preprocessor">        #define CLKRC_TUNE_FIELD                             (0x0000000Fu)</span>
<a name="l00081"></a><a class="code" href="regs_8h.html#a6aad1eda6812f4aeac69e3aab64428c0">00081</a> <span class="preprocessor"></span><span class="preprocessor">        #define CLKRC_TUNE_FIELD_MASK                        (0x0000000Fu)</span>
<a name="l00082"></a><a class="code" href="regs_8h.html#aed47a49dc0f3d7b7df5a15190c4d8359">00082</a> <span class="preprocessor"></span><span class="preprocessor">        #define CLKRC_TUNE_FIELD_BIT                         (0)</span>
<a name="l00083"></a><a class="code" href="regs_8h.html#a2cf025e0706446264f989b48987d53cd">00083</a> <span class="preprocessor"></span><span class="preprocessor">        #define CLKRC_TUNE_FIELD_BITS                        (4)</span>
<a name="l00084"></a>00084 <span class="preprocessor"></span>
<a name="l00085"></a><a class="code" href="regs_8h.html#ab2c6b9c9c92a28950234126a6ab661b0">00085</a> <span class="preprocessor">#define CLK1K_CAL                                            *((volatile int32u *)0x40000010u)</span>
<a name="l00086"></a><a class="code" href="regs_8h.html#ad36cff5ac26e6d6183a08349f46dc497">00086</a> <span class="preprocessor"></span><span class="preprocessor">#define CLK1K_CAL_REG                                        *((volatile int32u *)0x40000010u)</span>
<a name="l00087"></a><a class="code" href="regs_8h.html#aa648f192e4bc7b4f1f28fdd4022c2f1f">00087</a> <span class="preprocessor"></span><span class="preprocessor">#define CLK1K_CAL_ADDR                                       (0x40000010u)</span>
<a name="l00088"></a><a class="code" href="regs_8h.html#a6bacf6a4548be156d8a906da815266d5">00088</a> <span class="preprocessor"></span><span class="preprocessor">#define CLK1K_CAL_RESET                                      (0x00005000u)</span>
<a name="l00089"></a>00089 <span class="preprocessor"></span>        <span class="comment">/* CLK1K_INTEGER field */</span>
<a name="l00090"></a><a class="code" href="regs_8h.html#a28c1628516bd0a8db5bcf6fe2c9b0641">00090</a> <span class="preprocessor">        #define CLK1K_INTEGER                                (0x0000F800u)</span>
<a name="l00091"></a><a class="code" href="regs_8h.html#a3b448ea24ef17a62933c753ff92aff8b">00091</a> <span class="preprocessor"></span><span class="preprocessor">        #define CLK1K_INTEGER_MASK                           (0x0000F800u)</span>
<a name="l00092"></a><a class="code" href="regs_8h.html#ad576f39308f67cff63fcd89f256b9f90">00092</a> <span class="preprocessor"></span><span class="preprocessor">        #define CLK1K_INTEGER_BIT                            (11)</span>
<a name="l00093"></a><a class="code" href="regs_8h.html#ac869fd61f63e3376a8c2b976a487e8df">00093</a> <span class="preprocessor"></span><span class="preprocessor">        #define CLK1K_INTEGER_BITS                           (5)</span>
<a name="l00094"></a>00094 <span class="preprocessor"></span>        <span class="comment">/* CLK1K_FRACTIONAL field */</span>
<a name="l00095"></a><a class="code" href="regs_8h.html#a9273e3a6f46627dc302bdf46569d85a2">00095</a> <span class="preprocessor">        #define CLK1K_FRACTIONAL                             (0x000007FFu)</span>
<a name="l00096"></a><a class="code" href="regs_8h.html#a7340a788e2e2cd73567e8f1620d8795c">00096</a> <span class="preprocessor"></span><span class="preprocessor">        #define CLK1K_FRACTIONAL_MASK                        (0x000007FFu)</span>
<a name="l00097"></a><a class="code" href="regs_8h.html#a85a906a4c8fe40b78b755615e8e20d40">00097</a> <span class="preprocessor"></span><span class="preprocessor">        #define CLK1K_FRACTIONAL_BIT                         (0)</span>
<a name="l00098"></a><a class="code" href="regs_8h.html#a0492985936590de230f67800a0800dec">00098</a> <span class="preprocessor"></span><span class="preprocessor">        #define CLK1K_FRACTIONAL_BITS                        (11)</span>
<a name="l00099"></a>00099 <span class="preprocessor"></span>
<a name="l00100"></a><a class="code" href="regs_8h.html#a11d49655cab55fad725e350f4249e81b">00100</a> <span class="preprocessor">#define REGEN_DSLEEP                                         *((volatile int32u *)0x40000014u)</span>
<a name="l00101"></a><a class="code" href="regs_8h.html#a67aea2cdefc691edfad8ddcc50b999a0">00101</a> <span class="preprocessor"></span><span class="preprocessor">#define REGEN_DSLEEP_REG                                     *((volatile int32u *)0x40000014u)</span>
<a name="l00102"></a><a class="code" href="regs_8h.html#abbde44847d92464b28f67af4238aed4d">00102</a> <span class="preprocessor"></span><span class="preprocessor">#define REGEN_DSLEEP_ADDR                                    (0x40000014u)</span>
<a name="l00103"></a><a class="code" href="regs_8h.html#a9143f016138035b66395b19038ffc874">00103</a> <span class="preprocessor"></span><span class="preprocessor">#define REGEN_DSLEEP_RESET                                   (0x00000001u)</span>
<a name="l00104"></a>00104 <span class="preprocessor"></span>        <span class="comment">/* REGEN_DSLEEP_FIELD field */</span>
<a name="l00105"></a><a class="code" href="regs_8h.html#a4aac870fbd5813f8e62ea2236021d2f3">00105</a> <span class="preprocessor">        #define REGEN_DSLEEP_FIELD                           (0x00000001u)</span>
<a name="l00106"></a><a class="code" href="regs_8h.html#a8dc8c2d7ac54f21eebdd8a05f83f0d1f">00106</a> <span class="preprocessor"></span><span class="preprocessor">        #define REGEN_DSLEEP_FIELD_MASK                      (0x00000001u)</span>
<a name="l00107"></a><a class="code" href="regs_8h.html#a4f8ad6f8f5e02e66f260f09df2b2b97d">00107</a> <span class="preprocessor"></span><span class="preprocessor">        #define REGEN_DSLEEP_FIELD_BIT                       (0)</span>
<a name="l00108"></a><a class="code" href="regs_8h.html#a2bea1e6dea611fbbf8e9c929a1d609d7">00108</a> <span class="preprocessor"></span><span class="preprocessor">        #define REGEN_DSLEEP_FIELD_BITS                      (1)</span>
<a name="l00109"></a>00109 <span class="preprocessor"></span>
<a name="l00110"></a><a class="code" href="regs_8h.html#a6b590dcfb39612a13e258f577bea4090">00110</a> <span class="preprocessor">#define VREG                                                 *((volatile int32u *)0x40000018u)</span>
<a name="l00111"></a><a class="code" href="regs_8h.html#a2caf67e062659d5d0cb103dc5c4a4b5e">00111</a> <span class="preprocessor"></span><span class="preprocessor">#define VREG_REG                                             *((volatile int32u *)0x40000018u)</span>
<a name="l00112"></a><a class="code" href="regs_8h.html#a25034f15ab9957ee1c812ca4ce87f664">00112</a> <span class="preprocessor"></span><span class="preprocessor">#define VREG_ADDR                                            (0x40000018u)</span>
<a name="l00113"></a><a class="code" href="regs_8h.html#af74065698b9e012e3b22b4dad161c8eb">00113</a> <span class="preprocessor"></span><span class="preprocessor">#define VREG_RESET                                           (0x00000207u)</span>
<a name="l00114"></a>00114 <span class="preprocessor"></span>        <span class="comment">/* VREF_EN field */</span>
<a name="l00115"></a><a class="code" href="regs_8h.html#af79ba5a72f19151ce14fb7351d8ff5d9">00115</a> <span class="preprocessor">        #define VREG_VREF_EN                                 (0x00008000u)</span>
<a name="l00116"></a><a class="code" href="regs_8h.html#a0b0e26ecd8a61baf4647fffdf8b5d2ef">00116</a> <span class="preprocessor"></span><span class="preprocessor">        #define VREG_VREF_EN_MASK                            (0x00008000u)</span>
<a name="l00117"></a><a class="code" href="regs_8h.html#a2ef8770dd3e209329c748e49fb74658e">00117</a> <span class="preprocessor"></span><span class="preprocessor">        #define VREG_VREF_EN_BIT                             (15)</span>
<a name="l00118"></a><a class="code" href="regs_8h.html#a3ee9df6b43863ec7e72b023bc34c42c2">00118</a> <span class="preprocessor"></span><span class="preprocessor">        #define VREG_VREF_EN_BITS                            (1)</span>
<a name="l00119"></a>00119 <span class="preprocessor"></span>        <span class="comment">/* VREF_TEST field */</span>
<a name="l00120"></a><a class="code" href="regs_8h.html#aea60ad397ff1f1b4a9478b6037e95fe4">00120</a> <span class="preprocessor">        #define VREG_VREF_TEST                               (0x00004000u)</span>
<a name="l00121"></a><a class="code" href="regs_8h.html#aee9bdb5a79479f45c770d33aa3782ffc">00121</a> <span class="preprocessor"></span><span class="preprocessor">        #define VREG_VREF_TEST_MASK                          (0x00004000u)</span>
<a name="l00122"></a><a class="code" href="regs_8h.html#a4bcecbe5d18dae12277e581afbb67f97">00122</a> <span class="preprocessor"></span><span class="preprocessor">        #define VREG_VREF_TEST_BIT                           (14)</span>
<a name="l00123"></a><a class="code" href="regs_8h.html#a052d8ca0b6d8cbade7e35dc4cdb19ee7">00123</a> <span class="preprocessor"></span><span class="preprocessor">        #define VREG_VREF_TEST_BITS                          (1)</span>
<a name="l00124"></a>00124 <span class="preprocessor"></span>        <span class="comment">/* VREG_1V8_EN field */</span>
<a name="l00125"></a><a class="code" href="regs_8h.html#a8b137bf2727ce655596feac1e157e01c">00125</a> <span class="preprocessor">        #define VREG_VREG_1V8_EN                             (0x00000800u)</span>
<a name="l00126"></a><a class="code" href="regs_8h.html#a48223b90f6b215ba2b58946735ef68c7">00126</a> <span class="preprocessor"></span><span class="preprocessor">        #define VREG_VREG_1V8_EN_MASK                        (0x00000800u)</span>
<a name="l00127"></a><a class="code" href="regs_8h.html#a42ca86b888711deeadeb4ff4afcbff66">00127</a> <span class="preprocessor"></span><span class="preprocessor">        #define VREG_VREG_1V8_EN_BIT                         (11)</span>
<a name="l00128"></a><a class="code" href="regs_8h.html#aa8562496a02b54563f30aed91711478a">00128</a> <span class="preprocessor"></span><span class="preprocessor">        #define VREG_VREG_1V8_EN_BITS                        (1)</span>
<a name="l00129"></a>00129 <span class="preprocessor"></span>        <span class="comment">/* VREG_1V8_TEST field */</span>
<a name="l00130"></a><a class="code" href="regs_8h.html#a5a617003ea61e1e1e8cbd2cd6a9bec26">00130</a> <span class="preprocessor">        #define VREG_VREG_1V8_TEST                           (0x00000400u)</span>
<a name="l00131"></a><a class="code" href="regs_8h.html#a6a816b416d73db249dab7db0ae239f18">00131</a> <span class="preprocessor"></span><span class="preprocessor">        #define VREG_VREG_1V8_TEST_MASK                      (0x00000400u)</span>
<a name="l00132"></a><a class="code" href="regs_8h.html#a7d29484a4797c333906ff051bc23c7f9">00132</a> <span class="preprocessor"></span><span class="preprocessor">        #define VREG_VREG_1V8_TEST_BIT                       (10)</span>
<a name="l00133"></a><a class="code" href="regs_8h.html#a371dab7af7880bfa0254b1408869ae4e">00133</a> <span class="preprocessor"></span><span class="preprocessor">        #define VREG_VREG_1V8_TEST_BITS                      (1)</span>
<a name="l00134"></a>00134 <span class="preprocessor"></span>        <span class="comment">/* VREG_1V8_TRIM field */</span>
<a name="l00135"></a><a class="code" href="regs_8h.html#ae0f6e6e5c92c981dc027bfb0fbbf0116">00135</a> <span class="preprocessor">        #define VREG_VREG_1V8_TRIM                           (0x00000380u)</span>
<a name="l00136"></a><a class="code" href="regs_8h.html#ac6b9ba077e13355002c2bda00339c140">00136</a> <span class="preprocessor"></span><span class="preprocessor">        #define VREG_VREG_1V8_TRIM_MASK                      (0x00000380u)</span>
<a name="l00137"></a><a class="code" href="regs_8h.html#a6fde3239db9b8a71825fb4f77bd7fc84">00137</a> <span class="preprocessor"></span><span class="preprocessor">        #define VREG_VREG_1V8_TRIM_BIT                       (7)</span>
<a name="l00138"></a><a class="code" href="regs_8h.html#a30e62ac031c08d765a7ebc84e9e378bc">00138</a> <span class="preprocessor"></span><span class="preprocessor">        #define VREG_VREG_1V8_TRIM_BITS                      (3)</span>
<a name="l00139"></a>00139 <span class="preprocessor"></span>        <span class="comment">/* VREG_1V2_EN field */</span>
<a name="l00140"></a><a class="code" href="regs_8h.html#aa468918dca1f0fe1903d72a42cfde733">00140</a> <span class="preprocessor">        #define VREG_VREG_1V2_EN                             (0x00000010u)</span>
<a name="l00141"></a><a class="code" href="regs_8h.html#a87d8a7d25c1a658dbc8aed646b5e4170">00141</a> <span class="preprocessor"></span><span class="preprocessor">        #define VREG_VREG_1V2_EN_MASK                        (0x00000010u)</span>
<a name="l00142"></a><a class="code" href="regs_8h.html#a7e126c32f24414b874b1f09f82746e01">00142</a> <span class="preprocessor"></span><span class="preprocessor">        #define VREG_VREG_1V2_EN_BIT                         (4)</span>
<a name="l00143"></a><a class="code" href="regs_8h.html#a3a9ef990dc1eaffbb9fa81c435290518">00143</a> <span class="preprocessor"></span><span class="preprocessor">        #define VREG_VREG_1V2_EN_BITS                        (1)</span>
<a name="l00144"></a>00144 <span class="preprocessor"></span>        <span class="comment">/* VREG_1V2_TEST field */</span>
<a name="l00145"></a><a class="code" href="regs_8h.html#a697d8c7bee78a123917a6dad363c8ba3">00145</a> <span class="preprocessor">        #define VREG_VREG_1V2_TEST                           (0x00000008u)</span>
<a name="l00146"></a><a class="code" href="regs_8h.html#ac7d7354b3d81f2ae31b5b4f1e4dde37b">00146</a> <span class="preprocessor"></span><span class="preprocessor">        #define VREG_VREG_1V2_TEST_MASK                      (0x00000008u)</span>
<a name="l00147"></a><a class="code" href="regs_8h.html#a0abe5e97afef80840c2394f4aa5a728f">00147</a> <span class="preprocessor"></span><span class="preprocessor">        #define VREG_VREG_1V2_TEST_BIT                       (3)</span>
<a name="l00148"></a><a class="code" href="regs_8h.html#a5e4604ab0386af2612b79026d4c7b120">00148</a> <span class="preprocessor"></span><span class="preprocessor">        #define VREG_VREG_1V2_TEST_BITS                      (1)</span>
<a name="l00149"></a>00149 <span class="preprocessor"></span>        <span class="comment">/* VREG_1V2_TRIM field */</span>
<a name="l00150"></a><a class="code" href="regs_8h.html#a6aaff0fbaf4936f19fed06c89ba94640">00150</a> <span class="preprocessor">        #define VREG_VREG_1V2_TRIM                           (0x00000007u)</span>
<a name="l00151"></a><a class="code" href="regs_8h.html#a136267684aef54e7f421617283fed783">00151</a> <span class="preprocessor"></span><span class="preprocessor">        #define VREG_VREG_1V2_TRIM_MASK                      (0x00000007u)</span>
<a name="l00152"></a><a class="code" href="regs_8h.html#a7d03091ede636adeaa01276ceb1c9f03">00152</a> <span class="preprocessor"></span><span class="preprocessor">        #define VREG_VREG_1V2_TRIM_BIT                       (0)</span>
<a name="l00153"></a><a class="code" href="regs_8h.html#a042146ca335533ee7a776fb2bf1e4385">00153</a> <span class="preprocessor"></span><span class="preprocessor">        #define VREG_VREG_1V2_TRIM_BITS                      (3)</span>
<a name="l00154"></a>00154 <span class="preprocessor"></span>
<a name="l00155"></a><a class="code" href="regs_8h.html#a6e48c003db040e7000659de89c8f6801">00155</a> <span class="preprocessor">#define WAKE_SEL                                             *((volatile int32u *)0x40000020u)</span>
<a name="l00156"></a><a class="code" href="regs_8h.html#aadda67d1e0c537f3a06221cb0dc94cb4">00156</a> <span class="preprocessor"></span><span class="preprocessor">#define WAKE_SEL_REG                                         *((volatile int32u *)0x40000020u)</span>
<a name="l00157"></a><a class="code" href="regs_8h.html#a242a97b382533396d8d7feca6fdd5d79">00157</a> <span class="preprocessor"></span><span class="preprocessor">#define WAKE_SEL_ADDR                                        (0x40000020u)</span>
<a name="l00158"></a><a class="code" href="regs_8h.html#a7bb3a3b304390183c4a0fa6aa68e7509">00158</a> <span class="preprocessor"></span><span class="preprocessor">#define WAKE_SEL_RESET                                       (0x00000200u)</span>
<a name="l00159"></a>00159 <span class="preprocessor"></span>        <span class="comment">/* WAKE_CSYSPWRUPREQ field */</span>
<a name="l00160"></a><a class="code" href="regs_8h.html#a322eb7c5fe841360a34c28cca1801f4d">00160</a> <span class="preprocessor">        #define WAKE_CSYSPWRUPREQ                            (0x00000200u)</span>
<a name="l00161"></a><a class="code" href="regs_8h.html#a5c47441ee10dabbd78ae6d9043e84b31">00161</a> <span class="preprocessor"></span><span class="preprocessor">        #define WAKE_CSYSPWRUPREQ_MASK                       (0x00000200u)</span>
<a name="l00162"></a><a class="code" href="regs_8h.html#a2bb2787bef10355de6d1145a90de2ca4">00162</a> <span class="preprocessor"></span><span class="preprocessor">        #define WAKE_CSYSPWRUPREQ_BIT                        (9)</span>
<a name="l00163"></a><a class="code" href="regs_8h.html#a3720b879df5e17d7a36a15014e1354e6">00163</a> <span class="preprocessor"></span><span class="preprocessor">        #define WAKE_CSYSPWRUPREQ_BITS                       (1)</span>
<a name="l00164"></a>00164 <span class="preprocessor"></span>        <span class="comment">/* WAKE_CDBGPWRUPREQ field */</span>
<a name="l00165"></a><a class="code" href="regs_8h.html#a3b05ecba03301e100c7b90a712f6b21b">00165</a> <span class="preprocessor">        #define WAKE_CDBGPWRUPREQ                            (0x00000100u)</span>
<a name="l00166"></a><a class="code" href="regs_8h.html#a81938f8329be0693aaa6421858271db9">00166</a> <span class="preprocessor"></span><span class="preprocessor">        #define WAKE_CDBGPWRUPREQ_MASK                       (0x00000100u)</span>
<a name="l00167"></a><a class="code" href="regs_8h.html#aa688e26129de40c30e3213fefa9a4713">00167</a> <span class="preprocessor"></span><span class="preprocessor">        #define WAKE_CDBGPWRUPREQ_BIT                        (8)</span>
<a name="l00168"></a><a class="code" href="regs_8h.html#a95d370afdcd46cd6c83ba7ec39d5f090">00168</a> <span class="preprocessor"></span><span class="preprocessor">        #define WAKE_CDBGPWRUPREQ_BITS                       (1)</span>
<a name="l00169"></a>00169 <span class="preprocessor"></span>        <span class="comment">/* WAKE_WAKE_CORE field */</span>
<a name="l00170"></a><a class="code" href="regs_8h.html#a63939c6cd84e43e38629cdd1a5fb5961">00170</a> <span class="preprocessor">        #define WAKE_WAKE_CORE                               (0x00000080u)</span>
<a name="l00171"></a><a class="code" href="regs_8h.html#a6c2ac11def441612c787b6ddb6180562">00171</a> <span class="preprocessor"></span><span class="preprocessor">        #define WAKE_WAKE_CORE_MASK                          (0x00000080u)</span>
<a name="l00172"></a><a class="code" href="regs_8h.html#a48f649b93e2c66e20143ab81207bfc20">00172</a> <span class="preprocessor"></span><span class="preprocessor">        #define WAKE_WAKE_CORE_BIT                           (7)</span>
<a name="l00173"></a><a class="code" href="regs_8h.html#ad0be0c9ae4680b7e7d71d263f0eec8c0">00173</a> <span class="preprocessor"></span><span class="preprocessor">        #define WAKE_WAKE_CORE_BITS                          (1)</span>
<a name="l00174"></a>00174 <span class="preprocessor"></span>        <span class="comment">/* WAKE_SLEEPTMRWRAP field */</span>
<a name="l00175"></a><a class="code" href="regs_8h.html#a19f0d6e07e1ebcd1e027ffd084e2bab3">00175</a> <span class="preprocessor">        #define WAKE_SLEEPTMRWRAP                            (0x00000040u)</span>
<a name="l00176"></a><a class="code" href="regs_8h.html#a509b5da90a96e84ca6e62d44cdb790be">00176</a> <span class="preprocessor"></span><span class="preprocessor">        #define WAKE_SLEEPTMRWRAP_MASK                       (0x00000040u)</span>
<a name="l00177"></a><a class="code" href="regs_8h.html#a04d2caac530d3493654dff265a71dfd1">00177</a> <span class="preprocessor"></span><span class="preprocessor">        #define WAKE_SLEEPTMRWRAP_BIT                        (6)</span>
<a name="l00178"></a><a class="code" href="regs_8h.html#ad44a69212e848dd97e7bbe05ade40149">00178</a> <span class="preprocessor"></span><span class="preprocessor">        #define WAKE_SLEEPTMRWRAP_BITS                       (1)</span>
<a name="l00179"></a>00179 <span class="preprocessor"></span>        <span class="comment">/* WAKE_SLEEPTMRCMPB field */</span>
<a name="l00180"></a><a class="code" href="regs_8h.html#a11a039189d0e8d6ea0e1e6ae6d0f4b1c">00180</a> <span class="preprocessor">        #define WAKE_SLEEPTMRCMPB                            (0x00000020u)</span>
<a name="l00181"></a><a class="code" href="regs_8h.html#a1c4415b0c9805c34a61ea230bf545c2d">00181</a> <span class="preprocessor"></span><span class="preprocessor">        #define WAKE_SLEEPTMRCMPB_MASK                       (0x00000020u)</span>
<a name="l00182"></a><a class="code" href="regs_8h.html#a15e687f3397d201cdb9a2d512d4ba25b">00182</a> <span class="preprocessor"></span><span class="preprocessor">        #define WAKE_SLEEPTMRCMPB_BIT                        (5)</span>
<a name="l00183"></a><a class="code" href="regs_8h.html#ae94e83eb189ba033142b19daebdfc9fa">00183</a> <span class="preprocessor"></span><span class="preprocessor">        #define WAKE_SLEEPTMRCMPB_BITS                       (1)</span>
<a name="l00184"></a>00184 <span class="preprocessor"></span>        <span class="comment">/* WAKE_SLEEPTMRCMPA field */</span>
<a name="l00185"></a><a class="code" href="regs_8h.html#a18173abb3b0eedc4842bcdd0467cbfcb">00185</a> <span class="preprocessor">        #define WAKE_SLEEPTMRCMPA                            (0x00000010u)</span>
<a name="l00186"></a><a class="code" href="regs_8h.html#a61f19f0069a7c6ded055e9fca0254b44">00186</a> <span class="preprocessor"></span><span class="preprocessor">        #define WAKE_SLEEPTMRCMPA_MASK                       (0x00000010u)</span>
<a name="l00187"></a><a class="code" href="regs_8h.html#a4d05288ac7a801c56d80a2519feddf6f">00187</a> <span class="preprocessor"></span><span class="preprocessor">        #define WAKE_SLEEPTMRCMPA_BIT                        (4)</span>
<a name="l00188"></a><a class="code" href="regs_8h.html#a4beb42c8cd1a933fbebb359b75c7a14d">00188</a> <span class="preprocessor"></span><span class="preprocessor">        #define WAKE_SLEEPTMRCMPA_BITS                       (1)</span>
<a name="l00189"></a>00189 <span class="preprocessor"></span>        <span class="comment">/* WAKE_IRQD field */</span>
<a name="l00190"></a><a class="code" href="regs_8h.html#afa008a330bd6dbf21c0c7b5a77228234">00190</a> <span class="preprocessor">        #define WAKE_IRQD                                    (0x00000008u)</span>
<a name="l00191"></a><a class="code" href="regs_8h.html#a89d368a55d0f1a40c05146e70986f153">00191</a> <span class="preprocessor"></span><span class="preprocessor">        #define WAKE_IRQD_MASK                               (0x00000008u)</span>
<a name="l00192"></a><a class="code" href="regs_8h.html#a494d0e4671ec8a6bc050d72c7ebacc55">00192</a> <span class="preprocessor"></span><span class="preprocessor">        #define WAKE_IRQD_BIT                                (3)</span>
<a name="l00193"></a><a class="code" href="regs_8h.html#a57dcb6aba72739783de2907d69c90abc">00193</a> <span class="preprocessor"></span><span class="preprocessor">        #define WAKE_IRQD_BITS                               (1)</span>
<a name="l00194"></a>00194 <span class="preprocessor"></span>        <span class="comment">/* WAKE_SC2 field */</span>
<a name="l00195"></a><a class="code" href="regs_8h.html#a1d7fa0970475998b862267fa0ee5395a">00195</a> <span class="preprocessor">        #define WAKE_SC2                                     (0x00000004u)</span>
<a name="l00196"></a><a class="code" href="regs_8h.html#a6b28a4bc881545b6aaa00278ea97639e">00196</a> <span class="preprocessor"></span><span class="preprocessor">        #define WAKE_SC2_MASK                                (0x00000004u)</span>
<a name="l00197"></a><a class="code" href="regs_8h.html#a7f5f7ecd8da1eb3cf68037f743f51f83">00197</a> <span class="preprocessor"></span><span class="preprocessor">        #define WAKE_SC2_BIT                                 (2)</span>
<a name="l00198"></a><a class="code" href="regs_8h.html#aef643fb0307e3402eff0495d330a1167">00198</a> <span class="preprocessor"></span><span class="preprocessor">        #define WAKE_SC2_BITS                                (1)</span>
<a name="l00199"></a>00199 <span class="preprocessor"></span>        <span class="comment">/* WAKE_SC1 field */</span>
<a name="l00200"></a><a class="code" href="regs_8h.html#a5f3dccd80bd223200ce5a87da0fd5328">00200</a> <span class="preprocessor">        #define WAKE_SC1                                     (0x00000002u)</span>
<a name="l00201"></a><a class="code" href="regs_8h.html#ade33d35365e0ba2b3262e49a4c8f55ce">00201</a> <span class="preprocessor"></span><span class="preprocessor">        #define WAKE_SC1_MASK                                (0x00000002u)</span>
<a name="l00202"></a><a class="code" href="regs_8h.html#a5871d1ef5a0ee8d1c16a2f1c07ec40aa">00202</a> <span class="preprocessor"></span><span class="preprocessor">        #define WAKE_SC1_BIT                                 (1)</span>
<a name="l00203"></a><a class="code" href="regs_8h.html#a6cf62b98dcc4ead82683d48b1bbf7889">00203</a> <span class="preprocessor"></span><span class="preprocessor">        #define WAKE_SC1_BITS                                (1)</span>
<a name="l00204"></a>00204 <span class="preprocessor"></span>        <span class="comment">/* GPIO_WAKE field */</span>
<a name="l00205"></a><a class="code" href="regs_8h.html#a2df34116fba862c67a40007ee9f9f331">00205</a> <span class="preprocessor">        #define GPIO_WAKE                                    (0x00000001u)</span>
<a name="l00206"></a><a class="code" href="regs_8h.html#aad724f6e5e9895f34df818420fa19585">00206</a> <span class="preprocessor"></span><span class="preprocessor">        #define GPIO_WAKE_MASK                               (0x00000001u)</span>
<a name="l00207"></a><a class="code" href="regs_8h.html#ac64879df429760a527a80f61589bc548">00207</a> <span class="preprocessor"></span><span class="preprocessor">        #define GPIO_WAKE_BIT                                (0)</span>
<a name="l00208"></a><a class="code" href="regs_8h.html#a3ef781d9cedcec22879330b413f5df4c">00208</a> <span class="preprocessor"></span><span class="preprocessor">        #define GPIO_WAKE_BITS                               (1)</span>
<a name="l00209"></a>00209 <span class="preprocessor"></span>
<a name="l00210"></a><a class="code" href="regs_8h.html#afb4209ba3b25885f1ab8106ace5455ec">00210</a> <span class="preprocessor">#define WAKE_CORE                                            *((volatile int32u *)0x40000024u)</span>
<a name="l00211"></a><a class="code" href="regs_8h.html#a0a112876aa0e585cd1e9b5d46ef42a06">00211</a> <span class="preprocessor"></span><span class="preprocessor">#define WAKE_CORE_REG                                        *((volatile int32u *)0x40000024u)</span>
<a name="l00212"></a><a class="code" href="regs_8h.html#a6c009132e8bdac5af395af7c6df7a51d">00212</a> <span class="preprocessor"></span><span class="preprocessor">#define WAKE_CORE_ADDR                                       (0x40000024u)</span>
<a name="l00213"></a><a class="code" href="regs_8h.html#a581005ec1f35bac70343eb44c20dfa1c">00213</a> <span class="preprocessor"></span><span class="preprocessor">#define WAKE_CORE_RESET                                      (0x00000000u)</span>
<a name="l00214"></a>00214 <span class="preprocessor"></span>        <span class="comment">/* WAKE_CORE_FIELD field */</span>
<a name="l00215"></a><a class="code" href="regs_8h.html#aaaf98bf0c277c523f5aa265b8c144aed">00215</a> <span class="preprocessor">        #define WAKE_CORE_FIELD                              (0x00000020u)</span>
<a name="l00216"></a><a class="code" href="regs_8h.html#a14d75dbe0fbf60dd192a1b2a0f62e4fe">00216</a> <span class="preprocessor"></span><span class="preprocessor">        #define WAKE_CORE_FIELD_MASK                         (0x00000020u)</span>
<a name="l00217"></a><a class="code" href="regs_8h.html#a1ac24bfa650c369dcef027a311ecd614">00217</a> <span class="preprocessor"></span><span class="preprocessor">        #define WAKE_CORE_FIELD_BIT                          (5)</span>
<a name="l00218"></a><a class="code" href="regs_8h.html#a5bce757969776f4faf36f9eae664e9f5">00218</a> <span class="preprocessor"></span><span class="preprocessor">        #define WAKE_CORE_FIELD_BITS                         (1)</span>
<a name="l00219"></a>00219 <span class="preprocessor"></span>
<a name="l00220"></a><a class="code" href="regs_8h.html#ac37f6abe949f97eb78d182647f95481f">00220</a> <span class="preprocessor">#define PWRUP_EVENT                                          *((volatile int32u *)0x40000028u)</span>
<a name="l00221"></a><a class="code" href="regs_8h.html#a139c101ca919a3d9744264b3a17d55a4">00221</a> <span class="preprocessor"></span><span class="preprocessor">#define PWRUP_EVENT_REG                                      *((volatile int32u *)0x40000028u)</span>
<a name="l00222"></a><a class="code" href="regs_8h.html#a2f5f098511faa7efaf3a1adcfafe81ac">00222</a> <span class="preprocessor"></span><span class="preprocessor">#define PWRUP_EVENT_ADDR                                     (0x40000028u)</span>
<a name="l00223"></a><a class="code" href="regs_8h.html#ab78707f2378694f9c86b72eb6af0d40f">00223</a> <span class="preprocessor"></span><span class="preprocessor">#define PWRUP_EVENT_RESET                                    (0x00000000u)</span>
<a name="l00224"></a>00224 <span class="preprocessor"></span>        <span class="comment">/* PWRUP_CSYSPWRUPREQ field */</span>
<a name="l00225"></a><a class="code" href="regs_8h.html#a7595491230f482750c908bfbd40cd75d">00225</a> <span class="preprocessor">        #define PWRUP_CSYSPWRUPREQ                           (0x00000200u)</span>
<a name="l00226"></a><a class="code" href="regs_8h.html#afd582fd0facd7c10e0de100752e292c6">00226</a> <span class="preprocessor"></span><span class="preprocessor">        #define PWRUP_CSYSPWRUPREQ_MASK                      (0x00000200u)</span>
<a name="l00227"></a><a class="code" href="regs_8h.html#a022e83e28a0796e057691a45f9673c38">00227</a> <span class="preprocessor"></span><span class="preprocessor">        #define PWRUP_CSYSPWRUPREQ_BIT                       (9)</span>
<a name="l00228"></a><a class="code" href="regs_8h.html#a75456fbd77771fad15cf133b499c81f2">00228</a> <span class="preprocessor"></span><span class="preprocessor">        #define PWRUP_CSYSPWRUPREQ_BITS                      (1)</span>
<a name="l00229"></a>00229 <span class="preprocessor"></span>        <span class="comment">/* PWRUP_CDBGPWRUPREQ field */</span>
<a name="l00230"></a><a class="code" href="regs_8h.html#a0559f59476f328ef0f9d98fbf85881dd">00230</a> <span class="preprocessor">        #define PWRUP_CDBGPWRUPREQ                           (0x00000100u)</span>
<a name="l00231"></a><a class="code" href="regs_8h.html#a217eca91997f574dfc15f6e5ce81bc78">00231</a> <span class="preprocessor"></span><span class="preprocessor">        #define PWRUP_CDBGPWRUPREQ_MASK                      (0x00000100u)</span>
<a name="l00232"></a><a class="code" href="regs_8h.html#a1b7c1273cde7519294e2af9fc344568d">00232</a> <span class="preprocessor"></span><span class="preprocessor">        #define PWRUP_CDBGPWRUPREQ_BIT                       (8)</span>
<a name="l00233"></a><a class="code" href="regs_8h.html#a7676816f19630079c8aa8ac2d72695f1">00233</a> <span class="preprocessor"></span><span class="preprocessor">        #define PWRUP_CDBGPWRUPREQ_BITS                      (1)</span>
<a name="l00234"></a>00234 <span class="preprocessor"></span>        <span class="comment">/* PWRUP_WAKECORE field */</span>
<a name="l00235"></a><a class="code" href="regs_8h.html#ad587625d5fe62cdcc87523b94cd48155">00235</a> <span class="preprocessor">        #define PWRUP_WAKECORE                               (0x00000080u)</span>
<a name="l00236"></a><a class="code" href="regs_8h.html#ac405e56a8682b604a717d120da4d4ae8">00236</a> <span class="preprocessor"></span><span class="preprocessor">        #define PWRUP_WAKECORE_MASK                          (0x00000080u)</span>
<a name="l00237"></a><a class="code" href="regs_8h.html#a1edd3baff3d06cde2382f79b3cce3bd8">00237</a> <span class="preprocessor"></span><span class="preprocessor">        #define PWRUP_WAKECORE_BIT                           (7)</span>
<a name="l00238"></a><a class="code" href="regs_8h.html#a83504b31823b9574527a78a02022e318">00238</a> <span class="preprocessor"></span><span class="preprocessor">        #define PWRUP_WAKECORE_BITS                          (1)</span>
<a name="l00239"></a>00239 <span class="preprocessor"></span>        <span class="comment">/* PWRUP_SLEEPTMRWRAP field */</span>
<a name="l00240"></a><a class="code" href="regs_8h.html#a1654fdf13c5d3a0a2fb0be5c37f7c3f1">00240</a> <span class="preprocessor">        #define PWRUP_SLEEPTMRWRAP                           (0x00000040u)</span>
<a name="l00241"></a><a class="code" href="regs_8h.html#aea0214d376fb4934b0ec4657f8c7449a">00241</a> <span class="preprocessor"></span><span class="preprocessor">        #define PWRUP_SLEEPTMRWRAP_MASK                      (0x00000040u)</span>
<a name="l00242"></a><a class="code" href="regs_8h.html#a239a62cd5b87620f55a38fc02bfbad54">00242</a> <span class="preprocessor"></span><span class="preprocessor">        #define PWRUP_SLEEPTMRWRAP_BIT                       (6)</span>
<a name="l00243"></a><a class="code" href="regs_8h.html#a927c480b4407d812c4b64a46f430d7c8">00243</a> <span class="preprocessor"></span><span class="preprocessor">        #define PWRUP_SLEEPTMRWRAP_BITS                      (1)</span>
<a name="l00244"></a>00244 <span class="preprocessor"></span>        <span class="comment">/* PWRUP_SLEEPTMRCOMPB field */</span>
<a name="l00245"></a><a class="code" href="regs_8h.html#a22fe64b0aa3737af1f202bd196ebc54e">00245</a> <span class="preprocessor">        #define PWRUP_SLEEPTMRCOMPB                          (0x00000020u)</span>
<a name="l00246"></a><a class="code" href="regs_8h.html#aa544dcc187c539a2a9b4f367b58c7141">00246</a> <span class="preprocessor"></span><span class="preprocessor">        #define PWRUP_SLEEPTMRCOMPB_MASK                     (0x00000020u)</span>
<a name="l00247"></a><a class="code" href="regs_8h.html#a7f6ea5d25a33895b4a344d2301278de4">00247</a> <span class="preprocessor"></span><span class="preprocessor">        #define PWRUP_SLEEPTMRCOMPB_BIT                      (5)</span>
<a name="l00248"></a><a class="code" href="regs_8h.html#a7fc44ee22504ac20fcb5ec9be197e601">00248</a> <span class="preprocessor"></span><span class="preprocessor">        #define PWRUP_SLEEPTMRCOMPB_BITS                     (1)</span>
<a name="l00249"></a>00249 <span class="preprocessor"></span>        <span class="comment">/* PWRUP_SLEEPTMRCOMPA field */</span>
<a name="l00250"></a><a class="code" href="regs_8h.html#a41d042e531a794d1574418b6b0c5b52a">00250</a> <span class="preprocessor">        #define PWRUP_SLEEPTMRCOMPA                          (0x00000010u)</span>
<a name="l00251"></a><a class="code" href="regs_8h.html#ab661ce28a22995bd3e06cf630d431cb5">00251</a> <span class="preprocessor"></span><span class="preprocessor">        #define PWRUP_SLEEPTMRCOMPA_MASK                     (0x00000010u)</span>
<a name="l00252"></a><a class="code" href="regs_8h.html#a107a6805e6d1b182c9bdf736629fd83e">00252</a> <span class="preprocessor"></span><span class="preprocessor">        #define PWRUP_SLEEPTMRCOMPA_BIT                      (4)</span>
<a name="l00253"></a><a class="code" href="regs_8h.html#afb068a5510ca5f31e3f80357e5053aff">00253</a> <span class="preprocessor"></span><span class="preprocessor">        #define PWRUP_SLEEPTMRCOMPA_BITS                     (1)</span>
<a name="l00254"></a>00254 <span class="preprocessor"></span>        <span class="comment">/* PWRUP_IRQD field */</span>
<a name="l00255"></a><a class="code" href="regs_8h.html#a638093ccb39fa94966ac3e6d54b7bdba">00255</a> <span class="preprocessor">        #define PWRUP_IRQD                                   (0x00000008u)</span>
<a name="l00256"></a><a class="code" href="regs_8h.html#a989daba881b06193fa8f622a78574364">00256</a> <span class="preprocessor"></span><span class="preprocessor">        #define PWRUP_IRQD_MASK                              (0x00000008u)</span>
<a name="l00257"></a><a class="code" href="regs_8h.html#a43e9633d05248a4f941460f346c6529e">00257</a> <span class="preprocessor"></span><span class="preprocessor">        #define PWRUP_IRQD_BIT                               (3)</span>
<a name="l00258"></a><a class="code" href="regs_8h.html#a77d6d082c64b977ef3803a31f045a5a9">00258</a> <span class="preprocessor"></span><span class="preprocessor">        #define PWRUP_IRQD_BITS                              (1)</span>
<a name="l00259"></a>00259 <span class="preprocessor"></span>        <span class="comment">/* PWRUP_SC2 field */</span>
<a name="l00260"></a><a class="code" href="regs_8h.html#ac8148034e37194a867af5dd696e8f083">00260</a> <span class="preprocessor">        #define PWRUP_SC2                                    (0x00000004u)</span>
<a name="l00261"></a><a class="code" href="regs_8h.html#afc40bdd4e99300e2532557441600a9ee">00261</a> <span class="preprocessor"></span><span class="preprocessor">        #define PWRUP_SC2_MASK                               (0x00000004u)</span>
<a name="l00262"></a><a class="code" href="regs_8h.html#a18e4bb2782a6f569dd1b09664a3911dc">00262</a> <span class="preprocessor"></span><span class="preprocessor">        #define PWRUP_SC2_BIT                                (2)</span>
<a name="l00263"></a><a class="code" href="regs_8h.html#afa6006649dd3263b7f0294193dd22a9f">00263</a> <span class="preprocessor"></span><span class="preprocessor">        #define PWRUP_SC2_BITS                               (1)</span>
<a name="l00264"></a>00264 <span class="preprocessor"></span>        <span class="comment">/* PWRUP_SC1 field */</span>
<a name="l00265"></a><a class="code" href="regs_8h.html#aa497a686bc1ace94027e94563aed0ce2">00265</a> <span class="preprocessor">        #define PWRUP_SC1                                    (0x00000002u)</span>
<a name="l00266"></a><a class="code" href="regs_8h.html#acdff73d87be6bc51bdcd8827203e066a">00266</a> <span class="preprocessor"></span><span class="preprocessor">        #define PWRUP_SC1_MASK                               (0x00000002u)</span>
<a name="l00267"></a><a class="code" href="regs_8h.html#aee0634359dfdf3f47259679f95458cf4">00267</a> <span class="preprocessor"></span><span class="preprocessor">        #define PWRUP_SC1_BIT                                (1)</span>
<a name="l00268"></a><a class="code" href="regs_8h.html#a0d07aaea1c474a34ee232fa644929ea4">00268</a> <span class="preprocessor"></span><span class="preprocessor">        #define PWRUP_SC1_BITS                               (1)</span>
<a name="l00269"></a>00269 <span class="preprocessor"></span>        <span class="comment">/* PWRUP_GPIO field */</span>
<a name="l00270"></a><a class="code" href="regs_8h.html#a9cd664756945cf962b9b154f86a3e231">00270</a> <span class="preprocessor">        #define PWRUP_GPIO                                   (0x00000001u)</span>
<a name="l00271"></a><a class="code" href="regs_8h.html#abff4183c20520b179f6e7cd378cdcdac">00271</a> <span class="preprocessor"></span><span class="preprocessor">        #define PWRUP_GPIO_MASK                              (0x00000001u)</span>
<a name="l00272"></a><a class="code" href="regs_8h.html#a7ad83904fa9d67acff2c40328b4ac8d9">00272</a> <span class="preprocessor"></span><span class="preprocessor">        #define PWRUP_GPIO_BIT                               (0)</span>
<a name="l00273"></a><a class="code" href="regs_8h.html#a424260915ad94325ac1815c25aba9329">00273</a> <span class="preprocessor"></span><span class="preprocessor">        #define PWRUP_GPIO_BITS                              (1)</span>
<a name="l00274"></a>00274 <span class="preprocessor"></span>
<a name="l00275"></a><a class="code" href="regs_8h.html#af1c79518bc5ef507944afcc71a30bfe1">00275</a> <span class="preprocessor">#define RESET_EVENT                                          *((volatile int32u *)0x4000002Cu)</span>
<a name="l00276"></a><a class="code" href="regs_8h.html#a472df6f05e6c658ec07ac2900d9e3d66">00276</a> <span class="preprocessor"></span><span class="preprocessor">#define RESET_EVENT_REG                                      *((volatile int32u *)0x4000002Cu)</span>
<a name="l00277"></a><a class="code" href="regs_8h.html#a6ca4139293efe243f092feb89fe46dba">00277</a> <span class="preprocessor"></span><span class="preprocessor">#define RESET_EVENT_ADDR                                     (0x4000002Cu)</span>
<a name="l00278"></a><a class="code" href="regs_8h.html#a0a90813959e2e4bb5cb0c3e061b0041c">00278</a> <span class="preprocessor"></span><span class="preprocessor">#define RESET_EVENT_RESET                                    (0x00000001u)</span>
<a name="l00279"></a>00279 <span class="preprocessor"></span>        <span class="comment">/* RESET_CPULOCKUP field */</span>
<a name="l00280"></a><a class="code" href="regs_8h.html#ab35f651ccc7e50029b3ef121bde3a260">00280</a> <span class="preprocessor">        #define RESET_CPULOCKUP                              (0x00000080u)</span>
<a name="l00281"></a><a class="code" href="regs_8h.html#a7d5929b7a83cd8039ce52c450522cd1b">00281</a> <span class="preprocessor"></span><span class="preprocessor">        #define RESET_CPULOCKUP_MASK                         (0x00000080u)</span>
<a name="l00282"></a><a class="code" href="regs_8h.html#a203dfef82a07909ab91913ba3bc7907d">00282</a> <span class="preprocessor"></span><span class="preprocessor">        #define RESET_CPULOCKUP_BIT                          (7)</span>
<a name="l00283"></a><a class="code" href="regs_8h.html#aa873acf2b28ba9c5ef45dba07068ff82">00283</a> <span class="preprocessor"></span><span class="preprocessor">        #define RESET_CPULOCKUP_BITS                         (1)</span>
<a name="l00284"></a>00284 <span class="preprocessor"></span>        <span class="comment">/* RESET_OPTBYTEFAIL field */</span>
<a name="l00285"></a><a class="code" href="regs_8h.html#ad99be52902090399f612b8c21c866b9a">00285</a> <span class="preprocessor">        #define RESET_OPTBYTEFAIL                            (0x00000040u)</span>
<a name="l00286"></a><a class="code" href="regs_8h.html#ad1a5b21d4c3e2176ce56d73f7a9196b1">00286</a> <span class="preprocessor"></span><span class="preprocessor">        #define RESET_OPTBYTEFAIL_MASK                       (0x00000040u)</span>
<a name="l00287"></a><a class="code" href="regs_8h.html#a5a117b0e994224dd8e30b3393d791e68">00287</a> <span class="preprocessor"></span><span class="preprocessor">        #define RESET_OPTBYTEFAIL_BIT                        (6)</span>
<a name="l00288"></a><a class="code" href="regs_8h.html#a03dd587db2dd388aea40b4c8bbe31549">00288</a> <span class="preprocessor"></span><span class="preprocessor">        #define RESET_OPTBYTEFAIL_BITS                       (1)</span>
<a name="l00289"></a>00289 <span class="preprocessor"></span>        <span class="comment">/* RESET_DSLEEP field */</span>
<a name="l00290"></a><a class="code" href="regs_8h.html#ab1fc858cc2fddf83de5a8919b71d5525">00290</a> <span class="preprocessor">        #define RESET_DSLEEP                                 (0x00000020u)</span>
<a name="l00291"></a><a class="code" href="regs_8h.html#a93544fc4ba32e5e5d4ff726e29d9cbc0">00291</a> <span class="preprocessor"></span><span class="preprocessor">        #define RESET_DSLEEP_MASK                            (0x00000020u)</span>
<a name="l00292"></a><a class="code" href="regs_8h.html#abbdef4fabcc993aceb7b97f1f0f2f3e7">00292</a> <span class="preprocessor"></span><span class="preprocessor">        #define RESET_DSLEEP_BIT                             (5)</span>
<a name="l00293"></a><a class="code" href="regs_8h.html#af5cc1cb2029e6d05c740211cd264eefa">00293</a> <span class="preprocessor"></span><span class="preprocessor">        #define RESET_DSLEEP_BITS                            (1)</span>
<a name="l00294"></a>00294 <span class="preprocessor"></span>        <span class="comment">/* RESET_SW field */</span>
<a name="l00295"></a><a class="code" href="regs_8h.html#a7915aa42b96f93de89e1f5ac9c424915">00295</a> <span class="preprocessor">        #define RESET_SW                                     (0x00000010u)</span>
<a name="l00296"></a><a class="code" href="regs_8h.html#a4afd95e921e8b93c292cd8a566f9b0cd">00296</a> <span class="preprocessor"></span><span class="preprocessor">        #define RESET_SW_MASK                                (0x00000010u)</span>
<a name="l00297"></a><a class="code" href="regs_8h.html#afc15744cbebf90691d2c8238e1099557">00297</a> <span class="preprocessor"></span><span class="preprocessor">        #define RESET_SW_BIT                                 (4)</span>
<a name="l00298"></a><a class="code" href="regs_8h.html#ab81fca5ebf008c81cc4d150c8f430029">00298</a> <span class="preprocessor"></span><span class="preprocessor">        #define RESET_SW_BITS                                (1)</span>
<a name="l00299"></a>00299 <span class="preprocessor"></span>        <span class="comment">/* RESET_WDOG field */</span>
<a name="l00300"></a><a class="code" href="regs_8h.html#af88d7428f16af5c08cb051612cfcfd74">00300</a> <span class="preprocessor">        #define RESET_WDOG                                   (0x00000008u)</span>
<a name="l00301"></a><a class="code" href="regs_8h.html#ac82e212af0e51a249b33fe487ff3fcb2">00301</a> <span class="preprocessor"></span><span class="preprocessor">        #define RESET_WDOG_MASK                              (0x00000008u)</span>
<a name="l00302"></a><a class="code" href="regs_8h.html#a7445c9f0198c0dabd122ce2a707b17db">00302</a> <span class="preprocessor"></span><span class="preprocessor">        #define RESET_WDOG_BIT                               (3)</span>
<a name="l00303"></a><a class="code" href="regs_8h.html#a48e41e1b21ae5fa26c25f8c9fa387486">00303</a> <span class="preprocessor"></span><span class="preprocessor">        #define RESET_WDOG_BITS                              (1)</span>
<a name="l00304"></a>00304 <span class="preprocessor"></span>        <span class="comment">/* RESET_NRESET field */</span>
<a name="l00305"></a><a class="code" href="regs_8h.html#a74cfac5321c46365c4d52e7f777ba07f">00305</a> <span class="preprocessor">        #define RESET_NRESET                                 (0x00000004u)</span>
<a name="l00306"></a><a class="code" href="regs_8h.html#abb7e9398c2ccc7424bcd4cd450f3190e">00306</a> <span class="preprocessor"></span><span class="preprocessor">        #define RESET_NRESET_MASK                            (0x00000004u)</span>
<a name="l00307"></a><a class="code" href="regs_8h.html#a25c52b29c0b95b0716e02f126e08b14e">00307</a> <span class="preprocessor"></span><span class="preprocessor">        #define RESET_NRESET_BIT                             (2)</span>
<a name="l00308"></a><a class="code" href="regs_8h.html#a96a0e00f1b2d799107033ba9274fde9a">00308</a> <span class="preprocessor"></span><span class="preprocessor">        #define RESET_NRESET_BITS                            (1)</span>
<a name="l00309"></a>00309 <span class="preprocessor"></span>        <span class="comment">/* RESET_PWRLV field */</span>
<a name="l00310"></a><a class="code" href="regs_8h.html#a85ad851263d8dede1667e17e165b52d5">00310</a> <span class="preprocessor">        #define RESET_PWRLV                                  (0x00000002u)</span>
<a name="l00311"></a><a class="code" href="regs_8h.html#ab447f4b2e7b398561ac1e4f9a227c966">00311</a> <span class="preprocessor"></span><span class="preprocessor">        #define RESET_PWRLV_MASK                             (0x00000002u)</span>
<a name="l00312"></a><a class="code" href="regs_8h.html#a7240404661c604607c5c982f1b72bc58">00312</a> <span class="preprocessor"></span><span class="preprocessor">        #define RESET_PWRLV_BIT                              (1)</span>
<a name="l00313"></a><a class="code" href="regs_8h.html#a0520a642d677abd6d0a2f809a0d82ee1">00313</a> <span class="preprocessor"></span><span class="preprocessor">        #define RESET_PWRLV_BITS                             (1)</span>
<a name="l00314"></a>00314 <span class="preprocessor"></span>        <span class="comment">/* RESET_PWRHV field */</span>
<a name="l00315"></a><a class="code" href="regs_8h.html#afe763905cd0d5a26c30d44263cc775eb">00315</a> <span class="preprocessor">        #define RESET_PWRHV                                  (0x00000001u)</span>
<a name="l00316"></a><a class="code" href="regs_8h.html#ae386be753db768b8812f8baca4cf273e">00316</a> <span class="preprocessor"></span><span class="preprocessor">        #define RESET_PWRHV_MASK                             (0x00000001u)</span>
<a name="l00317"></a><a class="code" href="regs_8h.html#a19248244975f9d99aaaba6abbd6fe9df">00317</a> <span class="preprocessor"></span><span class="preprocessor">        #define RESET_PWRHV_BIT                              (0)</span>
<a name="l00318"></a><a class="code" href="regs_8h.html#a687c9e1be9268b57b696dfc4bfd0728c">00318</a> <span class="preprocessor"></span><span class="preprocessor">        #define RESET_PWRHV_BITS                             (1)</span>
<a name="l00319"></a>00319 <span class="preprocessor"></span>
<a name="l00320"></a><a class="code" href="regs_8h.html#ac38932a2734d0545bed5755a40eca7e0">00320</a> <span class="preprocessor">#define DBG_MBOX                                             *((volatile int32u *)0x40000030u)</span>
<a name="l00321"></a><a class="code" href="regs_8h.html#a0204cbc2d4b8f888cd99d0f2e708c882">00321</a> <span class="preprocessor"></span><span class="preprocessor">#define DBG_MBOX_REG                                         *((volatile int32u *)0x40000030u)</span>
<a name="l00322"></a><a class="code" href="regs_8h.html#a245244c70c263622446d5aa3a9993a89">00322</a> <span class="preprocessor"></span><span class="preprocessor">#define DBG_MBOX_ADDR                                        (0x40000030u)</span>
<a name="l00323"></a><a class="code" href="regs_8h.html#a2f9d99d18c9351460e446f6205a07723">00323</a> <span class="preprocessor"></span><span class="preprocessor">#define DBG_MBOX_RESET                                       (0x00000000u)</span>
<a name="l00324"></a>00324 <span class="preprocessor"></span>        <span class="comment">/* DBG_MBOX field */</span>
<a name="l00325"></a><a class="code" href="regs_8h.html#abd5e201412aec6af7efe35dee6a78dd9">00325</a> <span class="preprocessor">        #define DBG_MBOX_DBG_MBOX                            (0x0000FFFFu)</span>
<a name="l00326"></a><a class="code" href="regs_8h.html#afc577b3cba132965ea7d35806102e9d8">00326</a> <span class="preprocessor"></span><span class="preprocessor">        #define DBG_MBOX_DBG_MBOX_MASK                       (0x0000FFFFu)</span>
<a name="l00327"></a><a class="code" href="regs_8h.html#a2906aa7a98d0fc88383d59280d44bd91">00327</a> <span class="preprocessor"></span><span class="preprocessor">        #define DBG_MBOX_DBG_MBOX_BIT                        (0)</span>
<a name="l00328"></a><a class="code" href="regs_8h.html#a6dbc82e9464d74b07c16d7c22518e067">00328</a> <span class="preprocessor"></span><span class="preprocessor">        #define DBG_MBOX_DBG_MBOX_BITS                       (16)</span>
<a name="l00329"></a>00329 <span class="preprocessor"></span>
<a name="l00330"></a><a class="code" href="regs_8h.html#a93c8a5083bc5a07df1b563be1cb7997e">00330</a> <span class="preprocessor">#define CPWRUPREQ_STATUS                                     *((volatile int32u *)0x40000034u)</span>
<a name="l00331"></a><a class="code" href="regs_8h.html#a2ec4e7103bd48be9c058b35e256bf116">00331</a> <span class="preprocessor"></span><span class="preprocessor">#define CPWRUPREQ_STATUS_REG                                 *((volatile int32u *)0x40000034u)</span>
<a name="l00332"></a><a class="code" href="regs_8h.html#a0940835411c734122b9f87bdefed3c8d">00332</a> <span class="preprocessor"></span><span class="preprocessor">#define CPWRUPREQ_STATUS_ADDR                                (0x40000034u)</span>
<a name="l00333"></a><a class="code" href="regs_8h.html#af3edc27ce5fa44f0f1efa2770843b543">00333</a> <span class="preprocessor"></span><span class="preprocessor">#define CPWRUPREQ_STATUS_RESET                               (0x00000000u)</span>
<a name="l00334"></a>00334 <span class="preprocessor"></span>        <span class="comment">/* CPWRUPREQ field */</span>
<a name="l00335"></a><a class="code" href="regs_8h.html#af9bf76500382f05307c57b3f02876ae7">00335</a> <span class="preprocessor">        #define CPWRUPREQ_STATUS_CPWRUPREQ                   (0x00000001u)</span>
<a name="l00336"></a><a class="code" href="regs_8h.html#a1b7cbc7015dfc86d8f64f2ba9cfe6443">00336</a> <span class="preprocessor"></span><span class="preprocessor">        #define CPWRUPREQ_STATUS_CPWRUPREQ_MASK              (0x00000001u)</span>
<a name="l00337"></a><a class="code" href="regs_8h.html#afc7346f7abe48aae84cb743cc2471fd5">00337</a> <span class="preprocessor"></span><span class="preprocessor">        #define CPWRUPREQ_STATUS_CPWRUPREQ_BIT               (0)</span>
<a name="l00338"></a><a class="code" href="regs_8h.html#a154449804b07929a198d01826a0feaa3">00338</a> <span class="preprocessor"></span><span class="preprocessor">        #define CPWRUPREQ_STATUS_CPWRUPREQ_BITS              (1)</span>
<a name="l00339"></a>00339 <span class="preprocessor"></span>
<a name="l00340"></a><a class="code" href="regs_8h.html#ae99353ce1784770808cf56c63a5a8746">00340</a> <span class="preprocessor">#define CSYSPWRUPREQ_STATUS                                  *((volatile int32u *)0x40000038u)</span>
<a name="l00341"></a><a class="code" href="regs_8h.html#acf15f4e5e5eaffb3b7f771ae466fe389">00341</a> <span class="preprocessor"></span><span class="preprocessor">#define CSYSPWRUPREQ_STATUS_REG                              *((volatile int32u *)0x40000038u)</span>
<a name="l00342"></a><a class="code" href="regs_8h.html#af41155c32c08682f0890e5eeba9dc841">00342</a> <span class="preprocessor"></span><span class="preprocessor">#define CSYSPWRUPREQ_STATUS_ADDR                             (0x40000038u)</span>
<a name="l00343"></a><a class="code" href="regs_8h.html#a6678904e0fa115c5f5ca501617373ad3">00343</a> <span class="preprocessor"></span><span class="preprocessor">#define CSYSPWRUPREQ_STATUS_RESET                            (0x00000000u)</span>
<a name="l00344"></a>00344 <span class="preprocessor"></span>        <span class="comment">/* CSYSPWRUPREQ field */</span>
<a name="l00345"></a><a class="code" href="regs_8h.html#a451cbd1ebdb58565551ea551d34dc899">00345</a> <span class="preprocessor">        #define CSYSPWRUPREQ_STATUS_CSYSPWRUPREQ             (0x00000001u)</span>
<a name="l00346"></a><a class="code" href="regs_8h.html#ac1fa5d84d57bcb82ccc8ae09aeae8aad">00346</a> <span class="preprocessor"></span><span class="preprocessor">        #define CSYSPWRUPREQ_STATUS_CSYSPWRUPREQ_MASK        (0x00000001u)</span>
<a name="l00347"></a><a class="code" href="regs_8h.html#a50e4688fcd7a7c8a04d26c574a133eaf">00347</a> <span class="preprocessor"></span><span class="preprocessor">        #define CSYSPWRUPREQ_STATUS_CSYSPWRUPREQ_BIT         (0)</span>
<a name="l00348"></a><a class="code" href="regs_8h.html#a4cff3ba549d8bdd381277e09031e486f">00348</a> <span class="preprocessor"></span><span class="preprocessor">        #define CSYSPWRUPREQ_STATUS_CSYSPWRUPREQ_BITS        (1)</span>
<a name="l00349"></a>00349 <span class="preprocessor"></span>
<a name="l00350"></a><a class="code" href="regs_8h.html#af945b0c750e2728eea9cc8b1f8a35d2c">00350</a> <span class="preprocessor">#define CSYSPWRUPACK_STATUS                                  *((volatile int32u *)0x4000003Cu)</span>
<a name="l00351"></a><a class="code" href="regs_8h.html#a3fd7526d7bbe518b15f3521943597cc8">00351</a> <span class="preprocessor"></span><span class="preprocessor">#define CSYSPWRUPACK_STATUS_REG                              *((volatile int32u *)0x4000003Cu)</span>
<a name="l00352"></a><a class="code" href="regs_8h.html#a387221b9cb75cc567653970a95f57491">00352</a> <span class="preprocessor"></span><span class="preprocessor">#define CSYSPWRUPACK_STATUS_ADDR                             (0x4000003Cu)</span>
<a name="l00353"></a><a class="code" href="regs_8h.html#afbc1c5ba03fb46faa62a89e36bbc9c6e">00353</a> <span class="preprocessor"></span><span class="preprocessor">#define CSYSPWRUPACK_STATUS_RESET                            (0x00000000u)</span>
<a name="l00354"></a>00354 <span class="preprocessor"></span>        <span class="comment">/* CSYSPWRUPACK field */</span>
<a name="l00355"></a><a class="code" href="regs_8h.html#a2ee6955e204743518deff6747dd20ef9">00355</a> <span class="preprocessor">        #define CSYSPWRUPACK_STATUS_CSYSPWRUPACK             (0x00000001u)</span>
<a name="l00356"></a><a class="code" href="regs_8h.html#aa9a040c08290a1063ba3db3c7a7350d9">00356</a> <span class="preprocessor"></span><span class="preprocessor">        #define CSYSPWRUPACK_STATUS_CSYSPWRUPACK_MASK        (0x00000001u)</span>
<a name="l00357"></a><a class="code" href="regs_8h.html#ab2abaaf3584d3e84373fb5cb35b7d3d2">00357</a> <span class="preprocessor"></span><span class="preprocessor">        #define CSYSPWRUPACK_STATUS_CSYSPWRUPACK_BIT         (0)</span>
<a name="l00358"></a><a class="code" href="regs_8h.html#abf64b049ece010da0f78e3578f956671">00358</a> <span class="preprocessor"></span><span class="preprocessor">        #define CSYSPWRUPACK_STATUS_CSYSPWRUPACK_BITS        (1)</span>
<a name="l00359"></a>00359 <span class="preprocessor"></span>
<a name="l00360"></a><a class="code" href="regs_8h.html#a681a61b79fa7f874a180cfd5f46aea28">00360</a> <span class="preprocessor">#define CSYSPWRUPACK_INHIBIT                                 *((volatile int32u *)0x40000040u)</span>
<a name="l00361"></a><a class="code" href="regs_8h.html#a913bc228c5bcd2dac85bebeaeb4a8daa">00361</a> <span class="preprocessor"></span><span class="preprocessor">#define CSYSPWRUPACK_INHIBIT_REG                             *((volatile int32u *)0x40000040u)</span>
<a name="l00362"></a><a class="code" href="regs_8h.html#ae164b2a37c8fceffd0c7a4ad9490ccb5">00362</a> <span class="preprocessor"></span><span class="preprocessor">#define CSYSPWRUPACK_INHIBIT_ADDR                            (0x40000040u)</span>
<a name="l00363"></a><a class="code" href="regs_8h.html#a568fcd7038bd4a4d72f7f23e97cef4c4">00363</a> <span class="preprocessor"></span><span class="preprocessor">#define CSYSPWRUPACK_INHIBIT_RESET                           (0x00000000u)</span>
<a name="l00364"></a>00364 <span class="preprocessor"></span>        <span class="comment">/* CSYSPWRUPACK_INHIBIT field */</span>
<a name="l00365"></a><a class="code" href="regs_8h.html#a4a3b1b0bb54a0352b7b6ce519e4b5459">00365</a> <span class="preprocessor">        #define CSYSPWRUPACK_INHIBIT_CSYSPWRUPACK_INHIBIT    (0x00000001u)</span>
<a name="l00366"></a><a class="code" href="regs_8h.html#a4238df4fe91b4a7d5388bafa7a3ebab4">00366</a> <span class="preprocessor"></span><span class="preprocessor">        #define CSYSPWRUPACK_INHIBIT_CSYSPWRUPACK_INHIBIT_MASK (0x00000001u)</span>
<a name="l00367"></a><a class="code" href="regs_8h.html#a060c3b913a99d3dd351f0f7166b5c566">00367</a> <span class="preprocessor"></span><span class="preprocessor">        #define CSYSPWRUPACK_INHIBIT_CSYSPWRUPACK_INHIBIT_BIT (0)</span>
<a name="l00368"></a><a class="code" href="regs_8h.html#a537cb2635ab08969102b3bf712c65486">00368</a> <span class="preprocessor"></span><span class="preprocessor">        #define CSYSPWRUPACK_INHIBIT_CSYSPWRUPACK_INHIBIT_BITS (1)</span>
<a name="l00369"></a>00369 <span class="preprocessor"></span>
<a name="l00370"></a><a class="code" href="regs_8h.html#aea04c9412032f5e71284af13916f7046">00370</a> <span class="preprocessor">#define OPT_ERR_MAINTAIN_WAKE                                *((volatile int32u *)0x40000044u)</span>
<a name="l00371"></a><a class="code" href="regs_8h.html#a8765dfc409f6ff718b032d480aa48e03">00371</a> <span class="preprocessor"></span><span class="preprocessor">#define OPT_ERR_MAINTAIN_WAKE_REG                            *((volatile int32u *)0x40000044u)</span>
<a name="l00372"></a><a class="code" href="regs_8h.html#aa8d4e4d74057110ab1afc6a7f095792c">00372</a> <span class="preprocessor"></span><span class="preprocessor">#define OPT_ERR_MAINTAIN_WAKE_ADDR                           (0x40000044u)</span>
<a name="l00373"></a><a class="code" href="regs_8h.html#a09bc69904cef6d62b3d836667dda3a80">00373</a> <span class="preprocessor"></span><span class="preprocessor">#define OPT_ERR_MAINTAIN_WAKE_RESET                          (0x00000000u)</span>
<a name="l00374"></a>00374 <span class="preprocessor"></span>        <span class="comment">/* OPT_ERR_MAINTAIN_WAKE field */</span>
<a name="l00375"></a><a class="code" href="regs_8h.html#af1ffbd691b961db5ac7a4a98db3c59eb">00375</a> <span class="preprocessor">        #define OPT_ERR_MAINTAIN_WAKE_OPT_ERR_MAINTAIN_WAKE  (0x00000001u)</span>
<a name="l00376"></a><a class="code" href="regs_8h.html#abf72c2c524785cb77ccadd37dcb8e314">00376</a> <span class="preprocessor"></span><span class="preprocessor">        #define OPT_ERR_MAINTAIN_WAKE_OPT_ERR_MAINTAIN_WAKE_MASK (0x00000001u)</span>
<a name="l00377"></a><a class="code" href="regs_8h.html#acd0b96ea00675266123d03386495b29e">00377</a> <span class="preprocessor"></span><span class="preprocessor">        #define OPT_ERR_MAINTAIN_WAKE_OPT_ERR_MAINTAIN_WAKE_BIT (0)</span>
<a name="l00378"></a><a class="code" href="regs_8h.html#ad7c3eacc7ea05c238165eb9adc644bfb">00378</a> <span class="preprocessor"></span><span class="preprocessor">        #define OPT_ERR_MAINTAIN_WAKE_OPT_ERR_MAINTAIN_WAKE_BITS (1)</span>
<a name="l00379"></a>00379 <span class="preprocessor"></span>
<a name="l00380"></a>00380 <span class="comment">/* BASEBAND block */</span>
<a name="l00381"></a><a class="code" href="regs_8h.html#a4476584b0c809a9f25974b8cea03076e">00381</a> <span class="preprocessor">#define DATA_BASEBAND_BASE                                   (0x40001000u)</span>
<a name="l00382"></a><a class="code" href="regs_8h.html#ac049d8194cd526690de035b9fe5d627c">00382</a> <span class="preprocessor"></span><span class="preprocessor">#define DATA_BASEBAND_END                                    (0x40001114u)</span>
<a name="l00383"></a><a class="code" href="regs_8h.html#a7c888f2119c99975913500689f9a82f7">00383</a> <span class="preprocessor"></span><span class="preprocessor">#define DATA_BASEBAND_SIZE                                   (DATA_BASEBAND_END - DATA_BASEBAND_BASE + 1)</span>
<a name="l00384"></a>00384 <span class="preprocessor"></span>
<a name="l00385"></a><a class="code" href="regs_8h.html#a2511895d4661884f5ae452fa3f1db8a2">00385</a> <span class="preprocessor">#define MOD_CAL_CTRL                                         *((volatile int32u *)0x40001000u)</span>
<a name="l00386"></a><a class="code" href="regs_8h.html#aef82fed55f794c72c6ac17355d4c3411">00386</a> <span class="preprocessor"></span><span class="preprocessor">#define MOD_CAL_CTRL_REG                                     *((volatile int32u *)0x40001000u)</span>
<a name="l00387"></a><a class="code" href="regs_8h.html#ad1a3a2ec28049e5244bcac56e27ec969">00387</a> <span class="preprocessor"></span><span class="preprocessor">#define MOD_CAL_CTRL_ADDR                                    (0x40001000u)</span>
<a name="l00388"></a><a class="code" href="regs_8h.html#a11261bde75d394a45428e9184bff2ea8">00388</a> <span class="preprocessor"></span><span class="preprocessor">#define MOD_CAL_CTRL_RESET                                   (0x00000000u)</span>
<a name="l00389"></a>00389 <span class="preprocessor"></span>        <span class="comment">/* MOD_CAL_GO field */</span>
<a name="l00390"></a><a class="code" href="regs_8h.html#a977b5235cd3d00446a631d2a219ce261">00390</a> <span class="preprocessor">        #define MOD_CAL_CTRL_MOD_CAL_GO                      (0x00008000u)</span>
<a name="l00391"></a><a class="code" href="regs_8h.html#ac77a1701a2272ffc01d8cefd2f13b921">00391</a> <span class="preprocessor"></span><span class="preprocessor">        #define MOD_CAL_CTRL_MOD_CAL_GO_MASK                 (0x00008000u)</span>
<a name="l00392"></a><a class="code" href="regs_8h.html#af2f259a3db48ac23cc7bb6169e457cd3">00392</a> <span class="preprocessor"></span><span class="preprocessor">        #define MOD_CAL_CTRL_MOD_CAL_GO_BIT                  (15)</span>
<a name="l00393"></a><a class="code" href="regs_8h.html#a0722c1f773b52da5e91babfa32f2f91b">00393</a> <span class="preprocessor"></span><span class="preprocessor">        #define MOD_CAL_CTRL_MOD_CAL_GO_BITS                 (1)</span>
<a name="l00394"></a>00394 <span class="preprocessor"></span>        <span class="comment">/* MOD_CAL_DONE field */</span>
<a name="l00395"></a><a class="code" href="regs_8h.html#a5245517c99c50c8d13ee784be75b7132">00395</a> <span class="preprocessor">        #define MOD_CAL_CTRL_MOD_CAL_DONE                    (0x00000010u)</span>
<a name="l00396"></a><a class="code" href="regs_8h.html#a48dc74cc410522630f21ca89933894f2">00396</a> <span class="preprocessor"></span><span class="preprocessor">        #define MOD_CAL_CTRL_MOD_CAL_DONE_MASK               (0x00000010u)</span>
<a name="l00397"></a><a class="code" href="regs_8h.html#a837aadd05f6b4679be21ff3dd04aa538">00397</a> <span class="preprocessor"></span><span class="preprocessor">        #define MOD_CAL_CTRL_MOD_CAL_DONE_BIT                (4)</span>
<a name="l00398"></a><a class="code" href="regs_8h.html#a2059c956f8a69a1c00dee1b785f24e4e">00398</a> <span class="preprocessor"></span><span class="preprocessor">        #define MOD_CAL_CTRL_MOD_CAL_DONE_BITS               (1)</span>
<a name="l00399"></a>00399 <span class="preprocessor"></span>        <span class="comment">/* MOD_CAL_CYCLES field */</span>
<a name="l00400"></a><a class="code" href="regs_8h.html#afe5a9460d8fec9561bde1ecb91605cf2">00400</a> <span class="preprocessor">        #define MOD_CAL_CTRL_MOD_CAL_CYCLES                  (0x00000003u)</span>
<a name="l00401"></a><a class="code" href="regs_8h.html#a65d063beef59196e0a2964a280e75413">00401</a> <span class="preprocessor"></span><span class="preprocessor">        #define MOD_CAL_CTRL_MOD_CAL_CYCLES_MASK             (0x00000003u)</span>
<a name="l00402"></a><a class="code" href="regs_8h.html#ac54ee3d9d87f387878dae8e4c0138244">00402</a> <span class="preprocessor"></span><span class="preprocessor">        #define MOD_CAL_CTRL_MOD_CAL_CYCLES_BIT              (0)</span>
<a name="l00403"></a><a class="code" href="regs_8h.html#ae73f0d8e04dad719d88c0b6b0f2fec15">00403</a> <span class="preprocessor"></span><span class="preprocessor">        #define MOD_CAL_CTRL_MOD_CAL_CYCLES_BITS             (2)</span>
<a name="l00404"></a>00404 <span class="preprocessor"></span>
<a name="l00405"></a><a class="code" href="regs_8h.html#a41131b7a007626b310c560cd60bfe102">00405</a> <span class="preprocessor">#define MOD_CAL_COUNT_H                                      *((volatile int32u *)0x40001004u)</span>
<a name="l00406"></a><a class="code" href="regs_8h.html#a998bbb61d2452b637daa5c4cec419c6a">00406</a> <span class="preprocessor"></span><span class="preprocessor">#define MOD_CAL_COUNT_H_REG                                  *((volatile int32u *)0x40001004u)</span>
<a name="l00407"></a><a class="code" href="regs_8h.html#ade13d1a646ec60c9b017184cfbd6e9b7">00407</a> <span class="preprocessor"></span><span class="preprocessor">#define MOD_CAL_COUNT_H_ADDR                                 (0x40001004u)</span>
<a name="l00408"></a><a class="code" href="regs_8h.html#a7582596f65c250ad593ce9b0a0ebd3e5">00408</a> <span class="preprocessor"></span><span class="preprocessor">#define MOD_CAL_COUNT_H_RESET                                (0x00000000u)</span>
<a name="l00409"></a>00409 <span class="preprocessor"></span>        <span class="comment">/* MOD_CAL_COUNT_H field */</span>
<a name="l00410"></a><a class="code" href="regs_8h.html#ac1551a03dc3d4d7dea916af4a152ea7f">00410</a> <span class="preprocessor">        #define MOD_CAL_COUNT_H_MOD_CAL_COUNT_H              (0x000000FFu)</span>
<a name="l00411"></a><a class="code" href="regs_8h.html#a7617f0c8c3980b373aaeefcb5e205b85">00411</a> <span class="preprocessor"></span><span class="preprocessor">        #define MOD_CAL_COUNT_H_MOD_CAL_COUNT_H_MASK         (0x000000FFu)</span>
<a name="l00412"></a><a class="code" href="regs_8h.html#a90b054d7c3d31a59e85277f28abf46a4">00412</a> <span class="preprocessor"></span><span class="preprocessor">        #define MOD_CAL_COUNT_H_MOD_CAL_COUNT_H_BIT          (0)</span>
<a name="l00413"></a><a class="code" href="regs_8h.html#a22a5dbb8e807da88caddb8858b86f618">00413</a> <span class="preprocessor"></span><span class="preprocessor">        #define MOD_CAL_COUNT_H_MOD_CAL_COUNT_H_BITS         (8)</span>
<a name="l00414"></a>00414 <span class="preprocessor"></span>
<a name="l00415"></a><a class="code" href="regs_8h.html#a23a0c1a65ec0a221f009a09f96d7e10c">00415</a> <span class="preprocessor">#define MOD_CAL_COUNT_L                                      *((volatile int32u *)0x40001008u)</span>
<a name="l00416"></a><a class="code" href="regs_8h.html#a8a56093ecee96a4e970973bd86c2a4b9">00416</a> <span class="preprocessor"></span><span class="preprocessor">#define MOD_CAL_COUNT_L_REG                                  *((volatile int32u *)0x40001008u)</span>
<a name="l00417"></a><a class="code" href="regs_8h.html#a7a47c58d80e0ffa4940c84e612a85159">00417</a> <span class="preprocessor"></span><span class="preprocessor">#define MOD_CAL_COUNT_L_ADDR                                 (0x40001008u)</span>
<a name="l00418"></a><a class="code" href="regs_8h.html#a0cbfc7c682f138672e703129691c25da">00418</a> <span class="preprocessor"></span><span class="preprocessor">#define MOD_CAL_COUNT_L_RESET                                (0x00000000u)</span>
<a name="l00419"></a>00419 <span class="preprocessor"></span>        <span class="comment">/* MOD_CAL_COUNT_L field */</span>
<a name="l00420"></a><a class="code" href="regs_8h.html#ae0839156d4253486e5664c1270ec15bb">00420</a> <span class="preprocessor">        #define MOD_CAL_COUNT_L_MOD_CAL_COUNT_L              (0x0000FFFFu)</span>
<a name="l00421"></a><a class="code" href="regs_8h.html#a20b99e0fb3293d27dc0fa65af6604263">00421</a> <span class="preprocessor"></span><span class="preprocessor">        #define MOD_CAL_COUNT_L_MOD_CAL_COUNT_L_MASK         (0x0000FFFFu)</span>
<a name="l00422"></a><a class="code" href="regs_8h.html#aae03fe452b0648e801aa5665fddb91a1">00422</a> <span class="preprocessor"></span><span class="preprocessor">        #define MOD_CAL_COUNT_L_MOD_CAL_COUNT_L_BIT          (0)</span>
<a name="l00423"></a><a class="code" href="regs_8h.html#ad1ef612a4e3bc2ae2b9692aba8d1f7b8">00423</a> <span class="preprocessor"></span><span class="preprocessor">        #define MOD_CAL_COUNT_L_MOD_CAL_COUNT_L_BITS         (16)</span>
<a name="l00424"></a>00424 <span class="preprocessor"></span>
<a name="l00425"></a><a class="code" href="regs_8h.html#ac7555d73ae1d3fbb6e64f13ec0396d11">00425</a> <span class="preprocessor">#define RSSI_ROLLING                                         *((volatile int32u *)0x4000100Cu)</span>
<a name="l00426"></a><a class="code" href="regs_8h.html#a24fc98e37bea25322cac47417bddc52f">00426</a> <span class="preprocessor"></span><span class="preprocessor">#define RSSI_ROLLING_REG                                     *((volatile int32u *)0x4000100Cu)</span>
<a name="l00427"></a><a class="code" href="regs_8h.html#a3605f087927c806a16e44016e64fd9ae">00427</a> <span class="preprocessor"></span><span class="preprocessor">#define RSSI_ROLLING_ADDR                                    (0x4000100Cu)</span>
<a name="l00428"></a><a class="code" href="regs_8h.html#a33f8c9ddd128052980812ae78abb69e7">00428</a> <span class="preprocessor"></span><span class="preprocessor">#define RSSI_ROLLING_RESET                                   (0x00000000u)</span>
<a name="l00429"></a>00429 <span class="preprocessor"></span>        <span class="comment">/* RSSI_ROLLING field */</span>
<a name="l00430"></a><a class="code" href="regs_8h.html#a9a2a05456958238a1b1bbec846b29131">00430</a> <span class="preprocessor">        #define RSSI_ROLLING_RSSI_ROLLING                    (0x00003FFFu)</span>
<a name="l00431"></a><a class="code" href="regs_8h.html#a51fd872d1ea5c1be86452fec96425eef">00431</a> <span class="preprocessor"></span><span class="preprocessor">        #define RSSI_ROLLING_RSSI_ROLLING_MASK               (0x00003FFFu)</span>
<a name="l00432"></a><a class="code" href="regs_8h.html#a7088e9a8fdc333c7f541fa9f372d83d1">00432</a> <span class="preprocessor"></span><span class="preprocessor">        #define RSSI_ROLLING_RSSI_ROLLING_BIT                (0)</span>
<a name="l00433"></a><a class="code" href="regs_8h.html#aad058e789a8130443c7e45f4fcc0def0">00433</a> <span class="preprocessor"></span><span class="preprocessor">        #define RSSI_ROLLING_RSSI_ROLLING_BITS               (14)</span>
<a name="l00434"></a>00434 <span class="preprocessor"></span>
<a name="l00435"></a><a class="code" href="regs_8h.html#a796c5bfc29242f4c196b5c12fd65a30a">00435</a> <span class="preprocessor">#define RSSI_PKT                                             *((volatile int32u *)0x40001010u)</span>
<a name="l00436"></a><a class="code" href="regs_8h.html#a6f60193b9390e6b47515c4576b69c362">00436</a> <span class="preprocessor"></span><span class="preprocessor">#define RSSI_PKT_REG                                         *((volatile int32u *)0x40001010u)</span>
<a name="l00437"></a><a class="code" href="regs_8h.html#a25cfe68eac83dc2ab922df7250f0ad06">00437</a> <span class="preprocessor"></span><span class="preprocessor">#define RSSI_PKT_ADDR                                        (0x40001010u)</span>
<a name="l00438"></a><a class="code" href="regs_8h.html#a1fdd2d12a8714f8a09466961d6762b2a">00438</a> <span class="preprocessor"></span><span class="preprocessor">#define RSSI_PKT_RESET                                       (0x00000000u)</span>
<a name="l00439"></a>00439 <span class="preprocessor"></span>        <span class="comment">/* RSSI_PKT field */</span>
<a name="l00440"></a><a class="code" href="regs_8h.html#ad0fcd5a298e1b9df16648cb946347ae9">00440</a> <span class="preprocessor">        #define RSSI_PKT_RSSI_PKT                            (0x000000FFu)</span>
<a name="l00441"></a><a class="code" href="regs_8h.html#ae7647e298bd766e08b772b7623d9fb1c">00441</a> <span class="preprocessor"></span><span class="preprocessor">        #define RSSI_PKT_RSSI_PKT_MASK                       (0x000000FFu)</span>
<a name="l00442"></a><a class="code" href="regs_8h.html#ae9cdc15f5fe644d6a2c5165cde5add1a">00442</a> <span class="preprocessor"></span><span class="preprocessor">        #define RSSI_PKT_RSSI_PKT_BIT                        (0)</span>
<a name="l00443"></a><a class="code" href="regs_8h.html#a7d021f867d376c3ceae348296aabb486">00443</a> <span class="preprocessor"></span><span class="preprocessor">        #define RSSI_PKT_RSSI_PKT_BITS                       (8)</span>
<a name="l00444"></a>00444 <span class="preprocessor"></span>
<a name="l00445"></a><a class="code" href="regs_8h.html#a69d9527cf18a3c041c43a887e801d57d">00445</a> <span class="preprocessor">#define RX_ADC                                               *((volatile int32u *)0x40001014u)</span>
<a name="l00446"></a><a class="code" href="regs_8h.html#ac04fb12fce1f24c835b17d81e6ebb563">00446</a> <span class="preprocessor"></span><span class="preprocessor">#define RX_ADC_REG                                           *((volatile int32u *)0x40001014u)</span>
<a name="l00447"></a><a class="code" href="regs_8h.html#ad2a186cfff6ac67979a6884bb83eea01">00447</a> <span class="preprocessor"></span><span class="preprocessor">#define RX_ADC_ADDR                                          (0x40001014u)</span>
<a name="l00448"></a><a class="code" href="regs_8h.html#ac851771dd51af802e6534e099a9222d1">00448</a> <span class="preprocessor"></span><span class="preprocessor">#define RX_ADC_RESET                                         (0x00000024u)</span>
<a name="l00449"></a>00449 <span class="preprocessor"></span>        <span class="comment">/* RX_ADC field */</span>
<a name="l00450"></a><a class="code" href="regs_8h.html#aec443cd5ff28d37e100d8d7c21fd43d7">00450</a> <span class="preprocessor">        #define RX_ADC_RX_ADC                                (0x0000007Fu)</span>
<a name="l00451"></a><a class="code" href="regs_8h.html#a96eab62f3c9fc3c5a5430f460a3dca0e">00451</a> <span class="preprocessor"></span><span class="preprocessor">        #define RX_ADC_RX_ADC_MASK                           (0x0000007Fu)</span>
<a name="l00452"></a><a class="code" href="regs_8h.html#a1b2f50be752342aa3520066865169745">00452</a> <span class="preprocessor"></span><span class="preprocessor">        #define RX_ADC_RX_ADC_BIT                            (0)</span>
<a name="l00453"></a><a class="code" href="regs_8h.html#a16b4787f1d8d836285ee51986447fe8a">00453</a> <span class="preprocessor"></span><span class="preprocessor">        #define RX_ADC_RX_ADC_BITS                           (7)</span>
<a name="l00454"></a>00454 <span class="preprocessor"></span>
<a name="l00455"></a><a class="code" href="regs_8h.html#ac1bd9417768616e3e1a8530d801dcd79">00455</a> <span class="preprocessor">#define DEBUG_BB_MODE                                        *((volatile int32u *)0x40001018u)</span>
<a name="l00456"></a><a class="code" href="regs_8h.html#a9c8b8e59d21bd398a646083cacb6b777">00456</a> <span class="preprocessor"></span><span class="preprocessor">#define DEBUG_BB_MODE_REG                                    *((volatile int32u *)0x40001018u)</span>
<a name="l00457"></a><a class="code" href="regs_8h.html#ae888b4e330a07dbd78035ec27d13f3b0">00457</a> <span class="preprocessor"></span><span class="preprocessor">#define DEBUG_BB_MODE_ADDR                                   (0x40001018u)</span>
<a name="l00458"></a><a class="code" href="regs_8h.html#a7ae807c6071b271f3717ace135cb4c25">00458</a> <span class="preprocessor"></span><span class="preprocessor">#define DEBUG_BB_MODE_RESET                                  (0x00000000u)</span>
<a name="l00459"></a>00459 <span class="preprocessor"></span>        <span class="comment">/* DEBUG_BB_MODE_EN field */</span>
<a name="l00460"></a><a class="code" href="regs_8h.html#a4c2a429aa5658a918486cab5686ec078">00460</a> <span class="preprocessor">        #define DEBUG_BB_MODE_DEBUG_BB_MODE_EN               (0x00008000u)</span>
<a name="l00461"></a><a class="code" href="regs_8h.html#abbbb1ca888f592c530c093444d8e2ad3">00461</a> <span class="preprocessor"></span><span class="preprocessor">        #define DEBUG_BB_MODE_DEBUG_BB_MODE_EN_MASK          (0x00008000u)</span>
<a name="l00462"></a><a class="code" href="regs_8h.html#abf43451eaa848fbebd3a9aba4530d14f">00462</a> <span class="preprocessor"></span><span class="preprocessor">        #define DEBUG_BB_MODE_DEBUG_BB_MODE_EN_BIT           (15)</span>
<a name="l00463"></a><a class="code" href="regs_8h.html#a6fdf2927df6aaed0b4a34568c1af79b5">00463</a> <span class="preprocessor"></span><span class="preprocessor">        #define DEBUG_BB_MODE_DEBUG_BB_MODE_EN_BITS          (1)</span>
<a name="l00464"></a>00464 <span class="preprocessor"></span>        <span class="comment">/* DEBUG_BB_MODE field */</span>
<a name="l00465"></a><a class="code" href="regs_8h.html#ac4a019e298e07da97cbadb593198c67e">00465</a> <span class="preprocessor">        #define DEBUG_BB_MODE_DEBUG_BB_MODE                  (0x00000003u)</span>
<a name="l00466"></a><a class="code" href="regs_8h.html#a44fc3682e289816cf9ed8a29e2b7f78e">00466</a> <span class="preprocessor"></span><span class="preprocessor">        #define DEBUG_BB_MODE_DEBUG_BB_MODE_MASK             (0x00000003u)</span>
<a name="l00467"></a><a class="code" href="regs_8h.html#ab2cbe75debcf64ed68961deb47aae9de">00467</a> <span class="preprocessor"></span><span class="preprocessor">        #define DEBUG_BB_MODE_DEBUG_BB_MODE_BIT              (0)</span>
<a name="l00468"></a><a class="code" href="regs_8h.html#a79385eee96654175b964b0e3a754a1f4">00468</a> <span class="preprocessor"></span><span class="preprocessor">        #define DEBUG_BB_MODE_DEBUG_BB_MODE_BITS             (2)</span>
<a name="l00469"></a>00469 <span class="preprocessor"></span>
<a name="l00470"></a><a class="code" href="regs_8h.html#ac757f392de2c64fdbe9bf947ae8d21cf">00470</a> <span class="preprocessor">#define BB_DEBUG                                             *((volatile int32u *)0x4000101Cu)</span>
<a name="l00471"></a><a class="code" href="regs_8h.html#ad1cbad672e60983e4a644d29eb950fc8">00471</a> <span class="preprocessor"></span><span class="preprocessor">#define BB_DEBUG_REG                                         *((volatile int32u *)0x4000101Cu)</span>
<a name="l00472"></a><a class="code" href="regs_8h.html#a7fd02b11cdbce8cf35db6335e9c41a34">00472</a> <span class="preprocessor"></span><span class="preprocessor">#define BB_DEBUG_ADDR                                        (0x4000101Cu)</span>
<a name="l00473"></a><a class="code" href="regs_8h.html#a996ba98d185a4d8792a5b7641ee85bc0">00473</a> <span class="preprocessor"></span><span class="preprocessor">#define BB_DEBUG_RESET                                       (0x00000002u)</span>
<a name="l00474"></a>00474 <span class="preprocessor"></span>        <span class="comment">/* SYNC_REG_EN field */</span>
<a name="l00475"></a><a class="code" href="regs_8h.html#a5f2fc1556767d4d9aae0bc1719cddec7">00475</a> <span class="preprocessor">        #define BB_DEBUG_SYNC_REG_EN                         (0x00008000u)</span>
<a name="l00476"></a><a class="code" href="regs_8h.html#ad11b3fdda95f753b60bc3251f814670a">00476</a> <span class="preprocessor"></span><span class="preprocessor">        #define BB_DEBUG_SYNC_REG_EN_MASK                    (0x00008000u)</span>
<a name="l00477"></a><a class="code" href="regs_8h.html#ad1bc92917a9010427a144fec5e8c2a24">00477</a> <span class="preprocessor"></span><span class="preprocessor">        #define BB_DEBUG_SYNC_REG_EN_BIT                     (15)</span>
<a name="l00478"></a><a class="code" href="regs_8h.html#a368d876d90f3f761180b21452e2313ef">00478</a> <span class="preprocessor"></span><span class="preprocessor">        #define BB_DEBUG_SYNC_REG_EN_BITS                    (1)</span>
<a name="l00479"></a>00479 <span class="preprocessor"></span>        <span class="comment">/* DEBUG_MUX_ADDR field */</span>
<a name="l00480"></a><a class="code" href="regs_8h.html#a84337d040e2268e68321331ec88fcb76">00480</a> <span class="preprocessor">        #define BB_DEBUG_DEBUG_MUX_ADDR                      (0x000000F0u)</span>
<a name="l00481"></a><a class="code" href="regs_8h.html#ace77761dabca74c1ce8fe28e4b9caf89">00481</a> <span class="preprocessor"></span><span class="preprocessor">        #define BB_DEBUG_DEBUG_MUX_ADDR_MASK                 (0x000000F0u)</span>
<a name="l00482"></a><a class="code" href="regs_8h.html#a42d2e85580ce03505a42a78fd4190236">00482</a> <span class="preprocessor"></span><span class="preprocessor">        #define BB_DEBUG_DEBUG_MUX_ADDR_BIT                  (4)</span>
<a name="l00483"></a><a class="code" href="regs_8h.html#a1ae917daf14bbb1ab5875e462ed6aa50">00483</a> <span class="preprocessor"></span><span class="preprocessor">        #define BB_DEBUG_DEBUG_MUX_ADDR_BITS                 (4)</span>
<a name="l00484"></a>00484 <span class="preprocessor"></span>        <span class="comment">/* BB_DEBUG_SEL field */</span>
<a name="l00485"></a><a class="code" href="regs_8h.html#aa176574296995a522faa9a42d8dfd61c">00485</a> <span class="preprocessor">        #define BB_DEBUG_BB_DEBUG_SEL                        (0x00000003u)</span>
<a name="l00486"></a><a class="code" href="regs_8h.html#ae4a1ae10773fa389e3757ee4c574705a">00486</a> <span class="preprocessor"></span><span class="preprocessor">        #define BB_DEBUG_BB_DEBUG_SEL_MASK                   (0x00000003u)</span>
<a name="l00487"></a><a class="code" href="regs_8h.html#a0cf74f815cd05872e75d03f5ce3a56da">00487</a> <span class="preprocessor"></span><span class="preprocessor">        #define BB_DEBUG_BB_DEBUG_SEL_BIT                    (0)</span>
<a name="l00488"></a><a class="code" href="regs_8h.html#a86ca9c06bf9562c6373095f73974fa33">00488</a> <span class="preprocessor"></span><span class="preprocessor">        #define BB_DEBUG_BB_DEBUG_SEL_BITS                   (2)</span>
<a name="l00489"></a>00489 <span class="preprocessor"></span>
<a name="l00490"></a><a class="code" href="regs_8h.html#adebd97e65a79f6ed1b16abb88a73e93c">00490</a> <span class="preprocessor">#define BB_DEBUG_VIEW                                        *((volatile int32u *)0x40001020u)</span>
<a name="l00491"></a><a class="code" href="regs_8h.html#a3e3dbb5210cf150539e1488857c74378">00491</a> <span class="preprocessor"></span><span class="preprocessor">#define BB_DEBUG_VIEW_REG                                    *((volatile int32u *)0x40001020u)</span>
<a name="l00492"></a><a class="code" href="regs_8h.html#a0a791556886dc6b1684ae54f326b7e83">00492</a> <span class="preprocessor"></span><span class="preprocessor">#define BB_DEBUG_VIEW_ADDR                                   (0x40001020u)</span>
<a name="l00493"></a><a class="code" href="regs_8h.html#a3d4a7c43222e0c15ff6b54de753e9afa">00493</a> <span class="preprocessor"></span><span class="preprocessor">#define BB_DEBUG_VIEW_RESET                                  (0x00000000u)</span>
<a name="l00494"></a>00494 <span class="preprocessor"></span>        <span class="comment">/* BB_DEBUG_VIEW field */</span>
<a name="l00495"></a><a class="code" href="regs_8h.html#a153c4a0980a201fc9619075a8362bd76">00495</a> <span class="preprocessor">        #define BB_DEBUG_VIEW_BB_DEBUG_VIEW                  (0x0000FFFFu)</span>
<a name="l00496"></a><a class="code" href="regs_8h.html#a4838b89cc4209955111e0676b26db560">00496</a> <span class="preprocessor"></span><span class="preprocessor">        #define BB_DEBUG_VIEW_BB_DEBUG_VIEW_MASK             (0x0000FFFFu)</span>
<a name="l00497"></a><a class="code" href="regs_8h.html#addca77074786999cc44d8a77d36a4e91">00497</a> <span class="preprocessor"></span><span class="preprocessor">        #define BB_DEBUG_VIEW_BB_DEBUG_VIEW_BIT              (0)</span>
<a name="l00498"></a><a class="code" href="regs_8h.html#a44ebef65bc9eb511bbd4e0e6148e6bcc">00498</a> <span class="preprocessor"></span><span class="preprocessor">        #define BB_DEBUG_VIEW_BB_DEBUG_VIEW_BITS             (16)</span>
<a name="l00499"></a>00499 <span class="preprocessor"></span>
<a name="l00500"></a><a class="code" href="regs_8h.html#a4f9a82b7776497604404e460818002c6">00500</a> <span class="preprocessor">#define IF_FREQ                                              *((volatile int32u *)0x40001024u)</span>
<a name="l00501"></a><a class="code" href="regs_8h.html#a11664181d01374e1ad3c3f756131ce4f">00501</a> <span class="preprocessor"></span><span class="preprocessor">#define IF_FREQ_REG                                          *((volatile int32u *)0x40001024u)</span>
<a name="l00502"></a><a class="code" href="regs_8h.html#a1a94cc962698b0ea602cda22522a1911">00502</a> <span class="preprocessor"></span><span class="preprocessor">#define IF_FREQ_ADDR                                         (0x40001024u)</span>
<a name="l00503"></a><a class="code" href="regs_8h.html#ad49a77ee547324b632316db2e186293b">00503</a> <span class="preprocessor"></span><span class="preprocessor">#define IF_FREQ_RESET                                        (0x00000155u)</span>
<a name="l00504"></a>00504 <span class="preprocessor"></span>        <span class="comment">/* TIMING_CORR_EN field */</span>
<a name="l00505"></a><a class="code" href="regs_8h.html#aa31a5b2ac94cd6ee822c34551f0e4eb7">00505</a> <span class="preprocessor">        #define IF_FREQ_TIMING_CORR_EN                       (0x00008000u)</span>
<a name="l00506"></a><a class="code" href="regs_8h.html#a87b5ceb3ef8918bb4ceb3965ba7f15a0">00506</a> <span class="preprocessor"></span><span class="preprocessor">        #define IF_FREQ_TIMING_CORR_EN_MASK                  (0x00008000u)</span>
<a name="l00507"></a><a class="code" href="regs_8h.html#a2932ddd713deb6499860f724fb03876b">00507</a> <span class="preprocessor"></span><span class="preprocessor">        #define IF_FREQ_TIMING_CORR_EN_BIT                   (15)</span>
<a name="l00508"></a><a class="code" href="regs_8h.html#a7d649337982f17c2e3913c7f9123809c">00508</a> <span class="preprocessor"></span><span class="preprocessor">        #define IF_FREQ_TIMING_CORR_EN_BITS                  (1)</span>
<a name="l00509"></a>00509 <span class="preprocessor"></span>        <span class="comment">/* IF_FREQ field */</span>
<a name="l00510"></a><a class="code" href="regs_8h.html#a8960570776f245c3ee3b9b9801330c8c">00510</a> <span class="preprocessor">        #define IF_FREQ_IF_FREQ                              (0x000001FFu)</span>
<a name="l00511"></a><a class="code" href="regs_8h.html#a02ff0979d98596d4c0880a9ed3a73285">00511</a> <span class="preprocessor"></span><span class="preprocessor">        #define IF_FREQ_IF_FREQ_MASK                         (0x000001FFu)</span>
<a name="l00512"></a><a class="code" href="regs_8h.html#ad201e2b2611531978ece42d0a0fad983">00512</a> <span class="preprocessor"></span><span class="preprocessor">        #define IF_FREQ_IF_FREQ_BIT                          (0)</span>
<a name="l00513"></a><a class="code" href="regs_8h.html#af2b97a4972b9f64b785fbbb03a160ff7">00513</a> <span class="preprocessor"></span><span class="preprocessor">        #define IF_FREQ_IF_FREQ_BITS                         (9)</span>
<a name="l00514"></a>00514 <span class="preprocessor"></span>
<a name="l00515"></a><a class="code" href="regs_8h.html#aabcdc2d160f6c55c43f97b39d19d562e">00515</a> <span class="preprocessor">#define MOD_EN                                               *((volatile int32u *)0x40001028u)</span>
<a name="l00516"></a><a class="code" href="regs_8h.html#ab48a545935a708ff6d504cc6e55df596">00516</a> <span class="preprocessor"></span><span class="preprocessor">#define MOD_EN_REG                                           *((volatile int32u *)0x40001028u)</span>
<a name="l00517"></a><a class="code" href="regs_8h.html#a8b29b11be1321a880865a80b64bd567c">00517</a> <span class="preprocessor"></span><span class="preprocessor">#define MOD_EN_ADDR                                          (0x40001028u)</span>
<a name="l00518"></a><a class="code" href="regs_8h.html#ad918b5cbf1fd119e596afdcae37e5a45">00518</a> <span class="preprocessor"></span><span class="preprocessor">#define MOD_EN_RESET                                         (0x00000001u)</span>
<a name="l00519"></a>00519 <span class="preprocessor"></span>        <span class="comment">/* MOD_EN field */</span>
<a name="l00520"></a><a class="code" href="regs_8h.html#a4296ecd131e169ba00d6066438b363c2">00520</a> <span class="preprocessor">        #define MOD_EN_MOD_EN                                (0x00000001u)</span>
<a name="l00521"></a><a class="code" href="regs_8h.html#a4cdef66e08bf54904695f0dc0b333e8f">00521</a> <span class="preprocessor"></span><span class="preprocessor">        #define MOD_EN_MOD_EN_MASK                           (0x00000001u)</span>
<a name="l00522"></a><a class="code" href="regs_8h.html#a46a61038c662adafa14255d7b5d80076">00522</a> <span class="preprocessor"></span><span class="preprocessor">        #define MOD_EN_MOD_EN_BIT                            (0)</span>
<a name="l00523"></a><a class="code" href="regs_8h.html#a2b4a8fe81b2599f997e9a7fe79fa592b">00523</a> <span class="preprocessor"></span><span class="preprocessor">        #define MOD_EN_MOD_EN_BITS                           (1)</span>
<a name="l00524"></a>00524 <span class="preprocessor"></span>
<a name="l00525"></a><a class="code" href="regs_8h.html#ac36c2929cb52551cea7af5a3a7219606">00525</a> <span class="preprocessor">#define PRESCALE_CTRL                                        *((volatile int32u *)0x4000102Cu)</span>
<a name="l00526"></a><a class="code" href="regs_8h.html#ab54a17e2072f49829cdb67e8d2bb61eb">00526</a> <span class="preprocessor"></span><span class="preprocessor">#define PRESCALE_CTRL_REG                                    *((volatile int32u *)0x4000102Cu)</span>
<a name="l00527"></a><a class="code" href="regs_8h.html#a80596a3d1711f7a3d39d52b81d3c1b48">00527</a> <span class="preprocessor"></span><span class="preprocessor">#define PRESCALE_CTRL_ADDR                                   (0x4000102Cu)</span>
<a name="l00528"></a><a class="code" href="regs_8h.html#a28b7847cb12f082ea92cc0c164d514eb">00528</a> <span class="preprocessor"></span><span class="preprocessor">#define PRESCALE_CTRL_RESET                                  (0x00000000u)</span>
<a name="l00529"></a>00529 <span class="preprocessor"></span>        <span class="comment">/* PRESCALE_SET field */</span>
<a name="l00530"></a><a class="code" href="regs_8h.html#aedf75cee73f7dbc954e230b163887593">00530</a> <span class="preprocessor">        #define PRESCALE_CTRL_PRESCALE_SET                   (0x00008000u)</span>
<a name="l00531"></a><a class="code" href="regs_8h.html#a6c5c74156c9a187794f4a6f6e3facd50">00531</a> <span class="preprocessor"></span><span class="preprocessor">        #define PRESCALE_CTRL_PRESCALE_SET_MASK              (0x00008000u)</span>
<a name="l00532"></a><a class="code" href="regs_8h.html#aa4aae4a07acca3f5893c36f0350df143">00532</a> <span class="preprocessor"></span><span class="preprocessor">        #define PRESCALE_CTRL_PRESCALE_SET_BIT               (15)</span>
<a name="l00533"></a><a class="code" href="regs_8h.html#aac168cbed9a67fdac5d74fc7b079aa79">00533</a> <span class="preprocessor"></span><span class="preprocessor">        #define PRESCALE_CTRL_PRESCALE_SET_BITS              (1)</span>
<a name="l00534"></a>00534 <span class="preprocessor"></span>        <span class="comment">/* PRESCALE_VAL field */</span>
<a name="l00535"></a><a class="code" href="regs_8h.html#ac4d53edb21b3823b550e69dab63ed222">00535</a> <span class="preprocessor">        #define PRESCALE_CTRL_PRESCALE_VAL                   (0x00000007u)</span>
<a name="l00536"></a><a class="code" href="regs_8h.html#aba36f21a785fb845fb1717ca8edfb357">00536</a> <span class="preprocessor"></span><span class="preprocessor">        #define PRESCALE_CTRL_PRESCALE_VAL_MASK              (0x00000007u)</span>
<a name="l00537"></a><a class="code" href="regs_8h.html#a89f54eba2d82a0c701116094cab73496">00537</a> <span class="preprocessor"></span><span class="preprocessor">        #define PRESCALE_CTRL_PRESCALE_VAL_BIT               (0)</span>
<a name="l00538"></a><a class="code" href="regs_8h.html#a658c90c04a3022cee9c706adc28aa407">00538</a> <span class="preprocessor"></span><span class="preprocessor">        #define PRESCALE_CTRL_PRESCALE_VAL_BITS              (3)</span>
<a name="l00539"></a>00539 <span class="preprocessor"></span>
<a name="l00540"></a><a class="code" href="regs_8h.html#a720fe81e5723838391e58c7c2d9d4ddb">00540</a> <span class="preprocessor">#define ADC_BYPASS_EN                                        *((volatile int32u *)0x40001030u)</span>
<a name="l00541"></a><a class="code" href="regs_8h.html#a7d47e26d360ed038f38afb739041766c">00541</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_BYPASS_EN_REG                                    *((volatile int32u *)0x40001030u)</span>
<a name="l00542"></a><a class="code" href="regs_8h.html#adcf8d3f7935f42843107cf9aef0b4492">00542</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_BYPASS_EN_ADDR                                   (0x40001030u)</span>
<a name="l00543"></a><a class="code" href="regs_8h.html#aa2e8f9e8dbadcf4057ca53feb808551e">00543</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_BYPASS_EN_RESET                                  (0x00000000u)</span>
<a name="l00544"></a>00544 <span class="preprocessor"></span>        <span class="comment">/* ADC_BYPASS_EN field */</span>
<a name="l00545"></a><a class="code" href="regs_8h.html#aa3348d0bf3ff907259049f351ad54595">00545</a> <span class="preprocessor">        #define ADC_BYPASS_EN_ADC_BYPASS_EN                  (0x00000001u)</span>
<a name="l00546"></a><a class="code" href="regs_8h.html#a1fb889ca9238ab13455e0e3aac2253b5">00546</a> <span class="preprocessor"></span><span class="preprocessor">        #define ADC_BYPASS_EN_ADC_BYPASS_EN_MASK             (0x00000001u)</span>
<a name="l00547"></a><a class="code" href="regs_8h.html#ac38abae40dc96f1b384c15c0483d13b2">00547</a> <span class="preprocessor"></span><span class="preprocessor">        #define ADC_BYPASS_EN_ADC_BYPASS_EN_BIT              (0)</span>
<a name="l00548"></a><a class="code" href="regs_8h.html#a04bda2c0587ab92447c9bb6c503666b1">00548</a> <span class="preprocessor"></span><span class="preprocessor">        #define ADC_BYPASS_EN_ADC_BYPASS_EN_BITS             (1)</span>
<a name="l00549"></a>00549 <span class="preprocessor"></span>
<a name="l00550"></a><a class="code" href="regs_8h.html#ac8be7789825b5bea496c20b5cb8c9a20">00550</a> <span class="preprocessor">#define FIXED_CODE_EN                                        *((volatile int32u *)0x40001034u)</span>
<a name="l00551"></a><a class="code" href="regs_8h.html#a8d7b81568c4f55264883a23e72cfb43c">00551</a> <span class="preprocessor"></span><span class="preprocessor">#define FIXED_CODE_EN_REG                                    *((volatile int32u *)0x40001034u)</span>
<a name="l00552"></a><a class="code" href="regs_8h.html#a7bf1a78f31a455de775eae4cb5226db5">00552</a> <span class="preprocessor"></span><span class="preprocessor">#define FIXED_CODE_EN_ADDR                                   (0x40001034u)</span>
<a name="l00553"></a><a class="code" href="regs_8h.html#a23e35c84a8284df9ad3463983797d3be">00553</a> <span class="preprocessor"></span><span class="preprocessor">#define FIXED_CODE_EN_RESET                                  (0x00000000u)</span>
<a name="l00554"></a>00554 <span class="preprocessor"></span>        <span class="comment">/* FIXED_CODE_EN field */</span>
<a name="l00555"></a><a class="code" href="regs_8h.html#ac38dfea2bf9473a1157c73d569ae3dd1">00555</a> <span class="preprocessor">        #define FIXED_CODE_EN_FIXED_CODE_EN                  (0x00000001u)</span>
<a name="l00556"></a><a class="code" href="regs_8h.html#ad9c7f89ff55170e67ea6f89fbbc9cc03">00556</a> <span class="preprocessor"></span><span class="preprocessor">        #define FIXED_CODE_EN_FIXED_CODE_EN_MASK             (0x00000001u)</span>
<a name="l00557"></a><a class="code" href="regs_8h.html#a949962ec6412449b7224361002577642">00557</a> <span class="preprocessor"></span><span class="preprocessor">        #define FIXED_CODE_EN_FIXED_CODE_EN_BIT              (0)</span>
<a name="l00558"></a><a class="code" href="regs_8h.html#a446240c1542385f05e058340fbc1631d">00558</a> <span class="preprocessor"></span><span class="preprocessor">        #define FIXED_CODE_EN_FIXED_CODE_EN_BITS             (1)</span>
<a name="l00559"></a>00559 <span class="preprocessor"></span>
<a name="l00560"></a><a class="code" href="regs_8h.html#a7cf77c18f9c07ebcf380df75c4d91184">00560</a> <span class="preprocessor">#define FIXED_CODE_H                                         *((volatile int32u *)0x40001038u)</span>
<a name="l00561"></a><a class="code" href="regs_8h.html#acfdf46e627d7957a4ab5600bdc1bdf7b">00561</a> <span class="preprocessor"></span><span class="preprocessor">#define FIXED_CODE_H_REG                                     *((volatile int32u *)0x40001038u)</span>
<a name="l00562"></a><a class="code" href="regs_8h.html#a20eeb4d2ea6f26a0819635ecaf37a54a">00562</a> <span class="preprocessor"></span><span class="preprocessor">#define FIXED_CODE_H_ADDR                                    (0x40001038u)</span>
<a name="l00563"></a><a class="code" href="regs_8h.html#a89da40d362fd965c17eb7e0cd0090850">00563</a> <span class="preprocessor"></span><span class="preprocessor">#define FIXED_CODE_H_RESET                                   (0x00000000u)</span>
<a name="l00564"></a>00564 <span class="preprocessor"></span>        <span class="comment">/* FIXED_CODE_H field */</span>
<a name="l00565"></a><a class="code" href="regs_8h.html#a60a4f28bf11ef63d8199eee310d23580">00565</a> <span class="preprocessor">        #define FIXED_CODE_H_FIXED_CODE_H                    (0x0000FFFFu)</span>
<a name="l00566"></a><a class="code" href="regs_8h.html#a7b6e2e8e4bbd1e65bfa8517e244088f3">00566</a> <span class="preprocessor"></span><span class="preprocessor">        #define FIXED_CODE_H_FIXED_CODE_H_MASK               (0x0000FFFFu)</span>
<a name="l00567"></a><a class="code" href="regs_8h.html#a508a41d33a13392e1db40277580a4ae4">00567</a> <span class="preprocessor"></span><span class="preprocessor">        #define FIXED_CODE_H_FIXED_CODE_H_BIT                (0)</span>
<a name="l00568"></a><a class="code" href="regs_8h.html#aaa26ea64b887247b5efaec7cc53ac466">00568</a> <span class="preprocessor"></span><span class="preprocessor">        #define FIXED_CODE_H_FIXED_CODE_H_BITS               (16)</span>
<a name="l00569"></a>00569 <span class="preprocessor"></span>
<a name="l00570"></a><a class="code" href="regs_8h.html#aaff98944b1b783be71cd3d03e6956087">00570</a> <span class="preprocessor">#define FIXED_CODE_L                                         *((volatile int32u *)0x4000103Cu)</span>
<a name="l00571"></a><a class="code" href="regs_8h.html#abd44617cd593e67afa051fc6135b4375">00571</a> <span class="preprocessor"></span><span class="preprocessor">#define FIXED_CODE_L_REG                                     *((volatile int32u *)0x4000103Cu)</span>
<a name="l00572"></a><a class="code" href="regs_8h.html#a89f765d149c77bc32e926668a160345a">00572</a> <span class="preprocessor"></span><span class="preprocessor">#define FIXED_CODE_L_ADDR                                    (0x4000103Cu)</span>
<a name="l00573"></a><a class="code" href="regs_8h.html#ae6a73726a4834db4e5cca2ce82baeab8">00573</a> <span class="preprocessor"></span><span class="preprocessor">#define FIXED_CODE_L_RESET                                   (0x00000000u)</span>
<a name="l00574"></a>00574 <span class="preprocessor"></span>        <span class="comment">/* FIXED_CODE_L field */</span>
<a name="l00575"></a><a class="code" href="regs_8h.html#a939d912ea520cd2f82349eec29178d4f">00575</a> <span class="preprocessor">        #define FIXED_CODE_L_FIXED_CODE_L                    (0x0000FFFFu)</span>
<a name="l00576"></a><a class="code" href="regs_8h.html#afb4bedd7d1d7c524bdf9ed7da2265ff2">00576</a> <span class="preprocessor"></span><span class="preprocessor">        #define FIXED_CODE_L_FIXED_CODE_L_MASK               (0x0000FFFFu)</span>
<a name="l00577"></a><a class="code" href="regs_8h.html#adb65c2cb5eba5ffdd7bb3fd893c51283">00577</a> <span class="preprocessor"></span><span class="preprocessor">        #define FIXED_CODE_L_FIXED_CODE_L_BIT                (0)</span>
<a name="l00578"></a><a class="code" href="regs_8h.html#a02041b8f86855b691e5ff9f08993fa2a">00578</a> <span class="preprocessor"></span><span class="preprocessor">        #define FIXED_CODE_L_FIXED_CODE_L_BITS               (16)</span>
<a name="l00579"></a>00579 <span class="preprocessor"></span>
<a name="l00580"></a><a class="code" href="regs_8h.html#a83570cb736c9bd82108ba302f1a08fb9">00580</a> <span class="preprocessor">#define FIXED_CODE_L_SHADOW                                  *((volatile int32u *)0x40001040u)</span>
<a name="l00581"></a><a class="code" href="regs_8h.html#aa3bfd6352067d0dc359139313419c464">00581</a> <span class="preprocessor"></span><span class="preprocessor">#define FIXED_CODE_L_SHADOW_REG                              *((volatile int32u *)0x40001040u)</span>
<a name="l00582"></a><a class="code" href="regs_8h.html#a8a3ab1085a2b59413f99fc44492f0ffe">00582</a> <span class="preprocessor"></span><span class="preprocessor">#define FIXED_CODE_L_SHADOW_ADDR                             (0x40001040u)</span>
<a name="l00583"></a><a class="code" href="regs_8h.html#a7f2181a2904a62cbebfd1f59df14a0a5">00583</a> <span class="preprocessor"></span><span class="preprocessor">#define FIXED_CODE_L_SHADOW_RESET                            (0x00000000u)</span>
<a name="l00584"></a>00584 <span class="preprocessor"></span>        <span class="comment">/* FIXED_CODE_L_SHADOW field */</span>
<a name="l00585"></a><a class="code" href="regs_8h.html#a41d241812ef5768c6d8bd56df8833a73">00585</a> <span class="preprocessor">        #define FIXED_CODE_L_SHADOW_FIXED_CODE_L_SHADOW      (0x0000FFFFu)</span>
<a name="l00586"></a><a class="code" href="regs_8h.html#a6b7b31b2e612aac4abec483639e778fb">00586</a> <span class="preprocessor"></span><span class="preprocessor">        #define FIXED_CODE_L_SHADOW_FIXED_CODE_L_SHADOW_MASK (0x0000FFFFu)</span>
<a name="l00587"></a><a class="code" href="regs_8h.html#a9b13fa21cab99a9245346106d9992ae8">00587</a> <span class="preprocessor"></span><span class="preprocessor">        #define FIXED_CODE_L_SHADOW_FIXED_CODE_L_SHADOW_BIT  (0)</span>
<a name="l00588"></a><a class="code" href="regs_8h.html#a8eb7f990042b7dff01357bbbda106595">00588</a> <span class="preprocessor"></span><span class="preprocessor">        #define FIXED_CODE_L_SHADOW_FIXED_CODE_L_SHADOW_BITS (16)</span>
<a name="l00589"></a>00589 <span class="preprocessor"></span>
<a name="l00590"></a><a class="code" href="regs_8h.html#aa95efb46d47a125105f307c6a72b536b">00590</a> <span class="preprocessor">#define RX_GAIN_CTRL                                         *((volatile int32u *)0x40001044u)</span>
<a name="l00591"></a><a class="code" href="regs_8h.html#a62c69a24312b4b5551a82974abb99f78">00591</a> <span class="preprocessor"></span><span class="preprocessor">#define RX_GAIN_CTRL_REG                                     *((volatile int32u *)0x40001044u)</span>
<a name="l00592"></a><a class="code" href="regs_8h.html#ad1fad49410ef65bf450980eefe6fd139">00592</a> <span class="preprocessor"></span><span class="preprocessor">#define RX_GAIN_CTRL_ADDR                                    (0x40001044u)</span>
<a name="l00593"></a><a class="code" href="regs_8h.html#ab7face97dd4e561f6e6e7220cf0adb1f">00593</a> <span class="preprocessor"></span><span class="preprocessor">#define RX_GAIN_CTRL_RESET                                   (0x00000000u)</span>
<a name="l00594"></a>00594 <span class="preprocessor"></span>        <span class="comment">/* RX_GAIN_MUX field */</span>
<a name="l00595"></a><a class="code" href="regs_8h.html#a0ec8eec215475b0193d3a795a5ae4a0d">00595</a> <span class="preprocessor">        #define RX_GAIN_CTRL_RX_GAIN_MUX                     (0x00008000u)</span>
<a name="l00596"></a><a class="code" href="regs_8h.html#a411816ce6182f6ad95fdf819199bbd25">00596</a> <span class="preprocessor"></span><span class="preprocessor">        #define RX_GAIN_CTRL_RX_GAIN_MUX_MASK                (0x00008000u)</span>
<a name="l00597"></a><a class="code" href="regs_8h.html#ad2f495c44bdcbda7583c31760fd45b09">00597</a> <span class="preprocessor"></span><span class="preprocessor">        #define RX_GAIN_CTRL_RX_GAIN_MUX_BIT                 (15)</span>
<a name="l00598"></a><a class="code" href="regs_8h.html#a99c9ff268a523ed9e178bc0f7d952541">00598</a> <span class="preprocessor"></span><span class="preprocessor">        #define RX_GAIN_CTRL_RX_GAIN_MUX_BITS                (1)</span>
<a name="l00599"></a>00599 <span class="preprocessor"></span>        <span class="comment">/* RX_RF_GAIN_TEST field */</span>
<a name="l00600"></a><a class="code" href="regs_8h.html#ab387a7f84006cced09e6175c2fcf4548">00600</a> <span class="preprocessor">        #define RX_GAIN_CTRL_RX_RF_GAIN_TEST                 (0x00000080u)</span>
<a name="l00601"></a><a class="code" href="regs_8h.html#abd14c8c002f687b9f68c3dd334411e20">00601</a> <span class="preprocessor"></span><span class="preprocessor">        #define RX_GAIN_CTRL_RX_RF_GAIN_TEST_MASK            (0x00000080u)</span>
<a name="l00602"></a><a class="code" href="regs_8h.html#a2e9a93418826b00078789972a64f7e7f">00602</a> <span class="preprocessor"></span><span class="preprocessor">        #define RX_GAIN_CTRL_RX_RF_GAIN_TEST_BIT             (7)</span>
<a name="l00603"></a><a class="code" href="regs_8h.html#a19fdcacc15a1f70efa64b1e3bd991f70">00603</a> <span class="preprocessor"></span><span class="preprocessor">        #define RX_GAIN_CTRL_RX_RF_GAIN_TEST_BITS            (1)</span>
<a name="l00604"></a>00604 <span class="preprocessor"></span>        <span class="comment">/* RX_MIXER_GAIN_TEST field */</span>
<a name="l00605"></a><a class="code" href="regs_8h.html#ac9b5edb2fcbf0c98cbf3033168d06054">00605</a> <span class="preprocessor">        #define RX_GAIN_CTRL_RX_MIXER_GAIN_TEST              (0x00000040u)</span>
<a name="l00606"></a><a class="code" href="regs_8h.html#aa45ee942a8d4014d9e28ee257c5e392a">00606</a> <span class="preprocessor"></span><span class="preprocessor">        #define RX_GAIN_CTRL_RX_MIXER_GAIN_TEST_MASK         (0x00000040u)</span>
<a name="l00607"></a><a class="code" href="regs_8h.html#a1d21c84ef836a9210485fefc37eaa812">00607</a> <span class="preprocessor"></span><span class="preprocessor">        #define RX_GAIN_CTRL_RX_MIXER_GAIN_TEST_BIT          (6)</span>
<a name="l00608"></a><a class="code" href="regs_8h.html#a3b2be72254743cea4825fa5f98a314d6">00608</a> <span class="preprocessor"></span><span class="preprocessor">        #define RX_GAIN_CTRL_RX_MIXER_GAIN_TEST_BITS         (1)</span>
<a name="l00609"></a>00609 <span class="preprocessor"></span>        <span class="comment">/* RX_FILTER_GAIN_TEST field */</span>
<a name="l00610"></a><a class="code" href="regs_8h.html#ac2436be1788d0faf4ab79871d0dae8b9">00610</a> <span class="preprocessor">        #define RX_GAIN_CTRL_RX_FILTER_GAIN_TEST             (0x00000030u)</span>
<a name="l00611"></a><a class="code" href="regs_8h.html#af293afafc7539acdfe52093f950920f1">00611</a> <span class="preprocessor"></span><span class="preprocessor">        #define RX_GAIN_CTRL_RX_FILTER_GAIN_TEST_MASK        (0x00000030u)</span>
<a name="l00612"></a><a class="code" href="regs_8h.html#a9ddacd171a0be8f8defae0d0ef82960a">00612</a> <span class="preprocessor"></span><span class="preprocessor">        #define RX_GAIN_CTRL_RX_FILTER_GAIN_TEST_BIT         (4)</span>
<a name="l00613"></a><a class="code" href="regs_8h.html#aec04c103dac13c3a6cb924642a5e2393">00613</a> <span class="preprocessor"></span><span class="preprocessor">        #define RX_GAIN_CTRL_RX_FILTER_GAIN_TEST_BITS        (2)</span>
<a name="l00614"></a>00614 <span class="preprocessor"></span>        <span class="comment">/* RX_IF_GAIN_TEST field */</span>
<a name="l00615"></a><a class="code" href="regs_8h.html#a721206686e96947c89537f2596953959">00615</a> <span class="preprocessor">        #define RX_GAIN_CTRL_RX_IF_GAIN_TEST                 (0x0000000Fu)</span>
<a name="l00616"></a><a class="code" href="regs_8h.html#afcd54446683a68218dfff3041872dffb">00616</a> <span class="preprocessor"></span><span class="preprocessor">        #define RX_GAIN_CTRL_RX_IF_GAIN_TEST_MASK            (0x0000000Fu)</span>
<a name="l00617"></a><a class="code" href="regs_8h.html#a41533562682357fbc2c80aab7adb3d9b">00617</a> <span class="preprocessor"></span><span class="preprocessor">        #define RX_GAIN_CTRL_RX_IF_GAIN_TEST_BIT             (0)</span>
<a name="l00618"></a><a class="code" href="regs_8h.html#a7144a3904cb855d81bea22a361ae7479">00618</a> <span class="preprocessor"></span><span class="preprocessor">        #define RX_GAIN_CTRL_RX_IF_GAIN_TEST_BITS            (4)</span>
<a name="l00619"></a>00619 <span class="preprocessor"></span>
<a name="l00620"></a><a class="code" href="regs_8h.html#afd6db85450366d3427ca5367937e7038">00620</a> <span class="preprocessor">#define PD_DITHER_EN                                         *((volatile int32u *)0x40001048u)</span>
<a name="l00621"></a><a class="code" href="regs_8h.html#aa5da3370320ac2f6fe17460bec851ce5">00621</a> <span class="preprocessor"></span><span class="preprocessor">#define PD_DITHER_EN_REG                                     *((volatile int32u *)0x40001048u)</span>
<a name="l00622"></a><a class="code" href="regs_8h.html#a6f0f6f554614c82a600948bcd378df90">00622</a> <span class="preprocessor"></span><span class="preprocessor">#define PD_DITHER_EN_ADDR                                    (0x40001048u)</span>
<a name="l00623"></a><a class="code" href="regs_8h.html#a83ce97df15b7407baf3db1c3fbce93c3">00623</a> <span class="preprocessor"></span><span class="preprocessor">#define PD_DITHER_EN_RESET                                   (0x00000001u)</span>
<a name="l00624"></a>00624 <span class="preprocessor"></span>        <span class="comment">/* PD_DITHER_EN field */</span>
<a name="l00625"></a><a class="code" href="regs_8h.html#aa9aaeb20472e8b74081a922b161dbac6">00625</a> <span class="preprocessor">        #define PD_DITHER_EN_PD_DITHER_EN                    (0x00000001u)</span>
<a name="l00626"></a><a class="code" href="regs_8h.html#adcc505919944041a069caff8e5d61394">00626</a> <span class="preprocessor"></span><span class="preprocessor">        #define PD_DITHER_EN_PD_DITHER_EN_MASK               (0x00000001u)</span>
<a name="l00627"></a><a class="code" href="regs_8h.html#ab4d292d444d601e3d288deb11ce5a841">00627</a> <span class="preprocessor"></span><span class="preprocessor">        #define PD_DITHER_EN_PD_DITHER_EN_BIT                (0)</span>
<a name="l00628"></a><a class="code" href="regs_8h.html#a6812d32319783158d82294bd5651c473">00628</a> <span class="preprocessor"></span><span class="preprocessor">        #define PD_DITHER_EN_PD_DITHER_EN_BITS               (1)</span>
<a name="l00629"></a>00629 <span class="preprocessor"></span>
<a name="l00630"></a><a class="code" href="regs_8h.html#adbdf28120c8bc0255d192ed5d7e6d26d">00630</a> <span class="preprocessor">#define RX_ERR_THRESH                                        *((volatile int32u *)0x4000104Cu)</span>
<a name="l00631"></a><a class="code" href="regs_8h.html#ab51ba64762f791a082a006664da3ce86">00631</a> <span class="preprocessor"></span><span class="preprocessor">#define RX_ERR_THRESH_REG                                    *((volatile int32u *)0x4000104Cu)</span>
<a name="l00632"></a><a class="code" href="regs_8h.html#a76d612e34cc59c821833567c377bf5b4">00632</a> <span class="preprocessor"></span><span class="preprocessor">#define RX_ERR_THRESH_ADDR                                   (0x4000104Cu)</span>
<a name="l00633"></a><a class="code" href="regs_8h.html#a0cfa619f2a0e845fb4c51ff20d31ad89">00633</a> <span class="preprocessor"></span><span class="preprocessor">#define RX_ERR_THRESH_RESET                                  (0x00004608u)</span>
<a name="l00634"></a>00634 <span class="preprocessor"></span>        <span class="comment">/* LPF_RX_ERR_COEFF field */</span>
<a name="l00635"></a><a class="code" href="regs_8h.html#a74b30c0bcd47a5a431854030b6cc00dc">00635</a> <span class="preprocessor">        #define RX_ERR_THRESH_LPF_RX_ERR_COEFF               (0x0000E000u)</span>
<a name="l00636"></a><a class="code" href="regs_8h.html#a0aa0585b79eca8286b4504c06c2eb70d">00636</a> <span class="preprocessor"></span><span class="preprocessor">        #define RX_ERR_THRESH_LPF_RX_ERR_COEFF_MASK          (0x0000E000u)</span>
<a name="l00637"></a><a class="code" href="regs_8h.html#aebfed66f08247cc97d0e3337c5494df6">00637</a> <span class="preprocessor"></span><span class="preprocessor">        #define RX_ERR_THRESH_LPF_RX_ERR_COEFF_BIT           (13)</span>
<a name="l00638"></a><a class="code" href="regs_8h.html#ad562ba62f8dd8f7764d287d0414bd916">00638</a> <span class="preprocessor"></span><span class="preprocessor">        #define RX_ERR_THRESH_LPF_RX_ERR_COEFF_BITS          (3)</span>
<a name="l00639"></a>00639 <span class="preprocessor"></span>        <span class="comment">/* LPF_RX_ERR_THRESH field */</span>
<a name="l00640"></a><a class="code" href="regs_8h.html#a462c99e56034f9249359a70c7f2c2c58">00640</a> <span class="preprocessor">        #define RX_ERR_THRESH_LPF_RX_ERR_THRESH              (0x00001F00u)</span>
<a name="l00641"></a><a class="code" href="regs_8h.html#a7476c6facf2e018d646b81a7c1b432fb">00641</a> <span class="preprocessor"></span><span class="preprocessor">        #define RX_ERR_THRESH_LPF_RX_ERR_THRESH_MASK         (0x00001F00u)</span>
<a name="l00642"></a><a class="code" href="regs_8h.html#a6fdded08e07ec82ee990ddc863776723">00642</a> <span class="preprocessor"></span><span class="preprocessor">        #define RX_ERR_THRESH_LPF_RX_ERR_THRESH_BIT          (8)</span>
<a name="l00643"></a><a class="code" href="regs_8h.html#a8560aa5d579bfe0064817fa3a41dd855">00643</a> <span class="preprocessor"></span><span class="preprocessor">        #define RX_ERR_THRESH_LPF_RX_ERR_THRESH_BITS         (5)</span>
<a name="l00644"></a>00644 <span class="preprocessor"></span>        <span class="comment">/* RX_ERR_THRESH field */</span>
<a name="l00645"></a><a class="code" href="regs_8h.html#a84827a7554a863cdea24d1c898f76b4f">00645</a> <span class="preprocessor">        #define RX_ERR_THRESH_RX_ERR_THRESH                  (0x0000001Fu)</span>
<a name="l00646"></a><a class="code" href="regs_8h.html#aef8c9b191b33c9ffe7429f58159a9dee">00646</a> <span class="preprocessor"></span><span class="preprocessor">        #define RX_ERR_THRESH_RX_ERR_THRESH_MASK             (0x0000001Fu)</span>
<a name="l00647"></a><a class="code" href="regs_8h.html#ad0378dfbeed94aa9fcc06182b0778b6e">00647</a> <span class="preprocessor"></span><span class="preprocessor">        #define RX_ERR_THRESH_RX_ERR_THRESH_BIT              (0)</span>
<a name="l00648"></a><a class="code" href="regs_8h.html#ad706ee984a7dd1eb3dc6dd21fc17f2f0">00648</a> <span class="preprocessor"></span><span class="preprocessor">        #define RX_ERR_THRESH_RX_ERR_THRESH_BITS             (5)</span>
<a name="l00649"></a>00649 <span class="preprocessor"></span>
<a name="l00650"></a><a class="code" href="regs_8h.html#a2a3764799a6d98af8cea3b66076a87c1">00650</a> <span class="preprocessor">#define CARRIER_THRESH                                       *((volatile int32u *)0x40001050u)</span>
<a name="l00651"></a><a class="code" href="regs_8h.html#ac0701abbd22303446c1e526a300aa97b">00651</a> <span class="preprocessor"></span><span class="preprocessor">#define CARRIER_THRESH_REG                                   *((volatile int32u *)0x40001050u)</span>
<a name="l00652"></a><a class="code" href="regs_8h.html#ac1e9f0abf5a7f4592501a3cfd61dd454">00652</a> <span class="preprocessor"></span><span class="preprocessor">#define CARRIER_THRESH_ADDR                                  (0x40001050u)</span>
<a name="l00653"></a><a class="code" href="regs_8h.html#a148f330d75358ac9f744af56d2ce965d">00653</a> <span class="preprocessor"></span><span class="preprocessor">#define CARRIER_THRESH_RESET                                 (0x00002332u)</span>
<a name="l00654"></a>00654 <span class="preprocessor"></span>        <span class="comment">/* CARRIER_SPIKE_THRESH field */</span>
<a name="l00655"></a><a class="code" href="regs_8h.html#afdcc6d0b6f97870c9ae9e1e3acbccdfa">00655</a> <span class="preprocessor">        #define CARRIER_THRESH_CARRIER_SPIKE_THRESH          (0x0000FF00u)</span>
<a name="l00656"></a><a class="code" href="regs_8h.html#a434064fc293504c1f048618204a9b028">00656</a> <span class="preprocessor"></span><span class="preprocessor">        #define CARRIER_THRESH_CARRIER_SPIKE_THRESH_MASK     (0x0000FF00u)</span>
<a name="l00657"></a><a class="code" href="regs_8h.html#a07a11f1174e804d2b92b13da88233a0a">00657</a> <span class="preprocessor"></span><span class="preprocessor">        #define CARRIER_THRESH_CARRIER_SPIKE_THRESH_BIT      (8)</span>
<a name="l00658"></a><a class="code" href="regs_8h.html#af93f0839e9b669e9040943a28215ac92">00658</a> <span class="preprocessor"></span><span class="preprocessor">        #define CARRIER_THRESH_CARRIER_SPIKE_THRESH_BITS     (8)</span>
<a name="l00659"></a>00659 <span class="preprocessor"></span>        <span class="comment">/* CARRIER_THRESH field */</span>
<a name="l00660"></a><a class="code" href="regs_8h.html#aa88ed1fdf319cf6ac4add0ab2db53125">00660</a> <span class="preprocessor">        #define CARRIER_THRESH_CARRIER_THRESH                (0x000000FFu)</span>
<a name="l00661"></a><a class="code" href="regs_8h.html#a4dbaefb9c67a614ac56d91d343b06129">00661</a> <span class="preprocessor"></span><span class="preprocessor">        #define CARRIER_THRESH_CARRIER_THRESH_MASK           (0x000000FFu)</span>
<a name="l00662"></a><a class="code" href="regs_8h.html#a371fffd83f5c4b520e13c602aa16eb8d">00662</a> <span class="preprocessor"></span><span class="preprocessor">        #define CARRIER_THRESH_CARRIER_THRESH_BIT            (0)</span>
<a name="l00663"></a><a class="code" href="regs_8h.html#a0c01e25d9a2ef34f6fb56e9b9bea45d2">00663</a> <span class="preprocessor"></span><span class="preprocessor">        #define CARRIER_THRESH_CARRIER_THRESH_BITS           (8)</span>
<a name="l00664"></a>00664 <span class="preprocessor"></span>
<a name="l00665"></a><a class="code" href="regs_8h.html#a8c6750b0738c6a321a0253280aea73cd">00665</a> <span class="preprocessor">#define RSSI_THRESH                                          *((volatile int32u *)0x40001054u)</span>
<a name="l00666"></a><a class="code" href="regs_8h.html#a4730bb05f34a687600c55e7d43ca4275">00666</a> <span class="preprocessor"></span><span class="preprocessor">#define RSSI_THRESH_REG                                      *((volatile int32u *)0x40001054u)</span>
<a name="l00667"></a><a class="code" href="regs_8h.html#a294ae35197f0e55ec8a607e379cbb70b">00667</a> <span class="preprocessor"></span><span class="preprocessor">#define RSSI_THRESH_ADDR                                     (0x40001054u)</span>
<a name="l00668"></a><a class="code" href="regs_8h.html#ab6a6cd688b7b7c95338cc8292afbf786">00668</a> <span class="preprocessor"></span><span class="preprocessor">#define RSSI_THRESH_RESET                                    (0x00000100u)</span>
<a name="l00669"></a>00669 <span class="preprocessor"></span>        <span class="comment">/* RSSI_THRESH field */</span>
<a name="l00670"></a><a class="code" href="regs_8h.html#a7e9c3b50870cc937a32945ab595828db">00670</a> <span class="preprocessor">        #define RSSI_THRESH_RSSI_THRESH                      (0x0000FFFFu)</span>
<a name="l00671"></a><a class="code" href="regs_8h.html#a901f32916b286a3360b1e9e47ce60482">00671</a> <span class="preprocessor"></span><span class="preprocessor">        #define RSSI_THRESH_RSSI_THRESH_MASK                 (0x0000FFFFu)</span>
<a name="l00672"></a><a class="code" href="regs_8h.html#adaa39370f99657d37f6a446d8f92ae14">00672</a> <span class="preprocessor"></span><span class="preprocessor">        #define RSSI_THRESH_RSSI_THRESH_BIT                  (0)</span>
<a name="l00673"></a><a class="code" href="regs_8h.html#a4f8eb681b574249af2afa36db977a682">00673</a> <span class="preprocessor"></span><span class="preprocessor">        #define RSSI_THRESH_RSSI_THRESH_BITS                 (16)</span>
<a name="l00674"></a>00674 <span class="preprocessor"></span>
<a name="l00675"></a><a class="code" href="regs_8h.html#ae06c89a0f1b5465a2754d16078cfa8b5">00675</a> <span class="preprocessor">#define SYNTH_START                                          *((volatile int32u *)0x40001058u)</span>
<a name="l00676"></a><a class="code" href="regs_8h.html#a337c273e980a40dbfdbeedcae66d7428">00676</a> <span class="preprocessor"></span><span class="preprocessor">#define SYNTH_START_REG                                      *((volatile int32u *)0x40001058u)</span>
<a name="l00677"></a><a class="code" href="regs_8h.html#a9f0f0cc5f39fdaf46cacb69c9c8e65db">00677</a> <span class="preprocessor"></span><span class="preprocessor">#define SYNTH_START_ADDR                                     (0x40001058u)</span>
<a name="l00678"></a><a class="code" href="regs_8h.html#a0ba3d99a702db096d65f9fd3c63e6538">00678</a> <span class="preprocessor"></span><span class="preprocessor">#define SYNTH_START_RESET                                    (0x00006464u)</span>
<a name="l00679"></a>00679 <span class="preprocessor"></span>        <span class="comment">/* SYNTH_WARM_START field */</span>
<a name="l00680"></a><a class="code" href="regs_8h.html#a71ea1e721375ed3c8e73c3f2ec547771">00680</a> <span class="preprocessor">        #define SYNTH_START_SYNTH_WARM_START                 (0x0000FF00u)</span>
<a name="l00681"></a><a class="code" href="regs_8h.html#ac3669bcc74839719b7dbdcd198fdcea2">00681</a> <span class="preprocessor"></span><span class="preprocessor">        #define SYNTH_START_SYNTH_WARM_START_MASK            (0x0000FF00u)</span>
<a name="l00682"></a><a class="code" href="regs_8h.html#a685076de788a26c3f4f47722db678b49">00682</a> <span class="preprocessor"></span><span class="preprocessor">        #define SYNTH_START_SYNTH_WARM_START_BIT             (8)</span>
<a name="l00683"></a><a class="code" href="regs_8h.html#a7c84530c63c868a13f0e9f3774702d59">00683</a> <span class="preprocessor"></span><span class="preprocessor">        #define SYNTH_START_SYNTH_WARM_START_BITS            (8)</span>
<a name="l00684"></a>00684 <span class="preprocessor"></span>        <span class="comment">/* SYNTH_COLD_START field */</span>
<a name="l00685"></a><a class="code" href="regs_8h.html#ab04873ea8edb12a2ba49719e33a3724c">00685</a> <span class="preprocessor">        #define SYNTH_START_SYNTH_COLD_START                 (0x000000FFu)</span>
<a name="l00686"></a><a class="code" href="regs_8h.html#ac9dc694294508e8946258f04403ceaff">00686</a> <span class="preprocessor"></span><span class="preprocessor">        #define SYNTH_START_SYNTH_COLD_START_MASK            (0x000000FFu)</span>
<a name="l00687"></a><a class="code" href="regs_8h.html#aba2f7508232b6dce98bc6a933110a310">00687</a> <span class="preprocessor"></span><span class="preprocessor">        #define SYNTH_START_SYNTH_COLD_START_BIT             (0)</span>
<a name="l00688"></a><a class="code" href="regs_8h.html#a49dc0bc4aab49cc78de2b31de85c987a">00688</a> <span class="preprocessor"></span><span class="preprocessor">        #define SYNTH_START_SYNTH_COLD_START_BITS            (8)</span>
<a name="l00689"></a>00689 <span class="preprocessor"></span>
<a name="l00690"></a><a class="code" href="regs_8h.html#aae96c59b93eea03fdec4e9dbaf7e229b">00690</a> <span class="preprocessor">#define IN_LOCK_EN                                           *((volatile int32u *)0x4000105Cu)</span>
<a name="l00691"></a><a class="code" href="regs_8h.html#a84c3d37e100b881fd228051de3e7e9ad">00691</a> <span class="preprocessor"></span><span class="preprocessor">#define IN_LOCK_EN_REG                                       *((volatile int32u *)0x4000105Cu)</span>
<a name="l00692"></a><a class="code" href="regs_8h.html#ab97b8a213e0b5d5cc592248f4c43c9bc">00692</a> <span class="preprocessor"></span><span class="preprocessor">#define IN_LOCK_EN_ADDR                                      (0x4000105Cu)</span>
<a name="l00693"></a><a class="code" href="regs_8h.html#ab0f9c66e1ea08880a2fbcb518fa58827">00693</a> <span class="preprocessor"></span><span class="preprocessor">#define IN_LOCK_EN_RESET                                     (0x00000001u)</span>
<a name="l00694"></a>00694 <span class="preprocessor"></span>        <span class="comment">/* IN_LOCK_EN field */</span>
<a name="l00695"></a><a class="code" href="regs_8h.html#a5b683e99fd47e4bf2470cf8650d334e0">00695</a> <span class="preprocessor">        #define IN_LOCK_EN_IN_LOCK_EN                        (0x00000001u)</span>
<a name="l00696"></a><a class="code" href="regs_8h.html#a491f8af091253e8285229c7b79ddaf59">00696</a> <span class="preprocessor"></span><span class="preprocessor">        #define IN_LOCK_EN_IN_LOCK_EN_MASK                   (0x00000001u)</span>
<a name="l00697"></a><a class="code" href="regs_8h.html#a108b5c69eca9dcfccd349c8fbf081977">00697</a> <span class="preprocessor"></span><span class="preprocessor">        #define IN_LOCK_EN_IN_LOCK_EN_BIT                    (0)</span>
<a name="l00698"></a><a class="code" href="regs_8h.html#ada02b6276da691ec41428658b49cf3c6">00698</a> <span class="preprocessor"></span><span class="preprocessor">        #define IN_LOCK_EN_IN_LOCK_EN_BITS                   (1)</span>
<a name="l00699"></a>00699 <span class="preprocessor"></span>
<a name="l00700"></a><a class="code" href="regs_8h.html#a126a2196124f6b2c09eddf0a5903e120">00700</a> <span class="preprocessor">#define DITHER_AMPLITUDE                                     *((volatile int32u *)0x40001060u)</span>
<a name="l00701"></a><a class="code" href="regs_8h.html#ad0e460183668e6b873503240c89541c9">00701</a> <span class="preprocessor"></span><span class="preprocessor">#define DITHER_AMPLITUDE_REG                                 *((volatile int32u *)0x40001060u)</span>
<a name="l00702"></a><a class="code" href="regs_8h.html#a08e5ce4bd0bf3c65b547ebbe24d1a1b1">00702</a> <span class="preprocessor"></span><span class="preprocessor">#define DITHER_AMPLITUDE_ADDR                                (0x40001060u)</span>
<a name="l00703"></a><a class="code" href="regs_8h.html#aa686307b130b84b858419be2ae270f8d">00703</a> <span class="preprocessor"></span><span class="preprocessor">#define DITHER_AMPLITUDE_RESET                               (0x0000003Fu)</span>
<a name="l00704"></a>00704 <span class="preprocessor"></span>        <span class="comment">/* DITHER_AMP field */</span>
<a name="l00705"></a><a class="code" href="regs_8h.html#ad60edd9d876f57d77500d5e101c84bf5">00705</a> <span class="preprocessor">        #define DITHER_AMPLITUDE_DITHER_AMP                  (0x0000003Fu)</span>
<a name="l00706"></a><a class="code" href="regs_8h.html#a4a7dec9dfa520af2db8fa0e3069adfdf">00706</a> <span class="preprocessor"></span><span class="preprocessor">        #define DITHER_AMPLITUDE_DITHER_AMP_MASK             (0x0000003Fu)</span>
<a name="l00707"></a><a class="code" href="regs_8h.html#a512ad035a4b190f8dbd7754329ced408">00707</a> <span class="preprocessor"></span><span class="preprocessor">        #define DITHER_AMPLITUDE_DITHER_AMP_BIT              (0)</span>
<a name="l00708"></a><a class="code" href="regs_8h.html#ab83630a25cb07ad578373aadf9c0cdd7">00708</a> <span class="preprocessor"></span><span class="preprocessor">        #define DITHER_AMPLITUDE_DITHER_AMP_BITS             (6)</span>
<a name="l00709"></a>00709 <span class="preprocessor"></span>
<a name="l00710"></a><a class="code" href="regs_8h.html#a384caa3818ebbfc052450578b8f1aec0">00710</a> <span class="preprocessor">#define TX_STEP_TIME                                         *((volatile int32u *)0x40001064u)</span>
<a name="l00711"></a><a class="code" href="regs_8h.html#af3e14b89028f6d5e30cee37c9cd7d36e">00711</a> <span class="preprocessor"></span><span class="preprocessor">#define TX_STEP_TIME_REG                                     *((volatile int32u *)0x40001064u)</span>
<a name="l00712"></a><a class="code" href="regs_8h.html#a4303ad3dc728d715e8453f7d21be6466">00712</a> <span class="preprocessor"></span><span class="preprocessor">#define TX_STEP_TIME_ADDR                                    (0x40001064u)</span>
<a name="l00713"></a><a class="code" href="regs_8h.html#aa7b1ae782d4a1ee93924c9e348717b3e">00713</a> <span class="preprocessor"></span><span class="preprocessor">#define TX_STEP_TIME_RESET                                   (0x00000000u)</span>
<a name="l00714"></a>00714 <span class="preprocessor"></span>        <span class="comment">/* TX_STEP_TIME field */</span>
<a name="l00715"></a><a class="code" href="regs_8h.html#a03312a7ec459b7be12d67c2ba520bb5a">00715</a> <span class="preprocessor">        #define TX_STEP_TIME_TX_STEP_TIME                    (0x000000FFu)</span>
<a name="l00716"></a><a class="code" href="regs_8h.html#a2f2dc3d054577483aaaf03f9c68f5634">00716</a> <span class="preprocessor"></span><span class="preprocessor">        #define TX_STEP_TIME_TX_STEP_TIME_MASK               (0x000000FFu)</span>
<a name="l00717"></a><a class="code" href="regs_8h.html#a77afcae35fa8f035d7f3be68b1a04ade">00717</a> <span class="preprocessor"></span><span class="preprocessor">        #define TX_STEP_TIME_TX_STEP_TIME_BIT                (0)</span>
<a name="l00718"></a><a class="code" href="regs_8h.html#a0fe60bcc361c69209b1c34a6b27d5525">00718</a> <span class="preprocessor"></span><span class="preprocessor">        #define TX_STEP_TIME_TX_STEP_TIME_BITS               (8)</span>
<a name="l00719"></a>00719 <span class="preprocessor"></span>
<a name="l00720"></a><a class="code" href="regs_8h.html#ad3ba1663f1bd51429299f5d27b73bc99">00720</a> <span class="preprocessor">#define GAIN_THRESH_MAX                                      *((volatile int32u *)0x40001068u)</span>
<a name="l00721"></a><a class="code" href="regs_8h.html#a1a4a92d2ccef077acac97aee56272ded">00721</a> <span class="preprocessor"></span><span class="preprocessor">#define GAIN_THRESH_MAX_REG                                  *((volatile int32u *)0x40001068u)</span>
<a name="l00722"></a><a class="code" href="regs_8h.html#a5e0388455cd7665fae40061ce35f5d99">00722</a> <span class="preprocessor"></span><span class="preprocessor">#define GAIN_THRESH_MAX_ADDR                                 (0x40001068u)</span>
<a name="l00723"></a><a class="code" href="regs_8h.html#a8bf244412fd5849b7513cc1fbe0f7b6b">00723</a> <span class="preprocessor"></span><span class="preprocessor">#define GAIN_THRESH_MAX_RESET                                (0x00000060u)</span>
<a name="l00724"></a>00724 <span class="preprocessor"></span>        <span class="comment">/* GAIN_THRESH_MAX field */</span>
<a name="l00725"></a><a class="code" href="regs_8h.html#a594f2ba8935231800b66ddb1fac57e2d">00725</a> <span class="preprocessor">        #define GAIN_THRESH_MAX_GAIN_THRESH_MAX              (0x000000FFu)</span>
<a name="l00726"></a><a class="code" href="regs_8h.html#a65681be9f392b0ea31655f8bd6a391c6">00726</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_THRESH_MAX_GAIN_THRESH_MAX_MASK         (0x000000FFu)</span>
<a name="l00727"></a><a class="code" href="regs_8h.html#acaa4c6161e47b2f737ba7491c5f283ce">00727</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_THRESH_MAX_GAIN_THRESH_MAX_BIT          (0)</span>
<a name="l00728"></a><a class="code" href="regs_8h.html#ab3e187f52d11ff3838af9e5d1eda52b1">00728</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_THRESH_MAX_GAIN_THRESH_MAX_BITS         (8)</span>
<a name="l00729"></a>00729 <span class="preprocessor"></span>
<a name="l00730"></a><a class="code" href="regs_8h.html#a1b46a17d6e4b40ff7251a022efd67260">00730</a> <span class="preprocessor">#define GAIN_THRESH_MID                                      *((volatile int32u *)0x4000106Cu)</span>
<a name="l00731"></a><a class="code" href="regs_8h.html#a513b51777e0bb1a66dd1de9ee0b4003e">00731</a> <span class="preprocessor"></span><span class="preprocessor">#define GAIN_THRESH_MID_REG                                  *((volatile int32u *)0x4000106Cu)</span>
<a name="l00732"></a><a class="code" href="regs_8h.html#a354f86ada7915749121a037e3a57ef15">00732</a> <span class="preprocessor"></span><span class="preprocessor">#define GAIN_THRESH_MID_ADDR                                 (0x4000106Cu)</span>
<a name="l00733"></a><a class="code" href="regs_8h.html#a7c215e793c9d6dc9fe293840133cd9d0">00733</a> <span class="preprocessor"></span><span class="preprocessor">#define GAIN_THRESH_MID_RESET                                (0x00000030u)</span>
<a name="l00734"></a>00734 <span class="preprocessor"></span>        <span class="comment">/* GAIN_THRESH_MID field */</span>
<a name="l00735"></a><a class="code" href="regs_8h.html#acdf093915105a47be2c844bf040476a9">00735</a> <span class="preprocessor">        #define GAIN_THRESH_MID_GAIN_THRESH_MID              (0x000000FFu)</span>
<a name="l00736"></a><a class="code" href="regs_8h.html#ab477234a781a463452190334e9e56646">00736</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_THRESH_MID_GAIN_THRESH_MID_MASK         (0x000000FFu)</span>
<a name="l00737"></a><a class="code" href="regs_8h.html#ab529e5d7a8561da2408afc4aa000bab6">00737</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_THRESH_MID_GAIN_THRESH_MID_BIT          (0)</span>
<a name="l00738"></a><a class="code" href="regs_8h.html#a5d4f98cd0a49ee78aa18cffb842440b7">00738</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_THRESH_MID_GAIN_THRESH_MID_BITS         (8)</span>
<a name="l00739"></a>00739 <span class="preprocessor"></span>
<a name="l00740"></a><a class="code" href="regs_8h.html#ad92ab57648765a9c40afe778e57f695b">00740</a> <span class="preprocessor">#define GAIN_THRESH_MIN                                      *((volatile int32u *)0x40001070u)</span>
<a name="l00741"></a><a class="code" href="regs_8h.html#a71aea4467e80a448f754da17c4fe2f18">00741</a> <span class="preprocessor"></span><span class="preprocessor">#define GAIN_THRESH_MIN_REG                                  *((volatile int32u *)0x40001070u)</span>
<a name="l00742"></a><a class="code" href="regs_8h.html#a779311236dbdfdca3aa7e51e9c24a508">00742</a> <span class="preprocessor"></span><span class="preprocessor">#define GAIN_THRESH_MIN_ADDR                                 (0x40001070u)</span>
<a name="l00743"></a><a class="code" href="regs_8h.html#abdd959a59fea610311227febb07aaac4">00743</a> <span class="preprocessor"></span><span class="preprocessor">#define GAIN_THRESH_MIN_RESET                                (0x00000018u)</span>
<a name="l00744"></a>00744 <span class="preprocessor"></span>        <span class="comment">/* GAIN_THRESH_MIN field */</span>
<a name="l00745"></a><a class="code" href="regs_8h.html#a927b27e96519af4ebb9ef69a25482e9a">00745</a> <span class="preprocessor">        #define GAIN_THRESH_MIN_GAIN_THRESH_MIN              (0x000000FFu)</span>
<a name="l00746"></a><a class="code" href="regs_8h.html#a41842aa1aae9126849a21dae16de1e03">00746</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_THRESH_MIN_GAIN_THRESH_MIN_MASK         (0x000000FFu)</span>
<a name="l00747"></a><a class="code" href="regs_8h.html#a7a6f9ad80515de10cf31b70e04c7aa9c">00747</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_THRESH_MIN_GAIN_THRESH_MIN_BIT          (0)</span>
<a name="l00748"></a><a class="code" href="regs_8h.html#af0517624e7387c09ea6c6c65975bef7f">00748</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_THRESH_MIN_GAIN_THRESH_MIN_BITS         (8)</span>
<a name="l00749"></a>00749 <span class="preprocessor"></span>
<a name="l00750"></a><a class="code" href="regs_8h.html#aca85d0c59e583938b453585ccdfc24df">00750</a> <span class="preprocessor">#define GAIN_SETTING_0                                       *((volatile int32u *)0x40001074u)</span>
<a name="l00751"></a><a class="code" href="regs_8h.html#a2d3f83c697c03831f6e2d7b35c5ddb5d">00751</a> <span class="preprocessor"></span><span class="preprocessor">#define GAIN_SETTING_0_REG                                   *((volatile int32u *)0x40001074u)</span>
<a name="l00752"></a><a class="code" href="regs_8h.html#a1bdc224892ca05acb524099bf1340d9d">00752</a> <span class="preprocessor"></span><span class="preprocessor">#define GAIN_SETTING_0_ADDR                                  (0x40001074u)</span>
<a name="l00753"></a><a class="code" href="regs_8h.html#a552125372dc1a272df06a23cc1284b26">00753</a> <span class="preprocessor"></span><span class="preprocessor">#define GAIN_SETTING_0_RESET                                 (0x00000000u)</span>
<a name="l00754"></a>00754 <span class="preprocessor"></span>        <span class="comment">/* RX_MIXER_GAIN_0 field */</span>
<a name="l00755"></a><a class="code" href="regs_8h.html#a6f19b091a30b7975d9e508ce53f499c5">00755</a> <span class="preprocessor">        #define GAIN_SETTING_0_RX_MIXER_GAIN_0               (0x00000040u)</span>
<a name="l00756"></a><a class="code" href="regs_8h.html#af294ac5be533121fa0127619c6d8c910">00756</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_0_RX_MIXER_GAIN_0_MASK          (0x00000040u)</span>
<a name="l00757"></a><a class="code" href="regs_8h.html#a57901eb399a3d0d36b9c3c419f448839">00757</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_0_RX_MIXER_GAIN_0_BIT           (6)</span>
<a name="l00758"></a><a class="code" href="regs_8h.html#ab171499c63a66b0dbdaae8b1680c7246">00758</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_0_RX_MIXER_GAIN_0_BITS          (1)</span>
<a name="l00759"></a>00759 <span class="preprocessor"></span>        <span class="comment">/* RX_FILTER_GAIN_0 field */</span>
<a name="l00760"></a><a class="code" href="regs_8h.html#aeff88fad349b0ff1d08606caf6363300">00760</a> <span class="preprocessor">        #define GAIN_SETTING_0_RX_FILTER_GAIN_0              (0x00000030u)</span>
<a name="l00761"></a><a class="code" href="regs_8h.html#a8017d54860170200a188e958a806e844">00761</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_0_RX_FILTER_GAIN_0_MASK         (0x00000030u)</span>
<a name="l00762"></a><a class="code" href="regs_8h.html#a394cea85afc01062b8b69e50a9489a3a">00762</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_0_RX_FILTER_GAIN_0_BIT          (4)</span>
<a name="l00763"></a><a class="code" href="regs_8h.html#a5eb065f321d155cb64e557722285ea26">00763</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_0_RX_FILTER_GAIN_0_BITS         (2)</span>
<a name="l00764"></a>00764 <span class="preprocessor"></span>        <span class="comment">/* RX_IF_GAIN_0 field */</span>
<a name="l00765"></a><a class="code" href="regs_8h.html#a8af3f9801e7a9dfb1a44c74c30e44548">00765</a> <span class="preprocessor">        #define GAIN_SETTING_0_RX_IF_GAIN_0                  (0x0000000Fu)</span>
<a name="l00766"></a><a class="code" href="regs_8h.html#ac198afffbf06eaddc742e3255f52e002">00766</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_0_RX_IF_GAIN_0_MASK             (0x0000000Fu)</span>
<a name="l00767"></a><a class="code" href="regs_8h.html#ae6cc18441c43148612ff94c542effb71">00767</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_0_RX_IF_GAIN_0_BIT              (0)</span>
<a name="l00768"></a><a class="code" href="regs_8h.html#a5a55a96c8787ed4522d75a731b8002d6">00768</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_0_RX_IF_GAIN_0_BITS             (4)</span>
<a name="l00769"></a>00769 <span class="preprocessor"></span>
<a name="l00770"></a><a class="code" href="regs_8h.html#ae91765cb0ddeb7d3b0cddb63e8cc078b">00770</a> <span class="preprocessor">#define GAIN_SETTING_1                                       *((volatile int32u *)0x40001078u)</span>
<a name="l00771"></a><a class="code" href="regs_8h.html#a69aadbfd16090ce269eb6fd5967827ee">00771</a> <span class="preprocessor"></span><span class="preprocessor">#define GAIN_SETTING_1_REG                                   *((volatile int32u *)0x40001078u)</span>
<a name="l00772"></a><a class="code" href="regs_8h.html#ae1172d4c78ba6408b38e97398bd4c026">00772</a> <span class="preprocessor"></span><span class="preprocessor">#define GAIN_SETTING_1_ADDR                                  (0x40001078u)</span>
<a name="l00773"></a><a class="code" href="regs_8h.html#a5183a2d311ff87f21178eee8bb9e9014">00773</a> <span class="preprocessor"></span><span class="preprocessor">#define GAIN_SETTING_1_RESET                                 (0x00000010u)</span>
<a name="l00774"></a>00774 <span class="preprocessor"></span>        <span class="comment">/* RX_MIXER_GAIN_1 field */</span>
<a name="l00775"></a><a class="code" href="regs_8h.html#a7ee9da9b2a94e125dff228f042d9ad05">00775</a> <span class="preprocessor">        #define GAIN_SETTING_1_RX_MIXER_GAIN_1               (0x00000040u)</span>
<a name="l00776"></a><a class="code" href="regs_8h.html#a51e901374b3c9b29123e5f54d8720aec">00776</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_1_RX_MIXER_GAIN_1_MASK          (0x00000040u)</span>
<a name="l00777"></a><a class="code" href="regs_8h.html#ae3fa920dad17bb1bdfd2abed969d05f6">00777</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_1_RX_MIXER_GAIN_1_BIT           (6)</span>
<a name="l00778"></a><a class="code" href="regs_8h.html#a5503ad84aaa80959face29db9926c961">00778</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_1_RX_MIXER_GAIN_1_BITS          (1)</span>
<a name="l00779"></a>00779 <span class="preprocessor"></span>        <span class="comment">/* RX_FILTER_GAIN_1 field */</span>
<a name="l00780"></a><a class="code" href="regs_8h.html#a98ec01902d57bb8d71e9650e83f738cd">00780</a> <span class="preprocessor">        #define GAIN_SETTING_1_RX_FILTER_GAIN_1              (0x00000030u)</span>
<a name="l00781"></a><a class="code" href="regs_8h.html#ae810d7decde085f2c8c19e500d0593c6">00781</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_1_RX_FILTER_GAIN_1_MASK         (0x00000030u)</span>
<a name="l00782"></a><a class="code" href="regs_8h.html#ae47be304691e037d9d6c1cb002253f82">00782</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_1_RX_FILTER_GAIN_1_BIT          (4)</span>
<a name="l00783"></a><a class="code" href="regs_8h.html#a6364e33743774c8b8408c852379a073e">00783</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_1_RX_FILTER_GAIN_1_BITS         (2)</span>
<a name="l00784"></a>00784 <span class="preprocessor"></span>        <span class="comment">/* RX_IF_GAIN_1 field */</span>
<a name="l00785"></a><a class="code" href="regs_8h.html#adb7d8bfdae129a735012c6e3a3dc6066">00785</a> <span class="preprocessor">        #define GAIN_SETTING_1_RX_IF_GAIN_1                  (0x0000000Fu)</span>
<a name="l00786"></a><a class="code" href="regs_8h.html#ab6f2b3725a1b55192797e73cb5c3bdb7">00786</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_1_RX_IF_GAIN_1_MASK             (0x0000000Fu)</span>
<a name="l00787"></a><a class="code" href="regs_8h.html#ab3cc6ea3f1f4b070bbcf8f7d1008a1e3">00787</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_1_RX_IF_GAIN_1_BIT              (0)</span>
<a name="l00788"></a><a class="code" href="regs_8h.html#a1d4de28b7d4acf81360c0b82ee3dd665">00788</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_1_RX_IF_GAIN_1_BITS             (4)</span>
<a name="l00789"></a>00789 <span class="preprocessor"></span>
<a name="l00790"></a><a class="code" href="regs_8h.html#a66e006b90775e6c7f7d4264b6248ee29">00790</a> <span class="preprocessor">#define GAIN_SETTING_2                                       *((volatile int32u *)0x4000107Cu)</span>
<a name="l00791"></a><a class="code" href="regs_8h.html#a2ede46a919508614ad0e459db6521402">00791</a> <span class="preprocessor"></span><span class="preprocessor">#define GAIN_SETTING_2_REG                                   *((volatile int32u *)0x4000107Cu)</span>
<a name="l00792"></a><a class="code" href="regs_8h.html#a89f31e2098f981e36a4286bdd2034fe8">00792</a> <span class="preprocessor"></span><span class="preprocessor">#define GAIN_SETTING_2_ADDR                                  (0x4000107Cu)</span>
<a name="l00793"></a><a class="code" href="regs_8h.html#a7db76e3d1b028310e88c91bccc0016f1">00793</a> <span class="preprocessor"></span><span class="preprocessor">#define GAIN_SETTING_2_RESET                                 (0x00000030u)</span>
<a name="l00794"></a>00794 <span class="preprocessor"></span>        <span class="comment">/* RX_MIXER_GAIN_2 field */</span>
<a name="l00795"></a><a class="code" href="regs_8h.html#addd59e1f84a5fba72d25ba7eee2e7122">00795</a> <span class="preprocessor">        #define GAIN_SETTING_2_RX_MIXER_GAIN_2               (0x00000040u)</span>
<a name="l00796"></a><a class="code" href="regs_8h.html#a1e4d141da505681900a4a5a3ca22bb06">00796</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_2_RX_MIXER_GAIN_2_MASK          (0x00000040u)</span>
<a name="l00797"></a><a class="code" href="regs_8h.html#a45c567b4ebaa8e9bed18dd455adea2d3">00797</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_2_RX_MIXER_GAIN_2_BIT           (6)</span>
<a name="l00798"></a><a class="code" href="regs_8h.html#a3726a768f285fb9e063904a6172633ae">00798</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_2_RX_MIXER_GAIN_2_BITS          (1)</span>
<a name="l00799"></a>00799 <span class="preprocessor"></span>        <span class="comment">/* RX_FILTER_GAIN_2 field */</span>
<a name="l00800"></a><a class="code" href="regs_8h.html#a45f66956c57bac307a1dfd285cf9adaa">00800</a> <span class="preprocessor">        #define GAIN_SETTING_2_RX_FILTER_GAIN_2              (0x00000030u)</span>
<a name="l00801"></a><a class="code" href="regs_8h.html#a7205cec790d33b2a0f0e5caf7f9b97a3">00801</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_2_RX_FILTER_GAIN_2_MASK         (0x00000030u)</span>
<a name="l00802"></a><a class="code" href="regs_8h.html#aac10a1c76547119c914acdcbb8ac0882">00802</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_2_RX_FILTER_GAIN_2_BIT          (4)</span>
<a name="l00803"></a><a class="code" href="regs_8h.html#af278389383aa8cbba27321868da7fb44">00803</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_2_RX_FILTER_GAIN_2_BITS         (2)</span>
<a name="l00804"></a>00804 <span class="preprocessor"></span>        <span class="comment">/* RX_IF_GAIN_2 field */</span>
<a name="l00805"></a><a class="code" href="regs_8h.html#a6411e2ed50694ee1838450e9cea90c9d">00805</a> <span class="preprocessor">        #define GAIN_SETTING_2_RX_IF_GAIN_2                  (0x0000000Fu)</span>
<a name="l00806"></a><a class="code" href="regs_8h.html#ac4b844a696458cb7532f3197194ff1dd">00806</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_2_RX_IF_GAIN_2_MASK             (0x0000000Fu)</span>
<a name="l00807"></a><a class="code" href="regs_8h.html#a49697e93e9796b417b06862dd17bd668">00807</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_2_RX_IF_GAIN_2_BIT              (0)</span>
<a name="l00808"></a><a class="code" href="regs_8h.html#ac39675c7a2e0f3da125f692fe912fe7b">00808</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_2_RX_IF_GAIN_2_BITS             (4)</span>
<a name="l00809"></a>00809 <span class="preprocessor"></span>
<a name="l00810"></a><a class="code" href="regs_8h.html#af6dc9dd105a35b0c9835b11edc8a569e">00810</a> <span class="preprocessor">#define GAIN_SETTING_3                                       *((volatile int32u *)0x40001080u)</span>
<a name="l00811"></a><a class="code" href="regs_8h.html#aff9b3b119a580b0048e27d58d488100c">00811</a> <span class="preprocessor"></span><span class="preprocessor">#define GAIN_SETTING_3_REG                                   *((volatile int32u *)0x40001080u)</span>
<a name="l00812"></a><a class="code" href="regs_8h.html#a6e06afa2a4107063c93ee51cee051571">00812</a> <span class="preprocessor"></span><span class="preprocessor">#define GAIN_SETTING_3_ADDR                                  (0x40001080u)</span>
<a name="l00813"></a><a class="code" href="regs_8h.html#ae573540672c2174b7e3768d9c9465b7b">00813</a> <span class="preprocessor"></span><span class="preprocessor">#define GAIN_SETTING_3_RESET                                 (0x00000031u)</span>
<a name="l00814"></a>00814 <span class="preprocessor"></span>        <span class="comment">/* RX_MIXER_GAIN_3 field */</span>
<a name="l00815"></a><a class="code" href="regs_8h.html#a7a5e91539f6f99ddc0d0dc2387ab250a">00815</a> <span class="preprocessor">        #define GAIN_SETTING_3_RX_MIXER_GAIN_3               (0x00000040u)</span>
<a name="l00816"></a><a class="code" href="regs_8h.html#a2856c1c6a22cf176b3b24c7fb7a2bf5a">00816</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_3_RX_MIXER_GAIN_3_MASK          (0x00000040u)</span>
<a name="l00817"></a><a class="code" href="regs_8h.html#a865620941d872df276fe7e416863a57a">00817</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_3_RX_MIXER_GAIN_3_BIT           (6)</span>
<a name="l00818"></a><a class="code" href="regs_8h.html#a5608b34c89ba9c8ab490371a4ba85df1">00818</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_3_RX_MIXER_GAIN_3_BITS          (1)</span>
<a name="l00819"></a>00819 <span class="preprocessor"></span>        <span class="comment">/* RX_FILTER_GAIN_3 field */</span>
<a name="l00820"></a><a class="code" href="regs_8h.html#a3ce1137a27fb6d1fbe071f717a432c47">00820</a> <span class="preprocessor">        #define GAIN_SETTING_3_RX_FILTER_GAIN_3              (0x00000030u)</span>
<a name="l00821"></a><a class="code" href="regs_8h.html#a0849fd58989d76515700afeef81c58a6">00821</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_3_RX_FILTER_GAIN_3_MASK         (0x00000030u)</span>
<a name="l00822"></a><a class="code" href="regs_8h.html#a5f54ae60bcb0d9b1f0a30b1c4c986c67">00822</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_3_RX_FILTER_GAIN_3_BIT          (4)</span>
<a name="l00823"></a><a class="code" href="regs_8h.html#a71e5f2ffbe7c5d0701027a7c5eab0b62">00823</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_3_RX_FILTER_GAIN_3_BITS         (2)</span>
<a name="l00824"></a>00824 <span class="preprocessor"></span>        <span class="comment">/* RX_IF_GAIN_3 field */</span>
<a name="l00825"></a><a class="code" href="regs_8h.html#adc67251b55dab49f563630fd579f339c">00825</a> <span class="preprocessor">        #define GAIN_SETTING_3_RX_IF_GAIN_3                  (0x0000000Fu)</span>
<a name="l00826"></a><a class="code" href="regs_8h.html#abebf772da68176d62910f3da952dc708">00826</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_3_RX_IF_GAIN_3_MASK             (0x0000000Fu)</span>
<a name="l00827"></a><a class="code" href="regs_8h.html#ac332e50cc03be5398d1bd47af6379db7">00827</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_3_RX_IF_GAIN_3_BIT              (0)</span>
<a name="l00828"></a><a class="code" href="regs_8h.html#a171df6a01d4dd3daca0ae2b5f958ed8c">00828</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_3_RX_IF_GAIN_3_BITS             (4)</span>
<a name="l00829"></a>00829 <span class="preprocessor"></span>
<a name="l00830"></a><a class="code" href="regs_8h.html#aa6e2ae0c90c3d9f0c3bc7cec264f5a1a">00830</a> <span class="preprocessor">#define GAIN_SETTING_4                                       *((volatile int32u *)0x40001084u)</span>
<a name="l00831"></a><a class="code" href="regs_8h.html#a8a2090d56e2cee2fe52e7416d086db42">00831</a> <span class="preprocessor"></span><span class="preprocessor">#define GAIN_SETTING_4_REG                                   *((volatile int32u *)0x40001084u)</span>
<a name="l00832"></a><a class="code" href="regs_8h.html#adfce9ee934a1d6f173d94a0a55a26e26">00832</a> <span class="preprocessor"></span><span class="preprocessor">#define GAIN_SETTING_4_ADDR                                  (0x40001084u)</span>
<a name="l00833"></a><a class="code" href="regs_8h.html#a972f3457ffeaca4005b957de1c65da02">00833</a> <span class="preprocessor"></span><span class="preprocessor">#define GAIN_SETTING_4_RESET                                 (0x00000032u)</span>
<a name="l00834"></a>00834 <span class="preprocessor"></span>        <span class="comment">/* RX_MIXER_GAIN_4 field */</span>
<a name="l00835"></a><a class="code" href="regs_8h.html#a48bbbb680ed3a7da13be565da3a58acc">00835</a> <span class="preprocessor">        #define GAIN_SETTING_4_RX_MIXER_GAIN_4               (0x00000040u)</span>
<a name="l00836"></a><a class="code" href="regs_8h.html#aba839a50e9632a37a3f076f2455d8586">00836</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_4_RX_MIXER_GAIN_4_MASK          (0x00000040u)</span>
<a name="l00837"></a><a class="code" href="regs_8h.html#aa992dc83c2dacde9efd8937553ac0f6c">00837</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_4_RX_MIXER_GAIN_4_BIT           (6)</span>
<a name="l00838"></a><a class="code" href="regs_8h.html#a83ff4aca446224cc51d13468644e34f1">00838</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_4_RX_MIXER_GAIN_4_BITS          (1)</span>
<a name="l00839"></a>00839 <span class="preprocessor"></span>        <span class="comment">/* RX_FILTER_GAIN_4 field */</span>
<a name="l00840"></a><a class="code" href="regs_8h.html#a2525764c696e95fbbca27cd6ef9b6933">00840</a> <span class="preprocessor">        #define GAIN_SETTING_4_RX_FILTER_GAIN_4              (0x00000030u)</span>
<a name="l00841"></a><a class="code" href="regs_8h.html#a735c0e14c84e5ec9860c048f413a0523">00841</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_4_RX_FILTER_GAIN_4_MASK         (0x00000030u)</span>
<a name="l00842"></a><a class="code" href="regs_8h.html#ad8800c9d9aacba29ddff041b25fe7548">00842</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_4_RX_FILTER_GAIN_4_BIT          (4)</span>
<a name="l00843"></a><a class="code" href="regs_8h.html#ac2b097783f0634c4deb75bc14450baa3">00843</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_4_RX_FILTER_GAIN_4_BITS         (2)</span>
<a name="l00844"></a>00844 <span class="preprocessor"></span>        <span class="comment">/* RX_IF_GAIN_4 field */</span>
<a name="l00845"></a><a class="code" href="regs_8h.html#add154fc864f45d9ba4a86f6fdb016e9d">00845</a> <span class="preprocessor">        #define GAIN_SETTING_4_RX_IF_GAIN_4                  (0x0000000Fu)</span>
<a name="l00846"></a><a class="code" href="regs_8h.html#a0d828c40997ed11e3bae702f6100e4b7">00846</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_4_RX_IF_GAIN_4_MASK             (0x0000000Fu)</span>
<a name="l00847"></a><a class="code" href="regs_8h.html#a3f77ffc8ce858ff75bcdd3ed0b1708ae">00847</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_4_RX_IF_GAIN_4_BIT              (0)</span>
<a name="l00848"></a><a class="code" href="regs_8h.html#aaca81fbbff98e09e4bdb58c636b21706">00848</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_4_RX_IF_GAIN_4_BITS             (4)</span>
<a name="l00849"></a>00849 <span class="preprocessor"></span>
<a name="l00850"></a><a class="code" href="regs_8h.html#acaaa716af13b9cd4af10e9a7008faecd">00850</a> <span class="preprocessor">#define GAIN_SETTING_5                                       *((volatile int32u *)0x40001088u)</span>
<a name="l00851"></a><a class="code" href="regs_8h.html#accc36b7bb9993ff79137730cc028b713">00851</a> <span class="preprocessor"></span><span class="preprocessor">#define GAIN_SETTING_5_REG                                   *((volatile int32u *)0x40001088u)</span>
<a name="l00852"></a><a class="code" href="regs_8h.html#a2e24c4ff38618ba1a92ece302b1fd352">00852</a> <span class="preprocessor"></span><span class="preprocessor">#define GAIN_SETTING_5_ADDR                                  (0x40001088u)</span>
<a name="l00853"></a><a class="code" href="regs_8h.html#a7f628b32fc2420d2777410d17b4adc61">00853</a> <span class="preprocessor"></span><span class="preprocessor">#define GAIN_SETTING_5_RESET                                 (0x00000033u)</span>
<a name="l00854"></a>00854 <span class="preprocessor"></span>        <span class="comment">/* RX_MIXER_GAIN_5 field */</span>
<a name="l00855"></a><a class="code" href="regs_8h.html#a3adeadf9231baae086c1b22d5edf1c18">00855</a> <span class="preprocessor">        #define GAIN_SETTING_5_RX_MIXER_GAIN_5               (0x00000040u)</span>
<a name="l00856"></a><a class="code" href="regs_8h.html#a0ec68844582debc8b4be1c18b090d41a">00856</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_5_RX_MIXER_GAIN_5_MASK          (0x00000040u)</span>
<a name="l00857"></a><a class="code" href="regs_8h.html#a321e3859e19175be63f805d80a609b32">00857</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_5_RX_MIXER_GAIN_5_BIT           (6)</span>
<a name="l00858"></a><a class="code" href="regs_8h.html#adb74175e8f2b364e4f15e66acb41dfc9">00858</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_5_RX_MIXER_GAIN_5_BITS          (1)</span>
<a name="l00859"></a>00859 <span class="preprocessor"></span>        <span class="comment">/* RX_FILTER_GAIN_5 field */</span>
<a name="l00860"></a><a class="code" href="regs_8h.html#a120b9c0d756bfa5093df58696cd77f15">00860</a> <span class="preprocessor">        #define GAIN_SETTING_5_RX_FILTER_GAIN_5              (0x00000030u)</span>
<a name="l00861"></a><a class="code" href="regs_8h.html#a90a459efd96dfc9a9dd43760bc702843">00861</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_5_RX_FILTER_GAIN_5_MASK         (0x00000030u)</span>
<a name="l00862"></a><a class="code" href="regs_8h.html#ad9bcf7d1f8fb481ba2fef525fb29ff92">00862</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_5_RX_FILTER_GAIN_5_BIT          (4)</span>
<a name="l00863"></a><a class="code" href="regs_8h.html#abddc9c1d8c7567911aef68df92d8c820">00863</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_5_RX_FILTER_GAIN_5_BITS         (2)</span>
<a name="l00864"></a>00864 <span class="preprocessor"></span>        <span class="comment">/* RX_IF_GAIN_5 field */</span>
<a name="l00865"></a><a class="code" href="regs_8h.html#a3e0a910e1d621b11c16f2f9385a7b517">00865</a> <span class="preprocessor">        #define GAIN_SETTING_5_RX_IF_GAIN_5                  (0x0000000Fu)</span>
<a name="l00866"></a><a class="code" href="regs_8h.html#a97becf11220887c5c09ddf7467463e79">00866</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_5_RX_IF_GAIN_5_MASK             (0x0000000Fu)</span>
<a name="l00867"></a><a class="code" href="regs_8h.html#a00ad4cc414eac7e6f77fe7f3488846ec">00867</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_5_RX_IF_GAIN_5_BIT              (0)</span>
<a name="l00868"></a><a class="code" href="regs_8h.html#ae42bb1eb017270a71e0cfd270e8daa68">00868</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_5_RX_IF_GAIN_5_BITS             (4)</span>
<a name="l00869"></a>00869 <span class="preprocessor"></span>
<a name="l00870"></a><a class="code" href="regs_8h.html#a96eb2dbbca94e6835c608f0fa4eb3ad9">00870</a> <span class="preprocessor">#define GAIN_SETTING_6                                       *((volatile int32u *)0x4000108Cu)</span>
<a name="l00871"></a><a class="code" href="regs_8h.html#a943b8cf118d52db86a02b7353e732c13">00871</a> <span class="preprocessor"></span><span class="preprocessor">#define GAIN_SETTING_6_REG                                   *((volatile int32u *)0x4000108Cu)</span>
<a name="l00872"></a><a class="code" href="regs_8h.html#ade874603c57df2d4f4a84f14dd3d9c4e">00872</a> <span class="preprocessor"></span><span class="preprocessor">#define GAIN_SETTING_6_ADDR                                  (0x4000108Cu)</span>
<a name="l00873"></a><a class="code" href="regs_8h.html#ab35799552ee58732669fc796d1896955">00873</a> <span class="preprocessor"></span><span class="preprocessor">#define GAIN_SETTING_6_RESET                                 (0x00000034u)</span>
<a name="l00874"></a>00874 <span class="preprocessor"></span>        <span class="comment">/* RX_MIXER_GAIN_6 field */</span>
<a name="l00875"></a><a class="code" href="regs_8h.html#a30c0706142c161ca5c6eca656177f09f">00875</a> <span class="preprocessor">        #define GAIN_SETTING_6_RX_MIXER_GAIN_6               (0x00000040u)</span>
<a name="l00876"></a><a class="code" href="regs_8h.html#a39f2215e3e42170ff822be69bc20b39b">00876</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_6_RX_MIXER_GAIN_6_MASK          (0x00000040u)</span>
<a name="l00877"></a><a class="code" href="regs_8h.html#a70395144a41b8085417e0df9d505c78f">00877</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_6_RX_MIXER_GAIN_6_BIT           (6)</span>
<a name="l00878"></a><a class="code" href="regs_8h.html#af939c9de9175499ef237473800605fce">00878</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_6_RX_MIXER_GAIN_6_BITS          (1)</span>
<a name="l00879"></a>00879 <span class="preprocessor"></span>        <span class="comment">/* RX_FILTER_GAIN_6 field */</span>
<a name="l00880"></a><a class="code" href="regs_8h.html#aa84f64c9a2038de18e0c10a733eeb836">00880</a> <span class="preprocessor">        #define GAIN_SETTING_6_RX_FILTER_GAIN_6              (0x00000030u)</span>
<a name="l00881"></a><a class="code" href="regs_8h.html#a43a9a755d1fcd82830e29e214597ef6e">00881</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_6_RX_FILTER_GAIN_6_MASK         (0x00000030u)</span>
<a name="l00882"></a><a class="code" href="regs_8h.html#a005c8556cb65462380eebb0ae9d74312">00882</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_6_RX_FILTER_GAIN_6_BIT          (4)</span>
<a name="l00883"></a><a class="code" href="regs_8h.html#ad48d31686b4d9815ea0e2452ea547cbf">00883</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_6_RX_FILTER_GAIN_6_BITS         (2)</span>
<a name="l00884"></a>00884 <span class="preprocessor"></span>        <span class="comment">/* RX_IF_GAIN_6 field */</span>
<a name="l00885"></a><a class="code" href="regs_8h.html#a8421ece2959001c68e7323783690def0">00885</a> <span class="preprocessor">        #define GAIN_SETTING_6_RX_IF_GAIN_6                  (0x0000000Fu)</span>
<a name="l00886"></a><a class="code" href="regs_8h.html#a0c1cbe914c2113c741d0d94c1b0463c7">00886</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_6_RX_IF_GAIN_6_MASK             (0x0000000Fu)</span>
<a name="l00887"></a><a class="code" href="regs_8h.html#a58ecbd665a6858901409eb07440cdb30">00887</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_6_RX_IF_GAIN_6_BIT              (0)</span>
<a name="l00888"></a><a class="code" href="regs_8h.html#a10fc91ed5662a7080e672522ab03d589">00888</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_6_RX_IF_GAIN_6_BITS             (4)</span>
<a name="l00889"></a>00889 <span class="preprocessor"></span>
<a name="l00890"></a><a class="code" href="regs_8h.html#a0db379b6b0bae908afda31c8a157cd97">00890</a> <span class="preprocessor">#define GAIN_SETTING_7                                       *((volatile int32u *)0x40001090u)</span>
<a name="l00891"></a><a class="code" href="regs_8h.html#a04aee48dde94f801cd02812fa6e6120d">00891</a> <span class="preprocessor"></span><span class="preprocessor">#define GAIN_SETTING_7_REG                                   *((volatile int32u *)0x40001090u)</span>
<a name="l00892"></a><a class="code" href="regs_8h.html#a4b6729daa508c16b828b2dab86dd42e5">00892</a> <span class="preprocessor"></span><span class="preprocessor">#define GAIN_SETTING_7_ADDR                                  (0x40001090u)</span>
<a name="l00893"></a><a class="code" href="regs_8h.html#aa8457756719d0421e400ada347e724ea">00893</a> <span class="preprocessor"></span><span class="preprocessor">#define GAIN_SETTING_7_RESET                                 (0x00000035u)</span>
<a name="l00894"></a>00894 <span class="preprocessor"></span>        <span class="comment">/* RX_MIXER_GAIN_7 field */</span>
<a name="l00895"></a><a class="code" href="regs_8h.html#a8d1d464e10e0b8d740664887664f4dbf">00895</a> <span class="preprocessor">        #define GAIN_SETTING_7_RX_MIXER_GAIN_7               (0x00000040u)</span>
<a name="l00896"></a><a class="code" href="regs_8h.html#af95f428370fe64501ece56631bf42b04">00896</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_7_RX_MIXER_GAIN_7_MASK          (0x00000040u)</span>
<a name="l00897"></a><a class="code" href="regs_8h.html#a4a95d8814c2913c162dd36469883d49b">00897</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_7_RX_MIXER_GAIN_7_BIT           (6)</span>
<a name="l00898"></a><a class="code" href="regs_8h.html#ac155f05771cdbbf518e909a15470dd21">00898</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_7_RX_MIXER_GAIN_7_BITS          (1)</span>
<a name="l00899"></a>00899 <span class="preprocessor"></span>        <span class="comment">/* RX_FILTER_GAIN_7 field */</span>
<a name="l00900"></a><a class="code" href="regs_8h.html#a9d519de2122ccf46c7b6b47f97234c7c">00900</a> <span class="preprocessor">        #define GAIN_SETTING_7_RX_FILTER_GAIN_7              (0x00000030u)</span>
<a name="l00901"></a><a class="code" href="regs_8h.html#a84ac94f8f05416ef6a17b1e22fa6d527">00901</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_7_RX_FILTER_GAIN_7_MASK         (0x00000030u)</span>
<a name="l00902"></a><a class="code" href="regs_8h.html#a37c58716d514157eee617a42cfa3fc72">00902</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_7_RX_FILTER_GAIN_7_BIT          (4)</span>
<a name="l00903"></a><a class="code" href="regs_8h.html#a3eca2fcdfc6179a92f9783e382d878d3">00903</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_7_RX_FILTER_GAIN_7_BITS         (2)</span>
<a name="l00904"></a>00904 <span class="preprocessor"></span>        <span class="comment">/* RX_IF_GAIN_7 field */</span>
<a name="l00905"></a><a class="code" href="regs_8h.html#aa967632d686df7eae69525b078b01d1f">00905</a> <span class="preprocessor">        #define GAIN_SETTING_7_RX_IF_GAIN_7                  (0x0000000Fu)</span>
<a name="l00906"></a><a class="code" href="regs_8h.html#a876e3632663609998af411e1d0adbc3e">00906</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_7_RX_IF_GAIN_7_MASK             (0x0000000Fu)</span>
<a name="l00907"></a><a class="code" href="regs_8h.html#ac9ad60090660d6845b9b27d92809fbb6">00907</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_7_RX_IF_GAIN_7_BIT              (0)</span>
<a name="l00908"></a><a class="code" href="regs_8h.html#a76d486a24a05acc117b7b458c0b3fa17">00908</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_7_RX_IF_GAIN_7_BITS             (4)</span>
<a name="l00909"></a>00909 <span class="preprocessor"></span>
<a name="l00910"></a><a class="code" href="regs_8h.html#aab7087585673adf3d50361c122cb5657">00910</a> <span class="preprocessor">#define GAIN_SETTING_8                                       *((volatile int32u *)0x40001094u)</span>
<a name="l00911"></a><a class="code" href="regs_8h.html#a6278718b5dc3536a93d630002de38d18">00911</a> <span class="preprocessor"></span><span class="preprocessor">#define GAIN_SETTING_8_REG                                   *((volatile int32u *)0x40001094u)</span>
<a name="l00912"></a><a class="code" href="regs_8h.html#a2d8864250be38e1379d3d599bf00120e">00912</a> <span class="preprocessor"></span><span class="preprocessor">#define GAIN_SETTING_8_ADDR                                  (0x40001094u)</span>
<a name="l00913"></a><a class="code" href="regs_8h.html#acefa19a5928d9c08e5bc389c4f8566b9">00913</a> <span class="preprocessor"></span><span class="preprocessor">#define GAIN_SETTING_8_RESET                                 (0x00000036u)</span>
<a name="l00914"></a>00914 <span class="preprocessor"></span>        <span class="comment">/* RX_MIXER_GAIN_8 field */</span>
<a name="l00915"></a><a class="code" href="regs_8h.html#a8cf9addb71b4d923f24ed442b6af5a47">00915</a> <span class="preprocessor">        #define GAIN_SETTING_8_RX_MIXER_GAIN_8               (0x00000040u)</span>
<a name="l00916"></a><a class="code" href="regs_8h.html#a99153a3474a58530be02b6382f84edc6">00916</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_8_RX_MIXER_GAIN_8_MASK          (0x00000040u)</span>
<a name="l00917"></a><a class="code" href="regs_8h.html#a7628469e92ac3b0eb0c04fbb0425cfe5">00917</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_8_RX_MIXER_GAIN_8_BIT           (6)</span>
<a name="l00918"></a><a class="code" href="regs_8h.html#ae188031305b72b7a9ac8e3bdeb424de4">00918</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_8_RX_MIXER_GAIN_8_BITS          (1)</span>
<a name="l00919"></a>00919 <span class="preprocessor"></span>        <span class="comment">/* RX_FILTER_GAIN_8 field */</span>
<a name="l00920"></a><a class="code" href="regs_8h.html#a9cf13c4d61cd8f708457e665187ba57e">00920</a> <span class="preprocessor">        #define GAIN_SETTING_8_RX_FILTER_GAIN_8              (0x00000030u)</span>
<a name="l00921"></a><a class="code" href="regs_8h.html#a186f6e3d7f3679ee2d9f165027c44f23">00921</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_8_RX_FILTER_GAIN_8_MASK         (0x00000030u)</span>
<a name="l00922"></a><a class="code" href="regs_8h.html#aed775ca3e093c6fe82dacbb0aeb55710">00922</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_8_RX_FILTER_GAIN_8_BIT          (4)</span>
<a name="l00923"></a><a class="code" href="regs_8h.html#a6f50ee2348cdbda6ba860ef00b15e438">00923</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_8_RX_FILTER_GAIN_8_BITS         (2)</span>
<a name="l00924"></a>00924 <span class="preprocessor"></span>        <span class="comment">/* RX_IF_GAIN_8 field */</span>
<a name="l00925"></a><a class="code" href="regs_8h.html#a5563acaefe49434655157619a011c161">00925</a> <span class="preprocessor">        #define GAIN_SETTING_8_RX_IF_GAIN_8                  (0x0000000Fu)</span>
<a name="l00926"></a><a class="code" href="regs_8h.html#a128aefc8c5d7eab6731533ead2585cfa">00926</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_8_RX_IF_GAIN_8_MASK             (0x0000000Fu)</span>
<a name="l00927"></a><a class="code" href="regs_8h.html#a3519bd7e86874326957f67c30b35c8c5">00927</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_8_RX_IF_GAIN_8_BIT              (0)</span>
<a name="l00928"></a><a class="code" href="regs_8h.html#a287bbf75b0e3788d2abc459f032dfe63">00928</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_8_RX_IF_GAIN_8_BITS             (4)</span>
<a name="l00929"></a>00929 <span class="preprocessor"></span>
<a name="l00930"></a><a class="code" href="regs_8h.html#aaa30e9ad229033f1615cfe63d75973d5">00930</a> <span class="preprocessor">#define GAIN_SETTING_9                                       *((volatile int32u *)0x40001098u)</span>
<a name="l00931"></a><a class="code" href="regs_8h.html#a8077151602fca65df6ad1966fba3971a">00931</a> <span class="preprocessor"></span><span class="preprocessor">#define GAIN_SETTING_9_REG                                   *((volatile int32u *)0x40001098u)</span>
<a name="l00932"></a><a class="code" href="regs_8h.html#a8a6e48735dc262532c6bb39451fdb0cd">00932</a> <span class="preprocessor"></span><span class="preprocessor">#define GAIN_SETTING_9_ADDR                                  (0x40001098u)</span>
<a name="l00933"></a><a class="code" href="regs_8h.html#ac7fc37b46c14ca9f956cfa5fb3e3efa0">00933</a> <span class="preprocessor"></span><span class="preprocessor">#define GAIN_SETTING_9_RESET                                 (0x00000076u)</span>
<a name="l00934"></a>00934 <span class="preprocessor"></span>        <span class="comment">/* RX_MIXER_GAIN_9 field */</span>
<a name="l00935"></a><a class="code" href="regs_8h.html#a31b476cf0c290d1be175dfdc74d7f992">00935</a> <span class="preprocessor">        #define GAIN_SETTING_9_RX_MIXER_GAIN_9               (0x00000040u)</span>
<a name="l00936"></a><a class="code" href="regs_8h.html#af9c80d4bf746fb0f1995a8993bc8c8c6">00936</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_9_RX_MIXER_GAIN_9_MASK          (0x00000040u)</span>
<a name="l00937"></a><a class="code" href="regs_8h.html#ac48dc6da30728df7c9a2d729822d1084">00937</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_9_RX_MIXER_GAIN_9_BIT           (6)</span>
<a name="l00938"></a><a class="code" href="regs_8h.html#a8c89c23c137db681945b2d5c2e34b5b2">00938</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_9_RX_MIXER_GAIN_9_BITS          (1)</span>
<a name="l00939"></a>00939 <span class="preprocessor"></span>        <span class="comment">/* RX_FILTER_GAIN_9 field */</span>
<a name="l00940"></a><a class="code" href="regs_8h.html#a3002666eb2671c090e2fd57f5ab49417">00940</a> <span class="preprocessor">        #define GAIN_SETTING_9_RX_FILTER_GAIN_9              (0x00000030u)</span>
<a name="l00941"></a><a class="code" href="regs_8h.html#a4d98470b6e91552dd759af6f4489fc15">00941</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_9_RX_FILTER_GAIN_9_MASK         (0x00000030u)</span>
<a name="l00942"></a><a class="code" href="regs_8h.html#a6a4b32f2913325f287cb1c5caa483044">00942</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_9_RX_FILTER_GAIN_9_BIT          (4)</span>
<a name="l00943"></a><a class="code" href="regs_8h.html#a0bb461037eff2b333f91f41e43380da6">00943</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_9_RX_FILTER_GAIN_9_BITS         (2)</span>
<a name="l00944"></a>00944 <span class="preprocessor"></span>        <span class="comment">/* RX_IF_GAIN_9 field */</span>
<a name="l00945"></a><a class="code" href="regs_8h.html#a5b1948afe7c315d04f15624aa232e583">00945</a> <span class="preprocessor">        #define GAIN_SETTING_9_RX_IF_GAIN_9                  (0x0000000Fu)</span>
<a name="l00946"></a><a class="code" href="regs_8h.html#a569abc4d3ef43893ae51f06a63022d8e">00946</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_9_RX_IF_GAIN_9_MASK             (0x0000000Fu)</span>
<a name="l00947"></a><a class="code" href="regs_8h.html#af78de1558a512eab164c71df97c08957">00947</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_9_RX_IF_GAIN_9_BIT              (0)</span>
<a name="l00948"></a><a class="code" href="regs_8h.html#a667dfd62bf6a41b84c9335a80032fe8b">00948</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_9_RX_IF_GAIN_9_BITS             (4)</span>
<a name="l00949"></a>00949 <span class="preprocessor"></span>
<a name="l00950"></a><a class="code" href="regs_8h.html#ae5632d520dad8fae52b91ebbcc891ec9">00950</a> <span class="preprocessor">#define GAIN_SETTING_10                                      *((volatile int32u *)0x4000109Cu)</span>
<a name="l00951"></a><a class="code" href="regs_8h.html#a4f30c0d793c9120dad50ee4cc82b5921">00951</a> <span class="preprocessor"></span><span class="preprocessor">#define GAIN_SETTING_10_REG                                  *((volatile int32u *)0x4000109Cu)</span>
<a name="l00952"></a><a class="code" href="regs_8h.html#a26cfb1ded04af5f0c9bbb184b3eabb32">00952</a> <span class="preprocessor"></span><span class="preprocessor">#define GAIN_SETTING_10_ADDR                                 (0x4000109Cu)</span>
<a name="l00953"></a><a class="code" href="regs_8h.html#a9fb128525786beba36d4ac83e4054e9c">00953</a> <span class="preprocessor"></span><span class="preprocessor">#define GAIN_SETTING_10_RESET                                (0x00000077u)</span>
<a name="l00954"></a>00954 <span class="preprocessor"></span>        <span class="comment">/* RX_MIXER_GAIN_10 field */</span>
<a name="l00955"></a><a class="code" href="regs_8h.html#a50675d2acb077111d93e893149eddd64">00955</a> <span class="preprocessor">        #define GAIN_SETTING_10_RX_MIXER_GAIN_10             (0x00000040u)</span>
<a name="l00956"></a><a class="code" href="regs_8h.html#a77806eb63a6861a467c3011f02fe6d9d">00956</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_10_RX_MIXER_GAIN_10_MASK        (0x00000040u)</span>
<a name="l00957"></a><a class="code" href="regs_8h.html#a9cb255582eb1f8139e8196749916489f">00957</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_10_RX_MIXER_GAIN_10_BIT         (6)</span>
<a name="l00958"></a><a class="code" href="regs_8h.html#a4a7c7a0cb419c8e63f1d356e8b0ac5e4">00958</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_10_RX_MIXER_GAIN_10_BITS        (1)</span>
<a name="l00959"></a>00959 <span class="preprocessor"></span>        <span class="comment">/* RX_FILTER_GAIN_10 field */</span>
<a name="l00960"></a><a class="code" href="regs_8h.html#a3d466f2cfdb93f0f0f66d0b11a064e13">00960</a> <span class="preprocessor">        #define GAIN_SETTING_10_RX_FILTER_GAIN_10            (0x00000030u)</span>
<a name="l00961"></a><a class="code" href="regs_8h.html#aee6bccb9b36ff8b072d618b428977e1f">00961</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_10_RX_FILTER_GAIN_10_MASK       (0x00000030u)</span>
<a name="l00962"></a><a class="code" href="regs_8h.html#aa963aea0df76c46187b71d3f3a4751c1">00962</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_10_RX_FILTER_GAIN_10_BIT        (4)</span>
<a name="l00963"></a><a class="code" href="regs_8h.html#ab5eeed0c6b8a2953fa68aa0af9a610e1">00963</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_10_RX_FILTER_GAIN_10_BITS       (2)</span>
<a name="l00964"></a>00964 <span class="preprocessor"></span>        <span class="comment">/* RX_IF_GAIN_10 field */</span>
<a name="l00965"></a><a class="code" href="regs_8h.html#a50cdcd79ea6f86671dec04685b1c0d53">00965</a> <span class="preprocessor">        #define GAIN_SETTING_10_RX_IF_GAIN_10                (0x0000000Fu)</span>
<a name="l00966"></a><a class="code" href="regs_8h.html#ab4f7962300892ae6b94d19c5356b4adc">00966</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_10_RX_IF_GAIN_10_MASK           (0x0000000Fu)</span>
<a name="l00967"></a><a class="code" href="regs_8h.html#a8ff5d5d69124cd64366e3a1980b197df">00967</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_10_RX_IF_GAIN_10_BIT            (0)</span>
<a name="l00968"></a><a class="code" href="regs_8h.html#af07a805471c6a42d85ce7e702031c3a5">00968</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_10_RX_IF_GAIN_10_BITS           (4)</span>
<a name="l00969"></a>00969 <span class="preprocessor"></span>
<a name="l00970"></a><a class="code" href="regs_8h.html#ae221d672a9b69784b281266221d19c5d">00970</a> <span class="preprocessor">#define GAIN_SETTING_11                                      *((volatile int32u *)0x400010A0u)</span>
<a name="l00971"></a><a class="code" href="regs_8h.html#a28b96beb98c31762ee5d96ceeb8f88d1">00971</a> <span class="preprocessor"></span><span class="preprocessor">#define GAIN_SETTING_11_REG                                  *((volatile int32u *)0x400010A0u)</span>
<a name="l00972"></a><a class="code" href="regs_8h.html#a7063f2889266efd5f23505a557738f22">00972</a> <span class="preprocessor"></span><span class="preprocessor">#define GAIN_SETTING_11_ADDR                                 (0x400010A0u)</span>
<a name="l00973"></a><a class="code" href="regs_8h.html#af3b8637bea36f270ae22b1d116c3a166">00973</a> <span class="preprocessor"></span><span class="preprocessor">#define GAIN_SETTING_11_RESET                                (0x00000078u)</span>
<a name="l00974"></a>00974 <span class="preprocessor"></span>        <span class="comment">/* RX_MIXER_GAIN_11 field */</span>
<a name="l00975"></a><a class="code" href="regs_8h.html#a9fb5de9800cabc8caf0de0380b0625cb">00975</a> <span class="preprocessor">        #define GAIN_SETTING_11_RX_MIXER_GAIN_11             (0x00000040u)</span>
<a name="l00976"></a><a class="code" href="regs_8h.html#acc696e47bae093cf40a49f068725bfe4">00976</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_11_RX_MIXER_GAIN_11_MASK        (0x00000040u)</span>
<a name="l00977"></a><a class="code" href="regs_8h.html#ac8bbae92d810100be9b387ffc4630d5c">00977</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_11_RX_MIXER_GAIN_11_BIT         (6)</span>
<a name="l00978"></a><a class="code" href="regs_8h.html#ae530ac907301191b5d30a73e177bd793">00978</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_11_RX_MIXER_GAIN_11_BITS        (1)</span>
<a name="l00979"></a>00979 <span class="preprocessor"></span>        <span class="comment">/* RX_FILTER_GAIN_11 field */</span>
<a name="l00980"></a><a class="code" href="regs_8h.html#a622ece9e7632de17e6708fb9cf90bb01">00980</a> <span class="preprocessor">        #define GAIN_SETTING_11_RX_FILTER_GAIN_11            (0x00000030u)</span>
<a name="l00981"></a><a class="code" href="regs_8h.html#aa760ca0e9dc2a940dbdefc392835f23d">00981</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_11_RX_FILTER_GAIN_11_MASK       (0x00000030u)</span>
<a name="l00982"></a><a class="code" href="regs_8h.html#af86649403b851eca69fd47905d4467dd">00982</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_11_RX_FILTER_GAIN_11_BIT        (4)</span>
<a name="l00983"></a><a class="code" href="regs_8h.html#ab0c9327717d9d08e75f37a926c613299">00983</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_11_RX_FILTER_GAIN_11_BITS       (2)</span>
<a name="l00984"></a>00984 <span class="preprocessor"></span>        <span class="comment">/* RX_IF_GAIN_11 field */</span>
<a name="l00985"></a><a class="code" href="regs_8h.html#afa36d90748c87679cc81f2254ce0cbeb">00985</a> <span class="preprocessor">        #define GAIN_SETTING_11_RX_IF_GAIN_11                (0x0000000Fu)</span>
<a name="l00986"></a><a class="code" href="regs_8h.html#a4a2b2e33ac83bdb96a53006f7985aa43">00986</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_11_RX_IF_GAIN_11_MASK           (0x0000000Fu)</span>
<a name="l00987"></a><a class="code" href="regs_8h.html#a24729c90a2d988c39a8385c86bb573a4">00987</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_11_RX_IF_GAIN_11_BIT            (0)</span>
<a name="l00988"></a><a class="code" href="regs_8h.html#a7264cb1885a4467f18d7e51b2149fe8a">00988</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_SETTING_11_RX_IF_GAIN_11_BITS           (4)</span>
<a name="l00989"></a>00989 <span class="preprocessor"></span>
<a name="l00990"></a><a class="code" href="regs_8h.html#ad500a72509ef3adb32649004e7dd4603">00990</a> <span class="preprocessor">#define GAIN_CTRL_MIN_RF                                     *((volatile int32u *)0x400010A4u)</span>
<a name="l00991"></a><a class="code" href="regs_8h.html#a7b560a9d392f6fa35fb41d2b4cfaef21">00991</a> <span class="preprocessor"></span><span class="preprocessor">#define GAIN_CTRL_MIN_RF_REG                                 *((volatile int32u *)0x400010A4u)</span>
<a name="l00992"></a><a class="code" href="regs_8h.html#a9722bb257c9715e56a4e5fec015c7cd3">00992</a> <span class="preprocessor"></span><span class="preprocessor">#define GAIN_CTRL_MIN_RF_ADDR                                (0x400010A4u)</span>
<a name="l00993"></a><a class="code" href="regs_8h.html#af0c34e19c4155e4bedba29c1f6381225">00993</a> <span class="preprocessor"></span><span class="preprocessor">#define GAIN_CTRL_MIN_RF_RESET                               (0x000000F0u)</span>
<a name="l00994"></a>00994 <span class="preprocessor"></span>        <span class="comment">/* GAIN_CTRL_MIN_RF field */</span>
<a name="l00995"></a><a class="code" href="regs_8h.html#a179b3ce7db539ad5584da81de9b24b51">00995</a> <span class="preprocessor">        #define GAIN_CTRL_MIN_RF_GAIN_CTRL_MIN_RF            (0x000001FFu)</span>
<a name="l00996"></a><a class="code" href="regs_8h.html#ae36513036c49bb2cd4e90d5a4fd2dea5">00996</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_CTRL_MIN_RF_GAIN_CTRL_MIN_RF_MASK       (0x000001FFu)</span>
<a name="l00997"></a><a class="code" href="regs_8h.html#af95afbc2c989de29dfc64361634e2384">00997</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_CTRL_MIN_RF_GAIN_CTRL_MIN_RF_BIT        (0)</span>
<a name="l00998"></a><a class="code" href="regs_8h.html#abb3098b98c1de1078d79dae8e1fa254e">00998</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_CTRL_MIN_RF_GAIN_CTRL_MIN_RF_BITS       (9)</span>
<a name="l00999"></a>00999 <span class="preprocessor"></span>
<a name="l01000"></a><a class="code" href="regs_8h.html#a65a5d679278d37e4973d6cfdd2038ebf">01000</a> <span class="preprocessor">#define GAIN_CTRL_MAX_RF                                     *((volatile int32u *)0x400010A8u)</span>
<a name="l01001"></a><a class="code" href="regs_8h.html#ac80bf97e2e326225a0f72abc4e401927">01001</a> <span class="preprocessor"></span><span class="preprocessor">#define GAIN_CTRL_MAX_RF_REG                                 *((volatile int32u *)0x400010A8u)</span>
<a name="l01002"></a><a class="code" href="regs_8h.html#a3942645e783a5c39d1124913f550fc47">01002</a> <span class="preprocessor"></span><span class="preprocessor">#define GAIN_CTRL_MAX_RF_ADDR                                (0x400010A8u)</span>
<a name="l01003"></a><a class="code" href="regs_8h.html#a5c954742bb1a2f38129a9ac8dfb339dc">01003</a> <span class="preprocessor"></span><span class="preprocessor">#define GAIN_CTRL_MAX_RF_RESET                               (0x000000FCu)</span>
<a name="l01004"></a>01004 <span class="preprocessor"></span>        <span class="comment">/* GAIN_CTRL_MAX_RF field */</span>
<a name="l01005"></a><a class="code" href="regs_8h.html#a4a267f46899a43ca7e697042c97ee9dd">01005</a> <span class="preprocessor">        #define GAIN_CTRL_MAX_RF_GAIN_CTRL_MAX_RF            (0x000001FFu)</span>
<a name="l01006"></a><a class="code" href="regs_8h.html#a19345b2b0f236ed0fcd89d2710c46ed3">01006</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_CTRL_MAX_RF_GAIN_CTRL_MAX_RF_MASK       (0x000001FFu)</span>
<a name="l01007"></a><a class="code" href="regs_8h.html#a784b4b316666d7bde63d3eb3cb129312">01007</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_CTRL_MAX_RF_GAIN_CTRL_MAX_RF_BIT        (0)</span>
<a name="l01008"></a><a class="code" href="regs_8h.html#a9c39f1319614a671d0ee0a3b1c378063">01008</a> <span class="preprocessor"></span><span class="preprocessor">        #define GAIN_CTRL_MAX_RF_GAIN_CTRL_MAX_RF_BITS       (9)</span>
<a name="l01009"></a>01009 <span class="preprocessor"></span>
<a name="l01010"></a><a class="code" href="regs_8h.html#a17746c6987813c6adb347ddf6001b3bc">01010</a> <span class="preprocessor">#define MIXER_GAIN_STEP                                      *((volatile int32u *)0x400010ACu)</span>
<a name="l01011"></a><a class="code" href="regs_8h.html#a9208e5d3476986db565531a2488894d5">01011</a> <span class="preprocessor"></span><span class="preprocessor">#define MIXER_GAIN_STEP_REG                                  *((volatile int32u *)0x400010ACu)</span>
<a name="l01012"></a><a class="code" href="regs_8h.html#ad6b01eb02456a3c3060ee0cb01d8eeb5">01012</a> <span class="preprocessor"></span><span class="preprocessor">#define MIXER_GAIN_STEP_ADDR                                 (0x400010ACu)</span>
<a name="l01013"></a><a class="code" href="regs_8h.html#a5b7aa851a3a22634d227a5468ed9a7d8">01013</a> <span class="preprocessor"></span><span class="preprocessor">#define MIXER_GAIN_STEP_RESET                                (0x0000000Cu)</span>
<a name="l01014"></a>01014 <span class="preprocessor"></span>        <span class="comment">/* MIXER_GAIN_STEP field */</span>
<a name="l01015"></a><a class="code" href="regs_8h.html#a42e4ee375855c50390926a56939c1795">01015</a> <span class="preprocessor">        #define MIXER_GAIN_STEP_MIXER_GAIN_STEP              (0x0000000Fu)</span>
<a name="l01016"></a><a class="code" href="regs_8h.html#a7393175c192414db022f9f9c9c9d6dfb">01016</a> <span class="preprocessor"></span><span class="preprocessor">        #define MIXER_GAIN_STEP_MIXER_GAIN_STEP_MASK         (0x0000000Fu)</span>
<a name="l01017"></a><a class="code" href="regs_8h.html#a6c548d0d419b560b40bb17ed9bd7dc12">01017</a> <span class="preprocessor"></span><span class="preprocessor">        #define MIXER_GAIN_STEP_MIXER_GAIN_STEP_BIT          (0)</span>
<a name="l01018"></a><a class="code" href="regs_8h.html#ae453a8f53a94c95b2fa03c31865c27de">01018</a> <span class="preprocessor"></span><span class="preprocessor">        #define MIXER_GAIN_STEP_MIXER_GAIN_STEP_BITS         (4)</span>
<a name="l01019"></a>01019 <span class="preprocessor"></span>
<a name="l01020"></a><a class="code" href="regs_8h.html#a366bd6b6509ee58595fe7ac898555540">01020</a> <span class="preprocessor">#define PREAMBLE_EVENT                                       *((volatile int32u *)0x400010B0u)</span>
<a name="l01021"></a><a class="code" href="regs_8h.html#a459fcde32e37ff53bf546b4828ef5c20">01021</a> <span class="preprocessor"></span><span class="preprocessor">#define PREAMBLE_EVENT_REG                                   *((volatile int32u *)0x400010B0u)</span>
<a name="l01022"></a><a class="code" href="regs_8h.html#ac93b8e3c92411a70570325803e7ae7d6">01022</a> <span class="preprocessor"></span><span class="preprocessor">#define PREAMBLE_EVENT_ADDR                                  (0x400010B0u)</span>
<a name="l01023"></a><a class="code" href="regs_8h.html#aa1c5d3c14931f732e93dc3fde45b17ae">01023</a> <span class="preprocessor"></span><span class="preprocessor">#define PREAMBLE_EVENT_RESET                                 (0x00005877u)</span>
<a name="l01024"></a>01024 <span class="preprocessor"></span>        <span class="comment">/* PREAMBLE_CONFIRM_THRESH field */</span>
<a name="l01025"></a><a class="code" href="regs_8h.html#a23b5e86ebeda95fa95653128b7e5e136">01025</a> <span class="preprocessor">        #define PREAMBLE_EVENT_PREAMBLE_CONFIRM_THRESH       (0x0000FF00u)</span>
<a name="l01026"></a><a class="code" href="regs_8h.html#a222fd7224fd664c560667e878ca0c564">01026</a> <span class="preprocessor"></span><span class="preprocessor">        #define PREAMBLE_EVENT_PREAMBLE_CONFIRM_THRESH_MASK  (0x0000FF00u)</span>
<a name="l01027"></a><a class="code" href="regs_8h.html#a3824b30e154b7c828d447f23659a09a9">01027</a> <span class="preprocessor"></span><span class="preprocessor">        #define PREAMBLE_EVENT_PREAMBLE_CONFIRM_THRESH_BIT   (8)</span>
<a name="l01028"></a><a class="code" href="regs_8h.html#ab4c3bc9c52808bd5bef2d1eea9ee62f6">01028</a> <span class="preprocessor"></span><span class="preprocessor">        #define PREAMBLE_EVENT_PREAMBLE_CONFIRM_THRESH_BITS  (8)</span>
<a name="l01029"></a>01029 <span class="preprocessor"></span>        <span class="comment">/* PREAMBLE_EVENT_THRESH field */</span>
<a name="l01030"></a><a class="code" href="regs_8h.html#ada937b97e5b96de7404b13db0b6586be">01030</a> <span class="preprocessor">        #define PREAMBLE_EVENT_PREAMBLE_EVENT_THRESH         (0x000000FFu)</span>
<a name="l01031"></a><a class="code" href="regs_8h.html#ac0b0249db680ad2a2e37f610dcb32f14">01031</a> <span class="preprocessor"></span><span class="preprocessor">        #define PREAMBLE_EVENT_PREAMBLE_EVENT_THRESH_MASK    (0x000000FFu)</span>
<a name="l01032"></a><a class="code" href="regs_8h.html#a27549a392b065f69d9f9f0260c2bc322">01032</a> <span class="preprocessor"></span><span class="preprocessor">        #define PREAMBLE_EVENT_PREAMBLE_EVENT_THRESH_BIT     (0)</span>
<a name="l01033"></a><a class="code" href="regs_8h.html#a51f56dd6d1890d61b810c99c449d81ae">01033</a> <span class="preprocessor"></span><span class="preprocessor">        #define PREAMBLE_EVENT_PREAMBLE_EVENT_THRESH_BITS    (8)</span>
<a name="l01034"></a>01034 <span class="preprocessor"></span>
<a name="l01035"></a><a class="code" href="regs_8h.html#a39af9ff01cb7b2cf5d1c89cc0acdaa66">01035</a> <span class="preprocessor">#define PREAMBLE_ABORT_THRESH                                *((volatile int32u *)0x400010B4u)</span>
<a name="l01036"></a><a class="code" href="regs_8h.html#ad6c2dc784bed3bc2c37f2a3546263782">01036</a> <span class="preprocessor"></span><span class="preprocessor">#define PREAMBLE_ABORT_THRESH_REG                            *((volatile int32u *)0x400010B4u)</span>
<a name="l01037"></a><a class="code" href="regs_8h.html#a6fec7a98e15fad9c72332bdb995e6039">01037</a> <span class="preprocessor"></span><span class="preprocessor">#define PREAMBLE_ABORT_THRESH_ADDR                           (0x400010B4u)</span>
<a name="l01038"></a><a class="code" href="regs_8h.html#a6f67375e2426a998bb5c28044a1fce24">01038</a> <span class="preprocessor"></span><span class="preprocessor">#define PREAMBLE_ABORT_THRESH_RESET                          (0x00000071u)</span>
<a name="l01039"></a>01039 <span class="preprocessor"></span>        <span class="comment">/* PREAMBLE_ABORT_THRESH field */</span>
<a name="l01040"></a><a class="code" href="regs_8h.html#a7381b57cbabb4da4e590990365d7b9d4">01040</a> <span class="preprocessor">        #define PREAMBLE_ABORT_THRESH_PREAMBLE_ABORT_THRESH  (0x000000FFu)</span>
<a name="l01041"></a><a class="code" href="regs_8h.html#a4f4eb613fe45c8fc02e3d6d5bc224891">01041</a> <span class="preprocessor"></span><span class="preprocessor">        #define PREAMBLE_ABORT_THRESH_PREAMBLE_ABORT_THRESH_MASK (0x000000FFu)</span>
<a name="l01042"></a><a class="code" href="regs_8h.html#a463c084c0431d53ac0ad98e94bf85f52">01042</a> <span class="preprocessor"></span><span class="preprocessor">        #define PREAMBLE_ABORT_THRESH_PREAMBLE_ABORT_THRESH_BIT (0)</span>
<a name="l01043"></a><a class="code" href="regs_8h.html#a8a181f37708d9090384f3d9cf9013a84">01043</a> <span class="preprocessor"></span><span class="preprocessor">        #define PREAMBLE_ABORT_THRESH_PREAMBLE_ABORT_THRESH_BITS (8)</span>
<a name="l01044"></a>01044 <span class="preprocessor"></span>
<a name="l01045"></a><a class="code" href="regs_8h.html#a1d737a2e1f8e46b561f8f3d08d427191">01045</a> <span class="preprocessor">#define PREAMBLE_ACCEPT_WINDOW                               *((volatile int32u *)0x400010B8u)</span>
<a name="l01046"></a><a class="code" href="regs_8h.html#a87660b6db4119189c720a429135d4088">01046</a> <span class="preprocessor"></span><span class="preprocessor">#define PREAMBLE_ACCEPT_WINDOW_REG                           *((volatile int32u *)0x400010B8u)</span>
<a name="l01047"></a><a class="code" href="regs_8h.html#a234339b729d0d30b5b16177e552fbf77">01047</a> <span class="preprocessor"></span><span class="preprocessor">#define PREAMBLE_ACCEPT_WINDOW_ADDR                          (0x400010B8u)</span>
<a name="l01048"></a><a class="code" href="regs_8h.html#aaf34780087e1c2395c36ce25a28bdd56">01048</a> <span class="preprocessor"></span><span class="preprocessor">#define PREAMBLE_ACCEPT_WINDOW_RESET                         (0x00000003u)</span>
<a name="l01049"></a>01049 <span class="preprocessor"></span>        <span class="comment">/* PREAMBLE_ACCEPT_WINDOW field */</span>
<a name="l01050"></a><a class="code" href="regs_8h.html#a6c04b602ad16aea407d5efe8ad8d4cc0">01050</a> <span class="preprocessor">        #define PREAMBLE_ACCEPT_WINDOW_PREAMBLE_ACCEPT_WINDOW (0x0000007Fu)</span>
<a name="l01051"></a><a class="code" href="regs_8h.html#a2e4ff74c1efb60626a60e56a9fc82a9c">01051</a> <span class="preprocessor"></span><span class="preprocessor">        #define PREAMBLE_ACCEPT_WINDOW_PREAMBLE_ACCEPT_WINDOW_MASK (0x0000007Fu)</span>
<a name="l01052"></a><a class="code" href="regs_8h.html#a8b6364dbd00ee0870454d9c3efd08e49">01052</a> <span class="preprocessor"></span><span class="preprocessor">        #define PREAMBLE_ACCEPT_WINDOW_PREAMBLE_ACCEPT_WINDOW_BIT (0)</span>
<a name="l01053"></a><a class="code" href="regs_8h.html#a193ded2bd281b4f8e8fde6b05492eb73">01053</a> <span class="preprocessor"></span><span class="preprocessor">        #define PREAMBLE_ACCEPT_WINDOW_PREAMBLE_ACCEPT_WINDOW_BITS (7)</span>
<a name="l01054"></a>01054 <span class="preprocessor"></span>
<a name="l01055"></a><a class="code" href="regs_8h.html#ab4dab52e7cba87db7eab8bbfeb350674">01055</a> <span class="preprocessor">#define CCA_MODE                                             *((volatile int32u *)0x400010BCu)</span>
<a name="l01056"></a><a class="code" href="regs_8h.html#aca637942cbe92a9fad495f38c14bcd66">01056</a> <span class="preprocessor"></span><span class="preprocessor">#define CCA_MODE_REG                                         *((volatile int32u *)0x400010BCu)</span>
<a name="l01057"></a><a class="code" href="regs_8h.html#ae2f225d4914eba5d0de31a793af72be5">01057</a> <span class="preprocessor"></span><span class="preprocessor">#define CCA_MODE_ADDR                                        (0x400010BCu)</span>
<a name="l01058"></a><a class="code" href="regs_8h.html#ac99d8284ed364132797e30a5875a150b">01058</a> <span class="preprocessor"></span><span class="preprocessor">#define CCA_MODE_RESET                                       (0x00000000u)</span>
<a name="l01059"></a>01059 <span class="preprocessor"></span>        <span class="comment">/* CCA_MODE field */</span>
<a name="l01060"></a><a class="code" href="regs_8h.html#a89a92635055775673c8fe2d04d6e8b28">01060</a> <span class="preprocessor">        #define CCA_MODE_CCA_MODE                            (0x00000003u)</span>
<a name="l01061"></a><a class="code" href="regs_8h.html#a9b754a9b08e4a12fbd5a5f7453876507">01061</a> <span class="preprocessor"></span><span class="preprocessor">        #define CCA_MODE_CCA_MODE_MASK                       (0x00000003u)</span>
<a name="l01062"></a><a class="code" href="regs_8h.html#af59dc6886bf75d832c974d3d13933458">01062</a> <span class="preprocessor"></span><span class="preprocessor">        #define CCA_MODE_CCA_MODE_BIT                        (0)</span>
<a name="l01063"></a><a class="code" href="regs_8h.html#a6782e9d2b788473dab76d7e749bee4e9">01063</a> <span class="preprocessor"></span><span class="preprocessor">        #define CCA_MODE_CCA_MODE_BITS                       (2)</span>
<a name="l01064"></a>01064 <span class="preprocessor"></span>
<a name="l01065"></a><a class="code" href="regs_8h.html#a091eb86daafadcce09549f3d9827dd9d">01065</a> <span class="preprocessor">#define TX_POWER_MAX                                         *((volatile int32u *)0x400010C0u)</span>
<a name="l01066"></a><a class="code" href="regs_8h.html#ae3b4d805ae860a1ea10cbd3b5083c5bf">01066</a> <span class="preprocessor"></span><span class="preprocessor">#define TX_POWER_MAX_REG                                     *((volatile int32u *)0x400010C0u)</span>
<a name="l01067"></a><a class="code" href="regs_8h.html#a95366de592c258b65e20fcb8d5c3ffc2">01067</a> <span class="preprocessor"></span><span class="preprocessor">#define TX_POWER_MAX_ADDR                                    (0x400010C0u)</span>
<a name="l01068"></a><a class="code" href="regs_8h.html#a59b423d3429ee5790734a3a2edf3aaa7">01068</a> <span class="preprocessor"></span><span class="preprocessor">#define TX_POWER_MAX_RESET                                   (0x00000000u)</span>
<a name="l01069"></a>01069 <span class="preprocessor"></span>        <span class="comment">/* MANUAL_POWER field */</span>
<a name="l01070"></a><a class="code" href="regs_8h.html#a56d1d400bd3a566e292fb8c245382b36">01070</a> <span class="preprocessor">        #define TX_POWER_MAX_MANUAL_POWER                    (0x00008000u)</span>
<a name="l01071"></a><a class="code" href="regs_8h.html#a2a2c7ce5e35cf159f3eebf471bf248fd">01071</a> <span class="preprocessor"></span><span class="preprocessor">        #define TX_POWER_MAX_MANUAL_POWER_MASK               (0x00008000u)</span>
<a name="l01072"></a><a class="code" href="regs_8h.html#a41ac9042fa43866e6da77062dfbe2ac2">01072</a> <span class="preprocessor"></span><span class="preprocessor">        #define TX_POWER_MAX_MANUAL_POWER_BIT                (15)</span>
<a name="l01073"></a><a class="code" href="regs_8h.html#ae7b38919407d865b2bd17df099d74137">01073</a> <span class="preprocessor"></span><span class="preprocessor">        #define TX_POWER_MAX_MANUAL_POWER_BITS               (1)</span>
<a name="l01074"></a>01074 <span class="preprocessor"></span>        <span class="comment">/* TX_POWER_MAX field */</span>
<a name="l01075"></a><a class="code" href="regs_8h.html#ae08b47cc44a298a1fd1bca035d3528ed">01075</a> <span class="preprocessor">        #define TX_POWER_MAX_TX_POWER_MAX                    (0x0000001Fu)</span>
<a name="l01076"></a><a class="code" href="regs_8h.html#ab5b687c158a1a730a4af5efc0a248770">01076</a> <span class="preprocessor"></span><span class="preprocessor">        #define TX_POWER_MAX_TX_POWER_MAX_MASK               (0x0000001Fu)</span>
<a name="l01077"></a><a class="code" href="regs_8h.html#a457600b412a9434edb1a185d72d58f4d">01077</a> <span class="preprocessor"></span><span class="preprocessor">        #define TX_POWER_MAX_TX_POWER_MAX_BIT                (0)</span>
<a name="l01078"></a><a class="code" href="regs_8h.html#a87b718bd5e1d1512ed500536861f02ff">01078</a> <span class="preprocessor"></span><span class="preprocessor">        #define TX_POWER_MAX_TX_POWER_MAX_BITS               (5)</span>
<a name="l01079"></a>01079 <span class="preprocessor"></span>
<a name="l01080"></a><a class="code" href="regs_8h.html#af7c8c8a2cccfe9c286e4d13b069a3d41">01080</a> <span class="preprocessor">#define SYNTH_FREQ_H                                         *((volatile int32u *)0x400010C4u)</span>
<a name="l01081"></a><a class="code" href="regs_8h.html#a406ed19fbe756430c8f44ad2f37e0847">01081</a> <span class="preprocessor"></span><span class="preprocessor">#define SYNTH_FREQ_H_REG                                     *((volatile int32u *)0x400010C4u)</span>
<a name="l01082"></a><a class="code" href="regs_8h.html#a4a31a01b36a475eaf67c504676eb6b67">01082</a> <span class="preprocessor"></span><span class="preprocessor">#define SYNTH_FREQ_H_ADDR                                    (0x400010C4u)</span>
<a name="l01083"></a><a class="code" href="regs_8h.html#a6c5e46c0cd85962b49e5efcd3550f837">01083</a> <span class="preprocessor"></span><span class="preprocessor">#define SYNTH_FREQ_H_RESET                                   (0x00000003u)</span>
<a name="l01084"></a>01084 <span class="preprocessor"></span>        <span class="comment">/* SYNTH_FREQ_H field */</span>
<a name="l01085"></a><a class="code" href="regs_8h.html#a658e5d204f71450ce8b92a2d7f2947f5">01085</a> <span class="preprocessor">        #define SYNTH_FREQ_H_SYNTH_FREQ_H                    (0x00000003u)</span>
<a name="l01086"></a><a class="code" href="regs_8h.html#ac4f1834e02fdf9d3b378c432d212a664">01086</a> <span class="preprocessor"></span><span class="preprocessor">        #define SYNTH_FREQ_H_SYNTH_FREQ_H_MASK               (0x00000003u)</span>
<a name="l01087"></a><a class="code" href="regs_8h.html#a83f6f7f1e086439d01617ef41b88c776">01087</a> <span class="preprocessor"></span><span class="preprocessor">        #define SYNTH_FREQ_H_SYNTH_FREQ_H_BIT                (0)</span>
<a name="l01088"></a><a class="code" href="regs_8h.html#a442e69ba67abcf69b7e4697a82e0fbd6">01088</a> <span class="preprocessor"></span><span class="preprocessor">        #define SYNTH_FREQ_H_SYNTH_FREQ_H_BITS               (2)</span>
<a name="l01089"></a>01089 <span class="preprocessor"></span>
<a name="l01090"></a><a class="code" href="regs_8h.html#a998973ceba27e4ff1917bce83627127e">01090</a> <span class="preprocessor">#define SYNTH_FREQ_L                                         *((volatile int32u *)0x400010C8u)</span>
<a name="l01091"></a><a class="code" href="regs_8h.html#ad8805008b3e4fe7fce4d4ac5166ac11e">01091</a> <span class="preprocessor"></span><span class="preprocessor">#define SYNTH_FREQ_L_REG                                     *((volatile int32u *)0x400010C8u)</span>
<a name="l01092"></a><a class="code" href="regs_8h.html#a7db8c0edc0456fd10522487949a37db4">01092</a> <span class="preprocessor"></span><span class="preprocessor">#define SYNTH_FREQ_L_ADDR                                    (0x400010C8u)</span>
<a name="l01093"></a><a class="code" href="regs_8h.html#a6678b3e72689123215e7d8a9dde4191b">01093</a> <span class="preprocessor"></span><span class="preprocessor">#define SYNTH_FREQ_L_RESET                                   (0x00003800u)</span>
<a name="l01094"></a>01094 <span class="preprocessor"></span>        <span class="comment">/* SYNTH_FREQ_L field */</span>
<a name="l01095"></a><a class="code" href="regs_8h.html#ad6daa310fe53ed6ccdae2b497aaa3ba7">01095</a> <span class="preprocessor">        #define SYNTH_FREQ_L_SYNTH_FREQ_L                    (0x0000FFFFu)</span>
<a name="l01096"></a><a class="code" href="regs_8h.html#a10dd6f9c99f4e6efce596f293831b846">01096</a> <span class="preprocessor"></span><span class="preprocessor">        #define SYNTH_FREQ_L_SYNTH_FREQ_L_MASK               (0x0000FFFFu)</span>
<a name="l01097"></a><a class="code" href="regs_8h.html#a7d925fdfebc6bc283ed88f6901cd810b">01097</a> <span class="preprocessor"></span><span class="preprocessor">        #define SYNTH_FREQ_L_SYNTH_FREQ_L_BIT                (0)</span>
<a name="l01098"></a><a class="code" href="regs_8h.html#ac26f66dc9c688cfce687c5f5cd399e41">01098</a> <span class="preprocessor"></span><span class="preprocessor">        #define SYNTH_FREQ_L_SYNTH_FREQ_L_BITS               (16)</span>
<a name="l01099"></a>01099 <span class="preprocessor"></span>
<a name="l01100"></a><a class="code" href="regs_8h.html#a5b9d5675400d0a4806d63d57d9e21496">01100</a> <span class="preprocessor">#define RSSI_INST                                            *((volatile int32u *)0x400010CCu)</span>
<a name="l01101"></a><a class="code" href="regs_8h.html#a7b1b157eb4c0004f8bddc8a4dec8f8c0">01101</a> <span class="preprocessor"></span><span class="preprocessor">#define RSSI_INST_REG                                        *((volatile int32u *)0x400010CCu)</span>
<a name="l01102"></a><a class="code" href="regs_8h.html#a334a8de6bb91a78fcc983e8e415f592a">01102</a> <span class="preprocessor"></span><span class="preprocessor">#define RSSI_INST_ADDR                                       (0x400010CCu)</span>
<a name="l01103"></a><a class="code" href="regs_8h.html#a2eb202b31538b15b206e4b0ddab3e9e7">01103</a> <span class="preprocessor"></span><span class="preprocessor">#define RSSI_INST_RESET                                      (0x00000000u)</span>
<a name="l01104"></a>01104 <span class="preprocessor"></span>        <span class="comment">/* NEW_RSSI_INST field */</span>
<a name="l01105"></a><a class="code" href="regs_8h.html#ae0f8b3c26f75a7096c0c0ba09816d9a4">01105</a> <span class="preprocessor">        #define RSSI_INST_NEW_RSSI_INST                      (0x00000200u)</span>
<a name="l01106"></a><a class="code" href="regs_8h.html#a973e4547993508b84bf8890ec3b4157a">01106</a> <span class="preprocessor"></span><span class="preprocessor">        #define RSSI_INST_NEW_RSSI_INST_MASK                 (0x00000200u)</span>
<a name="l01107"></a><a class="code" href="regs_8h.html#a5f1e14cda4aea64bb83c2177f9ecf738">01107</a> <span class="preprocessor"></span><span class="preprocessor">        #define RSSI_INST_NEW_RSSI_INST_BIT                  (9)</span>
<a name="l01108"></a><a class="code" href="regs_8h.html#ac1a96f8089317e2ce102877a61d0467e">01108</a> <span class="preprocessor"></span><span class="preprocessor">        #define RSSI_INST_NEW_RSSI_INST_BITS                 (1)</span>
<a name="l01109"></a>01109 <span class="preprocessor"></span>        <span class="comment">/* RSSI_INST field */</span>
<a name="l01110"></a><a class="code" href="regs_8h.html#a4320b8608f179a8be5a37df4fc05c921">01110</a> <span class="preprocessor">        #define RSSI_INST_RSSI_INST                          (0x000001FFu)</span>
<a name="l01111"></a><a class="code" href="regs_8h.html#a6287e55239937164cff183790ea4072c">01111</a> <span class="preprocessor"></span><span class="preprocessor">        #define RSSI_INST_RSSI_INST_MASK                     (0x000001FFu)</span>
<a name="l01112"></a><a class="code" href="regs_8h.html#af7e7800a50b47ae1065078c72ec3adb8">01112</a> <span class="preprocessor"></span><span class="preprocessor">        #define RSSI_INST_RSSI_INST_BIT                      (0)</span>
<a name="l01113"></a><a class="code" href="regs_8h.html#aac2614ac47e7a2975b723f26f97e4e60">01113</a> <span class="preprocessor"></span><span class="preprocessor">        #define RSSI_INST_RSSI_INST_BITS                     (9)</span>
<a name="l01114"></a>01114 <span class="preprocessor"></span>
<a name="l01115"></a><a class="code" href="regs_8h.html#a2214dead0875f2fad40c01709dcfa339">01115</a> <span class="preprocessor">#define FREQ_MEAS_CTRL1                                      *((volatile int32u *)0x400010D0u)</span>
<a name="l01116"></a><a class="code" href="regs_8h.html#a5b9f2536c71d0bd3f80c8e157c90e091">01116</a> <span class="preprocessor"></span><span class="preprocessor">#define FREQ_MEAS_CTRL1_REG                                  *((volatile int32u *)0x400010D0u)</span>
<a name="l01117"></a><a class="code" href="regs_8h.html#a35aea5aaf58bd06fa8b0f163aabaceda">01117</a> <span class="preprocessor"></span><span class="preprocessor">#define FREQ_MEAS_CTRL1_ADDR                                 (0x400010D0u)</span>
<a name="l01118"></a><a class="code" href="regs_8h.html#a1426df903c411e17c1b9fc94fcc2d298">01118</a> <span class="preprocessor"></span><span class="preprocessor">#define FREQ_MEAS_CTRL1_RESET                                (0x00000160u)</span>
<a name="l01119"></a>01119 <span class="preprocessor"></span>        <span class="comment">/* AUTO_TUNE_EN field */</span>
<a name="l01120"></a><a class="code" href="regs_8h.html#a791450c4ebe43d7ead7db80cfe64773d">01120</a> <span class="preprocessor">        #define FREQ_MEAS_CTRL1_AUTO_TUNE_EN                 (0x00008000u)</span>
<a name="l01121"></a><a class="code" href="regs_8h.html#ae31d5b993eda4bbeba36a264f5a9e5dc">01121</a> <span class="preprocessor"></span><span class="preprocessor">        #define FREQ_MEAS_CTRL1_AUTO_TUNE_EN_MASK            (0x00008000u)</span>
<a name="l01122"></a><a class="code" href="regs_8h.html#acb315acc4540686c2f0a71594db1fe24">01122</a> <span class="preprocessor"></span><span class="preprocessor">        #define FREQ_MEAS_CTRL1_AUTO_TUNE_EN_BIT             (15)</span>
<a name="l01123"></a><a class="code" href="regs_8h.html#a665de9ff6e3debbd159f5ba69c3055b8">01123</a> <span class="preprocessor"></span><span class="preprocessor">        #define FREQ_MEAS_CTRL1_AUTO_TUNE_EN_BITS            (1)</span>
<a name="l01124"></a>01124 <span class="preprocessor"></span>        <span class="comment">/* FREQ_MEAS_EN field */</span>
<a name="l01125"></a><a class="code" href="regs_8h.html#a9e1339e7561a63ce1decd168f1bcd77b">01125</a> <span class="preprocessor">        #define FREQ_MEAS_CTRL1_FREQ_MEAS_EN                 (0x00004000u)</span>
<a name="l01126"></a><a class="code" href="regs_8h.html#ad2a6a657dc5b39dca615ce07b40f48a8">01126</a> <span class="preprocessor"></span><span class="preprocessor">        #define FREQ_MEAS_CTRL1_FREQ_MEAS_EN_MASK            (0x00004000u)</span>
<a name="l01127"></a><a class="code" href="regs_8h.html#a7b21c1d9ea804d7e76f2614ae56ed761">01127</a> <span class="preprocessor"></span><span class="preprocessor">        #define FREQ_MEAS_CTRL1_FREQ_MEAS_EN_BIT             (14)</span>
<a name="l01128"></a><a class="code" href="regs_8h.html#a83078dc06be28a9ac7fb292641f64b83">01128</a> <span class="preprocessor"></span><span class="preprocessor">        #define FREQ_MEAS_CTRL1_FREQ_MEAS_EN_BITS            (1)</span>
<a name="l01129"></a>01129 <span class="preprocessor"></span>        <span class="comment">/* OPEN_LOOP_MANUAL field */</span>
<a name="l01130"></a><a class="code" href="regs_8h.html#afe37e472599eba49f88dc463df2c57a0">01130</a> <span class="preprocessor">        #define FREQ_MEAS_CTRL1_OPEN_LOOP_MANUAL             (0x00002000u)</span>
<a name="l01131"></a><a class="code" href="regs_8h.html#a4fd1a4f5343662f9e33262b677506433">01131</a> <span class="preprocessor"></span><span class="preprocessor">        #define FREQ_MEAS_CTRL1_OPEN_LOOP_MANUAL_MASK        (0x00002000u)</span>
<a name="l01132"></a><a class="code" href="regs_8h.html#aacd0f7578abc045901773c63d465fbe8">01132</a> <span class="preprocessor"></span><span class="preprocessor">        #define FREQ_MEAS_CTRL1_OPEN_LOOP_MANUAL_BIT         (13)</span>
<a name="l01133"></a><a class="code" href="regs_8h.html#a2dd924cefa86940f125a65830f1b1a7f">01133</a> <span class="preprocessor"></span><span class="preprocessor">        #define FREQ_MEAS_CTRL1_OPEN_LOOP_MANUAL_BITS        (1)</span>
<a name="l01134"></a>01134 <span class="preprocessor"></span>        <span class="comment">/* OPEN_LOOP field */</span>
<a name="l01135"></a><a class="code" href="regs_8h.html#adaff9cff5758954bb48ee8cda67ed254">01135</a> <span class="preprocessor">        #define FREQ_MEAS_CTRL1_OPEN_LOOP                    (0x00001000u)</span>
<a name="l01136"></a><a class="code" href="regs_8h.html#a3f5c0c3ef7a59e7b3ba59442827d03b5">01136</a> <span class="preprocessor"></span><span class="preprocessor">        #define FREQ_MEAS_CTRL1_OPEN_LOOP_MASK               (0x00001000u)</span>
<a name="l01137"></a><a class="code" href="regs_8h.html#a879a8e0eb2bd7783a108ad41f43da018">01137</a> <span class="preprocessor"></span><span class="preprocessor">        #define FREQ_MEAS_CTRL1_OPEN_LOOP_BIT                (12)</span>
<a name="l01138"></a><a class="code" href="regs_8h.html#a5ad330047c72bd86974daefee26f38a6">01138</a> <span class="preprocessor"></span><span class="preprocessor">        #define FREQ_MEAS_CTRL1_OPEN_LOOP_BITS               (1)</span>
<a name="l01139"></a>01139 <span class="preprocessor"></span>        <span class="comment">/* DELAY_FIRST_MEAS field */</span>
<a name="l01140"></a><a class="code" href="regs_8h.html#a777ef034393a1dc3c2b24c1fb4caef9a">01140</a> <span class="preprocessor">        #define FREQ_MEAS_CTRL1_DELAY_FIRST_MEAS             (0x00000400u)</span>
<a name="l01141"></a><a class="code" href="regs_8h.html#aad2363a151dcc734ec7ea0a6a109c62c">01141</a> <span class="preprocessor"></span><span class="preprocessor">        #define FREQ_MEAS_CTRL1_DELAY_FIRST_MEAS_MASK        (0x00000400u)</span>
<a name="l01142"></a><a class="code" href="regs_8h.html#a89c0d017582fd55936229994c5772d7f">01142</a> <span class="preprocessor"></span><span class="preprocessor">        #define FREQ_MEAS_CTRL1_DELAY_FIRST_MEAS_BIT         (10)</span>
<a name="l01143"></a><a class="code" href="regs_8h.html#ab72a28232340edddf1356d88d64e2289">01143</a> <span class="preprocessor"></span><span class="preprocessor">        #define FREQ_MEAS_CTRL1_DELAY_FIRST_MEAS_BITS        (1)</span>
<a name="l01144"></a>01144 <span class="preprocessor"></span>        <span class="comment">/* DELAY_ALL_MEAS field */</span>
<a name="l01145"></a><a class="code" href="regs_8h.html#a4f149f92825edbefcabc9d5b4d335152">01145</a> <span class="preprocessor">        #define FREQ_MEAS_CTRL1_DELAY_ALL_MEAS               (0x00000200u)</span>
<a name="l01146"></a><a class="code" href="regs_8h.html#a3347e8e98b8c3c9cea3850709ce37488">01146</a> <span class="preprocessor"></span><span class="preprocessor">        #define FREQ_MEAS_CTRL1_DELAY_ALL_MEAS_MASK          (0x00000200u)</span>
<a name="l01147"></a><a class="code" href="regs_8h.html#afbf697bf343fe0bda9801e751a04e86c">01147</a> <span class="preprocessor"></span><span class="preprocessor">        #define FREQ_MEAS_CTRL1_DELAY_ALL_MEAS_BIT           (9)</span>
<a name="l01148"></a><a class="code" href="regs_8h.html#a513fd43de1746d59abd8efc99705fe1d">01148</a> <span class="preprocessor"></span><span class="preprocessor">        #define FREQ_MEAS_CTRL1_DELAY_ALL_MEAS_BITS          (1)</span>
<a name="l01149"></a>01149 <span class="preprocessor"></span>        <span class="comment">/* BIN_SEARCH_MSB field */</span>
<a name="l01150"></a><a class="code" href="regs_8h.html#afa20a2b4dad2ebc87104d03f392ecaad">01150</a> <span class="preprocessor">        #define FREQ_MEAS_CTRL1_BIN_SEARCH_MSB               (0x000001C0u)</span>
<a name="l01151"></a><a class="code" href="regs_8h.html#afa03f7d84635f96a379279a89173ab35">01151</a> <span class="preprocessor"></span><span class="preprocessor">        #define FREQ_MEAS_CTRL1_BIN_SEARCH_MSB_MASK          (0x000001C0u)</span>
<a name="l01152"></a><a class="code" href="regs_8h.html#aeb59cf680cfc30d334ef6d75bd0978f3">01152</a> <span class="preprocessor"></span><span class="preprocessor">        #define FREQ_MEAS_CTRL1_BIN_SEARCH_MSB_BIT           (6)</span>
<a name="l01153"></a><a class="code" href="regs_8h.html#a625dfec30ea0c011d21025e0d99e2bb4">01153</a> <span class="preprocessor"></span><span class="preprocessor">        #define FREQ_MEAS_CTRL1_BIN_SEARCH_MSB_BITS          (3)</span>
<a name="l01154"></a>01154 <span class="preprocessor"></span>        <span class="comment">/* TUNE_VCO_INIT field */</span>
<a name="l01155"></a><a class="code" href="regs_8h.html#a757eac5e34f414be4696a25e470c27e8">01155</a> <span class="preprocessor">        #define FREQ_MEAS_CTRL1_TUNE_VCO_INIT                (0x0000003Fu)</span>
<a name="l01156"></a><a class="code" href="regs_8h.html#ae7b6f4b3523615fcb9b82d32514211e5">01156</a> <span class="preprocessor"></span><span class="preprocessor">        #define FREQ_MEAS_CTRL1_TUNE_VCO_INIT_MASK           (0x0000003Fu)</span>
<a name="l01157"></a><a class="code" href="regs_8h.html#a889b4f355e7827ce7c3c22685ae6de99">01157</a> <span class="preprocessor"></span><span class="preprocessor">        #define FREQ_MEAS_CTRL1_TUNE_VCO_INIT_BIT            (0)</span>
<a name="l01158"></a><a class="code" href="regs_8h.html#a87821acd45c1619ca8c4a2c00c05a4cb">01158</a> <span class="preprocessor"></span><span class="preprocessor">        #define FREQ_MEAS_CTRL1_TUNE_VCO_INIT_BITS           (6)</span>
<a name="l01159"></a>01159 <span class="preprocessor"></span>
<a name="l01160"></a><a class="code" href="regs_8h.html#a3ed295513bec010ec06cf3ba3a462620">01160</a> <span class="preprocessor">#define FREQ_MEAS_CTRL2                                      *((volatile int32u *)0x400010D4u)</span>
<a name="l01161"></a><a class="code" href="regs_8h.html#a8e213279c413ea7a1913e59c703aa017">01161</a> <span class="preprocessor"></span><span class="preprocessor">#define FREQ_MEAS_CTRL2_REG                                  *((volatile int32u *)0x400010D4u)</span>
<a name="l01162"></a><a class="code" href="regs_8h.html#ae9f4d656e3e1a5bb24d63055dfd461a9">01162</a> <span class="preprocessor"></span><span class="preprocessor">#define FREQ_MEAS_CTRL2_ADDR                                 (0x400010D4u)</span>
<a name="l01163"></a><a class="code" href="regs_8h.html#a3eea568d95c5430c2ceed646dda69a13">01163</a> <span class="preprocessor"></span><span class="preprocessor">#define FREQ_MEAS_CTRL2_RESET                                (0x0000201Eu)</span>
<a name="l01164"></a>01164 <span class="preprocessor"></span>        <span class="comment">/* FREQ_MEAS_TIMER field */</span>
<a name="l01165"></a><a class="code" href="regs_8h.html#a7050bef84703954cdd8afdb6aa483a3c">01165</a> <span class="preprocessor">        #define FREQ_MEAS_CTRL2_FREQ_MEAS_TIMER              (0x0000FF00u)</span>
<a name="l01166"></a><a class="code" href="regs_8h.html#a55233a703c0d72eddce2971e5809a385">01166</a> <span class="preprocessor"></span><span class="preprocessor">        #define FREQ_MEAS_CTRL2_FREQ_MEAS_TIMER_MASK         (0x0000FF00u)</span>
<a name="l01167"></a><a class="code" href="regs_8h.html#afb32340e068c1732b531688d58dcdde1">01167</a> <span class="preprocessor"></span><span class="preprocessor">        #define FREQ_MEAS_CTRL2_FREQ_MEAS_TIMER_BIT          (8)</span>
<a name="l01168"></a><a class="code" href="regs_8h.html#a4b75622af9fed6cec7f0ce454a114178">01168</a> <span class="preprocessor"></span><span class="preprocessor">        #define FREQ_MEAS_CTRL2_FREQ_MEAS_TIMER_BITS         (8)</span>
<a name="l01169"></a>01169 <span class="preprocessor"></span>        <span class="comment">/* TARGET_PERIOD field */</span>
<a name="l01170"></a><a class="code" href="regs_8h.html#a11781fa61442e8a431ff7decae5c28ad">01170</a> <span class="preprocessor">        #define FREQ_MEAS_CTRL2_TARGET_PERIOD                (0x000000FFu)</span>
<a name="l01171"></a><a class="code" href="regs_8h.html#a4ee54239933e722e3768794bac71ce50">01171</a> <span class="preprocessor"></span><span class="preprocessor">        #define FREQ_MEAS_CTRL2_TARGET_PERIOD_MASK           (0x000000FFu)</span>
<a name="l01172"></a><a class="code" href="regs_8h.html#a5b6ceb426f93c671ee6999d8337343ac">01172</a> <span class="preprocessor"></span><span class="preprocessor">        #define FREQ_MEAS_CTRL2_TARGET_PERIOD_BIT            (0)</span>
<a name="l01173"></a><a class="code" href="regs_8h.html#a580b7ee4cd3e255c6e368592eda9dfd5">01173</a> <span class="preprocessor"></span><span class="preprocessor">        #define FREQ_MEAS_CTRL2_TARGET_PERIOD_BITS           (8)</span>
<a name="l01174"></a>01174 <span class="preprocessor"></span>
<a name="l01175"></a><a class="code" href="regs_8h.html#a7356cd366f151e37fb1780a8325e5251">01175</a> <span class="preprocessor">#define FREQ_MEAS_SHIFT                                      *((volatile int32u *)0x400010D8u)</span>
<a name="l01176"></a><a class="code" href="regs_8h.html#ad4b1d1ce6bdb4d6aa3165f2c5dc1f300">01176</a> <span class="preprocessor"></span><span class="preprocessor">#define FREQ_MEAS_SHIFT_REG                                  *((volatile int32u *)0x400010D8u)</span>
<a name="l01177"></a><a class="code" href="regs_8h.html#a6b5363cd2ec82fc56fe741edfc12562b">01177</a> <span class="preprocessor"></span><span class="preprocessor">#define FREQ_MEAS_SHIFT_ADDR                                 (0x400010D8u)</span>
<a name="l01178"></a><a class="code" href="regs_8h.html#a49116feeb14df606b533fb6f71f2fc8b">01178</a> <span class="preprocessor"></span><span class="preprocessor">#define FREQ_MEAS_SHIFT_RESET                                (0x00000035u)</span>
<a name="l01179"></a>01179 <span class="preprocessor"></span>        <span class="comment">/* FREQ_MEAS_SHIFT field */</span>
<a name="l01180"></a><a class="code" href="regs_8h.html#afdb4aeb2ade63ae1347104b865ebbf02">01180</a> <span class="preprocessor">        #define FREQ_MEAS_SHIFT_FREQ_MEAS_SHIFT              (0x000000FFu)</span>
<a name="l01181"></a><a class="code" href="regs_8h.html#a5087bfe2cc33f186fbb651ccdf4948c4">01181</a> <span class="preprocessor"></span><span class="preprocessor">        #define FREQ_MEAS_SHIFT_FREQ_MEAS_SHIFT_MASK         (0x000000FFu)</span>
<a name="l01182"></a><a class="code" href="regs_8h.html#a3871eb035eb55e1947dee96663af3066">01182</a> <span class="preprocessor"></span><span class="preprocessor">        #define FREQ_MEAS_SHIFT_FREQ_MEAS_SHIFT_BIT          (0)</span>
<a name="l01183"></a><a class="code" href="regs_8h.html#a1016a2974cb329ebae1b9c03981bc48c">01183</a> <span class="preprocessor"></span><span class="preprocessor">        #define FREQ_MEAS_SHIFT_FREQ_MEAS_SHIFT_BITS         (8)</span>
<a name="l01184"></a>01184 <span class="preprocessor"></span>
<a name="l01185"></a><a class="code" href="regs_8h.html#a21be60afcf03323d34ce3057467753ef">01185</a> <span class="preprocessor">#define FREQ_MEAS_STATUS1                                    *((volatile int32u *)0x400010DCu)</span>
<a name="l01186"></a><a class="code" href="regs_8h.html#ad0e23410d48b227b719f8af59c2db2e5">01186</a> <span class="preprocessor"></span><span class="preprocessor">#define FREQ_MEAS_STATUS1_REG                                *((volatile int32u *)0x400010DCu)</span>
<a name="l01187"></a><a class="code" href="regs_8h.html#ab01bc3d0c612e53db988d73999d10cd2">01187</a> <span class="preprocessor"></span><span class="preprocessor">#define FREQ_MEAS_STATUS1_ADDR                               (0x400010DCu)</span>
<a name="l01188"></a><a class="code" href="regs_8h.html#a3a11d2521cdcbefceede75628db74127">01188</a> <span class="preprocessor"></span><span class="preprocessor">#define FREQ_MEAS_STATUS1_RESET                              (0x00000000u)</span>
<a name="l01189"></a>01189 <span class="preprocessor"></span>        <span class="comment">/* INVALID_EDGE field */</span>
<a name="l01190"></a><a class="code" href="regs_8h.html#a8bd4df555b4e1b6655d47af8c986695d">01190</a> <span class="preprocessor">        #define FREQ_MEAS_STATUS1_INVALID_EDGE               (0x00008000u)</span>
<a name="l01191"></a><a class="code" href="regs_8h.html#a2dfc56978f63bacf70b7880091102129">01191</a> <span class="preprocessor"></span><span class="preprocessor">        #define FREQ_MEAS_STATUS1_INVALID_EDGE_MASK          (0x00008000u)</span>
<a name="l01192"></a><a class="code" href="regs_8h.html#a9a92917bf439f0a646af0c8f2d21092a">01192</a> <span class="preprocessor"></span><span class="preprocessor">        #define FREQ_MEAS_STATUS1_INVALID_EDGE_BIT           (15)</span>
<a name="l01193"></a><a class="code" href="regs_8h.html#aaaf5d055071e1010febe6d3e35d27ed5">01193</a> <span class="preprocessor"></span><span class="preprocessor">        #define FREQ_MEAS_STATUS1_INVALID_EDGE_BITS          (1)</span>
<a name="l01194"></a>01194 <span class="preprocessor"></span>        <span class="comment">/* SIGN_FOUND field */</span>
<a name="l01195"></a><a class="code" href="regs_8h.html#ae0d47ae06e9fe9c14632752996f15205">01195</a> <span class="preprocessor">        #define FREQ_MEAS_STATUS1_SIGN_FOUND                 (0x00004000u)</span>
<a name="l01196"></a><a class="code" href="regs_8h.html#a13b1755bb350781393b5745c49953f13">01196</a> <span class="preprocessor"></span><span class="preprocessor">        #define FREQ_MEAS_STATUS1_SIGN_FOUND_MASK            (0x00004000u)</span>
<a name="l01197"></a><a class="code" href="regs_8h.html#abd3550772d5db6c0995d398a1f228bb2">01197</a> <span class="preprocessor"></span><span class="preprocessor">        #define FREQ_MEAS_STATUS1_SIGN_FOUND_BIT             (14)</span>
<a name="l01198"></a><a class="code" href="regs_8h.html#acff875131429e24a4a2835e7cb7607fd">01198</a> <span class="preprocessor"></span><span class="preprocessor">        #define FREQ_MEAS_STATUS1_SIGN_FOUND_BITS            (1)</span>
<a name="l01199"></a>01199 <span class="preprocessor"></span>        <span class="comment">/* FREQ_SIGN field */</span>
<a name="l01200"></a><a class="code" href="regs_8h.html#aa5ffcd6a83db5997c14a919708d4edac">01200</a> <span class="preprocessor">        #define FREQ_MEAS_STATUS1_FREQ_SIGN                  (0x00002000u)</span>
<a name="l01201"></a><a class="code" href="regs_8h.html#a9f8b8bf79ba209d42d3a81f3da354764">01201</a> <span class="preprocessor"></span><span class="preprocessor">        #define FREQ_MEAS_STATUS1_FREQ_SIGN_MASK             (0x00002000u)</span>
<a name="l01202"></a><a class="code" href="regs_8h.html#a0ea11a841bda89a75534b52fec1b99ca">01202</a> <span class="preprocessor"></span><span class="preprocessor">        #define FREQ_MEAS_STATUS1_FREQ_SIGN_BIT              (13)</span>
<a name="l01203"></a><a class="code" href="regs_8h.html#aae6a5e9fb53e22b31d926745558e57d6">01203</a> <span class="preprocessor"></span><span class="preprocessor">        #define FREQ_MEAS_STATUS1_FREQ_SIGN_BITS             (1)</span>
<a name="l01204"></a>01204 <span class="preprocessor"></span>        <span class="comment">/* PERIOD_FOUND field */</span>
<a name="l01205"></a><a class="code" href="regs_8h.html#abb1857bc70e0b6d1ddd66a23bfa1c0f6">01205</a> <span class="preprocessor">        #define FREQ_MEAS_STATUS1_PERIOD_FOUND               (0x00001000u)</span>
<a name="l01206"></a><a class="code" href="regs_8h.html#a5738c2874020af71c2ac31a7ab942de7">01206</a> <span class="preprocessor"></span><span class="preprocessor">        #define FREQ_MEAS_STATUS1_PERIOD_FOUND_MASK          (0x00001000u)</span>
<a name="l01207"></a><a class="code" href="regs_8h.html#aa5207b74590deb37ce3806494fdc6f3e">01207</a> <span class="preprocessor"></span><span class="preprocessor">        #define FREQ_MEAS_STATUS1_PERIOD_FOUND_BIT           (12)</span>
<a name="l01208"></a><a class="code" href="regs_8h.html#aef077891a658cc3f50873dd9d20f37b8">01208</a> <span class="preprocessor"></span><span class="preprocessor">        #define FREQ_MEAS_STATUS1_PERIOD_FOUND_BITS          (1)</span>
<a name="l01209"></a>01209 <span class="preprocessor"></span>        <span class="comment">/* NEAREST_DIFF field */</span>
<a name="l01210"></a><a class="code" href="regs_8h.html#abca1406a58b103d18d6b4ada14ff7566">01210</a> <span class="preprocessor">        #define FREQ_MEAS_STATUS1_NEAREST_DIFF               (0x000003FFu)</span>
<a name="l01211"></a><a class="code" href="regs_8h.html#af16c72e64b7d213343bb34dbe963c25f">01211</a> <span class="preprocessor"></span><span class="preprocessor">        #define FREQ_MEAS_STATUS1_NEAREST_DIFF_MASK          (0x000003FFu)</span>
<a name="l01212"></a><a class="code" href="regs_8h.html#ab470dae70f9c7e0651fad96513a04ebb">01212</a> <span class="preprocessor"></span><span class="preprocessor">        #define FREQ_MEAS_STATUS1_NEAREST_DIFF_BIT           (0)</span>
<a name="l01213"></a><a class="code" href="regs_8h.html#a8fa792eef556bae16ab4b33f184b4ad1">01213</a> <span class="preprocessor"></span><span class="preprocessor">        #define FREQ_MEAS_STATUS1_NEAREST_DIFF_BITS          (10)</span>
<a name="l01214"></a>01214 <span class="preprocessor"></span>
<a name="l01215"></a><a class="code" href="regs_8h.html#a8d443689c638ee37feb953c30bf0735c">01215</a> <span class="preprocessor">#define FREQ_MEAS_STATUS2                                    *((volatile int32u *)0x400010E0u)</span>
<a name="l01216"></a><a class="code" href="regs_8h.html#a090b6e2cf9cfc03f729dc473c1309a4a">01216</a> <span class="preprocessor"></span><span class="preprocessor">#define FREQ_MEAS_STATUS2_REG                                *((volatile int32u *)0x400010E0u)</span>
<a name="l01217"></a><a class="code" href="regs_8h.html#a623f49614fba15982bea5e6124a64af0">01217</a> <span class="preprocessor"></span><span class="preprocessor">#define FREQ_MEAS_STATUS2_ADDR                               (0x400010E0u)</span>
<a name="l01218"></a><a class="code" href="regs_8h.html#a25fd6ed541d29e77c89e69294b88db01">01218</a> <span class="preprocessor"></span><span class="preprocessor">#define FREQ_MEAS_STATUS2_RESET                              (0x00000000u)</span>
<a name="l01219"></a>01219 <span class="preprocessor"></span>        <span class="comment">/* BEAT_TIMER field */</span>
<a name="l01220"></a><a class="code" href="regs_8h.html#ab6298fe37f8b50a43a21ea429b43088e">01220</a> <span class="preprocessor">        #define FREQ_MEAS_STATUS2_BEAT_TIMER                 (0x0000FFC0u)</span>
<a name="l01221"></a><a class="code" href="regs_8h.html#a50e4fc7ad6f8e4774eec27a91e45a991">01221</a> <span class="preprocessor"></span><span class="preprocessor">        #define FREQ_MEAS_STATUS2_BEAT_TIMER_MASK            (0x0000FFC0u)</span>
<a name="l01222"></a><a class="code" href="regs_8h.html#a2f778f2ec7b5976966e516f9435ecf26">01222</a> <span class="preprocessor"></span><span class="preprocessor">        #define FREQ_MEAS_STATUS2_BEAT_TIMER_BIT             (6)</span>
<a name="l01223"></a><a class="code" href="regs_8h.html#a83cebf89f8842be9811f72416e36a665">01223</a> <span class="preprocessor"></span><span class="preprocessor">        #define FREQ_MEAS_STATUS2_BEAT_TIMER_BITS            (10)</span>
<a name="l01224"></a>01224 <span class="preprocessor"></span>        <span class="comment">/* BEATS field */</span>
<a name="l01225"></a><a class="code" href="regs_8h.html#a1ae19debf437c68d8686dcadf9c9a113">01225</a> <span class="preprocessor">        #define FREQ_MEAS_STATUS2_BEATS                      (0x0000003Fu)</span>
<a name="l01226"></a><a class="code" href="regs_8h.html#aaa55672fb014363494f0ee91cf56e9c0">01226</a> <span class="preprocessor"></span><span class="preprocessor">        #define FREQ_MEAS_STATUS2_BEATS_MASK                 (0x0000003Fu)</span>
<a name="l01227"></a><a class="code" href="regs_8h.html#abede00845dfd69829d6eb4510734ed13">01227</a> <span class="preprocessor"></span><span class="preprocessor">        #define FREQ_MEAS_STATUS2_BEATS_BIT                  (0)</span>
<a name="l01228"></a><a class="code" href="regs_8h.html#a0770e4aa159513237b19d5082ba3c5ed">01228</a> <span class="preprocessor"></span><span class="preprocessor">        #define FREQ_MEAS_STATUS2_BEATS_BITS                 (6)</span>
<a name="l01229"></a>01229 <span class="preprocessor"></span>
<a name="l01230"></a><a class="code" href="regs_8h.html#a33fe1b21272e53855454e10069e1eb26">01230</a> <span class="preprocessor">#define FREQ_MEAS_STATUS3                                    *((volatile int32u *)0x400010E4u)</span>
<a name="l01231"></a><a class="code" href="regs_8h.html#a66c8940cce765159d2313a53f7055325">01231</a> <span class="preprocessor"></span><span class="preprocessor">#define FREQ_MEAS_STATUS3_REG                                *((volatile int32u *)0x400010E4u)</span>
<a name="l01232"></a><a class="code" href="regs_8h.html#a12f367d4c290964edf37beb484f25798">01232</a> <span class="preprocessor"></span><span class="preprocessor">#define FREQ_MEAS_STATUS3_ADDR                               (0x400010E4u)</span>
<a name="l01233"></a><a class="code" href="regs_8h.html#ac6e09476e80367b2a76749594197d2a3">01233</a> <span class="preprocessor"></span><span class="preprocessor">#define FREQ_MEAS_STATUS3_RESET                              (0x00000020u)</span>
<a name="l01234"></a>01234 <span class="preprocessor"></span>        <span class="comment">/* TUNE_VCO field */</span>
<a name="l01235"></a><a class="code" href="regs_8h.html#a12641869baabb7c229092ed8c4ae9e5f">01235</a> <span class="preprocessor">        #define FREQ_MEAS_STATUS3_TUNE_VCO                   (0x0000003Fu)</span>
<a name="l01236"></a><a class="code" href="regs_8h.html#ac5059193556296cfd8f21e0734a89d6b">01236</a> <span class="preprocessor"></span><span class="preprocessor">        #define FREQ_MEAS_STATUS3_TUNE_VCO_MASK              (0x0000003Fu)</span>
<a name="l01237"></a><a class="code" href="regs_8h.html#aa4d3bc4a026ae8dea13c2b88aefd22e7">01237</a> <span class="preprocessor"></span><span class="preprocessor">        #define FREQ_MEAS_STATUS3_TUNE_VCO_BIT               (0)</span>
<a name="l01238"></a><a class="code" href="regs_8h.html#a157694c181a17ba8b6c6ba25a6f2996c">01238</a> <span class="preprocessor"></span><span class="preprocessor">        #define FREQ_MEAS_STATUS3_TUNE_VCO_BITS              (6)</span>
<a name="l01239"></a>01239 <span class="preprocessor"></span>
<a name="l01240"></a><a class="code" href="regs_8h.html#a536455b208c128a1ceaef25048d8ee81">01240</a> <span class="preprocessor">#define SCR_CTRL                                             *((volatile int32u *)0x400010E8u)</span>
<a name="l01241"></a><a class="code" href="regs_8h.html#a8516ac3222532f734a4aeb59e5f98bcf">01241</a> <span class="preprocessor"></span><span class="preprocessor">#define SCR_CTRL_REG                                         *((volatile int32u *)0x400010E8u)</span>
<a name="l01242"></a><a class="code" href="regs_8h.html#a51b02aa1a386b9a2b42586b200dc5094">01242</a> <span class="preprocessor"></span><span class="preprocessor">#define SCR_CTRL_ADDR                                        (0x400010E8u)</span>
<a name="l01243"></a><a class="code" href="regs_8h.html#a1131da13c2c68d6a292c1d5bf46ad763">01243</a> <span class="preprocessor"></span><span class="preprocessor">#define SCR_CTRL_RESET                                       (0x00000004u)</span>
<a name="l01244"></a>01244 <span class="preprocessor"></span>        <span class="comment">/* SCR_RESET field */</span>
<a name="l01245"></a><a class="code" href="regs_8h.html#ad9b8a711bea97be8532ccf7b1cb858cb">01245</a> <span class="preprocessor">        #define SCR_CTRL_SCR_RESET                           (0x00000004u)</span>
<a name="l01246"></a><a class="code" href="regs_8h.html#a449c9d3fa5a7f348d57356e71b70d8c2">01246</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCR_CTRL_SCR_RESET_MASK                      (0x00000004u)</span>
<a name="l01247"></a><a class="code" href="regs_8h.html#a287236ffafaf0a07532070992a838f15">01247</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCR_CTRL_SCR_RESET_BIT                       (2)</span>
<a name="l01248"></a><a class="code" href="regs_8h.html#aeb6eeb3949691f97ae6fb2d5fd68eafd">01248</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCR_CTRL_SCR_RESET_BITS                      (1)</span>
<a name="l01249"></a>01249 <span class="preprocessor"></span>        <span class="comment">/* SCR_WRITE field */</span>
<a name="l01250"></a><a class="code" href="regs_8h.html#af278bc5c0557862382dd8827cea9aa08">01250</a> <span class="preprocessor">        #define SCR_CTRL_SCR_WRITE                           (0x00000002u)</span>
<a name="l01251"></a><a class="code" href="regs_8h.html#a324babec489781f3ccd29a808c2ec8f4">01251</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCR_CTRL_SCR_WRITE_MASK                      (0x00000002u)</span>
<a name="l01252"></a><a class="code" href="regs_8h.html#a08873bf5c21dd3d0d5e7ff2e9f6d0a18">01252</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCR_CTRL_SCR_WRITE_BIT                       (1)</span>
<a name="l01253"></a><a class="code" href="regs_8h.html#a8f3590d6886623d845dfc5252e68f430">01253</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCR_CTRL_SCR_WRITE_BITS                      (1)</span>
<a name="l01254"></a>01254 <span class="preprocessor"></span>        <span class="comment">/* SCR_READ field */</span>
<a name="l01255"></a><a class="code" href="regs_8h.html#ada74fe81daa6eccc482de72ab88c05cc">01255</a> <span class="preprocessor">        #define SCR_CTRL_SCR_READ                            (0x00000001u)</span>
<a name="l01256"></a><a class="code" href="regs_8h.html#aba9d1abaf942ec4054550e1dbce8f761">01256</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCR_CTRL_SCR_READ_MASK                       (0x00000001u)</span>
<a name="l01257"></a><a class="code" href="regs_8h.html#a798faa6b018bcdeabf87f9a7d467fa22">01257</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCR_CTRL_SCR_READ_BIT                        (0)</span>
<a name="l01258"></a><a class="code" href="regs_8h.html#ab598654bd336c6ae9bc44bb7a22df107">01258</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCR_CTRL_SCR_READ_BITS                       (1)</span>
<a name="l01259"></a>01259 <span class="preprocessor"></span>
<a name="l01260"></a><a class="code" href="regs_8h.html#ae9f8461367a5e863ae494adf9032076e">01260</a> <span class="preprocessor">#define SCR_BUSY                                             *((volatile int32u *)0x400010ECu)</span>
<a name="l01261"></a><a class="code" href="regs_8h.html#a5c019a53436330579d54db7c713f9f32">01261</a> <span class="preprocessor"></span><span class="preprocessor">#define SCR_BUSY_REG                                         *((volatile int32u *)0x400010ECu)</span>
<a name="l01262"></a><a class="code" href="regs_8h.html#a3a1a3b374910c9e3d8c18c7c4b697fe3">01262</a> <span class="preprocessor"></span><span class="preprocessor">#define SCR_BUSY_ADDR                                        (0x400010ECu)</span>
<a name="l01263"></a><a class="code" href="regs_8h.html#ab2e5b40bc05762174c3832e68696bdf3">01263</a> <span class="preprocessor"></span><span class="preprocessor">#define SCR_BUSY_RESET                                       (0x00000000u)</span>
<a name="l01264"></a>01264 <span class="preprocessor"></span>        <span class="comment">/* SCR_BUSY field */</span>
<a name="l01265"></a><a class="code" href="regs_8h.html#ae17ba33818528f22bbaaa1741bb7d6bc">01265</a> <span class="preprocessor">        #define SCR_BUSY_SCR_BUSY                            (0x00000001u)</span>
<a name="l01266"></a><a class="code" href="regs_8h.html#a569c17ac457c4b7feda7ac88b437e003">01266</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCR_BUSY_SCR_BUSY_MASK                       (0x00000001u)</span>
<a name="l01267"></a><a class="code" href="regs_8h.html#a5b2aeaee8eb9b1b1cbe09562c293b827">01267</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCR_BUSY_SCR_BUSY_BIT                        (0)</span>
<a name="l01268"></a><a class="code" href="regs_8h.html#ab6ac0e27a76597d42276aa217bef5ce7">01268</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCR_BUSY_SCR_BUSY_BITS                       (1)</span>
<a name="l01269"></a>01269 <span class="preprocessor"></span>
<a name="l01270"></a><a class="code" href="regs_8h.html#a33cd11527dbccbc6b6e622a7326716c5">01270</a> <span class="preprocessor">#define SCR_ADDR                                             *((volatile int32u *)0x400010F0u)</span>
<a name="l01271"></a><a class="code" href="regs_8h.html#a89e7f1102fbae9e0e7463827904545b5">01271</a> <span class="preprocessor"></span><span class="preprocessor">#define SCR_ADDR_REG                                         *((volatile int32u *)0x400010F0u)</span>
<a name="l01272"></a><a class="code" href="regs_8h.html#a45842e2e5a570fee690e78ceb378dd47">01272</a> <span class="preprocessor"></span><span class="preprocessor">#define SCR_ADDR_ADDR                                        (0x400010F0u)</span>
<a name="l01273"></a><a class="code" href="regs_8h.html#a1e840e866e9dca4904fd1b67b2916b4e">01273</a> <span class="preprocessor"></span><span class="preprocessor">#define SCR_ADDR_RESET                                       (0x00000000u)</span>
<a name="l01274"></a>01274 <span class="preprocessor"></span>        <span class="comment">/* SCR_ADDR field */</span>
<a name="l01275"></a><a class="code" href="regs_8h.html#aa004d6915386cf7c1a9096f4dc57e82e">01275</a> <span class="preprocessor">        #define SCR_ADDR_SCR_ADDR                            (0x000000FFu)</span>
<a name="l01276"></a><a class="code" href="regs_8h.html#a1f0d5e6dbc2fa362b60db326b25af684">01276</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCR_ADDR_SCR_ADDR_MASK                       (0x000000FFu)</span>
<a name="l01277"></a><a class="code" href="regs_8h.html#ab3f8b82fb3eda2a0d843a7050d803388">01277</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCR_ADDR_SCR_ADDR_BIT                        (0)</span>
<a name="l01278"></a><a class="code" href="regs_8h.html#a7bb1e58ba8b956ad37998aad225e3a15">01278</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCR_ADDR_SCR_ADDR_BITS                       (8)</span>
<a name="l01279"></a>01279 <span class="preprocessor"></span>
<a name="l01280"></a><a class="code" href="regs_8h.html#a664cbece512e2709260e04e5adce9a1c">01280</a> <span class="preprocessor">#define SCR_WRITE                                            *((volatile int32u *)0x400010F4u)</span>
<a name="l01281"></a><a class="code" href="regs_8h.html#a55911d87da99c9bf95a48d0a41c3d431">01281</a> <span class="preprocessor"></span><span class="preprocessor">#define SCR_WRITE_REG                                        *((volatile int32u *)0x400010F4u)</span>
<a name="l01282"></a><a class="code" href="regs_8h.html#a7d7d92a9a8d2271fd6868ae9f8c0b16b">01282</a> <span class="preprocessor"></span><span class="preprocessor">#define SCR_WRITE_ADDR                                       (0x400010F4u)</span>
<a name="l01283"></a><a class="code" href="regs_8h.html#a78a40a68c0cd0a831992a046e0d3beba">01283</a> <span class="preprocessor"></span><span class="preprocessor">#define SCR_WRITE_RESET                                      (0x00000000u)</span>
<a name="l01284"></a>01284 <span class="preprocessor"></span>        <span class="comment">/* SCR_WRITE field */</span>
<a name="l01285"></a><a class="code" href="regs_8h.html#a93d0bef157d63f83dbebf3a737dcbda9">01285</a> <span class="preprocessor">        #define SCR_WRITE_SCR_WRITE                          (0x0000FFFFu)</span>
<a name="l01286"></a><a class="code" href="regs_8h.html#a2854f09c3d146f5f2626efbdf01a292e">01286</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCR_WRITE_SCR_WRITE_MASK                     (0x0000FFFFu)</span>
<a name="l01287"></a><a class="code" href="regs_8h.html#a0ce362c13e684e9986e6822e0438a4fe">01287</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCR_WRITE_SCR_WRITE_BIT                      (0)</span>
<a name="l01288"></a><a class="code" href="regs_8h.html#a21bbf6fdcb498fc26ef4a0b91d3014ab">01288</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCR_WRITE_SCR_WRITE_BITS                     (16)</span>
<a name="l01289"></a>01289 <span class="preprocessor"></span>
<a name="l01290"></a><a class="code" href="regs_8h.html#a871774cf2264393017d416da94c12fe3">01290</a> <span class="preprocessor">#define SCR_READ                                             *((volatile int32u *)0x400010F8u)</span>
<a name="l01291"></a><a class="code" href="regs_8h.html#ae1f45f8ad41dcc01076dfa3d4917e1d5">01291</a> <span class="preprocessor"></span><span class="preprocessor">#define SCR_READ_REG                                         *((volatile int32u *)0x400010F8u)</span>
<a name="l01292"></a><a class="code" href="regs_8h.html#a5147e72a26edb9310b700f2d083401cf">01292</a> <span class="preprocessor"></span><span class="preprocessor">#define SCR_READ_ADDR                                        (0x400010F8u)</span>
<a name="l01293"></a><a class="code" href="regs_8h.html#a4cc08d4ed8ca23a5c1ba3bf8620ffcbb">01293</a> <span class="preprocessor"></span><span class="preprocessor">#define SCR_READ_RESET                                       (0x00000000u)</span>
<a name="l01294"></a>01294 <span class="preprocessor"></span>        <span class="comment">/* SCR_READ field */</span>
<a name="l01295"></a><a class="code" href="regs_8h.html#a35124f033d9c4ccd8e229f0282b34ef6">01295</a> <span class="preprocessor">        #define SCR_READ_SCR_READ                            (0x0000FFFFu)</span>
<a name="l01296"></a><a class="code" href="regs_8h.html#a057b1b3fdba4d9b5bc372efcd3308afe">01296</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCR_READ_SCR_READ_MASK                       (0x0000FFFFu)</span>
<a name="l01297"></a><a class="code" href="regs_8h.html#a8968075dec6ae6c5b753a82ea903b3c1">01297</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCR_READ_SCR_READ_BIT                        (0)</span>
<a name="l01298"></a><a class="code" href="regs_8h.html#a1300506038652e958b030270ccf5245d">01298</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCR_READ_SCR_READ_BITS                       (16)</span>
<a name="l01299"></a>01299 <span class="preprocessor"></span>
<a name="l01300"></a><a class="code" href="regs_8h.html#a79be55f6d5d9454915cae9dbf9b487e0">01300</a> <span class="preprocessor">#define SYNTH_LOCK                                           *((volatile int32u *)0x400010FCu)</span>
<a name="l01301"></a><a class="code" href="regs_8h.html#aebf7b81c851c10f5b8bea23ea4c5d326">01301</a> <span class="preprocessor"></span><span class="preprocessor">#define SYNTH_LOCK_REG                                       *((volatile int32u *)0x400010FCu)</span>
<a name="l01302"></a><a class="code" href="regs_8h.html#af5d66c897a256ac6793f51901e4a4c3d">01302</a> <span class="preprocessor"></span><span class="preprocessor">#define SYNTH_LOCK_ADDR                                      (0x400010FCu)</span>
<a name="l01303"></a><a class="code" href="regs_8h.html#aa18de1c65ed71d8b1e4cbc24e17ab233">01303</a> <span class="preprocessor"></span><span class="preprocessor">#define SYNTH_LOCK_RESET                                     (0x00000000u)</span>
<a name="l01304"></a>01304 <span class="preprocessor"></span>        <span class="comment">/* IN_LOCK field */</span>
<a name="l01305"></a><a class="code" href="regs_8h.html#a4e8db71cc917809b505559e6c79a30e8">01305</a> <span class="preprocessor">        #define SYNTH_LOCK_IN_LOCK                           (0x00000001u)</span>
<a name="l01306"></a><a class="code" href="regs_8h.html#a9dfdf83a37d14cec1d482d4d12cab132">01306</a> <span class="preprocessor"></span><span class="preprocessor">        #define SYNTH_LOCK_IN_LOCK_MASK                      (0x00000001u)</span>
<a name="l01307"></a><a class="code" href="regs_8h.html#a8651c21fa1af0a76fa1bc577f2252a7e">01307</a> <span class="preprocessor"></span><span class="preprocessor">        #define SYNTH_LOCK_IN_LOCK_BIT                       (0)</span>
<a name="l01308"></a><a class="code" href="regs_8h.html#a008e559273b9f95eb1fc0a0625c663f3">01308</a> <span class="preprocessor"></span><span class="preprocessor">        #define SYNTH_LOCK_IN_LOCK_BITS                      (1)</span>
<a name="l01309"></a>01309 <span class="preprocessor"></span>
<a name="l01310"></a><a class="code" href="regs_8h.html#a4dc13ed7e6696a573464b3679a7ea30b">01310</a> <span class="preprocessor">#define AN_CAL_STATUS                                        *((volatile int32u *)0x40001100u)</span>
<a name="l01311"></a><a class="code" href="regs_8h.html#af76968a1f9e51843b5f5a7c0b9349ea5">01311</a> <span class="preprocessor"></span><span class="preprocessor">#define AN_CAL_STATUS_REG                                    *((volatile int32u *)0x40001100u)</span>
<a name="l01312"></a><a class="code" href="regs_8h.html#aaf9b74f852717dc96bb2f0290ce20bc7">01312</a> <span class="preprocessor"></span><span class="preprocessor">#define AN_CAL_STATUS_ADDR                                   (0x40001100u)</span>
<a name="l01313"></a><a class="code" href="regs_8h.html#a9c23b25045bd0c0fd1a1e8432264b503">01313</a> <span class="preprocessor"></span><span class="preprocessor">#define AN_CAL_STATUS_RESET                                  (0x00000000u)</span>
<a name="l01314"></a>01314 <span class="preprocessor"></span>        <span class="comment">/* VCO_CTRL field */</span>
<a name="l01315"></a><a class="code" href="regs_8h.html#a45c10e5b8ae665a7c7d8be069b7cf134">01315</a> <span class="preprocessor">        #define AN_CAL_STATUS_VCO_CTRL                       (0x0000000Cu)</span>
<a name="l01316"></a><a class="code" href="regs_8h.html#aa9eba68fd0b4591c55ee674001bc1185">01316</a> <span class="preprocessor"></span><span class="preprocessor">        #define AN_CAL_STATUS_VCO_CTRL_MASK                  (0x0000000Cu)</span>
<a name="l01317"></a><a class="code" href="regs_8h.html#a656ed97d5966956bfc806f43349a70c1">01317</a> <span class="preprocessor"></span><span class="preprocessor">        #define AN_CAL_STATUS_VCO_CTRL_BIT                   (2)</span>
<a name="l01318"></a><a class="code" href="regs_8h.html#ac35a3fd30774175b1e779407579a9443">01318</a> <span class="preprocessor"></span><span class="preprocessor">        #define AN_CAL_STATUS_VCO_CTRL_BITS                  (2)</span>
<a name="l01319"></a>01319 <span class="preprocessor"></span>
<a name="l01320"></a><a class="code" href="regs_8h.html#a58a497f55a4dbf6c5ab6c58159841f09">01320</a> <span class="preprocessor">#define BIAS_CAL_STATUS                                      *((volatile int32u *)0x40001104u)</span>
<a name="l01321"></a><a class="code" href="regs_8h.html#a838f8da192c70fbe9bfda38c26efea5c">01321</a> <span class="preprocessor"></span><span class="preprocessor">#define BIAS_CAL_STATUS_REG                                  *((volatile int32u *)0x40001104u)</span>
<a name="l01322"></a><a class="code" href="regs_8h.html#a506b5f9f95f5f53ea9ec73c8235bb978">01322</a> <span class="preprocessor"></span><span class="preprocessor">#define BIAS_CAL_STATUS_ADDR                                 (0x40001104u)</span>
<a name="l01323"></a><a class="code" href="regs_8h.html#a74506f6f94a48229439a4344a85d45e1">01323</a> <span class="preprocessor"></span><span class="preprocessor">#define BIAS_CAL_STATUS_RESET                                (0x00000000u)</span>
<a name="l01324"></a>01324 <span class="preprocessor"></span>        <span class="comment">/* VCOMP field */</span>
<a name="l01325"></a><a class="code" href="regs_8h.html#a2ea0e72c20e706d72e9705d5d8d34bbd">01325</a> <span class="preprocessor">        #define BIAS_CAL_STATUS_VCOMP                        (0x00000002u)</span>
<a name="l01326"></a><a class="code" href="regs_8h.html#a37579613eccd396e33b4c114b4213847">01326</a> <span class="preprocessor"></span><span class="preprocessor">        #define BIAS_CAL_STATUS_VCOMP_MASK                   (0x00000002u)</span>
<a name="l01327"></a><a class="code" href="regs_8h.html#ac9822a71efebc062b364d548a680cbd0">01327</a> <span class="preprocessor"></span><span class="preprocessor">        #define BIAS_CAL_STATUS_VCOMP_BIT                    (1)</span>
<a name="l01328"></a><a class="code" href="regs_8h.html#aa5aac5841b10a9d620c69dc354547617">01328</a> <span class="preprocessor"></span><span class="preprocessor">        #define BIAS_CAL_STATUS_VCOMP_BITS                   (1)</span>
<a name="l01329"></a>01329 <span class="preprocessor"></span>        <span class="comment">/* ICOMP field */</span>
<a name="l01330"></a><a class="code" href="regs_8h.html#a290fd67bda349ed96d56f75fac0b60bf">01330</a> <span class="preprocessor">        #define BIAS_CAL_STATUS_ICOMP                        (0x00000001u)</span>
<a name="l01331"></a><a class="code" href="regs_8h.html#a75b1385269a11785bd3fe20fc33e9eaf">01331</a> <span class="preprocessor"></span><span class="preprocessor">        #define BIAS_CAL_STATUS_ICOMP_MASK                   (0x00000001u)</span>
<a name="l01332"></a><a class="code" href="regs_8h.html#a0301a24d53a4ef08b302efbaa01b0aad">01332</a> <span class="preprocessor"></span><span class="preprocessor">        #define BIAS_CAL_STATUS_ICOMP_BIT                    (0)</span>
<a name="l01333"></a><a class="code" href="regs_8h.html#a5e9e04a9cd58c448db1e7f020a47febb">01333</a> <span class="preprocessor"></span><span class="preprocessor">        #define BIAS_CAL_STATUS_ICOMP_BITS                   (1)</span>
<a name="l01334"></a>01334 <span class="preprocessor"></span>
<a name="l01335"></a><a class="code" href="regs_8h.html#adde7f7b0631eddffcf35a9b4272ea6c0">01335</a> <span class="preprocessor">#define ATEST_SEL                                            *((volatile int32u *)0x40001108u)</span>
<a name="l01336"></a><a class="code" href="regs_8h.html#a6a0ac56764a886d587b13fddd2d568f5">01336</a> <span class="preprocessor"></span><span class="preprocessor">#define ATEST_SEL_REG                                        *((volatile int32u *)0x40001108u)</span>
<a name="l01337"></a><a class="code" href="regs_8h.html#a94e7994fa4e926df024db74bd1ef9606">01337</a> <span class="preprocessor"></span><span class="preprocessor">#define ATEST_SEL_ADDR                                       (0x40001108u)</span>
<a name="l01338"></a><a class="code" href="regs_8h.html#a8ca8f06418a7f95fd455a6f00cabb037">01338</a> <span class="preprocessor"></span><span class="preprocessor">#define ATEST_SEL_RESET                                      (0x00000000u)</span>
<a name="l01339"></a>01339 <span class="preprocessor"></span>        <span class="comment">/* ATEST_CTRL field */</span>
<a name="l01340"></a><a class="code" href="regs_8h.html#a954071f9c6d6ecb1ee983320245da9b3">01340</a> <span class="preprocessor">        #define ATEST_SEL_ATEST_CTRL                         (0x0000FF00u)</span>
<a name="l01341"></a><a class="code" href="regs_8h.html#ad2cc67444bb14df7bfd5ff49c2c983f6">01341</a> <span class="preprocessor"></span><span class="preprocessor">        #define ATEST_SEL_ATEST_CTRL_MASK                    (0x0000FF00u)</span>
<a name="l01342"></a><a class="code" href="regs_8h.html#aadd814633c80cdf5f49ec05263d3bc8a">01342</a> <span class="preprocessor"></span><span class="preprocessor">        #define ATEST_SEL_ATEST_CTRL_BIT                     (8)</span>
<a name="l01343"></a><a class="code" href="regs_8h.html#a396f94b611a7a34d0a441932207d5055">01343</a> <span class="preprocessor"></span><span class="preprocessor">        #define ATEST_SEL_ATEST_CTRL_BITS                    (8)</span>
<a name="l01344"></a>01344 <span class="preprocessor"></span>        <span class="comment">/* ATEST_SEL field */</span>
<a name="l01345"></a><a class="code" href="regs_8h.html#a9a33888b76174e7e88bd7f767ea99fbd">01345</a> <span class="preprocessor">        #define ATEST_SEL_ATEST_SEL                          (0x0000001Fu)</span>
<a name="l01346"></a><a class="code" href="regs_8h.html#a2cc4cf9bd0129677239efce2ba610014">01346</a> <span class="preprocessor"></span><span class="preprocessor">        #define ATEST_SEL_ATEST_SEL_MASK                     (0x0000001Fu)</span>
<a name="l01347"></a><a class="code" href="regs_8h.html#a219225efc11ca7d86fd2266e8b7993cf">01347</a> <span class="preprocessor"></span><span class="preprocessor">        #define ATEST_SEL_ATEST_SEL_BIT                      (0)</span>
<a name="l01348"></a><a class="code" href="regs_8h.html#ab204a3e39f2afe8ef363957f8e4ab018">01348</a> <span class="preprocessor"></span><span class="preprocessor">        #define ATEST_SEL_ATEST_SEL_BITS                     (5)</span>
<a name="l01349"></a>01349 <span class="preprocessor"></span>
<a name="l01350"></a><a class="code" href="regs_8h.html#a87fa77b5df29dab78f6c32124e4b4446">01350</a> <span class="preprocessor">#define AN_EN_TEST                                           *((volatile int32u *)0x4000110Cu)</span>
<a name="l01351"></a><a class="code" href="regs_8h.html#afeee8c43e40e6f4e39ab8b8be2b706cc">01351</a> <span class="preprocessor"></span><span class="preprocessor">#define AN_EN_TEST_REG                                       *((volatile int32u *)0x4000110Cu)</span>
<a name="l01352"></a><a class="code" href="regs_8h.html#afa1eb2d874ba3f63bee1fe6fbb0e5868">01352</a> <span class="preprocessor"></span><span class="preprocessor">#define AN_EN_TEST_ADDR                                      (0x4000110Cu)</span>
<a name="l01353"></a><a class="code" href="regs_8h.html#a54b0cbb081e3dc94f86aad18456060ec">01353</a> <span class="preprocessor"></span><span class="preprocessor">#define AN_EN_TEST_RESET                                     (0x00000000u)</span>
<a name="l01354"></a>01354 <span class="preprocessor"></span>        <span class="comment">/* AN_TEST_MODE field */</span>
<a name="l01355"></a><a class="code" href="regs_8h.html#a4596665c04c3faf6513c7eb9f87ff97e">01355</a> <span class="preprocessor">        #define AN_EN_TEST_AN_TEST_MODE                      (0x00008000u)</span>
<a name="l01356"></a><a class="code" href="regs_8h.html#aa48bab3aefbfb7f4d066045fd8330661">01356</a> <span class="preprocessor"></span><span class="preprocessor">        #define AN_EN_TEST_AN_TEST_MODE_MASK                 (0x00008000u)</span>
<a name="l01357"></a><a class="code" href="regs_8h.html#a41dbb5af9da7a9383632afdaa70f4fe2">01357</a> <span class="preprocessor"></span><span class="preprocessor">        #define AN_EN_TEST_AN_TEST_MODE_BIT                  (15)</span>
<a name="l01358"></a><a class="code" href="regs_8h.html#acc35d46f5a690f3ec994f7290d7cf2c9">01358</a> <span class="preprocessor"></span><span class="preprocessor">        #define AN_EN_TEST_AN_TEST_MODE_BITS                 (1)</span>
<a name="l01359"></a>01359 <span class="preprocessor"></span>        <span class="comment">/* PFD_EN field */</span>
<a name="l01360"></a><a class="code" href="regs_8h.html#af0e7549d2ab18a051840b8ddd19bf0ea">01360</a> <span class="preprocessor">        #define AN_EN_TEST_PFD_EN                            (0x00004000u)</span>
<a name="l01361"></a><a class="code" href="regs_8h.html#a65343227b777dbbfda1a2649693131ae">01361</a> <span class="preprocessor"></span><span class="preprocessor">        #define AN_EN_TEST_PFD_EN_MASK                       (0x00004000u)</span>
<a name="l01362"></a><a class="code" href="regs_8h.html#a755bb129b1f1e239d9dd21fc4e42b89b">01362</a> <span class="preprocessor"></span><span class="preprocessor">        #define AN_EN_TEST_PFD_EN_BIT                        (14)</span>
<a name="l01363"></a><a class="code" href="regs_8h.html#aaeb0836a3669453dc6407c5cd1575b08">01363</a> <span class="preprocessor"></span><span class="preprocessor">        #define AN_EN_TEST_PFD_EN_BITS                       (1)</span>
<a name="l01364"></a>01364 <span class="preprocessor"></span>        <span class="comment">/* ADC_EN field */</span>
<a name="l01365"></a><a class="code" href="regs_8h.html#a8ff656f9f4af23b8ef0006e1eab75215">01365</a> <span class="preprocessor">        #define AN_EN_TEST_ADC_EN                            (0x00002000u)</span>
<a name="l01366"></a><a class="code" href="regs_8h.html#aeb5fc7a5e248a82f65d6e1773dc1702b">01366</a> <span class="preprocessor"></span><span class="preprocessor">        #define AN_EN_TEST_ADC_EN_MASK                       (0x00002000u)</span>
<a name="l01367"></a><a class="code" href="regs_8h.html#ae7ca76fb50bab2f1d568f619d53b97fc">01367</a> <span class="preprocessor"></span><span class="preprocessor">        #define AN_EN_TEST_ADC_EN_BIT                        (13)</span>
<a name="l01368"></a><a class="code" href="regs_8h.html#aab50dab084f762bc2ff89bbfc4b5dc0c">01368</a> <span class="preprocessor"></span><span class="preprocessor">        #define AN_EN_TEST_ADC_EN_BITS                       (1)</span>
<a name="l01369"></a>01369 <span class="preprocessor"></span>        <span class="comment">/* UNUSED field */</span>
<a name="l01370"></a><a class="code" href="regs_8h.html#afc9bc863113f325d4f1132411226a8be">01370</a> <span class="preprocessor">        #define AN_EN_TEST_UNUSED                            (0x00001000u)</span>
<a name="l01371"></a><a class="code" href="regs_8h.html#a87ee598f52c7596a740376a4c13d424c">01371</a> <span class="preprocessor"></span><span class="preprocessor">        #define AN_EN_TEST_UNUSED_MASK                       (0x00001000u)</span>
<a name="l01372"></a><a class="code" href="regs_8h.html#aee132ef89fc97aebc31f9130b43007aa">01372</a> <span class="preprocessor"></span><span class="preprocessor">        #define AN_EN_TEST_UNUSED_BIT                        (12)</span>
<a name="l01373"></a><a class="code" href="regs_8h.html#ab460c4f67554d0cf2678aa5838e6dfab">01373</a> <span class="preprocessor"></span><span class="preprocessor">        #define AN_EN_TEST_UNUSED_BITS                       (1)</span>
<a name="l01374"></a>01374 <span class="preprocessor"></span>        <span class="comment">/* PRE_FILT_EN field */</span>
<a name="l01375"></a><a class="code" href="regs_8h.html#a5bad5314c28cd1ac527fbaf1e4a82bef">01375</a> <span class="preprocessor">        #define AN_EN_TEST_PRE_FILT_EN                       (0x00000800u)</span>
<a name="l01376"></a><a class="code" href="regs_8h.html#aa5f8efbab2b1279d1b6111d6e1c30d02">01376</a> <span class="preprocessor"></span><span class="preprocessor">        #define AN_EN_TEST_PRE_FILT_EN_MASK                  (0x00000800u)</span>
<a name="l01377"></a><a class="code" href="regs_8h.html#a833a306ed683c56dc19e716fdbf93d35">01377</a> <span class="preprocessor"></span><span class="preprocessor">        #define AN_EN_TEST_PRE_FILT_EN_BIT                   (11)</span>
<a name="l01378"></a><a class="code" href="regs_8h.html#a24f160fc268f9cb9194a865081e5a213">01378</a> <span class="preprocessor"></span><span class="preprocessor">        #define AN_EN_TEST_PRE_FILT_EN_BITS                  (1)</span>
<a name="l01379"></a>01379 <span class="preprocessor"></span>        <span class="comment">/* IF_AMP_EN field */</span>
<a name="l01380"></a><a class="code" href="regs_8h.html#ae3116c6315e42612a9bfdb3191369c05">01380</a> <span class="preprocessor">        #define AN_EN_TEST_IF_AMP_EN                         (0x00000400u)</span>
<a name="l01381"></a><a class="code" href="regs_8h.html#a5842c71b666cdcbef4e57541de426d5f">01381</a> <span class="preprocessor"></span><span class="preprocessor">        #define AN_EN_TEST_IF_AMP_EN_MASK                    (0x00000400u)</span>
<a name="l01382"></a><a class="code" href="regs_8h.html#a6d9ff6ad45b9e8647438f5584ee6cc71">01382</a> <span class="preprocessor"></span><span class="preprocessor">        #define AN_EN_TEST_IF_AMP_EN_BIT                     (10)</span>
<a name="l01383"></a><a class="code" href="regs_8h.html#ae33b39dc9ed639b6e8eb2c9bf4c57608">01383</a> <span class="preprocessor"></span><span class="preprocessor">        #define AN_EN_TEST_IF_AMP_EN_BITS                    (1)</span>
<a name="l01384"></a>01384 <span class="preprocessor"></span>        <span class="comment">/* LNA_EN field */</span>
<a name="l01385"></a><a class="code" href="regs_8h.html#a0f3fcf6bf1dda31299403a36855b43eb">01385</a> <span class="preprocessor">        #define AN_EN_TEST_LNA_EN                            (0x00000200u)</span>
<a name="l01386"></a><a class="code" href="regs_8h.html#a3eae4000be9c9c7078a39f4bfc4e69c1">01386</a> <span class="preprocessor"></span><span class="preprocessor">        #define AN_EN_TEST_LNA_EN_MASK                       (0x00000200u)</span>
<a name="l01387"></a><a class="code" href="regs_8h.html#a9ec1cb0f158cc562ffebc54ab4c87929">01387</a> <span class="preprocessor"></span><span class="preprocessor">        #define AN_EN_TEST_LNA_EN_BIT                        (9)</span>
<a name="l01388"></a><a class="code" href="regs_8h.html#a38a4467e93871e4e3aa5b2e28d242e2e">01388</a> <span class="preprocessor"></span><span class="preprocessor">        #define AN_EN_TEST_LNA_EN_BITS                       (1)</span>
<a name="l01389"></a>01389 <span class="preprocessor"></span>        <span class="comment">/* MIXER_EN field */</span>
<a name="l01390"></a><a class="code" href="regs_8h.html#a55a606790ff9a7e0afe91ac6cacd29fe">01390</a> <span class="preprocessor">        #define AN_EN_TEST_MIXER_EN                          (0x00000100u)</span>
<a name="l01391"></a><a class="code" href="regs_8h.html#a5a198d88b2c8c12367ca33f43ee0f363">01391</a> <span class="preprocessor"></span><span class="preprocessor">        #define AN_EN_TEST_MIXER_EN_MASK                     (0x00000100u)</span>
<a name="l01392"></a><a class="code" href="regs_8h.html#a5507b5bb90ed4140c8e8b312525a66a6">01392</a> <span class="preprocessor"></span><span class="preprocessor">        #define AN_EN_TEST_MIXER_EN_BIT                      (8)</span>
<a name="l01393"></a><a class="code" href="regs_8h.html#af8cbfc13ec5a9ded0a1bb78d20a38a3f">01393</a> <span class="preprocessor"></span><span class="preprocessor">        #define AN_EN_TEST_MIXER_EN_BITS                     (1)</span>
<a name="l01394"></a>01394 <span class="preprocessor"></span>        <span class="comment">/* CH_FILT_EN field */</span>
<a name="l01395"></a><a class="code" href="regs_8h.html#a84043b2dd24b6d36efcd86007f5a10f4">01395</a> <span class="preprocessor">        #define AN_EN_TEST_CH_FILT_EN                        (0x00000080u)</span>
<a name="l01396"></a><a class="code" href="regs_8h.html#adcea1cd7d7cde5713dab18f464138eb1">01396</a> <span class="preprocessor"></span><span class="preprocessor">        #define AN_EN_TEST_CH_FILT_EN_MASK                   (0x00000080u)</span>
<a name="l01397"></a><a class="code" href="regs_8h.html#a704291f8089db322dd34107923a422c2">01397</a> <span class="preprocessor"></span><span class="preprocessor">        #define AN_EN_TEST_CH_FILT_EN_BIT                    (7)</span>
<a name="l01398"></a><a class="code" href="regs_8h.html#a248e18815a3a10a5fb28e586161818a4">01398</a> <span class="preprocessor"></span><span class="preprocessor">        #define AN_EN_TEST_CH_FILT_EN_BITS                   (1)</span>
<a name="l01399"></a>01399 <span class="preprocessor"></span>        <span class="comment">/* MOD_DAC_EN field */</span>
<a name="l01400"></a><a class="code" href="regs_8h.html#a2b84195260b408104f3e2b855d9508ef">01400</a> <span class="preprocessor">        #define AN_EN_TEST_MOD_DAC_EN                        (0x00000040u)</span>
<a name="l01401"></a><a class="code" href="regs_8h.html#ab1525f2285d04e062b98b433bab75d55">01401</a> <span class="preprocessor"></span><span class="preprocessor">        #define AN_EN_TEST_MOD_DAC_EN_MASK                   (0x00000040u)</span>
<a name="l01402"></a><a class="code" href="regs_8h.html#a4ed51b0814737af5ca364bdbaa571a8a">01402</a> <span class="preprocessor"></span><span class="preprocessor">        #define AN_EN_TEST_MOD_DAC_EN_BIT                    (6)</span>
<a name="l01403"></a><a class="code" href="regs_8h.html#aa2e522a61781fa3447b32cc28f827244">01403</a> <span class="preprocessor"></span><span class="preprocessor">        #define AN_EN_TEST_MOD_DAC_EN_BITS                   (1)</span>
<a name="l01404"></a>01404 <span class="preprocessor"></span>        <span class="comment">/* PA_EN field */</span>
<a name="l01405"></a><a class="code" href="regs_8h.html#a3758514a59ec104f48d473bf82dd5bd8">01405</a> <span class="preprocessor">        #define AN_EN_TEST_PA_EN                             (0x00000010u)</span>
<a name="l01406"></a><a class="code" href="regs_8h.html#a216b697f3bd6cb023b1e49bc367f900f">01406</a> <span class="preprocessor"></span><span class="preprocessor">        #define AN_EN_TEST_PA_EN_MASK                        (0x00000010u)</span>
<a name="l01407"></a><a class="code" href="regs_8h.html#aaf79a8498b65b07fffcd85f933bcba46">01407</a> <span class="preprocessor"></span><span class="preprocessor">        #define AN_EN_TEST_PA_EN_BIT                         (4)</span>
<a name="l01408"></a><a class="code" href="regs_8h.html#a8396e49a1948e1ecee6d9a9a9765f36b">01408</a> <span class="preprocessor"></span><span class="preprocessor">        #define AN_EN_TEST_PA_EN_BITS                        (1)</span>
<a name="l01409"></a>01409 <span class="preprocessor"></span>        <span class="comment">/* PRESCALER_EN field */</span>
<a name="l01410"></a><a class="code" href="regs_8h.html#a6704a52e285e10bf0cc6705df56b410a">01410</a> <span class="preprocessor">        #define AN_EN_TEST_PRESCALER_EN                      (0x00000008u)</span>
<a name="l01411"></a><a class="code" href="regs_8h.html#ab66866b3fe0e1ba619d555e5e56e10a8">01411</a> <span class="preprocessor"></span><span class="preprocessor">        #define AN_EN_TEST_PRESCALER_EN_MASK                 (0x00000008u)</span>
<a name="l01412"></a><a class="code" href="regs_8h.html#a7f3cf6679062fab3fac5abb1214a13a5">01412</a> <span class="preprocessor"></span><span class="preprocessor">        #define AN_EN_TEST_PRESCALER_EN_BIT                  (3)</span>
<a name="l01413"></a><a class="code" href="regs_8h.html#ab6b17c3568f6187b8612901ed7cb9928">01413</a> <span class="preprocessor"></span><span class="preprocessor">        #define AN_EN_TEST_PRESCALER_EN_BITS                 (1)</span>
<a name="l01414"></a>01414 <span class="preprocessor"></span>        <span class="comment">/* VCO_EN field */</span>
<a name="l01415"></a><a class="code" href="regs_8h.html#ac359bdb08ba939fbe969fa17024bfc60">01415</a> <span class="preprocessor">        #define AN_EN_TEST_VCO_EN                            (0x00000004u)</span>
<a name="l01416"></a><a class="code" href="regs_8h.html#a1bef30d9f3a7b4d6aa4e19d8f7e3f045">01416</a> <span class="preprocessor"></span><span class="preprocessor">        #define AN_EN_TEST_VCO_EN_MASK                       (0x00000004u)</span>
<a name="l01417"></a><a class="code" href="regs_8h.html#a406d7646a572abf6610432c3ae01a700">01417</a> <span class="preprocessor"></span><span class="preprocessor">        #define AN_EN_TEST_VCO_EN_BIT                        (2)</span>
<a name="l01418"></a><a class="code" href="regs_8h.html#a32fa72117281fe5095face7dd7a8f8ca">01418</a> <span class="preprocessor"></span><span class="preprocessor">        #define AN_EN_TEST_VCO_EN_BITS                       (1)</span>
<a name="l01419"></a>01419 <span class="preprocessor"></span>        <span class="comment">/* BIAS_EN field */</span>
<a name="l01420"></a><a class="code" href="regs_8h.html#a9b82409fcb9a0508413a9a280337cfb3">01420</a> <span class="preprocessor">        #define AN_EN_TEST_BIAS_EN                           (0x00000001u)</span>
<a name="l01421"></a><a class="code" href="regs_8h.html#aa1824cfd2930cc45cdc3bd8dae031f20">01421</a> <span class="preprocessor"></span><span class="preprocessor">        #define AN_EN_TEST_BIAS_EN_MASK                      (0x00000001u)</span>
<a name="l01422"></a><a class="code" href="regs_8h.html#a6ab023fa4c353d0e4f377a42a2ffbca5">01422</a> <span class="preprocessor"></span><span class="preprocessor">        #define AN_EN_TEST_BIAS_EN_BIT                       (0)</span>
<a name="l01423"></a><a class="code" href="regs_8h.html#aada9aa2eaad3003381d9072c01d35c2b">01423</a> <span class="preprocessor"></span><span class="preprocessor">        #define AN_EN_TEST_BIAS_EN_BITS                      (1)</span>
<a name="l01424"></a>01424 <span class="preprocessor"></span>
<a name="l01425"></a><a class="code" href="regs_8h.html#a673b0ff47c1d1219ed1c7a1472a7a3aa">01425</a> <span class="preprocessor">#define TUNE_FILTER_CTRL                                     *((volatile int32u *)0x40001110u)</span>
<a name="l01426"></a><a class="code" href="regs_8h.html#a4d819610826a05a1f25e589fd5efa433">01426</a> <span class="preprocessor"></span><span class="preprocessor">#define TUNE_FILTER_CTRL_REG                                 *((volatile int32u *)0x40001110u)</span>
<a name="l01427"></a><a class="code" href="regs_8h.html#a6b8c9897081d402eb7720513ab55ed4a">01427</a> <span class="preprocessor"></span><span class="preprocessor">#define TUNE_FILTER_CTRL_ADDR                                (0x40001110u)</span>
<a name="l01428"></a><a class="code" href="regs_8h.html#ac6efe5b5117bd6c6cbe5fd8803bcba57">01428</a> <span class="preprocessor"></span><span class="preprocessor">#define TUNE_FILTER_CTRL_RESET                               (0x00000000u)</span>
<a name="l01429"></a>01429 <span class="preprocessor"></span>        <span class="comment">/* TUNE_FILTER_EN field */</span>
<a name="l01430"></a><a class="code" href="regs_8h.html#a1b9b732f1c6aa376bdc65825c89aee53">01430</a> <span class="preprocessor">        #define TUNE_FILTER_CTRL_TUNE_FILTER_EN              (0x00000002u)</span>
<a name="l01431"></a><a class="code" href="regs_8h.html#ab5a07e551bb59a4873bc7c2d450e2199">01431</a> <span class="preprocessor"></span><span class="preprocessor">        #define TUNE_FILTER_CTRL_TUNE_FILTER_EN_MASK         (0x00000002u)</span>
<a name="l01432"></a><a class="code" href="regs_8h.html#a80e07d5fc0a29f309d05a29bdb6ab4f5">01432</a> <span class="preprocessor"></span><span class="preprocessor">        #define TUNE_FILTER_CTRL_TUNE_FILTER_EN_BIT          (1)</span>
<a name="l01433"></a><a class="code" href="regs_8h.html#a215b661e610a1c0622ffffd7408ad261">01433</a> <span class="preprocessor"></span><span class="preprocessor">        #define TUNE_FILTER_CTRL_TUNE_FILTER_EN_BITS         (1)</span>
<a name="l01434"></a>01434 <span class="preprocessor"></span>        <span class="comment">/* TUNE_FILTER_RESET field */</span>
<a name="l01435"></a><a class="code" href="regs_8h.html#a302dd0dd8ca5d1f9fccf1f294cf81de2">01435</a> <span class="preprocessor">        #define TUNE_FILTER_CTRL_TUNE_FILTER_RESET           (0x00000001u)</span>
<a name="l01436"></a><a class="code" href="regs_8h.html#a44f427e8b7bcbe493e26ff4cb0b2cd89">01436</a> <span class="preprocessor"></span><span class="preprocessor">        #define TUNE_FILTER_CTRL_TUNE_FILTER_RESET_MASK      (0x00000001u)</span>
<a name="l01437"></a><a class="code" href="regs_8h.html#a65c0f49b0dbdffb3a2bdebb98c44021c">01437</a> <span class="preprocessor"></span><span class="preprocessor">        #define TUNE_FILTER_CTRL_TUNE_FILTER_RESET_BIT       (0)</span>
<a name="l01438"></a><a class="code" href="regs_8h.html#a4db6b7f21dbe3a80d91065da3d392791">01438</a> <span class="preprocessor"></span><span class="preprocessor">        #define TUNE_FILTER_CTRL_TUNE_FILTER_RESET_BITS      (1)</span>
<a name="l01439"></a>01439 <span class="preprocessor"></span>
<a name="l01440"></a><a class="code" href="regs_8h.html#a3bc59ec04e1c75a98e97f2df01694816">01440</a> <span class="preprocessor">#define NOISE_EN                                             *((volatile int32u *)0x40001114u)</span>
<a name="l01441"></a><a class="code" href="regs_8h.html#aeeb009e852f459e899794fdde58985be">01441</a> <span class="preprocessor"></span><span class="preprocessor">#define NOISE_EN_REG                                         *((volatile int32u *)0x40001114u)</span>
<a name="l01442"></a><a class="code" href="regs_8h.html#a16e16e864f7176d2b9e657bbdb64eb20">01442</a> <span class="preprocessor"></span><span class="preprocessor">#define NOISE_EN_ADDR                                        (0x40001114u)</span>
<a name="l01443"></a><a class="code" href="regs_8h.html#a604615871b3691b3308c763ebe282294">01443</a> <span class="preprocessor"></span><span class="preprocessor">#define NOISE_EN_RESET                                       (0x00000000u)</span>
<a name="l01444"></a>01444 <span class="preprocessor"></span>        <span class="comment">/* NOISE_EN field */</span>
<a name="l01445"></a><a class="code" href="regs_8h.html#ae9a08627e013fde63133cfccf8d603fe">01445</a> <span class="preprocessor">        #define NOISE_EN_NOISE_EN                            (0x00000001u)</span>
<a name="l01446"></a><a class="code" href="regs_8h.html#ae11453ef79e33b9272cbbfa3ffde55dd">01446</a> <span class="preprocessor"></span><span class="preprocessor">        #define NOISE_EN_NOISE_EN_MASK                       (0x00000001u)</span>
<a name="l01447"></a><a class="code" href="regs_8h.html#a3472b6e231b2c338ed10ea3efddf571d">01447</a> <span class="preprocessor"></span><span class="preprocessor">        #define NOISE_EN_NOISE_EN_BIT                        (0)</span>
<a name="l01448"></a><a class="code" href="regs_8h.html#ac37610704a3306792f26900f82e615cb">01448</a> <span class="preprocessor"></span><span class="preprocessor">        #define NOISE_EN_NOISE_EN_BITS                       (1)</span>
<a name="l01449"></a>01449 <span class="preprocessor"></span>
<a name="l01450"></a>01450 <span class="comment">/* MAC block */</span>
<a name="l01451"></a><a class="code" href="regs_8h.html#a9b2aa99f751c55d58695c3ad2d053745">01451</a> <span class="preprocessor">#define DATA_MAC_BASE                                        (0x40002000u)</span>
<a name="l01452"></a><a class="code" href="regs_8h.html#aadafcaca2e416b1cc489756dfd65d2eb">01452</a> <span class="preprocessor"></span><span class="preprocessor">#define DATA_MAC_END                                         (0x400020C8u)</span>
<a name="l01453"></a><a class="code" href="regs_8h.html#aad4d9003ea6fb67555ec8f39182c63a8">01453</a> <span class="preprocessor"></span><span class="preprocessor">#define DATA_MAC_SIZE                                        (DATA_MAC_END - DATA_MAC_BASE + 1)</span>
<a name="l01454"></a>01454 <span class="preprocessor"></span>
<a name="l01455"></a><a class="code" href="regs_8h.html#a0306821792f833f06158416ed3ae9b79">01455</a> <span class="preprocessor">#define MAC_RX_ST_ADDR_A                                     *((volatile int32u *)0x40002000u)</span>
<a name="l01456"></a><a class="code" href="regs_8h.html#ac648c107ee7f2caa4eec3d8c30a283a3">01456</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_RX_ST_ADDR_A_REG                                 *((volatile int32u *)0x40002000u)</span>
<a name="l01457"></a><a class="code" href="regs_8h.html#aa1d568499b8fe8036dd39171ccbc28a7">01457</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_RX_ST_ADDR_A_ADDR                                (0x40002000u)</span>
<a name="l01458"></a><a class="code" href="regs_8h.html#af9d1deebf7a618ad518d631b2f208547">01458</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_RX_ST_ADDR_A_RESET                               (0x20000000u)</span>
<a name="l01459"></a>01459 <span class="preprocessor"></span>        <span class="comment">/* MAC_RAM_OFFS field */</span>
<a name="l01460"></a><a class="code" href="regs_8h.html#a80e6c5b03fee8def0bcf2d646e21947e">01460</a> <span class="preprocessor">        #define MAC_RX_ST_ADDR_A_MAC_RAM_OFFS                (0xFFFFE000u)</span>
<a name="l01461"></a><a class="code" href="regs_8h.html#aa8e93a5791c181357cca7ff33574fc76">01461</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_ST_ADDR_A_MAC_RAM_OFFS_MASK           (0xFFFFE000u)</span>
<a name="l01462"></a><a class="code" href="regs_8h.html#a234952a6eba3d52b873184e7e2f2d3be">01462</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_ST_ADDR_A_MAC_RAM_OFFS_BIT            (13)</span>
<a name="l01463"></a><a class="code" href="regs_8h.html#a5e32f13d6a396ab7b7d6457a9ed2cf7e">01463</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_ST_ADDR_A_MAC_RAM_OFFS_BITS           (19)</span>
<a name="l01464"></a>01464 <span class="preprocessor"></span>        <span class="comment">/* MAC_RX_ST_ADDR_A field */</span>
<a name="l01465"></a><a class="code" href="regs_8h.html#a1d28b4d334bbf951a53096c28699ebb4">01465</a> <span class="preprocessor">        #define MAC_RX_ST_ADDR_A_MAC_RX_ST_ADDR_A            (0x00001FFEu)</span>
<a name="l01466"></a><a class="code" href="regs_8h.html#aecbd7486273823ed448057a9e0162a50">01466</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_ST_ADDR_A_MAC_RX_ST_ADDR_A_MASK       (0x00001FFEu)</span>
<a name="l01467"></a><a class="code" href="regs_8h.html#aa4a13a8269f977bd77eb1c50a2bdb476">01467</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_ST_ADDR_A_MAC_RX_ST_ADDR_A_BIT        (1)</span>
<a name="l01468"></a><a class="code" href="regs_8h.html#a384bb7f34d2fab161bcdf38720e5b011">01468</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_ST_ADDR_A_MAC_RX_ST_ADDR_A_BITS       (12)</span>
<a name="l01469"></a>01469 <span class="preprocessor"></span>
<a name="l01470"></a><a class="code" href="regs_8h.html#a268b7a0808a0447412c0d75a4d15ffd0">01470</a> <span class="preprocessor">#define MAC_RX_END_ADDR_A                                    *((volatile int32u *)0x40002004u)</span>
<a name="l01471"></a><a class="code" href="regs_8h.html#aacc507ac9ab9d6c6261bd63e12be0a0d">01471</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_RX_END_ADDR_A_REG                                *((volatile int32u *)0x40002004u)</span>
<a name="l01472"></a><a class="code" href="regs_8h.html#a2aaabf3f98640e481e7aeb0e50d3b446">01472</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_RX_END_ADDR_A_ADDR                               (0x40002004u)</span>
<a name="l01473"></a><a class="code" href="regs_8h.html#a7f0846a55177e304fd3261aebe733f5f">01473</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_RX_END_ADDR_A_RESET                              (0x20000088u)</span>
<a name="l01474"></a>01474 <span class="preprocessor"></span>        <span class="comment">/* MAC_RAM_OFFS field */</span>
<a name="l01475"></a><a class="code" href="regs_8h.html#a794d374bbd882611a8b73d789c971f04">01475</a> <span class="preprocessor">        #define MAC_RX_END_ADDR_A_MAC_RAM_OFFS               (0xFFFFE000u)</span>
<a name="l01476"></a><a class="code" href="regs_8h.html#a467189c62df67d7c0da19e5f7de67686">01476</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_END_ADDR_A_MAC_RAM_OFFS_MASK          (0xFFFFE000u)</span>
<a name="l01477"></a><a class="code" href="regs_8h.html#a5462f8a97b4d8f143be68993fd2ee55b">01477</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_END_ADDR_A_MAC_RAM_OFFS_BIT           (13)</span>
<a name="l01478"></a><a class="code" href="regs_8h.html#a2fb4bac5c62bea08a46465964079f453">01478</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_END_ADDR_A_MAC_RAM_OFFS_BITS          (19)</span>
<a name="l01479"></a>01479 <span class="preprocessor"></span>        <span class="comment">/* MAC_RX_END_ADDR_A field */</span>
<a name="l01480"></a><a class="code" href="regs_8h.html#a7c7e119f6abecab527df3d5db0d3478a">01480</a> <span class="preprocessor">        #define MAC_RX_END_ADDR_A_MAC_RX_END_ADDR_A          (0x00001FFEu)</span>
<a name="l01481"></a><a class="code" href="regs_8h.html#ae00d735ed6ff6c6a917d2b763d2aba59">01481</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_END_ADDR_A_MAC_RX_END_ADDR_A_MASK     (0x00001FFEu)</span>
<a name="l01482"></a><a class="code" href="regs_8h.html#a3f861cb7ab29818ce6d3aaaf8dc160c5">01482</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_END_ADDR_A_MAC_RX_END_ADDR_A_BIT      (1)</span>
<a name="l01483"></a><a class="code" href="regs_8h.html#a5e48e9ccef7d7cb8f87b57198bc2be8c">01483</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_END_ADDR_A_MAC_RX_END_ADDR_A_BITS     (12)</span>
<a name="l01484"></a>01484 <span class="preprocessor"></span>
<a name="l01485"></a><a class="code" href="regs_8h.html#a8e7b12c921bac46aed4637e22f6a9a7e">01485</a> <span class="preprocessor">#define MAC_RX_ST_ADDR_B                                     *((volatile int32u *)0x40002008u)</span>
<a name="l01486"></a><a class="code" href="regs_8h.html#afd6158ab5f2918eed9ff15c8a9e2545c">01486</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_RX_ST_ADDR_B_REG                                 *((volatile int32u *)0x40002008u)</span>
<a name="l01487"></a><a class="code" href="regs_8h.html#a05ba509818b20b2ace329e13e6ee3bfa">01487</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_RX_ST_ADDR_B_ADDR                                (0x40002008u)</span>
<a name="l01488"></a><a class="code" href="regs_8h.html#aecc38312844c1637423ae24ca912a015">01488</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_RX_ST_ADDR_B_RESET                               (0x20000000u)</span>
<a name="l01489"></a>01489 <span class="preprocessor"></span>        <span class="comment">/* MAC_RAM_OFFS field */</span>
<a name="l01490"></a><a class="code" href="regs_8h.html#af504581560a579f88bb945bed210c6fb">01490</a> <span class="preprocessor">        #define MAC_RX_ST_ADDR_B_MAC_RAM_OFFS                (0xFFFFE000u)</span>
<a name="l01491"></a><a class="code" href="regs_8h.html#a2cf6f5d464a85d16513021069d2b8eee">01491</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_ST_ADDR_B_MAC_RAM_OFFS_MASK           (0xFFFFE000u)</span>
<a name="l01492"></a><a class="code" href="regs_8h.html#abcf2e45904eba158129de9c416972be9">01492</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_ST_ADDR_B_MAC_RAM_OFFS_BIT            (13)</span>
<a name="l01493"></a><a class="code" href="regs_8h.html#a43c0ba2781ca69a880a73e0f0eecb54d">01493</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_ST_ADDR_B_MAC_RAM_OFFS_BITS           (19)</span>
<a name="l01494"></a>01494 <span class="preprocessor"></span>        <span class="comment">/* MAC_RX_ST_ADDR_B field */</span>
<a name="l01495"></a><a class="code" href="regs_8h.html#a4545da48c37258a8100242cf1408dc77">01495</a> <span class="preprocessor">        #define MAC_RX_ST_ADDR_B_MAC_RX_ST_ADDR_B            (0x00001FFEu)</span>
<a name="l01496"></a><a class="code" href="regs_8h.html#ae5d3eaaba56d73721169ee03f22ea105">01496</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_ST_ADDR_B_MAC_RX_ST_ADDR_B_MASK       (0x00001FFEu)</span>
<a name="l01497"></a><a class="code" href="regs_8h.html#ae0dd4ece360e29c0e35d7f327a47352a">01497</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_ST_ADDR_B_MAC_RX_ST_ADDR_B_BIT        (1)</span>
<a name="l01498"></a><a class="code" href="regs_8h.html#a56e104fc652470b52ade466b855af303">01498</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_ST_ADDR_B_MAC_RX_ST_ADDR_B_BITS       (12)</span>
<a name="l01499"></a>01499 <span class="preprocessor"></span>
<a name="l01500"></a><a class="code" href="regs_8h.html#af3cf3860c7237fb634f077e1c91737a1">01500</a> <span class="preprocessor">#define MAC_RX_END_ADDR_B                                    *((volatile int32u *)0x4000200Cu)</span>
<a name="l01501"></a><a class="code" href="regs_8h.html#ab24045aa6d84b6d8ff0997f8a3e1ee0d">01501</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_RX_END_ADDR_B_REG                                *((volatile int32u *)0x4000200Cu)</span>
<a name="l01502"></a><a class="code" href="regs_8h.html#ab03c3eca758840ec7c87848b583a9aa8">01502</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_RX_END_ADDR_B_ADDR                               (0x4000200Cu)</span>
<a name="l01503"></a><a class="code" href="regs_8h.html#a3c9c50823115597472fc86b502de8b28">01503</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_RX_END_ADDR_B_RESET                              (0x20000088u)</span>
<a name="l01504"></a>01504 <span class="preprocessor"></span>        <span class="comment">/* MAC_RAM_OFFS field */</span>
<a name="l01505"></a><a class="code" href="regs_8h.html#a3d45cb818262e47742d1af4a9c4e90e8">01505</a> <span class="preprocessor">        #define MAC_RX_END_ADDR_B_MAC_RAM_OFFS               (0xFFFFE000u)</span>
<a name="l01506"></a><a class="code" href="regs_8h.html#a9ad8599546e372bf784df855cf633e75">01506</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_END_ADDR_B_MAC_RAM_OFFS_MASK          (0xFFFFE000u)</span>
<a name="l01507"></a><a class="code" href="regs_8h.html#a4efb966b92dca5fafa7d5059cbc2119d">01507</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_END_ADDR_B_MAC_RAM_OFFS_BIT           (13)</span>
<a name="l01508"></a><a class="code" href="regs_8h.html#a1b1e733f8ce4b0ecc206f2664ca3fcca">01508</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_END_ADDR_B_MAC_RAM_OFFS_BITS          (19)</span>
<a name="l01509"></a>01509 <span class="preprocessor"></span>        <span class="comment">/* MAC_RX_END_ADDR_B field */</span>
<a name="l01510"></a><a class="code" href="regs_8h.html#a4f2ca721332a0179167b416602977d3e">01510</a> <span class="preprocessor">        #define MAC_RX_END_ADDR_B_MAC_RX_END_ADDR_B          (0x00001FFEu)</span>
<a name="l01511"></a><a class="code" href="regs_8h.html#af70be7dcbeaa3f1feacb59f361a972e6">01511</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_END_ADDR_B_MAC_RX_END_ADDR_B_MASK     (0x00001FFEu)</span>
<a name="l01512"></a><a class="code" href="regs_8h.html#a5c2f6ad78fa03b985048ee81d1665a3a">01512</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_END_ADDR_B_MAC_RX_END_ADDR_B_BIT      (1)</span>
<a name="l01513"></a><a class="code" href="regs_8h.html#a66569e2ffb7567dfc625e7bb1f83da44">01513</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_END_ADDR_B_MAC_RX_END_ADDR_B_BITS     (12)</span>
<a name="l01514"></a>01514 <span class="preprocessor"></span>
<a name="l01515"></a><a class="code" href="regs_8h.html#a2cc9ddf80da5990f213dad209b7f293d">01515</a> <span class="preprocessor">#define MAC_TX_ST_ADDR_A                                     *((volatile int32u *)0x40002010u)</span>
<a name="l01516"></a><a class="code" href="regs_8h.html#a37d763a788dc3f493534a65906c74c69">01516</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_TX_ST_ADDR_A_REG                                 *((volatile int32u *)0x40002010u)</span>
<a name="l01517"></a><a class="code" href="regs_8h.html#aab875d8694b494ec52550aef31be7dfa">01517</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_TX_ST_ADDR_A_ADDR                                (0x40002010u)</span>
<a name="l01518"></a><a class="code" href="regs_8h.html#a45eb8b674c77082e615a8b2535575a2c">01518</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_TX_ST_ADDR_A_RESET                               (0x20000000u)</span>
<a name="l01519"></a>01519 <span class="preprocessor"></span>        <span class="comment">/* MAC_RAM_OFFS field */</span>
<a name="l01520"></a><a class="code" href="regs_8h.html#a8bbf8e3d920bd9a0041932b316d9c58b">01520</a> <span class="preprocessor">        #define MAC_TX_ST_ADDR_A_MAC_RAM_OFFS                (0xFFFFE000u)</span>
<a name="l01521"></a><a class="code" href="regs_8h.html#a4a1c3f59f19c76da19d31b1d9df95739">01521</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_ST_ADDR_A_MAC_RAM_OFFS_MASK           (0xFFFFE000u)</span>
<a name="l01522"></a><a class="code" href="regs_8h.html#afe53b1c8167cff1246c43de3434cbf20">01522</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_ST_ADDR_A_MAC_RAM_OFFS_BIT            (13)</span>
<a name="l01523"></a><a class="code" href="regs_8h.html#ae9b58b58b41676c3c8fbf9dae662c508">01523</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_ST_ADDR_A_MAC_RAM_OFFS_BITS           (19)</span>
<a name="l01524"></a>01524 <span class="preprocessor"></span>        <span class="comment">/* MAC_TX_ST_ADDR_A field */</span>
<a name="l01525"></a><a class="code" href="regs_8h.html#a27967ea7c3483c9d091dab4739b65d31">01525</a> <span class="preprocessor">        #define MAC_TX_ST_ADDR_A_MAC_TX_ST_ADDR_A            (0x00001FFEu)</span>
<a name="l01526"></a><a class="code" href="regs_8h.html#ae23c2ae1e26572a46d8d5dd59e7a91ea">01526</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_ST_ADDR_A_MAC_TX_ST_ADDR_A_MASK       (0x00001FFEu)</span>
<a name="l01527"></a><a class="code" href="regs_8h.html#ad8745123a53f853d8926f4d5061b872d">01527</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_ST_ADDR_A_MAC_TX_ST_ADDR_A_BIT        (1)</span>
<a name="l01528"></a><a class="code" href="regs_8h.html#a86ba3ceebc03c68aabf538fcedfd32e6">01528</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_ST_ADDR_A_MAC_TX_ST_ADDR_A_BITS       (12)</span>
<a name="l01529"></a>01529 <span class="preprocessor"></span>
<a name="l01530"></a><a class="code" href="regs_8h.html#ab5fe3f897726c335e2b60b338b70c9a6">01530</a> <span class="preprocessor">#define MAC_TX_END_ADDR_A                                    *((volatile int32u *)0x40002014u)</span>
<a name="l01531"></a><a class="code" href="regs_8h.html#aa307c711130a5359eb81520dc84ecd9c">01531</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_TX_END_ADDR_A_REG                                *((volatile int32u *)0x40002014u)</span>
<a name="l01532"></a><a class="code" href="regs_8h.html#a1699a0055370c7124a948df46fef9035">01532</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_TX_END_ADDR_A_ADDR                               (0x40002014u)</span>
<a name="l01533"></a><a class="code" href="regs_8h.html#a17b620129a10ae1cd526350713059f34">01533</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_TX_END_ADDR_A_RESET                              (0x20000000u)</span>
<a name="l01534"></a>01534 <span class="preprocessor"></span>        <span class="comment">/* MAC_RAM_OFFS field */</span>
<a name="l01535"></a><a class="code" href="regs_8h.html#a0b59dbc0116d9b0c17841789551fd7c0">01535</a> <span class="preprocessor">        #define MAC_TX_END_ADDR_A_MAC_RAM_OFFS               (0xFFFFE000u)</span>
<a name="l01536"></a><a class="code" href="regs_8h.html#a3a895d358ec196e82a754750cb7d3c03">01536</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_END_ADDR_A_MAC_RAM_OFFS_MASK          (0xFFFFE000u)</span>
<a name="l01537"></a><a class="code" href="regs_8h.html#a93b86f23613ef708ee6b73145130ef1f">01537</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_END_ADDR_A_MAC_RAM_OFFS_BIT           (13)</span>
<a name="l01538"></a><a class="code" href="regs_8h.html#ae93f845cd64a553539e66ac045e1b289">01538</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_END_ADDR_A_MAC_RAM_OFFS_BITS          (19)</span>
<a name="l01539"></a>01539 <span class="preprocessor"></span>        <span class="comment">/* MAC_TX_END_ADDR_A field */</span>
<a name="l01540"></a><a class="code" href="regs_8h.html#a2ef93156b66cb867ecae4185ef8be747">01540</a> <span class="preprocessor">        #define MAC_TX_END_ADDR_A_MAC_TX_END_ADDR_A          (0x00001FFEu)</span>
<a name="l01541"></a><a class="code" href="regs_8h.html#a16e1de4a919c40c2c3b33b5cf8e6711d">01541</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_END_ADDR_A_MAC_TX_END_ADDR_A_MASK     (0x00001FFEu)</span>
<a name="l01542"></a><a class="code" href="regs_8h.html#a030d8051a400b3b2fd15b6ca9a2543db">01542</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_END_ADDR_A_MAC_TX_END_ADDR_A_BIT      (1)</span>
<a name="l01543"></a><a class="code" href="regs_8h.html#ad2bd97ec2e21af3523fc5807ecd7be29">01543</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_END_ADDR_A_MAC_TX_END_ADDR_A_BITS     (12)</span>
<a name="l01544"></a>01544 <span class="preprocessor"></span>
<a name="l01545"></a><a class="code" href="regs_8h.html#a911ec8eedfb0798095f3a511ac656025">01545</a> <span class="preprocessor">#define MAC_TX_ST_ADDR_B                                     *((volatile int32u *)0x40002018u)</span>
<a name="l01546"></a><a class="code" href="regs_8h.html#ac0c3a08f55bf67f2485db35b67e4ab74">01546</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_TX_ST_ADDR_B_REG                                 *((volatile int32u *)0x40002018u)</span>
<a name="l01547"></a><a class="code" href="regs_8h.html#a69ac1917287940b3998b0211e65f6f9b">01547</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_TX_ST_ADDR_B_ADDR                                (0x40002018u)</span>
<a name="l01548"></a><a class="code" href="regs_8h.html#ae2fe78a51d9728e008e12807e4f0a8db">01548</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_TX_ST_ADDR_B_RESET                               (0x20000000u)</span>
<a name="l01549"></a>01549 <span class="preprocessor"></span>        <span class="comment">/* MAC_RAM_OFFS field */</span>
<a name="l01550"></a><a class="code" href="regs_8h.html#a53982e665cf0ccf6f4857228ad0962fd">01550</a> <span class="preprocessor">        #define MAC_TX_ST_ADDR_B_MAC_RAM_OFFS                (0xFFFFE000u)</span>
<a name="l01551"></a><a class="code" href="regs_8h.html#a8c45139a908c4ba48e751652e8811864">01551</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_ST_ADDR_B_MAC_RAM_OFFS_MASK           (0xFFFFE000u)</span>
<a name="l01552"></a><a class="code" href="regs_8h.html#a83006272f42c6b7725f16b8d645af0c6">01552</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_ST_ADDR_B_MAC_RAM_OFFS_BIT            (13)</span>
<a name="l01553"></a><a class="code" href="regs_8h.html#ae2dd8bba204363220d62bcc9f0a25704">01553</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_ST_ADDR_B_MAC_RAM_OFFS_BITS           (19)</span>
<a name="l01554"></a>01554 <span class="preprocessor"></span>        <span class="comment">/* MAC_TX_ST_ADDR_B field */</span>
<a name="l01555"></a><a class="code" href="regs_8h.html#a32b396da94020be7bbd9367054b4a2fd">01555</a> <span class="preprocessor">        #define MAC_TX_ST_ADDR_B_MAC_TX_ST_ADDR_B            (0x00001FFEu)</span>
<a name="l01556"></a><a class="code" href="regs_8h.html#a39cae1c16d075009f56c7e4f20b17556">01556</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_ST_ADDR_B_MAC_TX_ST_ADDR_B_MASK       (0x00001FFEu)</span>
<a name="l01557"></a><a class="code" href="regs_8h.html#a1ee57bd34e793eab36d6cdb38a10f6c6">01557</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_ST_ADDR_B_MAC_TX_ST_ADDR_B_BIT        (1)</span>
<a name="l01558"></a><a class="code" href="regs_8h.html#ac7c6035b4c6efe086a950dc9a5bfe299">01558</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_ST_ADDR_B_MAC_TX_ST_ADDR_B_BITS       (12)</span>
<a name="l01559"></a>01559 <span class="preprocessor"></span>
<a name="l01560"></a><a class="code" href="regs_8h.html#a1f22f7e2e55d149d617f7aea9e13782b">01560</a> <span class="preprocessor">#define MAC_TX_END_ADDR_B                                    *((volatile int32u *)0x4000201Cu)</span>
<a name="l01561"></a><a class="code" href="regs_8h.html#af40fd8b34cdaf941470ab18cb034db11">01561</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_TX_END_ADDR_B_REG                                *((volatile int32u *)0x4000201Cu)</span>
<a name="l01562"></a><a class="code" href="regs_8h.html#a7e236a7423b9e94a96b438fb2b4f03b0">01562</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_TX_END_ADDR_B_ADDR                               (0x4000201Cu)</span>
<a name="l01563"></a><a class="code" href="regs_8h.html#aa63bac00af680bf245c03a0ffd5736bf">01563</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_TX_END_ADDR_B_RESET                              (0x20000000u)</span>
<a name="l01564"></a>01564 <span class="preprocessor"></span>        <span class="comment">/* MAC_RAM_OFFS field */</span>
<a name="l01565"></a><a class="code" href="regs_8h.html#aad73ef90a4d7c39690abb5876b7c6cf9">01565</a> <span class="preprocessor">        #define MAC_TX_END_ADDR_B_MAC_RAM_OFFS               (0xFFFFE000u)</span>
<a name="l01566"></a><a class="code" href="regs_8h.html#a38d6e827b165aab0b7d6b6085ff64dbf">01566</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_END_ADDR_B_MAC_RAM_OFFS_MASK          (0xFFFFE000u)</span>
<a name="l01567"></a><a class="code" href="regs_8h.html#abbe1d4bede2a179f6b38dabdaaa347d0">01567</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_END_ADDR_B_MAC_RAM_OFFS_BIT           (13)</span>
<a name="l01568"></a><a class="code" href="regs_8h.html#a3205c588f870b0150ce6ba0f7e305438">01568</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_END_ADDR_B_MAC_RAM_OFFS_BITS          (19)</span>
<a name="l01569"></a>01569 <span class="preprocessor"></span>        <span class="comment">/* MAC_TX_END_ADDR_B field */</span>
<a name="l01570"></a><a class="code" href="regs_8h.html#a744a3a564e60d01855b1f6c961e041ad">01570</a> <span class="preprocessor">        #define MAC_TX_END_ADDR_B_MAC_TX_END_ADDR_B          (0x00001FFEu)</span>
<a name="l01571"></a><a class="code" href="regs_8h.html#aba0c2ddd10aff7ee726da3f66d59ceb9">01571</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_END_ADDR_B_MAC_TX_END_ADDR_B_MASK     (0x00001FFEu)</span>
<a name="l01572"></a><a class="code" href="regs_8h.html#ad720322e7bfb954467ffe31938058301">01572</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_END_ADDR_B_MAC_TX_END_ADDR_B_BIT      (1)</span>
<a name="l01573"></a><a class="code" href="regs_8h.html#a7b472c27daa55e7ee4586e396779ba0b">01573</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_END_ADDR_B_MAC_TX_END_ADDR_B_BITS     (12)</span>
<a name="l01574"></a>01574 <span class="preprocessor"></span>
<a name="l01575"></a><a class="code" href="regs_8h.html#acc88e0e1af55911c9e4c0a8ee996c989">01575</a> <span class="preprocessor">#define RX_A_COUNT                                           *((volatile int32u *)0x40002020u)</span>
<a name="l01576"></a><a class="code" href="regs_8h.html#a268d052ad8871626bf11b8e5ae40efe7">01576</a> <span class="preprocessor"></span><span class="preprocessor">#define RX_A_COUNT_REG                                       *((volatile int32u *)0x40002020u)</span>
<a name="l01577"></a><a class="code" href="regs_8h.html#a2fce955a78fe3753859af6b918f06704">01577</a> <span class="preprocessor"></span><span class="preprocessor">#define RX_A_COUNT_ADDR                                      (0x40002020u)</span>
<a name="l01578"></a><a class="code" href="regs_8h.html#a77747af984d868f34b6e9c8f1b523a73">01578</a> <span class="preprocessor"></span><span class="preprocessor">#define RX_A_COUNT_RESET                                     (0x00000000u)</span>
<a name="l01579"></a>01579 <span class="preprocessor"></span>        <span class="comment">/* RX_A_COUNT field */</span>
<a name="l01580"></a><a class="code" href="regs_8h.html#ac824ae1eb04c3a8419e007e726a9c546">01580</a> <span class="preprocessor">        #define RX_A_COUNT_RX_A_COUNT                        (0x000007FFu)</span>
<a name="l01581"></a><a class="code" href="regs_8h.html#a1ca1c451223d5fdc0c62651fb8b97e49">01581</a> <span class="preprocessor"></span><span class="preprocessor">        #define RX_A_COUNT_RX_A_COUNT_MASK                   (0x000007FFu)</span>
<a name="l01582"></a><a class="code" href="regs_8h.html#a5200710aafeb2274d541a8ca7f70fd00">01582</a> <span class="preprocessor"></span><span class="preprocessor">        #define RX_A_COUNT_RX_A_COUNT_BIT                    (0)</span>
<a name="l01583"></a><a class="code" href="regs_8h.html#a5a0401eb8461cdf4b6f0fa2f9254dba4">01583</a> <span class="preprocessor"></span><span class="preprocessor">        #define RX_A_COUNT_RX_A_COUNT_BITS                   (11)</span>
<a name="l01584"></a>01584 <span class="preprocessor"></span>
<a name="l01585"></a><a class="code" href="regs_8h.html#a5e62bcafb51645b40dcbd06a2f91485f">01585</a> <span class="preprocessor">#define RX_B_COUNT                                           *((volatile int32u *)0x40002024u)</span>
<a name="l01586"></a><a class="code" href="regs_8h.html#aca4a72e1993cdc4a8e5a5e938d1a15a8">01586</a> <span class="preprocessor"></span><span class="preprocessor">#define RX_B_COUNT_REG                                       *((volatile int32u *)0x40002024u)</span>
<a name="l01587"></a><a class="code" href="regs_8h.html#a50d50a256a83d5e5823158626861b63e">01587</a> <span class="preprocessor"></span><span class="preprocessor">#define RX_B_COUNT_ADDR                                      (0x40002024u)</span>
<a name="l01588"></a><a class="code" href="regs_8h.html#af154630ed6869c62cf0befdc3256c98a">01588</a> <span class="preprocessor"></span><span class="preprocessor">#define RX_B_COUNT_RESET                                     (0x00000000u)</span>
<a name="l01589"></a>01589 <span class="preprocessor"></span>        <span class="comment">/* RX_B_COUNT field */</span>
<a name="l01590"></a><a class="code" href="regs_8h.html#ab0eb19ea9c2554a74ef42005fed9c85b">01590</a> <span class="preprocessor">        #define RX_B_COUNT_RX_B_COUNT                        (0x000007FFu)</span>
<a name="l01591"></a><a class="code" href="regs_8h.html#acc2827f6650bad69aa852b22f401f62e">01591</a> <span class="preprocessor"></span><span class="preprocessor">        #define RX_B_COUNT_RX_B_COUNT_MASK                   (0x000007FFu)</span>
<a name="l01592"></a><a class="code" href="regs_8h.html#a486b95c8c4950c681d1a9a63d58585c1">01592</a> <span class="preprocessor"></span><span class="preprocessor">        #define RX_B_COUNT_RX_B_COUNT_BIT                    (0)</span>
<a name="l01593"></a><a class="code" href="regs_8h.html#a2cdbd2349e2901211a5efd13e6f0b894">01593</a> <span class="preprocessor"></span><span class="preprocessor">        #define RX_B_COUNT_RX_B_COUNT_BITS                   (11)</span>
<a name="l01594"></a>01594 <span class="preprocessor"></span>
<a name="l01595"></a><a class="code" href="regs_8h.html#a578092cda6c6ba1efc57aaf44393adbe">01595</a> <span class="preprocessor">#define TX_COUNT                                             *((volatile int32u *)0x40002028u)</span>
<a name="l01596"></a><a class="code" href="regs_8h.html#a858aa35eaaee2a9525af81195b6edf24">01596</a> <span class="preprocessor"></span><span class="preprocessor">#define TX_COUNT_REG                                         *((volatile int32u *)0x40002028u)</span>
<a name="l01597"></a><a class="code" href="regs_8h.html#a42399c0240d5c05499eeab918d6eb087">01597</a> <span class="preprocessor"></span><span class="preprocessor">#define TX_COUNT_ADDR                                        (0x40002028u)</span>
<a name="l01598"></a><a class="code" href="regs_8h.html#a3b196f966ba26daa44a4d3ea997c422b">01598</a> <span class="preprocessor"></span><span class="preprocessor">#define TX_COUNT_RESET                                       (0x00000000u)</span>
<a name="l01599"></a>01599 <span class="preprocessor"></span>        <span class="comment">/* TX_COUNT field */</span>
<a name="l01600"></a><a class="code" href="regs_8h.html#a6bc37874a5fa371fb5df060fbbbdeb9c">01600</a> <span class="preprocessor">        #define TX_COUNT_TX_COUNT                            (0x000007FFu)</span>
<a name="l01601"></a><a class="code" href="regs_8h.html#a33d9851f0a9898bef0b69db136b34830">01601</a> <span class="preprocessor"></span><span class="preprocessor">        #define TX_COUNT_TX_COUNT_MASK                       (0x000007FFu)</span>
<a name="l01602"></a><a class="code" href="regs_8h.html#a30c0524404b743f932fa5b91b19c58ff">01602</a> <span class="preprocessor"></span><span class="preprocessor">        #define TX_COUNT_TX_COUNT_BIT                        (0)</span>
<a name="l01603"></a><a class="code" href="regs_8h.html#a46577c984b2bbd5d4845c59bc8e51840">01603</a> <span class="preprocessor"></span><span class="preprocessor">        #define TX_COUNT_TX_COUNT_BITS                       (11)</span>
<a name="l01604"></a>01604 <span class="preprocessor"></span>
<a name="l01605"></a><a class="code" href="regs_8h.html#ab5e913bf5dc69771798f2ec37f31ba35">01605</a> <span class="preprocessor">#define MAC_DMA_STATUS                                       *((volatile int32u *)0x4000202Cu)</span>
<a name="l01606"></a><a class="code" href="regs_8h.html#a9164e6e5932bc1828d68b5ba376a396c">01606</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_DMA_STATUS_REG                                   *((volatile int32u *)0x4000202Cu)</span>
<a name="l01607"></a><a class="code" href="regs_8h.html#ab7a3244ca32bd0e9c8eee0bb8aa439a4">01607</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_DMA_STATUS_ADDR                                  (0x4000202Cu)</span>
<a name="l01608"></a><a class="code" href="regs_8h.html#ad2bd20f465c3aa4dee483499401d991c">01608</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_DMA_STATUS_RESET                                 (0x00000000u)</span>
<a name="l01609"></a>01609 <span class="preprocessor"></span>        <span class="comment">/* TX_ACTIVE_B field */</span>
<a name="l01610"></a><a class="code" href="regs_8h.html#a72025dadae1bfa0b65169e2e6d4b5328">01610</a> <span class="preprocessor">        #define MAC_DMA_STATUS_TX_ACTIVE_B                   (0x00000008u)</span>
<a name="l01611"></a><a class="code" href="regs_8h.html#ab52bf27687f643c730c49df033ae39b5">01611</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_DMA_STATUS_TX_ACTIVE_B_MASK              (0x00000008u)</span>
<a name="l01612"></a><a class="code" href="regs_8h.html#a891f0619aa180242954b234922703b67">01612</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_DMA_STATUS_TX_ACTIVE_B_BIT               (3)</span>
<a name="l01613"></a><a class="code" href="regs_8h.html#a39317549802286909a3ca9f4ceaff27f">01613</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_DMA_STATUS_TX_ACTIVE_B_BITS              (1)</span>
<a name="l01614"></a>01614 <span class="preprocessor"></span>        <span class="comment">/* TX_ACTIVE_A field */</span>
<a name="l01615"></a><a class="code" href="regs_8h.html#aa9ea70d149c1be6cf703fe581b31f444">01615</a> <span class="preprocessor">        #define MAC_DMA_STATUS_TX_ACTIVE_A                   (0x00000004u)</span>
<a name="l01616"></a><a class="code" href="regs_8h.html#a5e4289e1825b260d9cdee784d431de44">01616</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_DMA_STATUS_TX_ACTIVE_A_MASK              (0x00000004u)</span>
<a name="l01617"></a><a class="code" href="regs_8h.html#aaa5f4fbafddcf6050f8c8247f3a20e5a">01617</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_DMA_STATUS_TX_ACTIVE_A_BIT               (2)</span>
<a name="l01618"></a><a class="code" href="regs_8h.html#a8e5d7d239bcadee8c99f072763ab4c95">01618</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_DMA_STATUS_TX_ACTIVE_A_BITS              (1)</span>
<a name="l01619"></a>01619 <span class="preprocessor"></span>        <span class="comment">/* RX_ACTIVE_B field */</span>
<a name="l01620"></a><a class="code" href="regs_8h.html#acadee91af30bdcbb85cb8fa855477367">01620</a> <span class="preprocessor">        #define MAC_DMA_STATUS_RX_ACTIVE_B                   (0x00000002u)</span>
<a name="l01621"></a><a class="code" href="regs_8h.html#a74fa87ce7ae5466c1a2dd7cca59dfb35">01621</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_DMA_STATUS_RX_ACTIVE_B_MASK              (0x00000002u)</span>
<a name="l01622"></a><a class="code" href="regs_8h.html#a63765f21b87a1cd219273632eb6ac5b9">01622</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_DMA_STATUS_RX_ACTIVE_B_BIT               (1)</span>
<a name="l01623"></a><a class="code" href="regs_8h.html#aeac8d561ae5009846b73ee3eacb6af50">01623</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_DMA_STATUS_RX_ACTIVE_B_BITS              (1)</span>
<a name="l01624"></a>01624 <span class="preprocessor"></span>        <span class="comment">/* RX_ACTIVE_A field */</span>
<a name="l01625"></a><a class="code" href="regs_8h.html#a1d91397025a60e2828aedc7f5c9d001c">01625</a> <span class="preprocessor">        #define MAC_DMA_STATUS_RX_ACTIVE_A                   (0x00000001u)</span>
<a name="l01626"></a><a class="code" href="regs_8h.html#a51aebaaf84aac5a267104a0a15b54cdf">01626</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_DMA_STATUS_RX_ACTIVE_A_MASK              (0x00000001u)</span>
<a name="l01627"></a><a class="code" href="regs_8h.html#a9cea394b24c227b4a9471a6fcda4ddc3">01627</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_DMA_STATUS_RX_ACTIVE_A_BIT               (0)</span>
<a name="l01628"></a><a class="code" href="regs_8h.html#ad33d9bc82f5ba3cab139a6f3f63f36cf">01628</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_DMA_STATUS_RX_ACTIVE_A_BITS              (1)</span>
<a name="l01629"></a>01629 <span class="preprocessor"></span>
<a name="l01630"></a><a class="code" href="regs_8h.html#ad3ce9a5d731910483f8dc0f8eb1b92ed">01630</a> <span class="preprocessor">#define MAC_DMA_CONFIG                                       *((volatile int32u *)0x40002030u)</span>
<a name="l01631"></a><a class="code" href="regs_8h.html#aee7ba2c73bb6a9bdd4ea300fa3130f7c">01631</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_DMA_CONFIG_REG                                   *((volatile int32u *)0x40002030u)</span>
<a name="l01632"></a><a class="code" href="regs_8h.html#a81254993b52e74475da7c7fefe43cfc0">01632</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_DMA_CONFIG_ADDR                                  (0x40002030u)</span>
<a name="l01633"></a><a class="code" href="regs_8h.html#a62a31e6cf6a0dcfa736047d1ad1fb2b7">01633</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_DMA_CONFIG_RESET                                 (0x00000000u)</span>
<a name="l01634"></a>01634 <span class="preprocessor"></span>        <span class="comment">/* TX_DMA_RESET field */</span>
<a name="l01635"></a><a class="code" href="regs_8h.html#ad69be242432a62370e7d5b53afdb33b5">01635</a> <span class="preprocessor">        #define MAC_DMA_CONFIG_TX_DMA_RESET                  (0x00000020u)</span>
<a name="l01636"></a><a class="code" href="regs_8h.html#abf714482e05b22f3c18f6d3f3629760a">01636</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_DMA_CONFIG_TX_DMA_RESET_MASK             (0x00000020u)</span>
<a name="l01637"></a><a class="code" href="regs_8h.html#ac2c264b6b54b8608e39afdfd8bc447c5">01637</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_DMA_CONFIG_TX_DMA_RESET_BIT              (5)</span>
<a name="l01638"></a><a class="code" href="regs_8h.html#ad9814020002ac57f7edb40dd48a63c89">01638</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_DMA_CONFIG_TX_DMA_RESET_BITS             (1)</span>
<a name="l01639"></a>01639 <span class="preprocessor"></span>        <span class="comment">/* RX_DMA_RESET field */</span>
<a name="l01640"></a><a class="code" href="regs_8h.html#af1b6c940dd71bc6c3bd28e3359883803">01640</a> <span class="preprocessor">        #define MAC_DMA_CONFIG_RX_DMA_RESET                  (0x00000010u)</span>
<a name="l01641"></a><a class="code" href="regs_8h.html#a2c7b5018e964a29c0d499d42d10903cd">01641</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_DMA_CONFIG_RX_DMA_RESET_MASK             (0x00000010u)</span>
<a name="l01642"></a><a class="code" href="regs_8h.html#a0792008f7b6b6897a4362bc5c51e0748">01642</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_DMA_CONFIG_RX_DMA_RESET_BIT              (4)</span>
<a name="l01643"></a><a class="code" href="regs_8h.html#adc8cbc6e109b1575362912246f7629ed">01643</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_DMA_CONFIG_RX_DMA_RESET_BITS             (1)</span>
<a name="l01644"></a>01644 <span class="preprocessor"></span>        <span class="comment">/* TX_LOAD_B field */</span>
<a name="l01645"></a><a class="code" href="regs_8h.html#a40439927052568aa1e50f18cd6dbb2cf">01645</a> <span class="preprocessor">        #define MAC_DMA_CONFIG_TX_LOAD_B                     (0x00000008u)</span>
<a name="l01646"></a><a class="code" href="regs_8h.html#aa87d6f99381541701a05837e97735827">01646</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_DMA_CONFIG_TX_LOAD_B_MASK                (0x00000008u)</span>
<a name="l01647"></a><a class="code" href="regs_8h.html#aedf6a33eb4ba1dc2a14dee427838be8b">01647</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_DMA_CONFIG_TX_LOAD_B_BIT                 (3)</span>
<a name="l01648"></a><a class="code" href="regs_8h.html#afd9fc5987571152aa0991a66f376b705">01648</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_DMA_CONFIG_TX_LOAD_B_BITS                (1)</span>
<a name="l01649"></a>01649 <span class="preprocessor"></span>        <span class="comment">/* TX_LOAD_A field */</span>
<a name="l01650"></a><a class="code" href="regs_8h.html#a4c200603166db8f078244307958ed372">01650</a> <span class="preprocessor">        #define MAC_DMA_CONFIG_TX_LOAD_A                     (0x00000004u)</span>
<a name="l01651"></a><a class="code" href="regs_8h.html#ad8d8e42778f4b47391d1f427ec58703e">01651</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_DMA_CONFIG_TX_LOAD_A_MASK                (0x00000004u)</span>
<a name="l01652"></a><a class="code" href="regs_8h.html#a626dd72850cd66dc860fca99a98bf6d5">01652</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_DMA_CONFIG_TX_LOAD_A_BIT                 (2)</span>
<a name="l01653"></a><a class="code" href="regs_8h.html#aa646b85cd0c02fff754788af5c370904">01653</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_DMA_CONFIG_TX_LOAD_A_BITS                (1)</span>
<a name="l01654"></a>01654 <span class="preprocessor"></span>        <span class="comment">/* RX_LOAD_B field */</span>
<a name="l01655"></a><a class="code" href="regs_8h.html#a0763e50022d8e257bc4c6dd70e70f6eb">01655</a> <span class="preprocessor">        #define MAC_DMA_CONFIG_RX_LOAD_B                     (0x00000002u)</span>
<a name="l01656"></a><a class="code" href="regs_8h.html#acfc7badee6891e3d0644d3f2235afd48">01656</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_DMA_CONFIG_RX_LOAD_B_MASK                (0x00000002u)</span>
<a name="l01657"></a><a class="code" href="regs_8h.html#a563981b4fd1f0edf47fa09fa1ef508f8">01657</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_DMA_CONFIG_RX_LOAD_B_BIT                 (1)</span>
<a name="l01658"></a><a class="code" href="regs_8h.html#ac6d168cd86e142bb67c676f61a50dbff">01658</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_DMA_CONFIG_RX_LOAD_B_BITS                (1)</span>
<a name="l01659"></a>01659 <span class="preprocessor"></span>        <span class="comment">/* RX_LOAD_A field */</span>
<a name="l01660"></a><a class="code" href="regs_8h.html#aa342c70176ce6543b00a3664771cd7d4">01660</a> <span class="preprocessor">        #define MAC_DMA_CONFIG_RX_LOAD_A                     (0x00000001u)</span>
<a name="l01661"></a><a class="code" href="regs_8h.html#add8e53d29e5f8dd7a0611bff3df45ce4">01661</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_DMA_CONFIG_RX_LOAD_A_MASK                (0x00000001u)</span>
<a name="l01662"></a><a class="code" href="regs_8h.html#a0c5d8b3e3ab795a58ebc032c13f63d27">01662</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_DMA_CONFIG_RX_LOAD_A_BIT                 (0)</span>
<a name="l01663"></a><a class="code" href="regs_8h.html#ac503fd2b3b810c3a5b27ddd14c285da4">01663</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_DMA_CONFIG_RX_LOAD_A_BITS                (1)</span>
<a name="l01664"></a>01664 <span class="preprocessor"></span>
<a name="l01665"></a><a class="code" href="regs_8h.html#a95d986735818ea762b2ee2662aed75a2">01665</a> <span class="preprocessor">#define MAC_TIMER                                            *((volatile int32u *)0x40002038u)</span>
<a name="l01666"></a><a class="code" href="regs_8h.html#aa48f7d59ed83d7e03dc75001dc7fc735">01666</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_TIMER_REG                                        *((volatile int32u *)0x40002038u)</span>
<a name="l01667"></a><a class="code" href="regs_8h.html#a17ea8b199e7382f0c57367da135ba4ab">01667</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_TIMER_ADDR                                       (0x40002038u)</span>
<a name="l01668"></a><a class="code" href="regs_8h.html#abf4afa63fb5996ee49412e12c39f51c5">01668</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_TIMER_RESET                                      (0x00000000u)</span>
<a name="l01669"></a>01669 <span class="preprocessor"></span>        <span class="comment">/* MAC_TIMER field */</span>
<a name="l01670"></a><a class="code" href="regs_8h.html#adf5dd826f39474375775ddd52f319b7e">01670</a> <span class="preprocessor">        #define MAC_TIMER_MAC_TIMER                          (0x000FFFFFu)</span>
<a name="l01671"></a><a class="code" href="regs_8h.html#a1b1a38777d4acb5f8fa8ec9f2f134c71">01671</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TIMER_MAC_TIMER_MASK                     (0x000FFFFFu)</span>
<a name="l01672"></a><a class="code" href="regs_8h.html#a00ce8a9497b91417c68914f3c2aa5649">01672</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TIMER_MAC_TIMER_BIT                      (0)</span>
<a name="l01673"></a><a class="code" href="regs_8h.html#a83331ffcb898fc636c1d26c2675be051">01673</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TIMER_MAC_TIMER_BITS                     (20)</span>
<a name="l01674"></a>01674 <span class="preprocessor"></span>
<a name="l01675"></a><a class="code" href="regs_8h.html#a9d7cf2a186bb2ce74411a446b4536e4b">01675</a> <span class="preprocessor">#define MAC_TIMER_COMPARE_A_H                                *((volatile int32u *)0x40002040u)</span>
<a name="l01676"></a><a class="code" href="regs_8h.html#a00a7bccaf61df44db57a3342cd6797b2">01676</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_TIMER_COMPARE_A_H_REG                            *((volatile int32u *)0x40002040u)</span>
<a name="l01677"></a><a class="code" href="regs_8h.html#a295c5620e48a7a11b8cbdb2daef34a7b">01677</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_TIMER_COMPARE_A_H_ADDR                           (0x40002040u)</span>
<a name="l01678"></a><a class="code" href="regs_8h.html#a683b6b8c539202ddda56663b64b5ba4e">01678</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_TIMER_COMPARE_A_H_RESET                          (0x00000000u)</span>
<a name="l01679"></a>01679 <span class="preprocessor"></span>        <span class="comment">/* MAC_COMPARE_A_H field */</span>
<a name="l01680"></a><a class="code" href="regs_8h.html#aa7d0f2cf9d75f6eba4571c341f63dc11">01680</a> <span class="preprocessor">        #define MAC_TIMER_COMPARE_A_H_MAC_COMPARE_A_H        (0x0000000Fu)</span>
<a name="l01681"></a><a class="code" href="regs_8h.html#ad3dc060718519612a76f15809fbfdccd">01681</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TIMER_COMPARE_A_H_MAC_COMPARE_A_H_MASK   (0x0000000Fu)</span>
<a name="l01682"></a><a class="code" href="regs_8h.html#a9c9f57bedc3d3a3b1a3fb42813dca58a">01682</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TIMER_COMPARE_A_H_MAC_COMPARE_A_H_BIT    (0)</span>
<a name="l01683"></a><a class="code" href="regs_8h.html#a7a693ad0628d50a5429ca0cdbe8c994c">01683</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TIMER_COMPARE_A_H_MAC_COMPARE_A_H_BITS   (4)</span>
<a name="l01684"></a>01684 <span class="preprocessor"></span>
<a name="l01685"></a><a class="code" href="regs_8h.html#a5b1b218647c3815d24f985c82d161c9b">01685</a> <span class="preprocessor">#define MAC_TIMER_COMPARE_A_L                                *((volatile int32u *)0x40002044u)</span>
<a name="l01686"></a><a class="code" href="regs_8h.html#a47e01a341ae75ae187c7d89b0bab6ae6">01686</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_TIMER_COMPARE_A_L_REG                            *((volatile int32u *)0x40002044u)</span>
<a name="l01687"></a><a class="code" href="regs_8h.html#a4a1760fe7e17754f030ff2d504d79a43">01687</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_TIMER_COMPARE_A_L_ADDR                           (0x40002044u)</span>
<a name="l01688"></a><a class="code" href="regs_8h.html#a0caf00b6ee36956acd5519eac21d26b7">01688</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_TIMER_COMPARE_A_L_RESET                          (0x00000000u)</span>
<a name="l01689"></a>01689 <span class="preprocessor"></span>        <span class="comment">/* MAC_COMPARE_A_L field */</span>
<a name="l01690"></a><a class="code" href="regs_8h.html#a00962607a1f40523d4550d88057e9dc7">01690</a> <span class="preprocessor">        #define MAC_TIMER_COMPARE_A_L_MAC_COMPARE_A_L        (0x0000FFFFu)</span>
<a name="l01691"></a><a class="code" href="regs_8h.html#ac06b259bcc1dfbcbd7eb9e7f372e07e0">01691</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TIMER_COMPARE_A_L_MAC_COMPARE_A_L_MASK   (0x0000FFFFu)</span>
<a name="l01692"></a><a class="code" href="regs_8h.html#a85fcd8188a45001a85a65965b801da8a">01692</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TIMER_COMPARE_A_L_MAC_COMPARE_A_L_BIT    (0)</span>
<a name="l01693"></a><a class="code" href="regs_8h.html#af0948411faa76dc21c9bc64e31234029">01693</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TIMER_COMPARE_A_L_MAC_COMPARE_A_L_BITS   (16)</span>
<a name="l01694"></a>01694 <span class="preprocessor"></span>
<a name="l01695"></a><a class="code" href="regs_8h.html#a081685fb425fde2d1cbbfd54300a559c">01695</a> <span class="preprocessor">#define MAC_TIMER_COMPARE_B_H                                *((volatile int32u *)0x40002048u)</span>
<a name="l01696"></a><a class="code" href="regs_8h.html#a390c92f4703814f27b1a4e3bef99f6a4">01696</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_TIMER_COMPARE_B_H_REG                            *((volatile int32u *)0x40002048u)</span>
<a name="l01697"></a><a class="code" href="regs_8h.html#a943c1edc2984bdf459475b2d9e544817">01697</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_TIMER_COMPARE_B_H_ADDR                           (0x40002048u)</span>
<a name="l01698"></a><a class="code" href="regs_8h.html#ad7453052278ed7f3bad5c92830d8efbc">01698</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_TIMER_COMPARE_B_H_RESET                          (0x00000000u)</span>
<a name="l01699"></a>01699 <span class="preprocessor"></span>        <span class="comment">/* MAC_COMPARE_B_H field */</span>
<a name="l01700"></a><a class="code" href="regs_8h.html#a57b7e94b67d6d6d9b14b804d81d55cf1">01700</a> <span class="preprocessor">        #define MAC_TIMER_COMPARE_B_H_MAC_COMPARE_B_H        (0x0000000Fu)</span>
<a name="l01701"></a><a class="code" href="regs_8h.html#a3076dfb3282915f5b2a0e5ce2e0d0991">01701</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TIMER_COMPARE_B_H_MAC_COMPARE_B_H_MASK   (0x0000000Fu)</span>
<a name="l01702"></a><a class="code" href="regs_8h.html#a92f6c951f4b6db1747211f1582026875">01702</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TIMER_COMPARE_B_H_MAC_COMPARE_B_H_BIT    (0)</span>
<a name="l01703"></a><a class="code" href="regs_8h.html#a32043f9b0e35a02568747318e5fda7b7">01703</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TIMER_COMPARE_B_H_MAC_COMPARE_B_H_BITS   (4)</span>
<a name="l01704"></a>01704 <span class="preprocessor"></span>
<a name="l01705"></a><a class="code" href="regs_8h.html#ad988c9aed81e2081bb971ca130bba64f">01705</a> <span class="preprocessor">#define MAC_TIMER_COMPARE_B_L                                *((volatile int32u *)0x4000204Cu)</span>
<a name="l01706"></a><a class="code" href="regs_8h.html#a79294e29239745a4e6e4974a1099ec4a">01706</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_TIMER_COMPARE_B_L_REG                            *((volatile int32u *)0x4000204Cu)</span>
<a name="l01707"></a><a class="code" href="regs_8h.html#a97555ff42a6b5055773c163cea542258">01707</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_TIMER_COMPARE_B_L_ADDR                           (0x4000204Cu)</span>
<a name="l01708"></a><a class="code" href="regs_8h.html#af3984475a654c8cb00c9884e6fca0262">01708</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_TIMER_COMPARE_B_L_RESET                          (0x00000000u)</span>
<a name="l01709"></a>01709 <span class="preprocessor"></span>        <span class="comment">/* MAC_COMPARE_B_L field */</span>
<a name="l01710"></a><a class="code" href="regs_8h.html#a45af9f7199d260b3f43f0f92833e8e75">01710</a> <span class="preprocessor">        #define MAC_TIMER_COMPARE_B_L_MAC_COMPARE_B_L        (0x0000FFFFu)</span>
<a name="l01711"></a><a class="code" href="regs_8h.html#a4de4c0c11deb733abde3a65ccb1b4d1c">01711</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TIMER_COMPARE_B_L_MAC_COMPARE_B_L_MASK   (0x0000FFFFu)</span>
<a name="l01712"></a><a class="code" href="regs_8h.html#a930c411dcb0885b64db498765a986658">01712</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TIMER_COMPARE_B_L_MAC_COMPARE_B_L_BIT    (0)</span>
<a name="l01713"></a><a class="code" href="regs_8h.html#aac4e364df69741615c6875347e5c2e1c">01713</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TIMER_COMPARE_B_L_MAC_COMPARE_B_L_BITS   (16)</span>
<a name="l01714"></a>01714 <span class="preprocessor"></span>
<a name="l01715"></a><a class="code" href="regs_8h.html#aa68cca7be19d5a4fabbf02996d629bb2">01715</a> <span class="preprocessor">#define MAC_TIMER_CAPTURE_H                                  *((volatile int32u *)0x40002050u)</span>
<a name="l01716"></a><a class="code" href="regs_8h.html#abb9a0e2dae287605f4b064bf437d25cf">01716</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_TIMER_CAPTURE_H_REG                              *((volatile int32u *)0x40002050u)</span>
<a name="l01717"></a><a class="code" href="regs_8h.html#a09e6ce2a978742002f5570ff67eb617f">01717</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_TIMER_CAPTURE_H_ADDR                             (0x40002050u)</span>
<a name="l01718"></a><a class="code" href="regs_8h.html#a546fae556863c8aaa9f8545bf944ec63">01718</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_TIMER_CAPTURE_H_RESET                            (0x00000000u)</span>
<a name="l01719"></a>01719 <span class="preprocessor"></span>        <span class="comment">/* MAC_SFD_CAPTURE_HIGH field */</span>
<a name="l01720"></a><a class="code" href="regs_8h.html#ad69f68f0c1836db328e7579b85ca863d">01720</a> <span class="preprocessor">        #define MAC_TIMER_CAPTURE_H_MAC_SFD_CAPTURE_HIGH     (0x0000000Fu)</span>
<a name="l01721"></a><a class="code" href="regs_8h.html#ac5ab1d39750978ab80b89b883cf82ea2">01721</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TIMER_CAPTURE_H_MAC_SFD_CAPTURE_HIGH_MASK (0x0000000Fu)</span>
<a name="l01722"></a><a class="code" href="regs_8h.html#aa982925aae19895201247c8d7b46c3e9">01722</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TIMER_CAPTURE_H_MAC_SFD_CAPTURE_HIGH_BIT (0)</span>
<a name="l01723"></a><a class="code" href="regs_8h.html#a63613e06f115f3bbfaa0ba01f1ae25a1">01723</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TIMER_CAPTURE_H_MAC_SFD_CAPTURE_HIGH_BITS (4)</span>
<a name="l01724"></a>01724 <span class="preprocessor"></span>
<a name="l01725"></a><a class="code" href="regs_8h.html#a4129ec21c03bb874d2ba43c102fb5d18">01725</a> <span class="preprocessor">#define MAC_TIMER_CAPTURE_L                                  *((volatile int32u *)0x40002054u)</span>
<a name="l01726"></a><a class="code" href="regs_8h.html#a63b03284009cb428de4e39507af0f609">01726</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_TIMER_CAPTURE_L_REG                              *((volatile int32u *)0x40002054u)</span>
<a name="l01727"></a><a class="code" href="regs_8h.html#aa50094e7863cceff61fa5980b7d13e60">01727</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_TIMER_CAPTURE_L_ADDR                             (0x40002054u)</span>
<a name="l01728"></a><a class="code" href="regs_8h.html#a19e74fa9c9225fabaa2741c677352126">01728</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_TIMER_CAPTURE_L_RESET                            (0x00000000u)</span>
<a name="l01729"></a>01729 <span class="preprocessor"></span>        <span class="comment">/* MAC_SFD_CAPTURE_LOW field */</span>
<a name="l01730"></a><a class="code" href="regs_8h.html#a5ff1a736c3e60e87193f17e63c66e882">01730</a> <span class="preprocessor">        #define MAC_TIMER_CAPTURE_L_MAC_SFD_CAPTURE_LOW      (0x0000FFFFu)</span>
<a name="l01731"></a><a class="code" href="regs_8h.html#a017bfe8ef092ab29dd1e55f27cb3c62c">01731</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TIMER_CAPTURE_L_MAC_SFD_CAPTURE_LOW_MASK (0x0000FFFFu)</span>
<a name="l01732"></a><a class="code" href="regs_8h.html#a0e93752149922f6900c673d07a5c2ae6">01732</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TIMER_CAPTURE_L_MAC_SFD_CAPTURE_LOW_BIT  (0)</span>
<a name="l01733"></a><a class="code" href="regs_8h.html#a91abefb2423836c2bfaa7e8167f19d12">01733</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TIMER_CAPTURE_L_MAC_SFD_CAPTURE_LOW_BITS (16)</span>
<a name="l01734"></a>01734 <span class="preprocessor"></span>
<a name="l01735"></a><a class="code" href="regs_8h.html#aa05251499af4493b18c5edb562e4378b">01735</a> <span class="preprocessor">#define MAC_BO_TIMER                                         *((volatile int32u *)0x40002058u)</span>
<a name="l01736"></a><a class="code" href="regs_8h.html#a08ec22810e431cd5f3d149816a15b5ec">01736</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_BO_TIMER_REG                                     *((volatile int32u *)0x40002058u)</span>
<a name="l01737"></a><a class="code" href="regs_8h.html#a2bdb9688aa9a19cf479ac3d7935bd413">01737</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_BO_TIMER_ADDR                                    (0x40002058u)</span>
<a name="l01738"></a><a class="code" href="regs_8h.html#a394ff6f07a13703644e2ee466a369300">01738</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_BO_TIMER_RESET                                   (0x00000000u)</span>
<a name="l01739"></a>01739 <span class="preprocessor"></span>        <span class="comment">/* MAC_BO_TIMER field */</span>
<a name="l01740"></a><a class="code" href="regs_8h.html#ac85afe64ca408f62ddfce46d70aa8182">01740</a> <span class="preprocessor">        #define MAC_BO_TIMER_MAC_BO_TIMER                    (0x00000FFFu)</span>
<a name="l01741"></a><a class="code" href="regs_8h.html#ae87da00e2999c3de6febbb7c2569d7da">01741</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_BO_TIMER_MAC_BO_TIMER_MASK               (0x00000FFFu)</span>
<a name="l01742"></a><a class="code" href="regs_8h.html#af3dcadc3a00a4aac6b4eb62573b83c93">01742</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_BO_TIMER_MAC_BO_TIMER_BIT                (0)</span>
<a name="l01743"></a><a class="code" href="regs_8h.html#a03dc1760934ff63e64417f0ce4d99e2d">01743</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_BO_TIMER_MAC_BO_TIMER_BITS               (12)</span>
<a name="l01744"></a>01744 <span class="preprocessor"></span>
<a name="l01745"></a><a class="code" href="regs_8h.html#abb4c82ca21a06c524bbccfcf6b40c005">01745</a> <span class="preprocessor">#define MAC_BOP_TIMER                                        *((volatile int32u *)0x4000205Cu)</span>
<a name="l01746"></a><a class="code" href="regs_8h.html#aeeb20949d6a45afed53c078ac444c3a9">01746</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_BOP_TIMER_REG                                    *((volatile int32u *)0x4000205Cu)</span>
<a name="l01747"></a><a class="code" href="regs_8h.html#a87e48b4b77fda5fba551bc89309dd4e6">01747</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_BOP_TIMER_ADDR                                   (0x4000205Cu)</span>
<a name="l01748"></a><a class="code" href="regs_8h.html#a1be0a45ddbd434a4977e48f3617e495f">01748</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_BOP_TIMER_RESET                                  (0x00000000u)</span>
<a name="l01749"></a>01749 <span class="preprocessor"></span>        <span class="comment">/* MAC_BOP_TIMER field */</span>
<a name="l01750"></a><a class="code" href="regs_8h.html#a76f4efdde6a17306657691badf0755cc">01750</a> <span class="preprocessor">        #define MAC_BOP_TIMER_MAC_BOP_TIMER                  (0x0000007Fu)</span>
<a name="l01751"></a><a class="code" href="regs_8h.html#aa47a426dad51a351e215d0cf4e743bad">01751</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_BOP_TIMER_MAC_BOP_TIMER_MASK             (0x0000007Fu)</span>
<a name="l01752"></a><a class="code" href="regs_8h.html#acd8efafad92d87f9debe6bf8ab0a0739">01752</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_BOP_TIMER_MAC_BOP_TIMER_BIT              (0)</span>
<a name="l01753"></a><a class="code" href="regs_8h.html#a3b24deab345ca891b841efa802f07579">01753</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_BOP_TIMER_MAC_BOP_TIMER_BITS             (7)</span>
<a name="l01754"></a>01754 <span class="preprocessor"></span>
<a name="l01755"></a><a class="code" href="regs_8h.html#a1d6817c7c1d9ebee8e1a527cbf011c8d">01755</a> <span class="preprocessor">#define MAC_TX_STROBE                                        *((volatile int32u *)0x40002060u)</span>
<a name="l01756"></a><a class="code" href="regs_8h.html#a4fbda4d0fb4157c8cd5135e0eba26c7e">01756</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_TX_STROBE_REG                                    *((volatile int32u *)0x40002060u)</span>
<a name="l01757"></a><a class="code" href="regs_8h.html#a9fcb0da877e1c9d0f33325908691410c">01757</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_TX_STROBE_ADDR                                   (0x40002060u)</span>
<a name="l01758"></a><a class="code" href="regs_8h.html#aab99e62213bffc64dd6faf4ec99398e4">01758</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_TX_STROBE_RESET                                  (0x00000000u)</span>
<a name="l01759"></a>01759 <span class="preprocessor"></span>        <span class="comment">/* AUTO_CRC_TX field */</span>
<a name="l01760"></a><a class="code" href="regs_8h.html#a096ea683436d0492980f59bc1d85aade">01760</a> <span class="preprocessor">        #define MAC_TX_STROBE_AUTO_CRC_TX                    (0x00000008u)</span>
<a name="l01761"></a><a class="code" href="regs_8h.html#af55e3af052f0abd71cb3d5757c8e3dc6">01761</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_STROBE_AUTO_CRC_TX_MASK               (0x00000008u)</span>
<a name="l01762"></a><a class="code" href="regs_8h.html#a95ea8504ac12309001aadf655a4e07f8">01762</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_STROBE_AUTO_CRC_TX_BIT                (3)</span>
<a name="l01763"></a><a class="code" href="regs_8h.html#abc3c0f21975fd6bd6d28b601025848c0">01763</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_STROBE_AUTO_CRC_TX_BITS               (1)</span>
<a name="l01764"></a>01764 <span class="preprocessor"></span>        <span class="comment">/* CCA_ON field */</span>
<a name="l01765"></a><a class="code" href="regs_8h.html#a425c5b49a910aa3831985b8908fcb71c">01765</a> <span class="preprocessor">        #define MAC_TX_STROBE_CCA_ON                         (0x00000004u)</span>
<a name="l01766"></a><a class="code" href="regs_8h.html#a18468adeb021be4bc6adf3bfa3fb9810">01766</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_STROBE_CCA_ON_MASK                    (0x00000004u)</span>
<a name="l01767"></a><a class="code" href="regs_8h.html#a3f216f06b74dc7961270ed0657d859af">01767</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_STROBE_CCA_ON_BIT                     (2)</span>
<a name="l01768"></a><a class="code" href="regs_8h.html#a01a218bd406751a9c034b754d2e58ab7">01768</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_STROBE_CCA_ON_BITS                    (1)</span>
<a name="l01769"></a>01769 <span class="preprocessor"></span>        <span class="comment">/* MAC_TX_RST field */</span>
<a name="l01770"></a><a class="code" href="regs_8h.html#a66a90c4a4a2e935384da9341ae9c5626">01770</a> <span class="preprocessor">        #define MAC_TX_STROBE_MAC_TX_RST                     (0x00000002u)</span>
<a name="l01771"></a><a class="code" href="regs_8h.html#a3abf895f6f818c940c389c53dbc6356f">01771</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_STROBE_MAC_TX_RST_MASK                (0x00000002u)</span>
<a name="l01772"></a><a class="code" href="regs_8h.html#aed17caac4d14b2508e341b26d62fc92c">01772</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_STROBE_MAC_TX_RST_BIT                 (1)</span>
<a name="l01773"></a><a class="code" href="regs_8h.html#a2d3e79d908dd4bace2dd1a58789d9280">01773</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_STROBE_MAC_TX_RST_BITS                (1)</span>
<a name="l01774"></a>01774 <span class="preprocessor"></span>        <span class="comment">/* START_TX field */</span>
<a name="l01775"></a><a class="code" href="regs_8h.html#ace52cf9148c31b1d546af3d8ca0c047b">01775</a> <span class="preprocessor">        #define MAC_TX_STROBE_START_TX                       (0x00000001u)</span>
<a name="l01776"></a><a class="code" href="regs_8h.html#ac3fff6fc31602b04b9d556e6b639706e">01776</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_STROBE_START_TX_MASK                  (0x00000001u)</span>
<a name="l01777"></a><a class="code" href="regs_8h.html#a2df41afb69da1ce12995b25ee71c3074">01777</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_STROBE_START_TX_BIT                   (0)</span>
<a name="l01778"></a><a class="code" href="regs_8h.html#ab99813f6112c2b56c503e7613bdd150c">01778</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_STROBE_START_TX_BITS                  (1)</span>
<a name="l01779"></a>01779 <span class="preprocessor"></span>
<a name="l01780"></a><a class="code" href="regs_8h.html#a97dbc0e31beae49cc2f588ead74e9add">01780</a> <span class="preprocessor">#define MAC_ACK_STROBE                                       *((volatile int32u *)0x40002064u)</span>
<a name="l01781"></a><a class="code" href="regs_8h.html#a4f13fea565746856afc8ad2a09db064e">01781</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_ACK_STROBE_REG                                   *((volatile int32u *)0x40002064u)</span>
<a name="l01782"></a><a class="code" href="regs_8h.html#a136e9ba45dcbc965aa9f9ae5c4454b1a">01782</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_ACK_STROBE_ADDR                                  (0x40002064u)</span>
<a name="l01783"></a><a class="code" href="regs_8h.html#a05ce2e43d6706e0cf8bd519eeb2e97ef">01783</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_ACK_STROBE_RESET                                 (0x00000000u)</span>
<a name="l01784"></a>01784 <span class="preprocessor"></span>        <span class="comment">/* MANUAL_ACK field */</span>
<a name="l01785"></a><a class="code" href="regs_8h.html#a3c9f10801f7cc144f872a2d5a93ed03f">01785</a> <span class="preprocessor">        #define MAC_ACK_STROBE_MANUAL_ACK                    (0x00000002u)</span>
<a name="l01786"></a><a class="code" href="regs_8h.html#a07c55aaa8d920f769173965d7db98dc8">01786</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_ACK_STROBE_MANUAL_ACK_MASK               (0x00000002u)</span>
<a name="l01787"></a><a class="code" href="regs_8h.html#a23eff8f0d03bf73eb8d9a932576dbb30">01787</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_ACK_STROBE_MANUAL_ACK_BIT                (1)</span>
<a name="l01788"></a><a class="code" href="regs_8h.html#a0addc49060d71998547c04af12b0da8e">01788</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_ACK_STROBE_MANUAL_ACK_BITS               (1)</span>
<a name="l01789"></a>01789 <span class="preprocessor"></span>        <span class="comment">/* FRAME_PENDING field */</span>
<a name="l01790"></a><a class="code" href="regs_8h.html#a488b7f22f4d28abbe29976fd6bebd142">01790</a> <span class="preprocessor">        #define MAC_ACK_STROBE_FRAME_PENDING                 (0x00000001u)</span>
<a name="l01791"></a><a class="code" href="regs_8h.html#a39cd8fe73ba09e39f594f9f651a5ab97">01791</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_ACK_STROBE_FRAME_PENDING_MASK            (0x00000001u)</span>
<a name="l01792"></a><a class="code" href="regs_8h.html#a691f71bb77bfd497064fe0949a22a619">01792</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_ACK_STROBE_FRAME_PENDING_BIT             (0)</span>
<a name="l01793"></a><a class="code" href="regs_8h.html#a7a063e3198e3cd6d56ae09513422156e">01793</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_ACK_STROBE_FRAME_PENDING_BITS            (1)</span>
<a name="l01794"></a>01794 <span class="preprocessor"></span>
<a name="l01795"></a><a class="code" href="regs_8h.html#ad85b4055a46617cdba06841ba5ee5b4b">01795</a> <span class="preprocessor">#define MAC_STATUS                                           *((volatile int32u *)0x40002068u)</span>
<a name="l01796"></a><a class="code" href="regs_8h.html#ab591d5b1d4dba4cc5759071519d3aaf3">01796</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_STATUS_REG                                       *((volatile int32u *)0x40002068u)</span>
<a name="l01797"></a><a class="code" href="regs_8h.html#a13dd9ba3c8d3a0e9e313b9f91816a7e3">01797</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_STATUS_ADDR                                      (0x40002068u)</span>
<a name="l01798"></a><a class="code" href="regs_8h.html#aa711db756d5224d3e8d0a62f59ab001f">01798</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_STATUS_RESET                                     (0x00000000u)</span>
<a name="l01799"></a>01799 <span class="preprocessor"></span>        <span class="comment">/* RX_B_PEND_TX_ACK field */</span>
<a name="l01800"></a><a class="code" href="regs_8h.html#a9c6d2cff2fcc914ce2672aa70763c324">01800</a> <span class="preprocessor">        #define MAC_STATUS_RX_B_PEND_TX_ACK                  (0x00000800u)</span>
<a name="l01801"></a><a class="code" href="regs_8h.html#a2eb276b4f7269b2b9e4669a4519a8eee">01801</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_STATUS_RX_B_PEND_TX_ACK_MASK             (0x00000800u)</span>
<a name="l01802"></a><a class="code" href="regs_8h.html#a52902428638671cdca39434bfb9a667a">01802</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_STATUS_RX_B_PEND_TX_ACK_BIT              (11)</span>
<a name="l01803"></a><a class="code" href="regs_8h.html#a672159cbdbbb81576d714a65fa3ef72c">01803</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_STATUS_RX_B_PEND_TX_ACK_BITS             (1)</span>
<a name="l01804"></a>01804 <span class="preprocessor"></span>        <span class="comment">/* RX_A_PEND_TX_ACK field */</span>
<a name="l01805"></a><a class="code" href="regs_8h.html#a396180170ef2ec65d85d08544621ee89">01805</a> <span class="preprocessor">        #define MAC_STATUS_RX_A_PEND_TX_ACK                  (0x00000400u)</span>
<a name="l01806"></a><a class="code" href="regs_8h.html#ae60f74809e32d155f08aef907f981ebf">01806</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_STATUS_RX_A_PEND_TX_ACK_MASK             (0x00000400u)</span>
<a name="l01807"></a><a class="code" href="regs_8h.html#a54f5294d300ecf4b1675ba274ec852ea">01807</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_STATUS_RX_A_PEND_TX_ACK_BIT              (10)</span>
<a name="l01808"></a><a class="code" href="regs_8h.html#a73db1f1826dfd1b81f8c9caab4e03cb4">01808</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_STATUS_RX_A_PEND_TX_ACK_BITS             (1)</span>
<a name="l01809"></a>01809 <span class="preprocessor"></span>        <span class="comment">/* RX_B_LAST_UNLOAD field */</span>
<a name="l01810"></a><a class="code" href="regs_8h.html#a9ef8712a5ceb263260e6cb153a35e81d">01810</a> <span class="preprocessor">        #define MAC_STATUS_RX_B_LAST_UNLOAD                  (0x00000200u)</span>
<a name="l01811"></a><a class="code" href="regs_8h.html#adedf60591351e32af5a891fa32db71ce">01811</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_STATUS_RX_B_LAST_UNLOAD_MASK             (0x00000200u)</span>
<a name="l01812"></a><a class="code" href="regs_8h.html#adaf6bcc46aa4e9c8d4fb296e6758c908">01812</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_STATUS_RX_B_LAST_UNLOAD_BIT              (9)</span>
<a name="l01813"></a><a class="code" href="regs_8h.html#aff58cbd87a2747b9b2955256080241c6">01813</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_STATUS_RX_B_LAST_UNLOAD_BITS             (1)</span>
<a name="l01814"></a>01814 <span class="preprocessor"></span>        <span class="comment">/* RX_A_LAST_UNLOAD field */</span>
<a name="l01815"></a><a class="code" href="regs_8h.html#ae74fe93d7b4ccb4c6187f479d6dc9a89">01815</a> <span class="preprocessor">        #define MAC_STATUS_RX_A_LAST_UNLOAD                  (0x00000100u)</span>
<a name="l01816"></a><a class="code" href="regs_8h.html#a4e68a3e5a6ae17829848e66eb40ec035">01816</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_STATUS_RX_A_LAST_UNLOAD_MASK             (0x00000100u)</span>
<a name="l01817"></a><a class="code" href="regs_8h.html#aabbe131f3320aa45ef5069ccac167fea">01817</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_STATUS_RX_A_LAST_UNLOAD_BIT              (8)</span>
<a name="l01818"></a><a class="code" href="regs_8h.html#a51bb24cfe08b1968ff3b398cd78f15c6">01818</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_STATUS_RX_A_LAST_UNLOAD_BITS             (1)</span>
<a name="l01819"></a>01819 <span class="preprocessor"></span>        <span class="comment">/* WRONG_FORMAT field */</span>
<a name="l01820"></a><a class="code" href="regs_8h.html#ac64aec6833ca2e6d6853319de17f1629">01820</a> <span class="preprocessor">        #define MAC_STATUS_WRONG_FORMAT                      (0x00000080u)</span>
<a name="l01821"></a><a class="code" href="regs_8h.html#a09cddd544acb4246312e957029f538dd">01821</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_STATUS_WRONG_FORMAT_MASK                 (0x00000080u)</span>
<a name="l01822"></a><a class="code" href="regs_8h.html#a2c0cbe771d4881901ec9d5f79c45468b">01822</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_STATUS_WRONG_FORMAT_BIT                  (7)</span>
<a name="l01823"></a><a class="code" href="regs_8h.html#a84fca361685b639c3aee448add549e00">01823</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_STATUS_WRONG_FORMAT_BITS                 (1)</span>
<a name="l01824"></a>01824 <span class="preprocessor"></span>        <span class="comment">/* WRONG_ADDRESS field */</span>
<a name="l01825"></a><a class="code" href="regs_8h.html#aff005cafa9ee0a5df56eb9107b05f864">01825</a> <span class="preprocessor">        #define MAC_STATUS_WRONG_ADDRESS                     (0x00000040u)</span>
<a name="l01826"></a><a class="code" href="regs_8h.html#a5d811ff4030e5c08f13995eea81145ac">01826</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_STATUS_WRONG_ADDRESS_MASK                (0x00000040u)</span>
<a name="l01827"></a><a class="code" href="regs_8h.html#a25215a0cb32b8acaff29ffe35ab5b2c6">01827</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_STATUS_WRONG_ADDRESS_BIT                 (6)</span>
<a name="l01828"></a><a class="code" href="regs_8h.html#a192bedb21e7f415e1fa9098e5dc437ad">01828</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_STATUS_WRONG_ADDRESS_BITS                (1)</span>
<a name="l01829"></a>01829 <span class="preprocessor"></span>        <span class="comment">/* RX_ACK_REC field */</span>
<a name="l01830"></a><a class="code" href="regs_8h.html#a29561ec447b4b6471c73604e76fcead8">01830</a> <span class="preprocessor">        #define MAC_STATUS_RX_ACK_REC                        (0x00000020u)</span>
<a name="l01831"></a><a class="code" href="regs_8h.html#acb598ad47840c7e0befcd08d69e72aa7">01831</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_STATUS_RX_ACK_REC_MASK                   (0x00000020u)</span>
<a name="l01832"></a><a class="code" href="regs_8h.html#aff6d9a29130ab76d9c6f6888b4c70a0f">01832</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_STATUS_RX_ACK_REC_BIT                    (5)</span>
<a name="l01833"></a><a class="code" href="regs_8h.html#a1464d50fdfda810eadad8f3d1afe52bf">01833</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_STATUS_RX_ACK_REC_BITS                   (1)</span>
<a name="l01834"></a>01834 <span class="preprocessor"></span>        <span class="comment">/* SENDING_ACK field */</span>
<a name="l01835"></a><a class="code" href="regs_8h.html#aa383d6b753d50afae274edc64d2e4104">01835</a> <span class="preprocessor">        #define MAC_STATUS_SENDING_ACK                       (0x00000010u)</span>
<a name="l01836"></a><a class="code" href="regs_8h.html#a2301f602917a62a74205bc7bf0eb3cee">01836</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_STATUS_SENDING_ACK_MASK                  (0x00000010u)</span>
<a name="l01837"></a><a class="code" href="regs_8h.html#a7a5dd386d9503058029e0b0a5ebabbd0">01837</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_STATUS_SENDING_ACK_BIT                   (4)</span>
<a name="l01838"></a><a class="code" href="regs_8h.html#a0d55918ecbaaa75f1eeec8d452f9f105">01838</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_STATUS_SENDING_ACK_BITS                  (1)</span>
<a name="l01839"></a>01839 <span class="preprocessor"></span>        <span class="comment">/* RUN_BO field */</span>
<a name="l01840"></a><a class="code" href="regs_8h.html#a6e953e1f0d80f03c481dc16b5eb6afde">01840</a> <span class="preprocessor">        #define MAC_STATUS_RUN_BO                            (0x00000008u)</span>
<a name="l01841"></a><a class="code" href="regs_8h.html#a35f6c034a312bb07fa580d8b53bc7eb1">01841</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_STATUS_RUN_BO_MASK                       (0x00000008u)</span>
<a name="l01842"></a><a class="code" href="regs_8h.html#ab7f75ff7913ea3a40c9b1b5699baa37a">01842</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_STATUS_RUN_BO_BIT                        (3)</span>
<a name="l01843"></a><a class="code" href="regs_8h.html#a9a149bec70c7a9719d56555be153572d">01843</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_STATUS_RUN_BO_BITS                       (1)</span>
<a name="l01844"></a>01844 <span class="preprocessor"></span>        <span class="comment">/* TX_FRAME field */</span>
<a name="l01845"></a><a class="code" href="regs_8h.html#aaa6f13e35666e93e8d18a3c1dac1fbf1">01845</a> <span class="preprocessor">        #define MAC_STATUS_TX_FRAME                          (0x00000004u)</span>
<a name="l01846"></a><a class="code" href="regs_8h.html#a133df31a6260a085d29a40b6f2dd5a87">01846</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_STATUS_TX_FRAME_MASK                     (0x00000004u)</span>
<a name="l01847"></a><a class="code" href="regs_8h.html#a01e521ee876159f1d803abf56f23c092">01847</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_STATUS_TX_FRAME_BIT                      (2)</span>
<a name="l01848"></a><a class="code" href="regs_8h.html#add06684d95a77336e56f57ec14e3502f">01848</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_STATUS_TX_FRAME_BITS                     (1)</span>
<a name="l01849"></a>01849 <span class="preprocessor"></span>        <span class="comment">/* RX_FRAME field */</span>
<a name="l01850"></a><a class="code" href="regs_8h.html#ae94d08c381c0cc51db29e6c95e3807f2">01850</a> <span class="preprocessor">        #define MAC_STATUS_RX_FRAME                          (0x00000002u)</span>
<a name="l01851"></a><a class="code" href="regs_8h.html#aa9df8a4651b7e607c17ae679b48e5b59">01851</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_STATUS_RX_FRAME_MASK                     (0x00000002u)</span>
<a name="l01852"></a><a class="code" href="regs_8h.html#a31b114d18c5ab604e8609bfce47685b1">01852</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_STATUS_RX_FRAME_BIT                      (1)</span>
<a name="l01853"></a><a class="code" href="regs_8h.html#a6027e2ba23269dd5dfd11847a7ee452e">01853</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_STATUS_RX_FRAME_BITS                     (1)</span>
<a name="l01854"></a>01854 <span class="preprocessor"></span>        <span class="comment">/* RX_CRC_PASS field */</span>
<a name="l01855"></a><a class="code" href="regs_8h.html#aefde9b48f57f06edbb7366e74ab225f6">01855</a> <span class="preprocessor">        #define MAC_STATUS_RX_CRC_PASS                       (0x00000001u)</span>
<a name="l01856"></a><a class="code" href="regs_8h.html#a2987bc42b361f37a623b91574f5edf50">01856</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_STATUS_RX_CRC_PASS_MASK                  (0x00000001u)</span>
<a name="l01857"></a><a class="code" href="regs_8h.html#a78b5b5a9d5a4d3ce0bd878f372231db3">01857</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_STATUS_RX_CRC_PASS_BIT                   (0)</span>
<a name="l01858"></a><a class="code" href="regs_8h.html#ada8b2ebbb8940f2779ae03eedba95e3b">01858</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_STATUS_RX_CRC_PASS_BITS                  (1)</span>
<a name="l01859"></a>01859 <span class="preprocessor"></span>
<a name="l01860"></a><a class="code" href="regs_8h.html#aff15b8df3b147d5ffe31ff0f80ba3834">01860</a> <span class="preprocessor">#define TX_CRC                                               *((volatile int32u *)0x4000206Cu)</span>
<a name="l01861"></a><a class="code" href="regs_8h.html#ac4cfe82feaf5edf1d9b1d7d3e38b9dc8">01861</a> <span class="preprocessor"></span><span class="preprocessor">#define TX_CRC_REG                                           *((volatile int32u *)0x4000206Cu)</span>
<a name="l01862"></a><a class="code" href="regs_8h.html#ac5eeca9f44ac30b8f96ad3c7389e2ca5">01862</a> <span class="preprocessor"></span><span class="preprocessor">#define TX_CRC_ADDR                                          (0x4000206Cu)</span>
<a name="l01863"></a><a class="code" href="regs_8h.html#a13d6b6d77ec70db2cc3e75c375b68aaa">01863</a> <span class="preprocessor"></span><span class="preprocessor">#define TX_CRC_RESET                                         (0x00000000u)</span>
<a name="l01864"></a>01864 <span class="preprocessor"></span>        <span class="comment">/* TX_CRC field */</span>
<a name="l01865"></a><a class="code" href="regs_8h.html#ac33ae7225d5d874016ce01f07b78aa36">01865</a> <span class="preprocessor">        #define TX_CRC_TX_CRC                                (0x0000FFFFu)</span>
<a name="l01866"></a><a class="code" href="regs_8h.html#a5b2e0045915454e82c9bc6402afc49eb">01866</a> <span class="preprocessor"></span><span class="preprocessor">        #define TX_CRC_TX_CRC_MASK                           (0x0000FFFFu)</span>
<a name="l01867"></a><a class="code" href="regs_8h.html#a2378016a157b0c87d5c2d45637018125">01867</a> <span class="preprocessor"></span><span class="preprocessor">        #define TX_CRC_TX_CRC_BIT                            (0)</span>
<a name="l01868"></a><a class="code" href="regs_8h.html#af222f749c27f671f3b47d1268175a64d">01868</a> <span class="preprocessor"></span><span class="preprocessor">        #define TX_CRC_TX_CRC_BITS                           (16)</span>
<a name="l01869"></a>01869 <span class="preprocessor"></span>
<a name="l01870"></a><a class="code" href="regs_8h.html#a73782d471ab1e67067ba2a1b0015a790">01870</a> <span class="preprocessor">#define RX_CRC                                               *((volatile int32u *)0x40002070u)</span>
<a name="l01871"></a><a class="code" href="regs_8h.html#a0ee32e22497f016451eea2649a9c11b1">01871</a> <span class="preprocessor"></span><span class="preprocessor">#define RX_CRC_REG                                           *((volatile int32u *)0x40002070u)</span>
<a name="l01872"></a><a class="code" href="regs_8h.html#a8dd14bbf0b74b64b38e0939354504594">01872</a> <span class="preprocessor"></span><span class="preprocessor">#define RX_CRC_ADDR                                          (0x40002070u)</span>
<a name="l01873"></a><a class="code" href="regs_8h.html#a1c3e4d04304d775a9debc506ad8ce293">01873</a> <span class="preprocessor"></span><span class="preprocessor">#define RX_CRC_RESET                                         (0x00000000u)</span>
<a name="l01874"></a>01874 <span class="preprocessor"></span>        <span class="comment">/* RX_CRC field */</span>
<a name="l01875"></a><a class="code" href="regs_8h.html#a7460ea297b6fc348b4a1e11bd43e26b5">01875</a> <span class="preprocessor">        #define RX_CRC_RX_CRC                                (0x0000FFFFu)</span>
<a name="l01876"></a><a class="code" href="regs_8h.html#a9804fd4a02d97b8143d8e9f1f48d3108">01876</a> <span class="preprocessor"></span><span class="preprocessor">        #define RX_CRC_RX_CRC_MASK                           (0x0000FFFFu)</span>
<a name="l01877"></a><a class="code" href="regs_8h.html#aac39936cba56c460f9dbf0a811377052">01877</a> <span class="preprocessor"></span><span class="preprocessor">        #define RX_CRC_RX_CRC_BIT                            (0)</span>
<a name="l01878"></a><a class="code" href="regs_8h.html#abc237454367da8f1f1d1090459a8dfb6">01878</a> <span class="preprocessor"></span><span class="preprocessor">        #define RX_CRC_RX_CRC_BITS                           (16)</span>
<a name="l01879"></a>01879 <span class="preprocessor"></span>
<a name="l01880"></a><a class="code" href="regs_8h.html#a513269e98f0c678147427488f7eddeac">01880</a> <span class="preprocessor">#define MAC_ACK_TO                                           *((volatile int32u *)0x40002074u)</span>
<a name="l01881"></a><a class="code" href="regs_8h.html#a6117516f54d10ae07a545775ec1f9e79">01881</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_ACK_TO_REG                                       *((volatile int32u *)0x40002074u)</span>
<a name="l01882"></a><a class="code" href="regs_8h.html#ad6d39b06008e10b17e51895412df5166">01882</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_ACK_TO_ADDR                                      (0x40002074u)</span>
<a name="l01883"></a><a class="code" href="regs_8h.html#a77ea168e66a497881eff565844174ffd">01883</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_ACK_TO_RESET                                     (0x00000300u)</span>
<a name="l01884"></a>01884 <span class="preprocessor"></span>        <span class="comment">/* ACK_TO field */</span>
<a name="l01885"></a><a class="code" href="regs_8h.html#ade4fbf2c130f60ef74f98006fd325d57">01885</a> <span class="preprocessor">        #define MAC_ACK_TO_ACK_TO                            (0x00003FFFu)</span>
<a name="l01886"></a><a class="code" href="regs_8h.html#a608553b56b001e27ff5ceeaa60558c7f">01886</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_ACK_TO_ACK_TO_MASK                       (0x00003FFFu)</span>
<a name="l01887"></a><a class="code" href="regs_8h.html#ad5ac0f777f7bb916afd5d371afc736ae">01887</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_ACK_TO_ACK_TO_BIT                        (0)</span>
<a name="l01888"></a><a class="code" href="regs_8h.html#a46b768b74598ae880d5a94e567b7a311">01888</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_ACK_TO_ACK_TO_BITS                       (14)</span>
<a name="l01889"></a>01889 <span class="preprocessor"></span>
<a name="l01890"></a><a class="code" href="regs_8h.html#a01014ec7bea4e00bcfc9a9cf3ea405ff">01890</a> <span class="preprocessor">#define MAC_BOP_COMPARE                                      *((volatile int32u *)0x40002078u)</span>
<a name="l01891"></a><a class="code" href="regs_8h.html#a32fbb22691dab4bb3d925782c3fb9ddc">01891</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_BOP_COMPARE_REG                                  *((volatile int32u *)0x40002078u)</span>
<a name="l01892"></a><a class="code" href="regs_8h.html#ad1ae4d6fbfa8ecd7cfdbb52da3375d11">01892</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_BOP_COMPARE_ADDR                                 (0x40002078u)</span>
<a name="l01893"></a><a class="code" href="regs_8h.html#a0dbcf51184fdfd7327041b4e974074d8">01893</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_BOP_COMPARE_RESET                                (0x00000014u)</span>
<a name="l01894"></a>01894 <span class="preprocessor"></span>        <span class="comment">/* MAC_BOP_COMPARE field */</span>
<a name="l01895"></a><a class="code" href="regs_8h.html#afa0fa3debf6c68aea391b2143af92d00">01895</a> <span class="preprocessor">        #define MAC_BOP_COMPARE_MAC_BOP_COMPARE              (0x0000007Fu)</span>
<a name="l01896"></a><a class="code" href="regs_8h.html#a8deb312f980cd19c29835dd119d9d21a">01896</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_BOP_COMPARE_MAC_BOP_COMPARE_MASK         (0x0000007Fu)</span>
<a name="l01897"></a><a class="code" href="regs_8h.html#a7e0d69ec4a65b7272368187eebc0289d">01897</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_BOP_COMPARE_MAC_BOP_COMPARE_BIT          (0)</span>
<a name="l01898"></a><a class="code" href="regs_8h.html#abd8be3a4e3e057c5d7a14579fcc9d5f7">01898</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_BOP_COMPARE_MAC_BOP_COMPARE_BITS         (7)</span>
<a name="l01899"></a>01899 <span class="preprocessor"></span>
<a name="l01900"></a><a class="code" href="regs_8h.html#acdfde209ad3640e0f2ac5dcc9b721441">01900</a> <span class="preprocessor">#define MAC_TX_ACK_FRAME                                     *((volatile int32u *)0x4000207Cu)</span>
<a name="l01901"></a><a class="code" href="regs_8h.html#aad0ad22dcad7e84d35bc613688753299">01901</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_TX_ACK_FRAME_REG                                 *((volatile int32u *)0x4000207Cu)</span>
<a name="l01902"></a><a class="code" href="regs_8h.html#a0e65d9027bdcb6c1461fe483fc769171">01902</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_TX_ACK_FRAME_ADDR                                (0x4000207Cu)</span>
<a name="l01903"></a><a class="code" href="regs_8h.html#aab69e5973556e3bf781cad59e02763e7">01903</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_TX_ACK_FRAME_RESET                               (0x00000002u)</span>
<a name="l01904"></a>01904 <span class="preprocessor"></span>        <span class="comment">/* ACK_SRC_AM field */</span>
<a name="l01905"></a><a class="code" href="regs_8h.html#afe3acc0097b807cb26a780d77f721d28">01905</a> <span class="preprocessor">        #define MAC_TX_ACK_FRAME_ACK_SRC_AM                  (0x0000C000u)</span>
<a name="l01906"></a><a class="code" href="regs_8h.html#a2625e0e6488ccfeeb0622a9c23c9f37c">01906</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_ACK_FRAME_ACK_SRC_AM_MASK             (0x0000C000u)</span>
<a name="l01907"></a><a class="code" href="regs_8h.html#a742bd21a443250a1a9cac5213d6438d4">01907</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_ACK_FRAME_ACK_SRC_AM_BIT              (14)</span>
<a name="l01908"></a><a class="code" href="regs_8h.html#a73f884cde646e43aee3f87dc24cb66da">01908</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_ACK_FRAME_ACK_SRC_AM_BITS             (2)</span>
<a name="l01909"></a>01909 <span class="preprocessor"></span>        <span class="comment">/* RES1213 field */</span>
<a name="l01910"></a><a class="code" href="regs_8h.html#add537345404eb169d58b5096971ea866">01910</a> <span class="preprocessor">        #define MAC_TX_ACK_FRAME_RES1213                     (0x00003000u)</span>
<a name="l01911"></a><a class="code" href="regs_8h.html#a7809e0b6dbd6731d44ea1e97d23f8f6d">01911</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_ACK_FRAME_RES1213_MASK                (0x00003000u)</span>
<a name="l01912"></a><a class="code" href="regs_8h.html#a5c1a33e698026da635b956ea3601eb9c">01912</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_ACK_FRAME_RES1213_BIT                 (12)</span>
<a name="l01913"></a><a class="code" href="regs_8h.html#ab6a697ead5210e4c944f4cf010c0c417">01913</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_ACK_FRAME_RES1213_BITS                (2)</span>
<a name="l01914"></a>01914 <span class="preprocessor"></span>        <span class="comment">/* ACK_DST_AM field */</span>
<a name="l01915"></a><a class="code" href="regs_8h.html#a7b51722541d7ff05cc365cfe7b691beb">01915</a> <span class="preprocessor">        #define MAC_TX_ACK_FRAME_ACK_DST_AM                  (0x00000C00u)</span>
<a name="l01916"></a><a class="code" href="regs_8h.html#a190ecd61588e7fd077297d9b20496d2a">01916</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_ACK_FRAME_ACK_DST_AM_MASK             (0x00000C00u)</span>
<a name="l01917"></a><a class="code" href="regs_8h.html#a94ea6b2e272a95f73b0bf3f466b09161">01917</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_ACK_FRAME_ACK_DST_AM_BIT              (10)</span>
<a name="l01918"></a><a class="code" href="regs_8h.html#a67b740f07f5a35a0e78e1f45ce14a9c2">01918</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_ACK_FRAME_ACK_DST_AM_BITS             (2)</span>
<a name="l01919"></a>01919 <span class="preprocessor"></span>        <span class="comment">/* RES789 field */</span>
<a name="l01920"></a><a class="code" href="regs_8h.html#a5951a026983029c91f47d0d2975d3f28">01920</a> <span class="preprocessor">        #define MAC_TX_ACK_FRAME_RES789                      (0x00000380u)</span>
<a name="l01921"></a><a class="code" href="regs_8h.html#a8d3f6338db8d0cef412c05d5ee29cac0">01921</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_ACK_FRAME_RES789_MASK                 (0x00000380u)</span>
<a name="l01922"></a><a class="code" href="regs_8h.html#a5ea62af681793b7570fd5c0e7b2ad44e">01922</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_ACK_FRAME_RES789_BIT                  (7)</span>
<a name="l01923"></a><a class="code" href="regs_8h.html#a6f9898e1f48275af6faeaba86b618b5f">01923</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_ACK_FRAME_RES789_BITS                 (3)</span>
<a name="l01924"></a>01924 <span class="preprocessor"></span>        <span class="comment">/* ACK_IP field */</span>
<a name="l01925"></a><a class="code" href="regs_8h.html#a9d8f18aca87c76a67b9d50834f73c1d0">01925</a> <span class="preprocessor">        #define MAC_TX_ACK_FRAME_ACK_IP                      (0x00000040u)</span>
<a name="l01926"></a><a class="code" href="regs_8h.html#a6f23ee37c3bdabeff4688b3cb6419f32">01926</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_ACK_FRAME_ACK_IP_MASK                 (0x00000040u)</span>
<a name="l01927"></a><a class="code" href="regs_8h.html#a47d83812ce4f1eb59f06b6382503a52e">01927</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_ACK_FRAME_ACK_IP_BIT                  (6)</span>
<a name="l01928"></a><a class="code" href="regs_8h.html#a91cd0924c184471e89c49737ace42d1f">01928</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_ACK_FRAME_ACK_IP_BITS                 (1)</span>
<a name="l01929"></a>01929 <span class="preprocessor"></span>        <span class="comment">/* ACK_ACK_REQ field */</span>
<a name="l01930"></a><a class="code" href="regs_8h.html#aa70c4a867ca045bd7b001a5a97a78d5c">01930</a> <span class="preprocessor">        #define MAC_TX_ACK_FRAME_ACK_ACK_REQ                 (0x00000020u)</span>
<a name="l01931"></a><a class="code" href="regs_8h.html#a5933a93af93098545d2315a3bba523f7">01931</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_ACK_FRAME_ACK_ACK_REQ_MASK            (0x00000020u)</span>
<a name="l01932"></a><a class="code" href="regs_8h.html#ab9a47a201e40091029e0763da2c8e560">01932</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_ACK_FRAME_ACK_ACK_REQ_BIT             (5)</span>
<a name="l01933"></a><a class="code" href="regs_8h.html#a2bab53143b340ee1ffbf7af6f0e49ed7">01933</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_ACK_FRAME_ACK_ACK_REQ_BITS            (1)</span>
<a name="l01934"></a>01934 <span class="preprocessor"></span>        <span class="comment">/* ACK_FRAME_P field */</span>
<a name="l01935"></a><a class="code" href="regs_8h.html#a13f072540ee4be34c60ec2102528c67d">01935</a> <span class="preprocessor">        #define MAC_TX_ACK_FRAME_ACK_FRAME_P                 (0x00000010u)</span>
<a name="l01936"></a><a class="code" href="regs_8h.html#af080c232ebc260cf634b085cca1c36ff">01936</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_ACK_FRAME_ACK_FRAME_P_MASK            (0x00000010u)</span>
<a name="l01937"></a><a class="code" href="regs_8h.html#a308a02294d4d4830b6296bfe79f6f8d2">01937</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_ACK_FRAME_ACK_FRAME_P_BIT             (4)</span>
<a name="l01938"></a><a class="code" href="regs_8h.html#a4eb828ce988bb63c2159ecba8333a5d0">01938</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_ACK_FRAME_ACK_FRAME_P_BITS            (1)</span>
<a name="l01939"></a>01939 <span class="preprocessor"></span>        <span class="comment">/* ACK_SEC_EN field */</span>
<a name="l01940"></a><a class="code" href="regs_8h.html#ae2929f5c6ff91b74aa3ce1f0c1c65853">01940</a> <span class="preprocessor">        #define MAC_TX_ACK_FRAME_ACK_SEC_EN                  (0x00000008u)</span>
<a name="l01941"></a><a class="code" href="regs_8h.html#aa9e0202fcca636b5909e46cf002372ec">01941</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_ACK_FRAME_ACK_SEC_EN_MASK             (0x00000008u)</span>
<a name="l01942"></a><a class="code" href="regs_8h.html#a3522e95b307443fdd616dbd9c5019e06">01942</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_ACK_FRAME_ACK_SEC_EN_BIT              (3)</span>
<a name="l01943"></a><a class="code" href="regs_8h.html#a71cbc02730a38b39851b1a0432e31be0">01943</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_ACK_FRAME_ACK_SEC_EN_BITS             (1)</span>
<a name="l01944"></a>01944 <span class="preprocessor"></span>        <span class="comment">/* ACK_FRAME_T field */</span>
<a name="l01945"></a><a class="code" href="regs_8h.html#a42eab5de6d10e59cd4971287bd6ee664">01945</a> <span class="preprocessor">        #define MAC_TX_ACK_FRAME_ACK_FRAME_T                 (0x00000007u)</span>
<a name="l01946"></a><a class="code" href="regs_8h.html#ab129b78599e90355b3cb82d271822753">01946</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_ACK_FRAME_ACK_FRAME_T_MASK            (0x00000007u)</span>
<a name="l01947"></a><a class="code" href="regs_8h.html#a194eb0b3f469bf7355e69feffd42cfdd">01947</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_ACK_FRAME_ACK_FRAME_T_BIT             (0)</span>
<a name="l01948"></a><a class="code" href="regs_8h.html#aa67301f529a09b318dc04d6358fc4e2f">01948</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_ACK_FRAME_ACK_FRAME_T_BITS            (3)</span>
<a name="l01949"></a>01949 <span class="preprocessor"></span>
<a name="l01950"></a><a class="code" href="regs_8h.html#af5ea6c9cf341e894ad298eccd479f3e6">01950</a> <span class="preprocessor">#define MAC_CONFIG                                           *((volatile int32u *)0x40002080u)</span>
<a name="l01951"></a><a class="code" href="regs_8h.html#a6d822fe96f3babed9ed667cc63abe8ca">01951</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_CONFIG_REG                                       *((volatile int32u *)0x40002080u)</span>
<a name="l01952"></a><a class="code" href="regs_8h.html#ae69f3948d72568ab7240578e91b55774">01952</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_CONFIG_ADDR                                      (0x40002080u)</span>
<a name="l01953"></a><a class="code" href="regs_8h.html#a68edd33ea1df142f2f4fcd78182108dc">01953</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_CONFIG_RESET                                     (0x00000000u)</span>
<a name="l01954"></a>01954 <span class="preprocessor"></span>        <span class="comment">/* RSSI_INST_EN field */</span>
<a name="l01955"></a><a class="code" href="regs_8h.html#a216277836af3c858257fe9775e71a552">01955</a> <span class="preprocessor">        #define MAC_CONFIG_RSSI_INST_EN                      (0x00000004u)</span>
<a name="l01956"></a><a class="code" href="regs_8h.html#aa336decfad927337cbb104ad6a2e986b">01956</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_CONFIG_RSSI_INST_EN_MASK                 (0x00000004u)</span>
<a name="l01957"></a><a class="code" href="regs_8h.html#aa6c607e1f5c33e3bda4a8a0bd13bd006">01957</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_CONFIG_RSSI_INST_EN_BIT                  (2)</span>
<a name="l01958"></a><a class="code" href="regs_8h.html#aa43b48a77f557fbdb4cba781fe68ab56">01958</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_CONFIG_RSSI_INST_EN_BITS                 (1)</span>
<a name="l01959"></a>01959 <span class="preprocessor"></span>        <span class="comment">/* SPI_SPY_EN field */</span>
<a name="l01960"></a><a class="code" href="regs_8h.html#a398b23aaeff1bf811fcbc5d0ab42a73e">01960</a> <span class="preprocessor">        #define MAC_CONFIG_SPI_SPY_EN                        (0x00000002u)</span>
<a name="l01961"></a><a class="code" href="regs_8h.html#a96dccbdf01e9174718de9e25c7c77379">01961</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_CONFIG_SPI_SPY_EN_MASK                   (0x00000002u)</span>
<a name="l01962"></a><a class="code" href="regs_8h.html#a5ca5136806295b28e82b158ae70b5170">01962</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_CONFIG_SPI_SPY_EN_BIT                    (1)</span>
<a name="l01963"></a><a class="code" href="regs_8h.html#add1aaf696e3a7785e0660153b10772cb">01963</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_CONFIG_SPI_SPY_EN_BITS                   (1)</span>
<a name="l01964"></a>01964 <span class="preprocessor"></span>        <span class="comment">/* MAC_MODE field */</span>
<a name="l01965"></a><a class="code" href="regs_8h.html#ab7ccf84770808db64b142698f5a10c71">01965</a> <span class="preprocessor">        #define MAC_CONFIG_MAC_MODE                          (0x00000001u)</span>
<a name="l01966"></a><a class="code" href="regs_8h.html#a4a82c986537e934f4b35428b4786ba58">01966</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_CONFIG_MAC_MODE_MASK                     (0x00000001u)</span>
<a name="l01967"></a><a class="code" href="regs_8h.html#a9e640418218679abb94f0468f89d4c1c">01967</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_CONFIG_MAC_MODE_BIT                      (0)</span>
<a name="l01968"></a><a class="code" href="regs_8h.html#a3efed14e5c0f3d158fe1360c42e3ce75">01968</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_CONFIG_MAC_MODE_BITS                     (1)</span>
<a name="l01969"></a>01969 <span class="preprocessor"></span>
<a name="l01970"></a><a class="code" href="regs_8h.html#a5d564e96d2b62becc77c38202357a5dc">01970</a> <span class="preprocessor">#define MAC_RX_CONFIG                                        *((volatile int32u *)0x40002084u)</span>
<a name="l01971"></a><a class="code" href="regs_8h.html#a7e165fc996c29c6ff3c4b11a06bec56e">01971</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_RX_CONFIG_REG                                    *((volatile int32u *)0x40002084u)</span>
<a name="l01972"></a><a class="code" href="regs_8h.html#ad6d3833e8d3a70dad5dffb1c590663d2">01972</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_RX_CONFIG_ADDR                                   (0x40002084u)</span>
<a name="l01973"></a><a class="code" href="regs_8h.html#a8caddac78065b68928b27840afb865cd">01973</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_RX_CONFIG_RESET                                  (0x00000000u)</span>
<a name="l01974"></a>01974 <span class="preprocessor"></span>        <span class="comment">/* AUTO_ACK field */</span>
<a name="l01975"></a><a class="code" href="regs_8h.html#af02a20523cebf79c73358ef057ff897c">01975</a> <span class="preprocessor">        #define MAC_RX_CONFIG_AUTO_ACK                       (0x00000080u)</span>
<a name="l01976"></a><a class="code" href="regs_8h.html#a135f1c2efe60a1cdc5f35e7f55189332">01976</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_CONFIG_AUTO_ACK_MASK                  (0x00000080u)</span>
<a name="l01977"></a><a class="code" href="regs_8h.html#a8b4f88e997466f0cd12137144db02900">01977</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_CONFIG_AUTO_ACK_BIT                   (7)</span>
<a name="l01978"></a><a class="code" href="regs_8h.html#ae0db8e5f5b37d6fcfd1255dc22092298">01978</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_CONFIG_AUTO_ACK_BITS                  (1)</span>
<a name="l01979"></a>01979 <span class="preprocessor"></span>        <span class="comment">/* APPEND_INFO field */</span>
<a name="l01980"></a><a class="code" href="regs_8h.html#a66c7bb5dc305fe09ab1dc27f7587c87a">01980</a> <span class="preprocessor">        #define MAC_RX_CONFIG_APPEND_INFO                    (0x00000040u)</span>
<a name="l01981"></a><a class="code" href="regs_8h.html#a62c2f194f3b539b422992015b0a74c66">01981</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_CONFIG_APPEND_INFO_MASK               (0x00000040u)</span>
<a name="l01982"></a><a class="code" href="regs_8h.html#adf8b96d34cf543b9b24bdbdf2f23f6c1">01982</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_CONFIG_APPEND_INFO_BIT                (6)</span>
<a name="l01983"></a><a class="code" href="regs_8h.html#a94f46ef3a1143b50082636d609d9af37">01983</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_CONFIG_APPEND_INFO_BITS               (1)</span>
<a name="l01984"></a>01984 <span class="preprocessor"></span>        <span class="comment">/* COORDINATOR field */</span>
<a name="l01985"></a><a class="code" href="regs_8h.html#ae217fb11a68f5a74939c6bc9fb6a3ecc">01985</a> <span class="preprocessor">        #define MAC_RX_CONFIG_COORDINATOR                    (0x00000020u)</span>
<a name="l01986"></a><a class="code" href="regs_8h.html#aac125971ad7a90d9b1aed7bb38c7e3f6">01986</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_CONFIG_COORDINATOR_MASK               (0x00000020u)</span>
<a name="l01987"></a><a class="code" href="regs_8h.html#a98f569b28c261b0a84e171db502ff179">01987</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_CONFIG_COORDINATOR_BIT                (5)</span>
<a name="l01988"></a><a class="code" href="regs_8h.html#a41d6819477dc005d2092d97e66b98668">01988</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_CONFIG_COORDINATOR_BITS               (1)</span>
<a name="l01989"></a>01989 <span class="preprocessor"></span>        <span class="comment">/* FILT_ADDR_ON field */</span>
<a name="l01990"></a><a class="code" href="regs_8h.html#a6d4af1ac8c06b85cbb025988929bd56a">01990</a> <span class="preprocessor">        #define MAC_RX_CONFIG_FILT_ADDR_ON                   (0x00000010u)</span>
<a name="l01991"></a><a class="code" href="regs_8h.html#a12a43ff693ccae96aeeb5335e437c681">01991</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_CONFIG_FILT_ADDR_ON_MASK              (0x00000010u)</span>
<a name="l01992"></a><a class="code" href="regs_8h.html#a5303d74e28b590610be5dea00e7918b3">01992</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_CONFIG_FILT_ADDR_ON_BIT               (4)</span>
<a name="l01993"></a><a class="code" href="regs_8h.html#ab349039e5df398fa8c7d5519e08b121d">01993</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_CONFIG_FILT_ADDR_ON_BITS              (1)</span>
<a name="l01994"></a>01994 <span class="preprocessor"></span>        <span class="comment">/* RES_FILT_PASS_ADDR field */</span>
<a name="l01995"></a><a class="code" href="regs_8h.html#aebb574ae0f144fb4817b226b8bfb3fbd">01995</a> <span class="preprocessor">        #define MAC_RX_CONFIG_RES_FILT_PASS_ADDR             (0x00000008u)</span>
<a name="l01996"></a><a class="code" href="regs_8h.html#a7b86252b6835f3180be258622daec7f3">01996</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_CONFIG_RES_FILT_PASS_ADDR_MASK        (0x00000008u)</span>
<a name="l01997"></a><a class="code" href="regs_8h.html#a5610f3b26c0c14752ede9c92ee5e3e3c">01997</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_CONFIG_RES_FILT_PASS_ADDR_BIT         (3)</span>
<a name="l01998"></a><a class="code" href="regs_8h.html#a2f73e3594d2bad59e51c91d31104cd84">01998</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_CONFIG_RES_FILT_PASS_ADDR_BITS        (1)</span>
<a name="l01999"></a>01999 <span class="preprocessor"></span>        <span class="comment">/* RES_FILT_PASS field */</span>
<a name="l02000"></a><a class="code" href="regs_8h.html#ab0562e43fc0fa9e594ac57ffc62956ce">02000</a> <span class="preprocessor">        #define MAC_RX_CONFIG_RES_FILT_PASS                  (0x00000004u)</span>
<a name="l02001"></a><a class="code" href="regs_8h.html#aa5a289473027626e824ca96dbca262d6">02001</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_CONFIG_RES_FILT_PASS_MASK             (0x00000004u)</span>
<a name="l02002"></a><a class="code" href="regs_8h.html#a8c8e2cd00254a3358caa9c9841b1088e">02002</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_CONFIG_RES_FILT_PASS_BIT              (2)</span>
<a name="l02003"></a><a class="code" href="regs_8h.html#ac4f6021b48f65b0aee5d3ccc4190bc2a">02003</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_CONFIG_RES_FILT_PASS_BITS             (1)</span>
<a name="l02004"></a>02004 <span class="preprocessor"></span>        <span class="comment">/* FILT_FORMAT_ON field */</span>
<a name="l02005"></a><a class="code" href="regs_8h.html#ab101cff28db520b6f5d54976b62f1d1a">02005</a> <span class="preprocessor">        #define MAC_RX_CONFIG_FILT_FORMAT_ON                 (0x00000002u)</span>
<a name="l02006"></a><a class="code" href="regs_8h.html#a450c23ce0dedb7e9c9b8b5703940ef38">02006</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_CONFIG_FILT_FORMAT_ON_MASK            (0x00000002u)</span>
<a name="l02007"></a><a class="code" href="regs_8h.html#ac66a03c5acd009a6a57c93f0be83a711">02007</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_CONFIG_FILT_FORMAT_ON_BIT             (1)</span>
<a name="l02008"></a><a class="code" href="regs_8h.html#a1da0ebf64611e2a4d26d2219094ba0be">02008</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_CONFIG_FILT_FORMAT_ON_BITS            (1)</span>
<a name="l02009"></a>02009 <span class="preprocessor"></span>        <span class="comment">/* MAC_RX_RST field */</span>
<a name="l02010"></a><a class="code" href="regs_8h.html#aa899058977cb35f94ef1c92e2efe4662">02010</a> <span class="preprocessor">        #define MAC_RX_CONFIG_MAC_RX_RST                     (0x00000001u)</span>
<a name="l02011"></a><a class="code" href="regs_8h.html#a961f16de29cf56eeb83084e42db0322a">02011</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_CONFIG_MAC_RX_RST_MASK                (0x00000001u)</span>
<a name="l02012"></a><a class="code" href="regs_8h.html#aa6290f24c6d10efa6efaddad99fbaeef">02012</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_CONFIG_MAC_RX_RST_BIT                 (0)</span>
<a name="l02013"></a><a class="code" href="regs_8h.html#a3ef008410096c529eaad30f7f339730b">02013</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_CONFIG_MAC_RX_RST_BITS                (1)</span>
<a name="l02014"></a>02014 <span class="preprocessor"></span>
<a name="l02015"></a><a class="code" href="regs_8h.html#a1f93a42d8634556f532c1cbb97e806ee">02015</a> <span class="preprocessor">#define MAC_TX_CONFIG                                        *((volatile int32u *)0x40002088u)</span>
<a name="l02016"></a><a class="code" href="regs_8h.html#a2e1c7cb0e862addc70e46a8a5ed879fd">02016</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_TX_CONFIG_REG                                    *((volatile int32u *)0x40002088u)</span>
<a name="l02017"></a><a class="code" href="regs_8h.html#aba90d480ef04d7f636962712ddc57098">02017</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_TX_CONFIG_ADDR                                   (0x40002088u)</span>
<a name="l02018"></a><a class="code" href="regs_8h.html#a72fb498f592e04f59aba51900b862e7d">02018</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_TX_CONFIG_RESET                                  (0x00000008u)</span>
<a name="l02019"></a>02019 <span class="preprocessor"></span>        <span class="comment">/* SLOTTED field */</span>
<a name="l02020"></a><a class="code" href="regs_8h.html#a18b7e0e6a8c08fdc98512248f504aa8e">02020</a> <span class="preprocessor">        #define MAC_TX_CONFIG_SLOTTED                        (0x00000010u)</span>
<a name="l02021"></a><a class="code" href="regs_8h.html#ad5f4bb34b36b2e8af2fd520daa91f26a">02021</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_CONFIG_SLOTTED_MASK                   (0x00000010u)</span>
<a name="l02022"></a><a class="code" href="regs_8h.html#a5636772d74bf4158775f3a6f368140cd">02022</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_CONFIG_SLOTTED_BIT                    (4)</span>
<a name="l02023"></a><a class="code" href="regs_8h.html#ad73fb013c0400f2fb37bf357041a9afc">02023</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_CONFIG_SLOTTED_BITS                   (1)</span>
<a name="l02024"></a>02024 <span class="preprocessor"></span>        <span class="comment">/* CCA_DELAY field */</span>
<a name="l02025"></a><a class="code" href="regs_8h.html#ac5d76c6a2b6d520356b17f25d7350ba2">02025</a> <span class="preprocessor">        #define MAC_TX_CONFIG_CCA_DELAY                      (0x00000008u)</span>
<a name="l02026"></a><a class="code" href="regs_8h.html#a218c2ce56dfee6914ea91114a38620c0">02026</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_CONFIG_CCA_DELAY_MASK                 (0x00000008u)</span>
<a name="l02027"></a><a class="code" href="regs_8h.html#aa696af2ec18b4fa8404a2a9ab39c0363">02027</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_CONFIG_CCA_DELAY_BIT                  (3)</span>
<a name="l02028"></a><a class="code" href="regs_8h.html#a73dda3b8f2be830ad15604aea3d9f92d">02028</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_CONFIG_CCA_DELAY_BITS                 (1)</span>
<a name="l02029"></a>02029 <span class="preprocessor"></span>        <span class="comment">/* SLOTTED_ACK field */</span>
<a name="l02030"></a><a class="code" href="regs_8h.html#a050afad47b5654500ae73e7a11b0c2c8">02030</a> <span class="preprocessor">        #define MAC_TX_CONFIG_SLOTTED_ACK                    (0x00000004u)</span>
<a name="l02031"></a><a class="code" href="regs_8h.html#aebf48fb44e566c1a053c782c0f222694">02031</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_CONFIG_SLOTTED_ACK_MASK               (0x00000004u)</span>
<a name="l02032"></a><a class="code" href="regs_8h.html#abf64a034fe93113ccadb913e568817f4">02032</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_CONFIG_SLOTTED_ACK_BIT                (2)</span>
<a name="l02033"></a><a class="code" href="regs_8h.html#a8cbf9bad40f1a18d22fa79a197a6b843">02033</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_CONFIG_SLOTTED_ACK_BITS               (1)</span>
<a name="l02034"></a>02034 <span class="preprocessor"></span>        <span class="comment">/* INFINITE_CRC field */</span>
<a name="l02035"></a><a class="code" href="regs_8h.html#a10cc73992b76883da53ee7247f77708c">02035</a> <span class="preprocessor">        #define MAC_TX_CONFIG_INFINITE_CRC                   (0x00000002u)</span>
<a name="l02036"></a><a class="code" href="regs_8h.html#a88fab11387ae9862997c85117912e2ad">02036</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_CONFIG_INFINITE_CRC_MASK              (0x00000002u)</span>
<a name="l02037"></a><a class="code" href="regs_8h.html#ae9fbd3a3c98013f82f7415adb6ef2fa1">02037</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_CONFIG_INFINITE_CRC_BIT               (1)</span>
<a name="l02038"></a><a class="code" href="regs_8h.html#a999ba6f8f903205ee978492c79e0e2c4">02038</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_CONFIG_INFINITE_CRC_BITS              (1)</span>
<a name="l02039"></a>02039 <span class="preprocessor"></span>        <span class="comment">/* WAIT_ACK field */</span>
<a name="l02040"></a><a class="code" href="regs_8h.html#a9f2bddbb5451b10185bf2150c7141ee9">02040</a> <span class="preprocessor">        #define MAC_TX_CONFIG_WAIT_ACK                       (0x00000001u)</span>
<a name="l02041"></a><a class="code" href="regs_8h.html#aaca12b6822ae3cac6043f02f3e1779f6">02041</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_CONFIG_WAIT_ACK_MASK                  (0x00000001u)</span>
<a name="l02042"></a><a class="code" href="regs_8h.html#a7b271073453e36158f672ff898a8544d">02042</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_CONFIG_WAIT_ACK_BIT                   (0)</span>
<a name="l02043"></a><a class="code" href="regs_8h.html#ab4b90df9191753c061e4db3fcb030b7f">02043</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_CONFIG_WAIT_ACK_BITS                  (1)</span>
<a name="l02044"></a>02044 <span class="preprocessor"></span>
<a name="l02045"></a><a class="code" href="regs_8h.html#aa9f451cb105f97805dd568a3b7273b7e">02045</a> <span class="preprocessor">#define MAC_TIMER_CTRL                                       *((volatile int32u *)0x4000208Cu)</span>
<a name="l02046"></a><a class="code" href="regs_8h.html#ace8af857017612b154414272b23f7a72">02046</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_TIMER_CTRL_REG                                   *((volatile int32u *)0x4000208Cu)</span>
<a name="l02047"></a><a class="code" href="regs_8h.html#a0e780d366f3bb35b34ae9a1ffaff81c8">02047</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_TIMER_CTRL_ADDR                                  (0x4000208Cu)</span>
<a name="l02048"></a><a class="code" href="regs_8h.html#ae0db78d339efe7dec588bce65ab0476d">02048</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_TIMER_CTRL_RESET                                 (0x00000000u)</span>
<a name="l02049"></a>02049 <span class="preprocessor"></span>        <span class="comment">/* COMP_A_SYNC field */</span>
<a name="l02050"></a><a class="code" href="regs_8h.html#a5b1739907c1665d479beeb261a0b33f2">02050</a> <span class="preprocessor">        #define MAC_TIMER_CTRL_COMP_A_SYNC                   (0x00000040u)</span>
<a name="l02051"></a><a class="code" href="regs_8h.html#a7a388f6955cc72d5a8077752d06fabf2">02051</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TIMER_CTRL_COMP_A_SYNC_MASK              (0x00000040u)</span>
<a name="l02052"></a><a class="code" href="regs_8h.html#a449d6addbe914873c62eb3f0512dab90">02052</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TIMER_CTRL_COMP_A_SYNC_BIT               (6)</span>
<a name="l02053"></a><a class="code" href="regs_8h.html#a4c1a91803123621d473399ecb3633572">02053</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TIMER_CTRL_COMP_A_SYNC_BITS              (1)</span>
<a name="l02054"></a>02054 <span class="preprocessor"></span>        <span class="comment">/* BOP_TIMER_RST field */</span>
<a name="l02055"></a><a class="code" href="regs_8h.html#acb9b53ea5898623e8989e7e0c0919c42">02055</a> <span class="preprocessor">        #define MAC_TIMER_CTRL_BOP_TIMER_RST                 (0x00000020u)</span>
<a name="l02056"></a><a class="code" href="regs_8h.html#ae95f49608f61625c7bea8c72975b002b">02056</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TIMER_CTRL_BOP_TIMER_RST_MASK            (0x00000020u)</span>
<a name="l02057"></a><a class="code" href="regs_8h.html#a5597595f760acfcabfe1a1a99cb8846b">02057</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TIMER_CTRL_BOP_TIMER_RST_BIT             (5)</span>
<a name="l02058"></a><a class="code" href="regs_8h.html#a19db17da5e1ad0b6b7344bd2fb3debe7">02058</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TIMER_CTRL_BOP_TIMER_RST_BITS            (1)</span>
<a name="l02059"></a>02059 <span class="preprocessor"></span>        <span class="comment">/* BOP_TIMER_EN field */</span>
<a name="l02060"></a><a class="code" href="regs_8h.html#a4de44973ece8ec12ddda0c9f3152f462">02060</a> <span class="preprocessor">        #define MAC_TIMER_CTRL_BOP_TIMER_EN                  (0x00000010u)</span>
<a name="l02061"></a><a class="code" href="regs_8h.html#a08ab5afe32f2bdeeb9c127c949813a92">02061</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TIMER_CTRL_BOP_TIMER_EN_MASK             (0x00000010u)</span>
<a name="l02062"></a><a class="code" href="regs_8h.html#aabdc71034fa9b590542af9f3a160aafc">02062</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TIMER_CTRL_BOP_TIMER_EN_BIT              (4)</span>
<a name="l02063"></a><a class="code" href="regs_8h.html#a97f07781ed4095738fcf2ab7eb4497af">02063</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TIMER_CTRL_BOP_TIMER_EN_BITS             (1)</span>
<a name="l02064"></a>02064 <span class="preprocessor"></span>        <span class="comment">/* BO_TIMER_RST field */</span>
<a name="l02065"></a><a class="code" href="regs_8h.html#a1085e04b5c57e2dfff4b0db3ed3f8701">02065</a> <span class="preprocessor">        #define MAC_TIMER_CTRL_BO_TIMER_RST                  (0x00000008u)</span>
<a name="l02066"></a><a class="code" href="regs_8h.html#a7bc60dbea3da4b45da1942d250a8aac3">02066</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TIMER_CTRL_BO_TIMER_RST_MASK             (0x00000008u)</span>
<a name="l02067"></a><a class="code" href="regs_8h.html#a8d1ff074485f78bc8a956b3378fa294b">02067</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TIMER_CTRL_BO_TIMER_RST_BIT              (3)</span>
<a name="l02068"></a><a class="code" href="regs_8h.html#a2cc0b0ab81c81eb70605e6478d1a43d3">02068</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TIMER_CTRL_BO_TIMER_RST_BITS             (1)</span>
<a name="l02069"></a>02069 <span class="preprocessor"></span>        <span class="comment">/* BO_TIMER_EN field */</span>
<a name="l02070"></a><a class="code" href="regs_8h.html#a67bcb671f2fe0a486e2c77f6dfc54eeb">02070</a> <span class="preprocessor">        #define MAC_TIMER_CTRL_BO_TIMER_EN                   (0x00000004u)</span>
<a name="l02071"></a><a class="code" href="regs_8h.html#a07b1119e0479182e40de0c61d3dc8d63">02071</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TIMER_CTRL_BO_TIMER_EN_MASK              (0x00000004u)</span>
<a name="l02072"></a><a class="code" href="regs_8h.html#a83447fb3af6172de65a08ce249d8f332">02072</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TIMER_CTRL_BO_TIMER_EN_BIT               (2)</span>
<a name="l02073"></a><a class="code" href="regs_8h.html#afd0d039e610a4417825c11060958d7c5">02073</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TIMER_CTRL_BO_TIMER_EN_BITS              (1)</span>
<a name="l02074"></a>02074 <span class="preprocessor"></span>        <span class="comment">/* MAC_TIMER_RST field */</span>
<a name="l02075"></a><a class="code" href="regs_8h.html#ad64885ad3cbce079a41f6fdca07422cc">02075</a> <span class="preprocessor">        #define MAC_TIMER_CTRL_MAC_TIMER_RST                 (0x00000002u)</span>
<a name="l02076"></a><a class="code" href="regs_8h.html#a433893da62b37c541a848348ca6ce318">02076</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TIMER_CTRL_MAC_TIMER_RST_MASK            (0x00000002u)</span>
<a name="l02077"></a><a class="code" href="regs_8h.html#a72411fd2042a040ae515adc0e3213059">02077</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TIMER_CTRL_MAC_TIMER_RST_BIT             (1)</span>
<a name="l02078"></a><a class="code" href="regs_8h.html#a704e9a93ba9d8b2c8cd693aa45555797">02078</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TIMER_CTRL_MAC_TIMER_RST_BITS            (1)</span>
<a name="l02079"></a>02079 <span class="preprocessor"></span>        <span class="comment">/* MAC_TIMER_EN field */</span>
<a name="l02080"></a><a class="code" href="regs_8h.html#a037d85c03b081a98023cccc294f69893">02080</a> <span class="preprocessor">        #define MAC_TIMER_CTRL_MAC_TIMER_EN                  (0x00000001u)</span>
<a name="l02081"></a><a class="code" href="regs_8h.html#a86f9e60c42c3cf6d0d826dc09db6fa46">02081</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TIMER_CTRL_MAC_TIMER_EN_MASK             (0x00000001u)</span>
<a name="l02082"></a><a class="code" href="regs_8h.html#a45db46355928e927b2705b94dfc3abdc">02082</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TIMER_CTRL_MAC_TIMER_EN_BIT              (0)</span>
<a name="l02083"></a><a class="code" href="regs_8h.html#a73b10aa571e9f25aea80fd354bb5fadb">02083</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TIMER_CTRL_MAC_TIMER_EN_BITS             (1)</span>
<a name="l02084"></a>02084 <span class="preprocessor"></span>
<a name="l02085"></a><a class="code" href="regs_8h.html#a30931c9744e3a05a13e7c0f36ef20255">02085</a> <span class="preprocessor">#define PAN_ID                                               *((volatile int32u *)0x40002090u)</span>
<a name="l02086"></a><a class="code" href="regs_8h.html#a73a9641d03d1674b159df62768b22bf3">02086</a> <span class="preprocessor"></span><span class="preprocessor">#define PAN_ID_REG                                           *((volatile int32u *)0x40002090u)</span>
<a name="l02087"></a><a class="code" href="regs_8h.html#abd4a12de3485ede68f7f5c9091de04f5">02087</a> <span class="preprocessor"></span><span class="preprocessor">#define PAN_ID_ADDR                                          (0x40002090u)</span>
<a name="l02088"></a><a class="code" href="regs_8h.html#a476b5672941dfbc302aab6b138c97892">02088</a> <span class="preprocessor"></span><span class="preprocessor">#define PAN_ID_RESET                                         (0x00000000u)</span>
<a name="l02089"></a>02089 <span class="preprocessor"></span>        <span class="comment">/* PAN_ID field */</span>
<a name="l02090"></a><a class="code" href="regs_8h.html#a941f1f2856184e193f88694e1a269dab">02090</a> <span class="preprocessor">        #define PAN_ID_PAN_ID                                (0x0000FFFFu)</span>
<a name="l02091"></a><a class="code" href="regs_8h.html#a32d331c40f0d404fc01a3cc4d6e5b5f0">02091</a> <span class="preprocessor"></span><span class="preprocessor">        #define PAN_ID_PAN_ID_MASK                           (0x0000FFFFu)</span>
<a name="l02092"></a><a class="code" href="regs_8h.html#a4c719949adf4e7d8588516be3593a182">02092</a> <span class="preprocessor"></span><span class="preprocessor">        #define PAN_ID_PAN_ID_BIT                            (0)</span>
<a name="l02093"></a><a class="code" href="regs_8h.html#a4f5886e32a34f8a0b51573c584341288">02093</a> <span class="preprocessor"></span><span class="preprocessor">        #define PAN_ID_PAN_ID_BITS                           (16)</span>
<a name="l02094"></a>02094 <span class="preprocessor"></span>
<a name="l02095"></a><a class="code" href="regs_8h.html#a8d078b2f88eab64653bb806f18786ad7">02095</a> <span class="preprocessor">#define SHORT_ADDR                                           *((volatile int32u *)0x40002094u)</span>
<a name="l02096"></a><a class="code" href="regs_8h.html#a6c716ceab4ca51f9febda432bb088aaa">02096</a> <span class="preprocessor"></span><span class="preprocessor">#define SHORT_ADDR_REG                                       *((volatile int32u *)0x40002094u)</span>
<a name="l02097"></a><a class="code" href="regs_8h.html#a679bffb9e65a7824eb545ad86fb25d92">02097</a> <span class="preprocessor"></span><span class="preprocessor">#define SHORT_ADDR_ADDR                                      (0x40002094u)</span>
<a name="l02098"></a><a class="code" href="regs_8h.html#a2423b047c9b8948f0ba7e2e88a8dbf61">02098</a> <span class="preprocessor"></span><span class="preprocessor">#define SHORT_ADDR_RESET                                     (0x00000000u)</span>
<a name="l02099"></a>02099 <span class="preprocessor"></span>        <span class="comment">/* SHORT_ADDR field */</span>
<a name="l02100"></a><a class="code" href="regs_8h.html#a8fbfd13282cd467d1e5e31c50713ed3a">02100</a> <span class="preprocessor">        #define SHORT_ADDR_SHORT_ADDR                        (0x0000FFFFu)</span>
<a name="l02101"></a><a class="code" href="regs_8h.html#a4c2cf341bdf1a3aaf37cabc041324d9d">02101</a> <span class="preprocessor"></span><span class="preprocessor">        #define SHORT_ADDR_SHORT_ADDR_MASK                   (0x0000FFFFu)</span>
<a name="l02102"></a><a class="code" href="regs_8h.html#ac5bd6924da3461f13f292726bb9242c5">02102</a> <span class="preprocessor"></span><span class="preprocessor">        #define SHORT_ADDR_SHORT_ADDR_BIT                    (0)</span>
<a name="l02103"></a><a class="code" href="regs_8h.html#ab66bc8e15616ef5ea55bff96a8af4531">02103</a> <span class="preprocessor"></span><span class="preprocessor">        #define SHORT_ADDR_SHORT_ADDR_BITS                   (16)</span>
<a name="l02104"></a>02104 <span class="preprocessor"></span>
<a name="l02105"></a><a class="code" href="regs_8h.html#a203f48fedd9982530cfe1bfc905ac2cf">02105</a> <span class="preprocessor">#define EXT_ADDR_0                                           *((volatile int32u *)0x40002098u)</span>
<a name="l02106"></a><a class="code" href="regs_8h.html#a2c2a212e0abfeb1afecd24455329d040">02106</a> <span class="preprocessor"></span><span class="preprocessor">#define EXT_ADDR_0_REG                                       *((volatile int32u *)0x40002098u)</span>
<a name="l02107"></a><a class="code" href="regs_8h.html#aca5174a148486200d0c2afe97451d9e7">02107</a> <span class="preprocessor"></span><span class="preprocessor">#define EXT_ADDR_0_ADDR                                      (0x40002098u)</span>
<a name="l02108"></a><a class="code" href="regs_8h.html#a4474289bf32e51f6cff48fbb437f37f1">02108</a> <span class="preprocessor"></span><span class="preprocessor">#define EXT_ADDR_0_RESET                                     (0x00000000u)</span>
<a name="l02109"></a>02109 <span class="preprocessor"></span>        <span class="comment">/* EXT_ADDR_0 field */</span>
<a name="l02110"></a><a class="code" href="regs_8h.html#a5922451c42d31fc88a0fd8c365f5b1b0">02110</a> <span class="preprocessor">        #define EXT_ADDR_0_EXT_ADDR_0                        (0x0000FFFFu)</span>
<a name="l02111"></a><a class="code" href="regs_8h.html#a157c1a38a02deffa6ffba03decab0120">02111</a> <span class="preprocessor"></span><span class="preprocessor">        #define EXT_ADDR_0_EXT_ADDR_0_MASK                   (0x0000FFFFu)</span>
<a name="l02112"></a><a class="code" href="regs_8h.html#a959a72035531484b7afd19020fd23267">02112</a> <span class="preprocessor"></span><span class="preprocessor">        #define EXT_ADDR_0_EXT_ADDR_0_BIT                    (0)</span>
<a name="l02113"></a><a class="code" href="regs_8h.html#a0da5d75517cb453162b044a780a193b3">02113</a> <span class="preprocessor"></span><span class="preprocessor">        #define EXT_ADDR_0_EXT_ADDR_0_BITS                   (16)</span>
<a name="l02114"></a>02114 <span class="preprocessor"></span>
<a name="l02115"></a><a class="code" href="regs_8h.html#a147c0761da13a2329312c61dafeaf196">02115</a> <span class="preprocessor">#define EXT_ADDR_1                                           *((volatile int32u *)0x4000209Cu)</span>
<a name="l02116"></a><a class="code" href="regs_8h.html#aedf16271b8e154521d0b16e88a68e44e">02116</a> <span class="preprocessor"></span><span class="preprocessor">#define EXT_ADDR_1_REG                                       *((volatile int32u *)0x4000209Cu)</span>
<a name="l02117"></a><a class="code" href="regs_8h.html#a1acb845045ce75c54f03131f179256d7">02117</a> <span class="preprocessor"></span><span class="preprocessor">#define EXT_ADDR_1_ADDR                                      (0x4000209Cu)</span>
<a name="l02118"></a><a class="code" href="regs_8h.html#a771abca356046bf197f591b47b55bf59">02118</a> <span class="preprocessor"></span><span class="preprocessor">#define EXT_ADDR_1_RESET                                     (0x00000000u)</span>
<a name="l02119"></a>02119 <span class="preprocessor"></span>        <span class="comment">/* EXT_ADDR_1 field */</span>
<a name="l02120"></a><a class="code" href="regs_8h.html#a401993ea322442c77665052daf1d7451">02120</a> <span class="preprocessor">        #define EXT_ADDR_1_EXT_ADDR_1                        (0x0000FFFFu)</span>
<a name="l02121"></a><a class="code" href="regs_8h.html#a64b2cf2c971ce1f028553f406b2dda7a">02121</a> <span class="preprocessor"></span><span class="preprocessor">        #define EXT_ADDR_1_EXT_ADDR_1_MASK                   (0x0000FFFFu)</span>
<a name="l02122"></a><a class="code" href="regs_8h.html#a42764c060544862ef6ad235b77c22efa">02122</a> <span class="preprocessor"></span><span class="preprocessor">        #define EXT_ADDR_1_EXT_ADDR_1_BIT                    (0)</span>
<a name="l02123"></a><a class="code" href="regs_8h.html#aaa95dc9912f38be9e0b92e80609b587a">02123</a> <span class="preprocessor"></span><span class="preprocessor">        #define EXT_ADDR_1_EXT_ADDR_1_BITS                   (16)</span>
<a name="l02124"></a>02124 <span class="preprocessor"></span>
<a name="l02125"></a><a class="code" href="regs_8h.html#ae9b36c3d1c9a31e97e9310c0859d2350">02125</a> <span class="preprocessor">#define EXT_ADDR_2                                           *((volatile int32u *)0x400020A0u)</span>
<a name="l02126"></a><a class="code" href="regs_8h.html#a832486d5c92c3a65a20d5b5415657965">02126</a> <span class="preprocessor"></span><span class="preprocessor">#define EXT_ADDR_2_REG                                       *((volatile int32u *)0x400020A0u)</span>
<a name="l02127"></a><a class="code" href="regs_8h.html#a881f4215b11a6ec2b66a331e2d85ddea">02127</a> <span class="preprocessor"></span><span class="preprocessor">#define EXT_ADDR_2_ADDR                                      (0x400020A0u)</span>
<a name="l02128"></a><a class="code" href="regs_8h.html#a33aa4811d8e8dd24b8a043a9f86270c2">02128</a> <span class="preprocessor"></span><span class="preprocessor">#define EXT_ADDR_2_RESET                                     (0x00000000u)</span>
<a name="l02129"></a>02129 <span class="preprocessor"></span>        <span class="comment">/* EXT_ADDR_2 field */</span>
<a name="l02130"></a><a class="code" href="regs_8h.html#a44cc021e64eb1d4c17af1418e37aeef0">02130</a> <span class="preprocessor">        #define EXT_ADDR_2_EXT_ADDR_2                        (0x0000FFFFu)</span>
<a name="l02131"></a><a class="code" href="regs_8h.html#ac74c9dec6ba0742ce8f33b3b29bf94e5">02131</a> <span class="preprocessor"></span><span class="preprocessor">        #define EXT_ADDR_2_EXT_ADDR_2_MASK                   (0x0000FFFFu)</span>
<a name="l02132"></a><a class="code" href="regs_8h.html#a0e4fcc37ae614cc62f3651c948008d53">02132</a> <span class="preprocessor"></span><span class="preprocessor">        #define EXT_ADDR_2_EXT_ADDR_2_BIT                    (0)</span>
<a name="l02133"></a><a class="code" href="regs_8h.html#abe1804e243af1a85e80fd8ae6be12066">02133</a> <span class="preprocessor"></span><span class="preprocessor">        #define EXT_ADDR_2_EXT_ADDR_2_BITS                   (16)</span>
<a name="l02134"></a>02134 <span class="preprocessor"></span>
<a name="l02135"></a><a class="code" href="regs_8h.html#aad502ee3edb8a22fd931a81b9711fe3c">02135</a> <span class="preprocessor">#define EXT_ADDR_3                                           *((volatile int32u *)0x400020A4u)</span>
<a name="l02136"></a><a class="code" href="regs_8h.html#a5c8317ae28a1c3bd35c471d11726ccb2">02136</a> <span class="preprocessor"></span><span class="preprocessor">#define EXT_ADDR_3_REG                                       *((volatile int32u *)0x400020A4u)</span>
<a name="l02137"></a><a class="code" href="regs_8h.html#a02ec3132c1cce89047aaafdcb5fc1817">02137</a> <span class="preprocessor"></span><span class="preprocessor">#define EXT_ADDR_3_ADDR                                      (0x400020A4u)</span>
<a name="l02138"></a><a class="code" href="regs_8h.html#a81db76d61e1e7f98e4c5ba58737924cc">02138</a> <span class="preprocessor"></span><span class="preprocessor">#define EXT_ADDR_3_RESET                                     (0x00000000u)</span>
<a name="l02139"></a>02139 <span class="preprocessor"></span>        <span class="comment">/* EXT_ADDR_3 field */</span>
<a name="l02140"></a><a class="code" href="regs_8h.html#aca993bb0f9578fdbf9914d963236064f">02140</a> <span class="preprocessor">        #define EXT_ADDR_3_EXT_ADDR_3                        (0x0000FFFFu)</span>
<a name="l02141"></a><a class="code" href="regs_8h.html#a9f68f63015098a17128ed472db5edfc4">02141</a> <span class="preprocessor"></span><span class="preprocessor">        #define EXT_ADDR_3_EXT_ADDR_3_MASK                   (0x0000FFFFu)</span>
<a name="l02142"></a><a class="code" href="regs_8h.html#a6c966533d50d432c94b14116f8f1625c">02142</a> <span class="preprocessor"></span><span class="preprocessor">        #define EXT_ADDR_3_EXT_ADDR_3_BIT                    (0)</span>
<a name="l02143"></a><a class="code" href="regs_8h.html#a8ac1d3c5d1ce1f4d5388b552966d9464">02143</a> <span class="preprocessor"></span><span class="preprocessor">        #define EXT_ADDR_3_EXT_ADDR_3_BITS                   (16)</span>
<a name="l02144"></a>02144 <span class="preprocessor"></span>
<a name="l02145"></a><a class="code" href="regs_8h.html#a4d7e99476485d49ee48e80d7c5be00d7">02145</a> <span class="preprocessor">#define MAC_STATE                                            *((volatile int32u *)0x400020A8u)</span>
<a name="l02146"></a><a class="code" href="regs_8h.html#a11d3af79083c42a168630828b59b68f7">02146</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_STATE_REG                                        *((volatile int32u *)0x400020A8u)</span>
<a name="l02147"></a><a class="code" href="regs_8h.html#a7ee04ed4c5f5d166d64f0016129c8e4e">02147</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_STATE_ADDR                                       (0x400020A8u)</span>
<a name="l02148"></a><a class="code" href="regs_8h.html#a921116c32bd93e43b1eb579ff6b16eb4">02148</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_STATE_RESET                                      (0x00000000u)</span>
<a name="l02149"></a>02149 <span class="preprocessor"></span>        <span class="comment">/* SPY_STATE field */</span>
<a name="l02150"></a><a class="code" href="regs_8h.html#a6865b4f2acdb373aee9fc5efaf715c07">02150</a> <span class="preprocessor">        #define MAC_STATE_SPY_STATE                          (0x00000700u)</span>
<a name="l02151"></a><a class="code" href="regs_8h.html#a0e1e6f9c8e2496e8055dc929e0fd25da">02151</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_STATE_SPY_STATE_MASK                     (0x00000700u)</span>
<a name="l02152"></a><a class="code" href="regs_8h.html#a4ed768b82ccf2e618e2b2fd0fadaa661">02152</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_STATE_SPY_STATE_BIT                      (8)</span>
<a name="l02153"></a><a class="code" href="regs_8h.html#aacd42a07848d4cab805c4292b15af6d6">02153</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_STATE_SPY_STATE_BITS                     (3)</span>
<a name="l02154"></a>02154 <span class="preprocessor"></span>        <span class="comment">/* ACK_STATE field */</span>
<a name="l02155"></a><a class="code" href="regs_8h.html#a45e4549db7558509ecfd97040f216b24">02155</a> <span class="preprocessor">        #define MAC_STATE_ACK_STATE                          (0x000000C0u)</span>
<a name="l02156"></a><a class="code" href="regs_8h.html#aa40001e654838be62146a26c53dcf81c">02156</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_STATE_ACK_STATE_MASK                     (0x000000C0u)</span>
<a name="l02157"></a><a class="code" href="regs_8h.html#afc70fae02d59ea859403a65a6df8527f">02157</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_STATE_ACK_STATE_BIT                      (6)</span>
<a name="l02158"></a><a class="code" href="regs_8h.html#a23ca908be856ca3426f782902424d6e9">02158</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_STATE_ACK_STATE_BITS                     (2)</span>
<a name="l02159"></a>02159 <span class="preprocessor"></span>        <span class="comment">/* BO_STATE field */</span>
<a name="l02160"></a><a class="code" href="regs_8h.html#a6c1703c8606659501e18ade90299102e">02160</a> <span class="preprocessor">        #define MAC_STATE_BO_STATE                           (0x0000003Cu)</span>
<a name="l02161"></a><a class="code" href="regs_8h.html#abadc534b459d9e4b08bec6c114f84c0f">02161</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_STATE_BO_STATE_MASK                      (0x0000003Cu)</span>
<a name="l02162"></a><a class="code" href="regs_8h.html#aa078564a7f476147951e897530baafa2">02162</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_STATE_BO_STATE_BIT                       (2)</span>
<a name="l02163"></a><a class="code" href="regs_8h.html#adc71922cb8f1328fccdf97cf35eefc3c">02163</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_STATE_BO_STATE_BITS                      (4)</span>
<a name="l02164"></a>02164 <span class="preprocessor"></span>        <span class="comment">/* TOP_STATE field */</span>
<a name="l02165"></a><a class="code" href="regs_8h.html#abcb51ade00e4d0555bca617c30fca170">02165</a> <span class="preprocessor">        #define MAC_STATE_TOP_STATE                          (0x00000003u)</span>
<a name="l02166"></a><a class="code" href="regs_8h.html#ad6ba233a9760d8e57be632482c2886b8">02166</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_STATE_TOP_STATE_MASK                     (0x00000003u)</span>
<a name="l02167"></a><a class="code" href="regs_8h.html#ad2de83c75f14ebdf3dd0c7a11f697538">02167</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_STATE_TOP_STATE_BIT                      (0)</span>
<a name="l02168"></a><a class="code" href="regs_8h.html#a8d4e233e78648ebad55968c7c2935c1d">02168</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_STATE_TOP_STATE_BITS                     (2)</span>
<a name="l02169"></a>02169 <span class="preprocessor"></span>
<a name="l02170"></a><a class="code" href="regs_8h.html#a38ddcd42da367c2ee9094ce9cca62dd4">02170</a> <span class="preprocessor">#define RX_STATE                                             *((volatile int32u *)0x400020ACu)</span>
<a name="l02171"></a><a class="code" href="regs_8h.html#aa9b0448520cf36d2b8d7268ea40bb79a">02171</a> <span class="preprocessor"></span><span class="preprocessor">#define RX_STATE_REG                                         *((volatile int32u *)0x400020ACu)</span>
<a name="l02172"></a><a class="code" href="regs_8h.html#aeebc702051839394ab4b1c8b0663da6b">02172</a> <span class="preprocessor"></span><span class="preprocessor">#define RX_STATE_ADDR                                        (0x400020ACu)</span>
<a name="l02173"></a><a class="code" href="regs_8h.html#ada0833ddcbcd40a92ed372f595549415">02173</a> <span class="preprocessor"></span><span class="preprocessor">#define RX_STATE_RESET                                       (0x00000000u)</span>
<a name="l02174"></a>02174 <span class="preprocessor"></span>        <span class="comment">/* RX_BUFFER_STATE field */</span>
<a name="l02175"></a><a class="code" href="regs_8h.html#a70e890f782d262d9eb56c19d1d999e9a">02175</a> <span class="preprocessor">        #define RX_STATE_RX_BUFFER_STATE                     (0x000001E0u)</span>
<a name="l02176"></a><a class="code" href="regs_8h.html#ab2fd4c4b76d435a5bc0dfea8829f8f75">02176</a> <span class="preprocessor"></span><span class="preprocessor">        #define RX_STATE_RX_BUFFER_STATE_MASK                (0x000001E0u)</span>
<a name="l02177"></a><a class="code" href="regs_8h.html#ae26d3fa1de25cb6d5b99fe891367128b">02177</a> <span class="preprocessor"></span><span class="preprocessor">        #define RX_STATE_RX_BUFFER_STATE_BIT                 (5)</span>
<a name="l02178"></a><a class="code" href="regs_8h.html#a2976535576b6484163a4bd8bddd17f86">02178</a> <span class="preprocessor"></span><span class="preprocessor">        #define RX_STATE_RX_BUFFER_STATE_BITS                (4)</span>
<a name="l02179"></a>02179 <span class="preprocessor"></span>        <span class="comment">/* RX_TOP_STATE field */</span>
<a name="l02180"></a><a class="code" href="regs_8h.html#a46915a67e33cf8c7691068bfe595005d">02180</a> <span class="preprocessor">        #define RX_STATE_RX_TOP_STATE                        (0x0000001Fu)</span>
<a name="l02181"></a><a class="code" href="regs_8h.html#a1026c5f0aaf194a301ec834fbc5f82dd">02181</a> <span class="preprocessor"></span><span class="preprocessor">        #define RX_STATE_RX_TOP_STATE_MASK                   (0x0000001Fu)</span>
<a name="l02182"></a><a class="code" href="regs_8h.html#aaf86980305fe970f2b44367cf7a947aa">02182</a> <span class="preprocessor"></span><span class="preprocessor">        #define RX_STATE_RX_TOP_STATE_BIT                    (0)</span>
<a name="l02183"></a><a class="code" href="regs_8h.html#ad83485feaf629b4191bed6de52aa0133">02183</a> <span class="preprocessor"></span><span class="preprocessor">        #define RX_STATE_RX_TOP_STATE_BITS                   (5)</span>
<a name="l02184"></a>02184 <span class="preprocessor"></span>
<a name="l02185"></a><a class="code" href="regs_8h.html#a4df8a3cdfcae1c7246b79db7c0ad10d8">02185</a> <span class="preprocessor">#define TX_STATE                                             *((volatile int32u *)0x400020B0u)</span>
<a name="l02186"></a><a class="code" href="regs_8h.html#ac35999d9d791c9bca1e65e88debbc49f">02186</a> <span class="preprocessor"></span><span class="preprocessor">#define TX_STATE_REG                                         *((volatile int32u *)0x400020B0u)</span>
<a name="l02187"></a><a class="code" href="regs_8h.html#a20c66e85f65e1d88d45e5d377213545a">02187</a> <span class="preprocessor"></span><span class="preprocessor">#define TX_STATE_ADDR                                        (0x400020B0u)</span>
<a name="l02188"></a><a class="code" href="regs_8h.html#abfc364eb648f9f55bad149c2b653b403">02188</a> <span class="preprocessor"></span><span class="preprocessor">#define TX_STATE_RESET                                       (0x00000000u)</span>
<a name="l02189"></a>02189 <span class="preprocessor"></span>        <span class="comment">/* TX_BUFFER_STATE field */</span>
<a name="l02190"></a><a class="code" href="regs_8h.html#add974f557225de536ffd6ac01b0617c3">02190</a> <span class="preprocessor">        #define TX_STATE_TX_BUFFER_STATE                     (0x000000F0u)</span>
<a name="l02191"></a><a class="code" href="regs_8h.html#a988e706fd1b40c020935e04a933b0dd9">02191</a> <span class="preprocessor"></span><span class="preprocessor">        #define TX_STATE_TX_BUFFER_STATE_MASK                (0x000000F0u)</span>
<a name="l02192"></a><a class="code" href="regs_8h.html#a8682a0571b688baab315483f37f1a1c9">02192</a> <span class="preprocessor"></span><span class="preprocessor">        #define TX_STATE_TX_BUFFER_STATE_BIT                 (4)</span>
<a name="l02193"></a><a class="code" href="regs_8h.html#a45cbd3fcc592eaad28bf3996590725ec">02193</a> <span class="preprocessor"></span><span class="preprocessor">        #define TX_STATE_TX_BUFFER_STATE_BITS                (4)</span>
<a name="l02194"></a>02194 <span class="preprocessor"></span>        <span class="comment">/* TX_TOP_STATE field */</span>
<a name="l02195"></a><a class="code" href="regs_8h.html#a95b67f1c24f0a3955c5e3a9942bc4103">02195</a> <span class="preprocessor">        #define TX_STATE_TX_TOP_STATE                        (0x0000000Fu)</span>
<a name="l02196"></a><a class="code" href="regs_8h.html#a1ccce824e941f6e19c456ca380ad1b87">02196</a> <span class="preprocessor"></span><span class="preprocessor">        #define TX_STATE_TX_TOP_STATE_MASK                   (0x0000000Fu)</span>
<a name="l02197"></a><a class="code" href="regs_8h.html#affbcc11f7f18800a143ef656e9bde438">02197</a> <span class="preprocessor"></span><span class="preprocessor">        #define TX_STATE_TX_TOP_STATE_BIT                    (0)</span>
<a name="l02198"></a><a class="code" href="regs_8h.html#aea27b670fe490f1eda1964a4b175305f">02198</a> <span class="preprocessor"></span><span class="preprocessor">        #define TX_STATE_TX_TOP_STATE_BITS                   (4)</span>
<a name="l02199"></a>02199 <span class="preprocessor"></span>
<a name="l02200"></a><a class="code" href="regs_8h.html#ae4518a01df3753b2475cad74f1dc20f1">02200</a> <span class="preprocessor">#define DMA_STATE                                            *((volatile int32u *)0x400020B4u)</span>
<a name="l02201"></a><a class="code" href="regs_8h.html#afa6a2b5465f2ac3d3b4eea60332671f2">02201</a> <span class="preprocessor"></span><span class="preprocessor">#define DMA_STATE_REG                                        *((volatile int32u *)0x400020B4u)</span>
<a name="l02202"></a><a class="code" href="regs_8h.html#a3ccc0c7564965a705b1757de5b78aa7d">02202</a> <span class="preprocessor"></span><span class="preprocessor">#define DMA_STATE_ADDR                                       (0x400020B4u)</span>
<a name="l02203"></a><a class="code" href="regs_8h.html#afe41b60f300fd4be31bad45dfd5d1853">02203</a> <span class="preprocessor"></span><span class="preprocessor">#define DMA_STATE_RESET                                      (0x00000000u)</span>
<a name="l02204"></a>02204 <span class="preprocessor"></span>        <span class="comment">/* DMA_RX_STATE field */</span>
<a name="l02205"></a><a class="code" href="regs_8h.html#a6fca54666024288dcc4490a79b54d606">02205</a> <span class="preprocessor">        #define DMA_STATE_DMA_RX_STATE                       (0x00000038u)</span>
<a name="l02206"></a><a class="code" href="regs_8h.html#a18e7e6494afb1aa65a4bba70ae25f6bf">02206</a> <span class="preprocessor"></span><span class="preprocessor">        #define DMA_STATE_DMA_RX_STATE_MASK                  (0x00000038u)</span>
<a name="l02207"></a><a class="code" href="regs_8h.html#a50cbe1132008f9ed510af3f112fb67a9">02207</a> <span class="preprocessor"></span><span class="preprocessor">        #define DMA_STATE_DMA_RX_STATE_BIT                   (3)</span>
<a name="l02208"></a><a class="code" href="regs_8h.html#a5e01482a300d26c34b83cf94ef473752">02208</a> <span class="preprocessor"></span><span class="preprocessor">        #define DMA_STATE_DMA_RX_STATE_BITS                  (3)</span>
<a name="l02209"></a>02209 <span class="preprocessor"></span>        <span class="comment">/* DMA_TX_STATE field */</span>
<a name="l02210"></a><a class="code" href="regs_8h.html#ab21e3b473f3dc4ea1f8a05cae586f469">02210</a> <span class="preprocessor">        #define DMA_STATE_DMA_TX_STATE                       (0x00000007u)</span>
<a name="l02211"></a><a class="code" href="regs_8h.html#a6ea6f931d912e440e3bada0fac09572a">02211</a> <span class="preprocessor"></span><span class="preprocessor">        #define DMA_STATE_DMA_TX_STATE_MASK                  (0x00000007u)</span>
<a name="l02212"></a><a class="code" href="regs_8h.html#aeb6ba63a9b9971c65c76271273d2316d">02212</a> <span class="preprocessor"></span><span class="preprocessor">        #define DMA_STATE_DMA_TX_STATE_BIT                   (0)</span>
<a name="l02213"></a><a class="code" href="regs_8h.html#a5c8f7363388bab6b415eb501a2928d99">02213</a> <span class="preprocessor"></span><span class="preprocessor">        #define DMA_STATE_DMA_TX_STATE_BITS                  (3)</span>
<a name="l02214"></a>02214 <span class="preprocessor"></span>
<a name="l02215"></a><a class="code" href="regs_8h.html#ac9d931184142badfc22ae65f67d27ee6">02215</a> <span class="preprocessor">#define MAC_DEBUG                                            *((volatile int32u *)0x400020B8u)</span>
<a name="l02216"></a><a class="code" href="regs_8h.html#a746e10bb707554334ce349e44c6f0bbc">02216</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_DEBUG_REG                                        *((volatile int32u *)0x400020B8u)</span>
<a name="l02217"></a><a class="code" href="regs_8h.html#ad4482041a888bb55e974e4969931e304">02217</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_DEBUG_ADDR                                       (0x400020B8u)</span>
<a name="l02218"></a><a class="code" href="regs_8h.html#a337852b8f7d5591fec9bae748922a282">02218</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_DEBUG_RESET                                      (0x00000000u)</span>
<a name="l02219"></a>02219 <span class="preprocessor"></span>        <span class="comment">/* SW_DEBUG_OUT field */</span>
<a name="l02220"></a><a class="code" href="regs_8h.html#a68d9e9a4ab6200392c0de25d1504dd53">02220</a> <span class="preprocessor">        #define MAC_DEBUG_SW_DEBUG_OUT                       (0x00000060u)</span>
<a name="l02221"></a><a class="code" href="regs_8h.html#aa79ceb30014ba4a72f52dc1167808442">02221</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_DEBUG_SW_DEBUG_OUT_MASK                  (0x00000060u)</span>
<a name="l02222"></a><a class="code" href="regs_8h.html#aaf2182bc1d77609c74a458d04a505599">02222</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_DEBUG_SW_DEBUG_OUT_BIT                   (5)</span>
<a name="l02223"></a><a class="code" href="regs_8h.html#aab1362c51517512aff24184972251ecf">02223</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_DEBUG_SW_DEBUG_OUT_BITS                  (2)</span>
<a name="l02224"></a>02224 <span class="preprocessor"></span>        <span class="comment">/* MAC_DEBUG_MUX field */</span>
<a name="l02225"></a><a class="code" href="regs_8h.html#a38ecb9440ab8981bbc5726f13f5fa416">02225</a> <span class="preprocessor">        #define MAC_DEBUG_MAC_DEBUG_MUX                      (0x0000001Fu)</span>
<a name="l02226"></a><a class="code" href="regs_8h.html#a2197d44cf4db53c90ed2b85481559903">02226</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_DEBUG_MAC_DEBUG_MUX_MASK                 (0x0000001Fu)</span>
<a name="l02227"></a><a class="code" href="regs_8h.html#ae795b941a91fbb2d7f73c61a459a0615">02227</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_DEBUG_MAC_DEBUG_MUX_BIT                  (0)</span>
<a name="l02228"></a><a class="code" href="regs_8h.html#a8dbcf7b3145aa2213441a751fe16fb8f">02228</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_DEBUG_MAC_DEBUG_MUX_BITS                 (5)</span>
<a name="l02229"></a>02229 <span class="preprocessor"></span>
<a name="l02230"></a><a class="code" href="regs_8h.html#a91c6fab90f9f7daae5f4b9e05f842626">02230</a> <span class="preprocessor">#define MAC_DEBUG_VIEW                                       *((volatile int32u *)0x400020BCu)</span>
<a name="l02231"></a><a class="code" href="regs_8h.html#a3832d47b0707ca3932b88f8170fb8472">02231</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_DEBUG_VIEW_REG                                   *((volatile int32u *)0x400020BCu)</span>
<a name="l02232"></a><a class="code" href="regs_8h.html#a96c8f83ad9fdcece88371d4367a9b3b5">02232</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_DEBUG_VIEW_ADDR                                  (0x400020BCu)</span>
<a name="l02233"></a><a class="code" href="regs_8h.html#a09d467a7e0399a4b52a1b58e99bdf4f1">02233</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_DEBUG_VIEW_RESET                                 (0x00000010u)</span>
<a name="l02234"></a>02234 <span class="preprocessor"></span>        <span class="comment">/* MAC_DEBUG_VIEW field */</span>
<a name="l02235"></a><a class="code" href="regs_8h.html#a987c19c7428d3e4edf4b7c7b46d489eb">02235</a> <span class="preprocessor">        #define MAC_DEBUG_VIEW_MAC_DEBUG_VIEW                (0x0000FFFFu)</span>
<a name="l02236"></a><a class="code" href="regs_8h.html#a4fe10c3a9b85f08f6bec7e556f499dc5">02236</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_DEBUG_VIEW_MAC_DEBUG_VIEW_MASK           (0x0000FFFFu)</span>
<a name="l02237"></a><a class="code" href="regs_8h.html#ab172b954366e14a7e08e4fdf790f8c10">02237</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_DEBUG_VIEW_MAC_DEBUG_VIEW_BIT            (0)</span>
<a name="l02238"></a><a class="code" href="regs_8h.html#ad73728e130b1e6eed0914baa12443ff8">02238</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_DEBUG_VIEW_MAC_DEBUG_VIEW_BITS           (16)</span>
<a name="l02239"></a>02239 <span class="preprocessor"></span>
<a name="l02240"></a><a class="code" href="regs_8h.html#a93861c22b63e7eeca55d5e09a73fdb05">02240</a> <span class="preprocessor">#define MAC_RSSI_DELAY                                       *((volatile int32u *)0x400020C0u)</span>
<a name="l02241"></a><a class="code" href="regs_8h.html#ac9a68b6c9230eafd0c157dcc3a178d7e">02241</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_RSSI_DELAY_REG                                   *((volatile int32u *)0x400020C0u)</span>
<a name="l02242"></a><a class="code" href="regs_8h.html#a18853a06c0f928195302d226b318f034">02242</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_RSSI_DELAY_ADDR                                  (0x400020C0u)</span>
<a name="l02243"></a><a class="code" href="regs_8h.html#aabd1197bbd243c2a21a0e141f10a780d">02243</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_RSSI_DELAY_RESET                                 (0x00000000u)</span>
<a name="l02244"></a>02244 <span class="preprocessor"></span>        <span class="comment">/* RSSI_INST_DELAY_OK field */</span>
<a name="l02245"></a><a class="code" href="regs_8h.html#a954e22d38b66b122a5cba8a288667109">02245</a> <span class="preprocessor">        #define MAC_RSSI_DELAY_RSSI_INST_DELAY_OK            (0x00000FC0u)</span>
<a name="l02246"></a><a class="code" href="regs_8h.html#a8c09e1a2e8da6fae79cb9a46d2e8842a">02246</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RSSI_DELAY_RSSI_INST_DELAY_OK_MASK       (0x00000FC0u)</span>
<a name="l02247"></a><a class="code" href="regs_8h.html#ac116591573d7a41388b2a05ba01d63ce">02247</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RSSI_DELAY_RSSI_INST_DELAY_OK_BIT        (6)</span>
<a name="l02248"></a><a class="code" href="regs_8h.html#a156b5a820430dc888b2ab1f59f451e97">02248</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RSSI_DELAY_RSSI_INST_DELAY_OK_BITS       (6)</span>
<a name="l02249"></a>02249 <span class="preprocessor"></span>        <span class="comment">/* RSSI_INST_DELAY field */</span>
<a name="l02250"></a><a class="code" href="regs_8h.html#a17c1b1eaa3b3c28821d984ce5d91edf8">02250</a> <span class="preprocessor">        #define MAC_RSSI_DELAY_RSSI_INST_DELAY               (0x0000003Fu)</span>
<a name="l02251"></a><a class="code" href="regs_8h.html#a33dd5abf34c64a43b642d7db8ab1b984">02251</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RSSI_DELAY_RSSI_INST_DELAY_MASK          (0x0000003Fu)</span>
<a name="l02252"></a><a class="code" href="regs_8h.html#abf5f5703868b74cda324b95c430f68a0">02252</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RSSI_DELAY_RSSI_INST_DELAY_BIT           (0)</span>
<a name="l02253"></a><a class="code" href="regs_8h.html#aaecd45c0132c542dd262cde365df2851">02253</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RSSI_DELAY_RSSI_INST_DELAY_BITS          (6)</span>
<a name="l02254"></a>02254 <span class="preprocessor"></span>
<a name="l02255"></a><a class="code" href="regs_8h.html#a2f715193aac6363044c832ab6ac10e45">02255</a> <span class="preprocessor">#define PANID_COUNT                                          *((volatile int32u *)0x400020C4u)</span>
<a name="l02256"></a><a class="code" href="regs_8h.html#a5f5801d8583a111c49eb671a996ce7b9">02256</a> <span class="preprocessor"></span><span class="preprocessor">#define PANID_COUNT_REG                                      *((volatile int32u *)0x400020C4u)</span>
<a name="l02257"></a><a class="code" href="regs_8h.html#a8aa7a79aa25bd8840806941042885cfa">02257</a> <span class="preprocessor"></span><span class="preprocessor">#define PANID_COUNT_ADDR                                     (0x400020C4u)</span>
<a name="l02258"></a><a class="code" href="regs_8h.html#a572ab50780c5e36737d30e0e750ec42f">02258</a> <span class="preprocessor"></span><span class="preprocessor">#define PANID_COUNT_RESET                                    (0x00000000u)</span>
<a name="l02259"></a>02259 <span class="preprocessor"></span>        <span class="comment">/* PANID_COUNT field */</span>
<a name="l02260"></a><a class="code" href="regs_8h.html#a68a0bc5c53abc6965e7ff64973091458">02260</a> <span class="preprocessor">        #define PANID_COUNT_PANID_COUNT                      (0x0000FFFFu)</span>
<a name="l02261"></a><a class="code" href="regs_8h.html#af75d7e959ae639d4dd2d8177be89b713">02261</a> <span class="preprocessor"></span><span class="preprocessor">        #define PANID_COUNT_PANID_COUNT_MASK                 (0x0000FFFFu)</span>
<a name="l02262"></a><a class="code" href="regs_8h.html#a13e15cdfcc2ba3352f807104f8b3bbc0">02262</a> <span class="preprocessor"></span><span class="preprocessor">        #define PANID_COUNT_PANID_COUNT_BIT                  (0)</span>
<a name="l02263"></a><a class="code" href="regs_8h.html#af6b985aa53b263b9deca02859da4a4ca">02263</a> <span class="preprocessor"></span><span class="preprocessor">        #define PANID_COUNT_PANID_COUNT_BITS                 (16)</span>
<a name="l02264"></a>02264 <span class="preprocessor"></span>
<a name="l02265"></a><a class="code" href="regs_8h.html#a2bb09cd4e538039ed71f947cc2fae390">02265</a> <span class="preprocessor">#define NONPAN_COUNT                                         *((volatile int32u *)0x400020C8u)</span>
<a name="l02266"></a><a class="code" href="regs_8h.html#a5829aea0aac35e6ef53cc6911adfe9e4">02266</a> <span class="preprocessor"></span><span class="preprocessor">#define NONPAN_COUNT_REG                                     *((volatile int32u *)0x400020C8u)</span>
<a name="l02267"></a><a class="code" href="regs_8h.html#a6e6760e99524f6b956bac8739f4eed92">02267</a> <span class="preprocessor"></span><span class="preprocessor">#define NONPAN_COUNT_ADDR                                    (0x400020C8u)</span>
<a name="l02268"></a><a class="code" href="regs_8h.html#aa3abfbf521357501fba4da9ade4ed86d">02268</a> <span class="preprocessor"></span><span class="preprocessor">#define NONPAN_COUNT_RESET                                   (0x00000000u)</span>
<a name="l02269"></a>02269 <span class="preprocessor"></span>        <span class="comment">/* NONPAN_COUNT field */</span>
<a name="l02270"></a><a class="code" href="regs_8h.html#a80fa8d1aecdcb9a6a2e17d589f3d4846">02270</a> <span class="preprocessor">        #define NONPAN_COUNT_NONPAN_COUNT                    (0x0000FFFFu)</span>
<a name="l02271"></a><a class="code" href="regs_8h.html#ac1eff1f05f7ce478dda26c274a5f3a93">02271</a> <span class="preprocessor"></span><span class="preprocessor">        #define NONPAN_COUNT_NONPAN_COUNT_MASK               (0x0000FFFFu)</span>
<a name="l02272"></a><a class="code" href="regs_8h.html#afa8f5caef446b55273fed40c561a8eb9">02272</a> <span class="preprocessor"></span><span class="preprocessor">        #define NONPAN_COUNT_NONPAN_COUNT_BIT                (0)</span>
<a name="l02273"></a><a class="code" href="regs_8h.html#ad25c10811dd5121f62f7be219b7be581">02273</a> <span class="preprocessor"></span><span class="preprocessor">        #define NONPAN_COUNT_NONPAN_COUNT_BITS               (16)</span>
<a name="l02274"></a>02274 <span class="preprocessor"></span>
<a name="l02275"></a>02275 <span class="comment">/* SECURITY block */</span>
<a name="l02276"></a><a class="code" href="regs_8h.html#ac608973ff6b015bb16c0ee5581a0332e">02276</a> <span class="preprocessor">#define DATA_SECURITY_BASE                                   (0x40003000u)</span>
<a name="l02277"></a><a class="code" href="regs_8h.html#ac31de4a7869628dfbeb4a704fe686168">02277</a> <span class="preprocessor"></span><span class="preprocessor">#define DATA_SECURITY_END                                    (0x40003044u)</span>
<a name="l02278"></a><a class="code" href="regs_8h.html#a0aafa500f4a2075edcd5ca042107e967">02278</a> <span class="preprocessor"></span><span class="preprocessor">#define DATA_SECURITY_SIZE                                   (DATA_SECURITY_END - DATA_SECURITY_BASE + 1)</span>
<a name="l02279"></a>02279 <span class="preprocessor"></span>
<a name="l02280"></a><a class="code" href="regs_8h.html#a3feb41bc231c97e2fb274262494a8ae2">02280</a> <span class="preprocessor">#define SECURITY_CONFIG                                      *((volatile int32u *)0x40003000u)</span>
<a name="l02281"></a><a class="code" href="regs_8h.html#aec7f9dbaf3606af06dbf4da564ce6803">02281</a> <span class="preprocessor"></span><span class="preprocessor">#define SECURITY_CONFIG_REG                                  *((volatile int32u *)0x40003000u)</span>
<a name="l02282"></a><a class="code" href="regs_8h.html#aeb36dcdb9db85e9df1bcd37418f5d288">02282</a> <span class="preprocessor"></span><span class="preprocessor">#define SECURITY_CONFIG_ADDR                                 (0x40003000u)</span>
<a name="l02283"></a><a class="code" href="regs_8h.html#aec4115f44c13cea257f4f60e4af0a4c9">02283</a> <span class="preprocessor"></span><span class="preprocessor">#define SECURITY_CONFIG_RESET                                (0x00000000u)</span>
<a name="l02284"></a>02284 <span class="preprocessor"></span>        <span class="comment">/* SEC_RST field */</span>
<a name="l02285"></a><a class="code" href="regs_8h.html#a5b305dd449d3b6df4c0b128c954066ff">02285</a> <span class="preprocessor">        #define SECURITY_CONFIG_SEC_RST                      (0x00000080u)</span>
<a name="l02286"></a><a class="code" href="regs_8h.html#a035fc886dec559f2759bbdb475e26303">02286</a> <span class="preprocessor"></span><span class="preprocessor">        #define SECURITY_CONFIG_SEC_RST_MASK                 (0x00000080u)</span>
<a name="l02287"></a><a class="code" href="regs_8h.html#afb407e0f4b9c170a678ea1f68366066e">02287</a> <span class="preprocessor"></span><span class="preprocessor">        #define SECURITY_CONFIG_SEC_RST_BIT                  (7)</span>
<a name="l02288"></a><a class="code" href="regs_8h.html#a67c6344094c540ea4fa4c72a2315cdde">02288</a> <span class="preprocessor"></span><span class="preprocessor">        #define SECURITY_CONFIG_SEC_RST_BITS                 (1)</span>
<a name="l02289"></a>02289 <span class="preprocessor"></span>        <span class="comment">/* CTR_IN field */</span>
<a name="l02290"></a><a class="code" href="regs_8h.html#a332fbd629d2f08834ddd7775263178a1">02290</a> <span class="preprocessor">        #define SECURITY_CONFIG_CTR_IN                       (0x00000040u)</span>
<a name="l02291"></a><a class="code" href="regs_8h.html#a62d4b8ccf57b0dec008ccb6b899164a1">02291</a> <span class="preprocessor"></span><span class="preprocessor">        #define SECURITY_CONFIG_CTR_IN_MASK                  (0x00000040u)</span>
<a name="l02292"></a><a class="code" href="regs_8h.html#a0e37c7fe8bef0177d847f06b2f43b5ea">02292</a> <span class="preprocessor"></span><span class="preprocessor">        #define SECURITY_CONFIG_CTR_IN_BIT                   (6)</span>
<a name="l02293"></a><a class="code" href="regs_8h.html#a805b7e71fa85823e046ea98b02ed2907">02293</a> <span class="preprocessor"></span><span class="preprocessor">        #define SECURITY_CONFIG_CTR_IN_BITS                  (1)</span>
<a name="l02294"></a>02294 <span class="preprocessor"></span>        <span class="comment">/* MIC_XOR_CT field */</span>
<a name="l02295"></a><a class="code" href="regs_8h.html#afb71ee251d90c524cf1e7568796e4738">02295</a> <span class="preprocessor">        #define SECURITY_CONFIG_MIC_XOR_CT                   (0x00000020u)</span>
<a name="l02296"></a><a class="code" href="regs_8h.html#ae653d9d45dcaeefbadc7676273d8215a">02296</a> <span class="preprocessor"></span><span class="preprocessor">        #define SECURITY_CONFIG_MIC_XOR_CT_MASK              (0x00000020u)</span>
<a name="l02297"></a><a class="code" href="regs_8h.html#a4f0b367415b20111d85f4bc84e9745a0">02297</a> <span class="preprocessor"></span><span class="preprocessor">        #define SECURITY_CONFIG_MIC_XOR_CT_BIT               (5)</span>
<a name="l02298"></a><a class="code" href="regs_8h.html#a07346513ec326a621f470e49b8594441">02298</a> <span class="preprocessor"></span><span class="preprocessor">        #define SECURITY_CONFIG_MIC_XOR_CT_BITS              (1)</span>
<a name="l02299"></a>02299 <span class="preprocessor"></span>        <span class="comment">/* CBC_XOR_PT field */</span>
<a name="l02300"></a><a class="code" href="regs_8h.html#a0a4bf9ddab141556841b389af9097b4f">02300</a> <span class="preprocessor">        #define SECURITY_CONFIG_CBC_XOR_PT                   (0x00000010u)</span>
<a name="l02301"></a><a class="code" href="regs_8h.html#ad49daf61bc19ffa15f339a19d03711a3">02301</a> <span class="preprocessor"></span><span class="preprocessor">        #define SECURITY_CONFIG_CBC_XOR_PT_MASK              (0x00000010u)</span>
<a name="l02302"></a><a class="code" href="regs_8h.html#a7e9a0f2d216586e4e70c72e627b8fb05">02302</a> <span class="preprocessor"></span><span class="preprocessor">        #define SECURITY_CONFIG_CBC_XOR_PT_BIT               (4)</span>
<a name="l02303"></a><a class="code" href="regs_8h.html#af10bac97f6956074fe0b7db28b5b7b82">02303</a> <span class="preprocessor"></span><span class="preprocessor">        #define SECURITY_CONFIG_CBC_XOR_PT_BITS              (1)</span>
<a name="l02304"></a>02304 <span class="preprocessor"></span>        <span class="comment">/* CT_TO_CBC_ST field */</span>
<a name="l02305"></a><a class="code" href="regs_8h.html#a54b9aef88eb2ca824c0ef1acfb17b4e6">02305</a> <span class="preprocessor">        #define SECURITY_CONFIG_CT_TO_CBC_ST                 (0x00000008u)</span>
<a name="l02306"></a><a class="code" href="regs_8h.html#a2141cb7c03f1ca26420386c60550d6ee">02306</a> <span class="preprocessor"></span><span class="preprocessor">        #define SECURITY_CONFIG_CT_TO_CBC_ST_MASK            (0x00000008u)</span>
<a name="l02307"></a><a class="code" href="regs_8h.html#a2ad468afc75efd817f3c1cf9306d976a">02307</a> <span class="preprocessor"></span><span class="preprocessor">        #define SECURITY_CONFIG_CT_TO_CBC_ST_BIT             (3)</span>
<a name="l02308"></a><a class="code" href="regs_8h.html#a68309e86febad30305d813f29071df3f">02308</a> <span class="preprocessor"></span><span class="preprocessor">        #define SECURITY_CONFIG_CT_TO_CBC_ST_BITS            (1)</span>
<a name="l02309"></a>02309 <span class="preprocessor"></span>        <span class="comment">/* WAIT_CT_READ field */</span>
<a name="l02310"></a><a class="code" href="regs_8h.html#a43ea7abc9bf8147b267da46a9ef8e374">02310</a> <span class="preprocessor">        #define SECURITY_CONFIG_WAIT_CT_READ                 (0x00000004u)</span>
<a name="l02311"></a><a class="code" href="regs_8h.html#a1cfe3053fd9fd8a83987b0c5f32cd7f9">02311</a> <span class="preprocessor"></span><span class="preprocessor">        #define SECURITY_CONFIG_WAIT_CT_READ_MASK            (0x00000004u)</span>
<a name="l02312"></a><a class="code" href="regs_8h.html#a1ec61ff71179a1b6bd88092f2a1927f4">02312</a> <span class="preprocessor"></span><span class="preprocessor">        #define SECURITY_CONFIG_WAIT_CT_READ_BIT             (2)</span>
<a name="l02313"></a><a class="code" href="regs_8h.html#a921e1aaf3cba7a8bdf38a06cbd534e58">02313</a> <span class="preprocessor"></span><span class="preprocessor">        #define SECURITY_CONFIG_WAIT_CT_READ_BITS            (1)</span>
<a name="l02314"></a>02314 <span class="preprocessor"></span>        <span class="comment">/* WAIT_PT_WRITE field */</span>
<a name="l02315"></a><a class="code" href="regs_8h.html#a15bfab01608a263fac2e9fddc7dd5380">02315</a> <span class="preprocessor">        #define SECURITY_CONFIG_WAIT_PT_WRITE                (0x00000002u)</span>
<a name="l02316"></a><a class="code" href="regs_8h.html#a28f99d8ac1cb22c8b10c81db4cde7a6e">02316</a> <span class="preprocessor"></span><span class="preprocessor">        #define SECURITY_CONFIG_WAIT_PT_WRITE_MASK           (0x00000002u)</span>
<a name="l02317"></a><a class="code" href="regs_8h.html#a8c3210e4723a76f3ee085a7ab258d0a4">02317</a> <span class="preprocessor"></span><span class="preprocessor">        #define SECURITY_CONFIG_WAIT_PT_WRITE_BIT            (1)</span>
<a name="l02318"></a><a class="code" href="regs_8h.html#a266ab9c223c78daaec82aaedc5a5b520">02318</a> <span class="preprocessor"></span><span class="preprocessor">        #define SECURITY_CONFIG_WAIT_PT_WRITE_BITS           (1)</span>
<a name="l02319"></a>02319 <span class="preprocessor"></span>        <span class="comment">/* START_AES field */</span>
<a name="l02320"></a><a class="code" href="regs_8h.html#acab5b0d26705d326e9954a2e90c34c55">02320</a> <span class="preprocessor">        #define SECURITY_CONFIG_START_AES                    (0x00000001u)</span>
<a name="l02321"></a><a class="code" href="regs_8h.html#aa5f29772a825d9e6bc934b15efd0fa66">02321</a> <span class="preprocessor"></span><span class="preprocessor">        #define SECURITY_CONFIG_START_AES_MASK               (0x00000001u)</span>
<a name="l02322"></a><a class="code" href="regs_8h.html#a3e44a05a28acb7a4057099652e6d28b6">02322</a> <span class="preprocessor"></span><span class="preprocessor">        #define SECURITY_CONFIG_START_AES_BIT                (0)</span>
<a name="l02323"></a><a class="code" href="regs_8h.html#aea98fd06f0c8896853b6f7b143a3f484">02323</a> <span class="preprocessor"></span><span class="preprocessor">        #define SECURITY_CONFIG_START_AES_BITS               (1)</span>
<a name="l02324"></a>02324 <span class="preprocessor"></span>
<a name="l02325"></a><a class="code" href="regs_8h.html#a3bcd7bbf53b59b92cf11caa41e517ea9">02325</a> <span class="preprocessor">#define SECURITY_STATUS                                      *((volatile int32u *)0x40003004u)</span>
<a name="l02326"></a><a class="code" href="regs_8h.html#a421d79d90b3126f4312f2bc6cd2fdcf2">02326</a> <span class="preprocessor"></span><span class="preprocessor">#define SECURITY_STATUS_REG                                  *((volatile int32u *)0x40003004u)</span>
<a name="l02327"></a><a class="code" href="regs_8h.html#aad187a21986ca36cbc299499041b6bc5">02327</a> <span class="preprocessor"></span><span class="preprocessor">#define SECURITY_STATUS_ADDR                                 (0x40003004u)</span>
<a name="l02328"></a><a class="code" href="regs_8h.html#a398710c3fd32e5351fa6fb43f56669fa">02328</a> <span class="preprocessor"></span><span class="preprocessor">#define SECURITY_STATUS_RESET                                (0x00000000u)</span>
<a name="l02329"></a>02329 <span class="preprocessor"></span>        <span class="comment">/* SEC_BUSY field */</span>
<a name="l02330"></a><a class="code" href="regs_8h.html#a478fa06ea692258ddc732db4883a9fd8">02330</a> <span class="preprocessor">        #define SECURITY_STATUS_SEC_BUSY                     (0x00000001u)</span>
<a name="l02331"></a><a class="code" href="regs_8h.html#ae3656e3f27d96ba3fe89836445cac5f0">02331</a> <span class="preprocessor"></span><span class="preprocessor">        #define SECURITY_STATUS_SEC_BUSY_MASK                (0x00000001u)</span>
<a name="l02332"></a><a class="code" href="regs_8h.html#a4337cef3ed1c6ee43c816797c54087b8">02332</a> <span class="preprocessor"></span><span class="preprocessor">        #define SECURITY_STATUS_SEC_BUSY_BIT                 (0)</span>
<a name="l02333"></a><a class="code" href="regs_8h.html#ab3f06663a463708cf1624a7d29531e4d">02333</a> <span class="preprocessor"></span><span class="preprocessor">        #define SECURITY_STATUS_SEC_BUSY_BITS                (1)</span>
<a name="l02334"></a>02334 <span class="preprocessor"></span>
<a name="l02335"></a><a class="code" href="regs_8h.html#ad0a20bdd69fb0215e32cc498a41dfc0d">02335</a> <span class="preprocessor">#define CBC_STATE_0                                          *((volatile int32u *)0x40003008u)</span>
<a name="l02336"></a><a class="code" href="regs_8h.html#aacd7512b058deb4c6ddf1568e4fd59f6">02336</a> <span class="preprocessor"></span><span class="preprocessor">#define CBC_STATE_0_REG                                      *((volatile int32u *)0x40003008u)</span>
<a name="l02337"></a><a class="code" href="regs_8h.html#a8c9d8da166251de93ca4855f70fedd66">02337</a> <span class="preprocessor"></span><span class="preprocessor">#define CBC_STATE_0_ADDR                                     (0x40003008u)</span>
<a name="l02338"></a><a class="code" href="regs_8h.html#a8cfbedc5d6f02d5e420ce329b0084d8e">02338</a> <span class="preprocessor"></span><span class="preprocessor">#define CBC_STATE_0_RESET                                    (0x00000000u)</span>
<a name="l02339"></a>02339 <span class="preprocessor"></span>        <span class="comment">/* CBC_STATE field */</span>
<a name="l02340"></a><a class="code" href="regs_8h.html#af32624a7c002daf804235ca3e1c68785">02340</a> <span class="preprocessor">        #define CBC_STATE_0_CBC_STATE                        (0xFFFFFFFFu)</span>
<a name="l02341"></a><a class="code" href="regs_8h.html#a03d7fb7756c0267d90d4a7d7ed893e4a">02341</a> <span class="preprocessor"></span><span class="preprocessor">        #define CBC_STATE_0_CBC_STATE_MASK                   (0xFFFFFFFFu)</span>
<a name="l02342"></a><a class="code" href="regs_8h.html#a16f74cab332a1205a33bce6e0009835d">02342</a> <span class="preprocessor"></span><span class="preprocessor">        #define CBC_STATE_0_CBC_STATE_BIT                    (0)</span>
<a name="l02343"></a><a class="code" href="regs_8h.html#a74fb99b4de7345b4acd32205005e7662">02343</a> <span class="preprocessor"></span><span class="preprocessor">        #define CBC_STATE_0_CBC_STATE_BITS                   (32)</span>
<a name="l02344"></a>02344 <span class="preprocessor"></span>
<a name="l02345"></a><a class="code" href="regs_8h.html#a1d4c14efef7865d1688292133091aadb">02345</a> <span class="preprocessor">#define CBC_STATE_1                                          *((volatile int32u *)0x4000300Cu)</span>
<a name="l02346"></a><a class="code" href="regs_8h.html#af7a746c6a57fe4c55d4811abfa2fceed">02346</a> <span class="preprocessor"></span><span class="preprocessor">#define CBC_STATE_1_REG                                      *((volatile int32u *)0x4000300Cu)</span>
<a name="l02347"></a><a class="code" href="regs_8h.html#a1d5b605f66548a40d100a527446fdc6f">02347</a> <span class="preprocessor"></span><span class="preprocessor">#define CBC_STATE_1_ADDR                                     (0x4000300Cu)</span>
<a name="l02348"></a><a class="code" href="regs_8h.html#a5cc123b5da6a1e3edd2c394680ea3aef">02348</a> <span class="preprocessor"></span><span class="preprocessor">#define CBC_STATE_1_RESET                                    (0x00000000u)</span>
<a name="l02349"></a>02349 <span class="preprocessor"></span>        <span class="comment">/* CBC_STATE_1 field */</span>
<a name="l02350"></a><a class="code" href="regs_8h.html#abe91da625abec2e5fd46531eb32b7201">02350</a> <span class="preprocessor">        #define CBC_STATE_1_CBC_STATE_1                      (0xFFFFFFFFu)</span>
<a name="l02351"></a><a class="code" href="regs_8h.html#acaf2f47d0bcd1b8b69d9d28028e8b39c">02351</a> <span class="preprocessor"></span><span class="preprocessor">        #define CBC_STATE_1_CBC_STATE_1_MASK                 (0xFFFFFFFFu)</span>
<a name="l02352"></a><a class="code" href="regs_8h.html#af61e1cac431ddbefabeaf0d5084be85a">02352</a> <span class="preprocessor"></span><span class="preprocessor">        #define CBC_STATE_1_CBC_STATE_1_BIT                  (0)</span>
<a name="l02353"></a><a class="code" href="regs_8h.html#a270efafa7eb2368b418e025c7a4d283a">02353</a> <span class="preprocessor"></span><span class="preprocessor">        #define CBC_STATE_1_CBC_STATE_1_BITS                 (32)</span>
<a name="l02354"></a>02354 <span class="preprocessor"></span>
<a name="l02355"></a><a class="code" href="regs_8h.html#a4b934c732c157a4054f2f1179d62eabf">02355</a> <span class="preprocessor">#define CBC_STATE_2                                          *((volatile int32u *)0x40003010u)</span>
<a name="l02356"></a><a class="code" href="regs_8h.html#a4dbc6bebce0c763b9d61d5b7635a1c58">02356</a> <span class="preprocessor"></span><span class="preprocessor">#define CBC_STATE_2_REG                                      *((volatile int32u *)0x40003010u)</span>
<a name="l02357"></a><a class="code" href="regs_8h.html#ac11ec6929b7c8605ad608074c1e7569f">02357</a> <span class="preprocessor"></span><span class="preprocessor">#define CBC_STATE_2_ADDR                                     (0x40003010u)</span>
<a name="l02358"></a><a class="code" href="regs_8h.html#a592c4225acc4a6359f65406873dae440">02358</a> <span class="preprocessor"></span><span class="preprocessor">#define CBC_STATE_2_RESET                                    (0x00000000u)</span>
<a name="l02359"></a>02359 <span class="preprocessor"></span>        <span class="comment">/* CBC_STATE_2 field */</span>
<a name="l02360"></a><a class="code" href="regs_8h.html#a16e2fea113c8bc752b72c0b8fdc0fa41">02360</a> <span class="preprocessor">        #define CBC_STATE_2_CBC_STATE_2                      (0xFFFFFFFFu)</span>
<a name="l02361"></a><a class="code" href="regs_8h.html#a11581436b86e59608fcf9b704c9697d6">02361</a> <span class="preprocessor"></span><span class="preprocessor">        #define CBC_STATE_2_CBC_STATE_2_MASK                 (0xFFFFFFFFu)</span>
<a name="l02362"></a><a class="code" href="regs_8h.html#ab55ea895c48764f6be70000f71eab8cc">02362</a> <span class="preprocessor"></span><span class="preprocessor">        #define CBC_STATE_2_CBC_STATE_2_BIT                  (0)</span>
<a name="l02363"></a><a class="code" href="regs_8h.html#a1df0d6277b26c9b134315a3226735dc8">02363</a> <span class="preprocessor"></span><span class="preprocessor">        #define CBC_STATE_2_CBC_STATE_2_BITS                 (32)</span>
<a name="l02364"></a>02364 <span class="preprocessor"></span>
<a name="l02365"></a><a class="code" href="regs_8h.html#a75cb9100e575fae27b4205c0d3038516">02365</a> <span class="preprocessor">#define CBC_STATE_3                                          *((volatile int32u *)0x40003014u)</span>
<a name="l02366"></a><a class="code" href="regs_8h.html#a3fec07e24d837052f199f993dae317a3">02366</a> <span class="preprocessor"></span><span class="preprocessor">#define CBC_STATE_3_REG                                      *((volatile int32u *)0x40003014u)</span>
<a name="l02367"></a><a class="code" href="regs_8h.html#ad1c6f2085880132adcdd77ae54c950f7">02367</a> <span class="preprocessor"></span><span class="preprocessor">#define CBC_STATE_3_ADDR                                     (0x40003014u)</span>
<a name="l02368"></a><a class="code" href="regs_8h.html#a5f76e1550f47d2301488d0ef8273b888">02368</a> <span class="preprocessor"></span><span class="preprocessor">#define CBC_STATE_3_RESET                                    (0x00000000u)</span>
<a name="l02369"></a>02369 <span class="preprocessor"></span>        <span class="comment">/* CBC_STATE_3 field */</span>
<a name="l02370"></a><a class="code" href="regs_8h.html#a38c685d1f98fe133b467148de9cd8dba">02370</a> <span class="preprocessor">        #define CBC_STATE_3_CBC_STATE_3                      (0xFFFFFFFFu)</span>
<a name="l02371"></a><a class="code" href="regs_8h.html#a006cde3ea6fd5259286a9d6ceb5a00a7">02371</a> <span class="preprocessor"></span><span class="preprocessor">        #define CBC_STATE_3_CBC_STATE_3_MASK                 (0xFFFFFFFFu)</span>
<a name="l02372"></a><a class="code" href="regs_8h.html#a6d21004c56cea73e1ef399a42f1a0691">02372</a> <span class="preprocessor"></span><span class="preprocessor">        #define CBC_STATE_3_CBC_STATE_3_BIT                  (0)</span>
<a name="l02373"></a><a class="code" href="regs_8h.html#afab904ca2502253f80853cc38a7c7a5d">02373</a> <span class="preprocessor"></span><span class="preprocessor">        #define CBC_STATE_3_CBC_STATE_3_BITS                 (32)</span>
<a name="l02374"></a>02374 <span class="preprocessor"></span>
<a name="l02375"></a><a class="code" href="regs_8h.html#a5f14c8f4b97e8fde635340fe44aafacd">02375</a> <span class="preprocessor">#define PT                                                   *((volatile int32u *)0x40003028u)</span>
<a name="l02376"></a><a class="code" href="regs_8h.html#a7d8aca72b86e8a524e4a9dfabbde91e0">02376</a> <span class="preprocessor"></span><span class="preprocessor">#define PT_REG                                               *((volatile int32u *)0x40003028u)</span>
<a name="l02377"></a><a class="code" href="regs_8h.html#a1fd9c9cf2010d11dc73be1751a960f8f">02377</a> <span class="preprocessor"></span><span class="preprocessor">#define PT_ADDR                                              (0x40003028u)</span>
<a name="l02378"></a><a class="code" href="regs_8h.html#ac04c9bc110575243c73cedc9462fde48">02378</a> <span class="preprocessor"></span><span class="preprocessor">#define PT_RESET                                             (0x00000000u)</span>
<a name="l02379"></a>02379 <span class="preprocessor"></span>        <span class="comment">/* PT field */</span>
<a name="l02380"></a><a class="code" href="regs_8h.html#a62d1de18a3c60a207848cf26d967f269">02380</a> <span class="preprocessor">        #define PT_PT                                        (0xFFFFFFFFu)</span>
<a name="l02381"></a><a class="code" href="regs_8h.html#ae42057c6da2c1e7b3ca2d9a706d06ea7">02381</a> <span class="preprocessor"></span><span class="preprocessor">        #define PT_PT_MASK                                   (0xFFFFFFFFu)</span>
<a name="l02382"></a><a class="code" href="regs_8h.html#adaef13ebb7495f41ecfd0989c39e9a90">02382</a> <span class="preprocessor"></span><span class="preprocessor">        #define PT_PT_BIT                                    (0)</span>
<a name="l02383"></a><a class="code" href="regs_8h.html#a21fb2bbaf0929da183fbb9c1f0cf25e9">02383</a> <span class="preprocessor"></span><span class="preprocessor">        #define PT_PT_BITS                                   (32)</span>
<a name="l02384"></a>02384 <span class="preprocessor"></span>
<a name="l02385"></a><a class="code" href="regs_8h.html#a7e463881fb9033a2fb65f3782d4e1c01">02385</a> <span class="preprocessor">#define CT                                                   *((volatile int32u *)0x40003030u)</span>
<a name="l02386"></a><a class="code" href="regs_8h.html#a19824b2c35110f3603fe68bbcc694230">02386</a> <span class="preprocessor"></span><span class="preprocessor">#define CT_REG                                               *((volatile int32u *)0x40003030u)</span>
<a name="l02387"></a><a class="code" href="regs_8h.html#aefc47c6575f54d82715425a4d414168d">02387</a> <span class="preprocessor"></span><span class="preprocessor">#define CT_ADDR                                              (0x40003030u)</span>
<a name="l02388"></a><a class="code" href="regs_8h.html#a1b7a8cec0e9f1f7e6d38838e19d0b4f8">02388</a> <span class="preprocessor"></span><span class="preprocessor">#define CT_RESET                                             (0x00000000u)</span>
<a name="l02389"></a>02389 <span class="preprocessor"></span>        <span class="comment">/* CT field */</span>
<a name="l02390"></a><a class="code" href="regs_8h.html#a8a9ef15082335f5ea70ccceb0f299798">02390</a> <span class="preprocessor">        #define CT_CT                                        (0xFFFFFFFFu)</span>
<a name="l02391"></a><a class="code" href="regs_8h.html#a1a8b229ce3f17ffd629407b7577af16e">02391</a> <span class="preprocessor"></span><span class="preprocessor">        #define CT_CT_MASK                                   (0xFFFFFFFFu)</span>
<a name="l02392"></a><a class="code" href="regs_8h.html#a02783e89b96e3d576e1895aca43af59c">02392</a> <span class="preprocessor"></span><span class="preprocessor">        #define CT_CT_BIT                                    (0)</span>
<a name="l02393"></a><a class="code" href="regs_8h.html#aa6a08d136ff45aa5f0c14f904fa1c281">02393</a> <span class="preprocessor"></span><span class="preprocessor">        #define CT_CT_BITS                                   (32)</span>
<a name="l02394"></a>02394 <span class="preprocessor"></span>
<a name="l02395"></a><a class="code" href="regs_8h.html#a51ca76d1508339b071a974798b90474b">02395</a> <span class="preprocessor">#define KEY_0                                                *((volatile int32u *)0x40003038u)</span>
<a name="l02396"></a><a class="code" href="regs_8h.html#ade4775cde9f5dda5cebe7150c175f8bd">02396</a> <span class="preprocessor"></span><span class="preprocessor">#define KEY_0_REG                                            *((volatile int32u *)0x40003038u)</span>
<a name="l02397"></a><a class="code" href="regs_8h.html#a2901db870e04776578eba1780590ab26">02397</a> <span class="preprocessor"></span><span class="preprocessor">#define KEY_0_ADDR                                           (0x40003038u)</span>
<a name="l02398"></a><a class="code" href="regs_8h.html#a1f86caa21548e0dccd270e50aa9dc0f5">02398</a> <span class="preprocessor"></span><span class="preprocessor">#define KEY_0_RESET                                          (0x00000000u)</span>
<a name="l02399"></a>02399 <span class="preprocessor"></span>        <span class="comment">/* KEY_O field */</span>
<a name="l02400"></a><a class="code" href="regs_8h.html#abf4c958ca407ac5d98693f6ed8ece06e">02400</a> <span class="preprocessor">        #define KEY_0_KEY_O                                  (0xFFFFFFFFu)</span>
<a name="l02401"></a><a class="code" href="regs_8h.html#ad433283de7474f3f859e9f54c4b2fff3">02401</a> <span class="preprocessor"></span><span class="preprocessor">        #define KEY_0_KEY_O_MASK                             (0xFFFFFFFFu)</span>
<a name="l02402"></a><a class="code" href="regs_8h.html#a9665678d38dad867ddd46e3c65f911ce">02402</a> <span class="preprocessor"></span><span class="preprocessor">        #define KEY_0_KEY_O_BIT                              (0)</span>
<a name="l02403"></a><a class="code" href="regs_8h.html#acb4e4d64451e5d80a3531097a4def4b7">02403</a> <span class="preprocessor"></span><span class="preprocessor">        #define KEY_0_KEY_O_BITS                             (32)</span>
<a name="l02404"></a>02404 <span class="preprocessor"></span>
<a name="l02405"></a><a class="code" href="regs_8h.html#a5a7fd35018971faa28dacd3e33a8f737">02405</a> <span class="preprocessor">#define KEY_1                                                *((volatile int32u *)0x4000303Cu)</span>
<a name="l02406"></a><a class="code" href="regs_8h.html#aa3f1f406ac4c97777268ec08f1df821d">02406</a> <span class="preprocessor"></span><span class="preprocessor">#define KEY_1_REG                                            *((volatile int32u *)0x4000303Cu)</span>
<a name="l02407"></a><a class="code" href="regs_8h.html#ae366da1a212381ee5bc909b80b68010f">02407</a> <span class="preprocessor"></span><span class="preprocessor">#define KEY_1_ADDR                                           (0x4000303Cu)</span>
<a name="l02408"></a><a class="code" href="regs_8h.html#a4fbdfea2de650db4aab6b2ee9bf268ad">02408</a> <span class="preprocessor"></span><span class="preprocessor">#define KEY_1_RESET                                          (0x00000000u)</span>
<a name="l02409"></a>02409 <span class="preprocessor"></span>        <span class="comment">/* KEY_1 field */</span>
<a name="l02410"></a><a class="code" href="regs_8h.html#a9a2b7f423800c88155318f67ff13969d">02410</a> <span class="preprocessor">        #define KEY_1_KEY_1                                  (0xFFFFFFFFu)</span>
<a name="l02411"></a><a class="code" href="regs_8h.html#a960b1c147d7f49e3c8aaee3484f4b267">02411</a> <span class="preprocessor"></span><span class="preprocessor">        #define KEY_1_KEY_1_MASK                             (0xFFFFFFFFu)</span>
<a name="l02412"></a><a class="code" href="regs_8h.html#ad24e01e27db9c3b81efdf6d41b05aadc">02412</a> <span class="preprocessor"></span><span class="preprocessor">        #define KEY_1_KEY_1_BIT                              (0)</span>
<a name="l02413"></a><a class="code" href="regs_8h.html#af8ff2cf2a2744e042ed3b5b700de828f">02413</a> <span class="preprocessor"></span><span class="preprocessor">        #define KEY_1_KEY_1_BITS                             (32)</span>
<a name="l02414"></a>02414 <span class="preprocessor"></span>
<a name="l02415"></a><a class="code" href="regs_8h.html#a3a146cb397d373be978dfa9fd1dc9b3a">02415</a> <span class="preprocessor">#define KEY_2                                                *((volatile int32u *)0x40003040u)</span>
<a name="l02416"></a><a class="code" href="regs_8h.html#a184f356f9b9f4f0cbd474d8e350b5eb9">02416</a> <span class="preprocessor"></span><span class="preprocessor">#define KEY_2_REG                                            *((volatile int32u *)0x40003040u)</span>
<a name="l02417"></a><a class="code" href="regs_8h.html#a485fa1e85407f73ebd33b798eca6496b">02417</a> <span class="preprocessor"></span><span class="preprocessor">#define KEY_2_ADDR                                           (0x40003040u)</span>
<a name="l02418"></a><a class="code" href="regs_8h.html#ae0a9e1b3b6b1f91f506bdb8993c5a567">02418</a> <span class="preprocessor"></span><span class="preprocessor">#define KEY_2_RESET                                          (0x00000000u)</span>
<a name="l02419"></a>02419 <span class="preprocessor"></span>        <span class="comment">/* KEY_2 field */</span>
<a name="l02420"></a><a class="code" href="regs_8h.html#af27a54dab7c8e7c75032fb763b45b52b">02420</a> <span class="preprocessor">        #define KEY_2_KEY_2                                  (0xFFFFFFFFu)</span>
<a name="l02421"></a><a class="code" href="regs_8h.html#a45375ab12c1cb2d294bbdde011f0813b">02421</a> <span class="preprocessor"></span><span class="preprocessor">        #define KEY_2_KEY_2_MASK                             (0xFFFFFFFFu)</span>
<a name="l02422"></a><a class="code" href="regs_8h.html#a2abc5ecddf0bc6c1837989af5cb9eb44">02422</a> <span class="preprocessor"></span><span class="preprocessor">        #define KEY_2_KEY_2_BIT                              (0)</span>
<a name="l02423"></a><a class="code" href="regs_8h.html#ad4cde8d7fa9302ca4aa206416377c871">02423</a> <span class="preprocessor"></span><span class="preprocessor">        #define KEY_2_KEY_2_BITS                             (32)</span>
<a name="l02424"></a>02424 <span class="preprocessor"></span>
<a name="l02425"></a><a class="code" href="regs_8h.html#a701a135e841c3cfb69d9c5bb1444e198">02425</a> <span class="preprocessor">#define KEY_3                                                *((volatile int32u *)0x40003044u)</span>
<a name="l02426"></a><a class="code" href="regs_8h.html#a2d7dd97318e0648a5d231e3cb493fe10">02426</a> <span class="preprocessor"></span><span class="preprocessor">#define KEY_3_REG                                            *((volatile int32u *)0x40003044u)</span>
<a name="l02427"></a><a class="code" href="regs_8h.html#a4b2dfeb748d73a2cb8e74bc164c3552a">02427</a> <span class="preprocessor"></span><span class="preprocessor">#define KEY_3_ADDR                                           (0x40003044u)</span>
<a name="l02428"></a><a class="code" href="regs_8h.html#acca3fe2cd50c28720f1627526603bbe3">02428</a> <span class="preprocessor"></span><span class="preprocessor">#define KEY_3_RESET                                          (0x00000000u)</span>
<a name="l02429"></a>02429 <span class="preprocessor"></span>        <span class="comment">/* KEY_3 field */</span>
<a name="l02430"></a><a class="code" href="regs_8h.html#a3c8cbb9f1aca35ecc92da41f31467a90">02430</a> <span class="preprocessor">        #define KEY_3_KEY_3                                  (0xFFFFFFFFu)</span>
<a name="l02431"></a><a class="code" href="regs_8h.html#a0b3f2377edca0bf203275b66ff0805dd">02431</a> <span class="preprocessor"></span><span class="preprocessor">        #define KEY_3_KEY_3_MASK                             (0xFFFFFFFFu)</span>
<a name="l02432"></a><a class="code" href="regs_8h.html#af022cde6a89a198454b917756f39badc">02432</a> <span class="preprocessor"></span><span class="preprocessor">        #define KEY_3_KEY_3_BIT                              (0)</span>
<a name="l02433"></a><a class="code" href="regs_8h.html#a5231c75f2645e6ad29966976ca0704c7">02433</a> <span class="preprocessor"></span><span class="preprocessor">        #define KEY_3_KEY_3_BITS                             (32)</span>
<a name="l02434"></a>02434 <span class="preprocessor"></span>
<a name="l02435"></a>02435 <span class="comment">/* CM_LV block */</span>
<a name="l02436"></a><a class="code" href="regs_8h.html#a733b52ffc393a9c5ab5c95a214c9e5d0">02436</a> <span class="preprocessor">#define BLOCK_CM_LV_BASE                                     (0x40004000u)</span>
<a name="l02437"></a><a class="code" href="regs_8h.html#ab22aded8e1dea910dc816bc3f476dca1">02437</a> <span class="preprocessor"></span><span class="preprocessor">#define BLOCK_CM_LV_END                                      (0x40004034u)</span>
<a name="l02438"></a><a class="code" href="regs_8h.html#af504efeb705f7bca5b3722269637dce2">02438</a> <span class="preprocessor"></span><span class="preprocessor">#define BLOCK_CM_LV_SIZE                                     (BLOCK_CM_LV_END - BLOCK_CM_LV_BASE + 1)</span>
<a name="l02439"></a>02439 <span class="preprocessor"></span>
<a name="l02440"></a><a class="code" href="regs_8h.html#a82300eaced7ccb5c9f899a18277f89ce">02440</a> <span class="preprocessor">#define SILICON_ID                                           *((volatile int32u *)0x40004000u)</span>
<a name="l02441"></a><a class="code" href="regs_8h.html#ac1d5deb1d93818f7da7dde2879e61fca">02441</a> <span class="preprocessor"></span><span class="preprocessor">#define SILICON_ID_REG                                       *((volatile int32u *)0x40004000u)</span>
<a name="l02442"></a><a class="code" href="regs_8h.html#a8c30058f676df72442dace82abbd971c">02442</a> <span class="preprocessor"></span><span class="preprocessor">#define SILICON_ID_ADDR                                      (0x40004000u)</span>
<a name="l02443"></a><a class="code" href="regs_8h.html#a5551c4ad7c183e33fc34e6d52ab2a8e5">02443</a> <span class="preprocessor"></span><span class="preprocessor">#define SILICON_ID_RESET                                     (0x069A862Bu)</span>
<a name="l02444"></a>02444 <span class="preprocessor"></span>        <span class="comment">/* HW_VERSION field */</span>
<a name="l02445"></a><a class="code" href="regs_8h.html#a24f6c38ddfe9c508a8c13094276c1376">02445</a> <span class="preprocessor">        #define SILICON_ID_HW_VERSION                        (0xF0000000u)</span>
<a name="l02446"></a><a class="code" href="regs_8h.html#a7f7770a5b7f06c51a37faa65dc5013a2">02446</a> <span class="preprocessor"></span><span class="preprocessor">        #define SILICON_ID_HW_VERSION_MASK                   (0xF0000000u)</span>
<a name="l02447"></a><a class="code" href="regs_8h.html#a72588a979afe7fb9ef2279955eeace5f">02447</a> <span class="preprocessor"></span><span class="preprocessor">        #define SILICON_ID_HW_VERSION_BIT                    (28)</span>
<a name="l02448"></a><a class="code" href="regs_8h.html#a4973d1eb00a86815e6898c11dbead095">02448</a> <span class="preprocessor"></span><span class="preprocessor">        #define SILICON_ID_HW_VERSION_BITS                   (4)</span>
<a name="l02449"></a>02449 <span class="preprocessor"></span>        <span class="comment">/* ST_DIVISION field */</span>
<a name="l02450"></a><a class="code" href="regs_8h.html#a24d7dbbe579af70b4c60b440e2d3cfa3">02450</a> <span class="preprocessor">        #define SILICON_ID_ST_DIVISION                       (0x0F000000u)</span>
<a name="l02451"></a><a class="code" href="regs_8h.html#a7b0d7f4d597ead7b21d47eddef65965d">02451</a> <span class="preprocessor"></span><span class="preprocessor">        #define SILICON_ID_ST_DIVISION_MASK                  (0x0F000000u)</span>
<a name="l02452"></a><a class="code" href="regs_8h.html#affb62879f76799831a052ff13f58d41d">02452</a> <span class="preprocessor"></span><span class="preprocessor">        #define SILICON_ID_ST_DIVISION_BIT                   (24)</span>
<a name="l02453"></a><a class="code" href="regs_8h.html#a642b9b376014e41c9a22f04c9761916b">02453</a> <span class="preprocessor"></span><span class="preprocessor">        #define SILICON_ID_ST_DIVISION_BITS                  (4)</span>
<a name="l02454"></a>02454 <span class="preprocessor"></span>        <span class="comment">/* CHIP_TYPE field */</span>
<a name="l02455"></a><a class="code" href="regs_8h.html#a6726f7537db6fd706d60b83b37fe13a4">02455</a> <span class="preprocessor">        #define SILICON_ID_CHIP_TYPE                         (0x00FF8000u)</span>
<a name="l02456"></a><a class="code" href="regs_8h.html#a4e6fac05cc6fe75202e2c22e90ff98b5">02456</a> <span class="preprocessor"></span><span class="preprocessor">        #define SILICON_ID_CHIP_TYPE_MASK                    (0x00FF8000u)</span>
<a name="l02457"></a><a class="code" href="regs_8h.html#a276ab6a0362c7f8597bc1ed42f91ebfd">02457</a> <span class="preprocessor"></span><span class="preprocessor">        #define SILICON_ID_CHIP_TYPE_BIT                     (15)</span>
<a name="l02458"></a><a class="code" href="regs_8h.html#a082de53b96f40f446f25e98dd0be6512">02458</a> <span class="preprocessor"></span><span class="preprocessor">        #define SILICON_ID_CHIP_TYPE_BITS                    (9)</span>
<a name="l02459"></a>02459 <span class="preprocessor"></span>        <span class="comment">/* SUB_TYPE field */</span>
<a name="l02460"></a><a class="code" href="regs_8h.html#ace3a90d97d40b2771ee7146308b3d1e0">02460</a> <span class="preprocessor">        #define SILICON_ID_SUB_TYPE                          (0x00007000u)</span>
<a name="l02461"></a><a class="code" href="regs_8h.html#ad5261b8e97572f00d7a5308eadec953b">02461</a> <span class="preprocessor"></span><span class="preprocessor">        #define SILICON_ID_SUB_TYPE_MASK                     (0x00007000u)</span>
<a name="l02462"></a><a class="code" href="regs_8h.html#a73e53bdcdf808e718f1d35550e9e06fb">02462</a> <span class="preprocessor"></span><span class="preprocessor">        #define SILICON_ID_SUB_TYPE_BIT                      (12)</span>
<a name="l02463"></a><a class="code" href="regs_8h.html#a8c3679ca0577118faacea6b5f4f53f8c">02463</a> <span class="preprocessor"></span><span class="preprocessor">        #define SILICON_ID_SUB_TYPE_BITS                     (3)</span>
<a name="l02464"></a>02464 <span class="preprocessor"></span>        <span class="comment">/* JEDEC_MAN_ID field */</span>
<a name="l02465"></a><a class="code" href="regs_8h.html#abbd79fb3cec93328179c3ae010a6cc5f">02465</a> <span class="preprocessor">        #define SILICON_ID_JEDEC_MAN_ID                      (0x00000FFEu)</span>
<a name="l02466"></a><a class="code" href="regs_8h.html#aa6efdaa57da8af336d7a049e2565d6b6">02466</a> <span class="preprocessor"></span><span class="preprocessor">        #define SILICON_ID_JEDEC_MAN_ID_MASK                 (0x00000FFEu)</span>
<a name="l02467"></a><a class="code" href="regs_8h.html#a8e30dfcb86012b9ad07d8827a753ee6f">02467</a> <span class="preprocessor"></span><span class="preprocessor">        #define SILICON_ID_JEDEC_MAN_ID_BIT                  (1)</span>
<a name="l02468"></a><a class="code" href="regs_8h.html#a6e07aec9e585a70d52f7e6464533ea15">02468</a> <span class="preprocessor"></span><span class="preprocessor">        #define SILICON_ID_JEDEC_MAN_ID_BITS                 (11)</span>
<a name="l02469"></a>02469 <span class="preprocessor"></span>        <span class="comment">/* ONE field */</span>
<a name="l02470"></a><a class="code" href="regs_8h.html#aecad91cea363d4103f3bddf5bd6ec412">02470</a> <span class="preprocessor">        #define SILICON_ID_ONE                               (0x00000001u)</span>
<a name="l02471"></a><a class="code" href="regs_8h.html#a2b397d37ae88705d05625986dff7c4ff">02471</a> <span class="preprocessor"></span><span class="preprocessor">        #define SILICON_ID_ONE_MASK                          (0x00000001u)</span>
<a name="l02472"></a><a class="code" href="regs_8h.html#a89858eafe888744abc913a2784fcfca4">02472</a> <span class="preprocessor"></span><span class="preprocessor">        #define SILICON_ID_ONE_BIT                           (0)</span>
<a name="l02473"></a><a class="code" href="regs_8h.html#ad08658f6e6988f76e3f767d74206df87">02473</a> <span class="preprocessor"></span><span class="preprocessor">        #define SILICON_ID_ONE_BITS                          (1)</span>
<a name="l02474"></a>02474 <span class="preprocessor"></span>
<a name="l02475"></a><a class="code" href="regs_8h.html#a8eb134116f2c0861a3d497b5656fb27c">02475</a> <span class="preprocessor">#define OSC24M_BIASTRIM                                      *((volatile int32u *)0x40004004u)</span>
<a name="l02476"></a><a class="code" href="regs_8h.html#a497ef13bfcf5f7164c679ee16468e9bd">02476</a> <span class="preprocessor"></span><span class="preprocessor">#define OSC24M_BIASTRIM_REG                                  *((volatile int32u *)0x40004004u)</span>
<a name="l02477"></a><a class="code" href="regs_8h.html#a2984092ae4542f71294c37c7501a1595">02477</a> <span class="preprocessor"></span><span class="preprocessor">#define OSC24M_BIASTRIM_ADDR                                 (0x40004004u)</span>
<a name="l02478"></a><a class="code" href="regs_8h.html#ab285ef852a47bd08065cdec58706a625">02478</a> <span class="preprocessor"></span><span class="preprocessor">#define OSC24M_BIASTRIM_RESET                                (0x0000000Fu)</span>
<a name="l02479"></a>02479 <span class="preprocessor"></span>        <span class="comment">/* OSC24M_BIAS_TRIM field */</span>
<a name="l02480"></a><a class="code" href="regs_8h.html#ae5fe5282b9494d452638fa10e56c4100">02480</a> <span class="preprocessor">        #define OSC24M_BIASTRIM_OSC24M_BIAS_TRIM             (0x0000000Fu)</span>
<a name="l02481"></a><a class="code" href="regs_8h.html#ae161d85d60866d2cbdab811074a06fd3">02481</a> <span class="preprocessor"></span><span class="preprocessor">        #define OSC24M_BIASTRIM_OSC24M_BIAS_TRIM_MASK        (0x0000000Fu)</span>
<a name="l02482"></a><a class="code" href="regs_8h.html#a9f8a3db59af0d4fbb6aef4c8223719bc">02482</a> <span class="preprocessor"></span><span class="preprocessor">        #define OSC24M_BIASTRIM_OSC24M_BIAS_TRIM_BIT         (0)</span>
<a name="l02483"></a><a class="code" href="regs_8h.html#a9df609b21a12d73347cf846b0741bf11">02483</a> <span class="preprocessor"></span><span class="preprocessor">        #define OSC24M_BIASTRIM_OSC24M_BIAS_TRIM_BITS        (4)</span>
<a name="l02484"></a>02484 <span class="preprocessor"></span>
<a name="l02485"></a><a class="code" href="regs_8h.html#acb4f7b0ab170db42218e4a999638732d">02485</a> <span class="preprocessor">#define OSCHF_TUNE                                           *((volatile int32u *)0x40004008u)</span>
<a name="l02486"></a><a class="code" href="regs_8h.html#a57beeb433f9048d40c15e158786f82b3">02486</a> <span class="preprocessor"></span><span class="preprocessor">#define OSCHF_TUNE_REG                                       *((volatile int32u *)0x40004008u)</span>
<a name="l02487"></a><a class="code" href="regs_8h.html#acddd5880f7503a6cd1343d563d747a0a">02487</a> <span class="preprocessor"></span><span class="preprocessor">#define OSCHF_TUNE_ADDR                                      (0x40004008u)</span>
<a name="l02488"></a><a class="code" href="regs_8h.html#a85219aabd489bf9ebacbfd230a329fdf">02488</a> <span class="preprocessor"></span><span class="preprocessor">#define OSCHF_TUNE_RESET                                     (0x00000017u)</span>
<a name="l02489"></a>02489 <span class="preprocessor"></span>        <span class="comment">/* OSCHF_TUNE_FIELD field */</span>
<a name="l02490"></a><a class="code" href="regs_8h.html#ab1429597f1fd9583144e7e3d8d523db9">02490</a> <span class="preprocessor">        #define OSCHF_TUNE_FIELD                             (0x0000001Fu)</span>
<a name="l02491"></a><a class="code" href="regs_8h.html#ae2cc82974b0b9df3430f3e4b41a2b9b9">02491</a> <span class="preprocessor"></span><span class="preprocessor">        #define OSCHF_TUNE_FIELD_MASK                        (0x0000001Fu)</span>
<a name="l02492"></a><a class="code" href="regs_8h.html#aa2d9ddc03d83f18032ff825ebf65f6de">02492</a> <span class="preprocessor"></span><span class="preprocessor">        #define OSCHF_TUNE_FIELD_BIT                         (0)</span>
<a name="l02493"></a><a class="code" href="regs_8h.html#a662e5fd1d6ecc2a4d81872473caf9537">02493</a> <span class="preprocessor"></span><span class="preprocessor">        #define OSCHF_TUNE_FIELD_BITS                        (5)</span>
<a name="l02494"></a>02494 <span class="preprocessor"></span>
<a name="l02495"></a><a class="code" href="regs_8h.html#a3404403b3d20387987fe61d511d3018a">02495</a> <span class="preprocessor">#define OSC24M_COMP                                          *((volatile int32u *)0x4000400Cu)</span>
<a name="l02496"></a><a class="code" href="regs_8h.html#a1070b43c756f4d8359127212aac72fce">02496</a> <span class="preprocessor"></span><span class="preprocessor">#define OSC24M_COMP_REG                                      *((volatile int32u *)0x4000400Cu)</span>
<a name="l02497"></a><a class="code" href="regs_8h.html#a9ee372ab56088a16127b4c0c63be80be">02497</a> <span class="preprocessor"></span><span class="preprocessor">#define OSC24M_COMP_ADDR                                     (0x4000400Cu)</span>
<a name="l02498"></a><a class="code" href="regs_8h.html#a674a8f8b0d65c9b2654a1ffa0c18f960">02498</a> <span class="preprocessor"></span><span class="preprocessor">#define OSC24M_COMP_RESET                                    (0x00000000u)</span>
<a name="l02499"></a>02499 <span class="preprocessor"></span>        <span class="comment">/* OSC24M_HI field */</span>
<a name="l02500"></a><a class="code" href="regs_8h.html#a709e3088054857073cf78ad0a6b7918e">02500</a> <span class="preprocessor">        #define OSC24M_HI                                    (0x00000002u)</span>
<a name="l02501"></a><a class="code" href="regs_8h.html#ac073f643e9f3f821663430407d5b2a27">02501</a> <span class="preprocessor"></span><span class="preprocessor">        #define OSC24M_HI_MASK                               (0x00000002u)</span>
<a name="l02502"></a><a class="code" href="regs_8h.html#a65bf418fe30e07e2e6fc86f158b31bd0">02502</a> <span class="preprocessor"></span><span class="preprocessor">        #define OSC24M_HI_BIT                                (1)</span>
<a name="l02503"></a><a class="code" href="regs_8h.html#a0cc09c61f3492487e96930493a9fb84d">02503</a> <span class="preprocessor"></span><span class="preprocessor">        #define OSC24M_HI_BITS                               (1)</span>
<a name="l02504"></a>02504 <span class="preprocessor"></span>        <span class="comment">/* OSC24M_LO field */</span>
<a name="l02505"></a><a class="code" href="regs_8h.html#a0d18dbad2a928ca681fa242810d660e7">02505</a> <span class="preprocessor">        #define OSC24M_LO                                    (0x00000001u)</span>
<a name="l02506"></a><a class="code" href="regs_8h.html#ac106455d066091c066bcbd518f130b24">02506</a> <span class="preprocessor"></span><span class="preprocessor">        #define OSC24M_LO_MASK                               (0x00000001u)</span>
<a name="l02507"></a><a class="code" href="regs_8h.html#ac397f59a35cf70c07d315ae7a396b641">02507</a> <span class="preprocessor"></span><span class="preprocessor">        #define OSC24M_LO_BIT                                (0)</span>
<a name="l02508"></a><a class="code" href="regs_8h.html#aaf57d2a547afeca3036ae9c33f93efe7">02508</a> <span class="preprocessor"></span><span class="preprocessor">        #define OSC24M_LO_BITS                               (1)</span>
<a name="l02509"></a>02509 <span class="preprocessor"></span>
<a name="l02510"></a><a class="code" href="regs_8h.html#a2f168f5acba16cb9d481166575d6273d">02510</a> <span class="preprocessor">#define CLK_PERIODMODE                                       *((volatile int32u *)0x40004010u)</span>
<a name="l02511"></a><a class="code" href="regs_8h.html#a0bfbd03772562cc4c8e0025741fd34d1">02511</a> <span class="preprocessor"></span><span class="preprocessor">#define CLK_PERIODMODE_REG                                   *((volatile int32u *)0x40004010u)</span>
<a name="l02512"></a><a class="code" href="regs_8h.html#a0e803a8d54e12bc4b483ad1c318ccade">02512</a> <span class="preprocessor"></span><span class="preprocessor">#define CLK_PERIODMODE_ADDR                                  (0x40004010u)</span>
<a name="l02513"></a><a class="code" href="regs_8h.html#a6950fbb9e8e26c8a31681bb4e9262c3e">02513</a> <span class="preprocessor"></span><span class="preprocessor">#define CLK_PERIODMODE_RESET                                 (0x00000000u)</span>
<a name="l02514"></a>02514 <span class="preprocessor"></span>        <span class="comment">/* CLK_PERIODMODE_FIELD field */</span>
<a name="l02515"></a><a class="code" href="regs_8h.html#a82542c3cd65fb7956b28463d210ce11f">02515</a> <span class="preprocessor">        #define CLK_PERIODMODE_FIELD                         (0x00000003u)</span>
<a name="l02516"></a><a class="code" href="regs_8h.html#acb6ea7a06e0e75150a1600286a20bac1">02516</a> <span class="preprocessor"></span><span class="preprocessor">        #define CLK_PERIODMODE_FIELD_MASK                    (0x00000003u)</span>
<a name="l02517"></a><a class="code" href="regs_8h.html#a3ff406c59cf363b0107632af60ffa62e">02517</a> <span class="preprocessor"></span><span class="preprocessor">        #define CLK_PERIODMODE_FIELD_BIT                     (0)</span>
<a name="l02518"></a><a class="code" href="regs_8h.html#a2de1a7dfd1f10f103176f6d6079ae94a">02518</a> <span class="preprocessor"></span><span class="preprocessor">        #define CLK_PERIODMODE_FIELD_BITS                    (2)</span>
<a name="l02519"></a>02519 <span class="preprocessor"></span>
<a name="l02520"></a><a class="code" href="regs_8h.html#a28a170e5b519a27088663c3bf3f5b826">02520</a> <span class="preprocessor">#define CLK_PERIOD                                           *((volatile int32u *)0x40004014u)</span>
<a name="l02521"></a><a class="code" href="regs_8h.html#af53407176db169eb5583a562c6ccfcb9">02521</a> <span class="preprocessor"></span><span class="preprocessor">#define CLK_PERIOD_REG                                       *((volatile int32u *)0x40004014u)</span>
<a name="l02522"></a><a class="code" href="regs_8h.html#aa659a780d0d38b564e9b88630c492ab7">02522</a> <span class="preprocessor"></span><span class="preprocessor">#define CLK_PERIOD_ADDR                                      (0x40004014u)</span>
<a name="l02523"></a><a class="code" href="regs_8h.html#aabc97e3f3f574f501f957451940aec0b">02523</a> <span class="preprocessor"></span><span class="preprocessor">#define CLK_PERIOD_RESET                                     (0x00000000u)</span>
<a name="l02524"></a>02524 <span class="preprocessor"></span>        <span class="comment">/* CLK_PERIOD_FIELD field */</span>
<a name="l02525"></a><a class="code" href="regs_8h.html#aad090dddbebe2f36f767b793981c346e">02525</a> <span class="preprocessor">        #define CLK_PERIOD_FIELD                             (0x0000FFFFu)</span>
<a name="l02526"></a><a class="code" href="regs_8h.html#ac4a65d8ff3af455332c4dbc815e198af">02526</a> <span class="preprocessor"></span><span class="preprocessor">        #define CLK_PERIOD_FIELD_MASK                        (0x0000FFFFu)</span>
<a name="l02527"></a><a class="code" href="regs_8h.html#af9f25ab1707bce1e9f9a230d489fddb6">02527</a> <span class="preprocessor"></span><span class="preprocessor">        #define CLK_PERIOD_FIELD_BIT                         (0)</span>
<a name="l02528"></a><a class="code" href="regs_8h.html#a8efc356cc5e5f0d2acf722c91e74477c">02528</a> <span class="preprocessor"></span><span class="preprocessor">        #define CLK_PERIOD_FIELD_BITS                        (16)</span>
<a name="l02529"></a>02529 <span class="preprocessor"></span>
<a name="l02530"></a><a class="code" href="regs_8h.html#a1645d3faa7527599a87a8420724d3c69">02530</a> <span class="preprocessor">#define DITHER_DIS                                           *((volatile int32u *)0x40004018u)</span>
<a name="l02531"></a><a class="code" href="regs_8h.html#a35a60b441f1021b94e00d16839d3ac32">02531</a> <span class="preprocessor"></span><span class="preprocessor">#define DITHER_DIS_REG                                       *((volatile int32u *)0x40004018u)</span>
<a name="l02532"></a><a class="code" href="regs_8h.html#a3e2de72728fa01bf537f209a9439cca0">02532</a> <span class="preprocessor"></span><span class="preprocessor">#define DITHER_DIS_ADDR                                      (0x40004018u)</span>
<a name="l02533"></a><a class="code" href="regs_8h.html#a4fe75a6b3ed9f3e0e9cebf042d6ac054">02533</a> <span class="preprocessor"></span><span class="preprocessor">#define DITHER_DIS_RESET                                     (0x00000000u)</span>
<a name="l02534"></a>02534 <span class="preprocessor"></span>        <span class="comment">/* DITHER_DIS field */</span>
<a name="l02535"></a><a class="code" href="regs_8h.html#ac677dc14fd7a46cfb0fab3ff06895300">02535</a> <span class="preprocessor">        #define DITHER_DIS_DITHER_DIS                        (0x00000001u)</span>
<a name="l02536"></a><a class="code" href="regs_8h.html#a705fd2aa6566010fd0f8f7342c70a2ef">02536</a> <span class="preprocessor"></span><span class="preprocessor">        #define DITHER_DIS_DITHER_DIS_MASK                   (0x00000001u)</span>
<a name="l02537"></a><a class="code" href="regs_8h.html#a5d28f25eda75b8273ece54adb48ba6ec">02537</a> <span class="preprocessor"></span><span class="preprocessor">        #define DITHER_DIS_DITHER_DIS_BIT                    (0)</span>
<a name="l02538"></a><a class="code" href="regs_8h.html#aeff15f67d675b05aa27d38f4617816db">02538</a> <span class="preprocessor"></span><span class="preprocessor">        #define DITHER_DIS_DITHER_DIS_BITS                   (1)</span>
<a name="l02539"></a>02539 <span class="preprocessor"></span>
<a name="l02540"></a><a class="code" href="regs_8h.html#ac7bbe445310f18e0ddfc248ecb25d37d">02540</a> <span class="preprocessor">#define OSC24M_CTRL                                          *((volatile int32u *)0x4000401Cu)</span>
<a name="l02541"></a><a class="code" href="regs_8h.html#a88aa2eb4457d90c03c3a988c1060ae23">02541</a> <span class="preprocessor"></span><span class="preprocessor">#define OSC24M_CTRL_REG                                      *((volatile int32u *)0x4000401Cu)</span>
<a name="l02542"></a><a class="code" href="regs_8h.html#a852b80021a3c0bca07f9979ad21cbb2e">02542</a> <span class="preprocessor"></span><span class="preprocessor">#define OSC24M_CTRL_ADDR                                     (0x4000401Cu)</span>
<a name="l02543"></a><a class="code" href="regs_8h.html#a3dd53b5a76368d4cdd0c3ecf5097c8fe">02543</a> <span class="preprocessor"></span><span class="preprocessor">#define OSC24M_CTRL_RESET                                    (0x00000000u)</span>
<a name="l02544"></a>02544 <span class="preprocessor"></span>        <span class="comment">/* OSC24M_EN field */</span>
<a name="l02545"></a><a class="code" href="regs_8h.html#a9226463b51c1a331f2d995f243725581">02545</a> <span class="preprocessor">        #define OSC24M_CTRL_OSC24M_EN                        (0x00000002u)</span>
<a name="l02546"></a><a class="code" href="regs_8h.html#a8e50ac87fbaa9678b71a50a90c2ebaa0">02546</a> <span class="preprocessor"></span><span class="preprocessor">        #define OSC24M_CTRL_OSC24M_EN_MASK                   (0x00000002u)</span>
<a name="l02547"></a><a class="code" href="regs_8h.html#ad0f4cee23b1d624d5eecb915d42ea775">02547</a> <span class="preprocessor"></span><span class="preprocessor">        #define OSC24M_CTRL_OSC24M_EN_BIT                    (1)</span>
<a name="l02548"></a><a class="code" href="regs_8h.html#a68e289a94c5f11cb48571fc07587c429">02548</a> <span class="preprocessor"></span><span class="preprocessor">        #define OSC24M_CTRL_OSC24M_EN_BITS                   (1)</span>
<a name="l02549"></a>02549 <span class="preprocessor"></span>        <span class="comment">/* OSC24M_SEL field */</span>
<a name="l02550"></a><a class="code" href="regs_8h.html#ac1c0ba6d867993f6ab59934fd2e9e581">02550</a> <span class="preprocessor">        #define OSC24M_CTRL_OSC24M_SEL                       (0x00000001u)</span>
<a name="l02551"></a><a class="code" href="regs_8h.html#a67ad449adb770ba1f50f26d32b4cc4c6">02551</a> <span class="preprocessor"></span><span class="preprocessor">        #define OSC24M_CTRL_OSC24M_SEL_MASK                  (0x00000001u)</span>
<a name="l02552"></a><a class="code" href="regs_8h.html#a1507bc69f1c5f2c4a814960faf5d42ef">02552</a> <span class="preprocessor"></span><span class="preprocessor">        #define OSC24M_CTRL_OSC24M_SEL_BIT                   (0)</span>
<a name="l02553"></a><a class="code" href="regs_8h.html#ac94aa4606cb13c41d9e045d089001964">02553</a> <span class="preprocessor"></span><span class="preprocessor">        #define OSC24M_CTRL_OSC24M_SEL_BITS                  (1)</span>
<a name="l02554"></a>02554 <span class="preprocessor"></span>
<a name="l02555"></a><a class="code" href="regs_8h.html#a6983b1aedb11e2ed069b26dde32e0d2c">02555</a> <span class="preprocessor">#define CPU_CLKSEL                                           *((volatile int32u *)0x40004020u)</span>
<a name="l02556"></a><a class="code" href="regs_8h.html#ab380b2ef7a15984fa939c2d43c4f5c2f">02556</a> <span class="preprocessor"></span><span class="preprocessor">#define CPU_CLKSEL_REG                                       *((volatile int32u *)0x40004020u)</span>
<a name="l02557"></a><a class="code" href="regs_8h.html#a84106ae1e33acd8c8de82fa96c48f8e9">02557</a> <span class="preprocessor"></span><span class="preprocessor">#define CPU_CLKSEL_ADDR                                      (0x40004020u)</span>
<a name="l02558"></a><a class="code" href="regs_8h.html#a8ed242807454165d8a0d761b6be50a10">02558</a> <span class="preprocessor"></span><span class="preprocessor">#define CPU_CLKSEL_RESET                                     (0x00000000u)</span>
<a name="l02559"></a>02559 <span class="preprocessor"></span>        <span class="comment">/* CPU_CLKSEL_FIELD field */</span>
<a name="l02560"></a><a class="code" href="regs_8h.html#ab7b9b8cc20f0fdbbb81b15d526c6f70a">02560</a> <span class="preprocessor">        #define CPU_CLKSEL_FIELD                             (0x00000001u)</span>
<a name="l02561"></a><a class="code" href="regs_8h.html#aa96e2e07001e7b5eb82db3f01ed1e07f">02561</a> <span class="preprocessor"></span><span class="preprocessor">        #define CPU_CLKSEL_FIELD_MASK                        (0x00000001u)</span>
<a name="l02562"></a><a class="code" href="regs_8h.html#a5b835e93ecb4b778d5f26b18f41803d9">02562</a> <span class="preprocessor"></span><span class="preprocessor">        #define CPU_CLKSEL_FIELD_BIT                         (0)</span>
<a name="l02563"></a><a class="code" href="regs_8h.html#a21f239f2afb3cc1ec236c32ba76d989a">02563</a> <span class="preprocessor"></span><span class="preprocessor">        #define CPU_CLKSEL_FIELD_BITS                        (1)</span>
<a name="l02564"></a>02564 <span class="preprocessor"></span>
<a name="l02565"></a><a class="code" href="regs_8h.html#a299f51d175d1b539575c86f3090ea740">02565</a> <span class="preprocessor">#define BUS_FAULT                                            *((volatile int32u *)0x40004024u)</span>
<a name="l02566"></a><a class="code" href="regs_8h.html#ae4f7c9cff68b9e31e93c3490a1a1f4c9">02566</a> <span class="preprocessor"></span><span class="preprocessor">#define BUS_FAULT_REG                                        *((volatile int32u *)0x40004024u)</span>
<a name="l02567"></a><a class="code" href="regs_8h.html#abe8e98a398b52c1ede79b872e3be91a7">02567</a> <span class="preprocessor"></span><span class="preprocessor">#define BUS_FAULT_ADDR                                       (0x40004024u)</span>
<a name="l02568"></a><a class="code" href="regs_8h.html#a713a3e71bb1f834f5da99de000705fd7">02568</a> <span class="preprocessor"></span><span class="preprocessor">#define BUS_FAULT_RESET                                      (0x00000000u)</span>
<a name="l02569"></a>02569 <span class="preprocessor"></span>        <span class="comment">/* WRONGSIZE field */</span>
<a name="l02570"></a><a class="code" href="regs_8h.html#a82bc84a897cf438ce9217d85a12dadbb">02570</a> <span class="preprocessor">        #define BUS_FAULT_WRONGSIZE                          (0x00000008u)</span>
<a name="l02571"></a><a class="code" href="regs_8h.html#a9e91de4bfffe717d9f5d37aaaf926ca7">02571</a> <span class="preprocessor"></span><span class="preprocessor">        #define BUS_FAULT_WRONGSIZE_MASK                     (0x00000008u)</span>
<a name="l02572"></a><a class="code" href="regs_8h.html#a9b50051a26433d4229d500d7b3470c35">02572</a> <span class="preprocessor"></span><span class="preprocessor">        #define BUS_FAULT_WRONGSIZE_BIT                      (3)</span>
<a name="l02573"></a><a class="code" href="regs_8h.html#a24895d630a9363c9fd7ecd561c1b2c26">02573</a> <span class="preprocessor"></span><span class="preprocessor">        #define BUS_FAULT_WRONGSIZE_BITS                     (1)</span>
<a name="l02574"></a>02574 <span class="preprocessor"></span>        <span class="comment">/* PROTECTED field */</span>
<a name="l02575"></a><a class="code" href="regs_8h.html#a6431a15a7510e80332d6276e768c2c23">02575</a> <span class="preprocessor">        #define BUS_FAULT_PROTECTED                          (0x00000004u)</span>
<a name="l02576"></a><a class="code" href="regs_8h.html#a5789364b2cfad743fdf0cc27afdba3c5">02576</a> <span class="preprocessor"></span><span class="preprocessor">        #define BUS_FAULT_PROTECTED_MASK                     (0x00000004u)</span>
<a name="l02577"></a><a class="code" href="regs_8h.html#a80784991a830c3809cbbdf1e53d10c2e">02577</a> <span class="preprocessor"></span><span class="preprocessor">        #define BUS_FAULT_PROTECTED_BIT                      (2)</span>
<a name="l02578"></a><a class="code" href="regs_8h.html#aa059ecdd42fd600905284ca02a6637c3">02578</a> <span class="preprocessor"></span><span class="preprocessor">        #define BUS_FAULT_PROTECTED_BITS                     (1)</span>
<a name="l02579"></a>02579 <span class="preprocessor"></span>        <span class="comment">/* RESERVED field */</span>
<a name="l02580"></a><a class="code" href="regs_8h.html#a6287cb0c30d9b77f5d76133f5552b203">02580</a> <span class="preprocessor">        #define BUS_FAULT_RESERVED                           (0x00000002u)</span>
<a name="l02581"></a><a class="code" href="regs_8h.html#a4a42faeba2421d32ad28cdcf1982bac0">02581</a> <span class="preprocessor"></span><span class="preprocessor">        #define BUS_FAULT_RESERVED_MASK                      (0x00000002u)</span>
<a name="l02582"></a><a class="code" href="regs_8h.html#a744ae46194b86b73f519043b8d42bfb6">02582</a> <span class="preprocessor"></span><span class="preprocessor">        #define BUS_FAULT_RESERVED_BIT                       (1)</span>
<a name="l02583"></a><a class="code" href="regs_8h.html#a26f6063913b631cc5f906f4425e7f4e3">02583</a> <span class="preprocessor"></span><span class="preprocessor">        #define BUS_FAULT_RESERVED_BITS                      (1)</span>
<a name="l02584"></a>02584 <span class="preprocessor"></span>        <span class="comment">/* MISSED field */</span>
<a name="l02585"></a><a class="code" href="regs_8h.html#a155f644036d99d4317893d7bf63cf53f">02585</a> <span class="preprocessor">        #define BUS_FAULT_MISSED                             (0x00000001u)</span>
<a name="l02586"></a><a class="code" href="regs_8h.html#a8537e36333ffabbf0fa98dabf27f5fa7">02586</a> <span class="preprocessor"></span><span class="preprocessor">        #define BUS_FAULT_MISSED_MASK                        (0x00000001u)</span>
<a name="l02587"></a><a class="code" href="regs_8h.html#a4145ef446245182d021c81a01c498785">02587</a> <span class="preprocessor"></span><span class="preprocessor">        #define BUS_FAULT_MISSED_BIT                         (0)</span>
<a name="l02588"></a><a class="code" href="regs_8h.html#ac8e8889cf64b6d3e021d3bd3af0e4e18">02588</a> <span class="preprocessor"></span><span class="preprocessor">        #define BUS_FAULT_MISSED_BITS                        (1)</span>
<a name="l02589"></a>02589 <span class="preprocessor"></span>
<a name="l02590"></a><a class="code" href="regs_8h.html#ab5ff71879c44a37124671f74e4f772b9">02590</a> <span class="preprocessor">#define PCTRACE_SEL                                          *((volatile int32u *)0x40004028u)</span>
<a name="l02591"></a><a class="code" href="regs_8h.html#a8a6bfc83a453310885a353127bd4b575">02591</a> <span class="preprocessor"></span><span class="preprocessor">#define PCTRACE_SEL_REG                                      *((volatile int32u *)0x40004028u)</span>
<a name="l02592"></a><a class="code" href="regs_8h.html#a20ba9841b2a03c637f5288d5687faa8c">02592</a> <span class="preprocessor"></span><span class="preprocessor">#define PCTRACE_SEL_ADDR                                     (0x40004028u)</span>
<a name="l02593"></a><a class="code" href="regs_8h.html#a31e0d62a046e00a960f5e1a970ee01cb">02593</a> <span class="preprocessor"></span><span class="preprocessor">#define PCTRACE_SEL_RESET                                    (0x00000000u)</span>
<a name="l02594"></a>02594 <span class="preprocessor"></span>        <span class="comment">/* PCTRACE_SEL_FIELD field */</span>
<a name="l02595"></a><a class="code" href="regs_8h.html#a1e5621695d95a4881afdee8b3ab7f1a5">02595</a> <span class="preprocessor">        #define PCTRACE_SEL_FIELD                            (0x00000001u)</span>
<a name="l02596"></a><a class="code" href="regs_8h.html#aecad9aadbcc0a6f61c17ad68396fa8e3">02596</a> <span class="preprocessor"></span><span class="preprocessor">        #define PCTRACE_SEL_FIELD_MASK                       (0x00000001u)</span>
<a name="l02597"></a><a class="code" href="regs_8h.html#a86500289159197256ce4cbffb4867a4c">02597</a> <span class="preprocessor"></span><span class="preprocessor">        #define PCTRACE_SEL_FIELD_BIT                        (0)</span>
<a name="l02598"></a><a class="code" href="regs_8h.html#ae23b79e404c5fc2642e9ef4f8e781f07">02598</a> <span class="preprocessor"></span><span class="preprocessor">        #define PCTRACE_SEL_FIELD_BITS                       (1)</span>
<a name="l02599"></a>02599 <span class="preprocessor"></span>
<a name="l02600"></a><a class="code" href="regs_8h.html#aae4466d122c50d9130c1733c3d6cd2bb">02600</a> <span class="preprocessor">#define FPEC_CLKREQ                                          *((volatile int32u *)0x4000402Cu)</span>
<a name="l02601"></a><a class="code" href="regs_8h.html#a527afd9b00ea71ce6b44c773c541f854">02601</a> <span class="preprocessor"></span><span class="preprocessor">#define FPEC_CLKREQ_REG                                      *((volatile int32u *)0x4000402Cu)</span>
<a name="l02602"></a><a class="code" href="regs_8h.html#a94589e1e87e8ffb585336967b85a5cb5">02602</a> <span class="preprocessor"></span><span class="preprocessor">#define FPEC_CLKREQ_ADDR                                     (0x4000402Cu)</span>
<a name="l02603"></a><a class="code" href="regs_8h.html#a38859a83f4a453685540e2d2db44c8a0">02603</a> <span class="preprocessor"></span><span class="preprocessor">#define FPEC_CLKREQ_RESET                                    (0x00000000u)</span>
<a name="l02604"></a>02604 <span class="preprocessor"></span>        <span class="comment">/* FPEC_CLKREQ_FIELD field */</span>
<a name="l02605"></a><a class="code" href="regs_8h.html#a2216c4d225ae6e22f4ff60c1e9f84492">02605</a> <span class="preprocessor">        #define FPEC_CLKREQ_FIELD                            (0x00000001u)</span>
<a name="l02606"></a><a class="code" href="regs_8h.html#a41b47e4d944173e2e5bd8fb427df5374">02606</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPEC_CLKREQ_FIELD_MASK                       (0x00000001u)</span>
<a name="l02607"></a><a class="code" href="regs_8h.html#a1b911958ae7d96a2e7c4f0dc0e94fe45">02607</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPEC_CLKREQ_FIELD_BIT                        (0)</span>
<a name="l02608"></a><a class="code" href="regs_8h.html#a3c56a845bf51421144e40c188cf0885f">02608</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPEC_CLKREQ_FIELD_BITS                       (1)</span>
<a name="l02609"></a>02609 <span class="preprocessor"></span>
<a name="l02610"></a><a class="code" href="regs_8h.html#ae1b5f625668c2d4a01295686f0aa8632">02610</a> <span class="preprocessor">#define FPEC_CLKSTAT                                         *((volatile int32u *)0x40004030u)</span>
<a name="l02611"></a><a class="code" href="regs_8h.html#af7c9b865292db4b1b4a7e0f755c9aee5">02611</a> <span class="preprocessor"></span><span class="preprocessor">#define FPEC_CLKSTAT_REG                                     *((volatile int32u *)0x40004030u)</span>
<a name="l02612"></a><a class="code" href="regs_8h.html#a729b014bc34f846ae32665b9e47d4de8">02612</a> <span class="preprocessor"></span><span class="preprocessor">#define FPEC_CLKSTAT_ADDR                                    (0x40004030u)</span>
<a name="l02613"></a><a class="code" href="regs_8h.html#a1d84dcb13f5f0f4812fe13081e2b050e">02613</a> <span class="preprocessor"></span><span class="preprocessor">#define FPEC_CLKSTAT_RESET                                   (0x00000000u)</span>
<a name="l02614"></a>02614 <span class="preprocessor"></span>        <span class="comment">/* FPEC_CLKBSY field */</span>
<a name="l02615"></a><a class="code" href="regs_8h.html#a11930a04b020db272bf40bff94bfaf47">02615</a> <span class="preprocessor">        #define FPEC_CLKBSY                                  (0x00000002u)</span>
<a name="l02616"></a><a class="code" href="regs_8h.html#adc2aa34eedf9627f1b8d104f1b9b7472">02616</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPEC_CLKBSY_MASK                             (0x00000002u)</span>
<a name="l02617"></a><a class="code" href="regs_8h.html#a889e6da79fd9788fbf1b45a64b244845">02617</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPEC_CLKBSY_BIT                              (1)</span>
<a name="l02618"></a><a class="code" href="regs_8h.html#a0067b64823aa49c8da5cb0e8d5e26de3">02618</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPEC_CLKBSY_BITS                             (1)</span>
<a name="l02619"></a>02619 <span class="preprocessor"></span>        <span class="comment">/* FPEC_CLKACK field */</span>
<a name="l02620"></a><a class="code" href="regs_8h.html#a681da806dbef66290aa8763db371b84d">02620</a> <span class="preprocessor">        #define FPEC_CLKACK                                  (0x00000001u)</span>
<a name="l02621"></a><a class="code" href="regs_8h.html#afc98a999292b606caee894bbeb768449">02621</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPEC_CLKACK_MASK                             (0x00000001u)</span>
<a name="l02622"></a><a class="code" href="regs_8h.html#ab77207f2bc16c6cea33f4ab3cbc775ea">02622</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPEC_CLKACK_BIT                              (0)</span>
<a name="l02623"></a><a class="code" href="regs_8h.html#ad5bd6ab0ec7fcf6ce6f218a9a8622e14">02623</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPEC_CLKACK_BITS                             (1)</span>
<a name="l02624"></a>02624 <span class="preprocessor"></span>
<a name="l02625"></a><a class="code" href="regs_8h.html#ae17e7b630758dcb10d6d3d159402a217">02625</a> <span class="preprocessor">#define LV_SPARE                                             *((volatile int32u *)0x40004034u)</span>
<a name="l02626"></a><a class="code" href="regs_8h.html#ad741ad4b3d97e971e25d0f9310c50ddc">02626</a> <span class="preprocessor"></span><span class="preprocessor">#define LV_SPARE_REG                                         *((volatile int32u *)0x40004034u)</span>
<a name="l02627"></a><a class="code" href="regs_8h.html#a845d33400e1c1e0c6ee434018cc39a40">02627</a> <span class="preprocessor"></span><span class="preprocessor">#define LV_SPARE_ADDR                                        (0x40004034u)</span>
<a name="l02628"></a><a class="code" href="regs_8h.html#a2984afc36b422cec6405a7e6eb289434">02628</a> <span class="preprocessor"></span><span class="preprocessor">#define LV_SPARE_RESET                                       (0x00000000u)</span>
<a name="l02629"></a>02629 <span class="preprocessor"></span>        <span class="comment">/* LV_SPARE field */</span>
<a name="l02630"></a><a class="code" href="regs_8h.html#a359123a3eed94299ce862cc8002ba630">02630</a> <span class="preprocessor">        #define LV_SPARE_LV_SPARE                            (0x000000FFu)</span>
<a name="l02631"></a><a class="code" href="regs_8h.html#a33a08b28b9a3a880fc409bb41bc6eacb">02631</a> <span class="preprocessor"></span><span class="preprocessor">        #define LV_SPARE_LV_SPARE_MASK                       (0x000000FFu)</span>
<a name="l02632"></a><a class="code" href="regs_8h.html#a2a3dca6aba6622a44d04bfb3cf049b3a">02632</a> <span class="preprocessor"></span><span class="preprocessor">        #define LV_SPARE_LV_SPARE_BIT                        (0)</span>
<a name="l02633"></a><a class="code" href="regs_8h.html#aa13c3b11df14b322ffc288b17252f07f">02633</a> <span class="preprocessor"></span><span class="preprocessor">        #define LV_SPARE_LV_SPARE_BITS                       (8)</span>
<a name="l02634"></a>02634 <span class="preprocessor"></span>
<a name="l02635"></a>02635 <span class="comment">/* RAM_CTRL block */</span>
<a name="l02636"></a><a class="code" href="regs_8h.html#a28a42830836617fbd29f8e790f599955">02636</a> <span class="preprocessor">#define DATA_RAM_CTRL_BASE                                   (0x40005000u)</span>
<a name="l02637"></a><a class="code" href="regs_8h.html#ae5b3ff7398b687e10584406e7776c227">02637</a> <span class="preprocessor"></span><span class="preprocessor">#define DATA_RAM_CTRL_END                                    (0x40005028u)</span>
<a name="l02638"></a><a class="code" href="regs_8h.html#a7601e69f81cac5f62f35822ba82818dc">02638</a> <span class="preprocessor"></span><span class="preprocessor">#define DATA_RAM_CTRL_SIZE                                   (DATA_RAM_CTRL_END - DATA_RAM_CTRL_BASE + 1)</span>
<a name="l02639"></a>02639 <span class="preprocessor"></span>
<a name="l02640"></a><a class="code" href="regs_8h.html#a8cf6c3cadd212567eabe982d9b7dcafb">02640</a> <span class="preprocessor">#define MEM_PROT_0                                           *((volatile int32u *)0x40005000u)</span>
<a name="l02641"></a><a class="code" href="regs_8h.html#acaa57ed7a2a9a1af70abe84638f5b148">02641</a> <span class="preprocessor"></span><span class="preprocessor">#define MEM_PROT_0_REG                                       *((volatile int32u *)0x40005000u)</span>
<a name="l02642"></a><a class="code" href="regs_8h.html#a4cb2dbf0cb0095d2776b327a7eb76c02">02642</a> <span class="preprocessor"></span><span class="preprocessor">#define MEM_PROT_0_ADDR                                      (0x40005000u)</span>
<a name="l02643"></a><a class="code" href="regs_8h.html#ad563122c92830e3e03bb6267a3d67af3">02643</a> <span class="preprocessor"></span><span class="preprocessor">#define MEM_PROT_0_RESET                                     (0x00000000u)</span>
<a name="l02644"></a>02644 <span class="preprocessor"></span>        <span class="comment">/* MEM_PROT_0 field */</span>
<a name="l02645"></a><a class="code" href="regs_8h.html#a4141eda76e38058c2100793cde087d57">02645</a> <span class="preprocessor">        #define MEM_PROT_0_MEM_PROT_0                        (0xFFFFFFFFu)</span>
<a name="l02646"></a><a class="code" href="regs_8h.html#a5332bbecd0ff60a4a2690c516531df87">02646</a> <span class="preprocessor"></span><span class="preprocessor">        #define MEM_PROT_0_MEM_PROT_0_MASK                   (0xFFFFFFFFu)</span>
<a name="l02647"></a><a class="code" href="regs_8h.html#a281e390efbb0403b4e005ecd83233c86">02647</a> <span class="preprocessor"></span><span class="preprocessor">        #define MEM_PROT_0_MEM_PROT_0_BIT                    (0)</span>
<a name="l02648"></a><a class="code" href="regs_8h.html#af94cd675de07bd7f234b17b77bf7116c">02648</a> <span class="preprocessor"></span><span class="preprocessor">        #define MEM_PROT_0_MEM_PROT_0_BITS                   (32)</span>
<a name="l02649"></a>02649 <span class="preprocessor"></span>
<a name="l02650"></a><a class="code" href="regs_8h.html#a907f18f655766d126e69eb88adaec87f">02650</a> <span class="preprocessor">#define MEM_PROT_1                                           *((volatile int32u *)0x40005004u)</span>
<a name="l02651"></a><a class="code" href="regs_8h.html#a3444b4a7ea5300540553275df1cc9940">02651</a> <span class="preprocessor"></span><span class="preprocessor">#define MEM_PROT_1_REG                                       *((volatile int32u *)0x40005004u)</span>
<a name="l02652"></a><a class="code" href="regs_8h.html#a6c57c17c21546289939196e76ceea718">02652</a> <span class="preprocessor"></span><span class="preprocessor">#define MEM_PROT_1_ADDR                                      (0x40005004u)</span>
<a name="l02653"></a><a class="code" href="regs_8h.html#a2e685e261625f671add0d42fe35f4fc3">02653</a> <span class="preprocessor"></span><span class="preprocessor">#define MEM_PROT_1_RESET                                     (0x00000000u)</span>
<a name="l02654"></a>02654 <span class="preprocessor"></span>        <span class="comment">/* MEM_PROT_1 field */</span>
<a name="l02655"></a><a class="code" href="regs_8h.html#a4197b3f16086a5096fb7ad23da225616">02655</a> <span class="preprocessor">        #define MEM_PROT_1_MEM_PROT_1                        (0xFFFFFFFFu)</span>
<a name="l02656"></a><a class="code" href="regs_8h.html#a59faea6a3fef73caf4ed005ab35e4860">02656</a> <span class="preprocessor"></span><span class="preprocessor">        #define MEM_PROT_1_MEM_PROT_1_MASK                   (0xFFFFFFFFu)</span>
<a name="l02657"></a><a class="code" href="regs_8h.html#a7e570e1120467ce4aa4274b43593412b">02657</a> <span class="preprocessor"></span><span class="preprocessor">        #define MEM_PROT_1_MEM_PROT_1_BIT                    (0)</span>
<a name="l02658"></a><a class="code" href="regs_8h.html#a568c6a6328550d1d1b3f7e97a9912ad4">02658</a> <span class="preprocessor"></span><span class="preprocessor">        #define MEM_PROT_1_MEM_PROT_1_BITS                   (32)</span>
<a name="l02659"></a>02659 <span class="preprocessor"></span>
<a name="l02660"></a><a class="code" href="regs_8h.html#a83271b0545f0c89fb2d8671d6640966d">02660</a> <span class="preprocessor">#define MEM_PROT_2                                           *((volatile int32u *)0x40005008u)</span>
<a name="l02661"></a><a class="code" href="regs_8h.html#ac81afb1a70be981eb573b9c08f5b7f9a">02661</a> <span class="preprocessor"></span><span class="preprocessor">#define MEM_PROT_2_REG                                       *((volatile int32u *)0x40005008u)</span>
<a name="l02662"></a><a class="code" href="regs_8h.html#afaec331cd6fd9a32a6db26658298b220">02662</a> <span class="preprocessor"></span><span class="preprocessor">#define MEM_PROT_2_ADDR                                      (0x40005008u)</span>
<a name="l02663"></a><a class="code" href="regs_8h.html#aecd9ffdb93822e80041cef4e2294255f">02663</a> <span class="preprocessor"></span><span class="preprocessor">#define MEM_PROT_2_RESET                                     (0x00000000u)</span>
<a name="l02664"></a>02664 <span class="preprocessor"></span>        <span class="comment">/* MEM_PROT_2 field */</span>
<a name="l02665"></a><a class="code" href="regs_8h.html#a26c9921a604efe1b49d7f0a096f06a30">02665</a> <span class="preprocessor">        #define MEM_PROT_2_MEM_PROT_2                        (0xFFFFFFFFu)</span>
<a name="l02666"></a><a class="code" href="regs_8h.html#a3e0059ddad4d2933783f7bc2dfd1a676">02666</a> <span class="preprocessor"></span><span class="preprocessor">        #define MEM_PROT_2_MEM_PROT_2_MASK                   (0xFFFFFFFFu)</span>
<a name="l02667"></a><a class="code" href="regs_8h.html#ac45ea072da19ef5d74c8991f62826425">02667</a> <span class="preprocessor"></span><span class="preprocessor">        #define MEM_PROT_2_MEM_PROT_2_BIT                    (0)</span>
<a name="l02668"></a><a class="code" href="regs_8h.html#a490572758ebd5e63645fb5a48b744b49">02668</a> <span class="preprocessor"></span><span class="preprocessor">        #define MEM_PROT_2_MEM_PROT_2_BITS                   (32)</span>
<a name="l02669"></a>02669 <span class="preprocessor"></span>
<a name="l02670"></a><a class="code" href="regs_8h.html#a7731456af1f80a3e232957228f4208c9">02670</a> <span class="preprocessor">#define MEM_PROT_3                                           *((volatile int32u *)0x4000500Cu)</span>
<a name="l02671"></a><a class="code" href="regs_8h.html#abdf1c763aa162a17bfc3292f55c57460">02671</a> <span class="preprocessor"></span><span class="preprocessor">#define MEM_PROT_3_REG                                       *((volatile int32u *)0x4000500Cu)</span>
<a name="l02672"></a><a class="code" href="regs_8h.html#af8898507d1201edb9da68b97d2edd3d4">02672</a> <span class="preprocessor"></span><span class="preprocessor">#define MEM_PROT_3_ADDR                                      (0x4000500Cu)</span>
<a name="l02673"></a><a class="code" href="regs_8h.html#a5a631d957059e226dad86d718b5f7a4c">02673</a> <span class="preprocessor"></span><span class="preprocessor">#define MEM_PROT_3_RESET                                     (0x00000000u)</span>
<a name="l02674"></a>02674 <span class="preprocessor"></span>        <span class="comment">/* MEM_PROT_3 field */</span>
<a name="l02675"></a><a class="code" href="regs_8h.html#af650202acc96dadce36654a57c7095f1">02675</a> <span class="preprocessor">        #define MEM_PROT_3_MEM_PROT_3                        (0xFFFFFFFFu)</span>
<a name="l02676"></a><a class="code" href="regs_8h.html#a8d72b9cba9d241e6e769c00e12ccef4b">02676</a> <span class="preprocessor"></span><span class="preprocessor">        #define MEM_PROT_3_MEM_PROT_3_MASK                   (0xFFFFFFFFu)</span>
<a name="l02677"></a><a class="code" href="regs_8h.html#a51c1c0571168473dd8aebd9a6a6f6459">02677</a> <span class="preprocessor"></span><span class="preprocessor">        #define MEM_PROT_3_MEM_PROT_3_BIT                    (0)</span>
<a name="l02678"></a><a class="code" href="regs_8h.html#a72e952057c2c46750173600574f97916">02678</a> <span class="preprocessor"></span><span class="preprocessor">        #define MEM_PROT_3_MEM_PROT_3_BITS                   (32)</span>
<a name="l02679"></a>02679 <span class="preprocessor"></span>
<a name="l02680"></a><a class="code" href="regs_8h.html#a30b7c36c5912454e8a285eed4b35d196">02680</a> <span class="preprocessor">#define MEM_PROT_4                                           *((volatile int32u *)0x40005010u)</span>
<a name="l02681"></a><a class="code" href="regs_8h.html#a2ae87e14c4ef6905b89498212fca676a">02681</a> <span class="preprocessor"></span><span class="preprocessor">#define MEM_PROT_4_REG                                       *((volatile int32u *)0x40005010u)</span>
<a name="l02682"></a><a class="code" href="regs_8h.html#a8411485d9ca36d75179f2163f1cd1f9d">02682</a> <span class="preprocessor"></span><span class="preprocessor">#define MEM_PROT_4_ADDR                                      (0x40005010u)</span>
<a name="l02683"></a><a class="code" href="regs_8h.html#ad4b968ddd396f0fd06f23237b514b563">02683</a> <span class="preprocessor"></span><span class="preprocessor">#define MEM_PROT_4_RESET                                     (0x00000000u)</span>
<a name="l02684"></a>02684 <span class="preprocessor"></span>        <span class="comment">/* MEM_PROT_4 field */</span>
<a name="l02685"></a><a class="code" href="regs_8h.html#ac2d186d865c38e14ea248f052e7302e4">02685</a> <span class="preprocessor">        #define MEM_PROT_4_MEM_PROT_4                        (0xFFFFFFFFu)</span>
<a name="l02686"></a><a class="code" href="regs_8h.html#ac018f455b480db69cc5435a1bc27a59b">02686</a> <span class="preprocessor"></span><span class="preprocessor">        #define MEM_PROT_4_MEM_PROT_4_MASK                   (0xFFFFFFFFu)</span>
<a name="l02687"></a><a class="code" href="regs_8h.html#aff3284cbb1febbeb12489f95042bfd0c">02687</a> <span class="preprocessor"></span><span class="preprocessor">        #define MEM_PROT_4_MEM_PROT_4_BIT                    (0)</span>
<a name="l02688"></a><a class="code" href="regs_8h.html#adeca62b1deb93cf1bd0ade93427e8a58">02688</a> <span class="preprocessor"></span><span class="preprocessor">        #define MEM_PROT_4_MEM_PROT_4_BITS                   (32)</span>
<a name="l02689"></a>02689 <span class="preprocessor"></span>
<a name="l02690"></a><a class="code" href="regs_8h.html#acc4cc759228a2712513996d79abbe36e">02690</a> <span class="preprocessor">#define MEM_PROT_5                                           *((volatile int32u *)0x40005014u)</span>
<a name="l02691"></a><a class="code" href="regs_8h.html#aa86314f2811dba15babfa512f70a412e">02691</a> <span class="preprocessor"></span><span class="preprocessor">#define MEM_PROT_5_REG                                       *((volatile int32u *)0x40005014u)</span>
<a name="l02692"></a><a class="code" href="regs_8h.html#ac4caa5bb9223e36ef2c19cb624c4fc9e">02692</a> <span class="preprocessor"></span><span class="preprocessor">#define MEM_PROT_5_ADDR                                      (0x40005014u)</span>
<a name="l02693"></a><a class="code" href="regs_8h.html#aeaceed15652a050f56a453af2e4899fc">02693</a> <span class="preprocessor"></span><span class="preprocessor">#define MEM_PROT_5_RESET                                     (0x00000000u)</span>
<a name="l02694"></a>02694 <span class="preprocessor"></span>        <span class="comment">/* MEM_PROT_5 field */</span>
<a name="l02695"></a><a class="code" href="regs_8h.html#a3b7fea9e388405198a4a7b32fea55381">02695</a> <span class="preprocessor">        #define MEM_PROT_5_MEM_PROT_5                        (0xFFFFFFFFu)</span>
<a name="l02696"></a><a class="code" href="regs_8h.html#a5ca2a723c14ce15c436faff8026243c5">02696</a> <span class="preprocessor"></span><span class="preprocessor">        #define MEM_PROT_5_MEM_PROT_5_MASK                   (0xFFFFFFFFu)</span>
<a name="l02697"></a><a class="code" href="regs_8h.html#a570d478d94420935217d3b064d86cc29">02697</a> <span class="preprocessor"></span><span class="preprocessor">        #define MEM_PROT_5_MEM_PROT_5_BIT                    (0)</span>
<a name="l02698"></a><a class="code" href="regs_8h.html#ab2e512e499154cdf5b724e6c5a4c3c42">02698</a> <span class="preprocessor"></span><span class="preprocessor">        #define MEM_PROT_5_MEM_PROT_5_BITS                   (32)</span>
<a name="l02699"></a>02699 <span class="preprocessor"></span>
<a name="l02700"></a><a class="code" href="regs_8h.html#ab3ecd35dd66423b567d9cd6d50b4d2f2">02700</a> <span class="preprocessor">#define MEM_PROT_6                                           *((volatile int32u *)0x40005018u)</span>
<a name="l02701"></a><a class="code" href="regs_8h.html#a18816c9a1bcfd50179f5554d72b2f304">02701</a> <span class="preprocessor"></span><span class="preprocessor">#define MEM_PROT_6_REG                                       *((volatile int32u *)0x40005018u)</span>
<a name="l02702"></a><a class="code" href="regs_8h.html#a9603e5f56a298044d3a6095dd1fcdf64">02702</a> <span class="preprocessor"></span><span class="preprocessor">#define MEM_PROT_6_ADDR                                      (0x40005018u)</span>
<a name="l02703"></a><a class="code" href="regs_8h.html#a9ea9b78b351c57341424e228049ba473">02703</a> <span class="preprocessor"></span><span class="preprocessor">#define MEM_PROT_6_RESET                                     (0x00000000u)</span>
<a name="l02704"></a>02704 <span class="preprocessor"></span>        <span class="comment">/* MEM_PROT_6 field */</span>
<a name="l02705"></a><a class="code" href="regs_8h.html#a72194404185f466f5f2ad2827c268109">02705</a> <span class="preprocessor">        #define MEM_PROT_6_MEM_PROT_6                        (0xFFFFFFFFu)</span>
<a name="l02706"></a><a class="code" href="regs_8h.html#a121954b0a02337aa2fe1addd1e549271">02706</a> <span class="preprocessor"></span><span class="preprocessor">        #define MEM_PROT_6_MEM_PROT_6_MASK                   (0xFFFFFFFFu)</span>
<a name="l02707"></a><a class="code" href="regs_8h.html#a31beb00a72d3d75a1949957250b699b7">02707</a> <span class="preprocessor"></span><span class="preprocessor">        #define MEM_PROT_6_MEM_PROT_6_BIT                    (0)</span>
<a name="l02708"></a><a class="code" href="regs_8h.html#aeb20eb0b69fd7fd23f90116215c5888b">02708</a> <span class="preprocessor"></span><span class="preprocessor">        #define MEM_PROT_6_MEM_PROT_6_BITS                   (32)</span>
<a name="l02709"></a>02709 <span class="preprocessor"></span>
<a name="l02710"></a><a class="code" href="regs_8h.html#a5fcb2c57d0bc7171567347b67e150841">02710</a> <span class="preprocessor">#define MEM_PROT_7                                           *((volatile int32u *)0x4000501Cu)</span>
<a name="l02711"></a><a class="code" href="regs_8h.html#ac23166204a81c63f80b0c7361a5a1a5c">02711</a> <span class="preprocessor"></span><span class="preprocessor">#define MEM_PROT_7_REG                                       *((volatile int32u *)0x4000501Cu)</span>
<a name="l02712"></a><a class="code" href="regs_8h.html#ab3e150d0bcf981204d699665fc791d77">02712</a> <span class="preprocessor"></span><span class="preprocessor">#define MEM_PROT_7_ADDR                                      (0x4000501Cu)</span>
<a name="l02713"></a><a class="code" href="regs_8h.html#a25031d199eea19879e1a8f6e848347e1">02713</a> <span class="preprocessor"></span><span class="preprocessor">#define MEM_PROT_7_RESET                                     (0x00000000u)</span>
<a name="l02714"></a>02714 <span class="preprocessor"></span>        <span class="comment">/* MEM_PROT_7 field */</span>
<a name="l02715"></a><a class="code" href="regs_8h.html#ad1527b04e7f3b02bb346b669ef3744a6">02715</a> <span class="preprocessor">        #define MEM_PROT_7_MEM_PROT_7                        (0xFFFFFFFFu)</span>
<a name="l02716"></a><a class="code" href="regs_8h.html#aef26a6974a4ba76442ac0397baae20f2">02716</a> <span class="preprocessor"></span><span class="preprocessor">        #define MEM_PROT_7_MEM_PROT_7_MASK                   (0xFFFFFFFFu)</span>
<a name="l02717"></a><a class="code" href="regs_8h.html#a2db377d7ec165524aca06fbddf8c518c">02717</a> <span class="preprocessor"></span><span class="preprocessor">        #define MEM_PROT_7_MEM_PROT_7_BIT                    (0)</span>
<a name="l02718"></a><a class="code" href="regs_8h.html#a773c88498bf25007aeded6f04fc7dbcd">02718</a> <span class="preprocessor"></span><span class="preprocessor">        #define MEM_PROT_7_MEM_PROT_7_BITS                   (32)</span>
<a name="l02719"></a>02719 <span class="preprocessor"></span>
<a name="l02720"></a><a class="code" href="regs_8h.html#a23de4b2b3144a3e2b4aa2afc9b5de560">02720</a> <span class="preprocessor">#define DMA_PROT_ADDR                                        *((volatile int32u *)0x40005020u)</span>
<a name="l02721"></a><a class="code" href="regs_8h.html#ac8fe3a906e7e13b1757bdb5b7ce4ebf1">02721</a> <span class="preprocessor"></span><span class="preprocessor">#define DMA_PROT_ADDR_REG                                    *((volatile int32u *)0x40005020u)</span>
<a name="l02722"></a><a class="code" href="regs_8h.html#ac5c27be07822062b9924acf67663fc17">02722</a> <span class="preprocessor"></span><span class="preprocessor">#define DMA_PROT_ADDR_ADDR                                   (0x40005020u)</span>
<a name="l02723"></a><a class="code" href="regs_8h.html#ac96e416ad5279fcbc73513a6d943e1e4">02723</a> <span class="preprocessor"></span><span class="preprocessor">#define DMA_PROT_ADDR_RESET                                  (0x20000000u)</span>
<a name="l02724"></a>02724 <span class="preprocessor"></span>        <span class="comment">/* DMA_PROT_OFFS field */</span>
<a name="l02725"></a><a class="code" href="regs_8h.html#ac26992cce04a3d6a778989295d916a6d">02725</a> <span class="preprocessor">        #define DMA_PROT_ADDR_DMA_PROT_OFFS                  (0xFFFFE000u)</span>
<a name="l02726"></a><a class="code" href="regs_8h.html#adefba2dbbfd6148ee26f0e2d6d861eca">02726</a> <span class="preprocessor"></span><span class="preprocessor">        #define DMA_PROT_ADDR_DMA_PROT_OFFS_MASK             (0xFFFFE000u)</span>
<a name="l02727"></a><a class="code" href="regs_8h.html#a458f425ccb3c6314ce98bddb1c6f821d">02727</a> <span class="preprocessor"></span><span class="preprocessor">        #define DMA_PROT_ADDR_DMA_PROT_OFFS_BIT              (13)</span>
<a name="l02728"></a><a class="code" href="regs_8h.html#a9a7c7dfcbfe957ac17436855aec8b251">02728</a> <span class="preprocessor"></span><span class="preprocessor">        #define DMA_PROT_ADDR_DMA_PROT_OFFS_BITS             (19)</span>
<a name="l02729"></a>02729 <span class="preprocessor"></span>        <span class="comment">/* DMA_PROT_ADDR field */</span>
<a name="l02730"></a><a class="code" href="regs_8h.html#a612bf5dc81d44ce306709867ab153e5f">02730</a> <span class="preprocessor">        #define DMA_PROT_ADDR_DMA_PROT_ADDR                  (0x00001FFFu)</span>
<a name="l02731"></a><a class="code" href="regs_8h.html#a2f5dea77a4f770e6d322a633ea7b3678">02731</a> <span class="preprocessor"></span><span class="preprocessor">        #define DMA_PROT_ADDR_DMA_PROT_ADDR_MASK             (0x00001FFFu)</span>
<a name="l02732"></a><a class="code" href="regs_8h.html#a345d7edcf619264a3c5206388d783aec">02732</a> <span class="preprocessor"></span><span class="preprocessor">        #define DMA_PROT_ADDR_DMA_PROT_ADDR_BIT              (0)</span>
<a name="l02733"></a><a class="code" href="regs_8h.html#acdaf5161d2b40772cd84221826639512">02733</a> <span class="preprocessor"></span><span class="preprocessor">        #define DMA_PROT_ADDR_DMA_PROT_ADDR_BITS             (13)</span>
<a name="l02734"></a>02734 <span class="preprocessor"></span>
<a name="l02735"></a><a class="code" href="regs_8h.html#a2262627eae3ae68a5bcf251acab332c4">02735</a> <span class="preprocessor">#define DMA_PROT_CH                                          *((volatile int32u *)0x40005024u)</span>
<a name="l02736"></a><a class="code" href="regs_8h.html#a854a81a7b2fb9fa039c6077f041b35ae">02736</a> <span class="preprocessor"></span><span class="preprocessor">#define DMA_PROT_CH_REG                                      *((volatile int32u *)0x40005024u)</span>
<a name="l02737"></a><a class="code" href="regs_8h.html#a35af1f99d2d51e915f6fa4d2684099d4">02737</a> <span class="preprocessor"></span><span class="preprocessor">#define DMA_PROT_CH_ADDR                                     (0x40005024u)</span>
<a name="l02738"></a><a class="code" href="regs_8h.html#a52777ed398d9511a0536e949bfd5239d">02738</a> <span class="preprocessor"></span><span class="preprocessor">#define DMA_PROT_CH_RESET                                    (0x00000000u)</span>
<a name="l02739"></a>02739 <span class="preprocessor"></span>        <span class="comment">/* DMA_PROT_CH field */</span>
<a name="l02740"></a><a class="code" href="regs_8h.html#a91c4d5fcf16bf7c67ac65e0ae447b99a">02740</a> <span class="preprocessor">        #define DMA_PROT_CH_DMA_PROT_CH                      (0x00000007u)</span>
<a name="l02741"></a><a class="code" href="regs_8h.html#ae649589bc557b1f51b792743103770c7">02741</a> <span class="preprocessor"></span><span class="preprocessor">        #define DMA_PROT_CH_DMA_PROT_CH_MASK                 (0x00000007u)</span>
<a name="l02742"></a><a class="code" href="regs_8h.html#a1b3d2d720692c4067a02a7252e7f3f44">02742</a> <span class="preprocessor"></span><span class="preprocessor">        #define DMA_PROT_CH_DMA_PROT_CH_BIT                  (0)</span>
<a name="l02743"></a><a class="code" href="regs_8h.html#a9ed3b9f7c7186f10204b53fe20d283c8">02743</a> <span class="preprocessor"></span><span class="preprocessor">        #define DMA_PROT_CH_DMA_PROT_CH_BITS                 (3)</span>
<a name="l02744"></a>02744 <span class="preprocessor"></span>
<a name="l02745"></a><a class="code" href="regs_8h.html#ad0835cbd2d3f7a616f9c8f4d468c977c">02745</a> <span class="preprocessor">#define MEM_PROT_EN                                          *((volatile int32u *)0x40005028u)</span>
<a name="l02746"></a><a class="code" href="regs_8h.html#a1f951251c7467f92eb28009a21d932de">02746</a> <span class="preprocessor"></span><span class="preprocessor">#define MEM_PROT_EN_REG                                      *((volatile int32u *)0x40005028u)</span>
<a name="l02747"></a><a class="code" href="regs_8h.html#a69226f558d4ec79717693a1b69567ab9">02747</a> <span class="preprocessor"></span><span class="preprocessor">#define MEM_PROT_EN_ADDR                                     (0x40005028u)</span>
<a name="l02748"></a><a class="code" href="regs_8h.html#a63941b8fcb85fb3f86fdae48c34e03d6">02748</a> <span class="preprocessor"></span><span class="preprocessor">#define MEM_PROT_EN_RESET                                    (0x00000000u)</span>
<a name="l02749"></a>02749 <span class="preprocessor"></span>        <span class="comment">/* FORCE_PROT field */</span>
<a name="l02750"></a><a class="code" href="regs_8h.html#a7f5a840a2219878e2e14d1545c543e09">02750</a> <span class="preprocessor">        #define MEM_PROT_EN_FORCE_PROT                       (0x00000004u)</span>
<a name="l02751"></a><a class="code" href="regs_8h.html#a58aec488cff51d52a458fb16c6009c01">02751</a> <span class="preprocessor"></span><span class="preprocessor">        #define MEM_PROT_EN_FORCE_PROT_MASK                  (0x00000004u)</span>
<a name="l02752"></a><a class="code" href="regs_8h.html#aae9a198f60b516720069822730a9e256">02752</a> <span class="preprocessor"></span><span class="preprocessor">        #define MEM_PROT_EN_FORCE_PROT_BIT                   (2)</span>
<a name="l02753"></a><a class="code" href="regs_8h.html#a59b435e28fe570cbfb5598903d908f52">02753</a> <span class="preprocessor"></span><span class="preprocessor">        #define MEM_PROT_EN_FORCE_PROT_BITS                  (1)</span>
<a name="l02754"></a>02754 <span class="preprocessor"></span>        <span class="comment">/* DMA_PROT_EN_MAC field */</span>
<a name="l02755"></a><a class="code" href="regs_8h.html#a1473cdc9564bfc5b66208f0e14731d83">02755</a> <span class="preprocessor">        #define MEM_PROT_EN_DMA_PROT_EN_MAC                  (0x00000002u)</span>
<a name="l02756"></a><a class="code" href="regs_8h.html#afc363fdacc6206e04e79594989d54276">02756</a> <span class="preprocessor"></span><span class="preprocessor">        #define MEM_PROT_EN_DMA_PROT_EN_MAC_MASK             (0x00000002u)</span>
<a name="l02757"></a><a class="code" href="regs_8h.html#a1e4c9e313f7547c603aa650ce30ebc26">02757</a> <span class="preprocessor"></span><span class="preprocessor">        #define MEM_PROT_EN_DMA_PROT_EN_MAC_BIT              (1)</span>
<a name="l02758"></a><a class="code" href="regs_8h.html#a5eca279e6f563e52aa061e592817ad96">02758</a> <span class="preprocessor"></span><span class="preprocessor">        #define MEM_PROT_EN_DMA_PROT_EN_MAC_BITS             (1)</span>
<a name="l02759"></a>02759 <span class="preprocessor"></span>        <span class="comment">/* DMA_PROT_EN_OTHER field */</span>
<a name="l02760"></a><a class="code" href="regs_8h.html#a89f780c12ed7ffe50d357ce0ab580d4f">02760</a> <span class="preprocessor">        #define MEM_PROT_EN_DMA_PROT_EN_OTHER                (0x00000001u)</span>
<a name="l02761"></a><a class="code" href="regs_8h.html#ad72116f1dfb8664458277ee00e5d7e4a">02761</a> <span class="preprocessor"></span><span class="preprocessor">        #define MEM_PROT_EN_DMA_PROT_EN_OTHER_MASK           (0x00000001u)</span>
<a name="l02762"></a><a class="code" href="regs_8h.html#a046958efeec038ef55b10265deadc3ab">02762</a> <span class="preprocessor"></span><span class="preprocessor">        #define MEM_PROT_EN_DMA_PROT_EN_OTHER_BIT            (0)</span>
<a name="l02763"></a><a class="code" href="regs_8h.html#a9cf40f54b2996661f5b84774010a8dc0">02763</a> <span class="preprocessor"></span><span class="preprocessor">        #define MEM_PROT_EN_DMA_PROT_EN_OTHER_BITS           (1)</span>
<a name="l02764"></a>02764 <span class="preprocessor"></span>
<a name="l02765"></a>02765 <span class="comment">/* SLOW_TIMERS block */</span>
<a name="l02766"></a><a class="code" href="regs_8h.html#a2e6fd20c568db8a5365a051d1cc12c4d">02766</a> <span class="preprocessor">#define DATA_SLOW_TIMERS_BASE                                (0x40006000u)</span>
<a name="l02767"></a><a class="code" href="regs_8h.html#a859ab84e9b2e238d9336d45696f9ae33">02767</a> <span class="preprocessor"></span><span class="preprocessor">#define DATA_SLOW_TIMERS_END                                 (0x40006024u)</span>
<a name="l02768"></a><a class="code" href="regs_8h.html#a3b85d224779dd5a56faf735323f1b3e6">02768</a> <span class="preprocessor"></span><span class="preprocessor">#define DATA_SLOW_TIMERS_SIZE                                (DATA_SLOW_TIMERS_END - DATA_SLOW_TIMERS_BASE + 1)</span>
<a name="l02769"></a>02769 <span class="preprocessor"></span>
<a name="l02770"></a><a class="code" href="regs_8h.html#a325d7685a842e29dbf0571b0f8387177">02770</a> <span class="preprocessor">#define WDOG_CFG                                             *((volatile int32u *)0x40006000u)</span>
<a name="l02771"></a><a class="code" href="regs_8h.html#aa6114245634aeb647ddd636e5e103fbc">02771</a> <span class="preprocessor"></span><span class="preprocessor">#define WDOG_CFG_REG                                         *((volatile int32u *)0x40006000u)</span>
<a name="l02772"></a><a class="code" href="regs_8h.html#a1a9e7a05e52230e07b8e17d85cc783ba">02772</a> <span class="preprocessor"></span><span class="preprocessor">#define WDOG_CFG_ADDR                                        (0x40006000u)</span>
<a name="l02773"></a><a class="code" href="regs_8h.html#aa16ddc0c342254d64a1c6af2ad23da88">02773</a> <span class="preprocessor"></span><span class="preprocessor">#define WDOG_CFG_RESET                                       (0x00000002u)</span>
<a name="l02774"></a>02774 <span class="preprocessor"></span>        <span class="comment">/* WDOG_DISABLE field */</span>
<a name="l02775"></a><a class="code" href="regs_8h.html#ac6891fa0c67a0592fc8fd06704a10358">02775</a> <span class="preprocessor">        #define WDOG_DISABLE                                 (0x00000002u)</span>
<a name="l02776"></a><a class="code" href="regs_8h.html#a12d153f2b8812f3c3b3075a9f72abe52">02776</a> <span class="preprocessor"></span><span class="preprocessor">        #define WDOG_DISABLE_MASK                            (0x00000002u)</span>
<a name="l02777"></a><a class="code" href="regs_8h.html#a00c1ff2d44056163dbaeeaa27b75a099">02777</a> <span class="preprocessor"></span><span class="preprocessor">        #define WDOG_DISABLE_BIT                             (1)</span>
<a name="l02778"></a><a class="code" href="regs_8h.html#a0c3cd06928152f9cde0dc8fcb70e828d">02778</a> <span class="preprocessor"></span><span class="preprocessor">        #define WDOG_DISABLE_BITS                            (1)</span>
<a name="l02779"></a>02779 <span class="preprocessor"></span>        <span class="comment">/* WDOG_ENABLE field */</span>
<a name="l02780"></a><a class="code" href="regs_8h.html#aec4918782389a92c47f0e0ae713a9991">02780</a> <span class="preprocessor">        #define WDOG_ENABLE                                  (0x00000001u)</span>
<a name="l02781"></a><a class="code" href="regs_8h.html#a1e960f12cc9129a4a7da03f5998e9441">02781</a> <span class="preprocessor"></span><span class="preprocessor">        #define WDOG_ENABLE_MASK                             (0x00000001u)</span>
<a name="l02782"></a><a class="code" href="regs_8h.html#a4ff8c27b9ce94731f489e88085851582">02782</a> <span class="preprocessor"></span><span class="preprocessor">        #define WDOG_ENABLE_BIT                              (0)</span>
<a name="l02783"></a><a class="code" href="regs_8h.html#a8fd6c81847fae5037bf2260dff5d4a68">02783</a> <span class="preprocessor"></span><span class="preprocessor">        #define WDOG_ENABLE_BITS                             (1)</span>
<a name="l02784"></a>02784 <span class="preprocessor"></span>
<a name="l02785"></a><a class="code" href="regs_8h.html#a6cde1d9f77cda404bcc79db1811e2371">02785</a> <span class="preprocessor">#define WDOG_KEY                                             *((volatile int32u *)0x40006004u)</span>
<a name="l02786"></a><a class="code" href="regs_8h.html#a6d32b24d590c24c24430c1e66a822348">02786</a> <span class="preprocessor"></span><span class="preprocessor">#define WDOG_KEY_REG                                         *((volatile int32u *)0x40006004u)</span>
<a name="l02787"></a><a class="code" href="regs_8h.html#a10d77a5c606eff56653adc2240b43a56">02787</a> <span class="preprocessor"></span><span class="preprocessor">#define WDOG_KEY_ADDR                                        (0x40006004u)</span>
<a name="l02788"></a><a class="code" href="regs_8h.html#a40b4578b89a25c07cb568de89b7d8731">02788</a> <span class="preprocessor"></span><span class="preprocessor">#define WDOG_KEY_RESET                                       (0x00000000u)</span>
<a name="l02789"></a>02789 <span class="preprocessor"></span>        <span class="comment">/* WDOG_KEY_FIELD field */</span>
<a name="l02790"></a><a class="code" href="regs_8h.html#abe22ae6ac1c4d3373cb66c0d76cb77f1">02790</a> <span class="preprocessor">        #define WDOG_KEY_FIELD                               (0x0000FFFFu)</span>
<a name="l02791"></a><a class="code" href="regs_8h.html#a597b55fefce3aef261af81eceebb8512">02791</a> <span class="preprocessor"></span><span class="preprocessor">        #define WDOG_KEY_FIELD_MASK                          (0x0000FFFFu)</span>
<a name="l02792"></a><a class="code" href="regs_8h.html#ad20caf93b1ad458a21c0f600fcbada9c">02792</a> <span class="preprocessor"></span><span class="preprocessor">        #define WDOG_KEY_FIELD_BIT                           (0)</span>
<a name="l02793"></a><a class="code" href="regs_8h.html#aca093da27215235a9ae92449257f3ab4">02793</a> <span class="preprocessor"></span><span class="preprocessor">        #define WDOG_KEY_FIELD_BITS                          (16)</span>
<a name="l02794"></a>02794 <span class="preprocessor"></span>
<a name="l02795"></a><a class="code" href="regs_8h.html#a47778fdbeb4b310a042db4ca65828565">02795</a> <span class="preprocessor">#define WDOG_RESET                                           *((volatile int32u *)0x40006008u)</span>
<a name="l02796"></a><a class="code" href="regs_8h.html#ab588a5bf634131c08b0c940543139ba4">02796</a> <span class="preprocessor"></span><span class="preprocessor">#define WDOG_RESET_REG                                       *((volatile int32u *)0x40006008u)</span>
<a name="l02797"></a><a class="code" href="regs_8h.html#a889d5e640e0002aba2e42673476711d1">02797</a> <span class="preprocessor"></span><span class="preprocessor">#define WDOG_RESET_ADDR                                      (0x40006008u)</span>
<a name="l02798"></a><a class="code" href="regs_8h.html#a6ea7fabdc820e3144880d3b7cd71ce3a">02798</a> <span class="preprocessor"></span><span class="preprocessor">#define WDOG_RESET_RESET                                     (0x00000000u)</span>
<a name="l02799"></a>02799 <span class="preprocessor"></span>
<a name="l02800"></a><a class="code" href="regs_8h.html#a738ea93ecb502eebf3d138a8cf5a3be7">02800</a> <span class="preprocessor">#define SLEEPTMR_CFG                                         *((volatile int32u *)0x4000600Cu)</span>
<a name="l02801"></a><a class="code" href="regs_8h.html#a269e5181d923461ea9e8c4e4b30b5247">02801</a> <span class="preprocessor"></span><span class="preprocessor">#define SLEEPTMR_CFG_REG                                     *((volatile int32u *)0x4000600Cu)</span>
<a name="l02802"></a><a class="code" href="regs_8h.html#a3281c52567381a851092247c4b8e95ef">02802</a> <span class="preprocessor"></span><span class="preprocessor">#define SLEEPTMR_CFG_ADDR                                    (0x4000600Cu)</span>
<a name="l02803"></a><a class="code" href="regs_8h.html#a63945e1d2397122f1d0857418e04aed9">02803</a> <span class="preprocessor"></span><span class="preprocessor">#define SLEEPTMR_CFG_RESET                                   (0x00000400u)</span>
<a name="l02804"></a>02804 <span class="preprocessor"></span>        <span class="comment">/* SLEEPTMR_REVERSE field */</span>
<a name="l02805"></a><a class="code" href="regs_8h.html#a507089544c9ddef1b1c698fc74ec6851">02805</a> <span class="preprocessor">        #define SLEEPTMR_REVERSE                             (0x00001000u)</span>
<a name="l02806"></a><a class="code" href="regs_8h.html#a5225ebf9f30f4339e73bf7e4b52c4263">02806</a> <span class="preprocessor"></span><span class="preprocessor">        #define SLEEPTMR_REVERSE_MASK                        (0x00001000u)</span>
<a name="l02807"></a><a class="code" href="regs_8h.html#aebf9da7c92fbdfa2f3f2b504d59feca6">02807</a> <span class="preprocessor"></span><span class="preprocessor">        #define SLEEPTMR_REVERSE_BIT                         (12)</span>
<a name="l02808"></a><a class="code" href="regs_8h.html#aa751e8995d597beeb816e3dc9592a822">02808</a> <span class="preprocessor"></span><span class="preprocessor">        #define SLEEPTMR_REVERSE_BITS                        (1)</span>
<a name="l02809"></a>02809 <span class="preprocessor"></span>        <span class="comment">/* SLEEPTMR_ENABLE field */</span>
<a name="l02810"></a><a class="code" href="regs_8h.html#ad9aa7235e41d8ac9d6227564c3b23404">02810</a> <span class="preprocessor">        #define SLEEPTMR_ENABLE                              (0x00000800u)</span>
<a name="l02811"></a><a class="code" href="regs_8h.html#a500026f8016185068d71ce91aafa18c5">02811</a> <span class="preprocessor"></span><span class="preprocessor">        #define SLEEPTMR_ENABLE_MASK                         (0x00000800u)</span>
<a name="l02812"></a><a class="code" href="regs_8h.html#a1cb7fa0a7313592d242a3763b03a1551">02812</a> <span class="preprocessor"></span><span class="preprocessor">        #define SLEEPTMR_ENABLE_BIT                          (11)</span>
<a name="l02813"></a><a class="code" href="regs_8h.html#a976776ffd5a4be40771e793ad359cb8c">02813</a> <span class="preprocessor"></span><span class="preprocessor">        #define SLEEPTMR_ENABLE_BITS                         (1)</span>
<a name="l02814"></a>02814 <span class="preprocessor"></span>        <span class="comment">/* SLEEPTMR_DBGPAUSE field */</span>
<a name="l02815"></a><a class="code" href="regs_8h.html#ad8bac4de9a112e20203574bd7d42f6fc">02815</a> <span class="preprocessor">        #define SLEEPTMR_DBGPAUSE                            (0x00000400u)</span>
<a name="l02816"></a><a class="code" href="regs_8h.html#acbbba64928fc6febda8df1737d5a79b6">02816</a> <span class="preprocessor"></span><span class="preprocessor">        #define SLEEPTMR_DBGPAUSE_MASK                       (0x00000400u)</span>
<a name="l02817"></a><a class="code" href="regs_8h.html#a05291be157479096506ee2eb2a6bd697">02817</a> <span class="preprocessor"></span><span class="preprocessor">        #define SLEEPTMR_DBGPAUSE_BIT                        (10)</span>
<a name="l02818"></a><a class="code" href="regs_8h.html#ade30c01e05a0a52517dd579a8c73f296">02818</a> <span class="preprocessor"></span><span class="preprocessor">        #define SLEEPTMR_DBGPAUSE_BITS                       (1)</span>
<a name="l02819"></a>02819 <span class="preprocessor"></span>        <span class="comment">/* SLEEPTMR_CLKDIV field */</span>
<a name="l02820"></a><a class="code" href="regs_8h.html#a6c6bb857d303bd0a9d9b73dbe0737e46">02820</a> <span class="preprocessor">        #define SLEEPTMR_CLKDIV                              (0x000000F0u)</span>
<a name="l02821"></a><a class="code" href="regs_8h.html#a6f620713d208f60531146fe61e5c87b3">02821</a> <span class="preprocessor"></span><span class="preprocessor">        #define SLEEPTMR_CLKDIV_MASK                         (0x000000F0u)</span>
<a name="l02822"></a><a class="code" href="regs_8h.html#a048b83a96193f0251354c0fbdf98a323">02822</a> <span class="preprocessor"></span><span class="preprocessor">        #define SLEEPTMR_CLKDIV_BIT                          (4)</span>
<a name="l02823"></a><a class="code" href="regs_8h.html#a393344c879e5594ba9136ceb6cfabb9b">02823</a> <span class="preprocessor"></span><span class="preprocessor">        #define SLEEPTMR_CLKDIV_BITS                         (4)</span>
<a name="l02824"></a>02824 <span class="preprocessor"></span>        <span class="comment">/* SLEEPTMR_CLKSEL field */</span>
<a name="l02825"></a><a class="code" href="regs_8h.html#ab5a3e93407abe52b2f726ad45fa14d6a">02825</a> <span class="preprocessor">        #define SLEEPTMR_CLKSEL                              (0x00000001u)</span>
<a name="l02826"></a><a class="code" href="regs_8h.html#a88ca4fb94535f92452ebfbcb34fe0c94">02826</a> <span class="preprocessor"></span><span class="preprocessor">        #define SLEEPTMR_CLKSEL_MASK                         (0x00000001u)</span>
<a name="l02827"></a><a class="code" href="regs_8h.html#ada6f249b675ae8f3402099e9dbc3b4b1">02827</a> <span class="preprocessor"></span><span class="preprocessor">        #define SLEEPTMR_CLKSEL_BIT                          (0)</span>
<a name="l02828"></a><a class="code" href="regs_8h.html#a869af9676b170283acd045eb04a3628d">02828</a> <span class="preprocessor"></span><span class="preprocessor">        #define SLEEPTMR_CLKSEL_BITS                         (1)</span>
<a name="l02829"></a>02829 <span class="preprocessor"></span>
<a name="l02830"></a><a class="code" href="regs_8h.html#a93fcacce123a5aa09dde9b808077df9c">02830</a> <span class="preprocessor">#define SLEEPTMR_CNTH                                        *((volatile int32u *)0x40006010u)</span>
<a name="l02831"></a><a class="code" href="regs_8h.html#ad4b8aadbddb75368d1d93fb796c5f72c">02831</a> <span class="preprocessor"></span><span class="preprocessor">#define SLEEPTMR_CNTH_REG                                    *((volatile int32u *)0x40006010u)</span>
<a name="l02832"></a><a class="code" href="regs_8h.html#ab825df6835b934866842e7c6edda1513">02832</a> <span class="preprocessor"></span><span class="preprocessor">#define SLEEPTMR_CNTH_ADDR                                   (0x40006010u)</span>
<a name="l02833"></a><a class="code" href="regs_8h.html#a49b98ea2ae656c3ea56c2ba5d6cc51a9">02833</a> <span class="preprocessor"></span><span class="preprocessor">#define SLEEPTMR_CNTH_RESET                                  (0x00000000u)</span>
<a name="l02834"></a>02834 <span class="preprocessor"></span>        <span class="comment">/* SLEEPTMR_CNTH_FIELD field */</span>
<a name="l02835"></a><a class="code" href="regs_8h.html#a7dd811dc419eebeb9780257398671477">02835</a> <span class="preprocessor">        #define SLEEPTMR_CNTH_FIELD                          (0x0000FFFFu)</span>
<a name="l02836"></a><a class="code" href="regs_8h.html#a9916d0d9735a5b49c05ba077c9461c93">02836</a> <span class="preprocessor"></span><span class="preprocessor">        #define SLEEPTMR_CNTH_FIELD_MASK                     (0x0000FFFFu)</span>
<a name="l02837"></a><a class="code" href="regs_8h.html#a4863d8245f672b778c8cb071d7a907af">02837</a> <span class="preprocessor"></span><span class="preprocessor">        #define SLEEPTMR_CNTH_FIELD_BIT                      (0)</span>
<a name="l02838"></a><a class="code" href="regs_8h.html#acc38db3422000855b005814b6122d22c">02838</a> <span class="preprocessor"></span><span class="preprocessor">        #define SLEEPTMR_CNTH_FIELD_BITS                     (16)</span>
<a name="l02839"></a>02839 <span class="preprocessor"></span>
<a name="l02840"></a><a class="code" href="regs_8h.html#ae239aee5f0408077b1cecff48af768e1">02840</a> <span class="preprocessor">#define SLEEPTMR_CNTL                                        *((volatile int32u *)0x40006014u)</span>
<a name="l02841"></a><a class="code" href="regs_8h.html#ac820528b22d47a460bb908b21566cb07">02841</a> <span class="preprocessor"></span><span class="preprocessor">#define SLEEPTMR_CNTL_REG                                    *((volatile int32u *)0x40006014u)</span>
<a name="l02842"></a><a class="code" href="regs_8h.html#a884913a596a64e88803b6736adc60a8b">02842</a> <span class="preprocessor"></span><span class="preprocessor">#define SLEEPTMR_CNTL_ADDR                                   (0x40006014u)</span>
<a name="l02843"></a><a class="code" href="regs_8h.html#afa32676aa1b19f74755981ed693d3c0b">02843</a> <span class="preprocessor"></span><span class="preprocessor">#define SLEEPTMR_CNTL_RESET                                  (0x00000000u)</span>
<a name="l02844"></a>02844 <span class="preprocessor"></span>        <span class="comment">/* SLEEPTMR_CNTL_FIELD field */</span>
<a name="l02845"></a><a class="code" href="regs_8h.html#a4d07c86a1666317f2c0a42818926b11a">02845</a> <span class="preprocessor">        #define SLEEPTMR_CNTL_FIELD                          (0x0000FFFFu)</span>
<a name="l02846"></a><a class="code" href="regs_8h.html#a934dcdd4af2e8b5a27ced29dc7cd617c">02846</a> <span class="preprocessor"></span><span class="preprocessor">        #define SLEEPTMR_CNTL_FIELD_MASK                     (0x0000FFFFu)</span>
<a name="l02847"></a><a class="code" href="regs_8h.html#ae11c9673f89b1db8754cd12786408bef">02847</a> <span class="preprocessor"></span><span class="preprocessor">        #define SLEEPTMR_CNTL_FIELD_BIT                      (0)</span>
<a name="l02848"></a><a class="code" href="regs_8h.html#a2a86fe934f876c3783105114022b70bf">02848</a> <span class="preprocessor"></span><span class="preprocessor">        #define SLEEPTMR_CNTL_FIELD_BITS                     (16)</span>
<a name="l02849"></a>02849 <span class="preprocessor"></span>
<a name="l02850"></a><a class="code" href="regs_8h.html#adf83a47b8b85c4cdfca68533c69526c1">02850</a> <span class="preprocessor">#define SLEEPTMR_CMPAH                                       *((volatile int32u *)0x40006018u)</span>
<a name="l02851"></a><a class="code" href="regs_8h.html#a553c822fc05e491a4e4139dd23ad22ea">02851</a> <span class="preprocessor"></span><span class="preprocessor">#define SLEEPTMR_CMPAH_REG                                   *((volatile int32u *)0x40006018u)</span>
<a name="l02852"></a><a class="code" href="regs_8h.html#a6cfe08272ca83fd7da6627374515f1ab">02852</a> <span class="preprocessor"></span><span class="preprocessor">#define SLEEPTMR_CMPAH_ADDR                                  (0x40006018u)</span>
<a name="l02853"></a><a class="code" href="regs_8h.html#af0a8caf26f6cda41bfd04e37605fb89c">02853</a> <span class="preprocessor"></span><span class="preprocessor">#define SLEEPTMR_CMPAH_RESET                                 (0x0000FFFFu)</span>
<a name="l02854"></a>02854 <span class="preprocessor"></span>        <span class="comment">/* SLEEPTMR_CMPAH_FIELD field */</span>
<a name="l02855"></a><a class="code" href="regs_8h.html#a0073a008499471852cb02ddb8aca24c1">02855</a> <span class="preprocessor">        #define SLEEPTMR_CMPAH_FIELD                         (0x0000FFFFu)</span>
<a name="l02856"></a><a class="code" href="regs_8h.html#a3916bda51a5c38d4c3118b09eab28d0d">02856</a> <span class="preprocessor"></span><span class="preprocessor">        #define SLEEPTMR_CMPAH_FIELD_MASK                    (0x0000FFFFu)</span>
<a name="l02857"></a><a class="code" href="regs_8h.html#a945fc7decd979288ced79f76716779a3">02857</a> <span class="preprocessor"></span><span class="preprocessor">        #define SLEEPTMR_CMPAH_FIELD_BIT                     (0)</span>
<a name="l02858"></a><a class="code" href="regs_8h.html#a209db7459db77e10e17b21cb060dc64e">02858</a> <span class="preprocessor"></span><span class="preprocessor">        #define SLEEPTMR_CMPAH_FIELD_BITS                    (16)</span>
<a name="l02859"></a>02859 <span class="preprocessor"></span>
<a name="l02860"></a><a class="code" href="regs_8h.html#ae6ec0462d50fb919c866486af9f1c290">02860</a> <span class="preprocessor">#define SLEEPTMR_CMPAL                                       *((volatile int32u *)0x4000601Cu)</span>
<a name="l02861"></a><a class="code" href="regs_8h.html#a89029ad45930eb99d69e5e6cd4aeb3d8">02861</a> <span class="preprocessor"></span><span class="preprocessor">#define SLEEPTMR_CMPAL_REG                                   *((volatile int32u *)0x4000601Cu)</span>
<a name="l02862"></a><a class="code" href="regs_8h.html#a21897feea122dc0a6459eebc89292ace">02862</a> <span class="preprocessor"></span><span class="preprocessor">#define SLEEPTMR_CMPAL_ADDR                                  (0x4000601Cu)</span>
<a name="l02863"></a><a class="code" href="regs_8h.html#a700d178fef9245b3fe460e6a85e82edd">02863</a> <span class="preprocessor"></span><span class="preprocessor">#define SLEEPTMR_CMPAL_RESET                                 (0x0000FFFFu)</span>
<a name="l02864"></a>02864 <span class="preprocessor"></span>        <span class="comment">/* SLEEPTMR_CMPAL_FIELD field */</span>
<a name="l02865"></a><a class="code" href="regs_8h.html#afe07abe8b4f359b5c61a8a2f33ee0ed8">02865</a> <span class="preprocessor">        #define SLEEPTMR_CMPAL_FIELD                         (0x0000FFFFu)</span>
<a name="l02866"></a><a class="code" href="regs_8h.html#a9a58a9fe33b9ce13a17699b0d9cbd381">02866</a> <span class="preprocessor"></span><span class="preprocessor">        #define SLEEPTMR_CMPAL_FIELD_MASK                    (0x0000FFFFu)</span>
<a name="l02867"></a><a class="code" href="regs_8h.html#ad7ab26f2cae001d4c6b367e850f54285">02867</a> <span class="preprocessor"></span><span class="preprocessor">        #define SLEEPTMR_CMPAL_FIELD_BIT                     (0)</span>
<a name="l02868"></a><a class="code" href="regs_8h.html#aa1c6ad5f078510995254561d8f43affe">02868</a> <span class="preprocessor"></span><span class="preprocessor">        #define SLEEPTMR_CMPAL_FIELD_BITS                    (16)</span>
<a name="l02869"></a>02869 <span class="preprocessor"></span>
<a name="l02870"></a><a class="code" href="regs_8h.html#a3816439570c9636e2f665c5f7e557307">02870</a> <span class="preprocessor">#define SLEEPTMR_CMPBH                                       *((volatile int32u *)0x40006020u)</span>
<a name="l02871"></a><a class="code" href="regs_8h.html#a3aa5b4b8c8a851f8ac1f76594793548a">02871</a> <span class="preprocessor"></span><span class="preprocessor">#define SLEEPTMR_CMPBH_REG                                   *((volatile int32u *)0x40006020u)</span>
<a name="l02872"></a><a class="code" href="regs_8h.html#a5a710d4d96151619457a8a47208672b5">02872</a> <span class="preprocessor"></span><span class="preprocessor">#define SLEEPTMR_CMPBH_ADDR                                  (0x40006020u)</span>
<a name="l02873"></a><a class="code" href="regs_8h.html#aab6dae0e62c075f86893782ece501b4c">02873</a> <span class="preprocessor"></span><span class="preprocessor">#define SLEEPTMR_CMPBH_RESET                                 (0x0000FFFFu)</span>
<a name="l02874"></a>02874 <span class="preprocessor"></span>        <span class="comment">/* SLEEPTMR_CMPBH_FIELD field */</span>
<a name="l02875"></a><a class="code" href="regs_8h.html#ab625de52f5c4a9bffbaac2fc160eea44">02875</a> <span class="preprocessor">        #define SLEEPTMR_CMPBH_FIELD                         (0x0000FFFFu)</span>
<a name="l02876"></a><a class="code" href="regs_8h.html#a5ae2d4974c5f5856173b2322b51c51db">02876</a> <span class="preprocessor"></span><span class="preprocessor">        #define SLEEPTMR_CMPBH_FIELD_MASK                    (0x0000FFFFu)</span>
<a name="l02877"></a><a class="code" href="regs_8h.html#af26a1eb1029799ac921da979ffec26e2">02877</a> <span class="preprocessor"></span><span class="preprocessor">        #define SLEEPTMR_CMPBH_FIELD_BIT                     (0)</span>
<a name="l02878"></a><a class="code" href="regs_8h.html#a82f39a730c59e88a50582b07f667a234">02878</a> <span class="preprocessor"></span><span class="preprocessor">        #define SLEEPTMR_CMPBH_FIELD_BITS                    (16)</span>
<a name="l02879"></a>02879 <span class="preprocessor"></span>
<a name="l02880"></a><a class="code" href="regs_8h.html#a0ccda8731c81280281463c0ad86a28d0">02880</a> <span class="preprocessor">#define SLEEPTMR_CMPBL                                       *((volatile int32u *)0x40006024u)</span>
<a name="l02881"></a><a class="code" href="regs_8h.html#a243effe059f67e7f096e71c61d61d155">02881</a> <span class="preprocessor"></span><span class="preprocessor">#define SLEEPTMR_CMPBL_REG                                   *((volatile int32u *)0x40006024u)</span>
<a name="l02882"></a><a class="code" href="regs_8h.html#a0dd52455139e950d794bf3d6d622b801">02882</a> <span class="preprocessor"></span><span class="preprocessor">#define SLEEPTMR_CMPBL_ADDR                                  (0x40006024u)</span>
<a name="l02883"></a><a class="code" href="regs_8h.html#a7f9102a80c6197cf0e84b045e29efe14">02883</a> <span class="preprocessor"></span><span class="preprocessor">#define SLEEPTMR_CMPBL_RESET                                 (0x0000FFFFu)</span>
<a name="l02884"></a>02884 <span class="preprocessor"></span>        <span class="comment">/* SLEEPTMR_CMPBL_FIELD field */</span>
<a name="l02885"></a><a class="code" href="regs_8h.html#a500a72ab30a3ce69f52c65a6f533cfc6">02885</a> <span class="preprocessor">        #define SLEEPTMR_CMPBL_FIELD                         (0x0000FFFFu)</span>
<a name="l02886"></a><a class="code" href="regs_8h.html#aacf796edc73ab333a09ae7253bb0b2fe">02886</a> <span class="preprocessor"></span><span class="preprocessor">        #define SLEEPTMR_CMPBL_FIELD_MASK                    (0x0000FFFFu)</span>
<a name="l02887"></a><a class="code" href="regs_8h.html#a005469b35164178e730226a1320ffd67">02887</a> <span class="preprocessor"></span><span class="preprocessor">        #define SLEEPTMR_CMPBL_FIELD_BIT                     (0)</span>
<a name="l02888"></a><a class="code" href="regs_8h.html#abd9d3ddb5d5e21753d9e3e8a54f2214a">02888</a> <span class="preprocessor"></span><span class="preprocessor">        #define SLEEPTMR_CMPBL_FIELD_BITS                    (16)</span>
<a name="l02889"></a>02889 <span class="preprocessor"></span>
<a name="l02890"></a>02890 <span class="comment">/* CAL_ADC block */</span>
<a name="l02891"></a><a class="code" href="regs_8h.html#a6300d45750286879fe6808331616f1b0">02891</a> <span class="preprocessor">#define DATA_CAL_ADC_BASE                                    (0x40007000u)</span>
<a name="l02892"></a><a class="code" href="regs_8h.html#acf0cd55fc4d7d358f44b34d64647f48e">02892</a> <span class="preprocessor"></span><span class="preprocessor">#define DATA_CAL_ADC_END                                     (0x40007004u)</span>
<a name="l02893"></a><a class="code" href="regs_8h.html#a7762d5bb3f0ab819f913b0f730ed403d">02893</a> <span class="preprocessor"></span><span class="preprocessor">#define DATA_CAL_ADC_SIZE                                    (DATA_CAL_ADC_END - DATA_CAL_ADC_BASE + 1)</span>
<a name="l02894"></a>02894 <span class="preprocessor"></span>
<a name="l02895"></a><a class="code" href="regs_8h.html#a801cc2e40e1d5dac46cda16b60e5da15">02895</a> <span class="preprocessor">#define CAL_ADC_DATA                                         *((volatile int32u *)0x40007000u)</span>
<a name="l02896"></a><a class="code" href="regs_8h.html#aea264e9b5caa67cc9766502b395eeb6f">02896</a> <span class="preprocessor"></span><span class="preprocessor">#define CAL_ADC_DATA_REG                                     *((volatile int32u *)0x40007000u)</span>
<a name="l02897"></a><a class="code" href="regs_8h.html#a75ebe9ed87f8f933b9863486ef517900">02897</a> <span class="preprocessor"></span><span class="preprocessor">#define CAL_ADC_DATA_ADDR                                    (0x40007000u)</span>
<a name="l02898"></a><a class="code" href="regs_8h.html#ac9b6f357a14145a3f3b20a5ea2350c81">02898</a> <span class="preprocessor"></span><span class="preprocessor">#define CAL_ADC_DATA_RESET                                   (0x00000000u)</span>
<a name="l02899"></a>02899 <span class="preprocessor"></span>        <span class="comment">/* CAL_ADC_DATA field */</span>
<a name="l02900"></a><a class="code" href="regs_8h.html#a8c1c7056bb0ebeb6e3c367c71ad94c56">02900</a> <span class="preprocessor">        #define CAL_ADC_DATA_CAL_ADC_DATA                    (0x0000FFFFu)</span>
<a name="l02901"></a><a class="code" href="regs_8h.html#a1e576efafaa6af77b5d3c47ae89d6ef1">02901</a> <span class="preprocessor"></span><span class="preprocessor">        #define CAL_ADC_DATA_CAL_ADC_DATA_MASK               (0x0000FFFFu)</span>
<a name="l02902"></a><a class="code" href="regs_8h.html#adfaa2c7244ef5aabbe1e9264b5a5ddb0">02902</a> <span class="preprocessor"></span><span class="preprocessor">        #define CAL_ADC_DATA_CAL_ADC_DATA_BIT                (0)</span>
<a name="l02903"></a><a class="code" href="regs_8h.html#ab9c229c5ff7614854a7c80f5d1ac3c8e">02903</a> <span class="preprocessor"></span><span class="preprocessor">        #define CAL_ADC_DATA_CAL_ADC_DATA_BITS               (16)</span>
<a name="l02904"></a>02904 <span class="preprocessor"></span>
<a name="l02905"></a><a class="code" href="regs_8h.html#a47708f1591dd3cd90f9839529245cf87">02905</a> <span class="preprocessor">#define CAL_ADC_CONFIG                                       *((volatile int32u *)0x40007004u)</span>
<a name="l02906"></a><a class="code" href="regs_8h.html#adfbca32f284b9aad2bdb95b347c51d14">02906</a> <span class="preprocessor"></span><span class="preprocessor">#define CAL_ADC_CONFIG_REG                                   *((volatile int32u *)0x40007004u)</span>
<a name="l02907"></a><a class="code" href="regs_8h.html#ad265c08764b0190b182f5df953cd6929">02907</a> <span class="preprocessor"></span><span class="preprocessor">#define CAL_ADC_CONFIG_ADDR                                  (0x40007004u)</span>
<a name="l02908"></a><a class="code" href="regs_8h.html#ab900dedfa46dd804f3b95acc35911bb0">02908</a> <span class="preprocessor"></span><span class="preprocessor">#define CAL_ADC_CONFIG_RESET                                 (0x00000000u)</span>
<a name="l02909"></a>02909 <span class="preprocessor"></span>        <span class="comment">/* CAL_ADC_RATE field */</span>
<a name="l02910"></a><a class="code" href="regs_8h.html#a788adf6c28b95e705aae7bd97c9ccd1b">02910</a> <span class="preprocessor">        #define CAL_ADC_CONFIG_CAL_ADC_RATE                  (0x00007000u)</span>
<a name="l02911"></a><a class="code" href="regs_8h.html#a96fda2dc62209e45bb4740aeccb75dfb">02911</a> <span class="preprocessor"></span><span class="preprocessor">        #define CAL_ADC_CONFIG_CAL_ADC_RATE_MASK             (0x00007000u)</span>
<a name="l02912"></a><a class="code" href="regs_8h.html#a2aeeec8998a43a917da5d9327f5708ac">02912</a> <span class="preprocessor"></span><span class="preprocessor">        #define CAL_ADC_CONFIG_CAL_ADC_RATE_BIT              (12)</span>
<a name="l02913"></a><a class="code" href="regs_8h.html#ab244c0995aeadc208eec4a9b1aa7f1f7">02913</a> <span class="preprocessor"></span><span class="preprocessor">        #define CAL_ADC_CONFIG_CAL_ADC_RATE_BITS             (3)</span>
<a name="l02914"></a>02914 <span class="preprocessor"></span>        <span class="comment">/* CAL_ADC_MUX field */</span>
<a name="l02915"></a><a class="code" href="regs_8h.html#ad59e162e9a96c2d8bcc42950a5378c7f">02915</a> <span class="preprocessor">        #define CAL_ADC_CONFIG_CAL_ADC_MUX                   (0x00000F80u)</span>
<a name="l02916"></a><a class="code" href="regs_8h.html#a52ad5b30bd463eab5b451c9e4061e6c8">02916</a> <span class="preprocessor"></span><span class="preprocessor">        #define CAL_ADC_CONFIG_CAL_ADC_MUX_MASK              (0x00000F80u)</span>
<a name="l02917"></a><a class="code" href="regs_8h.html#a498a51c5f63556a9042696043e4cf7b3">02917</a> <span class="preprocessor"></span><span class="preprocessor">        #define CAL_ADC_CONFIG_CAL_ADC_MUX_BIT               (7)</span>
<a name="l02918"></a><a class="code" href="regs_8h.html#affcc343452e6b38506ef8d1c9f73e083">02918</a> <span class="preprocessor"></span><span class="preprocessor">        #define CAL_ADC_CONFIG_CAL_ADC_MUX_BITS              (5)</span>
<a name="l02919"></a>02919 <span class="preprocessor"></span>        <span class="comment">/* CAL_ADC_CLKSEL field */</span>
<a name="l02920"></a><a class="code" href="regs_8h.html#abcc98c6b5bc947076668cc8d9b03b129">02920</a> <span class="preprocessor">        #define CAL_ADC_CONFIG_CAL_ADC_CLKSEL                (0x00000004u)</span>
<a name="l02921"></a><a class="code" href="regs_8h.html#ae118936c94863cf77132cd66bba06e8b">02921</a> <span class="preprocessor"></span><span class="preprocessor">        #define CAL_ADC_CONFIG_CAL_ADC_CLKSEL_MASK           (0x00000004u)</span>
<a name="l02922"></a><a class="code" href="regs_8h.html#a4e11b6adedc611e4b5bbf5668cc7e89b">02922</a> <span class="preprocessor"></span><span class="preprocessor">        #define CAL_ADC_CONFIG_CAL_ADC_CLKSEL_BIT            (2)</span>
<a name="l02923"></a><a class="code" href="regs_8h.html#a1049cbba9aa59c86f0264deec6346812">02923</a> <span class="preprocessor"></span><span class="preprocessor">        #define CAL_ADC_CONFIG_CAL_ADC_CLKSEL_BITS           (1)</span>
<a name="l02924"></a>02924 <span class="preprocessor"></span>        <span class="comment">/* CAL_ADC_DITHER_DIS field */</span>
<a name="l02925"></a><a class="code" href="regs_8h.html#a5d6c3838306005f7c799868cb30f3cc9">02925</a> <span class="preprocessor">        #define CAL_ADC_CONFIG_CAL_ADC_DITHER_DIS            (0x00000002u)</span>
<a name="l02926"></a><a class="code" href="regs_8h.html#aaa7b3761c6376f3f184453dc176456ab">02926</a> <span class="preprocessor"></span><span class="preprocessor">        #define CAL_ADC_CONFIG_CAL_ADC_DITHER_DIS_MASK       (0x00000002u)</span>
<a name="l02927"></a><a class="code" href="regs_8h.html#ae7d6fab438949fac0d29e94ac0015a83">02927</a> <span class="preprocessor"></span><span class="preprocessor">        #define CAL_ADC_CONFIG_CAL_ADC_DITHER_DIS_BIT        (1)</span>
<a name="l02928"></a><a class="code" href="regs_8h.html#ae404ada6a01ab48ff1ecd9205eda81db">02928</a> <span class="preprocessor"></span><span class="preprocessor">        #define CAL_ADC_CONFIG_CAL_ADC_DITHER_DIS_BITS       (1)</span>
<a name="l02929"></a>02929 <span class="preprocessor"></span>        <span class="comment">/* CAL_ADC_EN field */</span>
<a name="l02930"></a><a class="code" href="regs_8h.html#a963e80dac9c5919181f106103cee7d46">02930</a> <span class="preprocessor">        #define CAL_ADC_CONFIG_CAL_ADC_EN                    (0x00000001u)</span>
<a name="l02931"></a><a class="code" href="regs_8h.html#a37bab8ae996ca05d65936dc5746a2e45">02931</a> <span class="preprocessor"></span><span class="preprocessor">        #define CAL_ADC_CONFIG_CAL_ADC_EN_MASK               (0x00000001u)</span>
<a name="l02932"></a><a class="code" href="regs_8h.html#a553bddfc368406fa2cb11f49180cccdf">02932</a> <span class="preprocessor"></span><span class="preprocessor">        #define CAL_ADC_CONFIG_CAL_ADC_EN_BIT                (0)</span>
<a name="l02933"></a><a class="code" href="regs_8h.html#acc9663229e39dd0d7693f59944746934">02933</a> <span class="preprocessor"></span><span class="preprocessor">        #define CAL_ADC_CONFIG_CAL_ADC_EN_BITS               (1)</span>
<a name="l02934"></a>02934 <span class="preprocessor"></span>
<a name="l02935"></a>02935 <span class="comment">/* FLASH_CONTROL block */</span>
<a name="l02936"></a><a class="code" href="regs_8h.html#ab615dd8987b845dfe8c14b9c02f63e87">02936</a> <span class="preprocessor">#define DATA_FLASH_CONTROL_BASE                              (0x40008000u)</span>
<a name="l02937"></a><a class="code" href="regs_8h.html#ad35b16068bddf0357f8b86fdc6750800">02937</a> <span class="preprocessor"></span><span class="preprocessor">#define DATA_FLASH_CONTROL_END                               (0x40008084u)</span>
<a name="l02938"></a><a class="code" href="regs_8h.html#a4c4c3f4e5a65d119d0fe5dffa6ccf38e">02938</a> <span class="preprocessor"></span><span class="preprocessor">#define DATA_FLASH_CONTROL_SIZE                              (DATA_FLASH_CONTROL_END - DATA_FLASH_CONTROL_BASE + 1)</span>
<a name="l02939"></a>02939 <span class="preprocessor"></span>
<a name="l02940"></a><a class="code" href="regs_8h.html#a42d925cbd1b6384eb75305515e9146da">02940</a> <span class="preprocessor">#define FLASH_ACCESS                                         *((volatile int32u *)0x40008000u)</span>
<a name="l02941"></a><a class="code" href="regs_8h.html#a8cabb55cea608c124916e25a82dd5891">02941</a> <span class="preprocessor"></span><span class="preprocessor">#define FLASH_ACCESS_REG                                     *((volatile int32u *)0x40008000u)</span>
<a name="l02942"></a><a class="code" href="regs_8h.html#afa2fca5f8209d937b27c7ee8479fee8b">02942</a> <span class="preprocessor"></span><span class="preprocessor">#define FLASH_ACCESS_ADDR                                    (0x40008000u)</span>
<a name="l02943"></a><a class="code" href="regs_8h.html#ae45fb5c657500d73b8d1a9d1a02ea098">02943</a> <span class="preprocessor"></span><span class="preprocessor">#define FLASH_ACCESS_RESET                                   (0x00000031u)</span>
<a name="l02944"></a>02944 <span class="preprocessor"></span>        <span class="comment">/* PREFETCH_STATUS field */</span>
<a name="l02945"></a><a class="code" href="regs_8h.html#a440142c0abbdbea0a949cc920647421d">02945</a> <span class="preprocessor">        #define FLASH_ACCESS_PREFETCH_STATUS                 (0x00000020u)</span>
<a name="l02946"></a><a class="code" href="regs_8h.html#a5c0b2ca207998f679f8696b3a7b7ca89">02946</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_ACCESS_PREFETCH_STATUS_MASK            (0x00000020u)</span>
<a name="l02947"></a><a class="code" href="regs_8h.html#a80e3ca7d4b1a8851e3529084b61aaa8e">02947</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_ACCESS_PREFETCH_STATUS_BIT             (5)</span>
<a name="l02948"></a><a class="code" href="regs_8h.html#a431860870e7d5b0db3fec32a746b3d68">02948</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_ACCESS_PREFETCH_STATUS_BITS            (1)</span>
<a name="l02949"></a>02949 <span class="preprocessor"></span>        <span class="comment">/* PREFETCH_EN field */</span>
<a name="l02950"></a><a class="code" href="regs_8h.html#ad8253e1ab7270b1d997e88316fb326f9">02950</a> <span class="preprocessor">        #define FLASH_ACCESS_PREFETCH_EN                     (0x00000010u)</span>
<a name="l02951"></a><a class="code" href="regs_8h.html#a309ecea0ea4949397da165650f51e5f7">02951</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_ACCESS_PREFETCH_EN_MASK                (0x00000010u)</span>
<a name="l02952"></a><a class="code" href="regs_8h.html#af8e80726b93a0e47a7b515aaef08fd40">02952</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_ACCESS_PREFETCH_EN_BIT                 (4)</span>
<a name="l02953"></a><a class="code" href="regs_8h.html#acd3291348d8b7a2a8ce4dbac0e1c8a2d">02953</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_ACCESS_PREFETCH_EN_BITS                (1)</span>
<a name="l02954"></a>02954 <span class="preprocessor"></span>        <span class="comment">/* HALFCYCLE_ACCESS field */</span>
<a name="l02955"></a><a class="code" href="regs_8h.html#a01f1d01fb1d3d53c4063948607bc7297">02955</a> <span class="preprocessor">        #define FLASH_ACCESS_HALFCYCLE_ACCESS                (0x00000008u)</span>
<a name="l02956"></a><a class="code" href="regs_8h.html#aa25b19c0899624505d7f1d35b03c1b89">02956</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_ACCESS_HALFCYCLE_ACCESS_MASK           (0x00000008u)</span>
<a name="l02957"></a><a class="code" href="regs_8h.html#ac4c1cb165f582bae7e7f966a8f6d8c79">02957</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_ACCESS_HALFCYCLE_ACCESS_BIT            (3)</span>
<a name="l02958"></a><a class="code" href="regs_8h.html#a61bdfe9f37f31ec301ebefbd4ce1fcee">02958</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_ACCESS_HALFCYCLE_ACCESS_BITS           (1)</span>
<a name="l02959"></a>02959 <span class="preprocessor"></span>        <span class="comment">/* CODE_LATENCY field */</span>
<a name="l02960"></a><a class="code" href="regs_8h.html#a1c8c17fb48f07d05ae86553c6148b430">02960</a> <span class="preprocessor">        #define FLASH_ACCESS_CODE_LATENCY                    (0x00000007u)</span>
<a name="l02961"></a><a class="code" href="regs_8h.html#a33386cbe37e6a048484a679b4bd222e6">02961</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_ACCESS_CODE_LATENCY_MASK               (0x00000007u)</span>
<a name="l02962"></a><a class="code" href="regs_8h.html#a5b6a3997342923357bfd8534111ec2ae">02962</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_ACCESS_CODE_LATENCY_BIT                (0)</span>
<a name="l02963"></a><a class="code" href="regs_8h.html#a48db06f808d8f29a1c51e1cf40d09757">02963</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_ACCESS_CODE_LATENCY_BITS               (3)</span>
<a name="l02964"></a>02964 <span class="preprocessor"></span>
<a name="l02965"></a><a class="code" href="regs_8h.html#a820e8ab190ecdc9d33891bff6bda225e">02965</a> <span class="preprocessor">#define FPEC_KEY                                             *((volatile int32u *)0x40008004u)</span>
<a name="l02966"></a><a class="code" href="regs_8h.html#a319af1e83b07ad9457abc5d30a9476d0">02966</a> <span class="preprocessor"></span><span class="preprocessor">#define FPEC_KEY_REG                                         *((volatile int32u *)0x40008004u)</span>
<a name="l02967"></a><a class="code" href="regs_8h.html#abdb1e7c0274898e7d67f2236e98e6aa6">02967</a> <span class="preprocessor"></span><span class="preprocessor">#define FPEC_KEY_ADDR                                        (0x40008004u)</span>
<a name="l02968"></a><a class="code" href="regs_8h.html#aae6d1fa26738b25db291f206f0b4fb2d">02968</a> <span class="preprocessor"></span><span class="preprocessor">#define FPEC_KEY_RESET                                       (0x00000000u)</span>
<a name="l02969"></a>02969 <span class="preprocessor"></span>        <span class="comment">/* FKEYR field */</span>
<a name="l02970"></a><a class="code" href="regs_8h.html#a06666b62771b2fd62310aa2ca96db5ac">02970</a> <span class="preprocessor">        #define FPEC_KEY_FKEYR                               (0xFFFFFFFFu)</span>
<a name="l02971"></a><a class="code" href="regs_8h.html#a4ebe27cc382ea3d4b3bfe993c469ca7a">02971</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPEC_KEY_FKEYR_MASK                          (0xFFFFFFFFu)</span>
<a name="l02972"></a><a class="code" href="regs_8h.html#abfd864e8adfef44da33451780c7de3ad">02972</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPEC_KEY_FKEYR_BIT                           (0)</span>
<a name="l02973"></a><a class="code" href="regs_8h.html#af912ea369fc22f4fb796e812fc5f2af5">02973</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPEC_KEY_FKEYR_BITS                          (32)</span>
<a name="l02974"></a>02974 <span class="preprocessor"></span>
<a name="l02975"></a><a class="code" href="regs_8h.html#a57967d6e2b522357667072600119a44a">02975</a> <span class="preprocessor">#define OPT_KEY                                              *((volatile int32u *)0x40008008u)</span>
<a name="l02976"></a><a class="code" href="regs_8h.html#a65b1f18ac382355fde580112594a8db4">02976</a> <span class="preprocessor"></span><span class="preprocessor">#define OPT_KEY_REG                                          *((volatile int32u *)0x40008008u)</span>
<a name="l02977"></a><a class="code" href="regs_8h.html#afe9e708ac2b1d0409fe1a1e2a12ff947">02977</a> <span class="preprocessor"></span><span class="preprocessor">#define OPT_KEY_ADDR                                         (0x40008008u)</span>
<a name="l02978"></a><a class="code" href="regs_8h.html#ab094d3b439c250c7ac23435382c81e8b">02978</a> <span class="preprocessor"></span><span class="preprocessor">#define OPT_KEY_RESET                                        (0x00000000u)</span>
<a name="l02979"></a>02979 <span class="preprocessor"></span>        <span class="comment">/* OPTKEYR field */</span>
<a name="l02980"></a><a class="code" href="regs_8h.html#afce755f98abe9f27be66098fec65b5d9">02980</a> <span class="preprocessor">        #define OPT_KEY_OPTKEYR                              (0xFFFFFFFFu)</span>
<a name="l02981"></a><a class="code" href="regs_8h.html#aca68901db229f6bb955929ad275f9618">02981</a> <span class="preprocessor"></span><span class="preprocessor">        #define OPT_KEY_OPTKEYR_MASK                         (0xFFFFFFFFu)</span>
<a name="l02982"></a><a class="code" href="regs_8h.html#a563dc298f2d2f5d80b87f081bac742ad">02982</a> <span class="preprocessor"></span><span class="preprocessor">        #define OPT_KEY_OPTKEYR_BIT                          (0)</span>
<a name="l02983"></a><a class="code" href="regs_8h.html#a991657ea01c2d69ba9d73e6f31d544c9">02983</a> <span class="preprocessor"></span><span class="preprocessor">        #define OPT_KEY_OPTKEYR_BITS                         (32)</span>
<a name="l02984"></a>02984 <span class="preprocessor"></span>
<a name="l02985"></a><a class="code" href="regs_8h.html#af7885ead0caebd279d43fe1cb3da6708">02985</a> <span class="preprocessor">#define FLASH_STATUS                                         *((volatile int32u *)0x4000800Cu)</span>
<a name="l02986"></a><a class="code" href="regs_8h.html#a3ce3719983deb5101a87da25c92484c6">02986</a> <span class="preprocessor"></span><span class="preprocessor">#define FLASH_STATUS_REG                                     *((volatile int32u *)0x4000800Cu)</span>
<a name="l02987"></a><a class="code" href="regs_8h.html#a3aa2033657af34951e62fd4382b6ee27">02987</a> <span class="preprocessor"></span><span class="preprocessor">#define FLASH_STATUS_ADDR                                    (0x4000800Cu)</span>
<a name="l02988"></a><a class="code" href="regs_8h.html#adbeeb536df7c6e1310b65a93caa284f7">02988</a> <span class="preprocessor"></span><span class="preprocessor">#define FLASH_STATUS_RESET                                   (0x00000000u)</span>
<a name="l02989"></a>02989 <span class="preprocessor"></span>        <span class="comment">/* EOP field */</span>
<a name="l02990"></a><a class="code" href="regs_8h.html#acb650ed2f9fcf4f5f9d6e08428e39c8f">02990</a> <span class="preprocessor">        #define FLASH_STATUS_EOP                             (0x00000020u)</span>
<a name="l02991"></a><a class="code" href="regs_8h.html#ac2f091584323a6bab55dc87b888a3f8b">02991</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_STATUS_EOP_MASK                        (0x00000020u)</span>
<a name="l02992"></a><a class="code" href="regs_8h.html#af6ee048d22ec3d382459fa44a115fe61">02992</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_STATUS_EOP_BIT                         (5)</span>
<a name="l02993"></a><a class="code" href="regs_8h.html#a71480343a4c4c94afa744b7304417a9b">02993</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_STATUS_EOP_BITS                        (1)</span>
<a name="l02994"></a>02994 <span class="preprocessor"></span>        <span class="comment">/* WRP_ERR field */</span>
<a name="l02995"></a><a class="code" href="regs_8h.html#a22d4d2e6d52bdbb2e461d78cb5c0474c">02995</a> <span class="preprocessor">        #define FLASH_STATUS_WRP_ERR                         (0x00000010u)</span>
<a name="l02996"></a><a class="code" href="regs_8h.html#aae9784744101a2cc3e88b16943f69842">02996</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_STATUS_WRP_ERR_MASK                    (0x00000010u)</span>
<a name="l02997"></a><a class="code" href="regs_8h.html#afa5bf825794be439a2b5a0243fbc8bd8">02997</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_STATUS_WRP_ERR_BIT                     (4)</span>
<a name="l02998"></a><a class="code" href="regs_8h.html#a56890b587682b2977aca5177f755f24f">02998</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_STATUS_WRP_ERR_BITS                    (1)</span>
<a name="l02999"></a>02999 <span class="preprocessor"></span>        <span class="comment">/* PAGE_PROG_ERR field */</span>
<a name="l03000"></a><a class="code" href="regs_8h.html#a5fe4264836dab2201e18eae9241a7576">03000</a> <span class="preprocessor">        #define FLASH_STATUS_PAGE_PROG_ERR                   (0x00000008u)</span>
<a name="l03001"></a><a class="code" href="regs_8h.html#ae69045b7790807e2523d1cc4d54b9cd7">03001</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_STATUS_PAGE_PROG_ERR_MASK              (0x00000008u)</span>
<a name="l03002"></a><a class="code" href="regs_8h.html#a5c1746647cfd606be84d966d58e2b910">03002</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_STATUS_PAGE_PROG_ERR_BIT               (3)</span>
<a name="l03003"></a><a class="code" href="regs_8h.html#ac84ac386a55364f3cb567bd47a5824e9">03003</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_STATUS_PAGE_PROG_ERR_BITS              (1)</span>
<a name="l03004"></a>03004 <span class="preprocessor"></span>        <span class="comment">/* PROG_ERR field */</span>
<a name="l03005"></a><a class="code" href="regs_8h.html#aeed72c30bfdd837e2db237083c2f9136">03005</a> <span class="preprocessor">        #define FLASH_STATUS_PROG_ERR                        (0x00000004u)</span>
<a name="l03006"></a><a class="code" href="regs_8h.html#a1879cab2a370e20e4caf40c5b7057b30">03006</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_STATUS_PROG_ERR_MASK                   (0x00000004u)</span>
<a name="l03007"></a><a class="code" href="regs_8h.html#a85199becb00334e9b68207b8f4f05261">03007</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_STATUS_PROG_ERR_BIT                    (2)</span>
<a name="l03008"></a><a class="code" href="regs_8h.html#a911a2bd1d1edc13166dfe67c47158092">03008</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_STATUS_PROG_ERR_BITS                   (1)</span>
<a name="l03009"></a>03009 <span class="preprocessor"></span>        <span class="comment">/* EARLY_BSY field */</span>
<a name="l03010"></a><a class="code" href="regs_8h.html#aa677b2e103b4b443ad22f12675e89bcc">03010</a> <span class="preprocessor">        #define FLASH_STATUS_EARLY_BSY                       (0x00000002u)</span>
<a name="l03011"></a><a class="code" href="regs_8h.html#afcd78fbcc7bb9dbd882e8f6f2d304270">03011</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_STATUS_EARLY_BSY_MASK                  (0x00000002u)</span>
<a name="l03012"></a><a class="code" href="regs_8h.html#aaac68f0f7a45394b7a384dee0a42d675">03012</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_STATUS_EARLY_BSY_BIT                   (1)</span>
<a name="l03013"></a><a class="code" href="regs_8h.html#afb32d652169a288ddaee61ee0b685e96">03013</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_STATUS_EARLY_BSY_BITS                  (1)</span>
<a name="l03014"></a>03014 <span class="preprocessor"></span>        <span class="comment">/* FLA_BSY field */</span>
<a name="l03015"></a><a class="code" href="regs_8h.html#ab6c5a146b258dec1cd14e1fa497bcef9">03015</a> <span class="preprocessor">        #define FLASH_STATUS_FLA_BSY                         (0x00000001u)</span>
<a name="l03016"></a><a class="code" href="regs_8h.html#aa7979a4d604297c552c4ba6bae3101f2">03016</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_STATUS_FLA_BSY_MASK                    (0x00000001u)</span>
<a name="l03017"></a><a class="code" href="regs_8h.html#a615b2789f2940f1bb8f646cb300901d4">03017</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_STATUS_FLA_BSY_BIT                     (0)</span>
<a name="l03018"></a><a class="code" href="regs_8h.html#adcf970c0e1054faa5f4571913bcf42b4">03018</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_STATUS_FLA_BSY_BITS                    (1)</span>
<a name="l03019"></a>03019 <span class="preprocessor"></span>
<a name="l03020"></a><a class="code" href="regs_8h.html#a10bd49fdf3e13966f564cf1c9f2c640e">03020</a> <span class="preprocessor">#define FLASH_CTRL                                           *((volatile int32u *)0x40008010u)</span>
<a name="l03021"></a><a class="code" href="regs_8h.html#a46cc16e8a4d3bacf73fc0f33d0cef735">03021</a> <span class="preprocessor"></span><span class="preprocessor">#define FLASH_CTRL_REG                                       *((volatile int32u *)0x40008010u)</span>
<a name="l03022"></a><a class="code" href="regs_8h.html#afdc620e891231f2edb07f4d5abada7d2">03022</a> <span class="preprocessor"></span><span class="preprocessor">#define FLASH_CTRL_ADDR                                      (0x40008010u)</span>
<a name="l03023"></a><a class="code" href="regs_8h.html#ab1326d344cbb0d50b4e6f579ddb92647">03023</a> <span class="preprocessor"></span><span class="preprocessor">#define FLASH_CTRL_RESET                                     (0x00000080u)</span>
<a name="l03024"></a>03024 <span class="preprocessor"></span>        <span class="comment">/* EOPIE field */</span>
<a name="l03025"></a><a class="code" href="regs_8h.html#a4d1541970fec649d85c502b65be01a04">03025</a> <span class="preprocessor">        #define FLASH_CTRL_EOPIE                             (0x00001000u)</span>
<a name="l03026"></a><a class="code" href="regs_8h.html#aeb65f40dd57e7d0d5074be4b20d22437">03026</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_CTRL_EOPIE_MASK                        (0x00001000u)</span>
<a name="l03027"></a><a class="code" href="regs_8h.html#aaebbe66fb21705d472f5b6c6dc76870d">03027</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_CTRL_EOPIE_BIT                         (12)</span>
<a name="l03028"></a><a class="code" href="regs_8h.html#a567dfd06506b1110f70b8eff98c456ac">03028</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_CTRL_EOPIE_BITS                        (1)</span>
<a name="l03029"></a>03029 <span class="preprocessor"></span>        <span class="comment">/* EARLYBSYIE field */</span>
<a name="l03030"></a><a class="code" href="regs_8h.html#ab444d86fe5f3ae0f6aff452c5d12d3d2">03030</a> <span class="preprocessor">        #define FLASH_CTRL_EARLYBSYIE                        (0x00000800u)</span>
<a name="l03031"></a><a class="code" href="regs_8h.html#ad9eb7a9ce0ddc91e6295c5a6707e6c97">03031</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_CTRL_EARLYBSYIE_MASK                   (0x00000800u)</span>
<a name="l03032"></a><a class="code" href="regs_8h.html#a697accdca1bb57b6ecca807ff7e5a598">03032</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_CTRL_EARLYBSYIE_BIT                    (11)</span>
<a name="l03033"></a><a class="code" href="regs_8h.html#ae5db1cf2e9ae76ba3d62d22d181e0881">03033</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_CTRL_EARLYBSYIE_BITS                   (1)</span>
<a name="l03034"></a>03034 <span class="preprocessor"></span>        <span class="comment">/* ERRIE field */</span>
<a name="l03035"></a><a class="code" href="regs_8h.html#a0b5e27c0c70d2c02048e581d3d94646a">03035</a> <span class="preprocessor">        #define FLASH_CTRL_ERRIE                             (0x00000400u)</span>
<a name="l03036"></a><a class="code" href="regs_8h.html#a216d5b79e8360a702de06f5f6a2be300">03036</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_CTRL_ERRIE_MASK                        (0x00000400u)</span>
<a name="l03037"></a><a class="code" href="regs_8h.html#a02103d20f2c2b4944c805d2ebe4f54aa">03037</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_CTRL_ERRIE_BIT                         (10)</span>
<a name="l03038"></a><a class="code" href="regs_8h.html#a9a798bb168e6f2dabab281ec38d17dcb">03038</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_CTRL_ERRIE_BITS                        (1)</span>
<a name="l03039"></a>03039 <span class="preprocessor"></span>        <span class="comment">/* OPTWREN field */</span>
<a name="l03040"></a><a class="code" href="regs_8h.html#ac85aecc81965e98d5027a73c129db5af">03040</a> <span class="preprocessor">        #define FLASH_CTRL_OPTWREN                           (0x00000200u)</span>
<a name="l03041"></a><a class="code" href="regs_8h.html#a77c432d0af237f5846eab9fda9cfafee">03041</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_CTRL_OPTWREN_MASK                      (0x00000200u)</span>
<a name="l03042"></a><a class="code" href="regs_8h.html#a43c066dc679e18c5002cb3cf0ab32043">03042</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_CTRL_OPTWREN_BIT                       (9)</span>
<a name="l03043"></a><a class="code" href="regs_8h.html#ab5dfd35810cd7f2b97a984afa4e585ca">03043</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_CTRL_OPTWREN_BITS                      (1)</span>
<a name="l03044"></a>03044 <span class="preprocessor"></span>        <span class="comment">/* FSTPROG field */</span>
<a name="l03045"></a><a class="code" href="regs_8h.html#aa7b359ddd434ce3e13562e4f9cb73885">03045</a> <span class="preprocessor">        #define FLASH_CTRL_FSTPROG                           (0x00000100u)</span>
<a name="l03046"></a><a class="code" href="regs_8h.html#a2b6f55060c9833e7f4d1276170d4ca2f">03046</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_CTRL_FSTPROG_MASK                      (0x00000100u)</span>
<a name="l03047"></a><a class="code" href="regs_8h.html#a05155b34b7ed9d01f93b7cac8a359d53">03047</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_CTRL_FSTPROG_BIT                       (8)</span>
<a name="l03048"></a><a class="code" href="regs_8h.html#afd360b47a4b492b6c7ccbc8c1ea0ba32">03048</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_CTRL_FSTPROG_BITS                      (1)</span>
<a name="l03049"></a>03049 <span class="preprocessor"></span>        <span class="comment">/* LOCK field */</span>
<a name="l03050"></a><a class="code" href="regs_8h.html#a25d7f4b43dd09021e72007f3e9c3f31c">03050</a> <span class="preprocessor">        #define FLASH_CTRL_LOCK                              (0x00000080u)</span>
<a name="l03051"></a><a class="code" href="regs_8h.html#a783d32fc47d9fd3f16c6bd864c0112a7">03051</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_CTRL_LOCK_MASK                         (0x00000080u)</span>
<a name="l03052"></a><a class="code" href="regs_8h.html#a30e95dcb425006242e43506be97b54f0">03052</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_CTRL_LOCK_BIT                          (7)</span>
<a name="l03053"></a><a class="code" href="regs_8h.html#ad2b62090282e8045e7c1ba6dadd0beb4">03053</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_CTRL_LOCK_BITS                         (1)</span>
<a name="l03054"></a>03054 <span class="preprocessor"></span>        <span class="comment">/* FLA_START field */</span>
<a name="l03055"></a><a class="code" href="regs_8h.html#a4e466cb7cc82c23c9edf50cb09f2cffb">03055</a> <span class="preprocessor">        #define FLASH_CTRL_FLA_START                         (0x00000040u)</span>
<a name="l03056"></a><a class="code" href="regs_8h.html#ac2c278a5a95de2f45fe4919c74a637c7">03056</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_CTRL_FLA_START_MASK                    (0x00000040u)</span>
<a name="l03057"></a><a class="code" href="regs_8h.html#aca5b5140a86a50e7d40d959751577a48">03057</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_CTRL_FLA_START_BIT                     (6)</span>
<a name="l03058"></a><a class="code" href="regs_8h.html#a59fecdd22592a7d9a8ac01f77287e515">03058</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_CTRL_FLA_START_BITS                    (1)</span>
<a name="l03059"></a>03059 <span class="preprocessor"></span>        <span class="comment">/* OPTERASE field */</span>
<a name="l03060"></a><a class="code" href="regs_8h.html#a11c20425918e26dfa111de9469e6e9d9">03060</a> <span class="preprocessor">        #define FLASH_CTRL_OPTERASE                          (0x00000020u)</span>
<a name="l03061"></a><a class="code" href="regs_8h.html#ad8d3c71c15364050c06bff53906e9a99">03061</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_CTRL_OPTERASE_MASK                     (0x00000020u)</span>
<a name="l03062"></a><a class="code" href="regs_8h.html#a9c3d946f01dbda64fcfd1f30a3e0a232">03062</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_CTRL_OPTERASE_BIT                      (5)</span>
<a name="l03063"></a><a class="code" href="regs_8h.html#a167be614a6ebebda9bfc7acfae1be5df">03063</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_CTRL_OPTERASE_BITS                     (1)</span>
<a name="l03064"></a>03064 <span class="preprocessor"></span>        <span class="comment">/* OPTPROG field */</span>
<a name="l03065"></a><a class="code" href="regs_8h.html#acd3c295092812d7c4b316653d2079182">03065</a> <span class="preprocessor">        #define FLASH_CTRL_OPTPROG                           (0x00000010u)</span>
<a name="l03066"></a><a class="code" href="regs_8h.html#a205fe6fb7dc91c6465dfe05aa86cdd5e">03066</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_CTRL_OPTPROG_MASK                      (0x00000010u)</span>
<a name="l03067"></a><a class="code" href="regs_8h.html#aa23f0510471a24e63232addbe4a31568">03067</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_CTRL_OPTPROG_BIT                       (4)</span>
<a name="l03068"></a><a class="code" href="regs_8h.html#aee2b9c1e6f9b329bc252c0e6726a8029">03068</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_CTRL_OPTPROG_BITS                      (1)</span>
<a name="l03069"></a>03069 <span class="preprocessor"></span>        <span class="comment">/* GLOBALERASE field */</span>
<a name="l03070"></a><a class="code" href="regs_8h.html#a96c834a1db41e7d7bc087ed4943e7470">03070</a> <span class="preprocessor">        #define FLASH_CTRL_GLOBALERASE                       (0x00000008u)</span>
<a name="l03071"></a><a class="code" href="regs_8h.html#a379533c24a2e65095adc1e595b881e16">03071</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_CTRL_GLOBALERASE_MASK                  (0x00000008u)</span>
<a name="l03072"></a><a class="code" href="regs_8h.html#ac5bc80a33dccab6964b8c6085077ce8f">03072</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_CTRL_GLOBALERASE_BIT                   (3)</span>
<a name="l03073"></a><a class="code" href="regs_8h.html#ab77c1e1f58dee0a2c435db547d655422">03073</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_CTRL_GLOBALERASE_BITS                  (1)</span>
<a name="l03074"></a>03074 <span class="preprocessor"></span>        <span class="comment">/* MASSERASE field */</span>
<a name="l03075"></a><a class="code" href="regs_8h.html#a6e6e8c903e1ddf1c79b02d6637f2f9e1">03075</a> <span class="preprocessor">        #define FLASH_CTRL_MASSERASE                         (0x00000004u)</span>
<a name="l03076"></a><a class="code" href="regs_8h.html#aa6117890f52d298bccdadc1bc6cfcf5c">03076</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_CTRL_MASSERASE_MASK                    (0x00000004u)</span>
<a name="l03077"></a><a class="code" href="regs_8h.html#a86f80f677abf9820912c530b077ecf79">03077</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_CTRL_MASSERASE_BIT                     (2)</span>
<a name="l03078"></a><a class="code" href="regs_8h.html#aecee6c947e655ca69d0ac873acced8c6">03078</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_CTRL_MASSERASE_BITS                    (1)</span>
<a name="l03079"></a>03079 <span class="preprocessor"></span>        <span class="comment">/* PAGEERASE field */</span>
<a name="l03080"></a><a class="code" href="regs_8h.html#a106ffab68b26a4c8ea6d9c9f5139177b">03080</a> <span class="preprocessor">        #define FLASH_CTRL_PAGEERASE                         (0x00000002u)</span>
<a name="l03081"></a><a class="code" href="regs_8h.html#ac0d1169fad442940509779205b10f460">03081</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_CTRL_PAGEERASE_MASK                    (0x00000002u)</span>
<a name="l03082"></a><a class="code" href="regs_8h.html#a271e9741e35f4b324429bc4ae03ab409">03082</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_CTRL_PAGEERASE_BIT                     (1)</span>
<a name="l03083"></a><a class="code" href="regs_8h.html#a5f18b062bef2111b056000bc3caef801">03083</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_CTRL_PAGEERASE_BITS                    (1)</span>
<a name="l03084"></a>03084 <span class="preprocessor"></span>        <span class="comment">/* PROG field */</span>
<a name="l03085"></a><a class="code" href="regs_8h.html#aea6c5c5137663a4545136b0edba77ba3">03085</a> <span class="preprocessor">        #define FLASH_CTRL_PROG                              (0x00000001u)</span>
<a name="l03086"></a><a class="code" href="regs_8h.html#a65a9d4efa711c738279eb93b1827a505">03086</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_CTRL_PROG_MASK                         (0x00000001u)</span>
<a name="l03087"></a><a class="code" href="regs_8h.html#a0f9507ab94d1e79865e26546ccabec41">03087</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_CTRL_PROG_BIT                          (0)</span>
<a name="l03088"></a><a class="code" href="regs_8h.html#a610b59a2609130e69aa1f97f9d2b5bda">03088</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_CTRL_PROG_BITS                         (1)</span>
<a name="l03089"></a>03089 <span class="preprocessor"></span>
<a name="l03090"></a><a class="code" href="regs_8h.html#a485a21e55bcc66416a04d2fec83513fa">03090</a> <span class="preprocessor">#define FLASH_ADDR                                           *((volatile int32u *)0x40008014u)</span>
<a name="l03091"></a><a class="code" href="regs_8h.html#aa6abe0f34545ccf2c2040d8c2e7d36c3">03091</a> <span class="preprocessor"></span><span class="preprocessor">#define FLASH_ADDR_REG                                       *((volatile int32u *)0x40008014u)</span>
<a name="l03092"></a><a class="code" href="regs_8h.html#a585466b208e4eb85c50572fcf39f1811">03092</a> <span class="preprocessor"></span><span class="preprocessor">#define FLASH_ADDR_ADDR                                      (0x40008014u)</span>
<a name="l03093"></a><a class="code" href="regs_8h.html#a276ef129e378f8a1250b37ac7c3e74f8">03093</a> <span class="preprocessor"></span><span class="preprocessor">#define FLASH_ADDR_RESET                                     (0x00000000u)</span>
<a name="l03094"></a>03094 <span class="preprocessor"></span>        <span class="comment">/* FAR field */</span>
<a name="l03095"></a><a class="code" href="regs_8h.html#a7b3803c723f4d3e4d0ba50c1776938e1">03095</a> <span class="preprocessor">        #define FLASH_ADDR_FAR                               (0xFFFFFFFFu)</span>
<a name="l03096"></a><a class="code" href="regs_8h.html#a6d15b8bc0ef69a8fc12f3ec18a638f6d">03096</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_ADDR_FAR_MASK                          (0xFFFFFFFFu)</span>
<a name="l03097"></a><a class="code" href="regs_8h.html#a5d309afbee1ff7ba84f4c4e95c3b200b">03097</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_ADDR_FAR_BIT                           (0)</span>
<a name="l03098"></a><a class="code" href="regs_8h.html#a3c8ed2aae0ddd4bfc18ce624f65c6d1c">03098</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_ADDR_FAR_BITS                          (32)</span>
<a name="l03099"></a>03099 <span class="preprocessor"></span>
<a name="l03100"></a><a class="code" href="regs_8h.html#a695904e0ec35ff4e382711d553b764e2">03100</a> <span class="preprocessor">#define OPT_BYTE                                             *((volatile int32u *)0x4000801Cu)</span>
<a name="l03101"></a><a class="code" href="regs_8h.html#a5e53ada4d203cf14f4243877ef76c198">03101</a> <span class="preprocessor"></span><span class="preprocessor">#define OPT_BYTE_REG                                         *((volatile int32u *)0x4000801Cu)</span>
<a name="l03102"></a><a class="code" href="regs_8h.html#a3a168aa404963689c793999de9cb294d">03102</a> <span class="preprocessor"></span><span class="preprocessor">#define OPT_BYTE_ADDR                                        (0x4000801Cu)</span>
<a name="l03103"></a><a class="code" href="regs_8h.html#a662cb7d00222836cf05b3700d4234b2b">03103</a> <span class="preprocessor"></span><span class="preprocessor">#define OPT_BYTE_RESET                                       (0xFBFFFFFEu)</span>
<a name="l03104"></a>03104 <span class="preprocessor"></span>        <span class="comment">/* RSVD field */</span>
<a name="l03105"></a><a class="code" href="regs_8h.html#a951a9eee21fd85eca15ba34dc7b6b049">03105</a> <span class="preprocessor">        #define OPT_BYTE_RSVD                                (0xF8000000u)</span>
<a name="l03106"></a><a class="code" href="regs_8h.html#a91ce45db8080269fa5e040e175c460fb">03106</a> <span class="preprocessor"></span><span class="preprocessor">        #define OPT_BYTE_RSVD_MASK                           (0xF8000000u)</span>
<a name="l03107"></a><a class="code" href="regs_8h.html#a2b4d12c273691e4c2fdd32c690f3a784">03107</a> <span class="preprocessor"></span><span class="preprocessor">        #define OPT_BYTE_RSVD_BIT                            (27)</span>
<a name="l03108"></a><a class="code" href="regs_8h.html#a82aa3bfeb08961b8517ebf3457b54f9a">03108</a> <span class="preprocessor"></span><span class="preprocessor">        #define OPT_BYTE_RSVD_BITS                           (5)</span>
<a name="l03109"></a>03109 <span class="preprocessor"></span>        <span class="comment">/* OBR field */</span>
<a name="l03110"></a><a class="code" href="regs_8h.html#a5fc3ea22aaa1f8dd46cd915f398bf26f">03110</a> <span class="preprocessor">        #define OPT_BYTE_OBR                                 (0x07FFFFFCu)</span>
<a name="l03111"></a><a class="code" href="regs_8h.html#a3231ae185fdb8e07388b3ac5ee42a1f6">03111</a> <span class="preprocessor"></span><span class="preprocessor">        #define OPT_BYTE_OBR_MASK                            (0x07FFFFFCu)</span>
<a name="l03112"></a><a class="code" href="regs_8h.html#a9dbd8042cfbcc40d2df5b770595e9b99">03112</a> <span class="preprocessor"></span><span class="preprocessor">        #define OPT_BYTE_OBR_BIT                             (2)</span>
<a name="l03113"></a><a class="code" href="regs_8h.html#ad04d60404501ebff100aec4e25b9740d">03113</a> <span class="preprocessor"></span><span class="preprocessor">        #define OPT_BYTE_OBR_BITS                            (25)</span>
<a name="l03114"></a>03114 <span class="preprocessor"></span>        <span class="comment">/* RDPROT field */</span>
<a name="l03115"></a><a class="code" href="regs_8h.html#af389728cfa44de52200936cab037bdf3">03115</a> <span class="preprocessor">        #define OPT_BYTE_RDPROT                              (0x00000002u)</span>
<a name="l03116"></a><a class="code" href="regs_8h.html#ab280c35ea5587f8fcf6190fd542eddfb">03116</a> <span class="preprocessor"></span><span class="preprocessor">        #define OPT_BYTE_RDPROT_MASK                         (0x00000002u)</span>
<a name="l03117"></a><a class="code" href="regs_8h.html#a6e47ca7db6a8eaa36a0eb2e44c763301">03117</a> <span class="preprocessor"></span><span class="preprocessor">        #define OPT_BYTE_RDPROT_BIT                          (1)</span>
<a name="l03118"></a><a class="code" href="regs_8h.html#aa39f58d35b0a15cf1dad14e87eac0b7b">03118</a> <span class="preprocessor"></span><span class="preprocessor">        #define OPT_BYTE_RDPROT_BITS                         (1)</span>
<a name="l03119"></a>03119 <span class="preprocessor"></span>        <span class="comment">/* OPT_ERR field */</span>
<a name="l03120"></a><a class="code" href="regs_8h.html#a93619a00ae2c816a2dd37f10aa60c9c8">03120</a> <span class="preprocessor">        #define OPT_BYTE_OPT_ERR                             (0x00000001u)</span>
<a name="l03121"></a><a class="code" href="regs_8h.html#a632015029ee5ae0e77e3e0373260d16e">03121</a> <span class="preprocessor"></span><span class="preprocessor">        #define OPT_BYTE_OPT_ERR_MASK                        (0x00000001u)</span>
<a name="l03122"></a><a class="code" href="regs_8h.html#a542fcc8021629f7dd91a5428085abab8">03122</a> <span class="preprocessor"></span><span class="preprocessor">        #define OPT_BYTE_OPT_ERR_BIT                         (0)</span>
<a name="l03123"></a><a class="code" href="regs_8h.html#ab2acc04121506b10a1346cf99a80a39a">03123</a> <span class="preprocessor"></span><span class="preprocessor">        #define OPT_BYTE_OPT_ERR_BITS                        (1)</span>
<a name="l03124"></a>03124 <span class="preprocessor"></span>
<a name="l03125"></a><a class="code" href="regs_8h.html#a2511cf5dd49972a335a34b0f8d9c1172">03125</a> <span class="preprocessor">#define WRPROT                                               *((volatile int32u *)0x40008020u)</span>
<a name="l03126"></a><a class="code" href="regs_8h.html#ab977298805cf1f9d42f416ca2e2efa75">03126</a> <span class="preprocessor"></span><span class="preprocessor">#define WRPROT_REG                                           *((volatile int32u *)0x40008020u)</span>
<a name="l03127"></a><a class="code" href="regs_8h.html#a33f9921989b8729ce1953d4d0df09081">03127</a> <span class="preprocessor"></span><span class="preprocessor">#define WRPROT_ADDR                                          (0x40008020u)</span>
<a name="l03128"></a><a class="code" href="regs_8h.html#a52f80d2068d97f4aa52424693f64f695">03128</a> <span class="preprocessor"></span><span class="preprocessor">#define WRPROT_RESET                                         (0xFFFFFFFFu)</span>
<a name="l03129"></a>03129 <span class="preprocessor"></span>        <span class="comment">/* WRP field */</span>
<a name="l03130"></a><a class="code" href="regs_8h.html#a3d38c4171eede28ffdcf805c5e375346">03130</a> <span class="preprocessor">        #define WRPROT_WRP                                   (0xFFFFFFFFu)</span>
<a name="l03131"></a><a class="code" href="regs_8h.html#a1826021a70ac99795d363bd137df04e2">03131</a> <span class="preprocessor"></span><span class="preprocessor">        #define WRPROT_WRP_MASK                              (0xFFFFFFFFu)</span>
<a name="l03132"></a><a class="code" href="regs_8h.html#aa1a5481e01947aac0b900ed8b13a51c2">03132</a> <span class="preprocessor"></span><span class="preprocessor">        #define WRPROT_WRP_BIT                               (0)</span>
<a name="l03133"></a><a class="code" href="regs_8h.html#ad5c58c0c0aedd36d592e9a8e729ecef8">03133</a> <span class="preprocessor"></span><span class="preprocessor">        #define WRPROT_WRP_BITS                              (32)</span>
<a name="l03134"></a>03134 <span class="preprocessor"></span>
<a name="l03135"></a><a class="code" href="regs_8h.html#aaa301c0d41b46d23feb82b588e2aaaae">03135</a> <span class="preprocessor">#define FLASH_TEST_CTRL                                      *((volatile int32u *)0x40008080u)</span>
<a name="l03136"></a><a class="code" href="regs_8h.html#aea81a2e679b4790a98da086406badeb8">03136</a> <span class="preprocessor"></span><span class="preprocessor">#define FLASH_TEST_CTRL_REG                                  *((volatile int32u *)0x40008080u)</span>
<a name="l03137"></a><a class="code" href="regs_8h.html#a227030869630f3ec6ecd61ba42361b3b">03137</a> <span class="preprocessor"></span><span class="preprocessor">#define FLASH_TEST_CTRL_ADDR                                 (0x40008080u)</span>
<a name="l03138"></a><a class="code" href="regs_8h.html#a7cf2da8c10d1713cabde5390394396bd">03138</a> <span class="preprocessor"></span><span class="preprocessor">#define FLASH_TEST_CTRL_RESET                                (0x00000000u)</span>
<a name="l03139"></a>03139 <span class="preprocessor"></span>        <span class="comment">/* TMR field */</span>
<a name="l03140"></a><a class="code" href="regs_8h.html#a1f72a26d65d5457f9fc0d44a2a2c5114">03140</a> <span class="preprocessor">        #define FLASH_TEST_CTRL_TMR                          (0x00001000u)</span>
<a name="l03141"></a><a class="code" href="regs_8h.html#a6dfc4fc006438dc6ea0c7f0dd046f61d">03141</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_TEST_CTRL_TMR_MASK                     (0x00001000u)</span>
<a name="l03142"></a><a class="code" href="regs_8h.html#a723722391fd85eaaceeebb379da6048e">03142</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_TEST_CTRL_TMR_BIT                      (12)</span>
<a name="l03143"></a><a class="code" href="regs_8h.html#ab5d7a06c9432ad03bc7e7a8008913363">03143</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_TEST_CTRL_TMR_BITS                     (1)</span>
<a name="l03144"></a>03144 <span class="preprocessor"></span>        <span class="comment">/* ERASE field */</span>
<a name="l03145"></a><a class="code" href="regs_8h.html#a572e1d0167e0016bce80b966fc51a375">03145</a> <span class="preprocessor">        #define FLASH_TEST_CTRL_ERASE                        (0x00000800u)</span>
<a name="l03146"></a><a class="code" href="regs_8h.html#ac6f471f983d6d49098b83c615d51e3f9">03146</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_TEST_CTRL_ERASE_MASK                   (0x00000800u)</span>
<a name="l03147"></a><a class="code" href="regs_8h.html#ab2ddafd1c17ed263d1c57c15e0901905">03147</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_TEST_CTRL_ERASE_BIT                    (11)</span>
<a name="l03148"></a><a class="code" href="regs_8h.html#ae31168862a75d4639ae81b3c031e6051">03148</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_TEST_CTRL_ERASE_BITS                   (1)</span>
<a name="l03149"></a>03149 <span class="preprocessor"></span>        <span class="comment">/* MAS1 field */</span>
<a name="l03150"></a><a class="code" href="regs_8h.html#a75d021ee2efbf6f5b50f8519bb54e335">03150</a> <span class="preprocessor">        #define FLASH_TEST_CTRL_MAS1                         (0x00000400u)</span>
<a name="l03151"></a><a class="code" href="regs_8h.html#abf49322a12bcc80a9339148480bd46e5">03151</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_TEST_CTRL_MAS1_MASK                    (0x00000400u)</span>
<a name="l03152"></a><a class="code" href="regs_8h.html#ab09eaeef9da6552fde2d63c1145e6cef">03152</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_TEST_CTRL_MAS1_BIT                     (10)</span>
<a name="l03153"></a><a class="code" href="regs_8h.html#a74bce9076f9ba47e3f78c3d0e9a3b761">03153</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_TEST_CTRL_MAS1_BITS                    (1)</span>
<a name="l03154"></a>03154 <span class="preprocessor"></span>        <span class="comment">/* TEST_PROG field */</span>
<a name="l03155"></a><a class="code" href="regs_8h.html#a768310e90e2e08d3af10f8fa378c17bf">03155</a> <span class="preprocessor">        #define FLASH_TEST_CTRL_TEST_PROG                    (0x00000200u)</span>
<a name="l03156"></a><a class="code" href="regs_8h.html#accb49d770bb4aff8cb8aa7a1c7efe4d6">03156</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_TEST_CTRL_TEST_PROG_MASK               (0x00000200u)</span>
<a name="l03157"></a><a class="code" href="regs_8h.html#a6f5220579aa4d1efb99ddbcbe9f691a6">03157</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_TEST_CTRL_TEST_PROG_BIT                (9)</span>
<a name="l03158"></a><a class="code" href="regs_8h.html#a0daca3e8601a7d6e44e6481614fb96c2">03158</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_TEST_CTRL_TEST_PROG_BITS               (1)</span>
<a name="l03159"></a>03159 <span class="preprocessor"></span>        <span class="comment">/* NVSTR field */</span>
<a name="l03160"></a><a class="code" href="regs_8h.html#ae35e8ef5d4fc20219cece4efcd645a8f">03160</a> <span class="preprocessor">        #define FLASH_TEST_CTRL_NVSTR                        (0x00000100u)</span>
<a name="l03161"></a><a class="code" href="regs_8h.html#ad2de65d7f26a8b10f33374153bb27130">03161</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_TEST_CTRL_NVSTR_MASK                   (0x00000100u)</span>
<a name="l03162"></a><a class="code" href="regs_8h.html#a55285c869ea68f385866cb58a81456aa">03162</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_TEST_CTRL_NVSTR_BIT                    (8)</span>
<a name="l03163"></a><a class="code" href="regs_8h.html#af52224463cae75169e62c15b1561afd1">03163</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_TEST_CTRL_NVSTR_BITS                   (1)</span>
<a name="l03164"></a>03164 <span class="preprocessor"></span>        <span class="comment">/* SE field */</span>
<a name="l03165"></a><a class="code" href="regs_8h.html#aff93d2abbbbaae26b42c40e5fea886aa">03165</a> <span class="preprocessor">        #define FLASH_TEST_CTRL_SE                           (0x00000080u)</span>
<a name="l03166"></a><a class="code" href="regs_8h.html#ac43ae87e148ca1cfea85825858799fbd">03166</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_TEST_CTRL_SE_MASK                      (0x00000080u)</span>
<a name="l03167"></a><a class="code" href="regs_8h.html#a4063d6489125d3c6083ab8dcfb4a926b">03167</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_TEST_CTRL_SE_BIT                       (7)</span>
<a name="l03168"></a><a class="code" href="regs_8h.html#aec41751f9ef68a4b9e18ab2da23fa650">03168</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_TEST_CTRL_SE_BITS                      (1)</span>
<a name="l03169"></a>03169 <span class="preprocessor"></span>        <span class="comment">/* IFREN field */</span>
<a name="l03170"></a><a class="code" href="regs_8h.html#a4122a15db7c5528310ebb7aeef752c54">03170</a> <span class="preprocessor">        #define FLASH_TEST_CTRL_IFREN                        (0x00000040u)</span>
<a name="l03171"></a><a class="code" href="regs_8h.html#a2dc3bf0d1ebfe4f311a1476dea66a19a">03171</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_TEST_CTRL_IFREN_MASK                   (0x00000040u)</span>
<a name="l03172"></a><a class="code" href="regs_8h.html#aa40bd22d21a3cdcd1696929f2c269a4d">03172</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_TEST_CTRL_IFREN_BIT                    (6)</span>
<a name="l03173"></a><a class="code" href="regs_8h.html#a2c7ff1186f8d99e0ba1886cc19bb8aca">03173</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_TEST_CTRL_IFREN_BITS                   (1)</span>
<a name="l03174"></a>03174 <span class="preprocessor"></span>        <span class="comment">/* YE field */</span>
<a name="l03175"></a><a class="code" href="regs_8h.html#a4fde943f379e9b7fa1414724bcf19158">03175</a> <span class="preprocessor">        #define FLASH_TEST_CTRL_YE                           (0x00000020u)</span>
<a name="l03176"></a><a class="code" href="regs_8h.html#a3d7d9ad8d31a7f029f9675dcc726509f">03176</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_TEST_CTRL_YE_MASK                      (0x00000020u)</span>
<a name="l03177"></a><a class="code" href="regs_8h.html#a22adb1a5bf797b0757a31de8248f5767">03177</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_TEST_CTRL_YE_BIT                       (5)</span>
<a name="l03178"></a><a class="code" href="regs_8h.html#adae19d8ce3f486cc2dd83774b3347348">03178</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_TEST_CTRL_YE_BITS                      (1)</span>
<a name="l03179"></a>03179 <span class="preprocessor"></span>        <span class="comment">/* XE field */</span>
<a name="l03180"></a><a class="code" href="regs_8h.html#ae902c99384d57de5027a0e710503a14e">03180</a> <span class="preprocessor">        #define FLASH_TEST_CTRL_XE                           (0x00000010u)</span>
<a name="l03181"></a><a class="code" href="regs_8h.html#a9538e0e52768e87351759dc770b7b897">03181</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_TEST_CTRL_XE_MASK                      (0x00000010u)</span>
<a name="l03182"></a><a class="code" href="regs_8h.html#ad3a50df4498085b3ee530680b7fef4a1">03182</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_TEST_CTRL_XE_BIT                       (4)</span>
<a name="l03183"></a><a class="code" href="regs_8h.html#a46fb4d063b35c8e37a63ffab5f41cede">03183</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_TEST_CTRL_XE_BITS                      (1)</span>
<a name="l03184"></a>03184 <span class="preprocessor"></span>        <span class="comment">/* SW_CTRL field */</span>
<a name="l03185"></a><a class="code" href="regs_8h.html#acdf4c7095d11db7afccd0baf0562d2e9">03185</a> <span class="preprocessor">        #define FLASH_TEST_CTRL_SW_CTRL                      (0x00000008u)</span>
<a name="l03186"></a><a class="code" href="regs_8h.html#a5735e1476772d5a757d937897de994bb">03186</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_TEST_CTRL_SW_CTRL_MASK                 (0x00000008u)</span>
<a name="l03187"></a><a class="code" href="regs_8h.html#a5b6996b5beae06f8245d0d50430d8a4c">03187</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_TEST_CTRL_SW_CTRL_BIT                  (3)</span>
<a name="l03188"></a><a class="code" href="regs_8h.html#a6295359ea1910e0fd2011377f700a73c">03188</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_TEST_CTRL_SW_CTRL_BITS                 (1)</span>
<a name="l03189"></a>03189 <span class="preprocessor"></span>        <span class="comment">/* SW field */</span>
<a name="l03190"></a><a class="code" href="regs_8h.html#afdf62dd675bbdd634ffd732de6ab85fe">03190</a> <span class="preprocessor">        #define FLASH_TEST_CTRL_SW                           (0x00000006u)</span>
<a name="l03191"></a><a class="code" href="regs_8h.html#ade7697c0cdeb6251d3cf77999d206649">03191</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_TEST_CTRL_SW_MASK                      (0x00000006u)</span>
<a name="l03192"></a><a class="code" href="regs_8h.html#a0d4b6ebfe024b7573f5a8a89013e2451">03192</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_TEST_CTRL_SW_BIT                       (1)</span>
<a name="l03193"></a><a class="code" href="regs_8h.html#ad3d9709208a6d415d6afb5ac557cb98d">03193</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_TEST_CTRL_SW_BITS                      (2)</span>
<a name="l03194"></a>03194 <span class="preprocessor"></span>        <span class="comment">/* SW_EN field */</span>
<a name="l03195"></a><a class="code" href="regs_8h.html#a3e967ad060be71d66e95ebcfb96a6822">03195</a> <span class="preprocessor">        #define FLASH_TEST_CTRL_SW_EN                        (0x00000001u)</span>
<a name="l03196"></a><a class="code" href="regs_8h.html#afe451dafa5633f63ceb39921a8846057">03196</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_TEST_CTRL_SW_EN_MASK                   (0x00000001u)</span>
<a name="l03197"></a><a class="code" href="regs_8h.html#aa9e279f6ec08639b6d674a290db72450">03197</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_TEST_CTRL_SW_EN_BIT                    (0)</span>
<a name="l03198"></a><a class="code" href="regs_8h.html#a467ef31352fad8539654edf0a12b0c83">03198</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_TEST_CTRL_SW_EN_BITS                   (1)</span>
<a name="l03199"></a>03199 <span class="preprocessor"></span>
<a name="l03200"></a><a class="code" href="regs_8h.html#a411781f78ab195c5fc0900dbdadc6e27">03200</a> <span class="preprocessor">#define FLASH_DATA0                                          *((volatile int32u *)0x40008084u)</span>
<a name="l03201"></a><a class="code" href="regs_8h.html#abee770493c3c5f1b72a403e1367e60f3">03201</a> <span class="preprocessor"></span><span class="preprocessor">#define FLASH_DATA0_REG                                      *((volatile int32u *)0x40008084u)</span>
<a name="l03202"></a><a class="code" href="regs_8h.html#a3defb6e14f144c81057f53d78d486c6c">03202</a> <span class="preprocessor"></span><span class="preprocessor">#define FLASH_DATA0_ADDR                                     (0x40008084u)</span>
<a name="l03203"></a><a class="code" href="regs_8h.html#ac55090b0bb138f552e401e894a8997da">03203</a> <span class="preprocessor"></span><span class="preprocessor">#define FLASH_DATA0_RESET                                    (0xFFFFFFFFu)</span>
<a name="l03204"></a>03204 <span class="preprocessor"></span>        <span class="comment">/* FDR0 field */</span>
<a name="l03205"></a><a class="code" href="regs_8h.html#a72d931a585a6b3edf2b59f928903136a">03205</a> <span class="preprocessor">        #define FLASH_DATA0_FDR0                             (0xFFFFFFFFu)</span>
<a name="l03206"></a><a class="code" href="regs_8h.html#aecd13118d74a904be421dc96d95e9fcd">03206</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_DATA0_FDR0_MASK                        (0xFFFFFFFFu)</span>
<a name="l03207"></a><a class="code" href="regs_8h.html#abae802e471b49c75dd60353139ac1713">03207</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_DATA0_FDR0_BIT                         (0)</span>
<a name="l03208"></a><a class="code" href="regs_8h.html#af30b6b2e1b207a29c5e6fabb901bc9ba">03208</a> <span class="preprocessor"></span><span class="preprocessor">        #define FLASH_DATA0_FDR0_BITS                        (32)</span>
<a name="l03209"></a>03209 <span class="preprocessor"></span>
<a name="l03210"></a>03210 <span class="comment">/* EMU_REGS block */</span>
<a name="l03211"></a><a class="code" href="regs_8h.html#a53727c22c10ebb8cc71b39711e97675d">03211</a> <span class="preprocessor">#define DATA_EMU_REGS_BASE                                   (0x40009000u)</span>
<a name="l03212"></a><a class="code" href="regs_8h.html#a42492bbe72437e13eb752d3e815c5783">03212</a> <span class="preprocessor"></span><span class="preprocessor">#define DATA_EMU_REGS_END                                    (0x40009000u)</span>
<a name="l03213"></a><a class="code" href="regs_8h.html#ac8b23a1bb0f75c2a4c6fbfdaf5747f1b">03213</a> <span class="preprocessor"></span><span class="preprocessor">#define DATA_EMU_REGS_SIZE                                   (DATA_EMU_REGS_END - DATA_EMU_REGS_BASE + 1)</span>
<a name="l03214"></a>03214 <span class="preprocessor"></span>
<a name="l03215"></a><a class="code" href="regs_8h.html#accec8e26b58d03ad4e763ad38a5e456a">03215</a> <span class="preprocessor">#define I_AM_AN_EMULATOR                                     *((volatile int32u *)0x40009000u)</span>
<a name="l03216"></a><a class="code" href="regs_8h.html#a57d44a923fdaea577fade5b278895024">03216</a> <span class="preprocessor"></span><span class="preprocessor">#define I_AM_AN_EMULATOR_REG                                 *((volatile int32u *)0x40009000u)</span>
<a name="l03217"></a><a class="code" href="regs_8h.html#ab206b11fda26c91ce8d718b6c9e2fbe2">03217</a> <span class="preprocessor"></span><span class="preprocessor">#define I_AM_AN_EMULATOR_ADDR                                (0x40009000u)</span>
<a name="l03218"></a><a class="code" href="regs_8h.html#ac54cf46c496562421c0482da59525c3d">03218</a> <span class="preprocessor"></span><span class="preprocessor">#define I_AM_AN_EMULATOR_RESET                               (0x00000000u)</span>
<a name="l03219"></a>03219 <span class="preprocessor"></span>        <span class="comment">/* I_AM_AN_EMULATOR field */</span>
<a name="l03220"></a><a class="code" href="regs_8h.html#adbaee4f6d2bf8763665072d18f0b58b2">03220</a> <span class="preprocessor">        #define I_AM_AN_EMULATOR_I_AM_AN_EMULATOR            (0x00000001u)</span>
<a name="l03221"></a><a class="code" href="regs_8h.html#a22a390b317273969d88d9531b0f4d4d3">03221</a> <span class="preprocessor"></span><span class="preprocessor">        #define I_AM_AN_EMULATOR_I_AM_AN_EMULATOR_MASK       (0x00000001u)</span>
<a name="l03222"></a><a class="code" href="regs_8h.html#a17eea447444fbde7853d076ea4b3ed3d">03222</a> <span class="preprocessor"></span><span class="preprocessor">        #define I_AM_AN_EMULATOR_I_AM_AN_EMULATOR_BIT        (0)</span>
<a name="l03223"></a><a class="code" href="regs_8h.html#ae50c01dd4846dd959c7362387d347c6c">03223</a> <span class="preprocessor"></span><span class="preprocessor">        #define I_AM_AN_EMULATOR_I_AM_AN_EMULATOR_BITS       (1)</span>
<a name="l03224"></a>03224 <span class="preprocessor"></span>
<a name="l03225"></a>03225 <span class="comment">/* INTERRUPTS block */</span>
<a name="l03226"></a><a class="code" href="regs_8h.html#a229e52f312ac28308eaec4e5d5e6f5d6">03226</a> <span class="preprocessor">#define BLOCK_INTERRUPTS_BASE                                (0x4000A000u)</span>
<a name="l03227"></a><a class="code" href="regs_8h.html#a81a3e89cb3ed35c3b0161616f2ccdd20">03227</a> <span class="preprocessor"></span><span class="preprocessor">#define BLOCK_INTERRUPTS_END                                 (0x4000A86Cu)</span>
<a name="l03228"></a><a class="code" href="regs_8h.html#a3b87da755a9d963bacb9236f8340b4b1">03228</a> <span class="preprocessor"></span><span class="preprocessor">#define BLOCK_INTERRUPTS_SIZE                                (BLOCK_INTERRUPTS_END - BLOCK_INTERRUPTS_BASE + 1)</span>
<a name="l03229"></a>03229 <span class="preprocessor"></span>
<a name="l03230"></a><a class="code" href="regs_8h.html#ab1e7feb054eb6a8897119a52b5c1cb50">03230</a> <span class="preprocessor">#define MAC_RX_INT_SRC                                       *((volatile int32u *)0x4000A000u)</span>
<a name="l03231"></a><a class="code" href="regs_8h.html#a8b47cbef0b5866d14e993c26a1f75ea8">03231</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_RX_INT_SRC_REG                                   *((volatile int32u *)0x4000A000u)</span>
<a name="l03232"></a><a class="code" href="regs_8h.html#a97d642e7fa29d53b8823aaa93b577029">03232</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_RX_INT_SRC_ADDR                                  (0x4000A000u)</span>
<a name="l03233"></a><a class="code" href="regs_8h.html#add261a61de33fa85942a1a2162f78b10">03233</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_RX_INT_SRC_RESET                                 (0x00000000u)</span>
<a name="l03234"></a>03234 <span class="preprocessor"></span>        <span class="comment">/* TX_B_ACK_ERR_SRC field */</span>
<a name="l03235"></a><a class="code" href="regs_8h.html#adcce054a1bdae2df9e984de0240a5d07">03235</a> <span class="preprocessor">        #define MAC_RX_INT_SRC_TX_B_ACK_ERR_SRC              (0x00008000u)</span>
<a name="l03236"></a><a class="code" href="regs_8h.html#a8b0465eb408e5741e77d6a22d372793b">03236</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_INT_SRC_TX_B_ACK_ERR_SRC_MASK         (0x00008000u)</span>
<a name="l03237"></a><a class="code" href="regs_8h.html#a3d74a0f7d7afd0329b7e739ec5423831">03237</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_INT_SRC_TX_B_ACK_ERR_SRC_BIT          (15)</span>
<a name="l03238"></a><a class="code" href="regs_8h.html#aa88ffc21f99b899ee5db77895529dee5">03238</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_INT_SRC_TX_B_ACK_ERR_SRC_BITS         (1)</span>
<a name="l03239"></a>03239 <span class="preprocessor"></span>        <span class="comment">/* TX_A_ACK_ERR_SRC field */</span>
<a name="l03240"></a><a class="code" href="regs_8h.html#a30e8dd3b3aa1fb28c596461a2202c197">03240</a> <span class="preprocessor">        #define MAC_RX_INT_SRC_TX_A_ACK_ERR_SRC              (0x00004000u)</span>
<a name="l03241"></a><a class="code" href="regs_8h.html#a325174b88d4ceb5ad041dc59a1433171">03241</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_INT_SRC_TX_A_ACK_ERR_SRC_MASK         (0x00004000u)</span>
<a name="l03242"></a><a class="code" href="regs_8h.html#ad1004ebd485450ba34ca047ac5048fb8">03242</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_INT_SRC_TX_A_ACK_ERR_SRC_BIT          (14)</span>
<a name="l03243"></a><a class="code" href="regs_8h.html#ac7653790735dd9625c569677d83531a3">03243</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_INT_SRC_TX_A_ACK_ERR_SRC_BITS         (1)</span>
<a name="l03244"></a>03244 <span class="preprocessor"></span>        <span class="comment">/* RX_OVFLW_SRC field */</span>
<a name="l03245"></a><a class="code" href="regs_8h.html#afd2e62cbe100d97da86633776e183fd4">03245</a> <span class="preprocessor">        #define MAC_RX_INT_SRC_RX_OVFLW_SRC                  (0x00002000u)</span>
<a name="l03246"></a><a class="code" href="regs_8h.html#ab12fbeab525cbbf9bb7e370e04b2bf8d">03246</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_INT_SRC_RX_OVFLW_SRC_MASK             (0x00002000u)</span>
<a name="l03247"></a><a class="code" href="regs_8h.html#a8036d7372cccd703a6bccfa7aef7d143">03247</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_INT_SRC_RX_OVFLW_SRC_BIT              (13)</span>
<a name="l03248"></a><a class="code" href="regs_8h.html#af8ac58ccd70b1de268832dca2a75886f">03248</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_INT_SRC_RX_OVFLW_SRC_BITS             (1)</span>
<a name="l03249"></a>03249 <span class="preprocessor"></span>        <span class="comment">/* RX_ERROR_SRC field */</span>
<a name="l03250"></a><a class="code" href="regs_8h.html#aa8eebf6a5d624d324b33291f35df6031">03250</a> <span class="preprocessor">        #define MAC_RX_INT_SRC_RX_ERROR_SRC                  (0x00001000u)</span>
<a name="l03251"></a><a class="code" href="regs_8h.html#aa9e88e4adbf921e6aef555c922726d8e">03251</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_INT_SRC_RX_ERROR_SRC_MASK             (0x00001000u)</span>
<a name="l03252"></a><a class="code" href="regs_8h.html#a378ec332aa40230b225b034c6f41b195">03252</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_INT_SRC_RX_ERROR_SRC_BIT              (12)</span>
<a name="l03253"></a><a class="code" href="regs_8h.html#a166064b64b6639948cbaa1796c8fc108">03253</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_INT_SRC_RX_ERROR_SRC_BITS             (1)</span>
<a name="l03254"></a>03254 <span class="preprocessor"></span>        <span class="comment">/* BB_RX_LEN_ERR_SRC field */</span>
<a name="l03255"></a><a class="code" href="regs_8h.html#a3d8a16ec0803fea14c19e49d1c1033f8">03255</a> <span class="preprocessor">        #define MAC_RX_INT_SRC_BB_RX_LEN_ERR_SRC             (0x00000800u)</span>
<a name="l03256"></a><a class="code" href="regs_8h.html#a6ef075fbbbde86112de886ff939b0bc6">03256</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_INT_SRC_BB_RX_LEN_ERR_SRC_MASK        (0x00000800u)</span>
<a name="l03257"></a><a class="code" href="regs_8h.html#a3f03233fd121577bd07df8d28c11f20a">03257</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_INT_SRC_BB_RX_LEN_ERR_SRC_BIT         (11)</span>
<a name="l03258"></a><a class="code" href="regs_8h.html#a2c6054d94f4ae0ddc5770042fe351e3b">03258</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_INT_SRC_BB_RX_LEN_ERR_SRC_BITS        (1)</span>
<a name="l03259"></a>03259 <span class="preprocessor"></span>        <span class="comment">/* TX_COLL_RX_SRC field */</span>
<a name="l03260"></a><a class="code" href="regs_8h.html#a5b2922f0dfb0d6686ed034069598ac0c">03260</a> <span class="preprocessor">        #define MAC_RX_INT_SRC_TX_COLL_RX_SRC                (0x00000400u)</span>
<a name="l03261"></a><a class="code" href="regs_8h.html#ae47bbfe371e1b88c5dfa61cd4a1b45dc">03261</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_INT_SRC_TX_COLL_RX_SRC_MASK           (0x00000400u)</span>
<a name="l03262"></a><a class="code" href="regs_8h.html#a068d9d0a17019dc040ec149b1d4899f0">03262</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_INT_SRC_TX_COLL_RX_SRC_BIT            (10)</span>
<a name="l03263"></a><a class="code" href="regs_8h.html#a61cccbc61becebfae508d0b43820cd85">03263</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_INT_SRC_TX_COLL_RX_SRC_BITS           (1)</span>
<a name="l03264"></a>03264 <span class="preprocessor"></span>        <span class="comment">/* RSSI_INST_MEAS_SRC field */</span>
<a name="l03265"></a><a class="code" href="regs_8h.html#af12d4e095da2b364614d52f3fe4375f0">03265</a> <span class="preprocessor">        #define MAC_RX_INT_SRC_RSSI_INST_MEAS_SRC            (0x00000200u)</span>
<a name="l03266"></a><a class="code" href="regs_8h.html#a1494f7383346b598ed0a4c72c49b544a">03266</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_INT_SRC_RSSI_INST_MEAS_SRC_MASK       (0x00000200u)</span>
<a name="l03267"></a><a class="code" href="regs_8h.html#aad6e1e8cfdc04dae955cc6476471a913">03267</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_INT_SRC_RSSI_INST_MEAS_SRC_BIT        (9)</span>
<a name="l03268"></a><a class="code" href="regs_8h.html#a0b2108163a3f0150ab01656001336b47">03268</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_INT_SRC_RSSI_INST_MEAS_SRC_BITS       (1)</span>
<a name="l03269"></a>03269 <span class="preprocessor"></span>        <span class="comment">/* TX_B_ACK_SRC field */</span>
<a name="l03270"></a><a class="code" href="regs_8h.html#ae630816a1d9e655d3c53a1968d3ce4f0">03270</a> <span class="preprocessor">        #define MAC_RX_INT_SRC_TX_B_ACK_SRC                  (0x00000100u)</span>
<a name="l03271"></a><a class="code" href="regs_8h.html#ae835bd05ad533df91e7d68811d6e7ace">03271</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_INT_SRC_TX_B_ACK_SRC_MASK             (0x00000100u)</span>
<a name="l03272"></a><a class="code" href="regs_8h.html#ad46ee84f1394d19df4c8d76653eebf31">03272</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_INT_SRC_TX_B_ACK_SRC_BIT              (8)</span>
<a name="l03273"></a><a class="code" href="regs_8h.html#a0525ea173392d9ed5360240ff6e2fd23">03273</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_INT_SRC_TX_B_ACK_SRC_BITS             (1)</span>
<a name="l03274"></a>03274 <span class="preprocessor"></span>        <span class="comment">/* TX_A_ACK_SRC field */</span>
<a name="l03275"></a><a class="code" href="regs_8h.html#a2f99b76570f8eb255b15263a673c7213">03275</a> <span class="preprocessor">        #define MAC_RX_INT_SRC_TX_A_ACK_SRC                  (0x00000080u)</span>
<a name="l03276"></a><a class="code" href="regs_8h.html#a34d455f99434f9d10d23773766076975">03276</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_INT_SRC_TX_A_ACK_SRC_MASK             (0x00000080u)</span>
<a name="l03277"></a><a class="code" href="regs_8h.html#a873687e2a52bb2aa194f77b3d898d03b">03277</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_INT_SRC_TX_A_ACK_SRC_BIT              (7)</span>
<a name="l03278"></a><a class="code" href="regs_8h.html#a8bd97727754b5a1e83fb25aa4e40a08d">03278</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_INT_SRC_TX_A_ACK_SRC_BITS             (1)</span>
<a name="l03279"></a>03279 <span class="preprocessor"></span>        <span class="comment">/* RX_B_UNLOAD_COMP_SRC field */</span>
<a name="l03280"></a><a class="code" href="regs_8h.html#a8493337579663f6a0dbd72ab2630b470">03280</a> <span class="preprocessor">        #define MAC_RX_INT_SRC_RX_B_UNLOAD_COMP_SRC          (0x00000040u)</span>
<a name="l03281"></a><a class="code" href="regs_8h.html#aa932b2dae192d01cb10175e6fbcb58f1">03281</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_INT_SRC_RX_B_UNLOAD_COMP_SRC_MASK     (0x00000040u)</span>
<a name="l03282"></a><a class="code" href="regs_8h.html#a1673b7ba8df642784b1a8d5294c96230">03282</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_INT_SRC_RX_B_UNLOAD_COMP_SRC_BIT      (6)</span>
<a name="l03283"></a><a class="code" href="regs_8h.html#af95521013da5cdf26f21c4c9d17699c5">03283</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_INT_SRC_RX_B_UNLOAD_COMP_SRC_BITS     (1)</span>
<a name="l03284"></a>03284 <span class="preprocessor"></span>        <span class="comment">/* RX_A_UNLOAD_COMP_SRC field */</span>
<a name="l03285"></a><a class="code" href="regs_8h.html#ae730f1870d0696ad2aa7ea81f85cb874">03285</a> <span class="preprocessor">        #define MAC_RX_INT_SRC_RX_A_UNLOAD_COMP_SRC          (0x00000020u)</span>
<a name="l03286"></a><a class="code" href="regs_8h.html#a2e3660053632e5ec4c3c5f110668cf84">03286</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_INT_SRC_RX_A_UNLOAD_COMP_SRC_MASK     (0x00000020u)</span>
<a name="l03287"></a><a class="code" href="regs_8h.html#a7d4eea8d70c1c8625b17dbb93b2008e4">03287</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_INT_SRC_RX_A_UNLOAD_COMP_SRC_BIT      (5)</span>
<a name="l03288"></a><a class="code" href="regs_8h.html#afac2acc077fa972a56e76c6292c20544">03288</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_INT_SRC_RX_A_UNLOAD_COMP_SRC_BITS     (1)</span>
<a name="l03289"></a>03289 <span class="preprocessor"></span>        <span class="comment">/* RX_B_ADDR_REC_SRC field */</span>
<a name="l03290"></a><a class="code" href="regs_8h.html#ae7112d6d9d083126f52a11ae2fffdb07">03290</a> <span class="preprocessor">        #define MAC_RX_INT_SRC_RX_B_ADDR_REC_SRC             (0x00000010u)</span>
<a name="l03291"></a><a class="code" href="regs_8h.html#a4ec3885a47c288f3f7222e9c13ef7388">03291</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_INT_SRC_RX_B_ADDR_REC_SRC_MASK        (0x00000010u)</span>
<a name="l03292"></a><a class="code" href="regs_8h.html#a4ff5ec4cb93dcc765a4853d7b83cad3d">03292</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_INT_SRC_RX_B_ADDR_REC_SRC_BIT         (4)</span>
<a name="l03293"></a><a class="code" href="regs_8h.html#a1f31961b0b315546355a0fcc2f7859c8">03293</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_INT_SRC_RX_B_ADDR_REC_SRC_BITS        (1)</span>
<a name="l03294"></a>03294 <span class="preprocessor"></span>        <span class="comment">/* RX_A_ADDR_REC_SRC field */</span>
<a name="l03295"></a><a class="code" href="regs_8h.html#a2a173be79c9e33fb85de60916a21dea4">03295</a> <span class="preprocessor">        #define MAC_RX_INT_SRC_RX_A_ADDR_REC_SRC             (0x00000008u)</span>
<a name="l03296"></a><a class="code" href="regs_8h.html#a12c4341192d4d3fe95c042e12560ce86">03296</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_INT_SRC_RX_A_ADDR_REC_SRC_MASK        (0x00000008u)</span>
<a name="l03297"></a><a class="code" href="regs_8h.html#a169d7b5513b906d09d756f1d8498fe77">03297</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_INT_SRC_RX_A_ADDR_REC_SRC_BIT         (3)</span>
<a name="l03298"></a><a class="code" href="regs_8h.html#a0bc1612278215b005cd02598b997cf7f">03298</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_INT_SRC_RX_A_ADDR_REC_SRC_BITS        (1)</span>
<a name="l03299"></a>03299 <span class="preprocessor"></span>        <span class="comment">/* RX_B_FILT_COMP_SRC field */</span>
<a name="l03300"></a><a class="code" href="regs_8h.html#a50b96f10a1794e51f6fe961abbf4d091">03300</a> <span class="preprocessor">        #define MAC_RX_INT_SRC_RX_B_FILT_COMP_SRC            (0x00000004u)</span>
<a name="l03301"></a><a class="code" href="regs_8h.html#aa1555a95d427b8de8656f2de36c296c5">03301</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_INT_SRC_RX_B_FILT_COMP_SRC_MASK       (0x00000004u)</span>
<a name="l03302"></a><a class="code" href="regs_8h.html#a380b1c87fb1120efeb285474836ecd2a">03302</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_INT_SRC_RX_B_FILT_COMP_SRC_BIT        (2)</span>
<a name="l03303"></a><a class="code" href="regs_8h.html#ac28f71eccb3c44e1d811867b44227c01">03303</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_INT_SRC_RX_B_FILT_COMP_SRC_BITS       (1)</span>
<a name="l03304"></a>03304 <span class="preprocessor"></span>        <span class="comment">/* RX_A_FILT_COMP_SRC field */</span>
<a name="l03305"></a><a class="code" href="regs_8h.html#afe8a15aeb1891ebacced64c5826f500e">03305</a> <span class="preprocessor">        #define MAC_RX_INT_SRC_RX_A_FILT_COMP_SRC            (0x00000002u)</span>
<a name="l03306"></a><a class="code" href="regs_8h.html#ad0b1e5bf963e9732899913c6d0188804">03306</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_INT_SRC_RX_A_FILT_COMP_SRC_MASK       (0x00000002u)</span>
<a name="l03307"></a><a class="code" href="regs_8h.html#aebd6c7ac1fe9ed0a52d0fa427a9ecc0d">03307</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_INT_SRC_RX_A_FILT_COMP_SRC_BIT        (1)</span>
<a name="l03308"></a><a class="code" href="regs_8h.html#a5ee15b96cef1d344801b037b7e13994e">03308</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_INT_SRC_RX_A_FILT_COMP_SRC_BITS       (1)</span>
<a name="l03309"></a>03309 <span class="preprocessor"></span>        <span class="comment">/* RX_FRAME_SRC field */</span>
<a name="l03310"></a><a class="code" href="regs_8h.html#a2f182d9276f8d15c879d6607e8892208">03310</a> <span class="preprocessor">        #define MAC_RX_INT_SRC_RX_FRAME_SRC                  (0x00000001u)</span>
<a name="l03311"></a><a class="code" href="regs_8h.html#a4da987988d5eab6052851e3ae0518284">03311</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_INT_SRC_RX_FRAME_SRC_MASK             (0x00000001u)</span>
<a name="l03312"></a><a class="code" href="regs_8h.html#a368645c54d43e3c3c1bfd466fcbd80db">03312</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_INT_SRC_RX_FRAME_SRC_BIT              (0)</span>
<a name="l03313"></a><a class="code" href="regs_8h.html#aecfdb1a14421ff8887132ddf445704a5">03313</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_INT_SRC_RX_FRAME_SRC_BITS             (1)</span>
<a name="l03314"></a>03314 <span class="preprocessor"></span>
<a name="l03315"></a><a class="code" href="regs_8h.html#a7eb60f43cc4b72d282aad80466977447">03315</a> <span class="preprocessor">#define MAC_TX_INT_SRC                                       *((volatile int32u *)0x4000A004u)</span>
<a name="l03316"></a><a class="code" href="regs_8h.html#ad141ab952271141fb3576e6d22625c20">03316</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_TX_INT_SRC_REG                                   *((volatile int32u *)0x4000A004u)</span>
<a name="l03317"></a><a class="code" href="regs_8h.html#a681bafb50d565cc2ae9dea31b9413a91">03317</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_TX_INT_SRC_ADDR                                  (0x4000A004u)</span>
<a name="l03318"></a><a class="code" href="regs_8h.html#ae22274735377835a2ea188b79c20078e">03318</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_TX_INT_SRC_RESET                                 (0x00000000u)</span>
<a name="l03319"></a>03319 <span class="preprocessor"></span>        <span class="comment">/* RX_B_ACK_SRC field */</span>
<a name="l03320"></a><a class="code" href="regs_8h.html#af9d2204906ce9a9f43176ab18b613d71">03320</a> <span class="preprocessor">        #define MAC_TX_INT_SRC_RX_B_ACK_SRC                  (0x00000800u)</span>
<a name="l03321"></a><a class="code" href="regs_8h.html#ad920440226af2c68303c1db670a4d478">03321</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_INT_SRC_RX_B_ACK_SRC_MASK             (0x00000800u)</span>
<a name="l03322"></a><a class="code" href="regs_8h.html#ae55ac08da85d8f36f08aa9222716ed2c">03322</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_INT_SRC_RX_B_ACK_SRC_BIT              (11)</span>
<a name="l03323"></a><a class="code" href="regs_8h.html#a9679661e467fb1bf8a016645342b9219">03323</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_INT_SRC_RX_B_ACK_SRC_BITS             (1)</span>
<a name="l03324"></a>03324 <span class="preprocessor"></span>        <span class="comment">/* RX_A_ACK_SRC field */</span>
<a name="l03325"></a><a class="code" href="regs_8h.html#a23301e9e1a81bc506bd4c169f1582fcc">03325</a> <span class="preprocessor">        #define MAC_TX_INT_SRC_RX_A_ACK_SRC                  (0x00000400u)</span>
<a name="l03326"></a><a class="code" href="regs_8h.html#a0728e62770106646960b662b56524ff4">03326</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_INT_SRC_RX_A_ACK_SRC_MASK             (0x00000400u)</span>
<a name="l03327"></a><a class="code" href="regs_8h.html#ab3dea41237f75069fab4e02614eb2fe5">03327</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_INT_SRC_RX_A_ACK_SRC_BIT              (10)</span>
<a name="l03328"></a><a class="code" href="regs_8h.html#a7b7c296f134e6602807afd31bea1921b">03328</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_INT_SRC_RX_A_ACK_SRC_BITS             (1)</span>
<a name="l03329"></a>03329 <span class="preprocessor"></span>        <span class="comment">/* TX_B_UNLOAD_SRC field */</span>
<a name="l03330"></a><a class="code" href="regs_8h.html#a8e035aa55e1eaeb3eaf6c5140525e7e7">03330</a> <span class="preprocessor">        #define MAC_TX_INT_SRC_TX_B_UNLOAD_SRC               (0x00000200u)</span>
<a name="l03331"></a><a class="code" href="regs_8h.html#ac8da69e94eb855f64ccc21622a25e94a">03331</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_INT_SRC_TX_B_UNLOAD_SRC_MASK          (0x00000200u)</span>
<a name="l03332"></a><a class="code" href="regs_8h.html#a59f34ff882a4434c97778757b6998957">03332</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_INT_SRC_TX_B_UNLOAD_SRC_BIT           (9)</span>
<a name="l03333"></a><a class="code" href="regs_8h.html#ab74c0a52801e567918fc9cfcc6109483">03333</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_INT_SRC_TX_B_UNLOAD_SRC_BITS          (1)</span>
<a name="l03334"></a>03334 <span class="preprocessor"></span>        <span class="comment">/* TX_A_UNLOAD_SRC field */</span>
<a name="l03335"></a><a class="code" href="regs_8h.html#aaee40619176b70d980502df352ec54cc">03335</a> <span class="preprocessor">        #define MAC_TX_INT_SRC_TX_A_UNLOAD_SRC               (0x00000100u)</span>
<a name="l03336"></a><a class="code" href="regs_8h.html#adc59d2b9564904f4f9e1181a3abb829a">03336</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_INT_SRC_TX_A_UNLOAD_SRC_MASK          (0x00000100u)</span>
<a name="l03337"></a><a class="code" href="regs_8h.html#a344d9fc93cc1a5947aa74d0025633d85">03337</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_INT_SRC_TX_A_UNLOAD_SRC_BIT           (8)</span>
<a name="l03338"></a><a class="code" href="regs_8h.html#a9bed67a6c172e5ee9ea6d47034eac1db">03338</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_INT_SRC_TX_A_UNLOAD_SRC_BITS          (1)</span>
<a name="l03339"></a>03339 <span class="preprocessor"></span>        <span class="comment">/* ACK_EXPIRED_SRC field */</span>
<a name="l03340"></a><a class="code" href="regs_8h.html#a982eb6577ae015061f66027c5808fb42">03340</a> <span class="preprocessor">        #define MAC_TX_INT_SRC_ACK_EXPIRED_SRC               (0x00000080u)</span>
<a name="l03341"></a><a class="code" href="regs_8h.html#ab5fc2ad657e2b90b29b430201e125a61">03341</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_INT_SRC_ACK_EXPIRED_SRC_MASK          (0x00000080u)</span>
<a name="l03342"></a><a class="code" href="regs_8h.html#a6803959eb0cecc19f450ab09ef383e99">03342</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_INT_SRC_ACK_EXPIRED_SRC_BIT           (7)</span>
<a name="l03343"></a><a class="code" href="regs_8h.html#a51b20f9eb5f88f09eb3bc7989fa47ab1">03343</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_INT_SRC_ACK_EXPIRED_SRC_BITS          (1)</span>
<a name="l03344"></a>03344 <span class="preprocessor"></span>        <span class="comment">/* TX_LOCK_FAIL_SRC field */</span>
<a name="l03345"></a><a class="code" href="regs_8h.html#a223a70a00e0250e8971c41b950766973">03345</a> <span class="preprocessor">        #define MAC_TX_INT_SRC_TX_LOCK_FAIL_SRC              (0x00000040u)</span>
<a name="l03346"></a><a class="code" href="regs_8h.html#a6f7678c19b31455721b266fb9dcf1705">03346</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_INT_SRC_TX_LOCK_FAIL_SRC_MASK         (0x00000040u)</span>
<a name="l03347"></a><a class="code" href="regs_8h.html#af1052768889aa18335067f50357380a0">03347</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_INT_SRC_TX_LOCK_FAIL_SRC_BIT          (6)</span>
<a name="l03348"></a><a class="code" href="regs_8h.html#a99dbd5b6cc2c24b800a0b443b5fb5815">03348</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_INT_SRC_TX_LOCK_FAIL_SRC_BITS         (1)</span>
<a name="l03349"></a>03349 <span class="preprocessor"></span>        <span class="comment">/* TX_UNDERFLOW_SRC field */</span>
<a name="l03350"></a><a class="code" href="regs_8h.html#a262e2be1805a024832bb29137f1e36a6">03350</a> <span class="preprocessor">        #define MAC_TX_INT_SRC_TX_UNDERFLOW_SRC              (0x00000020u)</span>
<a name="l03351"></a><a class="code" href="regs_8h.html#a8c983483eebd58afd7e500a81b98b782">03351</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_INT_SRC_TX_UNDERFLOW_SRC_MASK         (0x00000020u)</span>
<a name="l03352"></a><a class="code" href="regs_8h.html#a8636abc926f28120489645a2dccb64fa">03352</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_INT_SRC_TX_UNDERFLOW_SRC_BIT          (5)</span>
<a name="l03353"></a><a class="code" href="regs_8h.html#a70cbe32ba0157b5d70fe657d8dae9669">03353</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_INT_SRC_TX_UNDERFLOW_SRC_BITS         (1)</span>
<a name="l03354"></a>03354 <span class="preprocessor"></span>        <span class="comment">/* CCA_FAIL_SRC field */</span>
<a name="l03355"></a><a class="code" href="regs_8h.html#a466e2914eea170e882c74439bc95a6d8">03355</a> <span class="preprocessor">        #define MAC_TX_INT_SRC_CCA_FAIL_SRC                  (0x00000010u)</span>
<a name="l03356"></a><a class="code" href="regs_8h.html#a330add1072657484e47e9b56f96a0f9a">03356</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_INT_SRC_CCA_FAIL_SRC_MASK             (0x00000010u)</span>
<a name="l03357"></a><a class="code" href="regs_8h.html#af1e4cffeb23ef3a3f1f24d2d0fc8b98b">03357</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_INT_SRC_CCA_FAIL_SRC_BIT              (4)</span>
<a name="l03358"></a><a class="code" href="regs_8h.html#aa269fbb7bdc1c0e5c6982e2a3afe5ef0">03358</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_INT_SRC_CCA_FAIL_SRC_BITS             (1)</span>
<a name="l03359"></a>03359 <span class="preprocessor"></span>        <span class="comment">/* SFD_SENT_SRC field */</span>
<a name="l03360"></a><a class="code" href="regs_8h.html#aee21a563153b1006922a502a2710fcb2">03360</a> <span class="preprocessor">        #define MAC_TX_INT_SRC_SFD_SENT_SRC                  (0x00000008u)</span>
<a name="l03361"></a><a class="code" href="regs_8h.html#a710101371ff821666152fd81987f7cac">03361</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_INT_SRC_SFD_SENT_SRC_MASK             (0x00000008u)</span>
<a name="l03362"></a><a class="code" href="regs_8h.html#a42e13c8935bfd3e478754c0880298ed1">03362</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_INT_SRC_SFD_SENT_SRC_BIT              (3)</span>
<a name="l03363"></a><a class="code" href="regs_8h.html#ab61c83b5dd2721d17746ff8d84b9ba1d">03363</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_INT_SRC_SFD_SENT_SRC_BITS             (1)</span>
<a name="l03364"></a>03364 <span class="preprocessor"></span>        <span class="comment">/* BO_COMPLETE_SRC field */</span>
<a name="l03365"></a><a class="code" href="regs_8h.html#af8ce0dd49955198ba7ae28ff41f72a9a">03365</a> <span class="preprocessor">        #define MAC_TX_INT_SRC_BO_COMPLETE_SRC               (0x00000004u)</span>
<a name="l03366"></a><a class="code" href="regs_8h.html#aeb167b3b93ff5a7ab4421bad4dfeb31f">03366</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_INT_SRC_BO_COMPLETE_SRC_MASK          (0x00000004u)</span>
<a name="l03367"></a><a class="code" href="regs_8h.html#a8437dc8560714751c0dddd5321853e0b">03367</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_INT_SRC_BO_COMPLETE_SRC_BIT           (2)</span>
<a name="l03368"></a><a class="code" href="regs_8h.html#afc772546155c4bd127f1f68cf1d4a0a3">03368</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_INT_SRC_BO_COMPLETE_SRC_BITS          (1)</span>
<a name="l03369"></a>03369 <span class="preprocessor"></span>        <span class="comment">/* RX_ACK_SRC field */</span>
<a name="l03370"></a><a class="code" href="regs_8h.html#a3c4924cb11de2f921120b89ca1729688">03370</a> <span class="preprocessor">        #define MAC_TX_INT_SRC_RX_ACK_SRC                    (0x00000002u)</span>
<a name="l03371"></a><a class="code" href="regs_8h.html#a9c3275552c7fc45ef12f9978914878c7">03371</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_INT_SRC_RX_ACK_SRC_MASK               (0x00000002u)</span>
<a name="l03372"></a><a class="code" href="regs_8h.html#a555aca3af28df3dc93dd7ca2cdbdd494">03372</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_INT_SRC_RX_ACK_SRC_BIT                (1)</span>
<a name="l03373"></a><a class="code" href="regs_8h.html#a2d666f474d3139d0a82eb22afe390b14">03373</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_INT_SRC_RX_ACK_SRC_BITS               (1)</span>
<a name="l03374"></a>03374 <span class="preprocessor"></span>        <span class="comment">/* TX_COMPLETE_SRC field */</span>
<a name="l03375"></a><a class="code" href="regs_8h.html#a10a5d6dcd0bf0dc010efd521dbe6aeb3">03375</a> <span class="preprocessor">        #define MAC_TX_INT_SRC_TX_COMPLETE_SRC               (0x00000001u)</span>
<a name="l03376"></a><a class="code" href="regs_8h.html#aefb1e5c190032d7a1385f7023c173846">03376</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_INT_SRC_TX_COMPLETE_SRC_MASK          (0x00000001u)</span>
<a name="l03377"></a><a class="code" href="regs_8h.html#aad959848ae123a6c2843748292861b41">03377</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_INT_SRC_TX_COMPLETE_SRC_BIT           (0)</span>
<a name="l03378"></a><a class="code" href="regs_8h.html#a7dbaade672ac2a19747cd8d90e753434">03378</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_INT_SRC_TX_COMPLETE_SRC_BITS          (1)</span>
<a name="l03379"></a>03379 <span class="preprocessor"></span>
<a name="l03380"></a><a class="code" href="regs_8h.html#a02db3986dc9aac6983bdbe07ee4cfece">03380</a> <span class="preprocessor">#define MAC_TIMER_INT_SRC                                    *((volatile int32u *)0x4000A008u)</span>
<a name="l03381"></a><a class="code" href="regs_8h.html#a58ee24bdbe8574a1b41a1ff14f68162a">03381</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_TIMER_INT_SRC_REG                                *((volatile int32u *)0x4000A008u)</span>
<a name="l03382"></a><a class="code" href="regs_8h.html#af4f403854fc1edbcaa920818432e7bff">03382</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_TIMER_INT_SRC_ADDR                               (0x4000A008u)</span>
<a name="l03383"></a><a class="code" href="regs_8h.html#a0ea0d4615df8b16e2a58bb4851d01af5">03383</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_TIMER_INT_SRC_RESET                              (0x00000000u)</span>
<a name="l03384"></a>03384 <span class="preprocessor"></span>        <span class="comment">/* TIMER_COMP_B_SRC field */</span>
<a name="l03385"></a><a class="code" href="regs_8h.html#ac883986d9e10d939ae6d326ba0469504">03385</a> <span class="preprocessor">        #define MAC_TIMER_INT_SRC_TIMER_COMP_B_SRC           (0x00000004u)</span>
<a name="l03386"></a><a class="code" href="regs_8h.html#a86da33ea21e4110c704039d133be63fa">03386</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TIMER_INT_SRC_TIMER_COMP_B_SRC_MASK      (0x00000004u)</span>
<a name="l03387"></a><a class="code" href="regs_8h.html#aaa17b54eb880fa5f8d662f30722c5fc2">03387</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TIMER_INT_SRC_TIMER_COMP_B_SRC_BIT       (2)</span>
<a name="l03388"></a><a class="code" href="regs_8h.html#afc8b0fa6d367f49e8f909a7e84be866c">03388</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TIMER_INT_SRC_TIMER_COMP_B_SRC_BITS      (1)</span>
<a name="l03389"></a>03389 <span class="preprocessor"></span>        <span class="comment">/* TIMER_COMP_A_SRC field */</span>
<a name="l03390"></a><a class="code" href="regs_8h.html#a4dff15610c6e1c448ca4ffb9cdccc11d">03390</a> <span class="preprocessor">        #define MAC_TIMER_INT_SRC_TIMER_COMP_A_SRC           (0x00000002u)</span>
<a name="l03391"></a><a class="code" href="regs_8h.html#a17be06f3b68cdfa3220f740b79925487">03391</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TIMER_INT_SRC_TIMER_COMP_A_SRC_MASK      (0x00000002u)</span>
<a name="l03392"></a><a class="code" href="regs_8h.html#af84815f70648b6365c9c199016275368">03392</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TIMER_INT_SRC_TIMER_COMP_A_SRC_BIT       (1)</span>
<a name="l03393"></a><a class="code" href="regs_8h.html#a43f161eca7edaeaba560502b100c888c">03393</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TIMER_INT_SRC_TIMER_COMP_A_SRC_BITS      (1)</span>
<a name="l03394"></a>03394 <span class="preprocessor"></span>        <span class="comment">/* TIMER_WRAP_SRC field */</span>
<a name="l03395"></a><a class="code" href="regs_8h.html#ac084f48f821bb9c9d017e2ee6cb99f39">03395</a> <span class="preprocessor">        #define MAC_TIMER_INT_SRC_TIMER_WRAP_SRC             (0x00000001u)</span>
<a name="l03396"></a><a class="code" href="regs_8h.html#a9e5cc89671805cecefbe9b595616ce80">03396</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TIMER_INT_SRC_TIMER_WRAP_SRC_MASK        (0x00000001u)</span>
<a name="l03397"></a><a class="code" href="regs_8h.html#a062d53f2143a22adba99cada645a7ddc">03397</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TIMER_INT_SRC_TIMER_WRAP_SRC_BIT         (0)</span>
<a name="l03398"></a><a class="code" href="regs_8h.html#a4dfb0553db070af3f9539ce14c18753c">03398</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TIMER_INT_SRC_TIMER_WRAP_SRC_BITS        (1)</span>
<a name="l03399"></a>03399 <span class="preprocessor"></span>
<a name="l03400"></a><a class="code" href="regs_8h.html#ac3ce7ef0e02eb02dcefb822c93a1da3c">03400</a> <span class="preprocessor">#define BB_INT_SRC                                           *((volatile int32u *)0x4000A00Cu)</span>
<a name="l03401"></a><a class="code" href="regs_8h.html#a7b3690515cf1f33a512f8a016a3eaeaf">03401</a> <span class="preprocessor"></span><span class="preprocessor">#define BB_INT_SRC_REG                                       *((volatile int32u *)0x4000A00Cu)</span>
<a name="l03402"></a><a class="code" href="regs_8h.html#ab429ea228ec2f1077d6c661283916e82">03402</a> <span class="preprocessor"></span><span class="preprocessor">#define BB_INT_SRC_ADDR                                      (0x4000A00Cu)</span>
<a name="l03403"></a><a class="code" href="regs_8h.html#abcd074f24afdc006fa72c32ae78d8ba6">03403</a> <span class="preprocessor"></span><span class="preprocessor">#define BB_INT_SRC_RESET                                     (0x00000000u)</span>
<a name="l03404"></a>03404 <span class="preprocessor"></span>        <span class="comment">/* RSSI_INT_SRC field */</span>
<a name="l03405"></a><a class="code" href="regs_8h.html#aa82afd59a8844f4469f080d18d337135">03405</a> <span class="preprocessor">        #define BB_INT_SRC_RSSI_INT_SRC                      (0x00000002u)</span>
<a name="l03406"></a><a class="code" href="regs_8h.html#a91e88787b392eb3ce64f2d993574f28c">03406</a> <span class="preprocessor"></span><span class="preprocessor">        #define BB_INT_SRC_RSSI_INT_SRC_MASK                 (0x00000002u)</span>
<a name="l03407"></a><a class="code" href="regs_8h.html#a77d0de61508411dd748a8151496ae24a">03407</a> <span class="preprocessor"></span><span class="preprocessor">        #define BB_INT_SRC_RSSI_INT_SRC_BIT                  (1)</span>
<a name="l03408"></a><a class="code" href="regs_8h.html#a80680db92e7ec61bddf0d2efe846567f">03408</a> <span class="preprocessor"></span><span class="preprocessor">        #define BB_INT_SRC_RSSI_INT_SRC_BITS                 (1)</span>
<a name="l03409"></a>03409 <span class="preprocessor"></span>        <span class="comment">/* BASEBAND_INT_SRC field */</span>
<a name="l03410"></a><a class="code" href="regs_8h.html#a7d1938967b25e1285f57044c98cc969e">03410</a> <span class="preprocessor">        #define BB_INT_SRC_BASEBAND_INT_SRC                  (0x00000001u)</span>
<a name="l03411"></a><a class="code" href="regs_8h.html#a9814c0d0eea2873dcd5ffc0d8aa1faf0">03411</a> <span class="preprocessor"></span><span class="preprocessor">        #define BB_INT_SRC_BASEBAND_INT_SRC_MASK             (0x00000001u)</span>
<a name="l03412"></a><a class="code" href="regs_8h.html#a1ebb5c23028237349c6189b014c5cdee">03412</a> <span class="preprocessor"></span><span class="preprocessor">        #define BB_INT_SRC_BASEBAND_INT_SRC_BIT              (0)</span>
<a name="l03413"></a><a class="code" href="regs_8h.html#a7bf3efbecf1e65a8475ce4a23fbb5842">03413</a> <span class="preprocessor"></span><span class="preprocessor">        #define BB_INT_SRC_BASEBAND_INT_SRC_BITS             (1)</span>
<a name="l03414"></a>03414 <span class="preprocessor"></span>
<a name="l03415"></a><a class="code" href="regs_8h.html#ab782e5b0f87aa13463e47597ea273552">03415</a> <span class="preprocessor">#define SEC_INT_SRC                                          *((volatile int32u *)0x4000A010u)</span>
<a name="l03416"></a><a class="code" href="regs_8h.html#ab1c00ea876e13d60ff8f94daeb7ded8d">03416</a> <span class="preprocessor"></span><span class="preprocessor">#define SEC_INT_SRC_REG                                      *((volatile int32u *)0x4000A010u)</span>
<a name="l03417"></a><a class="code" href="regs_8h.html#a8eb561c6544ea05d7ebd63202edb0e50">03417</a> <span class="preprocessor"></span><span class="preprocessor">#define SEC_INT_SRC_ADDR                                     (0x4000A010u)</span>
<a name="l03418"></a><a class="code" href="regs_8h.html#ad29ad4b8d622ce8ef9c33c8fa51d72d9">03418</a> <span class="preprocessor"></span><span class="preprocessor">#define SEC_INT_SRC_RESET                                    (0x00000000u)</span>
<a name="l03419"></a>03419 <span class="preprocessor"></span>        <span class="comment">/* CT_WORD_VALID_SRC field */</span>
<a name="l03420"></a><a class="code" href="regs_8h.html#a6ee34b87d8e617d3d743afaf48f6d97a">03420</a> <span class="preprocessor">        #define SEC_INT_SRC_CT_WORD_VALID_SRC                (0x00000004u)</span>
<a name="l03421"></a><a class="code" href="regs_8h.html#af5bedeac03a930ad26f5ae9915c9a013">03421</a> <span class="preprocessor"></span><span class="preprocessor">        #define SEC_INT_SRC_CT_WORD_VALID_SRC_MASK           (0x00000004u)</span>
<a name="l03422"></a><a class="code" href="regs_8h.html#aaf7675dc0602d639a9e20eea55a1e165">03422</a> <span class="preprocessor"></span><span class="preprocessor">        #define SEC_INT_SRC_CT_WORD_VALID_SRC_BIT            (2)</span>
<a name="l03423"></a><a class="code" href="regs_8h.html#ab6ff78d183d86c0ef66bfe5a62d1b2a7">03423</a> <span class="preprocessor"></span><span class="preprocessor">        #define SEC_INT_SRC_CT_WORD_VALID_SRC_BITS           (1)</span>
<a name="l03424"></a>03424 <span class="preprocessor"></span>        <span class="comment">/* PT_WORD_REQ_SRC field */</span>
<a name="l03425"></a><a class="code" href="regs_8h.html#a98dc82911c8805ed674a08f2db746744">03425</a> <span class="preprocessor">        #define SEC_INT_SRC_PT_WORD_REQ_SRC                  (0x00000002u)</span>
<a name="l03426"></a><a class="code" href="regs_8h.html#ab3e8ddadb2413355dbab94924c4358c3">03426</a> <span class="preprocessor"></span><span class="preprocessor">        #define SEC_INT_SRC_PT_WORD_REQ_SRC_MASK             (0x00000002u)</span>
<a name="l03427"></a><a class="code" href="regs_8h.html#aac5bcc8921187a148e1d1afc24d7d72c">03427</a> <span class="preprocessor"></span><span class="preprocessor">        #define SEC_INT_SRC_PT_WORD_REQ_SRC_BIT              (1)</span>
<a name="l03428"></a><a class="code" href="regs_8h.html#ad4d170150c321ccc8f082410b703d3c4">03428</a> <span class="preprocessor"></span><span class="preprocessor">        #define SEC_INT_SRC_PT_WORD_REQ_SRC_BITS             (1)</span>
<a name="l03429"></a>03429 <span class="preprocessor"></span>        <span class="comment">/* ENC_COMPLETE_SRC field */</span>
<a name="l03430"></a><a class="code" href="regs_8h.html#a27a7bb7a6324bcc88bf06c43bd62ab85">03430</a> <span class="preprocessor">        #define SEC_INT_SRC_ENC_COMPLETE_SRC                 (0x00000001u)</span>
<a name="l03431"></a><a class="code" href="regs_8h.html#a972ec86981da630558b4a4a1c968ca24">03431</a> <span class="preprocessor"></span><span class="preprocessor">        #define SEC_INT_SRC_ENC_COMPLETE_SRC_MASK            (0x00000001u)</span>
<a name="l03432"></a><a class="code" href="regs_8h.html#a5aba62763ce3389ae1cd3bdf3c6df98e">03432</a> <span class="preprocessor"></span><span class="preprocessor">        #define SEC_INT_SRC_ENC_COMPLETE_SRC_BIT             (0)</span>
<a name="l03433"></a><a class="code" href="regs_8h.html#a7e7efa351fcd8fdd7f2192ff9fa0d18c">03433</a> <span class="preprocessor"></span><span class="preprocessor">        #define SEC_INT_SRC_ENC_COMPLETE_SRC_BITS            (1)</span>
<a name="l03434"></a>03434 <span class="preprocessor"></span>
<a name="l03435"></a><a class="code" href="regs_8h.html#a6faba36a14148b934777c410aba1f22d">03435</a> <span class="preprocessor">#define INT_SLEEPTMRFLAG                                     *((volatile int32u *)0x4000A014u)</span>
<a name="l03436"></a><a class="code" href="regs_8h.html#ae671e06167ec9a700f16025e5721e0b6">03436</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_SLEEPTMRFLAG_REG                                 *((volatile int32u *)0x4000A014u)</span>
<a name="l03437"></a><a class="code" href="regs_8h.html#a3e4736713362b4849eb7d04d82ac0c7b">03437</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_SLEEPTMRFLAG_ADDR                                (0x4000A014u)</span>
<a name="l03438"></a><a class="code" href="regs_8h.html#aa82385085d5a8cfb272be75986825aa5">03438</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_SLEEPTMRFLAG_RESET                               (0x00000000u)</span>
<a name="l03439"></a>03439 <span class="preprocessor"></span>        <span class="comment">/* INT_SLEEPTMRCMPB field */</span>
<a name="l03440"></a>03440 <span class="preprocessor">        #define INT_SLEEPTMRCMPB                             (0x00000004u)</span>
<a name="l03441"></a>03441 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SLEEPTMRCMPB_MASK                        (0x00000004u)</span>
<a name="l03442"></a>03442 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SLEEPTMRCMPB_BIT                         (2)</span>
<a name="l03443"></a>03443 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SLEEPTMRCMPB_BITS                        (1)</span>
<a name="l03444"></a>03444 <span class="preprocessor"></span>        <span class="comment">/* INT_SLEEPTMRCMPA field */</span>
<a name="l03445"></a>03445 <span class="preprocessor">        #define INT_SLEEPTMRCMPA                             (0x00000002u)</span>
<a name="l03446"></a>03446 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SLEEPTMRCMPA_MASK                        (0x00000002u)</span>
<a name="l03447"></a>03447 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SLEEPTMRCMPA_BIT                         (1)</span>
<a name="l03448"></a>03448 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SLEEPTMRCMPA_BITS                        (1)</span>
<a name="l03449"></a>03449 <span class="preprocessor"></span>        <span class="comment">/* INT_SLEEPTMRWRAP field */</span>
<a name="l03450"></a>03450 <span class="preprocessor">        #define INT_SLEEPTMRWRAP                             (0x00000001u)</span>
<a name="l03451"></a>03451 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SLEEPTMRWRAP_MASK                        (0x00000001u)</span>
<a name="l03452"></a>03452 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SLEEPTMRWRAP_BIT                         (0)</span>
<a name="l03453"></a>03453 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SLEEPTMRWRAP_BITS                        (1)</span>
<a name="l03454"></a>03454 <span class="preprocessor"></span>
<a name="l03455"></a><a class="code" href="regs_8h.html#adf5fc0e0df32bcbb9b7978b47b52e69e">03455</a> <span class="preprocessor">#define INT_MGMTFLAG                                         *((volatile int32u *)0x4000A018u)</span>
<a name="l03456"></a><a class="code" href="regs_8h.html#aab997ca97a7d6a1e6d9fd843836f3be2">03456</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_MGMTFLAG_REG                                     *((volatile int32u *)0x4000A018u)</span>
<a name="l03457"></a><a class="code" href="regs_8h.html#ac7c74d6c3779eb2c05743d9c4bb3f064">03457</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_MGMTFLAG_ADDR                                    (0x4000A018u)</span>
<a name="l03458"></a><a class="code" href="regs_8h.html#a874e52d7ee9b0b78b668c83bcf86732a">03458</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_MGMTFLAG_RESET                                   (0x00000000u)</span>
<a name="l03459"></a>03459 <span class="preprocessor"></span>        <span class="comment">/* INT_MGMTDMAPROT field */</span>
<a name="l03460"></a>03460 <span class="preprocessor">        #define INT_MGMTDMAPROT                              (0x00000010u)</span>
<a name="l03461"></a>03461 <span class="preprocessor"></span><span class="preprocessor">        #define INT_MGMTDMAPROT_MASK                         (0x00000010u)</span>
<a name="l03462"></a>03462 <span class="preprocessor"></span><span class="preprocessor">        #define INT_MGMTDMAPROT_BIT                          (4)</span>
<a name="l03463"></a>03463 <span class="preprocessor"></span><span class="preprocessor">        #define INT_MGMTDMAPROT_BITS                         (1)</span>
<a name="l03464"></a>03464 <span class="preprocessor"></span>        <span class="comment">/* INT_MGMTCALADC field */</span>
<a name="l03465"></a>03465 <span class="preprocessor">        #define INT_MGMTCALADC                               (0x00000008u)</span>
<a name="l03466"></a>03466 <span class="preprocessor"></span><span class="preprocessor">        #define INT_MGMTCALADC_MASK                          (0x00000008u)</span>
<a name="l03467"></a>03467 <span class="preprocessor"></span><span class="preprocessor">        #define INT_MGMTCALADC_BIT                           (3)</span>
<a name="l03468"></a>03468 <span class="preprocessor"></span><span class="preprocessor">        #define INT_MGMTCALADC_BITS                          (1)</span>
<a name="l03469"></a>03469 <span class="preprocessor"></span>        <span class="comment">/* INT_MGMTFPEC field */</span>
<a name="l03470"></a>03470 <span class="preprocessor">        #define INT_MGMTFPEC                                 (0x00000004u)</span>
<a name="l03471"></a>03471 <span class="preprocessor"></span><span class="preprocessor">        #define INT_MGMTFPEC_MASK                            (0x00000004u)</span>
<a name="l03472"></a>03472 <span class="preprocessor"></span><span class="preprocessor">        #define INT_MGMTFPEC_BIT                             (2)</span>
<a name="l03473"></a>03473 <span class="preprocessor"></span><span class="preprocessor">        #define INT_MGMTFPEC_BITS                            (1)</span>
<a name="l03474"></a>03474 <span class="preprocessor"></span>        <span class="comment">/* INT_MGMTOSC24MHI field */</span>
<a name="l03475"></a>03475 <span class="preprocessor">        #define INT_MGMTOSC24MHI                             (0x00000002u)</span>
<a name="l03476"></a>03476 <span class="preprocessor"></span><span class="preprocessor">        #define INT_MGMTOSC24MHI_MASK                        (0x00000002u)</span>
<a name="l03477"></a>03477 <span class="preprocessor"></span><span class="preprocessor">        #define INT_MGMTOSC24MHI_BIT                         (1)</span>
<a name="l03478"></a>03478 <span class="preprocessor"></span><span class="preprocessor">        #define INT_MGMTOSC24MHI_BITS                        (1)</span>
<a name="l03479"></a>03479 <span class="preprocessor"></span>        <span class="comment">/* INT_MGMTOSC24MLO field */</span>
<a name="l03480"></a>03480 <span class="preprocessor">        #define INT_MGMTOSC24MLO                             (0x00000001u)</span>
<a name="l03481"></a>03481 <span class="preprocessor"></span><span class="preprocessor">        #define INT_MGMTOSC24MLO_MASK                        (0x00000001u)</span>
<a name="l03482"></a>03482 <span class="preprocessor"></span><span class="preprocessor">        #define INT_MGMTOSC24MLO_BIT                         (0)</span>
<a name="l03483"></a>03483 <span class="preprocessor"></span><span class="preprocessor">        #define INT_MGMTOSC24MLO_BITS                        (1)</span>
<a name="l03484"></a>03484 <span class="preprocessor"></span>
<a name="l03485"></a><a class="code" href="regs_8h.html#aad21fedd4b336494061270afaafc88b8">03485</a> <span class="preprocessor">#define INT_NMIFLAG                                          *((volatile int32u *)0x4000A01Cu)</span>
<a name="l03486"></a><a class="code" href="regs_8h.html#af58dcd2ef7217e7889050207ef9cf168">03486</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_NMIFLAG_REG                                      *((volatile int32u *)0x4000A01Cu)</span>
<a name="l03487"></a><a class="code" href="regs_8h.html#afae2af7fa40fe256cde95b6cf22ae041">03487</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_NMIFLAG_ADDR                                     (0x4000A01Cu)</span>
<a name="l03488"></a><a class="code" href="regs_8h.html#a45bc3782cd12381950f64d86593bf50d">03488</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_NMIFLAG_RESET                                    (0x00000000u)</span>
<a name="l03489"></a>03489 <span class="preprocessor"></span>        <span class="comment">/* INT_NMICLK24M field */</span>
<a name="l03490"></a><a class="code" href="regs_8h.html#a06a09f07af4a9b6ce169696c6287a270">03490</a> <span class="preprocessor">        #define INT_NMICLK24M                                (0x00000002u)</span>
<a name="l03491"></a><a class="code" href="regs_8h.html#a0705db37ace94abc0dc8042f7f087ff5">03491</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_NMICLK24M_MASK                           (0x00000002u)</span>
<a name="l03492"></a><a class="code" href="regs_8h.html#a4e9c0fccc5990e5ab3a94761a734e4e9">03492</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_NMICLK24M_BIT                            (1)</span>
<a name="l03493"></a><a class="code" href="regs_8h.html#aa266be4b720dff04b289d92cf0c493ea">03493</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_NMICLK24M_BITS                           (1)</span>
<a name="l03494"></a>03494 <span class="preprocessor"></span>        <span class="comment">/* INT_NMIWDOG field */</span>
<a name="l03495"></a><a class="code" href="regs_8h.html#a855347a847740f39d493e16b7900a2a7">03495</a> <span class="preprocessor">        #define INT_NMIWDOG                                  (0x00000001u)</span>
<a name="l03496"></a><a class="code" href="regs_8h.html#aded0f6a2790883a7ce8096a01115ec67">03496</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_NMIWDOG_MASK                             (0x00000001u)</span>
<a name="l03497"></a><a class="code" href="regs_8h.html#a8e63ad71c7b99f6603fea8d9f1c7954d">03497</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_NMIWDOG_BIT                              (0)</span>
<a name="l03498"></a><a class="code" href="regs_8h.html#a7a09cdcd8dad752420c7e1f4c411789d">03498</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_NMIWDOG_BITS                             (1)</span>
<a name="l03499"></a>03499 <span class="preprocessor"></span>
<a name="l03500"></a><a class="code" href="regs_8h.html#aed6d4dd81c2fa46302b7e9e9a16e8727">03500</a> <span class="preprocessor">#define INT_SLEEPTMRFORCE                                    *((volatile int32u *)0x4000A020u)</span>
<a name="l03501"></a><a class="code" href="regs_8h.html#a627e33633ee6b15899a7ccdd776c4162">03501</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_SLEEPTMRFORCE_REG                                *((volatile int32u *)0x4000A020u)</span>
<a name="l03502"></a><a class="code" href="regs_8h.html#a1ed8a2d0e06907433971a79141b0b70f">03502</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_SLEEPTMRFORCE_ADDR                               (0x4000A020u)</span>
<a name="l03503"></a><a class="code" href="regs_8h.html#a154354b4eb5ab3e72fbd4ba742a74b09">03503</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_SLEEPTMRFORCE_RESET                              (0x00000000u)</span>
<a name="l03504"></a>03504 <span class="preprocessor"></span>        <span class="comment">/* INT_SLEEPTMRCMPB field */</span>
<a name="l03505"></a>03505 <span class="preprocessor">        #define INT_SLEEPTMRCMPB                             (0x00000004u)</span>
<a name="l03506"></a>03506 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SLEEPTMRCMPB_MASK                        (0x00000004u)</span>
<a name="l03507"></a>03507 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SLEEPTMRCMPB_BIT                         (2)</span>
<a name="l03508"></a>03508 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SLEEPTMRCMPB_BITS                        (1)</span>
<a name="l03509"></a>03509 <span class="preprocessor"></span>        <span class="comment">/* INT_SLEEPTMRCMPA field */</span>
<a name="l03510"></a>03510 <span class="preprocessor">        #define INT_SLEEPTMRCMPA                             (0x00000002u)</span>
<a name="l03511"></a>03511 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SLEEPTMRCMPA_MASK                        (0x00000002u)</span>
<a name="l03512"></a>03512 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SLEEPTMRCMPA_BIT                         (1)</span>
<a name="l03513"></a>03513 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SLEEPTMRCMPA_BITS                        (1)</span>
<a name="l03514"></a>03514 <span class="preprocessor"></span>        <span class="comment">/* INT_SLEEPTMRWRAP field */</span>
<a name="l03515"></a>03515 <span class="preprocessor">        #define INT_SLEEPTMRWRAP                             (0x00000001u)</span>
<a name="l03516"></a>03516 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SLEEPTMRWRAP_MASK                        (0x00000001u)</span>
<a name="l03517"></a>03517 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SLEEPTMRWRAP_BIT                         (0)</span>
<a name="l03518"></a>03518 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SLEEPTMRWRAP_BITS                        (1)</span>
<a name="l03519"></a>03519 <span class="preprocessor"></span>
<a name="l03520"></a><a class="code" href="regs_8h.html#a6e91d4567743c431993b1f8898ce995b">03520</a> <span class="preprocessor">#define TEST_FORCE_ALL_INT                                   *((volatile int32u *)0x4000A024u)</span>
<a name="l03521"></a><a class="code" href="regs_8h.html#a96639e1fcadd6f304dabca23bdc12197">03521</a> <span class="preprocessor"></span><span class="preprocessor">#define TEST_FORCE_ALL_INT_REG                               *((volatile int32u *)0x4000A024u)</span>
<a name="l03522"></a><a class="code" href="regs_8h.html#ac697e710aa630a02bbb8bfee6cf6de78">03522</a> <span class="preprocessor"></span><span class="preprocessor">#define TEST_FORCE_ALL_INT_ADDR                              (0x4000A024u)</span>
<a name="l03523"></a><a class="code" href="regs_8h.html#ae45f71480fa9c3d0b83066f4b83c3df8">03523</a> <span class="preprocessor"></span><span class="preprocessor">#define TEST_FORCE_ALL_INT_RESET                             (0x00000000u)</span>
<a name="l03524"></a>03524 <span class="preprocessor"></span>        <span class="comment">/* FORCE_ALL_INT field */</span>
<a name="l03525"></a><a class="code" href="regs_8h.html#abbfd38212a60fa64093759064b0b5b13">03525</a> <span class="preprocessor">        #define TEST_FORCE_ALL_INT_FORCE_ALL_INT             (0x00000001u)</span>
<a name="l03526"></a><a class="code" href="regs_8h.html#a1cb90faf73934138d351a6a121b8c7b0">03526</a> <span class="preprocessor"></span><span class="preprocessor">        #define TEST_FORCE_ALL_INT_FORCE_ALL_INT_MASK        (0x00000001u)</span>
<a name="l03527"></a><a class="code" href="regs_8h.html#a3b249dff992f2f04506dc8626a1975f4">03527</a> <span class="preprocessor"></span><span class="preprocessor">        #define TEST_FORCE_ALL_INT_FORCE_ALL_INT_BIT         (0)</span>
<a name="l03528"></a><a class="code" href="regs_8h.html#a4f8af962655ce33cf99a8e596ddd3226">03528</a> <span class="preprocessor"></span><span class="preprocessor">        #define TEST_FORCE_ALL_INT_FORCE_ALL_INT_BITS        (1)</span>
<a name="l03529"></a>03529 <span class="preprocessor"></span>
<a name="l03530"></a><a class="code" href="regs_8h.html#a139eea0a8bcdb0e485454e3588d18779">03530</a> <span class="preprocessor">#define MAC_RX_INT_MASK                                      *((volatile int32u *)0x4000A040u)</span>
<a name="l03531"></a><a class="code" href="regs_8h.html#ad292600cc1120f5ef007127fe6293741">03531</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_RX_INT_MASK_REG                                  *((volatile int32u *)0x4000A040u)</span>
<a name="l03532"></a><a class="code" href="regs_8h.html#abcd903afd7e56e8897c5b234f74297fe">03532</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_RX_INT_MASK_ADDR                                 (0x4000A040u)</span>
<a name="l03533"></a><a class="code" href="regs_8h.html#ae5e7b82f99e626b86fe7faacfa538a3f">03533</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_RX_INT_MASK_RESET                                (0x00000000u)</span>
<a name="l03534"></a>03534 <span class="preprocessor"></span>        <span class="comment">/* TX_B_ACK_ERR_MSK field */</span>
<a name="l03535"></a><a class="code" href="regs_8h.html#afaaf3c108cfe878fdc0034d3bd538b7b">03535</a> <span class="preprocessor">        #define MAC_RX_INT_MASK_TX_B_ACK_ERR_MSK             (0x00008000u)</span>
<a name="l03536"></a><a class="code" href="regs_8h.html#acdf3cb7765aee644fc5a9d70c8f8358c">03536</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_INT_MASK_TX_B_ACK_ERR_MSK_MASK        (0x00008000u)</span>
<a name="l03537"></a><a class="code" href="regs_8h.html#a83ed18a29577523720da2a40dfc4666e">03537</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_INT_MASK_TX_B_ACK_ERR_MSK_BIT         (15)</span>
<a name="l03538"></a><a class="code" href="regs_8h.html#af1e493fcc37827ddc19173f33442667c">03538</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_INT_MASK_TX_B_ACK_ERR_MSK_BITS        (1)</span>
<a name="l03539"></a>03539 <span class="preprocessor"></span>        <span class="comment">/* TX_A_ACK_ERR_MSK field */</span>
<a name="l03540"></a><a class="code" href="regs_8h.html#aa2d430d0a563a8fc781708302a43e613">03540</a> <span class="preprocessor">        #define MAC_RX_INT_MASK_TX_A_ACK_ERR_MSK             (0x00004000u)</span>
<a name="l03541"></a><a class="code" href="regs_8h.html#a08083c2ae0ca782f74eabe182865bbce">03541</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_INT_MASK_TX_A_ACK_ERR_MSK_MASK        (0x00004000u)</span>
<a name="l03542"></a><a class="code" href="regs_8h.html#a0192239cd96dc21c2c2aa549cf30b6b4">03542</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_INT_MASK_TX_A_ACK_ERR_MSK_BIT         (14)</span>
<a name="l03543"></a><a class="code" href="regs_8h.html#a3b80f5419039298d7ef27693cf88c878">03543</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_INT_MASK_TX_A_ACK_ERR_MSK_BITS        (1)</span>
<a name="l03544"></a>03544 <span class="preprocessor"></span>        <span class="comment">/* RX_OVFLW_MSK field */</span>
<a name="l03545"></a><a class="code" href="regs_8h.html#aa34857b6d2df4ac5f82f6fb6cd2476db">03545</a> <span class="preprocessor">        #define MAC_RX_INT_MASK_RX_OVFLW_MSK                 (0x00002000u)</span>
<a name="l03546"></a><a class="code" href="regs_8h.html#ae10718fa68f97c0666c4771085def966">03546</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_INT_MASK_RX_OVFLW_MSK_MASK            (0x00002000u)</span>
<a name="l03547"></a><a class="code" href="regs_8h.html#a4c18bb5d97d7da8f1120feb91bf0197e">03547</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_INT_MASK_RX_OVFLW_MSK_BIT             (13)</span>
<a name="l03548"></a><a class="code" href="regs_8h.html#a8fc5f896e01c25c1a7bb5487b758367c">03548</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_INT_MASK_RX_OVFLW_MSK_BITS            (1)</span>
<a name="l03549"></a>03549 <span class="preprocessor"></span>        <span class="comment">/* RX_ERROR_MSK field */</span>
<a name="l03550"></a><a class="code" href="regs_8h.html#ac1320e162c4dc3e3c37d846e46b09eb8">03550</a> <span class="preprocessor">        #define MAC_RX_INT_MASK_RX_ERROR_MSK                 (0x00001000u)</span>
<a name="l03551"></a><a class="code" href="regs_8h.html#abc1eba28b61e2e0a89774a288b193869">03551</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_INT_MASK_RX_ERROR_MSK_MASK            (0x00001000u)</span>
<a name="l03552"></a><a class="code" href="regs_8h.html#a9000def1d5385ca30ce44668c7b70a54">03552</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_INT_MASK_RX_ERROR_MSK_BIT             (12)</span>
<a name="l03553"></a><a class="code" href="regs_8h.html#ac558d55099f933ce9abb2e7dafd30453">03553</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_INT_MASK_RX_ERROR_MSK_BITS            (1)</span>
<a name="l03554"></a>03554 <span class="preprocessor"></span>        <span class="comment">/* BB_RX_LEN_ERR_MSK field */</span>
<a name="l03555"></a><a class="code" href="regs_8h.html#ae03d3baebe3515bb21ad6cafd1005289">03555</a> <span class="preprocessor">        #define MAC_RX_INT_MASK_BB_RX_LEN_ERR_MSK            (0x00000800u)</span>
<a name="l03556"></a><a class="code" href="regs_8h.html#a520adb084d4dec9eb3a40e5517b9de51">03556</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_INT_MASK_BB_RX_LEN_ERR_MSK_MASK       (0x00000800u)</span>
<a name="l03557"></a><a class="code" href="regs_8h.html#aaf1c6e3e27ba1ed6560ede05ebe9b258">03557</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_INT_MASK_BB_RX_LEN_ERR_MSK_BIT        (11)</span>
<a name="l03558"></a><a class="code" href="regs_8h.html#a21a5dfa4e40fff1110425558b097423f">03558</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_INT_MASK_BB_RX_LEN_ERR_MSK_BITS       (1)</span>
<a name="l03559"></a>03559 <span class="preprocessor"></span>        <span class="comment">/* TX_COLL_RX_MSK field */</span>
<a name="l03560"></a><a class="code" href="regs_8h.html#a2f0f2a5946df533f28eab76114527ef3">03560</a> <span class="preprocessor">        #define MAC_RX_INT_MASK_TX_COLL_RX_MSK               (0x00000400u)</span>
<a name="l03561"></a><a class="code" href="regs_8h.html#a49e1f520d9253cb9454ec48c9669c8b2">03561</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_INT_MASK_TX_COLL_RX_MSK_MASK          (0x00000400u)</span>
<a name="l03562"></a><a class="code" href="regs_8h.html#ae74607ad44c4d66fabdd8058f65397d2">03562</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_INT_MASK_TX_COLL_RX_MSK_BIT           (10)</span>
<a name="l03563"></a><a class="code" href="regs_8h.html#acd29e2ccba15d2da9b62c2e9bab66166">03563</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_INT_MASK_TX_COLL_RX_MSK_BITS          (1)</span>
<a name="l03564"></a>03564 <span class="preprocessor"></span>        <span class="comment">/* RSSI_INST_MEAS_MSK field */</span>
<a name="l03565"></a><a class="code" href="regs_8h.html#a60bf85035b3680672faa43ecdc2d7fa6">03565</a> <span class="preprocessor">        #define MAC_RX_INT_MASK_RSSI_INST_MEAS_MSK           (0x00000200u)</span>
<a name="l03566"></a><a class="code" href="regs_8h.html#a871e82ba8d64260fcae3adde18ed6934">03566</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_INT_MASK_RSSI_INST_MEAS_MSK_MASK      (0x00000200u)</span>
<a name="l03567"></a><a class="code" href="regs_8h.html#acd8e0499e323e9b2ce684251581fbb9d">03567</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_INT_MASK_RSSI_INST_MEAS_MSK_BIT       (9)</span>
<a name="l03568"></a><a class="code" href="regs_8h.html#a155cec1a21c177b018e03a820590ba28">03568</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_INT_MASK_RSSI_INST_MEAS_MSK_BITS      (1)</span>
<a name="l03569"></a>03569 <span class="preprocessor"></span>        <span class="comment">/* TX_B_ACK_MSK field */</span>
<a name="l03570"></a><a class="code" href="regs_8h.html#aac61842a252cdff5e3411a8e9bdfba09">03570</a> <span class="preprocessor">        #define MAC_RX_INT_MASK_TX_B_ACK_MSK                 (0x00000100u)</span>
<a name="l03571"></a><a class="code" href="regs_8h.html#a2f948d3fe9243b1f0f970274a764eeeb">03571</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_INT_MASK_TX_B_ACK_MSK_MASK            (0x00000100u)</span>
<a name="l03572"></a><a class="code" href="regs_8h.html#a3b68e65985961418995399985e1e0592">03572</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_INT_MASK_TX_B_ACK_MSK_BIT             (8)</span>
<a name="l03573"></a><a class="code" href="regs_8h.html#a7626c5f593c7d895efddef6ad7b6f9d4">03573</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_INT_MASK_TX_B_ACK_MSK_BITS            (1)</span>
<a name="l03574"></a>03574 <span class="preprocessor"></span>        <span class="comment">/* TX_A_ACK_MSK field */</span>
<a name="l03575"></a><a class="code" href="regs_8h.html#abc9a833355d16466bb989bf827b2e90d">03575</a> <span class="preprocessor">        #define MAC_RX_INT_MASK_TX_A_ACK_MSK                 (0x00000080u)</span>
<a name="l03576"></a><a class="code" href="regs_8h.html#adb7f71c28a02a218c3535a7c9c733d63">03576</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_INT_MASK_TX_A_ACK_MSK_MASK            (0x00000080u)</span>
<a name="l03577"></a><a class="code" href="regs_8h.html#a5d9b3c4db7c0eb66557cbb0f6bf3ddc3">03577</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_INT_MASK_TX_A_ACK_MSK_BIT             (7)</span>
<a name="l03578"></a><a class="code" href="regs_8h.html#ac81341787426dd89fe6f35d99fec36f9">03578</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_INT_MASK_TX_A_ACK_MSK_BITS            (1)</span>
<a name="l03579"></a>03579 <span class="preprocessor"></span>        <span class="comment">/* RX_B_UNLOAD_COMP_MSK field */</span>
<a name="l03580"></a><a class="code" href="regs_8h.html#a5be3a0b1773d0f40c5189e078efda05b">03580</a> <span class="preprocessor">        #define MAC_RX_INT_MASK_RX_B_UNLOAD_COMP_MSK         (0x00000040u)</span>
<a name="l03581"></a><a class="code" href="regs_8h.html#a9d6d331503f57c83b007547fc8a3497c">03581</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_INT_MASK_RX_B_UNLOAD_COMP_MSK_MASK    (0x00000040u)</span>
<a name="l03582"></a><a class="code" href="regs_8h.html#afe69a887f9956df738a80803b2078db6">03582</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_INT_MASK_RX_B_UNLOAD_COMP_MSK_BIT     (6)</span>
<a name="l03583"></a><a class="code" href="regs_8h.html#a45e42d7da166e788c16a2691d1222b90">03583</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_INT_MASK_RX_B_UNLOAD_COMP_MSK_BITS    (1)</span>
<a name="l03584"></a>03584 <span class="preprocessor"></span>        <span class="comment">/* RX_A_UNLOAD_COMP_MSK field */</span>
<a name="l03585"></a><a class="code" href="regs_8h.html#ab677967408a2a29c5ca0b5aa4a89bbe2">03585</a> <span class="preprocessor">        #define MAC_RX_INT_MASK_RX_A_UNLOAD_COMP_MSK         (0x00000020u)</span>
<a name="l03586"></a><a class="code" href="regs_8h.html#aee41ddc8fa5c2a2c51465a6c3988c8e2">03586</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_INT_MASK_RX_A_UNLOAD_COMP_MSK_MASK    (0x00000020u)</span>
<a name="l03587"></a><a class="code" href="regs_8h.html#a80c7ae0e39001dc5c436b5b8ac66f765">03587</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_INT_MASK_RX_A_UNLOAD_COMP_MSK_BIT     (5)</span>
<a name="l03588"></a><a class="code" href="regs_8h.html#ab07ef5ffd5d87c2a3956c89f96b5eadd">03588</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_INT_MASK_RX_A_UNLOAD_COMP_MSK_BITS    (1)</span>
<a name="l03589"></a>03589 <span class="preprocessor"></span>        <span class="comment">/* RX_B_ADDR_REC_MSK field */</span>
<a name="l03590"></a><a class="code" href="regs_8h.html#aa80653e1fbe46cd4529b8b5b9a80a0ec">03590</a> <span class="preprocessor">        #define MAC_RX_INT_MASK_RX_B_ADDR_REC_MSK            (0x00000010u)</span>
<a name="l03591"></a><a class="code" href="regs_8h.html#a2fac115b979f5cbefdc6f87b2a40ed2f">03591</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_INT_MASK_RX_B_ADDR_REC_MSK_MASK       (0x00000010u)</span>
<a name="l03592"></a><a class="code" href="regs_8h.html#a49af86713402611699d8b0142dc60323">03592</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_INT_MASK_RX_B_ADDR_REC_MSK_BIT        (4)</span>
<a name="l03593"></a><a class="code" href="regs_8h.html#aa241027592403cf0c9533d7b4013a73f">03593</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_INT_MASK_RX_B_ADDR_REC_MSK_BITS       (1)</span>
<a name="l03594"></a>03594 <span class="preprocessor"></span>        <span class="comment">/* RX_A_ADDR_REC_MSK field */</span>
<a name="l03595"></a><a class="code" href="regs_8h.html#a7ce134f94291e6c908ae6e84c6009edb">03595</a> <span class="preprocessor">        #define MAC_RX_INT_MASK_RX_A_ADDR_REC_MSK            (0x00000008u)</span>
<a name="l03596"></a><a class="code" href="regs_8h.html#aaceb449bf69cdeaa6dab6b08e44e70c1">03596</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_INT_MASK_RX_A_ADDR_REC_MSK_MASK       (0x00000008u)</span>
<a name="l03597"></a><a class="code" href="regs_8h.html#a1978e796ea8305c89bcf06d3c476369b">03597</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_INT_MASK_RX_A_ADDR_REC_MSK_BIT        (3)</span>
<a name="l03598"></a><a class="code" href="regs_8h.html#a416d95c56e91e1a684cde75a55c2c0ff">03598</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_INT_MASK_RX_A_ADDR_REC_MSK_BITS       (1)</span>
<a name="l03599"></a>03599 <span class="preprocessor"></span>        <span class="comment">/* RX_B_FILT_COMP_MSK field */</span>
<a name="l03600"></a><a class="code" href="regs_8h.html#a3d0dd0083b99cb474b7d8cd368bcbde0">03600</a> <span class="preprocessor">        #define MAC_RX_INT_MASK_RX_B_FILT_COMP_MSK           (0x00000004u)</span>
<a name="l03601"></a><a class="code" href="regs_8h.html#abe10cedc8f4560df5d76c5e0240c04c0">03601</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_INT_MASK_RX_B_FILT_COMP_MSK_MASK      (0x00000004u)</span>
<a name="l03602"></a><a class="code" href="regs_8h.html#a052d63814a98fd6109557c333d06d4ae">03602</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_INT_MASK_RX_B_FILT_COMP_MSK_BIT       (2)</span>
<a name="l03603"></a><a class="code" href="regs_8h.html#a39156343d876fedb0bdc81556042575e">03603</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_INT_MASK_RX_B_FILT_COMP_MSK_BITS      (1)</span>
<a name="l03604"></a>03604 <span class="preprocessor"></span>        <span class="comment">/* RX_A_FILT_COMP_MSK field */</span>
<a name="l03605"></a><a class="code" href="regs_8h.html#ad4a4c69b8aa2cbff3b67be16a9a5a614">03605</a> <span class="preprocessor">        #define MAC_RX_INT_MASK_RX_A_FILT_COMP_MSK           (0x00000002u)</span>
<a name="l03606"></a><a class="code" href="regs_8h.html#a105604964e2608db78420fdd39aae681">03606</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_INT_MASK_RX_A_FILT_COMP_MSK_MASK      (0x00000002u)</span>
<a name="l03607"></a><a class="code" href="regs_8h.html#ac97bc449869dce29c96f5803ae1268cc">03607</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_INT_MASK_RX_A_FILT_COMP_MSK_BIT       (1)</span>
<a name="l03608"></a><a class="code" href="regs_8h.html#a06fc1140a46c560c382e9a9e67b73fc3">03608</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_INT_MASK_RX_A_FILT_COMP_MSK_BITS      (1)</span>
<a name="l03609"></a>03609 <span class="preprocessor"></span>        <span class="comment">/* RX_FRAME_MSK field */</span>
<a name="l03610"></a><a class="code" href="regs_8h.html#a2f2508297fd28a9826b942146d75d354">03610</a> <span class="preprocessor">        #define MAC_RX_INT_MASK_RX_FRAME_MSK                 (0x00000001u)</span>
<a name="l03611"></a><a class="code" href="regs_8h.html#a4cd48a8e8bb5c32c80ef8da037a64155">03611</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_INT_MASK_RX_FRAME_MSK_MASK            (0x00000001u)</span>
<a name="l03612"></a><a class="code" href="regs_8h.html#ab12cb2993626b7475b57c10ece745fca">03612</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_INT_MASK_RX_FRAME_MSK_BIT             (0)</span>
<a name="l03613"></a><a class="code" href="regs_8h.html#a7d7332a34c7b616d90ece8a0fb156519">03613</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_RX_INT_MASK_RX_FRAME_MSK_BITS            (1)</span>
<a name="l03614"></a>03614 <span class="preprocessor"></span>
<a name="l03615"></a><a class="code" href="regs_8h.html#a2b84bf9fab0671006c3ce43504e1dd76">03615</a> <span class="preprocessor">#define MAC_TX_INT_MASK                                      *((volatile int32u *)0x4000A044u)</span>
<a name="l03616"></a><a class="code" href="regs_8h.html#a69bfef61f4c24c6f73746147409ac587">03616</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_TX_INT_MASK_REG                                  *((volatile int32u *)0x4000A044u)</span>
<a name="l03617"></a><a class="code" href="regs_8h.html#ab1dc92e5d1878cfa595e5aa7d3219317">03617</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_TX_INT_MASK_ADDR                                 (0x4000A044u)</span>
<a name="l03618"></a><a class="code" href="regs_8h.html#a67b8211d30b41702259502a77220ded2">03618</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_TX_INT_MASK_RESET                                (0x00000000u)</span>
<a name="l03619"></a>03619 <span class="preprocessor"></span>        <span class="comment">/* RX_B_ACK_MSK field */</span>
<a name="l03620"></a><a class="code" href="regs_8h.html#af9af1ee451b0335d3b726323a3ea4149">03620</a> <span class="preprocessor">        #define MAC_TX_INT_MASK_RX_B_ACK_MSK                 (0x00000800u)</span>
<a name="l03621"></a><a class="code" href="regs_8h.html#a47ec64e5a550146b6e75c3eb4e327bfd">03621</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_INT_MASK_RX_B_ACK_MSK_MASK            (0x00000800u)</span>
<a name="l03622"></a><a class="code" href="regs_8h.html#a03200ee08f70063b52cf87964e5c54e2">03622</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_INT_MASK_RX_B_ACK_MSK_BIT             (11)</span>
<a name="l03623"></a><a class="code" href="regs_8h.html#aabaeaf1b836bfe5cc31ff51c075975e2">03623</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_INT_MASK_RX_B_ACK_MSK_BITS            (1)</span>
<a name="l03624"></a>03624 <span class="preprocessor"></span>        <span class="comment">/* RX_A_ACK_MSK field */</span>
<a name="l03625"></a><a class="code" href="regs_8h.html#a1383f9c3ed89658d239929eabafce8a5">03625</a> <span class="preprocessor">        #define MAC_TX_INT_MASK_RX_A_ACK_MSK                 (0x00000400u)</span>
<a name="l03626"></a><a class="code" href="regs_8h.html#af22cd5fd923f4a7c63fa5fcb40f47e09">03626</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_INT_MASK_RX_A_ACK_MSK_MASK            (0x00000400u)</span>
<a name="l03627"></a><a class="code" href="regs_8h.html#affa8e20f72da6f4190ba881fb0020fe6">03627</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_INT_MASK_RX_A_ACK_MSK_BIT             (10)</span>
<a name="l03628"></a><a class="code" href="regs_8h.html#aefa39a59b606f248f3296586d383a2e1">03628</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_INT_MASK_RX_A_ACK_MSK_BITS            (1)</span>
<a name="l03629"></a>03629 <span class="preprocessor"></span>        <span class="comment">/* TX_B_UNLOAD_MSK field */</span>
<a name="l03630"></a><a class="code" href="regs_8h.html#a3c749662147205363249ea1a5b8ce5d9">03630</a> <span class="preprocessor">        #define MAC_TX_INT_MASK_TX_B_UNLOAD_MSK              (0x00000200u)</span>
<a name="l03631"></a><a class="code" href="regs_8h.html#a255851abaa648620a3f15a9095d12dd1">03631</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_INT_MASK_TX_B_UNLOAD_MSK_MASK         (0x00000200u)</span>
<a name="l03632"></a><a class="code" href="regs_8h.html#a5a464df62c61cdef91ba32bb78ccfba0">03632</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_INT_MASK_TX_B_UNLOAD_MSK_BIT          (9)</span>
<a name="l03633"></a><a class="code" href="regs_8h.html#a718ae9b44268213840392a312c299816">03633</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_INT_MASK_TX_B_UNLOAD_MSK_BITS         (1)</span>
<a name="l03634"></a>03634 <span class="preprocessor"></span>        <span class="comment">/* TX_A_UNLOAD_MSK field */</span>
<a name="l03635"></a><a class="code" href="regs_8h.html#a031c3ab48bd67b7c2d9ee51de7068e67">03635</a> <span class="preprocessor">        #define MAC_TX_INT_MASK_TX_A_UNLOAD_MSK              (0x00000100u)</span>
<a name="l03636"></a><a class="code" href="regs_8h.html#a078080d979254d1571ead69eda133f75">03636</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_INT_MASK_TX_A_UNLOAD_MSK_MASK         (0x00000100u)</span>
<a name="l03637"></a><a class="code" href="regs_8h.html#a1a51497707a09d74dd7b21ced8645523">03637</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_INT_MASK_TX_A_UNLOAD_MSK_BIT          (8)</span>
<a name="l03638"></a><a class="code" href="regs_8h.html#a0449d8aa4649dd29413aaebee8c35d4d">03638</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_INT_MASK_TX_A_UNLOAD_MSK_BITS         (1)</span>
<a name="l03639"></a>03639 <span class="preprocessor"></span>        <span class="comment">/* ACK_EXPIRED_MSK field */</span>
<a name="l03640"></a><a class="code" href="regs_8h.html#a26361a840a2850c4f3a96d472d268bd3">03640</a> <span class="preprocessor">        #define MAC_TX_INT_MASK_ACK_EXPIRED_MSK              (0x00000080u)</span>
<a name="l03641"></a><a class="code" href="regs_8h.html#ab67cc54977f007d2a7a957ee7eb9325e">03641</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_INT_MASK_ACK_EXPIRED_MSK_MASK         (0x00000080u)</span>
<a name="l03642"></a><a class="code" href="regs_8h.html#a5685a09b98e216f081eaf76816ec99d7">03642</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_INT_MASK_ACK_EXPIRED_MSK_BIT          (7)</span>
<a name="l03643"></a><a class="code" href="regs_8h.html#a1b36d2156d10577d90b8234d18bdf058">03643</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_INT_MASK_ACK_EXPIRED_MSK_BITS         (1)</span>
<a name="l03644"></a>03644 <span class="preprocessor"></span>        <span class="comment">/* TX_LOCK_FAIL_MSK field */</span>
<a name="l03645"></a><a class="code" href="regs_8h.html#adaf152a5f84421f294cebff775b28007">03645</a> <span class="preprocessor">        #define MAC_TX_INT_MASK_TX_LOCK_FAIL_MSK             (0x00000040u)</span>
<a name="l03646"></a><a class="code" href="regs_8h.html#a7b10dcad4f7814469c7dc4545ff10c89">03646</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_INT_MASK_TX_LOCK_FAIL_MSK_MASK        (0x00000040u)</span>
<a name="l03647"></a><a class="code" href="regs_8h.html#a6fb9bf0f50a7c02061ea2b391e6af85a">03647</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_INT_MASK_TX_LOCK_FAIL_MSK_BIT         (6)</span>
<a name="l03648"></a><a class="code" href="regs_8h.html#a041c53e9edf4db52f33bb3eabb48d2e8">03648</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_INT_MASK_TX_LOCK_FAIL_MSK_BITS        (1)</span>
<a name="l03649"></a>03649 <span class="preprocessor"></span>        <span class="comment">/* TX_UNDERFLOW_MSK field */</span>
<a name="l03650"></a><a class="code" href="regs_8h.html#a3fbf8b7409041f0e855ccdba6cc9debd">03650</a> <span class="preprocessor">        #define MAC_TX_INT_MASK_TX_UNDERFLOW_MSK             (0x00000020u)</span>
<a name="l03651"></a><a class="code" href="regs_8h.html#a6ad11aaaaf48a86733c8b9029d53e1f3">03651</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_INT_MASK_TX_UNDERFLOW_MSK_MASK        (0x00000020u)</span>
<a name="l03652"></a><a class="code" href="regs_8h.html#a9fa3e2921c7c1888ef5ee178096c1eb5">03652</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_INT_MASK_TX_UNDERFLOW_MSK_BIT         (5)</span>
<a name="l03653"></a><a class="code" href="regs_8h.html#a23bdaa29854e657dcd8a349f7ce0edaf">03653</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_INT_MASK_TX_UNDERFLOW_MSK_BITS        (1)</span>
<a name="l03654"></a>03654 <span class="preprocessor"></span>        <span class="comment">/* CCA_FAIL_MSK field */</span>
<a name="l03655"></a><a class="code" href="regs_8h.html#a1efd54594277a944306e60e9698b5c91">03655</a> <span class="preprocessor">        #define MAC_TX_INT_MASK_CCA_FAIL_MSK                 (0x00000010u)</span>
<a name="l03656"></a><a class="code" href="regs_8h.html#a7df3d0f98846041fe66d66603d94eb1c">03656</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_INT_MASK_CCA_FAIL_MSK_MASK            (0x00000010u)</span>
<a name="l03657"></a><a class="code" href="regs_8h.html#a3b10f678391994bf6d8b8e511469a963">03657</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_INT_MASK_CCA_FAIL_MSK_BIT             (4)</span>
<a name="l03658"></a><a class="code" href="regs_8h.html#a64af733ff6af13174ccb4ed0853e51f3">03658</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_INT_MASK_CCA_FAIL_MSK_BITS            (1)</span>
<a name="l03659"></a>03659 <span class="preprocessor"></span>        <span class="comment">/* SFD_SENT_MSK field */</span>
<a name="l03660"></a><a class="code" href="regs_8h.html#a59217e29c7e47a8e7832c50dd5ab9dfd">03660</a> <span class="preprocessor">        #define MAC_TX_INT_MASK_SFD_SENT_MSK                 (0x00000008u)</span>
<a name="l03661"></a><a class="code" href="regs_8h.html#aa698671de2588260b8f02138e0f8388c">03661</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_INT_MASK_SFD_SENT_MSK_MASK            (0x00000008u)</span>
<a name="l03662"></a><a class="code" href="regs_8h.html#abdd810ebcba30a56624d270c0526d1e5">03662</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_INT_MASK_SFD_SENT_MSK_BIT             (3)</span>
<a name="l03663"></a><a class="code" href="regs_8h.html#abcaabfd208477bfb0f0ce8ce5d8ca80d">03663</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_INT_MASK_SFD_SENT_MSK_BITS            (1)</span>
<a name="l03664"></a>03664 <span class="preprocessor"></span>        <span class="comment">/* BO_COMPLETE_MSK field */</span>
<a name="l03665"></a><a class="code" href="regs_8h.html#ac9380fb116a22f9e34f52d5bd3047ceb">03665</a> <span class="preprocessor">        #define MAC_TX_INT_MASK_BO_COMPLETE_MSK              (0x00000004u)</span>
<a name="l03666"></a><a class="code" href="regs_8h.html#adf92d6df2b6ef413515713ea728f3a4b">03666</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_INT_MASK_BO_COMPLETE_MSK_MASK         (0x00000004u)</span>
<a name="l03667"></a><a class="code" href="regs_8h.html#a622eaeb9a6b4e2624430c556e4b099d1">03667</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_INT_MASK_BO_COMPLETE_MSK_BIT          (2)</span>
<a name="l03668"></a><a class="code" href="regs_8h.html#ab3f637ca85aa70089a302477d02b1cc9">03668</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_INT_MASK_BO_COMPLETE_MSK_BITS         (1)</span>
<a name="l03669"></a>03669 <span class="preprocessor"></span>        <span class="comment">/* RX_ACK_MSK field */</span>
<a name="l03670"></a><a class="code" href="regs_8h.html#ab2c55568c533a7b3a81ceff49960db98">03670</a> <span class="preprocessor">        #define MAC_TX_INT_MASK_RX_ACK_MSK                   (0x00000002u)</span>
<a name="l03671"></a><a class="code" href="regs_8h.html#ad655a4d2ac4a24f5b3c83eddb091e369">03671</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_INT_MASK_RX_ACK_MSK_MASK              (0x00000002u)</span>
<a name="l03672"></a><a class="code" href="regs_8h.html#aedff43e08c8d8f6ba1248429b2508c76">03672</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_INT_MASK_RX_ACK_MSK_BIT               (1)</span>
<a name="l03673"></a><a class="code" href="regs_8h.html#ae3be5874c7f290d4865d3ad6f779e084">03673</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_INT_MASK_RX_ACK_MSK_BITS              (1)</span>
<a name="l03674"></a>03674 <span class="preprocessor"></span>        <span class="comment">/* TX_COMPLETE_MSK field */</span>
<a name="l03675"></a><a class="code" href="regs_8h.html#acb7852ab70d05158e421501bfb8af7dd">03675</a> <span class="preprocessor">        #define MAC_TX_INT_MASK_TX_COMPLETE_MSK              (0x00000001u)</span>
<a name="l03676"></a><a class="code" href="regs_8h.html#acf246422683ec4ccd18eb96c613b21f7">03676</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_INT_MASK_TX_COMPLETE_MSK_MASK         (0x00000001u)</span>
<a name="l03677"></a><a class="code" href="regs_8h.html#a8ad9faa41dd87ed28d97d42dbee9b132">03677</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_INT_MASK_TX_COMPLETE_MSK_BIT          (0)</span>
<a name="l03678"></a><a class="code" href="regs_8h.html#aaf3353a9c641576805760cbde68091df">03678</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TX_INT_MASK_TX_COMPLETE_MSK_BITS         (1)</span>
<a name="l03679"></a>03679 <span class="preprocessor"></span>
<a name="l03680"></a><a class="code" href="regs_8h.html#a65dcaaea8bd928184a67362454cb774b">03680</a> <span class="preprocessor">#define MAC_TIMER_INT_MASK                                   *((volatile int32u *)0x4000A048u)</span>
<a name="l03681"></a><a class="code" href="regs_8h.html#aebfa2eb3629ad4349ee13d81704da18b">03681</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_TIMER_INT_MASK_REG                               *((volatile int32u *)0x4000A048u)</span>
<a name="l03682"></a><a class="code" href="regs_8h.html#abaa08633f088a907de6b4854eab281a1">03682</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_TIMER_INT_MASK_ADDR                              (0x4000A048u)</span>
<a name="l03683"></a><a class="code" href="regs_8h.html#aa245636a92c821a5a2320022678572ee">03683</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_TIMER_INT_MASK_RESET                             (0x00000000u)</span>
<a name="l03684"></a>03684 <span class="preprocessor"></span>        <span class="comment">/* TIMER_COMP_B_MSK field */</span>
<a name="l03685"></a><a class="code" href="regs_8h.html#a15910876da0da6c3f85ba85d42a9083a">03685</a> <span class="preprocessor">        #define MAC_TIMER_INT_MASK_TIMER_COMP_B_MSK          (0x00000004u)</span>
<a name="l03686"></a><a class="code" href="regs_8h.html#a11c3b1d1478e6764a8f811e3d38be4a8">03686</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TIMER_INT_MASK_TIMER_COMP_B_MSK_MASK     (0x00000004u)</span>
<a name="l03687"></a><a class="code" href="regs_8h.html#a7a1f6bb81fc041909786218710f15b56">03687</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TIMER_INT_MASK_TIMER_COMP_B_MSK_BIT      (2)</span>
<a name="l03688"></a><a class="code" href="regs_8h.html#a7ae5d595bb15438bc98147fa2bc69bd3">03688</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TIMER_INT_MASK_TIMER_COMP_B_MSK_BITS     (1)</span>
<a name="l03689"></a>03689 <span class="preprocessor"></span>        <span class="comment">/* TIMER_COMP_A_MSK field */</span>
<a name="l03690"></a><a class="code" href="regs_8h.html#ab180acb7e402cfbbbf1aa85f237e0c48">03690</a> <span class="preprocessor">        #define MAC_TIMER_INT_MASK_TIMER_COMP_A_MSK          (0x00000002u)</span>
<a name="l03691"></a><a class="code" href="regs_8h.html#a72873e933bc0a80ac7d38129a23229bd">03691</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TIMER_INT_MASK_TIMER_COMP_A_MSK_MASK     (0x00000002u)</span>
<a name="l03692"></a><a class="code" href="regs_8h.html#a9597b5b7e84ce4c016a1e6716766525f">03692</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TIMER_INT_MASK_TIMER_COMP_A_MSK_BIT      (1)</span>
<a name="l03693"></a><a class="code" href="regs_8h.html#a50caad99e03e45ebaa71f2d37c94cae7">03693</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TIMER_INT_MASK_TIMER_COMP_A_MSK_BITS     (1)</span>
<a name="l03694"></a>03694 <span class="preprocessor"></span>        <span class="comment">/* TIMER_WRAP_MSK field */</span>
<a name="l03695"></a><a class="code" href="regs_8h.html#a37db38dd625e9e7f1d9cbf47cec7a8c9">03695</a> <span class="preprocessor">        #define MAC_TIMER_INT_MASK_TIMER_WRAP_MSK            (0x00000001u)</span>
<a name="l03696"></a><a class="code" href="regs_8h.html#a6b87e2da78a64c86fbd0809dae89eb55">03696</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TIMER_INT_MASK_TIMER_WRAP_MSK_MASK       (0x00000001u)</span>
<a name="l03697"></a><a class="code" href="regs_8h.html#af445d0b169a1e13c191380ff9811a6bd">03697</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TIMER_INT_MASK_TIMER_WRAP_MSK_BIT        (0)</span>
<a name="l03698"></a><a class="code" href="regs_8h.html#af1f63b43c6576318fcf349b111a6cbe1">03698</a> <span class="preprocessor"></span><span class="preprocessor">        #define MAC_TIMER_INT_MASK_TIMER_WRAP_MSK_BITS       (1)</span>
<a name="l03699"></a>03699 <span class="preprocessor"></span>
<a name="l03700"></a><a class="code" href="regs_8h.html#a3f802588c06d74b185b01a5ea7e65ec8">03700</a> <span class="preprocessor">#define BB_INT_MASK                                          *((volatile int32u *)0x4000A04Cu)</span>
<a name="l03701"></a><a class="code" href="regs_8h.html#ac7acefe9679e90d2de46a241c680bc5a">03701</a> <span class="preprocessor"></span><span class="preprocessor">#define BB_INT_MASK_REG                                      *((volatile int32u *)0x4000A04Cu)</span>
<a name="l03702"></a><a class="code" href="regs_8h.html#ae81abe1fb59f9bc776847ae89bb9691d">03702</a> <span class="preprocessor"></span><span class="preprocessor">#define BB_INT_MASK_ADDR                                     (0x4000A04Cu)</span>
<a name="l03703"></a><a class="code" href="regs_8h.html#add1f6999ea67472cc57f738325bec6fc">03703</a> <span class="preprocessor"></span><span class="preprocessor">#define BB_INT_MASK_RESET                                    (0x00000000u)</span>
<a name="l03704"></a>03704 <span class="preprocessor"></span>        <span class="comment">/* RSSI_INT_MSK field */</span>
<a name="l03705"></a><a class="code" href="regs_8h.html#a865f778132343e88dcde8ebb57552bcc">03705</a> <span class="preprocessor">        #define BB_INT_MASK_RSSI_INT_MSK                     (0x00000002u)</span>
<a name="l03706"></a><a class="code" href="regs_8h.html#a1e4641a535bacdba5dd156456f4652a8">03706</a> <span class="preprocessor"></span><span class="preprocessor">        #define BB_INT_MASK_RSSI_INT_MSK_MASK                (0x00000002u)</span>
<a name="l03707"></a><a class="code" href="regs_8h.html#afd90298959ff66334721aa37fad32c6f">03707</a> <span class="preprocessor"></span><span class="preprocessor">        #define BB_INT_MASK_RSSI_INT_MSK_BIT                 (1)</span>
<a name="l03708"></a><a class="code" href="regs_8h.html#a5691e83b3054447cc5b61339ae117336">03708</a> <span class="preprocessor"></span><span class="preprocessor">        #define BB_INT_MASK_RSSI_INT_MSK_BITS                (1)</span>
<a name="l03709"></a>03709 <span class="preprocessor"></span>        <span class="comment">/* BASEBAND_INT_MSK field */</span>
<a name="l03710"></a><a class="code" href="regs_8h.html#a628a5b51d4d6cd03c10fa2131ea08f76">03710</a> <span class="preprocessor">        #define BB_INT_MASK_BASEBAND_INT_MSK                 (0x00000001u)</span>
<a name="l03711"></a><a class="code" href="regs_8h.html#a4e0cb7e5aa8f2e1222e154bf972d3946">03711</a> <span class="preprocessor"></span><span class="preprocessor">        #define BB_INT_MASK_BASEBAND_INT_MSK_MASK            (0x00000001u)</span>
<a name="l03712"></a><a class="code" href="regs_8h.html#ac8916ac768124311ca07e6810e22108e">03712</a> <span class="preprocessor"></span><span class="preprocessor">        #define BB_INT_MASK_BASEBAND_INT_MSK_BIT             (0)</span>
<a name="l03713"></a><a class="code" href="regs_8h.html#a743ac544a89c13789e79083ca0d2b904">03713</a> <span class="preprocessor"></span><span class="preprocessor">        #define BB_INT_MASK_BASEBAND_INT_MSK_BITS            (1)</span>
<a name="l03714"></a>03714 <span class="preprocessor"></span>
<a name="l03715"></a><a class="code" href="regs_8h.html#a2dc831b570d2cff1e2996912dd7901cc">03715</a> <span class="preprocessor">#define SEC_INT_MASK                                         *((volatile int32u *)0x4000A050u)</span>
<a name="l03716"></a><a class="code" href="regs_8h.html#a56b0d934028823fcf9f692e1a0cd29d7">03716</a> <span class="preprocessor"></span><span class="preprocessor">#define SEC_INT_MASK_REG                                     *((volatile int32u *)0x4000A050u)</span>
<a name="l03717"></a><a class="code" href="regs_8h.html#a4fcb2540be511d9175cad91e9e614326">03717</a> <span class="preprocessor"></span><span class="preprocessor">#define SEC_INT_MASK_ADDR                                    (0x4000A050u)</span>
<a name="l03718"></a><a class="code" href="regs_8h.html#a1fe69798fa73be0eecc3c01b468940cf">03718</a> <span class="preprocessor"></span><span class="preprocessor">#define SEC_INT_MASK_RESET                                   (0x00000000u)</span>
<a name="l03719"></a>03719 <span class="preprocessor"></span>        <span class="comment">/* CT_WORD_VALID_MSK field */</span>
<a name="l03720"></a><a class="code" href="regs_8h.html#a0f871b0617f9f92a1af789a4fcdb0bb5">03720</a> <span class="preprocessor">        #define SEC_INT_MASK_CT_WORD_VALID_MSK               (0x00000004u)</span>
<a name="l03721"></a><a class="code" href="regs_8h.html#a059e86e23bd26222ea5d3dc8fb47725a">03721</a> <span class="preprocessor"></span><span class="preprocessor">        #define SEC_INT_MASK_CT_WORD_VALID_MSK_MASK          (0x00000004u)</span>
<a name="l03722"></a><a class="code" href="regs_8h.html#af0b9fc898f81a5a053215c837a4f374d">03722</a> <span class="preprocessor"></span><span class="preprocessor">        #define SEC_INT_MASK_CT_WORD_VALID_MSK_BIT           (2)</span>
<a name="l03723"></a><a class="code" href="regs_8h.html#afb653f41ab67a435c2e2b98861aad33e">03723</a> <span class="preprocessor"></span><span class="preprocessor">        #define SEC_INT_MASK_CT_WORD_VALID_MSK_BITS          (1)</span>
<a name="l03724"></a>03724 <span class="preprocessor"></span>        <span class="comment">/* PT_WORD_REQ_MSK field */</span>
<a name="l03725"></a><a class="code" href="regs_8h.html#a7113dfca5839e9b122ab992818852178">03725</a> <span class="preprocessor">        #define SEC_INT_MASK_PT_WORD_REQ_MSK                 (0x00000002u)</span>
<a name="l03726"></a><a class="code" href="regs_8h.html#a19d76c6d94e9bfee76a7bec745da6df5">03726</a> <span class="preprocessor"></span><span class="preprocessor">        #define SEC_INT_MASK_PT_WORD_REQ_MSK_MASK            (0x00000002u)</span>
<a name="l03727"></a><a class="code" href="regs_8h.html#a310e205d9cd9756ff71f9772bf67b0f7">03727</a> <span class="preprocessor"></span><span class="preprocessor">        #define SEC_INT_MASK_PT_WORD_REQ_MSK_BIT             (1)</span>
<a name="l03728"></a><a class="code" href="regs_8h.html#acf1a2426b4733e87469e2065a8188a26">03728</a> <span class="preprocessor"></span><span class="preprocessor">        #define SEC_INT_MASK_PT_WORD_REQ_MSK_BITS            (1)</span>
<a name="l03729"></a>03729 <span class="preprocessor"></span>        <span class="comment">/* ENC_COMPLETE_MSK field */</span>
<a name="l03730"></a><a class="code" href="regs_8h.html#a6359695c1065c5c58a6e9252b182c35c">03730</a> <span class="preprocessor">        #define SEC_INT_MASK_ENC_COMPLETE_MSK                (0x00000001u)</span>
<a name="l03731"></a><a class="code" href="regs_8h.html#a73057490d4445e73fdc90cf4ee653e98">03731</a> <span class="preprocessor"></span><span class="preprocessor">        #define SEC_INT_MASK_ENC_COMPLETE_MSK_MASK           (0x00000001u)</span>
<a name="l03732"></a><a class="code" href="regs_8h.html#ae7313fdd2976543b665773399c4fc719">03732</a> <span class="preprocessor"></span><span class="preprocessor">        #define SEC_INT_MASK_ENC_COMPLETE_MSK_BIT            (0)</span>
<a name="l03733"></a><a class="code" href="regs_8h.html#aee1ef011567870ecb7cadfc009a5fcb0">03733</a> <span class="preprocessor"></span><span class="preprocessor">        #define SEC_INT_MASK_ENC_COMPLETE_MSK_BITS           (1)</span>
<a name="l03734"></a>03734 <span class="preprocessor"></span>
<a name="l03735"></a><a class="code" href="regs_8h.html#acf4b9b346663130244c0d7a09cd3bd19">03735</a> <span class="preprocessor">#define INT_SLEEPTMRCFG                                      *((volatile int32u *)0x4000A054u)</span>
<a name="l03736"></a><a class="code" href="regs_8h.html#af07b01ad1c87de0bfc774720f1825371">03736</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_SLEEPTMRCFG_REG                                  *((volatile int32u *)0x4000A054u)</span>
<a name="l03737"></a><a class="code" href="regs_8h.html#a185a3e795a9f745693458f0a9e7bbee8">03737</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_SLEEPTMRCFG_ADDR                                 (0x4000A054u)</span>
<a name="l03738"></a><a class="code" href="regs_8h.html#a059aa2dbe60f49c673138d895f63deb8">03738</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_SLEEPTMRCFG_RESET                                (0x00000000u)</span>
<a name="l03739"></a>03739 <span class="preprocessor"></span>        <span class="comment">/* INT_SLEEPTMRCMPB field */</span>
<a name="l03740"></a><a class="code" href="regs_8h.html#a97d1234d6d7e89e2aa4379512648c2e1">03740</a> <span class="preprocessor">        #define INT_SLEEPTMRCMPB                             (0x00000004u)</span>
<a name="l03741"></a><a class="code" href="regs_8h.html#ab162f36cb1f7f86c1c28ec72d1c5052e">03741</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_SLEEPTMRCMPB_MASK                        (0x00000004u)</span>
<a name="l03742"></a><a class="code" href="regs_8h.html#a931b2bcb22dd062b407f54b3b3a0fc00">03742</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_SLEEPTMRCMPB_BIT                         (2)</span>
<a name="l03743"></a><a class="code" href="regs_8h.html#a5a16ecc5f65987a75517997ee027b873">03743</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_SLEEPTMRCMPB_BITS                        (1)</span>
<a name="l03744"></a>03744 <span class="preprocessor"></span>        <span class="comment">/* INT_SLEEPTMRCMPA field */</span>
<a name="l03745"></a><a class="code" href="regs_8h.html#a5ddeb9dc5ac2c9a801e02a9082289d90">03745</a> <span class="preprocessor">        #define INT_SLEEPTMRCMPA                             (0x00000002u)</span>
<a name="l03746"></a><a class="code" href="regs_8h.html#a7dcebc8522e941ff174a82b53ab1ff4f">03746</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_SLEEPTMRCMPA_MASK                        (0x00000002u)</span>
<a name="l03747"></a><a class="code" href="regs_8h.html#a0205a9f3a2f2f7d53359fda8228bfa59">03747</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_SLEEPTMRCMPA_BIT                         (1)</span>
<a name="l03748"></a><a class="code" href="regs_8h.html#ab0568198a46e492bc9c0911cf8a2b9aa">03748</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_SLEEPTMRCMPA_BITS                        (1)</span>
<a name="l03749"></a>03749 <span class="preprocessor"></span>        <span class="comment">/* INT_SLEEPTMRWRAP field */</span>
<a name="l03750"></a><a class="code" href="regs_8h.html#a5744c22f661ba7564650b5c8daa473a7">03750</a> <span class="preprocessor">        #define INT_SLEEPTMRWRAP                             (0x00000001u)</span>
<a name="l03751"></a><a class="code" href="regs_8h.html#aba8f4a5704462cae20da17db7104a874">03751</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_SLEEPTMRWRAP_MASK                        (0x00000001u)</span>
<a name="l03752"></a><a class="code" href="regs_8h.html#a2cf008c33cb590121c8aa3075072adb9">03752</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_SLEEPTMRWRAP_BIT                         (0)</span>
<a name="l03753"></a><a class="code" href="regs_8h.html#a4ab4f81406cb6c11dfd1579c0a03bee0">03753</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_SLEEPTMRWRAP_BITS                        (1)</span>
<a name="l03754"></a>03754 <span class="preprocessor"></span>
<a name="l03755"></a><a class="code" href="regs_8h.html#a3cf91312ea6d9beaa7894dd2b702fd1a">03755</a> <span class="preprocessor">#define INT_MGMTCFG                                          *((volatile int32u *)0x4000A058u)</span>
<a name="l03756"></a><a class="code" href="regs_8h.html#a5612b522366cbba3f427870c8ae2fdd4">03756</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_MGMTCFG_REG                                      *((volatile int32u *)0x4000A058u)</span>
<a name="l03757"></a><a class="code" href="regs_8h.html#a2fb7d71985731bc8af7d65d28817b2af">03757</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_MGMTCFG_ADDR                                     (0x4000A058u)</span>
<a name="l03758"></a><a class="code" href="regs_8h.html#a2edf530263d7f5cd0c1a4906e7a05492">03758</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_MGMTCFG_RESET                                    (0x00000000u)</span>
<a name="l03759"></a>03759 <span class="preprocessor"></span>        <span class="comment">/* INT_MGMTDMAPROT field */</span>
<a name="l03760"></a><a class="code" href="regs_8h.html#ace4337e48d023331bd23d87b78494e05">03760</a> <span class="preprocessor">        #define INT_MGMTDMAPROT                              (0x00000010u)</span>
<a name="l03761"></a><a class="code" href="regs_8h.html#a37f42779ed787db0fb1461f7fdeb2396">03761</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_MGMTDMAPROT_MASK                         (0x00000010u)</span>
<a name="l03762"></a><a class="code" href="regs_8h.html#a16d01e7d647393b2a984db005611815d">03762</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_MGMTDMAPROT_BIT                          (4)</span>
<a name="l03763"></a><a class="code" href="regs_8h.html#abdd21256e475fea17491f2cee260e6d0">03763</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_MGMTDMAPROT_BITS                         (1)</span>
<a name="l03764"></a>03764 <span class="preprocessor"></span>        <span class="comment">/* INT_MGMTCALADC field */</span>
<a name="l03765"></a><a class="code" href="regs_8h.html#a508eefc79e9bb85e45c9f57724b29cd6">03765</a> <span class="preprocessor">        #define INT_MGMTCALADC                               (0x00000008u)</span>
<a name="l03766"></a><a class="code" href="regs_8h.html#a8f18c2d4a9049f3d6479fd426e23f465">03766</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_MGMTCALADC_MASK                          (0x00000008u)</span>
<a name="l03767"></a><a class="code" href="regs_8h.html#a84328ee823920a670e58799d52980c0a">03767</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_MGMTCALADC_BIT                           (3)</span>
<a name="l03768"></a><a class="code" href="regs_8h.html#a8efd2b188c6ab93bd3220241f4943969">03768</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_MGMTCALADC_BITS                          (1)</span>
<a name="l03769"></a>03769 <span class="preprocessor"></span>        <span class="comment">/* INT_MGMTFPEC field */</span>
<a name="l03770"></a><a class="code" href="regs_8h.html#aadd0b2c00ceec069343b2db9ce834fb1">03770</a> <span class="preprocessor">        #define INT_MGMTFPEC                                 (0x00000004u)</span>
<a name="l03771"></a><a class="code" href="regs_8h.html#ab391776943553d320cc72c0937a34a73">03771</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_MGMTFPEC_MASK                            (0x00000004u)</span>
<a name="l03772"></a><a class="code" href="regs_8h.html#adb45a93b18fee2ec691fb302e49fcf73">03772</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_MGMTFPEC_BIT                             (2)</span>
<a name="l03773"></a><a class="code" href="regs_8h.html#a415a7f5cd3d692ee06edf0bde5c6224b">03773</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_MGMTFPEC_BITS                            (1)</span>
<a name="l03774"></a>03774 <span class="preprocessor"></span>        <span class="comment">/* INT_MGMTOSC24MHI field */</span>
<a name="l03775"></a><a class="code" href="regs_8h.html#ade8ca11cadb068dbb40af0cbd96a81ae">03775</a> <span class="preprocessor">        #define INT_MGMTOSC24MHI                             (0x00000002u)</span>
<a name="l03776"></a><a class="code" href="regs_8h.html#ae130b46d777902d98f068cd1a99453e8">03776</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_MGMTOSC24MHI_MASK                        (0x00000002u)</span>
<a name="l03777"></a><a class="code" href="regs_8h.html#af6ac559c0b431a9940ac8f13cbf582fd">03777</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_MGMTOSC24MHI_BIT                         (1)</span>
<a name="l03778"></a><a class="code" href="regs_8h.html#a1753255c918e9ff5465643dcbc60e017">03778</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_MGMTOSC24MHI_BITS                        (1)</span>
<a name="l03779"></a>03779 <span class="preprocessor"></span>        <span class="comment">/* INT_MGMTOSC24MLO field */</span>
<a name="l03780"></a><a class="code" href="regs_8h.html#a94fd67b67c7fed5f1bbbb7c251e31955">03780</a> <span class="preprocessor">        #define INT_MGMTOSC24MLO                             (0x00000001u)</span>
<a name="l03781"></a><a class="code" href="regs_8h.html#af4bf0637110aa36e5b17978412489119">03781</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_MGMTOSC24MLO_MASK                        (0x00000001u)</span>
<a name="l03782"></a><a class="code" href="regs_8h.html#a4182423ba70e37e42bb19df9aee49601">03782</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_MGMTOSC24MLO_BIT                         (0)</span>
<a name="l03783"></a><a class="code" href="regs_8h.html#a943189f57a0cb1fdfb5a2f77fe781228">03783</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_MGMTOSC24MLO_BITS                        (1)</span>
<a name="l03784"></a>03784 <span class="preprocessor"></span>
<a name="l03785"></a><a class="code" href="regs_8h.html#a5efff6702be0a44cc1e901f4b3e23a65">03785</a> <span class="preprocessor">#define INT_TIM1FLAG                                         *((volatile int32u *)0x4000A800u)</span>
<a name="l03786"></a><a class="code" href="regs_8h.html#a5ffa64490b5b9d09d371561b1809f424">03786</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_TIM1FLAG_REG                                     *((volatile int32u *)0x4000A800u)</span>
<a name="l03787"></a><a class="code" href="regs_8h.html#a0101c2fa50c8902b76ab30f341b3bf71">03787</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_TIM1FLAG_ADDR                                    (0x4000A800u)</span>
<a name="l03788"></a><a class="code" href="regs_8h.html#acf8e4706f37ca635e68355602b9c3f74">03788</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_TIM1FLAG_RESET                                   (0x00000000u)</span>
<a name="l03789"></a>03789 <span class="preprocessor"></span>        <span class="comment">/* INT_TIMRSVD field */</span>
<a name="l03790"></a>03790 <span class="preprocessor">        #define INT_TIMRSVD                                  (0x00001E00u)</span>
<a name="l03791"></a>03791 <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMRSVD_MASK                             (0x00001E00u)</span>
<a name="l03792"></a>03792 <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMRSVD_BIT                              (9)</span>
<a name="l03793"></a>03793 <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMRSVD_BITS                             (4)</span>
<a name="l03794"></a>03794 <span class="preprocessor"></span>        <span class="comment">/* INT_TIMTIF field */</span>
<a name="l03795"></a>03795 <span class="preprocessor">        #define INT_TIMTIF                                   (0x00000040u)</span>
<a name="l03796"></a>03796 <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMTIF_MASK                              (0x00000040u)</span>
<a name="l03797"></a>03797 <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMTIF_BIT                               (6)</span>
<a name="l03798"></a>03798 <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMTIF_BITS                              (1)</span>
<a name="l03799"></a>03799 <span class="preprocessor"></span>        <span class="comment">/* INT_TIMCC4IF field */</span>
<a name="l03800"></a>03800 <span class="preprocessor">        #define INT_TIMCC4IF                                 (0x00000010u)</span>
<a name="l03801"></a>03801 <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMCC4IF_MASK                            (0x00000010u)</span>
<a name="l03802"></a>03802 <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMCC4IF_BIT                             (4)</span>
<a name="l03803"></a>03803 <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMCC4IF_BITS                            (1)</span>
<a name="l03804"></a>03804 <span class="preprocessor"></span>        <span class="comment">/* INT_TIMCC3IF field */</span>
<a name="l03805"></a>03805 <span class="preprocessor">        #define INT_TIMCC3IF                                 (0x00000008u)</span>
<a name="l03806"></a>03806 <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMCC3IF_MASK                            (0x00000008u)</span>
<a name="l03807"></a>03807 <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMCC3IF_BIT                             (3)</span>
<a name="l03808"></a>03808 <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMCC3IF_BITS                            (1)</span>
<a name="l03809"></a>03809 <span class="preprocessor"></span>        <span class="comment">/* INT_TIMCC2IF field */</span>
<a name="l03810"></a>03810 <span class="preprocessor">        #define INT_TIMCC2IF                                 (0x00000004u)</span>
<a name="l03811"></a>03811 <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMCC2IF_MASK                            (0x00000004u)</span>
<a name="l03812"></a>03812 <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMCC2IF_BIT                             (2)</span>
<a name="l03813"></a>03813 <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMCC2IF_BITS                            (1)</span>
<a name="l03814"></a>03814 <span class="preprocessor"></span>        <span class="comment">/* INT_TIMCC1IF field */</span>
<a name="l03815"></a>03815 <span class="preprocessor">        #define INT_TIMCC1IF                                 (0x00000002u)</span>
<a name="l03816"></a>03816 <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMCC1IF_MASK                            (0x00000002u)</span>
<a name="l03817"></a>03817 <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMCC1IF_BIT                             (1)</span>
<a name="l03818"></a>03818 <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMCC1IF_BITS                            (1)</span>
<a name="l03819"></a>03819 <span class="preprocessor"></span>        <span class="comment">/* INT_TIMUIF field */</span>
<a name="l03820"></a>03820 <span class="preprocessor">        #define INT_TIMUIF                                   (0x00000001u)</span>
<a name="l03821"></a>03821 <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMUIF_MASK                              (0x00000001u)</span>
<a name="l03822"></a>03822 <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMUIF_BIT                               (0)</span>
<a name="l03823"></a>03823 <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMUIF_BITS                              (1)</span>
<a name="l03824"></a>03824 <span class="preprocessor"></span>
<a name="l03825"></a><a class="code" href="regs_8h.html#a2d93e3d327de6225ea46e530a03b79c3">03825</a> <span class="preprocessor">#define INT_TIM2FLAG                                         *((volatile int32u *)0x4000A804u)</span>
<a name="l03826"></a><a class="code" href="regs_8h.html#a9e0074ed40a254f49ae3d023ffcbbfaf">03826</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_TIM2FLAG_REG                                     *((volatile int32u *)0x4000A804u)</span>
<a name="l03827"></a><a class="code" href="regs_8h.html#a87af40ffe1c6dbb3f91874c6e50b5a1a">03827</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_TIM2FLAG_ADDR                                    (0x4000A804u)</span>
<a name="l03828"></a><a class="code" href="regs_8h.html#a9fe2d3b97e06f535609e96e140709b8c">03828</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_TIM2FLAG_RESET                                   (0x00000000u)</span>
<a name="l03829"></a>03829 <span class="preprocessor"></span>        <span class="comment">/* INT_TIMRSVD field */</span>
<a name="l03830"></a><a class="code" href="regs_8h.html#a2b9b62896c83e2d44295ef9d489f7063">03830</a> <span class="preprocessor">        #define INT_TIMRSVD                                  (0x00001E00u)</span>
<a name="l03831"></a><a class="code" href="regs_8h.html#a519c3689020b29840c85e79a7a87da24">03831</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMRSVD_MASK                             (0x00001E00u)</span>
<a name="l03832"></a><a class="code" href="regs_8h.html#a49846e397037f97128b46e0014e00cf7">03832</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMRSVD_BIT                              (9)</span>
<a name="l03833"></a><a class="code" href="regs_8h.html#ad2540951482c84cdda1c054c019af760">03833</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMRSVD_BITS                             (4)</span>
<a name="l03834"></a>03834 <span class="preprocessor"></span>        <span class="comment">/* INT_TIMTIF field */</span>
<a name="l03835"></a>03835 <span class="preprocessor">        #define INT_TIMTIF                                   (0x00000040u)</span>
<a name="l03836"></a>03836 <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMTIF_MASK                              (0x00000040u)</span>
<a name="l03837"></a>03837 <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMTIF_BIT                               (6)</span>
<a name="l03838"></a>03838 <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMTIF_BITS                              (1)</span>
<a name="l03839"></a>03839 <span class="preprocessor"></span>        <span class="comment">/* INT_TIMCC4IF field */</span>
<a name="l03840"></a>03840 <span class="preprocessor">        #define INT_TIMCC4IF                                 (0x00000010u)</span>
<a name="l03841"></a>03841 <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMCC4IF_MASK                            (0x00000010u)</span>
<a name="l03842"></a>03842 <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMCC4IF_BIT                             (4)</span>
<a name="l03843"></a>03843 <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMCC4IF_BITS                            (1)</span>
<a name="l03844"></a>03844 <span class="preprocessor"></span>        <span class="comment">/* INT_TIMCC3IF field */</span>
<a name="l03845"></a>03845 <span class="preprocessor">        #define INT_TIMCC3IF                                 (0x00000008u)</span>
<a name="l03846"></a>03846 <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMCC3IF_MASK                            (0x00000008u)</span>
<a name="l03847"></a>03847 <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMCC3IF_BIT                             (3)</span>
<a name="l03848"></a>03848 <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMCC3IF_BITS                            (1)</span>
<a name="l03849"></a>03849 <span class="preprocessor"></span>        <span class="comment">/* INT_TIMCC2IF field */</span>
<a name="l03850"></a>03850 <span class="preprocessor">        #define INT_TIMCC2IF                                 (0x00000004u)</span>
<a name="l03851"></a>03851 <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMCC2IF_MASK                            (0x00000004u)</span>
<a name="l03852"></a>03852 <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMCC2IF_BIT                             (2)</span>
<a name="l03853"></a>03853 <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMCC2IF_BITS                            (1)</span>
<a name="l03854"></a>03854 <span class="preprocessor"></span>        <span class="comment">/* INT_TIMCC1IF field */</span>
<a name="l03855"></a>03855 <span class="preprocessor">        #define INT_TIMCC1IF                                 (0x00000002u)</span>
<a name="l03856"></a>03856 <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMCC1IF_MASK                            (0x00000002u)</span>
<a name="l03857"></a>03857 <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMCC1IF_BIT                             (1)</span>
<a name="l03858"></a>03858 <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMCC1IF_BITS                            (1)</span>
<a name="l03859"></a>03859 <span class="preprocessor"></span>        <span class="comment">/* INT_TIMUIF field */</span>
<a name="l03860"></a>03860 <span class="preprocessor">        #define INT_TIMUIF                                   (0x00000001u)</span>
<a name="l03861"></a>03861 <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMUIF_MASK                              (0x00000001u)</span>
<a name="l03862"></a>03862 <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMUIF_BIT                               (0)</span>
<a name="l03863"></a>03863 <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMUIF_BITS                              (1)</span>
<a name="l03864"></a>03864 <span class="preprocessor"></span>
<a name="l03865"></a><a class="code" href="regs_8h.html#ad9d9726da8200079944e4ab2b4f16ec0">03865</a> <span class="preprocessor">#define INT_SC1FLAG                                          *((volatile int32u *)0x4000A808u)</span>
<a name="l03866"></a><a class="code" href="regs_8h.html#a477ff6d963536c91ea5cd29c04c66e8d">03866</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_SC1FLAG_REG                                      *((volatile int32u *)0x4000A808u)</span>
<a name="l03867"></a><a class="code" href="regs_8h.html#a74a62e00b68599f85e6b4bb3c362f30e">03867</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_SC1FLAG_ADDR                                     (0x4000A808u)</span>
<a name="l03868"></a><a class="code" href="regs_8h.html#af6ad9b28f13ff08a978287630f657b4d">03868</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_SC1FLAG_RESET                                    (0x00000000u)</span>
<a name="l03869"></a>03869 <span class="preprocessor"></span>        <span class="comment">/* INT_SC1PARERR field */</span>
<a name="l03870"></a>03870 <span class="preprocessor">        #define INT_SC1PARERR                                (0x00004000u)</span>
<a name="l03871"></a>03871 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SC1PARERR_MASK                           (0x00004000u)</span>
<a name="l03872"></a>03872 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SC1PARERR_BIT                            (14)</span>
<a name="l03873"></a>03873 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SC1PARERR_BITS                           (1)</span>
<a name="l03874"></a>03874 <span class="preprocessor"></span>        <span class="comment">/* INT_SC1FRMERR field */</span>
<a name="l03875"></a>03875 <span class="preprocessor">        #define INT_SC1FRMERR                                (0x00002000u)</span>
<a name="l03876"></a>03876 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SC1FRMERR_MASK                           (0x00002000u)</span>
<a name="l03877"></a>03877 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SC1FRMERR_BIT                            (13)</span>
<a name="l03878"></a>03878 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SC1FRMERR_BITS                           (1)</span>
<a name="l03879"></a>03879 <span class="preprocessor"></span>        <span class="comment">/* INT_SCTXULDB field */</span>
<a name="l03880"></a>03880 <span class="preprocessor">        #define INT_SCTXULDB                                 (0x00001000u)</span>
<a name="l03881"></a>03881 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCTXULDB_MASK                            (0x00001000u)</span>
<a name="l03882"></a>03882 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCTXULDB_BIT                             (12)</span>
<a name="l03883"></a>03883 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCTXULDB_BITS                            (1)</span>
<a name="l03884"></a>03884 <span class="preprocessor"></span>        <span class="comment">/* INT_SCTXULDA field */</span>
<a name="l03885"></a>03885 <span class="preprocessor">        #define INT_SCTXULDA                                 (0x00000800u)</span>
<a name="l03886"></a>03886 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCTXULDA_MASK                            (0x00000800u)</span>
<a name="l03887"></a>03887 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCTXULDA_BIT                             (11)</span>
<a name="l03888"></a>03888 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCTXULDA_BITS                            (1)</span>
<a name="l03889"></a>03889 <span class="preprocessor"></span>        <span class="comment">/* INT_SCRXULDB field */</span>
<a name="l03890"></a>03890 <span class="preprocessor">        #define INT_SCRXULDB                                 (0x00000400u)</span>
<a name="l03891"></a>03891 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCRXULDB_MASK                            (0x00000400u)</span>
<a name="l03892"></a>03892 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCRXULDB_BIT                             (10)</span>
<a name="l03893"></a>03893 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCRXULDB_BITS                            (1)</span>
<a name="l03894"></a>03894 <span class="preprocessor"></span>        <span class="comment">/* INT_SCRXULDA field */</span>
<a name="l03895"></a>03895 <span class="preprocessor">        #define INT_SCRXULDA                                 (0x00000200u)</span>
<a name="l03896"></a>03896 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCRXULDA_MASK                            (0x00000200u)</span>
<a name="l03897"></a>03897 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCRXULDA_BIT                             (9)</span>
<a name="l03898"></a>03898 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCRXULDA_BITS                            (1)</span>
<a name="l03899"></a>03899 <span class="preprocessor"></span>        <span class="comment">/* INT_SCNAK field */</span>
<a name="l03900"></a>03900 <span class="preprocessor">        #define INT_SCNAK                                    (0x00000100u)</span>
<a name="l03901"></a>03901 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCNAK_MASK                               (0x00000100u)</span>
<a name="l03902"></a>03902 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCNAK_BIT                                (8)</span>
<a name="l03903"></a>03903 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCNAK_BITS                               (1)</span>
<a name="l03904"></a>03904 <span class="preprocessor"></span>        <span class="comment">/* INT_SCCMDFIN field */</span>
<a name="l03905"></a>03905 <span class="preprocessor">        #define INT_SCCMDFIN                                 (0x00000080u)</span>
<a name="l03906"></a>03906 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCCMDFIN_MASK                            (0x00000080u)</span>
<a name="l03907"></a>03907 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCCMDFIN_BIT                             (7)</span>
<a name="l03908"></a>03908 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCCMDFIN_BITS                            (1)</span>
<a name="l03909"></a>03909 <span class="preprocessor"></span>        <span class="comment">/* INT_SCTXFIN field */</span>
<a name="l03910"></a>03910 <span class="preprocessor">        #define INT_SCTXFIN                                  (0x00000040u)</span>
<a name="l03911"></a>03911 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCTXFIN_MASK                             (0x00000040u)</span>
<a name="l03912"></a>03912 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCTXFIN_BIT                              (6)</span>
<a name="l03913"></a>03913 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCTXFIN_BITS                             (1)</span>
<a name="l03914"></a>03914 <span class="preprocessor"></span>        <span class="comment">/* INT_SCRXFIN field */</span>
<a name="l03915"></a>03915 <span class="preprocessor">        #define INT_SCRXFIN                                  (0x00000020u)</span>
<a name="l03916"></a>03916 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCRXFIN_MASK                             (0x00000020u)</span>
<a name="l03917"></a>03917 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCRXFIN_BIT                              (5)</span>
<a name="l03918"></a>03918 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCRXFIN_BITS                             (1)</span>
<a name="l03919"></a>03919 <span class="preprocessor"></span>        <span class="comment">/* INT_SCTXUND field */</span>
<a name="l03920"></a>03920 <span class="preprocessor">        #define INT_SCTXUND                                  (0x00000010u)</span>
<a name="l03921"></a>03921 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCTXUND_MASK                             (0x00000010u)</span>
<a name="l03922"></a>03922 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCTXUND_BIT                              (4)</span>
<a name="l03923"></a>03923 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCTXUND_BITS                             (1)</span>
<a name="l03924"></a>03924 <span class="preprocessor"></span>        <span class="comment">/* INT_SCRXOVF field */</span>
<a name="l03925"></a>03925 <span class="preprocessor">        #define INT_SCRXOVF                                  (0x00000008u)</span>
<a name="l03926"></a>03926 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCRXOVF_MASK                             (0x00000008u)</span>
<a name="l03927"></a>03927 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCRXOVF_BIT                              (3)</span>
<a name="l03928"></a>03928 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCRXOVF_BITS                             (1)</span>
<a name="l03929"></a>03929 <span class="preprocessor"></span>        <span class="comment">/* INT_SCTXIDLE field */</span>
<a name="l03930"></a>03930 <span class="preprocessor">        #define INT_SCTXIDLE                                 (0x00000004u)</span>
<a name="l03931"></a>03931 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCTXIDLE_MASK                            (0x00000004u)</span>
<a name="l03932"></a>03932 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCTXIDLE_BIT                             (2)</span>
<a name="l03933"></a>03933 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCTXIDLE_BITS                            (1)</span>
<a name="l03934"></a>03934 <span class="preprocessor"></span>        <span class="comment">/* INT_SCTXFREE field */</span>
<a name="l03935"></a>03935 <span class="preprocessor">        #define INT_SCTXFREE                                 (0x00000002u)</span>
<a name="l03936"></a>03936 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCTXFREE_MASK                            (0x00000002u)</span>
<a name="l03937"></a>03937 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCTXFREE_BIT                             (1)</span>
<a name="l03938"></a>03938 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCTXFREE_BITS                            (1)</span>
<a name="l03939"></a>03939 <span class="preprocessor"></span>        <span class="comment">/* INT_SCRXVAL field */</span>
<a name="l03940"></a>03940 <span class="preprocessor">        #define INT_SCRXVAL                                  (0x00000001u)</span>
<a name="l03941"></a>03941 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCRXVAL_MASK                             (0x00000001u)</span>
<a name="l03942"></a>03942 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCRXVAL_BIT                              (0)</span>
<a name="l03943"></a>03943 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCRXVAL_BITS                             (1)</span>
<a name="l03944"></a>03944 <span class="preprocessor"></span>
<a name="l03945"></a><a class="code" href="regs_8h.html#a20c61cd17ba8c8f487c9085ed07d8517">03945</a> <span class="preprocessor">#define INT_SC2FLAG                                          *((volatile int32u *)0x4000A80Cu)</span>
<a name="l03946"></a><a class="code" href="regs_8h.html#a87a74c7f1de50698225456b388897566">03946</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_SC2FLAG_REG                                      *((volatile int32u *)0x4000A80Cu)</span>
<a name="l03947"></a><a class="code" href="regs_8h.html#a1fef7b238fe88c26df04f5c00f6f91d6">03947</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_SC2FLAG_ADDR                                     (0x4000A80Cu)</span>
<a name="l03948"></a><a class="code" href="regs_8h.html#a3bc9833c5eccba1b798cae93c5efe424">03948</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_SC2FLAG_RESET                                    (0x00000000u)</span>
<a name="l03949"></a>03949 <span class="preprocessor"></span>        <span class="comment">/* INT_SCTXULDB field */</span>
<a name="l03950"></a>03950 <span class="preprocessor">        #define INT_SCTXULDB                                 (0x00001000u)</span>
<a name="l03951"></a>03951 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCTXULDB_MASK                            (0x00001000u)</span>
<a name="l03952"></a>03952 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCTXULDB_BIT                             (12)</span>
<a name="l03953"></a>03953 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCTXULDB_BITS                            (1)</span>
<a name="l03954"></a>03954 <span class="preprocessor"></span>        <span class="comment">/* INT_SCTXULDA field */</span>
<a name="l03955"></a>03955 <span class="preprocessor">        #define INT_SCTXULDA                                 (0x00000800u)</span>
<a name="l03956"></a>03956 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCTXULDA_MASK                            (0x00000800u)</span>
<a name="l03957"></a>03957 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCTXULDA_BIT                             (11)</span>
<a name="l03958"></a>03958 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCTXULDA_BITS                            (1)</span>
<a name="l03959"></a>03959 <span class="preprocessor"></span>        <span class="comment">/* INT_SCRXULDB field */</span>
<a name="l03960"></a>03960 <span class="preprocessor">        #define INT_SCRXULDB                                 (0x00000400u)</span>
<a name="l03961"></a>03961 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCRXULDB_MASK                            (0x00000400u)</span>
<a name="l03962"></a>03962 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCRXULDB_BIT                             (10)</span>
<a name="l03963"></a>03963 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCRXULDB_BITS                            (1)</span>
<a name="l03964"></a>03964 <span class="preprocessor"></span>        <span class="comment">/* INT_SCRXULDA field */</span>
<a name="l03965"></a>03965 <span class="preprocessor">        #define INT_SCRXULDA                                 (0x00000200u)</span>
<a name="l03966"></a>03966 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCRXULDA_MASK                            (0x00000200u)</span>
<a name="l03967"></a>03967 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCRXULDA_BIT                             (9)</span>
<a name="l03968"></a>03968 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCRXULDA_BITS                            (1)</span>
<a name="l03969"></a>03969 <span class="preprocessor"></span>        <span class="comment">/* INT_SCNAK field */</span>
<a name="l03970"></a>03970 <span class="preprocessor">        #define INT_SCNAK                                    (0x00000100u)</span>
<a name="l03971"></a>03971 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCNAK_MASK                               (0x00000100u)</span>
<a name="l03972"></a>03972 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCNAK_BIT                                (8)</span>
<a name="l03973"></a>03973 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCNAK_BITS                               (1)</span>
<a name="l03974"></a>03974 <span class="preprocessor"></span>        <span class="comment">/* INT_SCCMDFIN field */</span>
<a name="l03975"></a>03975 <span class="preprocessor">        #define INT_SCCMDFIN                                 (0x00000080u)</span>
<a name="l03976"></a>03976 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCCMDFIN_MASK                            (0x00000080u)</span>
<a name="l03977"></a>03977 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCCMDFIN_BIT                             (7)</span>
<a name="l03978"></a>03978 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCCMDFIN_BITS                            (1)</span>
<a name="l03979"></a>03979 <span class="preprocessor"></span>        <span class="comment">/* INT_SCTXFIN field */</span>
<a name="l03980"></a>03980 <span class="preprocessor">        #define INT_SCTXFIN                                  (0x00000040u)</span>
<a name="l03981"></a>03981 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCTXFIN_MASK                             (0x00000040u)</span>
<a name="l03982"></a>03982 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCTXFIN_BIT                              (6)</span>
<a name="l03983"></a>03983 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCTXFIN_BITS                             (1)</span>
<a name="l03984"></a>03984 <span class="preprocessor"></span>        <span class="comment">/* INT_SCRXFIN field */</span>
<a name="l03985"></a>03985 <span class="preprocessor">        #define INT_SCRXFIN                                  (0x00000020u)</span>
<a name="l03986"></a>03986 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCRXFIN_MASK                             (0x00000020u)</span>
<a name="l03987"></a>03987 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCRXFIN_BIT                              (5)</span>
<a name="l03988"></a>03988 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCRXFIN_BITS                             (1)</span>
<a name="l03989"></a>03989 <span class="preprocessor"></span>        <span class="comment">/* INT_SCTXUND field */</span>
<a name="l03990"></a>03990 <span class="preprocessor">        #define INT_SCTXUND                                  (0x00000010u)</span>
<a name="l03991"></a>03991 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCTXUND_MASK                             (0x00000010u)</span>
<a name="l03992"></a>03992 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCTXUND_BIT                              (4)</span>
<a name="l03993"></a>03993 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCTXUND_BITS                             (1)</span>
<a name="l03994"></a>03994 <span class="preprocessor"></span>        <span class="comment">/* INT_SCRXOVF field */</span>
<a name="l03995"></a>03995 <span class="preprocessor">        #define INT_SCRXOVF                                  (0x00000008u)</span>
<a name="l03996"></a>03996 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCRXOVF_MASK                             (0x00000008u)</span>
<a name="l03997"></a>03997 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCRXOVF_BIT                              (3)</span>
<a name="l03998"></a>03998 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCRXOVF_BITS                             (1)</span>
<a name="l03999"></a>03999 <span class="preprocessor"></span>        <span class="comment">/* INT_SCTXIDLE field */</span>
<a name="l04000"></a>04000 <span class="preprocessor">        #define INT_SCTXIDLE                                 (0x00000004u)</span>
<a name="l04001"></a>04001 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCTXIDLE_MASK                            (0x00000004u)</span>
<a name="l04002"></a>04002 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCTXIDLE_BIT                             (2)</span>
<a name="l04003"></a>04003 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCTXIDLE_BITS                            (1)</span>
<a name="l04004"></a>04004 <span class="preprocessor"></span>        <span class="comment">/* INT_SCTXFREE field */</span>
<a name="l04005"></a>04005 <span class="preprocessor">        #define INT_SCTXFREE                                 (0x00000002u)</span>
<a name="l04006"></a>04006 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCTXFREE_MASK                            (0x00000002u)</span>
<a name="l04007"></a>04007 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCTXFREE_BIT                             (1)</span>
<a name="l04008"></a>04008 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCTXFREE_BITS                            (1)</span>
<a name="l04009"></a>04009 <span class="preprocessor"></span>        <span class="comment">/* INT_SCRXVAL field */</span>
<a name="l04010"></a>04010 <span class="preprocessor">        #define INT_SCRXVAL                                  (0x00000001u)</span>
<a name="l04011"></a>04011 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCRXVAL_MASK                             (0x00000001u)</span>
<a name="l04012"></a>04012 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCRXVAL_BIT                              (0)</span>
<a name="l04013"></a>04013 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCRXVAL_BITS                             (1)</span>
<a name="l04014"></a>04014 <span class="preprocessor"></span>
<a name="l04015"></a><a class="code" href="regs_8h.html#aa4882f6f6709139253d5b879800e79c0">04015</a> <span class="preprocessor">#define INT_ADCFLAG                                          *((volatile int32u *)0x4000A810u)</span>
<a name="l04016"></a><a class="code" href="regs_8h.html#a61c17738a5d29169baae37fae73ef539">04016</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_ADCFLAG_REG                                      *((volatile int32u *)0x4000A810u)</span>
<a name="l04017"></a><a class="code" href="regs_8h.html#a2f99d83d8e446fa1fb1b5708b5dd7f7d">04017</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_ADCFLAG_ADDR                                     (0x4000A810u)</span>
<a name="l04018"></a><a class="code" href="regs_8h.html#a934370f6af585e52cd45a29d42e0025c">04018</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_ADCFLAG_RESET                                    (0x00000000u)</span>
<a name="l04019"></a>04019 <span class="preprocessor"></span>        <span class="comment">/* INT_ADCOVF field */</span>
<a name="l04020"></a>04020 <span class="preprocessor">        #define INT_ADCOVF                                   (0x00000010u)</span>
<a name="l04021"></a>04021 <span class="preprocessor"></span><span class="preprocessor">        #define INT_ADCOVF_MASK                              (0x00000010u)</span>
<a name="l04022"></a>04022 <span class="preprocessor"></span><span class="preprocessor">        #define INT_ADCOVF_BIT                               (4)</span>
<a name="l04023"></a>04023 <span class="preprocessor"></span><span class="preprocessor">        #define INT_ADCOVF_BITS                              (1)</span>
<a name="l04024"></a>04024 <span class="preprocessor"></span>        <span class="comment">/* INT_ADCSAT field */</span>
<a name="l04025"></a>04025 <span class="preprocessor">        #define INT_ADCSAT                                   (0x00000008u)</span>
<a name="l04026"></a>04026 <span class="preprocessor"></span><span class="preprocessor">        #define INT_ADCSAT_MASK                              (0x00000008u)</span>
<a name="l04027"></a>04027 <span class="preprocessor"></span><span class="preprocessor">        #define INT_ADCSAT_BIT                               (3)</span>
<a name="l04028"></a>04028 <span class="preprocessor"></span><span class="preprocessor">        #define INT_ADCSAT_BITS                              (1)</span>
<a name="l04029"></a>04029 <span class="preprocessor"></span>        <span class="comment">/* INT_ADCULDFULL field */</span>
<a name="l04030"></a>04030 <span class="preprocessor">        #define INT_ADCULDFULL                               (0x00000004u)</span>
<a name="l04031"></a>04031 <span class="preprocessor"></span><span class="preprocessor">        #define INT_ADCULDFULL_MASK                          (0x00000004u)</span>
<a name="l04032"></a>04032 <span class="preprocessor"></span><span class="preprocessor">        #define INT_ADCULDFULL_BIT                           (2)</span>
<a name="l04033"></a>04033 <span class="preprocessor"></span><span class="preprocessor">        #define INT_ADCULDFULL_BITS                          (1)</span>
<a name="l04034"></a>04034 <span class="preprocessor"></span>        <span class="comment">/* INT_ADCULDHALF field */</span>
<a name="l04035"></a>04035 <span class="preprocessor">        #define INT_ADCULDHALF                               (0x00000002u)</span>
<a name="l04036"></a>04036 <span class="preprocessor"></span><span class="preprocessor">        #define INT_ADCULDHALF_MASK                          (0x00000002u)</span>
<a name="l04037"></a>04037 <span class="preprocessor"></span><span class="preprocessor">        #define INT_ADCULDHALF_BIT                           (1)</span>
<a name="l04038"></a>04038 <span class="preprocessor"></span><span class="preprocessor">        #define INT_ADCULDHALF_BITS                          (1)</span>
<a name="l04039"></a>04039 <span class="preprocessor"></span>        <span class="comment">/* INT_ADCFLAGRSVD field */</span>
<a name="l04040"></a><a class="code" href="regs_8h.html#a0673660c2fa4df7765d1b959ac8c456d">04040</a> <span class="preprocessor">        #define INT_ADCFLAGRSVD                              (0x00000001u)</span>
<a name="l04041"></a><a class="code" href="regs_8h.html#a669ebad8f51ef84dd8e5fcf231319f28">04041</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_ADCFLAGRSVD_MASK                         (0x00000001u)</span>
<a name="l04042"></a><a class="code" href="regs_8h.html#a88cf5c349cf6632fed97dc31cba0f0fe">04042</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_ADCFLAGRSVD_BIT                          (0)</span>
<a name="l04043"></a><a class="code" href="regs_8h.html#afc819ee2d498db5ed0a37b7b1d97bb67">04043</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_ADCFLAGRSVD_BITS                         (1)</span>
<a name="l04044"></a>04044 <span class="preprocessor"></span>
<a name="l04045"></a><a class="code" href="regs_8h.html#a46d546e93cb4f8bbdac8e39ea8143d5c">04045</a> <span class="preprocessor">#define INT_GPIOFLAG                                         *((volatile int32u *)0x4000A814u)</span>
<a name="l04046"></a><a class="code" href="regs_8h.html#a71709abdb7028c793761464ce82b5163">04046</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_GPIOFLAG_REG                                     *((volatile int32u *)0x4000A814u)</span>
<a name="l04047"></a><a class="code" href="regs_8h.html#a93aec423b72db5b13588118fa7e76444">04047</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_GPIOFLAG_ADDR                                    (0x4000A814u)</span>
<a name="l04048"></a><a class="code" href="regs_8h.html#abfc076778f6b015851db1f6cb5cb2b93">04048</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_GPIOFLAG_RESET                                   (0x00000000u)</span>
<a name="l04049"></a>04049 <span class="preprocessor"></span>        <span class="comment">/* INT_IRQDFLAG field */</span>
<a name="l04050"></a><a class="code" href="regs_8h.html#a968a1ffd75da748ef8b7909beb44fe16">04050</a> <span class="preprocessor">        #define INT_IRQDFLAG                                 (0x00000008u)</span>
<a name="l04051"></a><a class="code" href="regs_8h.html#aef2b7359e6702647f205e708ae40b99e">04051</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_IRQDFLAG_MASK                            (0x00000008u)</span>
<a name="l04052"></a><a class="code" href="regs_8h.html#ac3d88b71c20d958edb55ea4d24a02893">04052</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_IRQDFLAG_BIT                             (3)</span>
<a name="l04053"></a><a class="code" href="regs_8h.html#a1487805718cbbdbac2cca5db01a047dd">04053</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_IRQDFLAG_BITS                            (1)</span>
<a name="l04054"></a>04054 <span class="preprocessor"></span>        <span class="comment">/* INT_IRQCFLAG field */</span>
<a name="l04055"></a><a class="code" href="regs_8h.html#a5c6360eff875e86b05264cb301bca34f">04055</a> <span class="preprocessor">        #define INT_IRQCFLAG                                 (0x00000004u)</span>
<a name="l04056"></a><a class="code" href="regs_8h.html#ac5588b488f5f1970835ba293bc360013">04056</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_IRQCFLAG_MASK                            (0x00000004u)</span>
<a name="l04057"></a><a class="code" href="regs_8h.html#ac03ff24a08ce0ce4a9b3147c219e57be">04057</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_IRQCFLAG_BIT                             (2)</span>
<a name="l04058"></a><a class="code" href="regs_8h.html#af21f91f13da16ce5102ad2644baa2caf">04058</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_IRQCFLAG_BITS                            (1)</span>
<a name="l04059"></a>04059 <span class="preprocessor"></span>        <span class="comment">/* INT_IRQBFLAG field */</span>
<a name="l04060"></a><a class="code" href="regs_8h.html#ae2b20291833d9c409a713f88c9f39b16">04060</a> <span class="preprocessor">        #define INT_IRQBFLAG                                 (0x00000002u)</span>
<a name="l04061"></a><a class="code" href="regs_8h.html#a89eef77d3d1f00b593a8ae8177880381">04061</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_IRQBFLAG_MASK                            (0x00000002u)</span>
<a name="l04062"></a><a class="code" href="regs_8h.html#aa9dce9305ddd6f0e701e1e47cae87a8f">04062</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_IRQBFLAG_BIT                             (1)</span>
<a name="l04063"></a><a class="code" href="regs_8h.html#af11a612b4f4dff9a1f360dec4f6946d9">04063</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_IRQBFLAG_BITS                            (1)</span>
<a name="l04064"></a>04064 <span class="preprocessor"></span>        <span class="comment">/* INT_IRQAFLAG field */</span>
<a name="l04065"></a><a class="code" href="regs_8h.html#ad64a37efe1ef50f502a2fc519b2b721c">04065</a> <span class="preprocessor">        #define INT_IRQAFLAG                                 (0x00000001u)</span>
<a name="l04066"></a><a class="code" href="regs_8h.html#a7b6e75165f282fcf26d4c97710d549ae">04066</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_IRQAFLAG_MASK                            (0x00000001u)</span>
<a name="l04067"></a><a class="code" href="regs_8h.html#aa19ebbc5051dc41b62ef1429540a4407">04067</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_IRQAFLAG_BIT                             (0)</span>
<a name="l04068"></a><a class="code" href="regs_8h.html#a633badef3e35421e6aff17d2579c89ee">04068</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_IRQAFLAG_BITS                            (1)</span>
<a name="l04069"></a>04069 <span class="preprocessor"></span>
<a name="l04070"></a><a class="code" href="regs_8h.html#a70992cc8f96953b77e074957c9b3d1ee">04070</a> <span class="preprocessor">#define INT_TIM1MISS                                         *((volatile int32u *)0x4000A818u)</span>
<a name="l04071"></a><a class="code" href="regs_8h.html#aca3bacc1ebd771d56f1a5e5b479acca4">04071</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_TIM1MISS_REG                                     *((volatile int32u *)0x4000A818u)</span>
<a name="l04072"></a><a class="code" href="regs_8h.html#ae9b5d8282fde9b5f37ecd184a3384ecc">04072</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_TIM1MISS_ADDR                                    (0x4000A818u)</span>
<a name="l04073"></a><a class="code" href="regs_8h.html#a5fd740c9b282b6cbc3adddfbba66fcb3">04073</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_TIM1MISS_RESET                                   (0x00000000u)</span>
<a name="l04074"></a>04074 <span class="preprocessor"></span>        <span class="comment">/* INT_TIMMISSCC4IF field */</span>
<a name="l04075"></a>04075 <span class="preprocessor">        #define INT_TIMMISSCC4IF                             (0x00001000u)</span>
<a name="l04076"></a>04076 <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMMISSCC4IF_MASK                        (0x00001000u)</span>
<a name="l04077"></a>04077 <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMMISSCC4IF_BIT                         (12)</span>
<a name="l04078"></a>04078 <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMMISSCC4IF_BITS                        (1)</span>
<a name="l04079"></a>04079 <span class="preprocessor"></span>        <span class="comment">/* INT_TIMMISSCC3IF field */</span>
<a name="l04080"></a>04080 <span class="preprocessor">        #define INT_TIMMISSCC3IF                             (0x00000800u)</span>
<a name="l04081"></a>04081 <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMMISSCC3IF_MASK                        (0x00000800u)</span>
<a name="l04082"></a>04082 <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMMISSCC3IF_BIT                         (11)</span>
<a name="l04083"></a>04083 <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMMISSCC3IF_BITS                        (1)</span>
<a name="l04084"></a>04084 <span class="preprocessor"></span>        <span class="comment">/* INT_TIMMISSCC2IF field */</span>
<a name="l04085"></a>04085 <span class="preprocessor">        #define INT_TIMMISSCC2IF                             (0x00000400u)</span>
<a name="l04086"></a>04086 <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMMISSCC2IF_MASK                        (0x00000400u)</span>
<a name="l04087"></a>04087 <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMMISSCC2IF_BIT                         (10)</span>
<a name="l04088"></a>04088 <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMMISSCC2IF_BITS                        (1)</span>
<a name="l04089"></a>04089 <span class="preprocessor"></span>        <span class="comment">/* INT_TIMMISSCC1IF field */</span>
<a name="l04090"></a>04090 <span class="preprocessor">        #define INT_TIMMISSCC1IF                             (0x00000200u)</span>
<a name="l04091"></a>04091 <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMMISSCC1IF_MASK                        (0x00000200u)</span>
<a name="l04092"></a>04092 <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMMISSCC1IF_BIT                         (9)</span>
<a name="l04093"></a>04093 <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMMISSCC1IF_BITS                        (1)</span>
<a name="l04094"></a>04094 <span class="preprocessor"></span>        <span class="comment">/* INT_TIMMISSRSVD field */</span>
<a name="l04095"></a>04095 <span class="preprocessor">        #define INT_TIMMISSRSVD                              (0x0000007Fu)</span>
<a name="l04096"></a>04096 <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMMISSRSVD_MASK                         (0x0000007Fu)</span>
<a name="l04097"></a>04097 <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMMISSRSVD_BIT                          (0)</span>
<a name="l04098"></a>04098 <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMMISSRSVD_BITS                         (7)</span>
<a name="l04099"></a>04099 <span class="preprocessor"></span>
<a name="l04100"></a><a class="code" href="regs_8h.html#a93862d7f88f2c5571ce815bb0aab7cd0">04100</a> <span class="preprocessor">#define INT_TIM2MISS                                         *((volatile int32u *)0x4000A81Cu)</span>
<a name="l04101"></a><a class="code" href="regs_8h.html#a5c51a724c0ce1b3c1413e75d8f81acb4">04101</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_TIM2MISS_REG                                     *((volatile int32u *)0x4000A81Cu)</span>
<a name="l04102"></a><a class="code" href="regs_8h.html#a5297b10d351b76c19191fa1f39f7696d">04102</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_TIM2MISS_ADDR                                    (0x4000A81Cu)</span>
<a name="l04103"></a><a class="code" href="regs_8h.html#af9f53072d803f7e9577442321886638a">04103</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_TIM2MISS_RESET                                   (0x00000000u)</span>
<a name="l04104"></a>04104 <span class="preprocessor"></span>        <span class="comment">/* INT_TIMMISSCC4IF field */</span>
<a name="l04105"></a><a class="code" href="regs_8h.html#a3117f7913dfa1ac6342088d4e59bc5a0">04105</a> <span class="preprocessor">        #define INT_TIMMISSCC4IF                             (0x00001000u)</span>
<a name="l04106"></a><a class="code" href="regs_8h.html#a5dcf5d5d085130752785e2bb2233db5d">04106</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMMISSCC4IF_MASK                        (0x00001000u)</span>
<a name="l04107"></a><a class="code" href="regs_8h.html#a429e8a567b653cf366ec3b66d76da6c3">04107</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMMISSCC4IF_BIT                         (12)</span>
<a name="l04108"></a><a class="code" href="regs_8h.html#aa231f73a999a427af009437859619107">04108</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMMISSCC4IF_BITS                        (1)</span>
<a name="l04109"></a>04109 <span class="preprocessor"></span>        <span class="comment">/* INT_TIMMISSCC3IF field */</span>
<a name="l04110"></a><a class="code" href="regs_8h.html#a83d5f1b3144b4867e5fdebb725b1de87">04110</a> <span class="preprocessor">        #define INT_TIMMISSCC3IF                             (0x00000800u)</span>
<a name="l04111"></a><a class="code" href="regs_8h.html#ac44a1d410b1e4f98a18dbd49a29564a1">04111</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMMISSCC3IF_MASK                        (0x00000800u)</span>
<a name="l04112"></a><a class="code" href="regs_8h.html#a1e06efafcf770c6612e2539a00e1be12">04112</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMMISSCC3IF_BIT                         (11)</span>
<a name="l04113"></a><a class="code" href="regs_8h.html#a9061190f1d02ff3a45173baa01e4566f">04113</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMMISSCC3IF_BITS                        (1)</span>
<a name="l04114"></a>04114 <span class="preprocessor"></span>        <span class="comment">/* INT_TIMMISSCC2IF field */</span>
<a name="l04115"></a><a class="code" href="regs_8h.html#a3e4227db02c6229e0d5471d308ef8713">04115</a> <span class="preprocessor">        #define INT_TIMMISSCC2IF                             (0x00000400u)</span>
<a name="l04116"></a><a class="code" href="regs_8h.html#a58dc294a03c39dabb7fbf091b1b613c6">04116</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMMISSCC2IF_MASK                        (0x00000400u)</span>
<a name="l04117"></a><a class="code" href="regs_8h.html#a5ac11982d3b49fab3ad55b4dba2b13e5">04117</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMMISSCC2IF_BIT                         (10)</span>
<a name="l04118"></a><a class="code" href="regs_8h.html#ad8c510b45a6ee5030035bdd71bed23b2">04118</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMMISSCC2IF_BITS                        (1)</span>
<a name="l04119"></a>04119 <span class="preprocessor"></span>        <span class="comment">/* INT_TIMMISSCC1IF field */</span>
<a name="l04120"></a><a class="code" href="regs_8h.html#a86f57b92b147588529b93aa3a69b4259">04120</a> <span class="preprocessor">        #define INT_TIMMISSCC1IF                             (0x00000200u)</span>
<a name="l04121"></a><a class="code" href="regs_8h.html#ad7a88b256f040742b361a5b7542705d7">04121</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMMISSCC1IF_MASK                        (0x00000200u)</span>
<a name="l04122"></a><a class="code" href="regs_8h.html#ad9699149c475fbcffb8f083ca368bc95">04122</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMMISSCC1IF_BIT                         (9)</span>
<a name="l04123"></a><a class="code" href="regs_8h.html#afa207d02fb86a41f082acc0c8243bdba">04123</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMMISSCC1IF_BITS                        (1)</span>
<a name="l04124"></a>04124 <span class="preprocessor"></span>        <span class="comment">/* INT_TIMMISSRSVD field */</span>
<a name="l04125"></a><a class="code" href="regs_8h.html#a35d225bf2eb8f1379bf72b1ec34485e8">04125</a> <span class="preprocessor">        #define INT_TIMMISSRSVD                              (0x0000007Fu)</span>
<a name="l04126"></a><a class="code" href="regs_8h.html#a5cd76393478e8427d44ea886a1c18b2d">04126</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMMISSRSVD_MASK                         (0x0000007Fu)</span>
<a name="l04127"></a><a class="code" href="regs_8h.html#a344b1c680f55010d6e7c28cd9fcd8405">04127</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMMISSRSVD_BIT                          (0)</span>
<a name="l04128"></a><a class="code" href="regs_8h.html#ab0689bb117f4ff2a7111ecb9e001828d">04128</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMMISSRSVD_BITS                         (7)</span>
<a name="l04129"></a>04129 <span class="preprocessor"></span>
<a name="l04130"></a><a class="code" href="regs_8h.html#a64a110738fd92e450ab3eda7f611f8af">04130</a> <span class="preprocessor">#define INT_MISS                                             *((volatile int32u *)0x4000A820u)</span>
<a name="l04131"></a><a class="code" href="regs_8h.html#abb8dba511a4f647e0f52b99d1b5a0289">04131</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_MISS_REG                                         *((volatile int32u *)0x4000A820u)</span>
<a name="l04132"></a><a class="code" href="regs_8h.html#a3d9058dd8864b89c524ca193d57f289d">04132</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_MISS_ADDR                                        (0x4000A820u)</span>
<a name="l04133"></a><a class="code" href="regs_8h.html#adae9f641c74983ba8c2ca77b06db3fe8">04133</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_MISS_RESET                                       (0x00000000u)</span>
<a name="l04134"></a>04134 <span class="preprocessor"></span>        <span class="comment">/* INT_MISSIRQD field */</span>
<a name="l04135"></a><a class="code" href="regs_8h.html#a2dd844001ed0fc328766e9528974f6d9">04135</a> <span class="preprocessor">        #define INT_MISSIRQD                                 (0x00008000u)</span>
<a name="l04136"></a><a class="code" href="regs_8h.html#a6f800195adde7b530cf41d9e591fa7f2">04136</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_MISSIRQD_MASK                            (0x00008000u)</span>
<a name="l04137"></a><a class="code" href="regs_8h.html#a9d78be74f53e3263ba7ed5f96c0a4449">04137</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_MISSIRQD_BIT                             (15)</span>
<a name="l04138"></a><a class="code" href="regs_8h.html#a3064da75b3f42ab409a6bd0209815864">04138</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_MISSIRQD_BITS                            (1)</span>
<a name="l04139"></a>04139 <span class="preprocessor"></span>        <span class="comment">/* INT_MISSIRQC field */</span>
<a name="l04140"></a><a class="code" href="regs_8h.html#abf4dcad0f30ffad390e2f69a47d203bb">04140</a> <span class="preprocessor">        #define INT_MISSIRQC                                 (0x00004000u)</span>
<a name="l04141"></a><a class="code" href="regs_8h.html#a4301cdbaf8b9185e273247d0b120d378">04141</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_MISSIRQC_MASK                            (0x00004000u)</span>
<a name="l04142"></a><a class="code" href="regs_8h.html#a24dba1b83ba363db600972c7131de3c4">04142</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_MISSIRQC_BIT                             (14)</span>
<a name="l04143"></a><a class="code" href="regs_8h.html#ad28b3540d93e6572877ec6e585fe905e">04143</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_MISSIRQC_BITS                            (1)</span>
<a name="l04144"></a>04144 <span class="preprocessor"></span>        <span class="comment">/* INT_MISSIRQB field */</span>
<a name="l04145"></a><a class="code" href="regs_8h.html#abf4439ed7de40f0ae71cce1eaf3a006a">04145</a> <span class="preprocessor">        #define INT_MISSIRQB                                 (0x00002000u)</span>
<a name="l04146"></a><a class="code" href="regs_8h.html#a7a3484d0ec0e18afce6cb408dff1847b">04146</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_MISSIRQB_MASK                            (0x00002000u)</span>
<a name="l04147"></a><a class="code" href="regs_8h.html#a3b29a424dd698689d79904180a6a843a">04147</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_MISSIRQB_BIT                             (13)</span>
<a name="l04148"></a><a class="code" href="regs_8h.html#afc20ed61bcaeb9b3f9f124f93ddb5201">04148</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_MISSIRQB_BITS                            (1)</span>
<a name="l04149"></a>04149 <span class="preprocessor"></span>        <span class="comment">/* INT_MISSIRQA field */</span>
<a name="l04150"></a><a class="code" href="regs_8h.html#a312272e87393a08fc8e14a653a460f4b">04150</a> <span class="preprocessor">        #define INT_MISSIRQA                                 (0x00001000u)</span>
<a name="l04151"></a><a class="code" href="regs_8h.html#a63a503d88906765ee9b7d1d89dd38e2b">04151</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_MISSIRQA_MASK                            (0x00001000u)</span>
<a name="l04152"></a><a class="code" href="regs_8h.html#a95c4b71c05c8ecac57c523628831e7a9">04152</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_MISSIRQA_BIT                             (12)</span>
<a name="l04153"></a><a class="code" href="regs_8h.html#ac18cada278bd1bfbf0e744c39a516cc8">04153</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_MISSIRQA_BITS                            (1)</span>
<a name="l04154"></a>04154 <span class="preprocessor"></span>        <span class="comment">/* INT_MISSADC field */</span>
<a name="l04155"></a><a class="code" href="regs_8h.html#a640ce47f51951b481d4ecad033161ebd">04155</a> <span class="preprocessor">        #define INT_MISSADC                                  (0x00000800u)</span>
<a name="l04156"></a><a class="code" href="regs_8h.html#a7ce40ae23f0377d6fa2f6ca9070ae29d">04156</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_MISSADC_MASK                             (0x00000800u)</span>
<a name="l04157"></a><a class="code" href="regs_8h.html#a285cb282f9b309a5b98c2413a7a32ef6">04157</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_MISSADC_BIT                              (11)</span>
<a name="l04158"></a><a class="code" href="regs_8h.html#ab6c8ef7ddff2fa17a81cd56f7bd1ba9b">04158</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_MISSADC_BITS                             (1)</span>
<a name="l04159"></a>04159 <span class="preprocessor"></span>        <span class="comment">/* INT_MISSMACRX field */</span>
<a name="l04160"></a><a class="code" href="regs_8h.html#a048e05a04d38581599d2240f52498873">04160</a> <span class="preprocessor">        #define INT_MISSMACRX                                (0x00000400u)</span>
<a name="l04161"></a><a class="code" href="regs_8h.html#adecb077d2920367e4b89900646d9e3d3">04161</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_MISSMACRX_MASK                           (0x00000400u)</span>
<a name="l04162"></a><a class="code" href="regs_8h.html#a70ac1f53d5fe3eb81c412932b53e2d01">04162</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_MISSMACRX_BIT                            (10)</span>
<a name="l04163"></a><a class="code" href="regs_8h.html#a002a095943b4dde7747ce3b673046c15">04163</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_MISSMACRX_BITS                           (1)</span>
<a name="l04164"></a>04164 <span class="preprocessor"></span>        <span class="comment">/* INT_MISSMACTX field */</span>
<a name="l04165"></a><a class="code" href="regs_8h.html#ac591c50faa0038dd540ae06dfa128a98">04165</a> <span class="preprocessor">        #define INT_MISSMACTX                                (0x00000200u)</span>
<a name="l04166"></a><a class="code" href="regs_8h.html#a69111b099f4eed826840c15c349b534c">04166</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_MISSMACTX_MASK                           (0x00000200u)</span>
<a name="l04167"></a><a class="code" href="regs_8h.html#a61c50229cfec57eab739bf1b082ea851">04167</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_MISSMACTX_BIT                            (9)</span>
<a name="l04168"></a><a class="code" href="regs_8h.html#af0762e62b11e98a89fbbe267f8a04a74">04168</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_MISSMACTX_BITS                           (1)</span>
<a name="l04169"></a>04169 <span class="preprocessor"></span>        <span class="comment">/* INT_MISSMACTMR field */</span>
<a name="l04170"></a><a class="code" href="regs_8h.html#a0ce1908ac5ae726a802c94b22806b69c">04170</a> <span class="preprocessor">        #define INT_MISSMACTMR                               (0x00000100u)</span>
<a name="l04171"></a><a class="code" href="regs_8h.html#aec38127cfe5f7bee7acbc1b1899c1dad">04171</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_MISSMACTMR_MASK                          (0x00000100u)</span>
<a name="l04172"></a><a class="code" href="regs_8h.html#a96a3f95b18f9c234fb59df09b675a56f">04172</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_MISSMACTMR_BIT                           (8)</span>
<a name="l04173"></a><a class="code" href="regs_8h.html#a461dbefb6add41fc4f6d72ce58744607">04173</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_MISSMACTMR_BITS                          (1)</span>
<a name="l04174"></a>04174 <span class="preprocessor"></span>        <span class="comment">/* INT_MISSSEC field */</span>
<a name="l04175"></a><a class="code" href="regs_8h.html#aa07e156d0ebce0917be08fa9cc263735">04175</a> <span class="preprocessor">        #define INT_MISSSEC                                  (0x00000080u)</span>
<a name="l04176"></a><a class="code" href="regs_8h.html#a04d6ed9c98c14e12149130dbc2b66dab">04176</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_MISSSEC_MASK                             (0x00000080u)</span>
<a name="l04177"></a><a class="code" href="regs_8h.html#ae792c1f2cfaa2e97a71dbe76556b2a1a">04177</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_MISSSEC_BIT                              (7)</span>
<a name="l04178"></a><a class="code" href="regs_8h.html#a67aa456d9779da2b95c33e07fb959580">04178</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_MISSSEC_BITS                             (1)</span>
<a name="l04179"></a>04179 <span class="preprocessor"></span>        <span class="comment">/* INT_MISSSC2 field */</span>
<a name="l04180"></a><a class="code" href="regs_8h.html#a840c24949cd78692022598ce9732249d">04180</a> <span class="preprocessor">        #define INT_MISSSC2                                  (0x00000040u)</span>
<a name="l04181"></a><a class="code" href="regs_8h.html#a2099da3ff3924d1a1f50a63415e81b0e">04181</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_MISSSC2_MASK                             (0x00000040u)</span>
<a name="l04182"></a><a class="code" href="regs_8h.html#a7f62deaf666079bd17b7e7bda5b02a61">04182</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_MISSSC2_BIT                              (6)</span>
<a name="l04183"></a><a class="code" href="regs_8h.html#a137804ded26f8d5221a5fea9989a245b">04183</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_MISSSC2_BITS                             (1)</span>
<a name="l04184"></a>04184 <span class="preprocessor"></span>        <span class="comment">/* INT_MISSSC1 field */</span>
<a name="l04185"></a><a class="code" href="regs_8h.html#aedba76ebaed41680ffd0840a8d8d92d2">04185</a> <span class="preprocessor">        #define INT_MISSSC1                                  (0x00000020u)</span>
<a name="l04186"></a><a class="code" href="regs_8h.html#a7b34c9a99d81760824fab2e966e00a38">04186</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_MISSSC1_MASK                             (0x00000020u)</span>
<a name="l04187"></a><a class="code" href="regs_8h.html#a0bc68ce66918830fcb67cc4eb821cd54">04187</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_MISSSC1_BIT                              (5)</span>
<a name="l04188"></a><a class="code" href="regs_8h.html#ae336d9eb77821c4578c2f1e28bfe998c">04188</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_MISSSC1_BITS                             (1)</span>
<a name="l04189"></a>04189 <span class="preprocessor"></span>        <span class="comment">/* INT_MISSSLEEP field */</span>
<a name="l04190"></a><a class="code" href="regs_8h.html#a52e3ee5bd0d832162d8be8f50a1c0144">04190</a> <span class="preprocessor">        #define INT_MISSSLEEP                                (0x00000010u)</span>
<a name="l04191"></a><a class="code" href="regs_8h.html#a0a35cd5702333e42ae0b4dd30bf753fa">04191</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_MISSSLEEP_MASK                           (0x00000010u)</span>
<a name="l04192"></a><a class="code" href="regs_8h.html#a8bd2b5a23838bf2cbb41d0e3034938af">04192</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_MISSSLEEP_BIT                            (4)</span>
<a name="l04193"></a><a class="code" href="regs_8h.html#a91f2a88a02df67ca8a1691f7901fdfec">04193</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_MISSSLEEP_BITS                           (1)</span>
<a name="l04194"></a>04194 <span class="preprocessor"></span>        <span class="comment">/* INT_MISSBB field */</span>
<a name="l04195"></a><a class="code" href="regs_8h.html#a2fc9dde5850e9fc8e35f00e6bba1406b">04195</a> <span class="preprocessor">        #define INT_MISSBB                                   (0x00000008u)</span>
<a name="l04196"></a><a class="code" href="regs_8h.html#aacc9cb5e676c0c46a59e6b01bb62b533">04196</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_MISSBB_MASK                              (0x00000008u)</span>
<a name="l04197"></a><a class="code" href="regs_8h.html#ab3d38580fa26dff398934882bd71c7f7">04197</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_MISSBB_BIT                               (3)</span>
<a name="l04198"></a><a class="code" href="regs_8h.html#a505f053881ee2232d75b8ca1b36a8eb7">04198</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_MISSBB_BITS                              (1)</span>
<a name="l04199"></a>04199 <span class="preprocessor"></span>        <span class="comment">/* INT_MISSMGMT field */</span>
<a name="l04200"></a><a class="code" href="regs_8h.html#a9b0de45b819a7ae9bf1408f007b96219">04200</a> <span class="preprocessor">        #define INT_MISSMGMT                                 (0x00000004u)</span>
<a name="l04201"></a><a class="code" href="regs_8h.html#a87593ad22bda13f8ff2467cbc83692d1">04201</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_MISSMGMT_MASK                            (0x00000004u)</span>
<a name="l04202"></a><a class="code" href="regs_8h.html#ab1154ce5cd61f73196aa30fc240ccb51">04202</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_MISSMGMT_BIT                             (2)</span>
<a name="l04203"></a><a class="code" href="regs_8h.html#af97a61ff8d22d947e43daafd603a7026">04203</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_MISSMGMT_BITS                            (1)</span>
<a name="l04204"></a>04204 <span class="preprocessor"></span>
<a name="l04205"></a><a class="code" href="regs_8h.html#a2d72226b0784bdbeb6595bb195cb1273">04205</a> <span class="preprocessor">#define INT_TIM1CFG                                          *((volatile int32u *)0x4000A840u)</span>
<a name="l04206"></a><a class="code" href="regs_8h.html#af33b9c5d71a3cfacf7adfe15c7e2a49d">04206</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_TIM1CFG_REG                                      *((volatile int32u *)0x4000A840u)</span>
<a name="l04207"></a><a class="code" href="regs_8h.html#a22fcd43b8dc6e201c8488edf7da07244">04207</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_TIM1CFG_ADDR                                     (0x4000A840u)</span>
<a name="l04208"></a><a class="code" href="regs_8h.html#ad09a678efce5401b6c5505ddcf204f6d">04208</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_TIM1CFG_RESET                                    (0x00000000u)</span>
<a name="l04209"></a>04209 <span class="preprocessor"></span>        <span class="comment">/* INT_TIMTIF field */</span>
<a name="l04210"></a>04210 <span class="preprocessor">        #define INT_TIMTIF                                   (0x00000040u)</span>
<a name="l04211"></a>04211 <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMTIF_MASK                              (0x00000040u)</span>
<a name="l04212"></a>04212 <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMTIF_BIT                               (6)</span>
<a name="l04213"></a>04213 <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMTIF_BITS                              (1)</span>
<a name="l04214"></a>04214 <span class="preprocessor"></span>        <span class="comment">/* INT_TIMCC4IF field */</span>
<a name="l04215"></a>04215 <span class="preprocessor">        #define INT_TIMCC4IF                                 (0x00000010u)</span>
<a name="l04216"></a>04216 <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMCC4IF_MASK                            (0x00000010u)</span>
<a name="l04217"></a>04217 <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMCC4IF_BIT                             (4)</span>
<a name="l04218"></a>04218 <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMCC4IF_BITS                            (1)</span>
<a name="l04219"></a>04219 <span class="preprocessor"></span>        <span class="comment">/* INT_TIMCC3IF field */</span>
<a name="l04220"></a>04220 <span class="preprocessor">        #define INT_TIMCC3IF                                 (0x00000008u)</span>
<a name="l04221"></a>04221 <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMCC3IF_MASK                            (0x00000008u)</span>
<a name="l04222"></a>04222 <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMCC3IF_BIT                             (3)</span>
<a name="l04223"></a>04223 <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMCC3IF_BITS                            (1)</span>
<a name="l04224"></a>04224 <span class="preprocessor"></span>        <span class="comment">/* INT_TIMCC2IF field */</span>
<a name="l04225"></a>04225 <span class="preprocessor">        #define INT_TIMCC2IF                                 (0x00000004u)</span>
<a name="l04226"></a>04226 <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMCC2IF_MASK                            (0x00000004u)</span>
<a name="l04227"></a>04227 <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMCC2IF_BIT                             (2)</span>
<a name="l04228"></a>04228 <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMCC2IF_BITS                            (1)</span>
<a name="l04229"></a>04229 <span class="preprocessor"></span>        <span class="comment">/* INT_TIMCC1IF field */</span>
<a name="l04230"></a>04230 <span class="preprocessor">        #define INT_TIMCC1IF                                 (0x00000002u)</span>
<a name="l04231"></a>04231 <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMCC1IF_MASK                            (0x00000002u)</span>
<a name="l04232"></a>04232 <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMCC1IF_BIT                             (1)</span>
<a name="l04233"></a>04233 <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMCC1IF_BITS                            (1)</span>
<a name="l04234"></a>04234 <span class="preprocessor"></span>        <span class="comment">/* INT_TIMUIF field */</span>
<a name="l04235"></a>04235 <span class="preprocessor">        #define INT_TIMUIF                                   (0x00000001u)</span>
<a name="l04236"></a>04236 <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMUIF_MASK                              (0x00000001u)</span>
<a name="l04237"></a>04237 <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMUIF_BIT                               (0)</span>
<a name="l04238"></a>04238 <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMUIF_BITS                              (1)</span>
<a name="l04239"></a>04239 <span class="preprocessor"></span>
<a name="l04240"></a><a class="code" href="regs_8h.html#a278b9458993e6cc82a1e16ec5cc711f1">04240</a> <span class="preprocessor">#define INT_TIM2CFG                                          *((volatile int32u *)0x4000A844u)</span>
<a name="l04241"></a><a class="code" href="regs_8h.html#acf19b53336d313ba8fd6cc5d14866f4c">04241</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_TIM2CFG_REG                                      *((volatile int32u *)0x4000A844u)</span>
<a name="l04242"></a><a class="code" href="regs_8h.html#a931a5967f51cc27c4d94a61d412338b1">04242</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_TIM2CFG_ADDR                                     (0x4000A844u)</span>
<a name="l04243"></a><a class="code" href="regs_8h.html#aa994b330d81d3635972ea4b360c25845">04243</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_TIM2CFG_RESET                                    (0x00000000u)</span>
<a name="l04244"></a>04244 <span class="preprocessor"></span>        <span class="comment">/* INT_TIMTIF field */</span>
<a name="l04245"></a><a class="code" href="regs_8h.html#a083a5f1cb6fb288770127809c77bb093">04245</a> <span class="preprocessor">        #define INT_TIMTIF                                   (0x00000040u)</span>
<a name="l04246"></a><a class="code" href="regs_8h.html#a2fb9a0952f51e3036dff3680d6a2fa33">04246</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMTIF_MASK                              (0x00000040u)</span>
<a name="l04247"></a><a class="code" href="regs_8h.html#a00eb6e79763930e1183b7f72464080e5">04247</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMTIF_BIT                               (6)</span>
<a name="l04248"></a><a class="code" href="regs_8h.html#a4b134560730c0c66f8aad0820d0b1a89">04248</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMTIF_BITS                              (1)</span>
<a name="l04249"></a>04249 <span class="preprocessor"></span>        <span class="comment">/* INT_TIMCC4IF field */</span>
<a name="l04250"></a><a class="code" href="regs_8h.html#a12d18e8a74ec0d295c8feba8fe1e5374">04250</a> <span class="preprocessor">        #define INT_TIMCC4IF                                 (0x00000010u)</span>
<a name="l04251"></a><a class="code" href="regs_8h.html#afbcc27e589f76b4e43ed4ee589bb35a8">04251</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMCC4IF_MASK                            (0x00000010u)</span>
<a name="l04252"></a><a class="code" href="regs_8h.html#a4677078eb7bc74dec0df19e6ec05075c">04252</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMCC4IF_BIT                             (4)</span>
<a name="l04253"></a><a class="code" href="regs_8h.html#a2bfe9fa513c3608c1b6e67cfb306bf6a">04253</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMCC4IF_BITS                            (1)</span>
<a name="l04254"></a>04254 <span class="preprocessor"></span>        <span class="comment">/* INT_TIMCC3IF field */</span>
<a name="l04255"></a><a class="code" href="regs_8h.html#a57888e26d978fc250b14fbf6d1a4af73">04255</a> <span class="preprocessor">        #define INT_TIMCC3IF                                 (0x00000008u)</span>
<a name="l04256"></a><a class="code" href="regs_8h.html#a4167e9f4f6ea9424adaf517c89eab071">04256</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMCC3IF_MASK                            (0x00000008u)</span>
<a name="l04257"></a><a class="code" href="regs_8h.html#a2d4ac0d32ab041af270378174ceae713">04257</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMCC3IF_BIT                             (3)</span>
<a name="l04258"></a><a class="code" href="regs_8h.html#aa4b463814a9792e1f4d155d26ab4d58e">04258</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMCC3IF_BITS                            (1)</span>
<a name="l04259"></a>04259 <span class="preprocessor"></span>        <span class="comment">/* INT_TIMCC2IF field */</span>
<a name="l04260"></a><a class="code" href="regs_8h.html#a21ded98e26e53a691079005207ea2a0c">04260</a> <span class="preprocessor">        #define INT_TIMCC2IF                                 (0x00000004u)</span>
<a name="l04261"></a><a class="code" href="regs_8h.html#a84004c711105b03061a2a7ec8eccebe8">04261</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMCC2IF_MASK                            (0x00000004u)</span>
<a name="l04262"></a><a class="code" href="regs_8h.html#a3eff3f91aa3566e34e574f29e1455120">04262</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMCC2IF_BIT                             (2)</span>
<a name="l04263"></a><a class="code" href="regs_8h.html#af09c7dd70a2cfff67783b638604559c6">04263</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMCC2IF_BITS                            (1)</span>
<a name="l04264"></a>04264 <span class="preprocessor"></span>        <span class="comment">/* INT_TIMCC1IF field */</span>
<a name="l04265"></a><a class="code" href="regs_8h.html#a0db3f0d9c9987499aefab9754e54ac31">04265</a> <span class="preprocessor">        #define INT_TIMCC1IF                                 (0x00000002u)</span>
<a name="l04266"></a><a class="code" href="regs_8h.html#a700ede4c255f410aa183998afc334a96">04266</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMCC1IF_MASK                            (0x00000002u)</span>
<a name="l04267"></a><a class="code" href="regs_8h.html#a9f35632488f29a0cc41d6aad57a552ab">04267</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMCC1IF_BIT                             (1)</span>
<a name="l04268"></a><a class="code" href="regs_8h.html#ae3690eeaa9a6479246fc2d710b998f4e">04268</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMCC1IF_BITS                            (1)</span>
<a name="l04269"></a>04269 <span class="preprocessor"></span>        <span class="comment">/* INT_TIMUIF field */</span>
<a name="l04270"></a><a class="code" href="regs_8h.html#ad8b22c1031138360eb5e8095bf71594d">04270</a> <span class="preprocessor">        #define INT_TIMUIF                                   (0x00000001u)</span>
<a name="l04271"></a><a class="code" href="regs_8h.html#ae879147a8c2340e13eb06dd9b3a703fd">04271</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMUIF_MASK                              (0x00000001u)</span>
<a name="l04272"></a><a class="code" href="regs_8h.html#a7e81de5a577a4f5f8c457ca7e674a70a">04272</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMUIF_BIT                               (0)</span>
<a name="l04273"></a><a class="code" href="regs_8h.html#ac4dcaaa39d6dcab6aaf346b1c31acc7b">04273</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIMUIF_BITS                              (1)</span>
<a name="l04274"></a>04274 <span class="preprocessor"></span>
<a name="l04275"></a><a class="code" href="regs_8h.html#a94ac6c072f6263f1097c860361b3d4cc">04275</a> <span class="preprocessor">#define INT_SC1CFG                                           *((volatile int32u *)0x4000A848u)</span>
<a name="l04276"></a><a class="code" href="regs_8h.html#ae835a561b5b3c17d98d0aad366841cc0">04276</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_SC1CFG_REG                                       *((volatile int32u *)0x4000A848u)</span>
<a name="l04277"></a><a class="code" href="regs_8h.html#ae4b7aa4aedb74bad787678ddcf178a5e">04277</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_SC1CFG_ADDR                                      (0x4000A848u)</span>
<a name="l04278"></a><a class="code" href="regs_8h.html#acee911e8ca31a841f551c84c49254517">04278</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_SC1CFG_RESET                                     (0x00000000u)</span>
<a name="l04279"></a>04279 <span class="preprocessor"></span>        <span class="comment">/* INT_SC1PARERR field */</span>
<a name="l04280"></a><a class="code" href="regs_8h.html#ac0e6a429784501d38808c915d12a4f90">04280</a> <span class="preprocessor">        #define INT_SC1PARERR                                (0x00004000u)</span>
<a name="l04281"></a><a class="code" href="regs_8h.html#ab6b91302a43eeea533955dc6a132b955">04281</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_SC1PARERR_MASK                           (0x00004000u)</span>
<a name="l04282"></a><a class="code" href="regs_8h.html#a8c68d7105816a153b18db2eb5fe22ada">04282</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_SC1PARERR_BIT                            (14)</span>
<a name="l04283"></a><a class="code" href="regs_8h.html#a9df7171f545df93630e2ef210c7423ce">04283</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_SC1PARERR_BITS                           (1)</span>
<a name="l04284"></a>04284 <span class="preprocessor"></span>        <span class="comment">/* INT_SC1FRMERR field */</span>
<a name="l04285"></a><a class="code" href="regs_8h.html#ae80f4fcadb37cd8ae238cf66b486451c">04285</a> <span class="preprocessor">        #define INT_SC1FRMERR                                (0x00002000u)</span>
<a name="l04286"></a><a class="code" href="regs_8h.html#a2871a0f8c665c7de1f4c16fdc4256d44">04286</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_SC1FRMERR_MASK                           (0x00002000u)</span>
<a name="l04287"></a><a class="code" href="regs_8h.html#ac8826eda3c934cbc1aaef6a13325c5ec">04287</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_SC1FRMERR_BIT                            (13)</span>
<a name="l04288"></a><a class="code" href="regs_8h.html#aa6f33f25d0a8786ea5890c6c501a8b33">04288</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_SC1FRMERR_BITS                           (1)</span>
<a name="l04289"></a>04289 <span class="preprocessor"></span>        <span class="comment">/* INT_SCTXULDB field */</span>
<a name="l04290"></a>04290 <span class="preprocessor">        #define INT_SCTXULDB                                 (0x00001000u)</span>
<a name="l04291"></a>04291 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCTXULDB_MASK                            (0x00001000u)</span>
<a name="l04292"></a>04292 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCTXULDB_BIT                             (12)</span>
<a name="l04293"></a>04293 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCTXULDB_BITS                            (1)</span>
<a name="l04294"></a>04294 <span class="preprocessor"></span>        <span class="comment">/* INT_SCTXULDA field */</span>
<a name="l04295"></a>04295 <span class="preprocessor">        #define INT_SCTXULDA                                 (0x00000800u)</span>
<a name="l04296"></a>04296 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCTXULDA_MASK                            (0x00000800u)</span>
<a name="l04297"></a>04297 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCTXULDA_BIT                             (11)</span>
<a name="l04298"></a>04298 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCTXULDA_BITS                            (1)</span>
<a name="l04299"></a>04299 <span class="preprocessor"></span>        <span class="comment">/* INT_SCRXULDB field */</span>
<a name="l04300"></a>04300 <span class="preprocessor">        #define INT_SCRXULDB                                 (0x00000400u)</span>
<a name="l04301"></a>04301 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCRXULDB_MASK                            (0x00000400u)</span>
<a name="l04302"></a>04302 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCRXULDB_BIT                             (10)</span>
<a name="l04303"></a>04303 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCRXULDB_BITS                            (1)</span>
<a name="l04304"></a>04304 <span class="preprocessor"></span>        <span class="comment">/* INT_SCRXULDA field */</span>
<a name="l04305"></a>04305 <span class="preprocessor">        #define INT_SCRXULDA                                 (0x00000200u)</span>
<a name="l04306"></a>04306 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCRXULDA_MASK                            (0x00000200u)</span>
<a name="l04307"></a>04307 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCRXULDA_BIT                             (9)</span>
<a name="l04308"></a>04308 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCRXULDA_BITS                            (1)</span>
<a name="l04309"></a>04309 <span class="preprocessor"></span>        <span class="comment">/* INT_SCNAK field */</span>
<a name="l04310"></a>04310 <span class="preprocessor">        #define INT_SCNAK                                    (0x00000100u)</span>
<a name="l04311"></a>04311 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCNAK_MASK                               (0x00000100u)</span>
<a name="l04312"></a>04312 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCNAK_BIT                                (8)</span>
<a name="l04313"></a>04313 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCNAK_BITS                               (1)</span>
<a name="l04314"></a>04314 <span class="preprocessor"></span>        <span class="comment">/* INT_SCCMDFIN field */</span>
<a name="l04315"></a>04315 <span class="preprocessor">        #define INT_SCCMDFIN                                 (0x00000080u)</span>
<a name="l04316"></a>04316 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCCMDFIN_MASK                            (0x00000080u)</span>
<a name="l04317"></a>04317 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCCMDFIN_BIT                             (7)</span>
<a name="l04318"></a>04318 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCCMDFIN_BITS                            (1)</span>
<a name="l04319"></a>04319 <span class="preprocessor"></span>        <span class="comment">/* INT_SCTXFIN field */</span>
<a name="l04320"></a>04320 <span class="preprocessor">        #define INT_SCTXFIN                                  (0x00000040u)</span>
<a name="l04321"></a>04321 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCTXFIN_MASK                             (0x00000040u)</span>
<a name="l04322"></a>04322 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCTXFIN_BIT                              (6)</span>
<a name="l04323"></a>04323 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCTXFIN_BITS                             (1)</span>
<a name="l04324"></a>04324 <span class="preprocessor"></span>        <span class="comment">/* INT_SCRXFIN field */</span>
<a name="l04325"></a>04325 <span class="preprocessor">        #define INT_SCRXFIN                                  (0x00000020u)</span>
<a name="l04326"></a>04326 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCRXFIN_MASK                             (0x00000020u)</span>
<a name="l04327"></a>04327 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCRXFIN_BIT                              (5)</span>
<a name="l04328"></a>04328 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCRXFIN_BITS                             (1)</span>
<a name="l04329"></a>04329 <span class="preprocessor"></span>        <span class="comment">/* INT_SCTXUND field */</span>
<a name="l04330"></a>04330 <span class="preprocessor">        #define INT_SCTXUND                                  (0x00000010u)</span>
<a name="l04331"></a>04331 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCTXUND_MASK                             (0x00000010u)</span>
<a name="l04332"></a>04332 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCTXUND_BIT                              (4)</span>
<a name="l04333"></a>04333 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCTXUND_BITS                             (1)</span>
<a name="l04334"></a>04334 <span class="preprocessor"></span>        <span class="comment">/* INT_SCRXOVF field */</span>
<a name="l04335"></a>04335 <span class="preprocessor">        #define INT_SCRXOVF                                  (0x00000008u)</span>
<a name="l04336"></a>04336 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCRXOVF_MASK                             (0x00000008u)</span>
<a name="l04337"></a>04337 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCRXOVF_BIT                              (3)</span>
<a name="l04338"></a>04338 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCRXOVF_BITS                             (1)</span>
<a name="l04339"></a>04339 <span class="preprocessor"></span>        <span class="comment">/* INT_SCTXIDLE field */</span>
<a name="l04340"></a>04340 <span class="preprocessor">        #define INT_SCTXIDLE                                 (0x00000004u)</span>
<a name="l04341"></a>04341 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCTXIDLE_MASK                            (0x00000004u)</span>
<a name="l04342"></a>04342 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCTXIDLE_BIT                             (2)</span>
<a name="l04343"></a>04343 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCTXIDLE_BITS                            (1)</span>
<a name="l04344"></a>04344 <span class="preprocessor"></span>        <span class="comment">/* INT_SCTXFREE field */</span>
<a name="l04345"></a>04345 <span class="preprocessor">        #define INT_SCTXFREE                                 (0x00000002u)</span>
<a name="l04346"></a>04346 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCTXFREE_MASK                            (0x00000002u)</span>
<a name="l04347"></a>04347 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCTXFREE_BIT                             (1)</span>
<a name="l04348"></a>04348 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCTXFREE_BITS                            (1)</span>
<a name="l04349"></a>04349 <span class="preprocessor"></span>        <span class="comment">/* INT_SCRXVAL field */</span>
<a name="l04350"></a>04350 <span class="preprocessor">        #define INT_SCRXVAL                                  (0x00000001u)</span>
<a name="l04351"></a>04351 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCRXVAL_MASK                             (0x00000001u)</span>
<a name="l04352"></a>04352 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCRXVAL_BIT                              (0)</span>
<a name="l04353"></a>04353 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCRXVAL_BITS                             (1)</span>
<a name="l04354"></a>04354 <span class="preprocessor"></span>
<a name="l04355"></a><a class="code" href="regs_8h.html#a7aefd7940790d176b2037798cf4be8cb">04355</a> <span class="preprocessor">#define INT_SC2CFG                                           *((volatile int32u *)0x4000A84Cu)</span>
<a name="l04356"></a><a class="code" href="regs_8h.html#ab6e55ab65877f53e5ad207249dff9e7a">04356</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_SC2CFG_REG                                       *((volatile int32u *)0x4000A84Cu)</span>
<a name="l04357"></a><a class="code" href="regs_8h.html#a16d619f689e0a053e65558f23febab63">04357</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_SC2CFG_ADDR                                      (0x4000A84Cu)</span>
<a name="l04358"></a><a class="code" href="regs_8h.html#ac0fd38a47c9858d3b54469223a65f6b3">04358</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_SC2CFG_RESET                                     (0x00000000u)</span>
<a name="l04359"></a>04359 <span class="preprocessor"></span>        <span class="comment">/* INT_SCTXULDB field */</span>
<a name="l04360"></a><a class="code" href="regs_8h.html#afbc3223d92e871f40e5cb145fbf371d1">04360</a> <span class="preprocessor">        #define INT_SCTXULDB                                 (0x00001000u)</span>
<a name="l04361"></a><a class="code" href="regs_8h.html#a211989c0832f5e12a44883bd8f4cb4fa">04361</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCTXULDB_MASK                            (0x00001000u)</span>
<a name="l04362"></a><a class="code" href="regs_8h.html#adea61b2ad721c669de86bb7c0307cde6">04362</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCTXULDB_BIT                             (12)</span>
<a name="l04363"></a><a class="code" href="regs_8h.html#a1d572c10e0b063a9c0275b23c6814fbe">04363</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCTXULDB_BITS                            (1)</span>
<a name="l04364"></a>04364 <span class="preprocessor"></span>        <span class="comment">/* INT_SCTXULDA field */</span>
<a name="l04365"></a><a class="code" href="regs_8h.html#a34f4e5fa0cfe29b53fd4d4dfc0b75ecb">04365</a> <span class="preprocessor">        #define INT_SCTXULDA                                 (0x00000800u)</span>
<a name="l04366"></a><a class="code" href="regs_8h.html#ae4f3830c5e19b4777b199b9e286efb57">04366</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCTXULDA_MASK                            (0x00000800u)</span>
<a name="l04367"></a><a class="code" href="regs_8h.html#acbff3e50e63472d8158706d4b0cea7b6">04367</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCTXULDA_BIT                             (11)</span>
<a name="l04368"></a><a class="code" href="regs_8h.html#a801dd00de34f90d7e5602b1c1285ad36">04368</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCTXULDA_BITS                            (1)</span>
<a name="l04369"></a>04369 <span class="preprocessor"></span>        <span class="comment">/* INT_SCRXULDB field */</span>
<a name="l04370"></a><a class="code" href="regs_8h.html#aaaa1917d526e9aec0a0119964ba30c95">04370</a> <span class="preprocessor">        #define INT_SCRXULDB                                 (0x00000400u)</span>
<a name="l04371"></a><a class="code" href="regs_8h.html#a7b8699f476c2c7066c930d0d01cbf5dd">04371</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCRXULDB_MASK                            (0x00000400u)</span>
<a name="l04372"></a><a class="code" href="regs_8h.html#abfb968a93f2d6896d85a12e00acd2e09">04372</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCRXULDB_BIT                             (10)</span>
<a name="l04373"></a><a class="code" href="regs_8h.html#af5484b936ca5ef060a42425932d74d90">04373</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCRXULDB_BITS                            (1)</span>
<a name="l04374"></a>04374 <span class="preprocessor"></span>        <span class="comment">/* INT_SCRXULDA field */</span>
<a name="l04375"></a><a class="code" href="regs_8h.html#a765ebf36f57239f256671b507e87389a">04375</a> <span class="preprocessor">        #define INT_SCRXULDA                                 (0x00000200u)</span>
<a name="l04376"></a><a class="code" href="regs_8h.html#a3a6fcbca965d333785bbe61d261894d1">04376</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCRXULDA_MASK                            (0x00000200u)</span>
<a name="l04377"></a><a class="code" href="regs_8h.html#a99e50f0cee31ec2490b21e06a160b233">04377</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCRXULDA_BIT                             (9)</span>
<a name="l04378"></a><a class="code" href="regs_8h.html#a80a8b31170509be4bc8e2d106e5bb8ea">04378</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCRXULDA_BITS                            (1)</span>
<a name="l04379"></a>04379 <span class="preprocessor"></span>        <span class="comment">/* INT_SCNAK field */</span>
<a name="l04380"></a><a class="code" href="regs_8h.html#ac475486bfceb9dbc1d7f61f48ab3b4dc">04380</a> <span class="preprocessor">        #define INT_SCNAK                                    (0x00000100u)</span>
<a name="l04381"></a><a class="code" href="regs_8h.html#a0d8cdd61d29c665f0a2bbed81f7fbe0a">04381</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCNAK_MASK                               (0x00000100u)</span>
<a name="l04382"></a><a class="code" href="regs_8h.html#a1570dc966a4114dc2089d96ab16480bc">04382</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCNAK_BIT                                (8)</span>
<a name="l04383"></a><a class="code" href="regs_8h.html#a5694e170ad492625a1fc65bd9d4a0bd9">04383</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCNAK_BITS                               (1)</span>
<a name="l04384"></a>04384 <span class="preprocessor"></span>        <span class="comment">/* INT_SCCMDFIN field */</span>
<a name="l04385"></a><a class="code" href="regs_8h.html#a6929d26e2ae1c011c0f58bfdea7d49d4">04385</a> <span class="preprocessor">        #define INT_SCCMDFIN                                 (0x00000080u)</span>
<a name="l04386"></a><a class="code" href="regs_8h.html#aad0818279124519096a2db8a34e48f5b">04386</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCCMDFIN_MASK                            (0x00000080u)</span>
<a name="l04387"></a><a class="code" href="regs_8h.html#a3cb32ea794be044bd9186759f7959560">04387</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCCMDFIN_BIT                             (7)</span>
<a name="l04388"></a><a class="code" href="regs_8h.html#a82d33d241a486bce73bdfa6a8f596e99">04388</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCCMDFIN_BITS                            (1)</span>
<a name="l04389"></a>04389 <span class="preprocessor"></span>        <span class="comment">/* INT_SCTXFIN field */</span>
<a name="l04390"></a><a class="code" href="regs_8h.html#ab6451ed143ae9134b446a9c386f2768c">04390</a> <span class="preprocessor">        #define INT_SCTXFIN                                  (0x00000040u)</span>
<a name="l04391"></a><a class="code" href="regs_8h.html#ac5990084ecec891dece87a25e23bc301">04391</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCTXFIN_MASK                             (0x00000040u)</span>
<a name="l04392"></a><a class="code" href="regs_8h.html#a21bfe4f8ba8b0498e3344b0dfc8bc472">04392</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCTXFIN_BIT                              (6)</span>
<a name="l04393"></a><a class="code" href="regs_8h.html#a0d50333a418ff3ea0a9cfd022dd3a06f">04393</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCTXFIN_BITS                             (1)</span>
<a name="l04394"></a>04394 <span class="preprocessor"></span>        <span class="comment">/* INT_SCRXFIN field */</span>
<a name="l04395"></a><a class="code" href="regs_8h.html#a8b3edd8908ee86774d390ba2426cd070">04395</a> <span class="preprocessor">        #define INT_SCRXFIN                                  (0x00000020u)</span>
<a name="l04396"></a><a class="code" href="regs_8h.html#ab27786bbd0f921486a732648237f5b9d">04396</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCRXFIN_MASK                             (0x00000020u)</span>
<a name="l04397"></a><a class="code" href="regs_8h.html#acede09ca337d24c1d52041746573d9e5">04397</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCRXFIN_BIT                              (5)</span>
<a name="l04398"></a><a class="code" href="regs_8h.html#a36b7d0aa8457197bd900142bd15fa6a5">04398</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCRXFIN_BITS                             (1)</span>
<a name="l04399"></a>04399 <span class="preprocessor"></span>        <span class="comment">/* INT_SCTXUND field */</span>
<a name="l04400"></a><a class="code" href="regs_8h.html#a0a41324a11e46fdbe45659c5067e061e">04400</a> <span class="preprocessor">        #define INT_SCTXUND                                  (0x00000010u)</span>
<a name="l04401"></a><a class="code" href="regs_8h.html#aa73ee4efe722a2469ce33a397971fa5f">04401</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCTXUND_MASK                             (0x00000010u)</span>
<a name="l04402"></a><a class="code" href="regs_8h.html#a7bb266a7ba2862afd6f0bb788efc9dce">04402</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCTXUND_BIT                              (4)</span>
<a name="l04403"></a><a class="code" href="regs_8h.html#a32577cee2a69033166baa7c1ffc65cd5">04403</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCTXUND_BITS                             (1)</span>
<a name="l04404"></a>04404 <span class="preprocessor"></span>        <span class="comment">/* INT_SCRXOVF field */</span>
<a name="l04405"></a><a class="code" href="regs_8h.html#a6e3156556e9dfc2d40befd0ea07776c5">04405</a> <span class="preprocessor">        #define INT_SCRXOVF                                  (0x00000008u)</span>
<a name="l04406"></a><a class="code" href="regs_8h.html#a0ddee575dd8511a49c172114963e52bf">04406</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCRXOVF_MASK                             (0x00000008u)</span>
<a name="l04407"></a><a class="code" href="regs_8h.html#a43868d08355f9d96bc7d9c75a61a43c0">04407</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCRXOVF_BIT                              (3)</span>
<a name="l04408"></a><a class="code" href="regs_8h.html#a11b0bddff180f51f21d6d25626bd011c">04408</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCRXOVF_BITS                             (1)</span>
<a name="l04409"></a>04409 <span class="preprocessor"></span>        <span class="comment">/* INT_SCTXIDLE field */</span>
<a name="l04410"></a><a class="code" href="regs_8h.html#a855b18cbbdd18861a06e3f4bc7f0beb8">04410</a> <span class="preprocessor">        #define INT_SCTXIDLE                                 (0x00000004u)</span>
<a name="l04411"></a><a class="code" href="regs_8h.html#a4ee417adc82e29e477797ec0cf786227">04411</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCTXIDLE_MASK                            (0x00000004u)</span>
<a name="l04412"></a><a class="code" href="regs_8h.html#a55495f763a76aa8132786d934503f67d">04412</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCTXIDLE_BIT                             (2)</span>
<a name="l04413"></a><a class="code" href="regs_8h.html#ac55ae192e6355f85accb57574bf06793">04413</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCTXIDLE_BITS                            (1)</span>
<a name="l04414"></a>04414 <span class="preprocessor"></span>        <span class="comment">/* INT_SCTXFREE field */</span>
<a name="l04415"></a><a class="code" href="regs_8h.html#a7d3942c217fcc799fa3fb733bc839279">04415</a> <span class="preprocessor">        #define INT_SCTXFREE                                 (0x00000002u)</span>
<a name="l04416"></a><a class="code" href="regs_8h.html#a356153102d3dff20914fe1c181011416">04416</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCTXFREE_MASK                            (0x00000002u)</span>
<a name="l04417"></a><a class="code" href="regs_8h.html#a541d2c86a47a7e2c6568d985da1ae4a9">04417</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCTXFREE_BIT                             (1)</span>
<a name="l04418"></a><a class="code" href="regs_8h.html#a3b675fd9de6a1afa1371aa8713f4e482">04418</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCTXFREE_BITS                            (1)</span>
<a name="l04419"></a>04419 <span class="preprocessor"></span>        <span class="comment">/* INT_SCRXVAL field */</span>
<a name="l04420"></a><a class="code" href="regs_8h.html#af190b048e27910b66093cfadc4024f32">04420</a> <span class="preprocessor">        #define INT_SCRXVAL                                  (0x00000001u)</span>
<a name="l04421"></a><a class="code" href="regs_8h.html#a7a48f8087de5b00d0d1f6a21925069eb">04421</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCRXVAL_MASK                             (0x00000001u)</span>
<a name="l04422"></a><a class="code" href="regs_8h.html#ad802953bd5847472112a90f30d5ab60e">04422</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCRXVAL_BIT                              (0)</span>
<a name="l04423"></a><a class="code" href="regs_8h.html#a5787541810f6d46ada325419b767213f">04423</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_SCRXVAL_BITS                             (1)</span>
<a name="l04424"></a>04424 <span class="preprocessor"></span>
<a name="l04425"></a><a class="code" href="regs_8h.html#ae4a9bf47395dae661665a459df7d5d71">04425</a> <span class="preprocessor">#define INT_ADCCFG                                           *((volatile int32u *)0x4000A850u)</span>
<a name="l04426"></a><a class="code" href="regs_8h.html#a4f5b5ace1f4334d9fe750630a7f0f29e">04426</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_ADCCFG_REG                                       *((volatile int32u *)0x4000A850u)</span>
<a name="l04427"></a><a class="code" href="regs_8h.html#a01a442bb50af8262488264bfacba551b">04427</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_ADCCFG_ADDR                                      (0x4000A850u)</span>
<a name="l04428"></a><a class="code" href="regs_8h.html#aa60ee11903a17eeb77f4cee3ab2b99fa">04428</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_ADCCFG_RESET                                     (0x00000000u)</span>
<a name="l04429"></a>04429 <span class="preprocessor"></span>        <span class="comment">/* INT_ADCOVF field */</span>
<a name="l04430"></a><a class="code" href="regs_8h.html#a9ba359cf9c364a9671958b6ce97f6ffd">04430</a> <span class="preprocessor">        #define INT_ADCOVF                                   (0x00000010u)</span>
<a name="l04431"></a><a class="code" href="regs_8h.html#abe90e153ca1b9e684991a570e513967b">04431</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_ADCOVF_MASK                              (0x00000010u)</span>
<a name="l04432"></a><a class="code" href="regs_8h.html#ae2bb6a5235250bf3d2617e4704222010">04432</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_ADCOVF_BIT                               (4)</span>
<a name="l04433"></a><a class="code" href="regs_8h.html#af68bcd512b88b7b02049794f3cd29de8">04433</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_ADCOVF_BITS                              (1)</span>
<a name="l04434"></a>04434 <span class="preprocessor"></span>        <span class="comment">/* INT_ADCSAT field */</span>
<a name="l04435"></a><a class="code" href="regs_8h.html#a4b9d86f99ea485db69edacf70dfd2f41">04435</a> <span class="preprocessor">        #define INT_ADCSAT                                   (0x00000008u)</span>
<a name="l04436"></a><a class="code" href="regs_8h.html#a855a76d3180e115c18c077dfb01a31c7">04436</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_ADCSAT_MASK                              (0x00000008u)</span>
<a name="l04437"></a><a class="code" href="regs_8h.html#a93ded0d34af52cbf8f7bfee5011304a8">04437</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_ADCSAT_BIT                               (3)</span>
<a name="l04438"></a><a class="code" href="regs_8h.html#a7e03e4da8188721451464498942206cb">04438</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_ADCSAT_BITS                              (1)</span>
<a name="l04439"></a>04439 <span class="preprocessor"></span>        <span class="comment">/* INT_ADCULDFULL field */</span>
<a name="l04440"></a><a class="code" href="regs_8h.html#a71937e7b1fc827e2dd69c0d3bf378bbf">04440</a> <span class="preprocessor">        #define INT_ADCULDFULL                               (0x00000004u)</span>
<a name="l04441"></a><a class="code" href="regs_8h.html#a752b2361250a48f7e3b6f84c4a977ed7">04441</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_ADCULDFULL_MASK                          (0x00000004u)</span>
<a name="l04442"></a><a class="code" href="regs_8h.html#a6cc1476c9f0636e802cacb89407a4908">04442</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_ADCULDFULL_BIT                           (2)</span>
<a name="l04443"></a><a class="code" href="regs_8h.html#a7985a4b1f85e938384e5187a6cf24e95">04443</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_ADCULDFULL_BITS                          (1)</span>
<a name="l04444"></a>04444 <span class="preprocessor"></span>        <span class="comment">/* INT_ADCULDHALF field */</span>
<a name="l04445"></a><a class="code" href="regs_8h.html#a9d6418c45f5aed81bbd13fd203c6163a">04445</a> <span class="preprocessor">        #define INT_ADCULDHALF                               (0x00000002u)</span>
<a name="l04446"></a><a class="code" href="regs_8h.html#a6f2e735151938613c2ac5c73b205058d">04446</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_ADCULDHALF_MASK                          (0x00000002u)</span>
<a name="l04447"></a><a class="code" href="regs_8h.html#a93f9502cc6f9d5cd3c482287f68583d1">04447</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_ADCULDHALF_BIT                           (1)</span>
<a name="l04448"></a><a class="code" href="regs_8h.html#aa4df3ca63bdaa111a687c0acc38d69ea">04448</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_ADCULDHALF_BITS                          (1)</span>
<a name="l04449"></a>04449 <span class="preprocessor"></span>        <span class="comment">/* INT_ADCCFGRSVD field */</span>
<a name="l04450"></a><a class="code" href="regs_8h.html#aa77ede7dfdf2450c536f82ab0d06231f">04450</a> <span class="preprocessor">        #define INT_ADCCFGRSVD                               (0x00000001u)</span>
<a name="l04451"></a><a class="code" href="regs_8h.html#a264b2d77bbe7c4116882331d8ea2d487">04451</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_ADCCFGRSVD_MASK                          (0x00000001u)</span>
<a name="l04452"></a><a class="code" href="regs_8h.html#ae5320cfd3f47ec4e7b1861e96ad228fe">04452</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_ADCCFGRSVD_BIT                           (0)</span>
<a name="l04453"></a><a class="code" href="regs_8h.html#a0bf4e1118b0babbd67f9004cd587b1b1">04453</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_ADCCFGRSVD_BITS                          (1)</span>
<a name="l04454"></a>04454 <span class="preprocessor"></span>
<a name="l04455"></a><a class="code" href="regs_8h.html#ad45c1cbdacfe7d9f0f3f67bfffd91ffb">04455</a> <span class="preprocessor">#define SC1_INTMODE                                          *((volatile int32u *)0x4000A854u)</span>
<a name="l04456"></a><a class="code" href="regs_8h.html#a95232dcf71691c5acb757de041c27354">04456</a> <span class="preprocessor"></span><span class="preprocessor">#define SC1_INTMODE_REG                                      *((volatile int32u *)0x4000A854u)</span>
<a name="l04457"></a><a class="code" href="regs_8h.html#ad93d0e8c802bf586222aec6dbfb566c5">04457</a> <span class="preprocessor"></span><span class="preprocessor">#define SC1_INTMODE_ADDR                                     (0x4000A854u)</span>
<a name="l04458"></a><a class="code" href="regs_8h.html#ab27dc18a638882d355e21e9a22b2f1ce">04458</a> <span class="preprocessor"></span><span class="preprocessor">#define SC1_INTMODE_RESET                                    (0x00000000u)</span>
<a name="l04459"></a>04459 <span class="preprocessor"></span>        <span class="comment">/* SC_TXIDLELEVEL field */</span>
<a name="l04460"></a>04460 <span class="preprocessor">        #define SC_TXIDLELEVEL                               (0x00000004u)</span>
<a name="l04461"></a>04461 <span class="preprocessor"></span><span class="preprocessor">        #define SC_TXIDLELEVEL_MASK                          (0x00000004u)</span>
<a name="l04462"></a>04462 <span class="preprocessor"></span><span class="preprocessor">        #define SC_TXIDLELEVEL_BIT                           (2)</span>
<a name="l04463"></a>04463 <span class="preprocessor"></span><span class="preprocessor">        #define SC_TXIDLELEVEL_BITS                          (1)</span>
<a name="l04464"></a>04464 <span class="preprocessor"></span>        <span class="comment">/* SC_TXFREELEVEL field */</span>
<a name="l04465"></a>04465 <span class="preprocessor">        #define SC_TXFREELEVEL                               (0x00000002u)</span>
<a name="l04466"></a>04466 <span class="preprocessor"></span><span class="preprocessor">        #define SC_TXFREELEVEL_MASK                          (0x00000002u)</span>
<a name="l04467"></a>04467 <span class="preprocessor"></span><span class="preprocessor">        #define SC_TXFREELEVEL_BIT                           (1)</span>
<a name="l04468"></a>04468 <span class="preprocessor"></span><span class="preprocessor">        #define SC_TXFREELEVEL_BITS                          (1)</span>
<a name="l04469"></a>04469 <span class="preprocessor"></span>        <span class="comment">/* SC_RXVALLEVEL field */</span>
<a name="l04470"></a>04470 <span class="preprocessor">        #define SC_RXVALLEVEL                                (0x00000001u)</span>
<a name="l04471"></a>04471 <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXVALLEVEL_MASK                           (0x00000001u)</span>
<a name="l04472"></a>04472 <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXVALLEVEL_BIT                            (0)</span>
<a name="l04473"></a>04473 <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXVALLEVEL_BITS                           (1)</span>
<a name="l04474"></a>04474 <span class="preprocessor"></span>
<a name="l04475"></a><a class="code" href="regs_8h.html#aabcec447a9054c85ee062f7e10f6bc6b">04475</a> <span class="preprocessor">#define SC2_INTMODE                                          *((volatile int32u *)0x4000A858u)</span>
<a name="l04476"></a><a class="code" href="regs_8h.html#a84ad8afc84af537d5a2b05e0f90cbd4d">04476</a> <span class="preprocessor"></span><span class="preprocessor">#define SC2_INTMODE_REG                                      *((volatile int32u *)0x4000A858u)</span>
<a name="l04477"></a><a class="code" href="regs_8h.html#a1218ab5b935b342083262be11886539e">04477</a> <span class="preprocessor"></span><span class="preprocessor">#define SC2_INTMODE_ADDR                                     (0x4000A858u)</span>
<a name="l04478"></a><a class="code" href="regs_8h.html#a48000996f18004d09c63e08df6d06ae7">04478</a> <span class="preprocessor"></span><span class="preprocessor">#define SC2_INTMODE_RESET                                    (0x00000000u)</span>
<a name="l04479"></a>04479 <span class="preprocessor"></span>        <span class="comment">/* SC_TXIDLELEVEL field */</span>
<a name="l04480"></a><a class="code" href="regs_8h.html#aa6ef7725c6f7c9aee4dedcb6ceb4379d">04480</a> <span class="preprocessor">        #define SC_TXIDLELEVEL                               (0x00000004u)</span>
<a name="l04481"></a><a class="code" href="regs_8h.html#a0276605deabe488fc9816843afd1ecd9">04481</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_TXIDLELEVEL_MASK                          (0x00000004u)</span>
<a name="l04482"></a><a class="code" href="regs_8h.html#a126042075a321b199107812b7bdd82d5">04482</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_TXIDLELEVEL_BIT                           (2)</span>
<a name="l04483"></a><a class="code" href="regs_8h.html#a1bdbfdf51558254571c899ff2532b9db">04483</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_TXIDLELEVEL_BITS                          (1)</span>
<a name="l04484"></a>04484 <span class="preprocessor"></span>        <span class="comment">/* SC_TXFREELEVEL field */</span>
<a name="l04485"></a><a class="code" href="regs_8h.html#a447079a4d88aeef786bc96f4bdb4bd9a">04485</a> <span class="preprocessor">        #define SC_TXFREELEVEL                               (0x00000002u)</span>
<a name="l04486"></a><a class="code" href="regs_8h.html#ab435299393a4b448aa89c65e5f88ca2e">04486</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_TXFREELEVEL_MASK                          (0x00000002u)</span>
<a name="l04487"></a><a class="code" href="regs_8h.html#a3457e38914678407c76b2b4cfb634dff">04487</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_TXFREELEVEL_BIT                           (1)</span>
<a name="l04488"></a><a class="code" href="regs_8h.html#a2f6f6ed2ebdd24a83b0d4c68336d0676">04488</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_TXFREELEVEL_BITS                          (1)</span>
<a name="l04489"></a>04489 <span class="preprocessor"></span>        <span class="comment">/* SC_RXVALLEVEL field */</span>
<a name="l04490"></a><a class="code" href="regs_8h.html#a007fb3d0350f2fd0a198dda1574e60dc">04490</a> <span class="preprocessor">        #define SC_RXVALLEVEL                                (0x00000001u)</span>
<a name="l04491"></a><a class="code" href="regs_8h.html#ab621a15564408ea0f4f9aa3aa2efba58">04491</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXVALLEVEL_MASK                           (0x00000001u)</span>
<a name="l04492"></a><a class="code" href="regs_8h.html#a300240c311947270b6cd707ca4baadc1">04492</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXVALLEVEL_BIT                            (0)</span>
<a name="l04493"></a><a class="code" href="regs_8h.html#a16b55465608ea4516afc0b66cbf41d4a">04493</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXVALLEVEL_BITS                           (1)</span>
<a name="l04494"></a>04494 <span class="preprocessor"></span>
<a name="l04495"></a><a class="code" href="regs_8h.html#a52378b5ab1b8f111b1af683c2f562216">04495</a> <span class="preprocessor">#define GPIO_INTCFGA                                         *((volatile int32u *)0x4000A860u)</span>
<a name="l04496"></a><a class="code" href="regs_8h.html#a83542c2b87d57cfcee737f000481c1e1">04496</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_INTCFGA_REG                                     *((volatile int32u *)0x4000A860u)</span>
<a name="l04497"></a><a class="code" href="regs_8h.html#a6751c17ddbb1bc26c99dcb32bdd649a5">04497</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_INTCFGA_ADDR                                    (0x4000A860u)</span>
<a name="l04498"></a><a class="code" href="regs_8h.html#a24c00261fa7c8e49679f9812db9ca3ed">04498</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_INTCFGA_RESET                                   (0x00000000u)</span>
<a name="l04499"></a>04499 <span class="preprocessor"></span>        <span class="comment">/* GPIO_INTFILT field */</span>
<a name="l04500"></a>04500 <span class="preprocessor">        #define GPIO_INTFILT                                 (0x00000100u)</span>
<a name="l04501"></a>04501 <span class="preprocessor"></span><span class="preprocessor">        #define GPIO_INTFILT_MASK                            (0x00000100u)</span>
<a name="l04502"></a>04502 <span class="preprocessor"></span><span class="preprocessor">        #define GPIO_INTFILT_BIT                             (8)</span>
<a name="l04503"></a>04503 <span class="preprocessor"></span><span class="preprocessor">        #define GPIO_INTFILT_BITS                            (1)</span>
<a name="l04504"></a>04504 <span class="preprocessor"></span>        <span class="comment">/* GPIO_INTMOD field */</span>
<a name="l04505"></a>04505 <span class="preprocessor">        #define GPIO_INTMOD                                  (0x000000E0u)</span>
<a name="l04506"></a>04506 <span class="preprocessor"></span><span class="preprocessor">        #define GPIO_INTMOD_MASK                             (0x000000E0u)</span>
<a name="l04507"></a>04507 <span class="preprocessor"></span><span class="preprocessor">        #define GPIO_INTMOD_BIT                              (5)</span>
<a name="l04508"></a>04508 <span class="preprocessor"></span><span class="preprocessor">        #define GPIO_INTMOD_BITS                             (3)</span>
<a name="l04509"></a>04509 <span class="preprocessor"></span>
<a name="l04510"></a><a class="code" href="regs_8h.html#a4125131bcb6649127bac4ab56577c2a4">04510</a> <span class="preprocessor">#define GPIO_INTCFGB                                         *((volatile int32u *)0x4000A864u)</span>
<a name="l04511"></a><a class="code" href="regs_8h.html#a84f1c4e5b01cbb1cec439bdb0f047958">04511</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_INTCFGB_REG                                     *((volatile int32u *)0x4000A864u)</span>
<a name="l04512"></a><a class="code" href="regs_8h.html#ade03c054c66bdd8346cbfd2539d65b1d">04512</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_INTCFGB_ADDR                                    (0x4000A864u)</span>
<a name="l04513"></a><a class="code" href="regs_8h.html#a3914d10b87fb3b2547c28f968682c4d4">04513</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_INTCFGB_RESET                                   (0x00000000u)</span>
<a name="l04514"></a>04514 <span class="preprocessor"></span>        <span class="comment">/* GPIO_INTFILT field */</span>
<a name="l04515"></a>04515 <span class="preprocessor">        #define GPIO_INTFILT                                 (0x00000100u)</span>
<a name="l04516"></a>04516 <span class="preprocessor"></span><span class="preprocessor">        #define GPIO_INTFILT_MASK                            (0x00000100u)</span>
<a name="l04517"></a>04517 <span class="preprocessor"></span><span class="preprocessor">        #define GPIO_INTFILT_BIT                             (8)</span>
<a name="l04518"></a>04518 <span class="preprocessor"></span><span class="preprocessor">        #define GPIO_INTFILT_BITS                            (1)</span>
<a name="l04519"></a>04519 <span class="preprocessor"></span>        <span class="comment">/* GPIO_INTMOD field */</span>
<a name="l04520"></a>04520 <span class="preprocessor">        #define GPIO_INTMOD                                  (0x000000E0u)</span>
<a name="l04521"></a>04521 <span class="preprocessor"></span><span class="preprocessor">        #define GPIO_INTMOD_MASK                             (0x000000E0u)</span>
<a name="l04522"></a>04522 <span class="preprocessor"></span><span class="preprocessor">        #define GPIO_INTMOD_BIT                              (5)</span>
<a name="l04523"></a>04523 <span class="preprocessor"></span><span class="preprocessor">        #define GPIO_INTMOD_BITS                             (3)</span>
<a name="l04524"></a>04524 <span class="preprocessor"></span>
<a name="l04525"></a><a class="code" href="regs_8h.html#a4e58c58d7ab57b067d497cb58cb26262">04525</a> <span class="preprocessor">#define GPIO_INTCFGC                                         *((volatile int32u *)0x4000A868u)</span>
<a name="l04526"></a><a class="code" href="regs_8h.html#af1b18e8084a733793608a49b9ac13226">04526</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_INTCFGC_REG                                     *((volatile int32u *)0x4000A868u)</span>
<a name="l04527"></a><a class="code" href="regs_8h.html#a9ca36eea3bb9daf370bcb6d837d12d3c">04527</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_INTCFGC_ADDR                                    (0x4000A868u)</span>
<a name="l04528"></a><a class="code" href="regs_8h.html#ad7ee4451e5150e11593a629ced742af5">04528</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_INTCFGC_RESET                                   (0x00000000u)</span>
<a name="l04529"></a>04529 <span class="preprocessor"></span>        <span class="comment">/* GPIO_INTFILT field */</span>
<a name="l04530"></a>04530 <span class="preprocessor">        #define GPIO_INTFILT                                 (0x00000100u)</span>
<a name="l04531"></a>04531 <span class="preprocessor"></span><span class="preprocessor">        #define GPIO_INTFILT_MASK                            (0x00000100u)</span>
<a name="l04532"></a>04532 <span class="preprocessor"></span><span class="preprocessor">        #define GPIO_INTFILT_BIT                             (8)</span>
<a name="l04533"></a>04533 <span class="preprocessor"></span><span class="preprocessor">        #define GPIO_INTFILT_BITS                            (1)</span>
<a name="l04534"></a>04534 <span class="preprocessor"></span>        <span class="comment">/* GPIO_INTMOD field */</span>
<a name="l04535"></a>04535 <span class="preprocessor">        #define GPIO_INTMOD                                  (0x000000E0u)</span>
<a name="l04536"></a>04536 <span class="preprocessor"></span><span class="preprocessor">        #define GPIO_INTMOD_MASK                             (0x000000E0u)</span>
<a name="l04537"></a>04537 <span class="preprocessor"></span><span class="preprocessor">        #define GPIO_INTMOD_BIT                              (5)</span>
<a name="l04538"></a>04538 <span class="preprocessor"></span><span class="preprocessor">        #define GPIO_INTMOD_BITS                             (3)</span>
<a name="l04539"></a>04539 <span class="preprocessor"></span>
<a name="l04540"></a><a class="code" href="regs_8h.html#aa657e0b2b1fb1f2056b3bcb3eb2de096">04540</a> <span class="preprocessor">#define GPIO_INTCFGD                                         *((volatile int32u *)0x4000A86Cu)</span>
<a name="l04541"></a><a class="code" href="regs_8h.html#a2c4d223207806ca4f4fc1b4059616f5e">04541</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_INTCFGD_REG                                     *((volatile int32u *)0x4000A86Cu)</span>
<a name="l04542"></a><a class="code" href="regs_8h.html#accd6476126a6cac4ce54eb3d71fc7e8f">04542</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_INTCFGD_ADDR                                    (0x4000A86Cu)</span>
<a name="l04543"></a><a class="code" href="regs_8h.html#aaca3482f2b91a71e401ec3d53be1e24a">04543</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_INTCFGD_RESET                                   (0x00000000u)</span>
<a name="l04544"></a>04544 <span class="preprocessor"></span>        <span class="comment">/* GPIO_INTFILT field */</span>
<a name="l04545"></a><a class="code" href="regs_8h.html#adac26b34c5f9388d70a8e2d7f81504d4">04545</a> <span class="preprocessor">        #define GPIO_INTFILT                                 (0x00000100u)</span>
<a name="l04546"></a><a class="code" href="regs_8h.html#aa3473e68e2a850b56bc929c53fb0f8ae">04546</a> <span class="preprocessor"></span><span class="preprocessor">        #define GPIO_INTFILT_MASK                            (0x00000100u)</span>
<a name="l04547"></a><a class="code" href="regs_8h.html#a3c53a0a3d1aa149c0859d0e818f1399b">04547</a> <span class="preprocessor"></span><span class="preprocessor">        #define GPIO_INTFILT_BIT                             (8)</span>
<a name="l04548"></a><a class="code" href="regs_8h.html#a698c1d1cf1754bca03fa666f22f752a7">04548</a> <span class="preprocessor"></span><span class="preprocessor">        #define GPIO_INTFILT_BITS                            (1)</span>
<a name="l04549"></a>04549 <span class="preprocessor"></span>        <span class="comment">/* GPIO_INTMOD field */</span>
<a name="l04550"></a><a class="code" href="regs_8h.html#a7b15fe9b3aa5ed8d95a88a6e450e1c7d">04550</a> <span class="preprocessor">        #define GPIO_INTMOD                                  (0x000000E0u)</span>
<a name="l04551"></a><a class="code" href="regs_8h.html#a5686d9db0c6607c48e3c4dd1fab08081">04551</a> <span class="preprocessor"></span><span class="preprocessor">        #define GPIO_INTMOD_MASK                             (0x000000E0u)</span>
<a name="l04552"></a><a class="code" href="regs_8h.html#a7f64eb7b81e1c387958a5718c2009e2c">04552</a> <span class="preprocessor"></span><span class="preprocessor">        #define GPIO_INTMOD_BIT                              (5)</span>
<a name="l04553"></a><a class="code" href="regs_8h.html#aa58b0bbdb808e3e924814f7b44879519">04553</a> <span class="preprocessor"></span><span class="preprocessor">        #define GPIO_INTMOD_BITS                             (3)</span>
<a name="l04554"></a>04554 <span class="preprocessor"></span>
<a name="l04555"></a>04555 <span class="comment">/* GPIO block */</span>
<a name="l04556"></a><a class="code" href="regs_8h.html#aba14d645d556bcd4a4d7c6069dec41e2">04556</a> <span class="preprocessor">#define BLOCK_GPIO_BASE                                      (0x4000B000u)</span>
<a name="l04557"></a><a class="code" href="regs_8h.html#aef1f72e14b791d75e77d7bd0635475cd">04557</a> <span class="preprocessor"></span><span class="preprocessor">#define BLOCK_GPIO_END                                       (0x4000BC1Cu)</span>
<a name="l04558"></a><a class="code" href="regs_8h.html#af9ea4b364d75e6b89623c98307599c1a">04558</a> <span class="preprocessor"></span><span class="preprocessor">#define BLOCK_GPIO_SIZE                                      (BLOCK_GPIO_END - BLOCK_GPIO_BASE + 1)</span>
<a name="l04559"></a>04559 <span class="preprocessor"></span>
<a name="l04560"></a><a class="code" href="regs_8h.html#af27510212d9254d5acc7bee2c8144926">04560</a> <span class="preprocessor">#define GPIO_PACFGL                                          *((volatile int32u *)0x4000B000u)</span>
<a name="l04561"></a><a class="code" href="regs_8h.html#a688075943d4045f82d96976e1cbe0de2">04561</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PACFGL_REG                                      *((volatile int32u *)0x4000B000u)</span>
<a name="l04562"></a><a class="code" href="regs_8h.html#aeac195566b9be7b7de25ee53a3684bac">04562</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PACFGL_ADDR                                     (0x4000B000u)</span>
<a name="l04563"></a><a class="code" href="regs_8h.html#afb2415142491b27c07761eb45fba9c6a">04563</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PACFGL_RESET                                    (0x00004444u)</span>
<a name="l04564"></a>04564 <span class="preprocessor"></span>        <span class="comment">/* PA3_CFG field */</span>
<a name="l04565"></a><a class="code" href="regs_8h.html#ae35b68efc03c57a21343d55404be280e">04565</a> <span class="preprocessor">        #define PA3_CFG                                      (0x0000F000u)</span>
<a name="l04566"></a><a class="code" href="regs_8h.html#ae56a4dccca5bd4798a976d8ef1430c47">04566</a> <span class="preprocessor"></span><span class="preprocessor">        #define PA3_CFG_MASK                                 (0x0000F000u)</span>
<a name="l04567"></a><a class="code" href="regs_8h.html#ab7a806be1fbc90560e593e9f66045c20">04567</a> <span class="preprocessor"></span><span class="preprocessor">        #define PA3_CFG_BIT                                  (12)</span>
<a name="l04568"></a><a class="code" href="regs_8h.html#a5501c42372f1ea7b38aa8a59bb46485f">04568</a> <span class="preprocessor"></span><span class="preprocessor">        #define PA3_CFG_BITS                                 (4)</span>
<a name="l04569"></a>04569 <span class="preprocessor"></span>        <span class="comment">/* PA2_CFG field */</span>
<a name="l04570"></a><a class="code" href="regs_8h.html#a35002dc878bfbaba2e80f4b0daf16d47">04570</a> <span class="preprocessor">        #define PA2_CFG                                      (0x00000F00u)</span>
<a name="l04571"></a><a class="code" href="regs_8h.html#a704ce83c4f3bed0be4bd93d2d51406e8">04571</a> <span class="preprocessor"></span><span class="preprocessor">        #define PA2_CFG_MASK                                 (0x00000F00u)</span>
<a name="l04572"></a><a class="code" href="regs_8h.html#a48fcfa6a31306b871a1e970c82ed81e3">04572</a> <span class="preprocessor"></span><span class="preprocessor">        #define PA2_CFG_BIT                                  (8)</span>
<a name="l04573"></a><a class="code" href="regs_8h.html#aeb800c8ed28574b0b0caafb7ea04af7f">04573</a> <span class="preprocessor"></span><span class="preprocessor">        #define PA2_CFG_BITS                                 (4)</span>
<a name="l04574"></a>04574 <span class="preprocessor"></span>        <span class="comment">/* PA1_CFG field */</span>
<a name="l04575"></a><a class="code" href="regs_8h.html#a9d42cd6efe9dc79acd9c61df62ae5b5d">04575</a> <span class="preprocessor">        #define PA1_CFG                                      (0x000000F0u)</span>
<a name="l04576"></a><a class="code" href="regs_8h.html#a94955459e681142d511a9ec885739aea">04576</a> <span class="preprocessor"></span><span class="preprocessor">        #define PA1_CFG_MASK                                 (0x000000F0u)</span>
<a name="l04577"></a><a class="code" href="regs_8h.html#a7d626b3d2e6f574d7515bcee3ab34d26">04577</a> <span class="preprocessor"></span><span class="preprocessor">        #define PA1_CFG_BIT                                  (4)</span>
<a name="l04578"></a><a class="code" href="regs_8h.html#a61d8f35131b560c808a71f9b67f3542b">04578</a> <span class="preprocessor"></span><span class="preprocessor">        #define PA1_CFG_BITS                                 (4)</span>
<a name="l04579"></a>04579 <span class="preprocessor"></span>        <span class="comment">/* PA0_CFG field */</span>
<a name="l04580"></a><a class="code" href="regs_8h.html#a2f4d508a0696a20c27fce261369e5f37">04580</a> <span class="preprocessor">        #define PA0_CFG                                      (0x0000000Fu)</span>
<a name="l04581"></a><a class="code" href="regs_8h.html#a79c757376725b3a8751c459ba6ea434a">04581</a> <span class="preprocessor"></span><span class="preprocessor">        #define PA0_CFG_MASK                                 (0x0000000Fu)</span>
<a name="l04582"></a><a class="code" href="regs_8h.html#a7a306dc136e91d4bb2a7ef1682306ef5">04582</a> <span class="preprocessor"></span><span class="preprocessor">        #define PA0_CFG_BIT                                  (0)</span>
<a name="l04583"></a><a class="code" href="regs_8h.html#adb9fbd19a587287ad4dc192c35bc99f3">04583</a> <span class="preprocessor"></span><span class="preprocessor">        #define PA0_CFG_BITS                                 (4)</span>
<a name="l04584"></a>04584 <span class="preprocessor"></span>                <span class="comment">/* GPIO_PxCFGx Bit Field Values */</span>
<a name="l04585"></a><a class="code" href="regs_8h.html#ab09d16f55e59a95831de8c2688bcbd8a">04585</a> <span class="preprocessor">                #define GPIOCFG_OUT                          (0x1u)</span>
<a name="l04586"></a><a class="code" href="regs_8h.html#a0117507db6b7ce8ba269c80b3acb4e6c">04586</a> <span class="preprocessor"></span><span class="preprocessor">                #define GPIOCFG_OUT_OD                       (0x5u)</span>
<a name="l04587"></a><a class="code" href="regs_8h.html#a6d60fa56bd89ee0a8fef2e6c0d3c4af8">04587</a> <span class="preprocessor"></span><span class="preprocessor">                #define GPIOCFG_OUT_ALT                      (0x9u)</span>
<a name="l04588"></a><a class="code" href="regs_8h.html#a378fe9f27878719182562cf96e55f2e9">04588</a> <span class="preprocessor"></span><span class="preprocessor">                #define GPIOCFG_OUT_ALT_OD                   (0xDu)</span>
<a name="l04589"></a><a class="code" href="regs_8h.html#a138b607e1457bc2eb375722a64211338">04589</a> <span class="preprocessor"></span><span class="preprocessor">                #define GPIOCFG_ANALOG                       (0x0u)</span>
<a name="l04590"></a><a class="code" href="regs_8h.html#a42644873c554fdbbacbd2a7591cf2d99">04590</a> <span class="preprocessor"></span><span class="preprocessor">                #define GPIOCFG_IN                           (0x4u)</span>
<a name="l04591"></a><a class="code" href="regs_8h.html#a9a676e2514acfe4109449fe2a11ae41c">04591</a> <span class="preprocessor"></span><span class="preprocessor">                #define GPIOCFG_IN_PUD                       (0x8u)</span>
<a name="l04592"></a>04592 <span class="preprocessor"></span>
<a name="l04593"></a><a class="code" href="regs_8h.html#aa0bfdc92d12688a025cf077f3325c0e3">04593</a> <span class="preprocessor">#define GPIO_PACFGH                                          *((volatile int32u *)0x4000B004u)</span>
<a name="l04594"></a><a class="code" href="regs_8h.html#aed2d68778de3a1f2a2568135f6afc98d">04594</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PACFGH_REG                                      *((volatile int32u *)0x4000B004u)</span>
<a name="l04595"></a><a class="code" href="regs_8h.html#a563f99eb74a5efa752004edf2136f793">04595</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PACFGH_ADDR                                     (0x4000B004u)</span>
<a name="l04596"></a><a class="code" href="regs_8h.html#ad0545fd75fcf5f9f78d31f64280a443f">04596</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PACFGH_RESET                                    (0x00004444u)</span>
<a name="l04597"></a>04597 <span class="preprocessor"></span>        <span class="comment">/* PA7_CFG field */</span>
<a name="l04598"></a><a class="code" href="regs_8h.html#a8dcd3cb1af150e8aed2d6ee9be76e88f">04598</a> <span class="preprocessor">        #define PA7_CFG                                      (0x0000F000u)</span>
<a name="l04599"></a><a class="code" href="regs_8h.html#a9b8ee769d1a05509095f27df4d1caf9a">04599</a> <span class="preprocessor"></span><span class="preprocessor">        #define PA7_CFG_MASK                                 (0x0000F000u)</span>
<a name="l04600"></a><a class="code" href="regs_8h.html#a77439230af79b9fa5ea55002f83e599b">04600</a> <span class="preprocessor"></span><span class="preprocessor">        #define PA7_CFG_BIT                                  (12)</span>
<a name="l04601"></a><a class="code" href="regs_8h.html#a0ea9f2571119b7f1ed832bb01237a7cd">04601</a> <span class="preprocessor"></span><span class="preprocessor">        #define PA7_CFG_BITS                                 (4)</span>
<a name="l04602"></a>04602 <span class="preprocessor"></span>        <span class="comment">/* PA6_CFG field */</span>
<a name="l04603"></a><a class="code" href="regs_8h.html#ad098bfabd5790d4efd5f40d248b6c250">04603</a> <span class="preprocessor">        #define PA6_CFG                                      (0x00000F00u)</span>
<a name="l04604"></a><a class="code" href="regs_8h.html#ab827397b3e92c9b7e7faa52b5e396cb6">04604</a> <span class="preprocessor"></span><span class="preprocessor">        #define PA6_CFG_MASK                                 (0x00000F00u)</span>
<a name="l04605"></a><a class="code" href="regs_8h.html#ac8602f160028ff51b6990aab8e855fe4">04605</a> <span class="preprocessor"></span><span class="preprocessor">        #define PA6_CFG_BIT                                  (8)</span>
<a name="l04606"></a><a class="code" href="regs_8h.html#a8481e94b6fb29c8c6e243f7b122b6ae9">04606</a> <span class="preprocessor"></span><span class="preprocessor">        #define PA6_CFG_BITS                                 (4)</span>
<a name="l04607"></a>04607 <span class="preprocessor"></span>        <span class="comment">/* PA5_CFG field */</span>
<a name="l04608"></a><a class="code" href="regs_8h.html#a1f5bcd9c0c27146b0523c8cf76ded0cc">04608</a> <span class="preprocessor">        #define PA5_CFG                                      (0x000000F0u)</span>
<a name="l04609"></a><a class="code" href="regs_8h.html#aa4321d02520fbc38cccedb45e66d0caf">04609</a> <span class="preprocessor"></span><span class="preprocessor">        #define PA5_CFG_MASK                                 (0x000000F0u)</span>
<a name="l04610"></a><a class="code" href="regs_8h.html#a0ffca990c496eed7d787f7318c1f03df">04610</a> <span class="preprocessor"></span><span class="preprocessor">        #define PA5_CFG_BIT                                  (4)</span>
<a name="l04611"></a><a class="code" href="regs_8h.html#a8a836bf14970240b1ad9c14fb38fd785">04611</a> <span class="preprocessor"></span><span class="preprocessor">        #define PA5_CFG_BITS                                 (4)</span>
<a name="l04612"></a>04612 <span class="preprocessor"></span>        <span class="comment">/* PA4_CFG field */</span>
<a name="l04613"></a><a class="code" href="regs_8h.html#a9b664baa7f250da8560a7888d4a35fbb">04613</a> <span class="preprocessor">        #define PA4_CFG                                      (0x0000000Fu)</span>
<a name="l04614"></a><a class="code" href="regs_8h.html#a37dece766a414e6c66c5c466edc88f4b">04614</a> <span class="preprocessor"></span><span class="preprocessor">        #define PA4_CFG_MASK                                 (0x0000000Fu)</span>
<a name="l04615"></a><a class="code" href="regs_8h.html#a27ce6814ce82cb8791c20e7728bed4a8">04615</a> <span class="preprocessor"></span><span class="preprocessor">        #define PA4_CFG_BIT                                  (0)</span>
<a name="l04616"></a><a class="code" href="regs_8h.html#a978c7211415a3aeaa2abcdbcf75c604f">04616</a> <span class="preprocessor"></span><span class="preprocessor">        #define PA4_CFG_BITS                                 (4)</span>
<a name="l04617"></a>04617 <span class="preprocessor"></span>
<a name="l04618"></a><a class="code" href="regs_8h.html#af9aa7f3d78c75f91aa56580e42f0ad4c">04618</a> <span class="preprocessor">#define GPIO_PAIN                                            *((volatile int32u *)0x4000B008u)</span>
<a name="l04619"></a><a class="code" href="regs_8h.html#ab268f996f333e51c2d10cc48e0d704f0">04619</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PAIN_REG                                        *((volatile int32u *)0x4000B008u)</span>
<a name="l04620"></a><a class="code" href="regs_8h.html#ac40a305d5d9699ac7a438706d434747a">04620</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PAIN_ADDR                                       (0x4000B008u)</span>
<a name="l04621"></a><a class="code" href="regs_8h.html#a551dcf9067acbee630c24738e24e2b1c">04621</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PAIN_RESET                                      (0x00000000u)</span>
<a name="l04622"></a>04622 <span class="preprocessor"></span>        <span class="comment">/* PA7 field */</span>
<a name="l04623"></a>04623 <span class="preprocessor">        #define PA7                                          (0x00000080u)</span>
<a name="l04624"></a>04624 <span class="preprocessor"></span><span class="preprocessor">        #define PA7_MASK                                     (0x00000080u)</span>
<a name="l04625"></a>04625 <span class="preprocessor"></span><span class="preprocessor">        #define PA7_BIT                                      (7)</span>
<a name="l04626"></a>04626 <span class="preprocessor"></span><span class="preprocessor">        #define PA7_BITS                                     (1)</span>
<a name="l04627"></a>04627 <span class="preprocessor"></span>        <span class="comment">/* PA6 field */</span>
<a name="l04628"></a>04628 <span class="preprocessor">        #define PA6                                          (0x00000040u)</span>
<a name="l04629"></a>04629 <span class="preprocessor"></span><span class="preprocessor">        #define PA6_MASK                                     (0x00000040u)</span>
<a name="l04630"></a>04630 <span class="preprocessor"></span><span class="preprocessor">        #define PA6_BIT                                      (6)</span>
<a name="l04631"></a>04631 <span class="preprocessor"></span><span class="preprocessor">        #define PA6_BITS                                     (1)</span>
<a name="l04632"></a>04632 <span class="preprocessor"></span>        <span class="comment">/* PA5 field */</span>
<a name="l04633"></a>04633 <span class="preprocessor">        #define PA5                                          (0x00000020u)</span>
<a name="l04634"></a>04634 <span class="preprocessor"></span><span class="preprocessor">        #define PA5_MASK                                     (0x00000020u)</span>
<a name="l04635"></a>04635 <span class="preprocessor"></span><span class="preprocessor">        #define PA5_BIT                                      (5)</span>
<a name="l04636"></a>04636 <span class="preprocessor"></span><span class="preprocessor">        #define PA5_BITS                                     (1)</span>
<a name="l04637"></a>04637 <span class="preprocessor"></span>        <span class="comment">/* PA4 field */</span>
<a name="l04638"></a>04638 <span class="preprocessor">        #define PA4                                          (0x00000010u)</span>
<a name="l04639"></a>04639 <span class="preprocessor"></span><span class="preprocessor">        #define PA4_MASK                                     (0x00000010u)</span>
<a name="l04640"></a>04640 <span class="preprocessor"></span><span class="preprocessor">        #define PA4_BIT                                      (4)</span>
<a name="l04641"></a>04641 <span class="preprocessor"></span><span class="preprocessor">        #define PA4_BITS                                     (1)</span>
<a name="l04642"></a>04642 <span class="preprocessor"></span>        <span class="comment">/* PA3 field */</span>
<a name="l04643"></a>04643 <span class="preprocessor">        #define PA3                                          (0x00000008u)</span>
<a name="l04644"></a>04644 <span class="preprocessor"></span><span class="preprocessor">        #define PA3_MASK                                     (0x00000008u)</span>
<a name="l04645"></a>04645 <span class="preprocessor"></span><span class="preprocessor">        #define PA3_BIT                                      (3)</span>
<a name="l04646"></a>04646 <span class="preprocessor"></span><span class="preprocessor">        #define PA3_BITS                                     (1)</span>
<a name="l04647"></a>04647 <span class="preprocessor"></span>        <span class="comment">/* PA2 field */</span>
<a name="l04648"></a>04648 <span class="preprocessor">        #define PA2                                          (0x00000004u)</span>
<a name="l04649"></a>04649 <span class="preprocessor"></span><span class="preprocessor">        #define PA2_MASK                                     (0x00000004u)</span>
<a name="l04650"></a>04650 <span class="preprocessor"></span><span class="preprocessor">        #define PA2_BIT                                      (2)</span>
<a name="l04651"></a>04651 <span class="preprocessor"></span><span class="preprocessor">        #define PA2_BITS                                     (1)</span>
<a name="l04652"></a>04652 <span class="preprocessor"></span>        <span class="comment">/* PA1 field */</span>
<a name="l04653"></a>04653 <span class="preprocessor">        #define PA1                                          (0x00000002u)</span>
<a name="l04654"></a>04654 <span class="preprocessor"></span><span class="preprocessor">        #define PA1_MASK                                     (0x00000002u)</span>
<a name="l04655"></a>04655 <span class="preprocessor"></span><span class="preprocessor">        #define PA1_BIT                                      (1)</span>
<a name="l04656"></a>04656 <span class="preprocessor"></span><span class="preprocessor">        #define PA1_BITS                                     (1)</span>
<a name="l04657"></a>04657 <span class="preprocessor"></span>        <span class="comment">/* PA0 field */</span>
<a name="l04658"></a>04658 <span class="preprocessor">        #define PA0                                          (0x00000001u)</span>
<a name="l04659"></a>04659 <span class="preprocessor"></span><span class="preprocessor">        #define PA0_MASK                                     (0x00000001u)</span>
<a name="l04660"></a>04660 <span class="preprocessor"></span><span class="preprocessor">        #define PA0_BIT                                      (0)</span>
<a name="l04661"></a>04661 <span class="preprocessor"></span><span class="preprocessor">        #define PA0_BITS                                     (1)</span>
<a name="l04662"></a>04662 <span class="preprocessor"></span>
<a name="l04663"></a><a class="code" href="regs_8h.html#ae2bbf33aa38bdd467fce994a562104c1">04663</a> <span class="preprocessor">#define GPIO_PAOUT                                           *((volatile int32u *)0x4000B00Cu)</span>
<a name="l04664"></a><a class="code" href="regs_8h.html#a946b075b1d80defdcde74dc422430086">04664</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PAOUT_REG                                       *((volatile int32u *)0x4000B00Cu)</span>
<a name="l04665"></a><a class="code" href="regs_8h.html#aeac303c8cdb11abd3153ff214e8a24b6">04665</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PAOUT_ADDR                                      (0x4000B00Cu)</span>
<a name="l04666"></a><a class="code" href="regs_8h.html#ad4fd93a887eeb44a07643e2fef1fff2a">04666</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PAOUT_RESET                                     (0x00000000u)</span>
<a name="l04667"></a>04667 <span class="preprocessor"></span>        <span class="comment">/* PA7 field */</span>
<a name="l04668"></a>04668 <span class="preprocessor">        #define PA7                                          (0x00000080u)</span>
<a name="l04669"></a>04669 <span class="preprocessor"></span><span class="preprocessor">        #define PA7_MASK                                     (0x00000080u)</span>
<a name="l04670"></a>04670 <span class="preprocessor"></span><span class="preprocessor">        #define PA7_BIT                                      (7)</span>
<a name="l04671"></a>04671 <span class="preprocessor"></span><span class="preprocessor">        #define PA7_BITS                                     (1)</span>
<a name="l04672"></a>04672 <span class="preprocessor"></span>        <span class="comment">/* PA6 field */</span>
<a name="l04673"></a>04673 <span class="preprocessor">        #define PA6                                          (0x00000040u)</span>
<a name="l04674"></a>04674 <span class="preprocessor"></span><span class="preprocessor">        #define PA6_MASK                                     (0x00000040u)</span>
<a name="l04675"></a>04675 <span class="preprocessor"></span><span class="preprocessor">        #define PA6_BIT                                      (6)</span>
<a name="l04676"></a>04676 <span class="preprocessor"></span><span class="preprocessor">        #define PA6_BITS                                     (1)</span>
<a name="l04677"></a>04677 <span class="preprocessor"></span>        <span class="comment">/* PA5 field */</span>
<a name="l04678"></a>04678 <span class="preprocessor">        #define PA5                                          (0x00000020u)</span>
<a name="l04679"></a>04679 <span class="preprocessor"></span><span class="preprocessor">        #define PA5_MASK                                     (0x00000020u)</span>
<a name="l04680"></a>04680 <span class="preprocessor"></span><span class="preprocessor">        #define PA5_BIT                                      (5)</span>
<a name="l04681"></a>04681 <span class="preprocessor"></span><span class="preprocessor">        #define PA5_BITS                                     (1)</span>
<a name="l04682"></a>04682 <span class="preprocessor"></span>        <span class="comment">/* PA4 field */</span>
<a name="l04683"></a>04683 <span class="preprocessor">        #define PA4                                          (0x00000010u)</span>
<a name="l04684"></a>04684 <span class="preprocessor"></span><span class="preprocessor">        #define PA4_MASK                                     (0x00000010u)</span>
<a name="l04685"></a>04685 <span class="preprocessor"></span><span class="preprocessor">        #define PA4_BIT                                      (4)</span>
<a name="l04686"></a>04686 <span class="preprocessor"></span><span class="preprocessor">        #define PA4_BITS                                     (1)</span>
<a name="l04687"></a>04687 <span class="preprocessor"></span>        <span class="comment">/* PA3 field */</span>
<a name="l04688"></a>04688 <span class="preprocessor">        #define PA3                                          (0x00000008u)</span>
<a name="l04689"></a>04689 <span class="preprocessor"></span><span class="preprocessor">        #define PA3_MASK                                     (0x00000008u)</span>
<a name="l04690"></a>04690 <span class="preprocessor"></span><span class="preprocessor">        #define PA3_BIT                                      (3)</span>
<a name="l04691"></a>04691 <span class="preprocessor"></span><span class="preprocessor">        #define PA3_BITS                                     (1)</span>
<a name="l04692"></a>04692 <span class="preprocessor"></span>        <span class="comment">/* PA2 field */</span>
<a name="l04693"></a>04693 <span class="preprocessor">        #define PA2                                          (0x00000004u)</span>
<a name="l04694"></a>04694 <span class="preprocessor"></span><span class="preprocessor">        #define PA2_MASK                                     (0x00000004u)</span>
<a name="l04695"></a>04695 <span class="preprocessor"></span><span class="preprocessor">        #define PA2_BIT                                      (2)</span>
<a name="l04696"></a>04696 <span class="preprocessor"></span><span class="preprocessor">        #define PA2_BITS                                     (1)</span>
<a name="l04697"></a>04697 <span class="preprocessor"></span>        <span class="comment">/* PA1 field */</span>
<a name="l04698"></a>04698 <span class="preprocessor">        #define PA1                                          (0x00000002u)</span>
<a name="l04699"></a>04699 <span class="preprocessor"></span><span class="preprocessor">        #define PA1_MASK                                     (0x00000002u)</span>
<a name="l04700"></a>04700 <span class="preprocessor"></span><span class="preprocessor">        #define PA1_BIT                                      (1)</span>
<a name="l04701"></a>04701 <span class="preprocessor"></span><span class="preprocessor">        #define PA1_BITS                                     (1)</span>
<a name="l04702"></a>04702 <span class="preprocessor"></span>        <span class="comment">/* PA0 field */</span>
<a name="l04703"></a>04703 <span class="preprocessor">        #define PA0                                          (0x00000001u)</span>
<a name="l04704"></a>04704 <span class="preprocessor"></span><span class="preprocessor">        #define PA0_MASK                                     (0x00000001u)</span>
<a name="l04705"></a>04705 <span class="preprocessor"></span><span class="preprocessor">        #define PA0_BIT                                      (0)</span>
<a name="l04706"></a>04706 <span class="preprocessor"></span><span class="preprocessor">        #define PA0_BITS                                     (1)</span>
<a name="l04707"></a>04707 <span class="preprocessor"></span>                <span class="comment">/* GPIO_PxOUT Bit Field Values */</span>
<a name="l04708"></a><a class="code" href="regs_8h.html#a6311bf50c37ca99ee0568fd7798d34b1">04708</a> <span class="preprocessor">                #define GPIOOUT_PULLUP                       (0x1u)</span>
<a name="l04709"></a><a class="code" href="regs_8h.html#a4c006081aad7e37ad3de1efc6489c01e">04709</a> <span class="preprocessor"></span><span class="preprocessor">                #define GPIOOUT_PULLDOWN                     (0x0u)</span>
<a name="l04710"></a>04710 <span class="preprocessor"></span>
<a name="l04711"></a><a class="code" href="regs_8h.html#a59a22e834393f9c93daaf0571f3204e3">04711</a> <span class="preprocessor">#define GPIO_PASET                                           *((volatile int32u *)0x4000B010u)</span>
<a name="l04712"></a><a class="code" href="regs_8h.html#ae570a1a7eabd81f1f6f12016bcf40446">04712</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PASET_REG                                       *((volatile int32u *)0x4000B010u)</span>
<a name="l04713"></a><a class="code" href="regs_8h.html#a7d51d1bd7c3bd74bd6d93a0056a9c7d7">04713</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PASET_ADDR                                      (0x4000B010u)</span>
<a name="l04714"></a><a class="code" href="regs_8h.html#a5b10a9e5d7dda33ff23a4358064744d5">04714</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PASET_RESET                                     (0x00000000u)</span>
<a name="l04715"></a>04715 <span class="preprocessor"></span>        <span class="comment">/* GPIO_PXSETRSVD field */</span>
<a name="l04716"></a>04716 <span class="preprocessor">        #define GPIO_PXSETRSVD                               (0x0000FF00u)</span>
<a name="l04717"></a>04717 <span class="preprocessor"></span><span class="preprocessor">        #define GPIO_PXSETRSVD_MASK                          (0x0000FF00u)</span>
<a name="l04718"></a>04718 <span class="preprocessor"></span><span class="preprocessor">        #define GPIO_PXSETRSVD_BIT                           (8)</span>
<a name="l04719"></a>04719 <span class="preprocessor"></span><span class="preprocessor">        #define GPIO_PXSETRSVD_BITS                          (8)</span>
<a name="l04720"></a>04720 <span class="preprocessor"></span>        <span class="comment">/* PA7 field */</span>
<a name="l04721"></a>04721 <span class="preprocessor">        #define PA7                                          (0x00000080u)</span>
<a name="l04722"></a>04722 <span class="preprocessor"></span><span class="preprocessor">        #define PA7_MASK                                     (0x00000080u)</span>
<a name="l04723"></a>04723 <span class="preprocessor"></span><span class="preprocessor">        #define PA7_BIT                                      (7)</span>
<a name="l04724"></a>04724 <span class="preprocessor"></span><span class="preprocessor">        #define PA7_BITS                                     (1)</span>
<a name="l04725"></a>04725 <span class="preprocessor"></span>        <span class="comment">/* PA6 field */</span>
<a name="l04726"></a>04726 <span class="preprocessor">        #define PA6                                          (0x00000040u)</span>
<a name="l04727"></a>04727 <span class="preprocessor"></span><span class="preprocessor">        #define PA6_MASK                                     (0x00000040u)</span>
<a name="l04728"></a>04728 <span class="preprocessor"></span><span class="preprocessor">        #define PA6_BIT                                      (6)</span>
<a name="l04729"></a>04729 <span class="preprocessor"></span><span class="preprocessor">        #define PA6_BITS                                     (1)</span>
<a name="l04730"></a>04730 <span class="preprocessor"></span>        <span class="comment">/* PA5 field */</span>
<a name="l04731"></a>04731 <span class="preprocessor">        #define PA5                                          (0x00000020u)</span>
<a name="l04732"></a>04732 <span class="preprocessor"></span><span class="preprocessor">        #define PA5_MASK                                     (0x00000020u)</span>
<a name="l04733"></a>04733 <span class="preprocessor"></span><span class="preprocessor">        #define PA5_BIT                                      (5)</span>
<a name="l04734"></a>04734 <span class="preprocessor"></span><span class="preprocessor">        #define PA5_BITS                                     (1)</span>
<a name="l04735"></a>04735 <span class="preprocessor"></span>        <span class="comment">/* PA4 field */</span>
<a name="l04736"></a>04736 <span class="preprocessor">        #define PA4                                          (0x00000010u)</span>
<a name="l04737"></a>04737 <span class="preprocessor"></span><span class="preprocessor">        #define PA4_MASK                                     (0x00000010u)</span>
<a name="l04738"></a>04738 <span class="preprocessor"></span><span class="preprocessor">        #define PA4_BIT                                      (4)</span>
<a name="l04739"></a>04739 <span class="preprocessor"></span><span class="preprocessor">        #define PA4_BITS                                     (1)</span>
<a name="l04740"></a>04740 <span class="preprocessor"></span>        <span class="comment">/* PA3 field */</span>
<a name="l04741"></a>04741 <span class="preprocessor">        #define PA3                                          (0x00000008u)</span>
<a name="l04742"></a>04742 <span class="preprocessor"></span><span class="preprocessor">        #define PA3_MASK                                     (0x00000008u)</span>
<a name="l04743"></a>04743 <span class="preprocessor"></span><span class="preprocessor">        #define PA3_BIT                                      (3)</span>
<a name="l04744"></a>04744 <span class="preprocessor"></span><span class="preprocessor">        #define PA3_BITS                                     (1)</span>
<a name="l04745"></a>04745 <span class="preprocessor"></span>        <span class="comment">/* PA2 field */</span>
<a name="l04746"></a>04746 <span class="preprocessor">        #define PA2                                          (0x00000004u)</span>
<a name="l04747"></a>04747 <span class="preprocessor"></span><span class="preprocessor">        #define PA2_MASK                                     (0x00000004u)</span>
<a name="l04748"></a>04748 <span class="preprocessor"></span><span class="preprocessor">        #define PA2_BIT                                      (2)</span>
<a name="l04749"></a>04749 <span class="preprocessor"></span><span class="preprocessor">        #define PA2_BITS                                     (1)</span>
<a name="l04750"></a>04750 <span class="preprocessor"></span>        <span class="comment">/* PA1 field */</span>
<a name="l04751"></a>04751 <span class="preprocessor">        #define PA1                                          (0x00000002u)</span>
<a name="l04752"></a>04752 <span class="preprocessor"></span><span class="preprocessor">        #define PA1_MASK                                     (0x00000002u)</span>
<a name="l04753"></a>04753 <span class="preprocessor"></span><span class="preprocessor">        #define PA1_BIT                                      (1)</span>
<a name="l04754"></a>04754 <span class="preprocessor"></span><span class="preprocessor">        #define PA1_BITS                                     (1)</span>
<a name="l04755"></a>04755 <span class="preprocessor"></span>        <span class="comment">/* PA0 field */</span>
<a name="l04756"></a>04756 <span class="preprocessor">        #define PA0                                          (0x00000001u)</span>
<a name="l04757"></a>04757 <span class="preprocessor"></span><span class="preprocessor">        #define PA0_MASK                                     (0x00000001u)</span>
<a name="l04758"></a>04758 <span class="preprocessor"></span><span class="preprocessor">        #define PA0_BIT                                      (0)</span>
<a name="l04759"></a>04759 <span class="preprocessor"></span><span class="preprocessor">        #define PA0_BITS                                     (1)</span>
<a name="l04760"></a>04760 <span class="preprocessor"></span>
<a name="l04761"></a><a class="code" href="regs_8h.html#a3f641f92778bc210e9bca58a346dfa07">04761</a> <span class="preprocessor">#define GPIO_PACLR                                           *((volatile int32u *)0x4000B014u)</span>
<a name="l04762"></a><a class="code" href="regs_8h.html#a758639d8ac2b5c370c1db49f35afba06">04762</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PACLR_REG                                       *((volatile int32u *)0x4000B014u)</span>
<a name="l04763"></a><a class="code" href="regs_8h.html#a42a063fc1b4c5522b983619484ffc3fc">04763</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PACLR_ADDR                                      (0x4000B014u)</span>
<a name="l04764"></a><a class="code" href="regs_8h.html#a35724905b93cc6f2c15e88ef945cd5d6">04764</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PACLR_RESET                                     (0x00000000u)</span>
<a name="l04765"></a>04765 <span class="preprocessor"></span>        <span class="comment">/* PA7 field */</span>
<a name="l04766"></a>04766 <span class="preprocessor">        #define PA7                                          (0x00000080u)</span>
<a name="l04767"></a>04767 <span class="preprocessor"></span><span class="preprocessor">        #define PA7_MASK                                     (0x00000080u)</span>
<a name="l04768"></a>04768 <span class="preprocessor"></span><span class="preprocessor">        #define PA7_BIT                                      (7)</span>
<a name="l04769"></a>04769 <span class="preprocessor"></span><span class="preprocessor">        #define PA7_BITS                                     (1)</span>
<a name="l04770"></a>04770 <span class="preprocessor"></span>        <span class="comment">/* PA6 field */</span>
<a name="l04771"></a>04771 <span class="preprocessor">        #define PA6                                          (0x00000040u)</span>
<a name="l04772"></a>04772 <span class="preprocessor"></span><span class="preprocessor">        #define PA6_MASK                                     (0x00000040u)</span>
<a name="l04773"></a>04773 <span class="preprocessor"></span><span class="preprocessor">        #define PA6_BIT                                      (6)</span>
<a name="l04774"></a>04774 <span class="preprocessor"></span><span class="preprocessor">        #define PA6_BITS                                     (1)</span>
<a name="l04775"></a>04775 <span class="preprocessor"></span>        <span class="comment">/* PA5 field */</span>
<a name="l04776"></a>04776 <span class="preprocessor">        #define PA5                                          (0x00000020u)</span>
<a name="l04777"></a>04777 <span class="preprocessor"></span><span class="preprocessor">        #define PA5_MASK                                     (0x00000020u)</span>
<a name="l04778"></a>04778 <span class="preprocessor"></span><span class="preprocessor">        #define PA5_BIT                                      (5)</span>
<a name="l04779"></a>04779 <span class="preprocessor"></span><span class="preprocessor">        #define PA5_BITS                                     (1)</span>
<a name="l04780"></a>04780 <span class="preprocessor"></span>        <span class="comment">/* PA4 field */</span>
<a name="l04781"></a>04781 <span class="preprocessor">        #define PA4                                          (0x00000010u)</span>
<a name="l04782"></a>04782 <span class="preprocessor"></span><span class="preprocessor">        #define PA4_MASK                                     (0x00000010u)</span>
<a name="l04783"></a>04783 <span class="preprocessor"></span><span class="preprocessor">        #define PA4_BIT                                      (4)</span>
<a name="l04784"></a>04784 <span class="preprocessor"></span><span class="preprocessor">        #define PA4_BITS                                     (1)</span>
<a name="l04785"></a>04785 <span class="preprocessor"></span>        <span class="comment">/* PA3 field */</span>
<a name="l04786"></a>04786 <span class="preprocessor">        #define PA3                                          (0x00000008u)</span>
<a name="l04787"></a>04787 <span class="preprocessor"></span><span class="preprocessor">        #define PA3_MASK                                     (0x00000008u)</span>
<a name="l04788"></a>04788 <span class="preprocessor"></span><span class="preprocessor">        #define PA3_BIT                                      (3)</span>
<a name="l04789"></a>04789 <span class="preprocessor"></span><span class="preprocessor">        #define PA3_BITS                                     (1)</span>
<a name="l04790"></a>04790 <span class="preprocessor"></span>        <span class="comment">/* PA2 field */</span>
<a name="l04791"></a>04791 <span class="preprocessor">        #define PA2                                          (0x00000004u)</span>
<a name="l04792"></a>04792 <span class="preprocessor"></span><span class="preprocessor">        #define PA2_MASK                                     (0x00000004u)</span>
<a name="l04793"></a>04793 <span class="preprocessor"></span><span class="preprocessor">        #define PA2_BIT                                      (2)</span>
<a name="l04794"></a>04794 <span class="preprocessor"></span><span class="preprocessor">        #define PA2_BITS                                     (1)</span>
<a name="l04795"></a>04795 <span class="preprocessor"></span>        <span class="comment">/* PA1 field */</span>
<a name="l04796"></a>04796 <span class="preprocessor">        #define PA1                                          (0x00000002u)</span>
<a name="l04797"></a>04797 <span class="preprocessor"></span><span class="preprocessor">        #define PA1_MASK                                     (0x00000002u)</span>
<a name="l04798"></a>04798 <span class="preprocessor"></span><span class="preprocessor">        #define PA1_BIT                                      (1)</span>
<a name="l04799"></a>04799 <span class="preprocessor"></span><span class="preprocessor">        #define PA1_BITS                                     (1)</span>
<a name="l04800"></a>04800 <span class="preprocessor"></span>        <span class="comment">/* PA0 field */</span>
<a name="l04801"></a>04801 <span class="preprocessor">        #define PA0                                          (0x00000001u)</span>
<a name="l04802"></a>04802 <span class="preprocessor"></span><span class="preprocessor">        #define PA0_MASK                                     (0x00000001u)</span>
<a name="l04803"></a>04803 <span class="preprocessor"></span><span class="preprocessor">        #define PA0_BIT                                      (0)</span>
<a name="l04804"></a>04804 <span class="preprocessor"></span><span class="preprocessor">        #define PA0_BITS                                     (1)</span>
<a name="l04805"></a>04805 <span class="preprocessor"></span>
<a name="l04806"></a><a class="code" href="regs_8h.html#a0487badba08092297cc6d26f7164b98e">04806</a> <span class="preprocessor">#define GPIO_PBCFGL                                          *((volatile int32u *)0x4000B400u)</span>
<a name="l04807"></a><a class="code" href="regs_8h.html#a3aee1ab025ab17b249385e63eea8ccab">04807</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PBCFGL_REG                                      *((volatile int32u *)0x4000B400u)</span>
<a name="l04808"></a><a class="code" href="regs_8h.html#a174d8a313dc5ddb4098c015a6b0e850e">04808</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PBCFGL_ADDR                                     (0x4000B400u)</span>
<a name="l04809"></a><a class="code" href="regs_8h.html#ad0b59aeec73890a362b02d57ba8649b8">04809</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PBCFGL_RESET                                    (0x00004444u)</span>
<a name="l04810"></a>04810 <span class="preprocessor"></span>        <span class="comment">/* PB3_CFG field */</span>
<a name="l04811"></a><a class="code" href="regs_8h.html#a540f7cb3009886ac3ac88e7b1f64fa09">04811</a> <span class="preprocessor">        #define PB3_CFG                                      (0x0000F000u)</span>
<a name="l04812"></a><a class="code" href="regs_8h.html#a18e60b35ccb1a751f091e13d0fe0d86f">04812</a> <span class="preprocessor"></span><span class="preprocessor">        #define PB3_CFG_MASK                                 (0x0000F000u)</span>
<a name="l04813"></a><a class="code" href="regs_8h.html#a3c26d682ad40f622925ec57ed2ab1532">04813</a> <span class="preprocessor"></span><span class="preprocessor">        #define PB3_CFG_BIT                                  (12)</span>
<a name="l04814"></a><a class="code" href="regs_8h.html#a2bedf317299e859199acf386f94687cb">04814</a> <span class="preprocessor"></span><span class="preprocessor">        #define PB3_CFG_BITS                                 (4)</span>
<a name="l04815"></a>04815 <span class="preprocessor"></span>        <span class="comment">/* PB2_CFG field */</span>
<a name="l04816"></a><a class="code" href="regs_8h.html#a9be9cc786c84470a8f74aed4ed44ca28">04816</a> <span class="preprocessor">        #define PB2_CFG                                      (0x00000F00u)</span>
<a name="l04817"></a><a class="code" href="regs_8h.html#add480f2c40f0c14e408d2d1cd08b72fe">04817</a> <span class="preprocessor"></span><span class="preprocessor">        #define PB2_CFG_MASK                                 (0x00000F00u)</span>
<a name="l04818"></a><a class="code" href="regs_8h.html#a8b956f21907d143f442ae006562665bf">04818</a> <span class="preprocessor"></span><span class="preprocessor">        #define PB2_CFG_BIT                                  (8)</span>
<a name="l04819"></a><a class="code" href="regs_8h.html#ad043e4f84f5188985717b4b9d8a45ec5">04819</a> <span class="preprocessor"></span><span class="preprocessor">        #define PB2_CFG_BITS                                 (4)</span>
<a name="l04820"></a>04820 <span class="preprocessor"></span>        <span class="comment">/* PB1_CFG field */</span>
<a name="l04821"></a><a class="code" href="regs_8h.html#af3ddf6c11e1e0e7b588bfa5a1b4d3af5">04821</a> <span class="preprocessor">        #define PB1_CFG                                      (0x000000F0u)</span>
<a name="l04822"></a><a class="code" href="regs_8h.html#aa6dcbf14f1e3f43bd8271e7f72d01e92">04822</a> <span class="preprocessor"></span><span class="preprocessor">        #define PB1_CFG_MASK                                 (0x000000F0u)</span>
<a name="l04823"></a><a class="code" href="regs_8h.html#a7126dfcf0ccbbeeb9885674d2f130c01">04823</a> <span class="preprocessor"></span><span class="preprocessor">        #define PB1_CFG_BIT                                  (4)</span>
<a name="l04824"></a><a class="code" href="regs_8h.html#a68f11c2a1302395af5f899318769f015">04824</a> <span class="preprocessor"></span><span class="preprocessor">        #define PB1_CFG_BITS                                 (4)</span>
<a name="l04825"></a>04825 <span class="preprocessor"></span>        <span class="comment">/* PB0_CFG field */</span>
<a name="l04826"></a><a class="code" href="regs_8h.html#a3d96921341a4979b309f0828fceefac4">04826</a> <span class="preprocessor">        #define PB0_CFG                                      (0x0000000Fu)</span>
<a name="l04827"></a><a class="code" href="regs_8h.html#a8159ce5ce964d2ceef89ab37866ab7ff">04827</a> <span class="preprocessor"></span><span class="preprocessor">        #define PB0_CFG_MASK                                 (0x0000000Fu)</span>
<a name="l04828"></a><a class="code" href="regs_8h.html#a906a2aa10334d6ce24ae8175264a5b11">04828</a> <span class="preprocessor"></span><span class="preprocessor">        #define PB0_CFG_BIT                                  (0)</span>
<a name="l04829"></a><a class="code" href="regs_8h.html#a4ecae9e6e2e7e9677e4c43a64b69f299">04829</a> <span class="preprocessor"></span><span class="preprocessor">        #define PB0_CFG_BITS                                 (4)</span>
<a name="l04830"></a>04830 <span class="preprocessor"></span>
<a name="l04831"></a><a class="code" href="regs_8h.html#aef24939468dd77763c73779b66b3a8cc">04831</a> <span class="preprocessor">#define GPIO_PBCFGH                                          *((volatile int32u *)0x4000B404u)</span>
<a name="l04832"></a><a class="code" href="regs_8h.html#a3993a7ea276ffe2b4ecd976e2b95b6c9">04832</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PBCFGH_REG                                      *((volatile int32u *)0x4000B404u)</span>
<a name="l04833"></a><a class="code" href="regs_8h.html#adf7c6b49429d9ce74508ff7befb66dc4">04833</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PBCFGH_ADDR                                     (0x4000B404u)</span>
<a name="l04834"></a><a class="code" href="regs_8h.html#aa933e54dee898037a984e425a46d8411">04834</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PBCFGH_RESET                                    (0x00004444u)</span>
<a name="l04835"></a>04835 <span class="preprocessor"></span>        <span class="comment">/* PB7_CFG field */</span>
<a name="l04836"></a><a class="code" href="regs_8h.html#ac5a784d4cba859f675c20bfe00508cfa">04836</a> <span class="preprocessor">        #define PB7_CFG                                      (0x0000F000u)</span>
<a name="l04837"></a><a class="code" href="regs_8h.html#ac3d84cc167124df650e48e1ceac505f0">04837</a> <span class="preprocessor"></span><span class="preprocessor">        #define PB7_CFG_MASK                                 (0x0000F000u)</span>
<a name="l04838"></a><a class="code" href="regs_8h.html#a6e89c77ec2295ad7969b6120e99947da">04838</a> <span class="preprocessor"></span><span class="preprocessor">        #define PB7_CFG_BIT                                  (12)</span>
<a name="l04839"></a><a class="code" href="regs_8h.html#aa1e7b3bfdea364e0b4b50a4cbb6a6823">04839</a> <span class="preprocessor"></span><span class="preprocessor">        #define PB7_CFG_BITS                                 (4)</span>
<a name="l04840"></a>04840 <span class="preprocessor"></span>        <span class="comment">/* PB6_CFG field */</span>
<a name="l04841"></a><a class="code" href="regs_8h.html#a5e82d9227460e6d22a4fe3991dd93d67">04841</a> <span class="preprocessor">        #define PB6_CFG                                      (0x00000F00u)</span>
<a name="l04842"></a><a class="code" href="regs_8h.html#ae9b4d1162e1b80188cbf5378f8223369">04842</a> <span class="preprocessor"></span><span class="preprocessor">        #define PB6_CFG_MASK                                 (0x00000F00u)</span>
<a name="l04843"></a><a class="code" href="regs_8h.html#a90a9784a5b6fcf5813c674f56f7b4eb3">04843</a> <span class="preprocessor"></span><span class="preprocessor">        #define PB6_CFG_BIT                                  (8)</span>
<a name="l04844"></a><a class="code" href="regs_8h.html#a402c2d80341a01a2f5b91053650f24b0">04844</a> <span class="preprocessor"></span><span class="preprocessor">        #define PB6_CFG_BITS                                 (4)</span>
<a name="l04845"></a>04845 <span class="preprocessor"></span>        <span class="comment">/* PB5_CFG field */</span>
<a name="l04846"></a><a class="code" href="regs_8h.html#a79f0cc0eb03d1d54fff0e4d48ea516c1">04846</a> <span class="preprocessor">        #define PB5_CFG                                      (0x000000F0u)</span>
<a name="l04847"></a><a class="code" href="regs_8h.html#ade4abf9e53a781d81ec55fa7a89034d0">04847</a> <span class="preprocessor"></span><span class="preprocessor">        #define PB5_CFG_MASK                                 (0x000000F0u)</span>
<a name="l04848"></a><a class="code" href="regs_8h.html#a2a20ac3e8b8ab511f7bf7c5c0101532f">04848</a> <span class="preprocessor"></span><span class="preprocessor">        #define PB5_CFG_BIT                                  (4)</span>
<a name="l04849"></a><a class="code" href="regs_8h.html#a2b5736028447ec7296ac62f122218672">04849</a> <span class="preprocessor"></span><span class="preprocessor">        #define PB5_CFG_BITS                                 (4)</span>
<a name="l04850"></a>04850 <span class="preprocessor"></span>        <span class="comment">/* PB4_CFG field */</span>
<a name="l04851"></a><a class="code" href="regs_8h.html#a03d24fe9246a5ca59342531add720e3f">04851</a> <span class="preprocessor">        #define PB4_CFG                                      (0x0000000Fu)</span>
<a name="l04852"></a><a class="code" href="regs_8h.html#a3477b7e35c348fe52a49f69e31475251">04852</a> <span class="preprocessor"></span><span class="preprocessor">        #define PB4_CFG_MASK                                 (0x0000000Fu)</span>
<a name="l04853"></a><a class="code" href="regs_8h.html#a1f3a7f233c78e25be1ca5a2be2de02e4">04853</a> <span class="preprocessor"></span><span class="preprocessor">        #define PB4_CFG_BIT                                  (0)</span>
<a name="l04854"></a><a class="code" href="regs_8h.html#ad1bea553ef6a6c5eca7398b6dc5d415d">04854</a> <span class="preprocessor"></span><span class="preprocessor">        #define PB4_CFG_BITS                                 (4)</span>
<a name="l04855"></a>04855 <span class="preprocessor"></span>
<a name="l04856"></a><a class="code" href="regs_8h.html#a016c57c4c98bb0f617b796bf47900124">04856</a> <span class="preprocessor">#define GPIO_PBIN                                            *((volatile int32u *)0x4000B408u)</span>
<a name="l04857"></a><a class="code" href="regs_8h.html#ab0fd46e9c6c84f38dce812e46e24b40d">04857</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PBIN_REG                                        *((volatile int32u *)0x4000B408u)</span>
<a name="l04858"></a><a class="code" href="regs_8h.html#ad94ffdc08d19bfaa35ceed5b2e742dea">04858</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PBIN_ADDR                                       (0x4000B408u)</span>
<a name="l04859"></a><a class="code" href="regs_8h.html#aa19b2b6f605f94f38ec58e4ebdc6bf0a">04859</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PBIN_RESET                                      (0x00000000u)</span>
<a name="l04860"></a>04860 <span class="preprocessor"></span>        <span class="comment">/* PB7 field */</span>
<a name="l04861"></a>04861 <span class="preprocessor">        #define PB7                                          (0x00000080u)</span>
<a name="l04862"></a>04862 <span class="preprocessor"></span><span class="preprocessor">        #define PB7_MASK                                     (0x00000080u)</span>
<a name="l04863"></a>04863 <span class="preprocessor"></span><span class="preprocessor">        #define PB7_BIT                                      (7)</span>
<a name="l04864"></a>04864 <span class="preprocessor"></span><span class="preprocessor">        #define PB7_BITS                                     (1)</span>
<a name="l04865"></a>04865 <span class="preprocessor"></span>        <span class="comment">/* PB6 field */</span>
<a name="l04866"></a>04866 <span class="preprocessor">        #define PB6                                          (0x00000040u)</span>
<a name="l04867"></a>04867 <span class="preprocessor"></span><span class="preprocessor">        #define PB6_MASK                                     (0x00000040u)</span>
<a name="l04868"></a>04868 <span class="preprocessor"></span><span class="preprocessor">        #define PB6_BIT                                      (6)</span>
<a name="l04869"></a>04869 <span class="preprocessor"></span><span class="preprocessor">        #define PB6_BITS                                     (1)</span>
<a name="l04870"></a>04870 <span class="preprocessor"></span>        <span class="comment">/* PB5 field */</span>
<a name="l04871"></a>04871 <span class="preprocessor">        #define PB5                                          (0x00000020u)</span>
<a name="l04872"></a>04872 <span class="preprocessor"></span><span class="preprocessor">        #define PB5_MASK                                     (0x00000020u)</span>
<a name="l04873"></a>04873 <span class="preprocessor"></span><span class="preprocessor">        #define PB5_BIT                                      (5)</span>
<a name="l04874"></a>04874 <span class="preprocessor"></span><span class="preprocessor">        #define PB5_BITS                                     (1)</span>
<a name="l04875"></a>04875 <span class="preprocessor"></span>        <span class="comment">/* PB4 field */</span>
<a name="l04876"></a>04876 <span class="preprocessor">        #define PB4                                          (0x00000010u)</span>
<a name="l04877"></a>04877 <span class="preprocessor"></span><span class="preprocessor">        #define PB4_MASK                                     (0x00000010u)</span>
<a name="l04878"></a>04878 <span class="preprocessor"></span><span class="preprocessor">        #define PB4_BIT                                      (4)</span>
<a name="l04879"></a>04879 <span class="preprocessor"></span><span class="preprocessor">        #define PB4_BITS                                     (1)</span>
<a name="l04880"></a>04880 <span class="preprocessor"></span>        <span class="comment">/* PB3 field */</span>
<a name="l04881"></a>04881 <span class="preprocessor">        #define PB3                                          (0x00000008u)</span>
<a name="l04882"></a>04882 <span class="preprocessor"></span><span class="preprocessor">        #define PB3_MASK                                     (0x00000008u)</span>
<a name="l04883"></a>04883 <span class="preprocessor"></span><span class="preprocessor">        #define PB3_BIT                                      (3)</span>
<a name="l04884"></a>04884 <span class="preprocessor"></span><span class="preprocessor">        #define PB3_BITS                                     (1)</span>
<a name="l04885"></a>04885 <span class="preprocessor"></span>        <span class="comment">/* PB2 field */</span>
<a name="l04886"></a>04886 <span class="preprocessor">        #define PB2                                          (0x00000004u)</span>
<a name="l04887"></a>04887 <span class="preprocessor"></span><span class="preprocessor">        #define PB2_MASK                                     (0x00000004u)</span>
<a name="l04888"></a>04888 <span class="preprocessor"></span><span class="preprocessor">        #define PB2_BIT                                      (2)</span>
<a name="l04889"></a>04889 <span class="preprocessor"></span><span class="preprocessor">        #define PB2_BITS                                     (1)</span>
<a name="l04890"></a>04890 <span class="preprocessor"></span>        <span class="comment">/* PB1 field */</span>
<a name="l04891"></a>04891 <span class="preprocessor">        #define PB1                                          (0x00000002u)</span>
<a name="l04892"></a>04892 <span class="preprocessor"></span><span class="preprocessor">        #define PB1_MASK                                     (0x00000002u)</span>
<a name="l04893"></a>04893 <span class="preprocessor"></span><span class="preprocessor">        #define PB1_BIT                                      (1)</span>
<a name="l04894"></a>04894 <span class="preprocessor"></span><span class="preprocessor">        #define PB1_BITS                                     (1)</span>
<a name="l04895"></a>04895 <span class="preprocessor"></span>        <span class="comment">/* PB0 field */</span>
<a name="l04896"></a>04896 <span class="preprocessor">        #define PB0                                          (0x00000001u)</span>
<a name="l04897"></a>04897 <span class="preprocessor"></span><span class="preprocessor">        #define PB0_MASK                                     (0x00000001u)</span>
<a name="l04898"></a>04898 <span class="preprocessor"></span><span class="preprocessor">        #define PB0_BIT                                      (0)</span>
<a name="l04899"></a>04899 <span class="preprocessor"></span><span class="preprocessor">        #define PB0_BITS                                     (1)</span>
<a name="l04900"></a>04900 <span class="preprocessor"></span>
<a name="l04901"></a><a class="code" href="regs_8h.html#a424e7de6c38a0d402c6d904d99088aec">04901</a> <span class="preprocessor">#define GPIO_PBOUT                                           *((volatile int32u *)0x4000B40Cu)</span>
<a name="l04902"></a><a class="code" href="regs_8h.html#a2271a1c985bdbc67a17fb3c0a53ce6e6">04902</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PBOUT_REG                                       *((volatile int32u *)0x4000B40Cu)</span>
<a name="l04903"></a><a class="code" href="regs_8h.html#abd0cd79e99f69598666d2e50038a6857">04903</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PBOUT_ADDR                                      (0x4000B40Cu)</span>
<a name="l04904"></a><a class="code" href="regs_8h.html#a62385ad9469c84e8e990e81f83773caf">04904</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PBOUT_RESET                                     (0x00000000u)</span>
<a name="l04905"></a>04905 <span class="preprocessor"></span>        <span class="comment">/* PB7 field */</span>
<a name="l04906"></a>04906 <span class="preprocessor">        #define PB7                                          (0x00000080u)</span>
<a name="l04907"></a>04907 <span class="preprocessor"></span><span class="preprocessor">        #define PB7_MASK                                     (0x00000080u)</span>
<a name="l04908"></a>04908 <span class="preprocessor"></span><span class="preprocessor">        #define PB7_BIT                                      (7)</span>
<a name="l04909"></a>04909 <span class="preprocessor"></span><span class="preprocessor">        #define PB7_BITS                                     (1)</span>
<a name="l04910"></a>04910 <span class="preprocessor"></span>        <span class="comment">/* PB6 field */</span>
<a name="l04911"></a>04911 <span class="preprocessor">        #define PB6                                          (0x00000040u)</span>
<a name="l04912"></a>04912 <span class="preprocessor"></span><span class="preprocessor">        #define PB6_MASK                                     (0x00000040u)</span>
<a name="l04913"></a>04913 <span class="preprocessor"></span><span class="preprocessor">        #define PB6_BIT                                      (6)</span>
<a name="l04914"></a>04914 <span class="preprocessor"></span><span class="preprocessor">        #define PB6_BITS                                     (1)</span>
<a name="l04915"></a>04915 <span class="preprocessor"></span>        <span class="comment">/* PB5 field */</span>
<a name="l04916"></a>04916 <span class="preprocessor">        #define PB5                                          (0x00000020u)</span>
<a name="l04917"></a>04917 <span class="preprocessor"></span><span class="preprocessor">        #define PB5_MASK                                     (0x00000020u)</span>
<a name="l04918"></a>04918 <span class="preprocessor"></span><span class="preprocessor">        #define PB5_BIT                                      (5)</span>
<a name="l04919"></a>04919 <span class="preprocessor"></span><span class="preprocessor">        #define PB5_BITS                                     (1)</span>
<a name="l04920"></a>04920 <span class="preprocessor"></span>        <span class="comment">/* PB4 field */</span>
<a name="l04921"></a>04921 <span class="preprocessor">        #define PB4                                          (0x00000010u)</span>
<a name="l04922"></a>04922 <span class="preprocessor"></span><span class="preprocessor">        #define PB4_MASK                                     (0x00000010u)</span>
<a name="l04923"></a>04923 <span class="preprocessor"></span><span class="preprocessor">        #define PB4_BIT                                      (4)</span>
<a name="l04924"></a>04924 <span class="preprocessor"></span><span class="preprocessor">        #define PB4_BITS                                     (1)</span>
<a name="l04925"></a>04925 <span class="preprocessor"></span>        <span class="comment">/* PB3 field */</span>
<a name="l04926"></a>04926 <span class="preprocessor">        #define PB3                                          (0x00000008u)</span>
<a name="l04927"></a>04927 <span class="preprocessor"></span><span class="preprocessor">        #define PB3_MASK                                     (0x00000008u)</span>
<a name="l04928"></a>04928 <span class="preprocessor"></span><span class="preprocessor">        #define PB3_BIT                                      (3)</span>
<a name="l04929"></a>04929 <span class="preprocessor"></span><span class="preprocessor">        #define PB3_BITS                                     (1)</span>
<a name="l04930"></a>04930 <span class="preprocessor"></span>        <span class="comment">/* PB2 field */</span>
<a name="l04931"></a>04931 <span class="preprocessor">        #define PB2                                          (0x00000004u)</span>
<a name="l04932"></a>04932 <span class="preprocessor"></span><span class="preprocessor">        #define PB2_MASK                                     (0x00000004u)</span>
<a name="l04933"></a>04933 <span class="preprocessor"></span><span class="preprocessor">        #define PB2_BIT                                      (2)</span>
<a name="l04934"></a>04934 <span class="preprocessor"></span><span class="preprocessor">        #define PB2_BITS                                     (1)</span>
<a name="l04935"></a>04935 <span class="preprocessor"></span>        <span class="comment">/* PB1 field */</span>
<a name="l04936"></a>04936 <span class="preprocessor">        #define PB1                                          (0x00000002u)</span>
<a name="l04937"></a>04937 <span class="preprocessor"></span><span class="preprocessor">        #define PB1_MASK                                     (0x00000002u)</span>
<a name="l04938"></a>04938 <span class="preprocessor"></span><span class="preprocessor">        #define PB1_BIT                                      (1)</span>
<a name="l04939"></a>04939 <span class="preprocessor"></span><span class="preprocessor">        #define PB1_BITS                                     (1)</span>
<a name="l04940"></a>04940 <span class="preprocessor"></span>        <span class="comment">/* PB0 field */</span>
<a name="l04941"></a>04941 <span class="preprocessor">        #define PB0                                          (0x00000001u)</span>
<a name="l04942"></a>04942 <span class="preprocessor"></span><span class="preprocessor">        #define PB0_MASK                                     (0x00000001u)</span>
<a name="l04943"></a>04943 <span class="preprocessor"></span><span class="preprocessor">        #define PB0_BIT                                      (0)</span>
<a name="l04944"></a>04944 <span class="preprocessor"></span><span class="preprocessor">        #define PB0_BITS                                     (1)</span>
<a name="l04945"></a>04945 <span class="preprocessor"></span>
<a name="l04946"></a><a class="code" href="regs_8h.html#a55c5c9d8c10d8a71013ac28031f848e8">04946</a> <span class="preprocessor">#define GPIO_PBSET                                           *((volatile int32u *)0x4000B410u)</span>
<a name="l04947"></a><a class="code" href="regs_8h.html#acf7e47ca7ced656d1e969e09c233c2b8">04947</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PBSET_REG                                       *((volatile int32u *)0x4000B410u)</span>
<a name="l04948"></a><a class="code" href="regs_8h.html#abd811f86607444e5f06374e6da48801c">04948</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PBSET_ADDR                                      (0x4000B410u)</span>
<a name="l04949"></a><a class="code" href="regs_8h.html#ae334f7e34e9939075a967bb459c696ad">04949</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PBSET_RESET                                     (0x00000000u)</span>
<a name="l04950"></a>04950 <span class="preprocessor"></span>        <span class="comment">/* GPIO_PXSETRSVD field */</span>
<a name="l04951"></a>04951 <span class="preprocessor">        #define GPIO_PXSETRSVD                               (0x0000FF00u)</span>
<a name="l04952"></a>04952 <span class="preprocessor"></span><span class="preprocessor">        #define GPIO_PXSETRSVD_MASK                          (0x0000FF00u)</span>
<a name="l04953"></a>04953 <span class="preprocessor"></span><span class="preprocessor">        #define GPIO_PXSETRSVD_BIT                           (8)</span>
<a name="l04954"></a>04954 <span class="preprocessor"></span><span class="preprocessor">        #define GPIO_PXSETRSVD_BITS                          (8)</span>
<a name="l04955"></a>04955 <span class="preprocessor"></span>        <span class="comment">/* PB7 field */</span>
<a name="l04956"></a>04956 <span class="preprocessor">        #define PB7                                          (0x00000080u)</span>
<a name="l04957"></a>04957 <span class="preprocessor"></span><span class="preprocessor">        #define PB7_MASK                                     (0x00000080u)</span>
<a name="l04958"></a>04958 <span class="preprocessor"></span><span class="preprocessor">        #define PB7_BIT                                      (7)</span>
<a name="l04959"></a>04959 <span class="preprocessor"></span><span class="preprocessor">        #define PB7_BITS                                     (1)</span>
<a name="l04960"></a>04960 <span class="preprocessor"></span>        <span class="comment">/* PB6 field */</span>
<a name="l04961"></a>04961 <span class="preprocessor">        #define PB6                                          (0x00000040u)</span>
<a name="l04962"></a>04962 <span class="preprocessor"></span><span class="preprocessor">        #define PB6_MASK                                     (0x00000040u)</span>
<a name="l04963"></a>04963 <span class="preprocessor"></span><span class="preprocessor">        #define PB6_BIT                                      (6)</span>
<a name="l04964"></a>04964 <span class="preprocessor"></span><span class="preprocessor">        #define PB6_BITS                                     (1)</span>
<a name="l04965"></a>04965 <span class="preprocessor"></span>        <span class="comment">/* PB5 field */</span>
<a name="l04966"></a>04966 <span class="preprocessor">        #define PB5                                          (0x00000020u)</span>
<a name="l04967"></a>04967 <span class="preprocessor"></span><span class="preprocessor">        #define PB5_MASK                                     (0x00000020u)</span>
<a name="l04968"></a>04968 <span class="preprocessor"></span><span class="preprocessor">        #define PB5_BIT                                      (5)</span>
<a name="l04969"></a>04969 <span class="preprocessor"></span><span class="preprocessor">        #define PB5_BITS                                     (1)</span>
<a name="l04970"></a>04970 <span class="preprocessor"></span>        <span class="comment">/* PB4 field */</span>
<a name="l04971"></a>04971 <span class="preprocessor">        #define PB4                                          (0x00000010u)</span>
<a name="l04972"></a>04972 <span class="preprocessor"></span><span class="preprocessor">        #define PB4_MASK                                     (0x00000010u)</span>
<a name="l04973"></a>04973 <span class="preprocessor"></span><span class="preprocessor">        #define PB4_BIT                                      (4)</span>
<a name="l04974"></a>04974 <span class="preprocessor"></span><span class="preprocessor">        #define PB4_BITS                                     (1)</span>
<a name="l04975"></a>04975 <span class="preprocessor"></span>        <span class="comment">/* PB3 field */</span>
<a name="l04976"></a>04976 <span class="preprocessor">        #define PB3                                          (0x00000008u)</span>
<a name="l04977"></a>04977 <span class="preprocessor"></span><span class="preprocessor">        #define PB3_MASK                                     (0x00000008u)</span>
<a name="l04978"></a>04978 <span class="preprocessor"></span><span class="preprocessor">        #define PB3_BIT                                      (3)</span>
<a name="l04979"></a>04979 <span class="preprocessor"></span><span class="preprocessor">        #define PB3_BITS                                     (1)</span>
<a name="l04980"></a>04980 <span class="preprocessor"></span>        <span class="comment">/* PB2 field */</span>
<a name="l04981"></a>04981 <span class="preprocessor">        #define PB2                                          (0x00000004u)</span>
<a name="l04982"></a>04982 <span class="preprocessor"></span><span class="preprocessor">        #define PB2_MASK                                     (0x00000004u)</span>
<a name="l04983"></a>04983 <span class="preprocessor"></span><span class="preprocessor">        #define PB2_BIT                                      (2)</span>
<a name="l04984"></a>04984 <span class="preprocessor"></span><span class="preprocessor">        #define PB2_BITS                                     (1)</span>
<a name="l04985"></a>04985 <span class="preprocessor"></span>        <span class="comment">/* PB1 field */</span>
<a name="l04986"></a>04986 <span class="preprocessor">        #define PB1                                          (0x00000002u)</span>
<a name="l04987"></a>04987 <span class="preprocessor"></span><span class="preprocessor">        #define PB1_MASK                                     (0x00000002u)</span>
<a name="l04988"></a>04988 <span class="preprocessor"></span><span class="preprocessor">        #define PB1_BIT                                      (1)</span>
<a name="l04989"></a>04989 <span class="preprocessor"></span><span class="preprocessor">        #define PB1_BITS                                     (1)</span>
<a name="l04990"></a>04990 <span class="preprocessor"></span>        <span class="comment">/* PB0 field */</span>
<a name="l04991"></a>04991 <span class="preprocessor">        #define PB0                                          (0x00000001u)</span>
<a name="l04992"></a>04992 <span class="preprocessor"></span><span class="preprocessor">        #define PB0_MASK                                     (0x00000001u)</span>
<a name="l04993"></a>04993 <span class="preprocessor"></span><span class="preprocessor">        #define PB0_BIT                                      (0)</span>
<a name="l04994"></a>04994 <span class="preprocessor"></span><span class="preprocessor">        #define PB0_BITS                                     (1)</span>
<a name="l04995"></a>04995 <span class="preprocessor"></span>
<a name="l04996"></a><a class="code" href="regs_8h.html#afe3c50bf78b7cd895a815420dbf7ac95">04996</a> <span class="preprocessor">#define GPIO_PBCLR                                           *((volatile int32u *)0x4000B414u)</span>
<a name="l04997"></a><a class="code" href="regs_8h.html#a2a05fa7df42eb2b048b8005c4fa8e9fe">04997</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PBCLR_REG                                       *((volatile int32u *)0x4000B414u)</span>
<a name="l04998"></a><a class="code" href="regs_8h.html#a1bed41f5c1711ffc2ca334c6c496a88b">04998</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PBCLR_ADDR                                      (0x4000B414u)</span>
<a name="l04999"></a><a class="code" href="regs_8h.html#ae1b279f5c12d474510e284091aa9def7">04999</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PBCLR_RESET                                     (0x00000000u)</span>
<a name="l05000"></a>05000 <span class="preprocessor"></span>        <span class="comment">/* PB7 field */</span>
<a name="l05001"></a>05001 <span class="preprocessor">        #define PB7                                          (0x00000080u)</span>
<a name="l05002"></a>05002 <span class="preprocessor"></span><span class="preprocessor">        #define PB7_MASK                                     (0x00000080u)</span>
<a name="l05003"></a>05003 <span class="preprocessor"></span><span class="preprocessor">        #define PB7_BIT                                      (7)</span>
<a name="l05004"></a>05004 <span class="preprocessor"></span><span class="preprocessor">        #define PB7_BITS                                     (1)</span>
<a name="l05005"></a>05005 <span class="preprocessor"></span>        <span class="comment">/* PB6 field */</span>
<a name="l05006"></a>05006 <span class="preprocessor">        #define PB6                                          (0x00000040u)</span>
<a name="l05007"></a>05007 <span class="preprocessor"></span><span class="preprocessor">        #define PB6_MASK                                     (0x00000040u)</span>
<a name="l05008"></a>05008 <span class="preprocessor"></span><span class="preprocessor">        #define PB6_BIT                                      (6)</span>
<a name="l05009"></a>05009 <span class="preprocessor"></span><span class="preprocessor">        #define PB6_BITS                                     (1)</span>
<a name="l05010"></a>05010 <span class="preprocessor"></span>        <span class="comment">/* PB5 field */</span>
<a name="l05011"></a>05011 <span class="preprocessor">        #define PB5                                          (0x00000020u)</span>
<a name="l05012"></a>05012 <span class="preprocessor"></span><span class="preprocessor">        #define PB5_MASK                                     (0x00000020u)</span>
<a name="l05013"></a>05013 <span class="preprocessor"></span><span class="preprocessor">        #define PB5_BIT                                      (5)</span>
<a name="l05014"></a>05014 <span class="preprocessor"></span><span class="preprocessor">        #define PB5_BITS                                     (1)</span>
<a name="l05015"></a>05015 <span class="preprocessor"></span>        <span class="comment">/* PB4 field */</span>
<a name="l05016"></a>05016 <span class="preprocessor">        #define PB4                                          (0x00000010u)</span>
<a name="l05017"></a>05017 <span class="preprocessor"></span><span class="preprocessor">        #define PB4_MASK                                     (0x00000010u)</span>
<a name="l05018"></a>05018 <span class="preprocessor"></span><span class="preprocessor">        #define PB4_BIT                                      (4)</span>
<a name="l05019"></a>05019 <span class="preprocessor"></span><span class="preprocessor">        #define PB4_BITS                                     (1)</span>
<a name="l05020"></a>05020 <span class="preprocessor"></span>        <span class="comment">/* PB3 field */</span>
<a name="l05021"></a>05021 <span class="preprocessor">        #define PB3                                          (0x00000008u)</span>
<a name="l05022"></a>05022 <span class="preprocessor"></span><span class="preprocessor">        #define PB3_MASK                                     (0x00000008u)</span>
<a name="l05023"></a>05023 <span class="preprocessor"></span><span class="preprocessor">        #define PB3_BIT                                      (3)</span>
<a name="l05024"></a>05024 <span class="preprocessor"></span><span class="preprocessor">        #define PB3_BITS                                     (1)</span>
<a name="l05025"></a>05025 <span class="preprocessor"></span>        <span class="comment">/* PB2 field */</span>
<a name="l05026"></a>05026 <span class="preprocessor">        #define PB2                                          (0x00000004u)</span>
<a name="l05027"></a>05027 <span class="preprocessor"></span><span class="preprocessor">        #define PB2_MASK                                     (0x00000004u)</span>
<a name="l05028"></a>05028 <span class="preprocessor"></span><span class="preprocessor">        #define PB2_BIT                                      (2)</span>
<a name="l05029"></a>05029 <span class="preprocessor"></span><span class="preprocessor">        #define PB2_BITS                                     (1)</span>
<a name="l05030"></a>05030 <span class="preprocessor"></span>        <span class="comment">/* PB1 field */</span>
<a name="l05031"></a>05031 <span class="preprocessor">        #define PB1                                          (0x00000002u)</span>
<a name="l05032"></a>05032 <span class="preprocessor"></span><span class="preprocessor">        #define PB1_MASK                                     (0x00000002u)</span>
<a name="l05033"></a>05033 <span class="preprocessor"></span><span class="preprocessor">        #define PB1_BIT                                      (1)</span>
<a name="l05034"></a>05034 <span class="preprocessor"></span><span class="preprocessor">        #define PB1_BITS                                     (1)</span>
<a name="l05035"></a>05035 <span class="preprocessor"></span>        <span class="comment">/* PB0 field */</span>
<a name="l05036"></a>05036 <span class="preprocessor">        #define PB0                                          (0x00000001u)</span>
<a name="l05037"></a>05037 <span class="preprocessor"></span><span class="preprocessor">        #define PB0_MASK                                     (0x00000001u)</span>
<a name="l05038"></a>05038 <span class="preprocessor"></span><span class="preprocessor">        #define PB0_BIT                                      (0)</span>
<a name="l05039"></a>05039 <span class="preprocessor"></span><span class="preprocessor">        #define PB0_BITS                                     (1)</span>
<a name="l05040"></a>05040 <span class="preprocessor"></span>
<a name="l05041"></a><a class="code" href="regs_8h.html#aab3cb59ab8eea17bfe54ae1914f2257b">05041</a> <span class="preprocessor">#define GPIO_PCCFGL                                          *((volatile int32u *)0x4000B800u)</span>
<a name="l05042"></a><a class="code" href="regs_8h.html#a1b12060860a26dfb558c2505746d731d">05042</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCCFGL_REG                                      *((volatile int32u *)0x4000B800u)</span>
<a name="l05043"></a><a class="code" href="regs_8h.html#a81c4aa78a6689d3f094e6a55634d652e">05043</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCCFGL_ADDR                                     (0x4000B800u)</span>
<a name="l05044"></a><a class="code" href="regs_8h.html#ae3de38397728ae86967eb626caf40850">05044</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCCFGL_RESET                                    (0x00004444u)</span>
<a name="l05045"></a>05045 <span class="preprocessor"></span>        <span class="comment">/* PC3_CFG field */</span>
<a name="l05046"></a><a class="code" href="regs_8h.html#abda63d725ea450ff2907e8b8519b4bb2">05046</a> <span class="preprocessor">        #define PC3_CFG                                      (0x0000F000u)</span>
<a name="l05047"></a><a class="code" href="regs_8h.html#ae422ceedaf8d2e42c5b94c6d428d6811">05047</a> <span class="preprocessor"></span><span class="preprocessor">        #define PC3_CFG_MASK                                 (0x0000F000u)</span>
<a name="l05048"></a><a class="code" href="regs_8h.html#a3356948565ddabdbf5c805a36fb1e326">05048</a> <span class="preprocessor"></span><span class="preprocessor">        #define PC3_CFG_BIT                                  (12)</span>
<a name="l05049"></a><a class="code" href="regs_8h.html#a32b55e0c7cc129a14bcd5c513fa090a4">05049</a> <span class="preprocessor"></span><span class="preprocessor">        #define PC3_CFG_BITS                                 (4)</span>
<a name="l05050"></a>05050 <span class="preprocessor"></span>        <span class="comment">/* PC2_CFG field */</span>
<a name="l05051"></a><a class="code" href="regs_8h.html#ac942d66e6a28436dee2fc4008e536f64">05051</a> <span class="preprocessor">        #define PC2_CFG                                      (0x00000F00u)</span>
<a name="l05052"></a><a class="code" href="regs_8h.html#add32ebe8b49b733d2d232b0ff7235e3e">05052</a> <span class="preprocessor"></span><span class="preprocessor">        #define PC2_CFG_MASK                                 (0x00000F00u)</span>
<a name="l05053"></a><a class="code" href="regs_8h.html#a2195aea36d2dbcd0aba5b0dacf7710fc">05053</a> <span class="preprocessor"></span><span class="preprocessor">        #define PC2_CFG_BIT                                  (8)</span>
<a name="l05054"></a><a class="code" href="regs_8h.html#a147b3eefb5aaf704594366d9c9e457d3">05054</a> <span class="preprocessor"></span><span class="preprocessor">        #define PC2_CFG_BITS                                 (4)</span>
<a name="l05055"></a>05055 <span class="preprocessor"></span>        <span class="comment">/* PC1_CFG field */</span>
<a name="l05056"></a><a class="code" href="regs_8h.html#aadc28802c51bba119da62a04f3475e78">05056</a> <span class="preprocessor">        #define PC1_CFG                                      (0x000000F0u)</span>
<a name="l05057"></a><a class="code" href="regs_8h.html#a8f924289d0a16c2756d94a7d5592cf09">05057</a> <span class="preprocessor"></span><span class="preprocessor">        #define PC1_CFG_MASK                                 (0x000000F0u)</span>
<a name="l05058"></a><a class="code" href="regs_8h.html#a2f6e1629eda561462e6365a0e89a91a5">05058</a> <span class="preprocessor"></span><span class="preprocessor">        #define PC1_CFG_BIT                                  (4)</span>
<a name="l05059"></a><a class="code" href="regs_8h.html#acfa07193e56de4da79008be469b7aac9">05059</a> <span class="preprocessor"></span><span class="preprocessor">        #define PC1_CFG_BITS                                 (4)</span>
<a name="l05060"></a>05060 <span class="preprocessor"></span>        <span class="comment">/* PC0_CFG field */</span>
<a name="l05061"></a><a class="code" href="regs_8h.html#aa58fcf05e9f27cf0267784c4152c1e1c">05061</a> <span class="preprocessor">        #define PC0_CFG                                      (0x0000000Fu)</span>
<a name="l05062"></a><a class="code" href="regs_8h.html#a95154c092b0766c49c7aa28827ebed6e">05062</a> <span class="preprocessor"></span><span class="preprocessor">        #define PC0_CFG_MASK                                 (0x0000000Fu)</span>
<a name="l05063"></a><a class="code" href="regs_8h.html#a46078cad857468606c33f908f966bacd">05063</a> <span class="preprocessor"></span><span class="preprocessor">        #define PC0_CFG_BIT                                  (0)</span>
<a name="l05064"></a><a class="code" href="regs_8h.html#af70c6c6f52dd07fa927ae64b070f07ce">05064</a> <span class="preprocessor"></span><span class="preprocessor">        #define PC0_CFG_BITS                                 (4)</span>
<a name="l05065"></a>05065 <span class="preprocessor"></span>
<a name="l05066"></a><a class="code" href="regs_8h.html#af60e3356cb1b0a7bd25dff830f3f0f3e">05066</a> <span class="preprocessor">#define GPIO_PCCFGH                                          *((volatile int32u *)0x4000B804u)</span>
<a name="l05067"></a><a class="code" href="regs_8h.html#ad741b3d8809eb5b1eb0f176b4493f2da">05067</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCCFGH_REG                                      *((volatile int32u *)0x4000B804u)</span>
<a name="l05068"></a><a class="code" href="regs_8h.html#afe37a5699662fc539c327523d0ec31ab">05068</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCCFGH_ADDR                                     (0x4000B804u)</span>
<a name="l05069"></a><a class="code" href="regs_8h.html#aae79433c14d2f53524335f67213602b3">05069</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCCFGH_RESET                                    (0x00004444u)</span>
<a name="l05070"></a>05070 <span class="preprocessor"></span>        <span class="comment">/* PC7_CFG field */</span>
<a name="l05071"></a><a class="code" href="regs_8h.html#a037b9b70d19df6e4016895fc447fb89a">05071</a> <span class="preprocessor">        #define PC7_CFG                                      (0x0000F000u)</span>
<a name="l05072"></a><a class="code" href="regs_8h.html#ab422cb1d3f102c21fb245aad1ab2557f">05072</a> <span class="preprocessor"></span><span class="preprocessor">        #define PC7_CFG_MASK                                 (0x0000F000u)</span>
<a name="l05073"></a><a class="code" href="regs_8h.html#a4e04512e62d5f440b7be53d641087620">05073</a> <span class="preprocessor"></span><span class="preprocessor">        #define PC7_CFG_BIT                                  (12)</span>
<a name="l05074"></a><a class="code" href="regs_8h.html#a0f289171d24fb1e3dac9fc5775058465">05074</a> <span class="preprocessor"></span><span class="preprocessor">        #define PC7_CFG_BITS                                 (4)</span>
<a name="l05075"></a>05075 <span class="preprocessor"></span>        <span class="comment">/* PC6_CFG field */</span>
<a name="l05076"></a><a class="code" href="regs_8h.html#a9663e97ec96d685cdc8796c6dbfdbec7">05076</a> <span class="preprocessor">        #define PC6_CFG                                      (0x00000F00u)</span>
<a name="l05077"></a><a class="code" href="regs_8h.html#acdaeb7484c94720084efd99d5617d33c">05077</a> <span class="preprocessor"></span><span class="preprocessor">        #define PC6_CFG_MASK                                 (0x00000F00u)</span>
<a name="l05078"></a><a class="code" href="regs_8h.html#ae3ed96f0251eb0a464fdff8eefbf001d">05078</a> <span class="preprocessor"></span><span class="preprocessor">        #define PC6_CFG_BIT                                  (8)</span>
<a name="l05079"></a><a class="code" href="regs_8h.html#a1e167b8113fa6dffe2e6039d193f9430">05079</a> <span class="preprocessor"></span><span class="preprocessor">        #define PC6_CFG_BITS                                 (4)</span>
<a name="l05080"></a>05080 <span class="preprocessor"></span>        <span class="comment">/* PC5_CFG field */</span>
<a name="l05081"></a><a class="code" href="regs_8h.html#a2c852479e56eec531a451093f77d7c4f">05081</a> <span class="preprocessor">        #define PC5_CFG                                      (0x000000F0u)</span>
<a name="l05082"></a><a class="code" href="regs_8h.html#ab968fc36cc9be6a0493557b2510c266b">05082</a> <span class="preprocessor"></span><span class="preprocessor">        #define PC5_CFG_MASK                                 (0x000000F0u)</span>
<a name="l05083"></a><a class="code" href="regs_8h.html#a24b68a26848a0675dfc78a5fbf149ba7">05083</a> <span class="preprocessor"></span><span class="preprocessor">        #define PC5_CFG_BIT                                  (4)</span>
<a name="l05084"></a><a class="code" href="regs_8h.html#a2e90a0d98747242ef32297a2f86cf94b">05084</a> <span class="preprocessor"></span><span class="preprocessor">        #define PC5_CFG_BITS                                 (4)</span>
<a name="l05085"></a>05085 <span class="preprocessor"></span>        <span class="comment">/* PC4_CFG field */</span>
<a name="l05086"></a><a class="code" href="regs_8h.html#a62303fd4d024d672d3543d7ec7058838">05086</a> <span class="preprocessor">        #define PC4_CFG                                      (0x0000000Fu)</span>
<a name="l05087"></a><a class="code" href="regs_8h.html#ae973c592bdd68cb95e4ff91140785a8c">05087</a> <span class="preprocessor"></span><span class="preprocessor">        #define PC4_CFG_MASK                                 (0x0000000Fu)</span>
<a name="l05088"></a><a class="code" href="regs_8h.html#a367f19e8ecccdf57967e8081d9711abb">05088</a> <span class="preprocessor"></span><span class="preprocessor">        #define PC4_CFG_BIT                                  (0)</span>
<a name="l05089"></a><a class="code" href="regs_8h.html#ac4c608d0feabac6505ba405eb155fbc9">05089</a> <span class="preprocessor"></span><span class="preprocessor">        #define PC4_CFG_BITS                                 (4)</span>
<a name="l05090"></a>05090 <span class="preprocessor"></span>
<a name="l05091"></a><a class="code" href="regs_8h.html#a9c64529b88ee46ea73a443e9694c53f7">05091</a> <span class="preprocessor">#define GPIO_PCIN                                            *((volatile int32u *)0x4000B808u)</span>
<a name="l05092"></a><a class="code" href="regs_8h.html#afba5c8efda42d011ae11ee9d2bebc8b8">05092</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCIN_REG                                        *((volatile int32u *)0x4000B808u)</span>
<a name="l05093"></a><a class="code" href="regs_8h.html#ac7efcddfa9b31d89444567038968daf4">05093</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCIN_ADDR                                       (0x4000B808u)</span>
<a name="l05094"></a><a class="code" href="regs_8h.html#a782cd3c462b7dc971c96fe194ee307b5">05094</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCIN_RESET                                      (0x00000000u)</span>
<a name="l05095"></a>05095 <span class="preprocessor"></span>        <span class="comment">/* PC7 field */</span>
<a name="l05096"></a>05096 <span class="preprocessor">        #define PC7                                          (0x00000080u)</span>
<a name="l05097"></a>05097 <span class="preprocessor"></span><span class="preprocessor">        #define PC7_MASK                                     (0x00000080u)</span>
<a name="l05098"></a>05098 <span class="preprocessor"></span><span class="preprocessor">        #define PC7_BIT                                      (7)</span>
<a name="l05099"></a>05099 <span class="preprocessor"></span><span class="preprocessor">        #define PC7_BITS                                     (1)</span>
<a name="l05100"></a>05100 <span class="preprocessor"></span>        <span class="comment">/* PC6 field */</span>
<a name="l05101"></a>05101 <span class="preprocessor">        #define PC6                                          (0x00000040u)</span>
<a name="l05102"></a>05102 <span class="preprocessor"></span><span class="preprocessor">        #define PC6_MASK                                     (0x00000040u)</span>
<a name="l05103"></a>05103 <span class="preprocessor"></span><span class="preprocessor">        #define PC6_BIT                                      (6)</span>
<a name="l05104"></a>05104 <span class="preprocessor"></span><span class="preprocessor">        #define PC6_BITS                                     (1)</span>
<a name="l05105"></a>05105 <span class="preprocessor"></span>        <span class="comment">/* PC5 field */</span>
<a name="l05106"></a>05106 <span class="preprocessor">        #define PC5                                          (0x00000020u)</span>
<a name="l05107"></a>05107 <span class="preprocessor"></span><span class="preprocessor">        #define PC5_MASK                                     (0x00000020u)</span>
<a name="l05108"></a>05108 <span class="preprocessor"></span><span class="preprocessor">        #define PC5_BIT                                      (5)</span>
<a name="l05109"></a>05109 <span class="preprocessor"></span><span class="preprocessor">        #define PC5_BITS                                     (1)</span>
<a name="l05110"></a>05110 <span class="preprocessor"></span>        <span class="comment">/* PC4 field */</span>
<a name="l05111"></a>05111 <span class="preprocessor">        #define PC4                                          (0x00000010u)</span>
<a name="l05112"></a>05112 <span class="preprocessor"></span><span class="preprocessor">        #define PC4_MASK                                     (0x00000010u)</span>
<a name="l05113"></a>05113 <span class="preprocessor"></span><span class="preprocessor">        #define PC4_BIT                                      (4)</span>
<a name="l05114"></a>05114 <span class="preprocessor"></span><span class="preprocessor">        #define PC4_BITS                                     (1)</span>
<a name="l05115"></a>05115 <span class="preprocessor"></span>        <span class="comment">/* PC3 field */</span>
<a name="l05116"></a>05116 <span class="preprocessor">        #define PC3                                          (0x00000008u)</span>
<a name="l05117"></a>05117 <span class="preprocessor"></span><span class="preprocessor">        #define PC3_MASK                                     (0x00000008u)</span>
<a name="l05118"></a>05118 <span class="preprocessor"></span><span class="preprocessor">        #define PC3_BIT                                      (3)</span>
<a name="l05119"></a>05119 <span class="preprocessor"></span><span class="preprocessor">        #define PC3_BITS                                     (1)</span>
<a name="l05120"></a>05120 <span class="preprocessor"></span>        <span class="comment">/* PC2 field */</span>
<a name="l05121"></a>05121 <span class="preprocessor">        #define PC2                                          (0x00000004u)</span>
<a name="l05122"></a>05122 <span class="preprocessor"></span><span class="preprocessor">        #define PC2_MASK                                     (0x00000004u)</span>
<a name="l05123"></a>05123 <span class="preprocessor"></span><span class="preprocessor">        #define PC2_BIT                                      (2)</span>
<a name="l05124"></a>05124 <span class="preprocessor"></span><span class="preprocessor">        #define PC2_BITS                                     (1)</span>
<a name="l05125"></a>05125 <span class="preprocessor"></span>        <span class="comment">/* PC1 field */</span>
<a name="l05126"></a>05126 <span class="preprocessor">        #define PC1                                          (0x00000002u)</span>
<a name="l05127"></a>05127 <span class="preprocessor"></span><span class="preprocessor">        #define PC1_MASK                                     (0x00000002u)</span>
<a name="l05128"></a>05128 <span class="preprocessor"></span><span class="preprocessor">        #define PC1_BIT                                      (1)</span>
<a name="l05129"></a>05129 <span class="preprocessor"></span><span class="preprocessor">        #define PC1_BITS                                     (1)</span>
<a name="l05130"></a>05130 <span class="preprocessor"></span>        <span class="comment">/* PC0 field */</span>
<a name="l05131"></a>05131 <span class="preprocessor">        #define PC0                                          (0x00000001u)</span>
<a name="l05132"></a>05132 <span class="preprocessor"></span><span class="preprocessor">        #define PC0_MASK                                     (0x00000001u)</span>
<a name="l05133"></a>05133 <span class="preprocessor"></span><span class="preprocessor">        #define PC0_BIT                                      (0)</span>
<a name="l05134"></a>05134 <span class="preprocessor"></span><span class="preprocessor">        #define PC0_BITS                                     (1)</span>
<a name="l05135"></a>05135 <span class="preprocessor"></span>
<a name="l05136"></a><a class="code" href="regs_8h.html#a81f1163475395d768ca7dc4b4acf4753">05136</a> <span class="preprocessor">#define GPIO_PCOUT                                           *((volatile int32u *)0x4000B80Cu)</span>
<a name="l05137"></a><a class="code" href="regs_8h.html#abc086c39a97caf12d68611c7a8b149cb">05137</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCOUT_REG                                       *((volatile int32u *)0x4000B80Cu)</span>
<a name="l05138"></a><a class="code" href="regs_8h.html#abdbd085b1797ea33d010d4c7a6de130d">05138</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCOUT_ADDR                                      (0x4000B80Cu)</span>
<a name="l05139"></a><a class="code" href="regs_8h.html#ac08769108f368c6e413982954c34fb48">05139</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCOUT_RESET                                     (0x00000000u)</span>
<a name="l05140"></a>05140 <span class="preprocessor"></span>        <span class="comment">/* PC7 field */</span>
<a name="l05141"></a>05141 <span class="preprocessor">        #define PC7                                          (0x00000080u)</span>
<a name="l05142"></a>05142 <span class="preprocessor"></span><span class="preprocessor">        #define PC7_MASK                                     (0x00000080u)</span>
<a name="l05143"></a>05143 <span class="preprocessor"></span><span class="preprocessor">        #define PC7_BIT                                      (7)</span>
<a name="l05144"></a>05144 <span class="preprocessor"></span><span class="preprocessor">        #define PC7_BITS                                     (1)</span>
<a name="l05145"></a>05145 <span class="preprocessor"></span>        <span class="comment">/* PC6 field */</span>
<a name="l05146"></a>05146 <span class="preprocessor">        #define PC6                                          (0x00000040u)</span>
<a name="l05147"></a>05147 <span class="preprocessor"></span><span class="preprocessor">        #define PC6_MASK                                     (0x00000040u)</span>
<a name="l05148"></a>05148 <span class="preprocessor"></span><span class="preprocessor">        #define PC6_BIT                                      (6)</span>
<a name="l05149"></a>05149 <span class="preprocessor"></span><span class="preprocessor">        #define PC6_BITS                                     (1)</span>
<a name="l05150"></a>05150 <span class="preprocessor"></span>        <span class="comment">/* PC5 field */</span>
<a name="l05151"></a>05151 <span class="preprocessor">        #define PC5                                          (0x00000020u)</span>
<a name="l05152"></a>05152 <span class="preprocessor"></span><span class="preprocessor">        #define PC5_MASK                                     (0x00000020u)</span>
<a name="l05153"></a>05153 <span class="preprocessor"></span><span class="preprocessor">        #define PC5_BIT                                      (5)</span>
<a name="l05154"></a>05154 <span class="preprocessor"></span><span class="preprocessor">        #define PC5_BITS                                     (1)</span>
<a name="l05155"></a>05155 <span class="preprocessor"></span>        <span class="comment">/* PC4 field */</span>
<a name="l05156"></a>05156 <span class="preprocessor">        #define PC4                                          (0x00000010u)</span>
<a name="l05157"></a>05157 <span class="preprocessor"></span><span class="preprocessor">        #define PC4_MASK                                     (0x00000010u)</span>
<a name="l05158"></a>05158 <span class="preprocessor"></span><span class="preprocessor">        #define PC4_BIT                                      (4)</span>
<a name="l05159"></a>05159 <span class="preprocessor"></span><span class="preprocessor">        #define PC4_BITS                                     (1)</span>
<a name="l05160"></a>05160 <span class="preprocessor"></span>        <span class="comment">/* PC3 field */</span>
<a name="l05161"></a>05161 <span class="preprocessor">        #define PC3                                          (0x00000008u)</span>
<a name="l05162"></a>05162 <span class="preprocessor"></span><span class="preprocessor">        #define PC3_MASK                                     (0x00000008u)</span>
<a name="l05163"></a>05163 <span class="preprocessor"></span><span class="preprocessor">        #define PC3_BIT                                      (3)</span>
<a name="l05164"></a>05164 <span class="preprocessor"></span><span class="preprocessor">        #define PC3_BITS                                     (1)</span>
<a name="l05165"></a>05165 <span class="preprocessor"></span>        <span class="comment">/* PC2 field */</span>
<a name="l05166"></a>05166 <span class="preprocessor">        #define PC2                                          (0x00000004u)</span>
<a name="l05167"></a>05167 <span class="preprocessor"></span><span class="preprocessor">        #define PC2_MASK                                     (0x00000004u)</span>
<a name="l05168"></a>05168 <span class="preprocessor"></span><span class="preprocessor">        #define PC2_BIT                                      (2)</span>
<a name="l05169"></a>05169 <span class="preprocessor"></span><span class="preprocessor">        #define PC2_BITS                                     (1)</span>
<a name="l05170"></a>05170 <span class="preprocessor"></span>        <span class="comment">/* PC1 field */</span>
<a name="l05171"></a>05171 <span class="preprocessor">        #define PC1                                          (0x00000002u)</span>
<a name="l05172"></a>05172 <span class="preprocessor"></span><span class="preprocessor">        #define PC1_MASK                                     (0x00000002u)</span>
<a name="l05173"></a>05173 <span class="preprocessor"></span><span class="preprocessor">        #define PC1_BIT                                      (1)</span>
<a name="l05174"></a>05174 <span class="preprocessor"></span><span class="preprocessor">        #define PC1_BITS                                     (1)</span>
<a name="l05175"></a>05175 <span class="preprocessor"></span>        <span class="comment">/* PC0 field */</span>
<a name="l05176"></a>05176 <span class="preprocessor">        #define PC0                                          (0x00000001u)</span>
<a name="l05177"></a>05177 <span class="preprocessor"></span><span class="preprocessor">        #define PC0_MASK                                     (0x00000001u)</span>
<a name="l05178"></a>05178 <span class="preprocessor"></span><span class="preprocessor">        #define PC0_BIT                                      (0)</span>
<a name="l05179"></a>05179 <span class="preprocessor"></span><span class="preprocessor">        #define PC0_BITS                                     (1)</span>
<a name="l05180"></a>05180 <span class="preprocessor"></span>
<a name="l05181"></a><a class="code" href="regs_8h.html#a789496e0ca340539b82e855247535804">05181</a> <span class="preprocessor">#define GPIO_PCSET                                           *((volatile int32u *)0x4000B810u)</span>
<a name="l05182"></a><a class="code" href="regs_8h.html#aeefd8d64ef7f681ef60d3f4493a29ba8">05182</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCSET_REG                                       *((volatile int32u *)0x4000B810u)</span>
<a name="l05183"></a><a class="code" href="regs_8h.html#abd8d98a60fd7e9b0a6d1e09096ef7794">05183</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCSET_ADDR                                      (0x4000B810u)</span>
<a name="l05184"></a><a class="code" href="regs_8h.html#a6268e87e2d21ac0966655018e76f1193">05184</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCSET_RESET                                     (0x00000000u)</span>
<a name="l05185"></a>05185 <span class="preprocessor"></span>        <span class="comment">/* GPIO_PXSETRSVD field */</span>
<a name="l05186"></a><a class="code" href="regs_8h.html#ac9603297395ce2e1caf9abe3972d2fe2">05186</a> <span class="preprocessor">        #define GPIO_PXSETRSVD                               (0x0000FF00u)</span>
<a name="l05187"></a><a class="code" href="regs_8h.html#a95ac55b03a2841ae95c4900139864f2b">05187</a> <span class="preprocessor"></span><span class="preprocessor">        #define GPIO_PXSETRSVD_MASK                          (0x0000FF00u)</span>
<a name="l05188"></a><a class="code" href="regs_8h.html#a78207946ff2ac3a5d75907ec06b45513">05188</a> <span class="preprocessor"></span><span class="preprocessor">        #define GPIO_PXSETRSVD_BIT                           (8)</span>
<a name="l05189"></a><a class="code" href="regs_8h.html#a40a6b5b663fb38845dddfcc1b0eb580b">05189</a> <span class="preprocessor"></span><span class="preprocessor">        #define GPIO_PXSETRSVD_BITS                          (8)</span>
<a name="l05190"></a>05190 <span class="preprocessor"></span>        <span class="comment">/* PC7 field */</span>
<a name="l05191"></a>05191 <span class="preprocessor">        #define PC7                                          (0x00000080u)</span>
<a name="l05192"></a>05192 <span class="preprocessor"></span><span class="preprocessor">        #define PC7_MASK                                     (0x00000080u)</span>
<a name="l05193"></a>05193 <span class="preprocessor"></span><span class="preprocessor">        #define PC7_BIT                                      (7)</span>
<a name="l05194"></a>05194 <span class="preprocessor"></span><span class="preprocessor">        #define PC7_BITS                                     (1)</span>
<a name="l05195"></a>05195 <span class="preprocessor"></span>        <span class="comment">/* PC6 field */</span>
<a name="l05196"></a>05196 <span class="preprocessor">        #define PC6                                          (0x00000040u)</span>
<a name="l05197"></a>05197 <span class="preprocessor"></span><span class="preprocessor">        #define PC6_MASK                                     (0x00000040u)</span>
<a name="l05198"></a>05198 <span class="preprocessor"></span><span class="preprocessor">        #define PC6_BIT                                      (6)</span>
<a name="l05199"></a>05199 <span class="preprocessor"></span><span class="preprocessor">        #define PC6_BITS                                     (1)</span>
<a name="l05200"></a>05200 <span class="preprocessor"></span>        <span class="comment">/* PC5 field */</span>
<a name="l05201"></a>05201 <span class="preprocessor">        #define PC5                                          (0x00000020u)</span>
<a name="l05202"></a>05202 <span class="preprocessor"></span><span class="preprocessor">        #define PC5_MASK                                     (0x00000020u)</span>
<a name="l05203"></a>05203 <span class="preprocessor"></span><span class="preprocessor">        #define PC5_BIT                                      (5)</span>
<a name="l05204"></a>05204 <span class="preprocessor"></span><span class="preprocessor">        #define PC5_BITS                                     (1)</span>
<a name="l05205"></a>05205 <span class="preprocessor"></span>        <span class="comment">/* PC4 field */</span>
<a name="l05206"></a>05206 <span class="preprocessor">        #define PC4                                          (0x00000010u)</span>
<a name="l05207"></a>05207 <span class="preprocessor"></span><span class="preprocessor">        #define PC4_MASK                                     (0x00000010u)</span>
<a name="l05208"></a>05208 <span class="preprocessor"></span><span class="preprocessor">        #define PC4_BIT                                      (4)</span>
<a name="l05209"></a>05209 <span class="preprocessor"></span><span class="preprocessor">        #define PC4_BITS                                     (1)</span>
<a name="l05210"></a>05210 <span class="preprocessor"></span>        <span class="comment">/* PC3 field */</span>
<a name="l05211"></a>05211 <span class="preprocessor">        #define PC3                                          (0x00000008u)</span>
<a name="l05212"></a>05212 <span class="preprocessor"></span><span class="preprocessor">        #define PC3_MASK                                     (0x00000008u)</span>
<a name="l05213"></a>05213 <span class="preprocessor"></span><span class="preprocessor">        #define PC3_BIT                                      (3)</span>
<a name="l05214"></a>05214 <span class="preprocessor"></span><span class="preprocessor">        #define PC3_BITS                                     (1)</span>
<a name="l05215"></a>05215 <span class="preprocessor"></span>        <span class="comment">/* PC2 field */</span>
<a name="l05216"></a>05216 <span class="preprocessor">        #define PC2                                          (0x00000004u)</span>
<a name="l05217"></a>05217 <span class="preprocessor"></span><span class="preprocessor">        #define PC2_MASK                                     (0x00000004u)</span>
<a name="l05218"></a>05218 <span class="preprocessor"></span><span class="preprocessor">        #define PC2_BIT                                      (2)</span>
<a name="l05219"></a>05219 <span class="preprocessor"></span><span class="preprocessor">        #define PC2_BITS                                     (1)</span>
<a name="l05220"></a>05220 <span class="preprocessor"></span>        <span class="comment">/* PC1 field */</span>
<a name="l05221"></a>05221 <span class="preprocessor">        #define PC1                                          (0x00000002u)</span>
<a name="l05222"></a>05222 <span class="preprocessor"></span><span class="preprocessor">        #define PC1_MASK                                     (0x00000002u)</span>
<a name="l05223"></a>05223 <span class="preprocessor"></span><span class="preprocessor">        #define PC1_BIT                                      (1)</span>
<a name="l05224"></a>05224 <span class="preprocessor"></span><span class="preprocessor">        #define PC1_BITS                                     (1)</span>
<a name="l05225"></a>05225 <span class="preprocessor"></span>        <span class="comment">/* PC0 field */</span>
<a name="l05226"></a>05226 <span class="preprocessor">        #define PC0                                          (0x00000001u)</span>
<a name="l05227"></a>05227 <span class="preprocessor"></span><span class="preprocessor">        #define PC0_MASK                                     (0x00000001u)</span>
<a name="l05228"></a>05228 <span class="preprocessor"></span><span class="preprocessor">        #define PC0_BIT                                      (0)</span>
<a name="l05229"></a>05229 <span class="preprocessor"></span><span class="preprocessor">        #define PC0_BITS                                     (1)</span>
<a name="l05230"></a>05230 <span class="preprocessor"></span>
<a name="l05231"></a><a class="code" href="regs_8h.html#abf11b56af17d5953db3846abac46c594">05231</a> <span class="preprocessor">#define GPIO_PCCLR                                           *((volatile int32u *)0x4000B814u)</span>
<a name="l05232"></a><a class="code" href="regs_8h.html#ace48c9ca88e593103863a20d72eb70d9">05232</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCCLR_REG                                       *((volatile int32u *)0x4000B814u)</span>
<a name="l05233"></a><a class="code" href="regs_8h.html#a7cd3e321614c7c1559636d733e632bda">05233</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCCLR_ADDR                                      (0x4000B814u)</span>
<a name="l05234"></a><a class="code" href="regs_8h.html#ae31e905ae1c9a420440d4090fc09d43c">05234</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCCLR_RESET                                     (0x00000000u)</span>
<a name="l05235"></a>05235 <span class="preprocessor"></span>        <span class="comment">/* PC7 field */</span>
<a name="l05236"></a>05236 <span class="preprocessor">        #define PC7                                          (0x00000080u)</span>
<a name="l05237"></a>05237 <span class="preprocessor"></span><span class="preprocessor">        #define PC7_MASK                                     (0x00000080u)</span>
<a name="l05238"></a>05238 <span class="preprocessor"></span><span class="preprocessor">        #define PC7_BIT                                      (7)</span>
<a name="l05239"></a>05239 <span class="preprocessor"></span><span class="preprocessor">        #define PC7_BITS                                     (1)</span>
<a name="l05240"></a>05240 <span class="preprocessor"></span>        <span class="comment">/* PC6 field */</span>
<a name="l05241"></a>05241 <span class="preprocessor">        #define PC6                                          (0x00000040u)</span>
<a name="l05242"></a>05242 <span class="preprocessor"></span><span class="preprocessor">        #define PC6_MASK                                     (0x00000040u)</span>
<a name="l05243"></a>05243 <span class="preprocessor"></span><span class="preprocessor">        #define PC6_BIT                                      (6)</span>
<a name="l05244"></a>05244 <span class="preprocessor"></span><span class="preprocessor">        #define PC6_BITS                                     (1)</span>
<a name="l05245"></a>05245 <span class="preprocessor"></span>        <span class="comment">/* PC5 field */</span>
<a name="l05246"></a>05246 <span class="preprocessor">        #define PC5                                          (0x00000020u)</span>
<a name="l05247"></a>05247 <span class="preprocessor"></span><span class="preprocessor">        #define PC5_MASK                                     (0x00000020u)</span>
<a name="l05248"></a>05248 <span class="preprocessor"></span><span class="preprocessor">        #define PC5_BIT                                      (5)</span>
<a name="l05249"></a>05249 <span class="preprocessor"></span><span class="preprocessor">        #define PC5_BITS                                     (1)</span>
<a name="l05250"></a>05250 <span class="preprocessor"></span>        <span class="comment">/* PC4 field */</span>
<a name="l05251"></a>05251 <span class="preprocessor">        #define PC4                                          (0x00000010u)</span>
<a name="l05252"></a>05252 <span class="preprocessor"></span><span class="preprocessor">        #define PC4_MASK                                     (0x00000010u)</span>
<a name="l05253"></a>05253 <span class="preprocessor"></span><span class="preprocessor">        #define PC4_BIT                                      (4)</span>
<a name="l05254"></a>05254 <span class="preprocessor"></span><span class="preprocessor">        #define PC4_BITS                                     (1)</span>
<a name="l05255"></a>05255 <span class="preprocessor"></span>        <span class="comment">/* PC3 field */</span>
<a name="l05256"></a>05256 <span class="preprocessor">        #define PC3                                          (0x00000008u)</span>
<a name="l05257"></a>05257 <span class="preprocessor"></span><span class="preprocessor">        #define PC3_MASK                                     (0x00000008u)</span>
<a name="l05258"></a>05258 <span class="preprocessor"></span><span class="preprocessor">        #define PC3_BIT                                      (3)</span>
<a name="l05259"></a>05259 <span class="preprocessor"></span><span class="preprocessor">        #define PC3_BITS                                     (1)</span>
<a name="l05260"></a>05260 <span class="preprocessor"></span>        <span class="comment">/* PC2 field */</span>
<a name="l05261"></a>05261 <span class="preprocessor">        #define PC2                                          (0x00000004u)</span>
<a name="l05262"></a>05262 <span class="preprocessor"></span><span class="preprocessor">        #define PC2_MASK                                     (0x00000004u)</span>
<a name="l05263"></a>05263 <span class="preprocessor"></span><span class="preprocessor">        #define PC2_BIT                                      (2)</span>
<a name="l05264"></a>05264 <span class="preprocessor"></span><span class="preprocessor">        #define PC2_BITS                                     (1)</span>
<a name="l05265"></a>05265 <span class="preprocessor"></span>        <span class="comment">/* PC1 field */</span>
<a name="l05266"></a>05266 <span class="preprocessor">        #define PC1                                          (0x00000002u)</span>
<a name="l05267"></a>05267 <span class="preprocessor"></span><span class="preprocessor">        #define PC1_MASK                                     (0x00000002u)</span>
<a name="l05268"></a>05268 <span class="preprocessor"></span><span class="preprocessor">        #define PC1_BIT                                      (1)</span>
<a name="l05269"></a>05269 <span class="preprocessor"></span><span class="preprocessor">        #define PC1_BITS                                     (1)</span>
<a name="l05270"></a>05270 <span class="preprocessor"></span>        <span class="comment">/* PC0 field */</span>
<a name="l05271"></a>05271 <span class="preprocessor">        #define PC0                                          (0x00000001u)</span>
<a name="l05272"></a>05272 <span class="preprocessor"></span><span class="preprocessor">        #define PC0_MASK                                     (0x00000001u)</span>
<a name="l05273"></a>05273 <span class="preprocessor"></span><span class="preprocessor">        #define PC0_BIT                                      (0)</span>
<a name="l05274"></a>05274 <span class="preprocessor"></span><span class="preprocessor">        #define PC0_BITS                                     (1)</span>
<a name="l05275"></a>05275 <span class="preprocessor"></span>
<a name="l05276"></a><a class="code" href="regs_8h.html#a07d7a6ecbe337b45283ab2ec79a1250c">05276</a> <span class="preprocessor">#define GPIO_DBGCFG                                          *((volatile int32u *)0x4000BC00u)</span>
<a name="l05277"></a><a class="code" href="regs_8h.html#ada202fc190f9f4a910aa472ea1f79bd8">05277</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_DBGCFG_REG                                      *((volatile int32u *)0x4000BC00u)</span>
<a name="l05278"></a><a class="code" href="regs_8h.html#a5321de3b44996e0aa6c44f35fbdd4522">05278</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_DBGCFG_ADDR                                     (0x4000BC00u)</span>
<a name="l05279"></a><a class="code" href="regs_8h.html#a22be75a7628d166c2cd34ba206967f7a">05279</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_DBGCFG_RESET                                    (0x00000010u)</span>
<a name="l05280"></a>05280 <span class="preprocessor"></span>        <span class="comment">/* GPIO_DEBUGDIS field */</span>
<a name="l05281"></a><a class="code" href="regs_8h.html#aaf957dcf9322bf09b951d73eaa9ec64b">05281</a> <span class="preprocessor">        #define GPIO_DEBUGDIS                                (0x00000020u)</span>
<a name="l05282"></a><a class="code" href="regs_8h.html#ae8d82b86e39ffdf6898f61b369cb830e">05282</a> <span class="preprocessor"></span><span class="preprocessor">        #define GPIO_DEBUGDIS_MASK                           (0x00000020u)</span>
<a name="l05283"></a><a class="code" href="regs_8h.html#a9c64d2c8ee5d6ab9af77b65f64ce159a">05283</a> <span class="preprocessor"></span><span class="preprocessor">        #define GPIO_DEBUGDIS_BIT                            (5)</span>
<a name="l05284"></a><a class="code" href="regs_8h.html#a7cffa748a244bde3d2225b0c48e32c18">05284</a> <span class="preprocessor"></span><span class="preprocessor">        #define GPIO_DEBUGDIS_BITS                           (1)</span>
<a name="l05285"></a>05285 <span class="preprocessor"></span>        <span class="comment">/* GPIO_EXTREGEN field */</span>
<a name="l05286"></a><a class="code" href="regs_8h.html#a367d9eab1d899f55288c04cc7001cba0">05286</a> <span class="preprocessor">        #define GPIO_EXTREGEN                                (0x00000010u)</span>
<a name="l05287"></a><a class="code" href="regs_8h.html#aa0b3dc236e7788dbe537986d10f5c871">05287</a> <span class="preprocessor"></span><span class="preprocessor">        #define GPIO_EXTREGEN_MASK                           (0x00000010u)</span>
<a name="l05288"></a><a class="code" href="regs_8h.html#ac754574564f74b15473d149774109baa">05288</a> <span class="preprocessor"></span><span class="preprocessor">        #define GPIO_EXTREGEN_BIT                            (4)</span>
<a name="l05289"></a><a class="code" href="regs_8h.html#aa3b7edac1dcce9924468c07b242171c5">05289</a> <span class="preprocessor"></span><span class="preprocessor">        #define GPIO_EXTREGEN_BITS                           (1)</span>
<a name="l05290"></a>05290 <span class="preprocessor"></span>        <span class="comment">/* GPIO_DBGCFGRSVD field */</span>
<a name="l05291"></a><a class="code" href="regs_8h.html#a468fd686f6b00f3af90f2eed048d845b">05291</a> <span class="preprocessor">        #define GPIO_DBGCFGRSVD                              (0x00000008u)</span>
<a name="l05292"></a><a class="code" href="regs_8h.html#a11629663ffcb84ea29d766219e2650ec">05292</a> <span class="preprocessor"></span><span class="preprocessor">        #define GPIO_DBGCFGRSVD_MASK                         (0x00000008u)</span>
<a name="l05293"></a><a class="code" href="regs_8h.html#a95051be48d944f458443d3be2da69fde">05293</a> <span class="preprocessor"></span><span class="preprocessor">        #define GPIO_DBGCFGRSVD_BIT                          (3)</span>
<a name="l05294"></a><a class="code" href="regs_8h.html#ae96add8606494b89c464920e3b021205">05294</a> <span class="preprocessor"></span><span class="preprocessor">        #define GPIO_DBGCFGRSVD_BITS                         (1)</span>
<a name="l05295"></a>05295 <span class="preprocessor"></span>
<a name="l05296"></a><a class="code" href="regs_8h.html#a93d37034c083e19a766eb9dfe7a5561c">05296</a> <span class="preprocessor">#define GPIO_DBGSTAT                                         *((volatile int32u *)0x4000BC04u)</span>
<a name="l05297"></a><a class="code" href="regs_8h.html#ae95712a007252297f602de5a6604b862">05297</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_DBGSTAT_REG                                     *((volatile int32u *)0x4000BC04u)</span>
<a name="l05298"></a><a class="code" href="regs_8h.html#ad959cec55df128bfe206dbb04e85c868">05298</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_DBGSTAT_ADDR                                    (0x4000BC04u)</span>
<a name="l05299"></a><a class="code" href="regs_8h.html#ad0d883a3cea3668777d3f8169b0c6ecf">05299</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_DBGSTAT_RESET                                   (0x00000000u)</span>
<a name="l05300"></a>05300 <span class="preprocessor"></span>        <span class="comment">/* GPIO_BOOTMODE field */</span>
<a name="l05301"></a><a class="code" href="regs_8h.html#a9713cee4b8bb82bce7a8fe15fcc3398b">05301</a> <span class="preprocessor">        #define GPIO_BOOTMODE                                (0x00000008u)</span>
<a name="l05302"></a><a class="code" href="regs_8h.html#a4593857a3d68a96f6d3ae2823e269436">05302</a> <span class="preprocessor"></span><span class="preprocessor">        #define GPIO_BOOTMODE_MASK                           (0x00000008u)</span>
<a name="l05303"></a><a class="code" href="regs_8h.html#aa6e9d726b4164b3695b57e7dd229aa3f">05303</a> <span class="preprocessor"></span><span class="preprocessor">        #define GPIO_BOOTMODE_BIT                            (3)</span>
<a name="l05304"></a><a class="code" href="regs_8h.html#a1628aa752183cbf925cee2d09fb94e98">05304</a> <span class="preprocessor"></span><span class="preprocessor">        #define GPIO_BOOTMODE_BITS                           (1)</span>
<a name="l05305"></a>05305 <span class="preprocessor"></span>        <span class="comment">/* GPIO_FORCEDBG field */</span>
<a name="l05306"></a><a class="code" href="regs_8h.html#acecb49e33adad4995ab7b912c05d2ba6">05306</a> <span class="preprocessor">        #define GPIO_FORCEDBG                                (0x00000002u)</span>
<a name="l05307"></a><a class="code" href="regs_8h.html#af515d25d0cff0fa672113d27e67d06f5">05307</a> <span class="preprocessor"></span><span class="preprocessor">        #define GPIO_FORCEDBG_MASK                           (0x00000002u)</span>
<a name="l05308"></a><a class="code" href="regs_8h.html#a8d408dc99819c33e148654fee1a6a52a">05308</a> <span class="preprocessor"></span><span class="preprocessor">        #define GPIO_FORCEDBG_BIT                            (1)</span>
<a name="l05309"></a><a class="code" href="regs_8h.html#aef2be3495e596b922a39bfc9cd77bb40">05309</a> <span class="preprocessor"></span><span class="preprocessor">        #define GPIO_FORCEDBG_BITS                           (1)</span>
<a name="l05310"></a>05310 <span class="preprocessor"></span>        <span class="comment">/* GPIO_SWEN field */</span>
<a name="l05311"></a><a class="code" href="regs_8h.html#a279878beb864360de90a2bff202b795c">05311</a> <span class="preprocessor">        #define GPIO_SWEN                                    (0x00000001u)</span>
<a name="l05312"></a><a class="code" href="regs_8h.html#aaaef1b7d4fe5d7e7c9ddf373f71dae04">05312</a> <span class="preprocessor"></span><span class="preprocessor">        #define GPIO_SWEN_MASK                               (0x00000001u)</span>
<a name="l05313"></a><a class="code" href="regs_8h.html#ae99e661d6b7b030ce2c54c80afe98edf">05313</a> <span class="preprocessor"></span><span class="preprocessor">        #define GPIO_SWEN_BIT                                (0)</span>
<a name="l05314"></a><a class="code" href="regs_8h.html#aab664ff6bda1a25e7d54b2a3fab08190">05314</a> <span class="preprocessor"></span><span class="preprocessor">        #define GPIO_SWEN_BITS                               (1)</span>
<a name="l05315"></a>05315 <span class="preprocessor"></span>
<a name="l05316"></a><a class="code" href="regs_8h.html#a5b53711f84f205cbeda6b8efd8f4dcb4">05316</a> <span class="preprocessor">#define GPIO_PAWAKE                                          *((volatile int32u *)0x4000BC08u)</span>
<a name="l05317"></a><a class="code" href="regs_8h.html#a3f5be1b40cf68c7dc5fb3c178f8dbe90">05317</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PAWAKE_REG                                      *((volatile int32u *)0x4000BC08u)</span>
<a name="l05318"></a><a class="code" href="regs_8h.html#aa0a9dc7980d8e8c89a284acd5e173c76">05318</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PAWAKE_ADDR                                     (0x4000BC08u)</span>
<a name="l05319"></a><a class="code" href="regs_8h.html#a78e27f7287312386fb5be53b275b1ffc">05319</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PAWAKE_RESET                                    (0x00000000u)</span>
<a name="l05320"></a>05320 <span class="preprocessor"></span>        <span class="comment">/* PA7 field */</span>
<a name="l05321"></a><a class="code" href="regs_8h.html#ad55f1ce2962d3a43aeed74b5459214f6">05321</a> <span class="preprocessor">        #define PA7                                          (0x00000080u)</span>
<a name="l05322"></a><a class="code" href="regs_8h.html#a74f975a07125fc317fb123dbc14f74fc">05322</a> <span class="preprocessor"></span><span class="preprocessor">        #define PA7_MASK                                     (0x00000080u)</span>
<a name="l05323"></a><a class="code" href="regs_8h.html#aaf4415e5cbc5d62421f16b87a26a0980">05323</a> <span class="preprocessor"></span><span class="preprocessor">        #define PA7_BIT                                      (7)</span>
<a name="l05324"></a><a class="code" href="regs_8h.html#ad9e096bf5461bd6fb704e5065510ce04">05324</a> <span class="preprocessor"></span><span class="preprocessor">        #define PA7_BITS                                     (1)</span>
<a name="l05325"></a>05325 <span class="preprocessor"></span>        <span class="comment">/* PA6 field */</span>
<a name="l05326"></a><a class="code" href="regs_8h.html#adaab1d0c061d12c9892583c9591a70af">05326</a> <span class="preprocessor">        #define PA6                                          (0x00000040u)</span>
<a name="l05327"></a><a class="code" href="regs_8h.html#aeb457c974a6ae447e1ecf31f88a385a0">05327</a> <span class="preprocessor"></span><span class="preprocessor">        #define PA6_MASK                                     (0x00000040u)</span>
<a name="l05328"></a><a class="code" href="regs_8h.html#a34c8e94df57dd7c8006d313f4e43d0d9">05328</a> <span class="preprocessor"></span><span class="preprocessor">        #define PA6_BIT                                      (6)</span>
<a name="l05329"></a><a class="code" href="regs_8h.html#a3d9a5250e49a2de7407de85da2e8537b">05329</a> <span class="preprocessor"></span><span class="preprocessor">        #define PA6_BITS                                     (1)</span>
<a name="l05330"></a>05330 <span class="preprocessor"></span>        <span class="comment">/* PA5 field */</span>
<a name="l05331"></a><a class="code" href="regs_8h.html#a462d6ddba0f7cc4b93e9d5647fe0c576">05331</a> <span class="preprocessor">        #define PA5                                          (0x00000020u)</span>
<a name="l05332"></a><a class="code" href="regs_8h.html#a70519311f89861950c79fd0aebd47275">05332</a> <span class="preprocessor"></span><span class="preprocessor">        #define PA5_MASK                                     (0x00000020u)</span>
<a name="l05333"></a><a class="code" href="regs_8h.html#a9542fd66b355c6c250782bf85c874cbf">05333</a> <span class="preprocessor"></span><span class="preprocessor">        #define PA5_BIT                                      (5)</span>
<a name="l05334"></a><a class="code" href="regs_8h.html#aa3066e50a9cd19dfb503ab62f9d3720b">05334</a> <span class="preprocessor"></span><span class="preprocessor">        #define PA5_BITS                                     (1)</span>
<a name="l05335"></a>05335 <span class="preprocessor"></span>        <span class="comment">/* PA4 field */</span>
<a name="l05336"></a><a class="code" href="regs_8h.html#ab79e360f456a149d39aeeb670e73ce9f">05336</a> <span class="preprocessor">        #define PA4                                          (0x00000010u)</span>
<a name="l05337"></a><a class="code" href="regs_8h.html#a1f1d54d887e65336f5d77a1011a06b4c">05337</a> <span class="preprocessor"></span><span class="preprocessor">        #define PA4_MASK                                     (0x00000010u)</span>
<a name="l05338"></a><a class="code" href="regs_8h.html#a42d92142a6038b71a145ac3dc68d6d4f">05338</a> <span class="preprocessor"></span><span class="preprocessor">        #define PA4_BIT                                      (4)</span>
<a name="l05339"></a><a class="code" href="regs_8h.html#aab3dea958f3f234be31e92bc201c5ce9">05339</a> <span class="preprocessor"></span><span class="preprocessor">        #define PA4_BITS                                     (1)</span>
<a name="l05340"></a>05340 <span class="preprocessor"></span>        <span class="comment">/* PA3 field */</span>
<a name="l05341"></a><a class="code" href="regs_8h.html#af21e41e3dd2653a916a846035745c723">05341</a> <span class="preprocessor">        #define PA3                                          (0x00000008u)</span>
<a name="l05342"></a><a class="code" href="regs_8h.html#af246f951e4000fd230285db71e965a8b">05342</a> <span class="preprocessor"></span><span class="preprocessor">        #define PA3_MASK                                     (0x00000008u)</span>
<a name="l05343"></a><a class="code" href="regs_8h.html#a0df60095abbe28389f5bf6ee0ec0eb6d">05343</a> <span class="preprocessor"></span><span class="preprocessor">        #define PA3_BIT                                      (3)</span>
<a name="l05344"></a><a class="code" href="regs_8h.html#ae8275134c736cc0024e1f08af8a903a2">05344</a> <span class="preprocessor"></span><span class="preprocessor">        #define PA3_BITS                                     (1)</span>
<a name="l05345"></a>05345 <span class="preprocessor"></span>        <span class="comment">/* PA2 field */</span>
<a name="l05346"></a><a class="code" href="regs_8h.html#a4427ffbad8666b2606d457f960a31a63">05346</a> <span class="preprocessor">        #define PA2                                          (0x00000004u)</span>
<a name="l05347"></a><a class="code" href="regs_8h.html#a917e60b1f6f8fb2300f87d0e714c198d">05347</a> <span class="preprocessor"></span><span class="preprocessor">        #define PA2_MASK                                     (0x00000004u)</span>
<a name="l05348"></a><a class="code" href="regs_8h.html#a7c746aad8a11a91e2b5b27ce6dfa17fd">05348</a> <span class="preprocessor"></span><span class="preprocessor">        #define PA2_BIT                                      (2)</span>
<a name="l05349"></a><a class="code" href="regs_8h.html#a593d3b567fc3e1ed6f412b8724958550">05349</a> <span class="preprocessor"></span><span class="preprocessor">        #define PA2_BITS                                     (1)</span>
<a name="l05350"></a>05350 <span class="preprocessor"></span>        <span class="comment">/* PA1 field */</span>
<a name="l05351"></a><a class="code" href="regs_8h.html#ae8f7db7637a17e5e0b767cfc87a0dfb4">05351</a> <span class="preprocessor">        #define PA1                                          (0x00000002u)</span>
<a name="l05352"></a><a class="code" href="regs_8h.html#a301caa4ae4cf43500c860a9a5ce170a7">05352</a> <span class="preprocessor"></span><span class="preprocessor">        #define PA1_MASK                                     (0x00000002u)</span>
<a name="l05353"></a><a class="code" href="regs_8h.html#ab55af6f33419def1ed9acaf2c028b20e">05353</a> <span class="preprocessor"></span><span class="preprocessor">        #define PA1_BIT                                      (1)</span>
<a name="l05354"></a><a class="code" href="regs_8h.html#adea3e22c67fa7d088eb7e48871ffc73a">05354</a> <span class="preprocessor"></span><span class="preprocessor">        #define PA1_BITS                                     (1)</span>
<a name="l05355"></a>05355 <span class="preprocessor"></span>        <span class="comment">/* PA0 field */</span>
<a name="l05356"></a><a class="code" href="regs_8h.html#ae4f69bd92740bac44000d0cc294b9ba0">05356</a> <span class="preprocessor">        #define PA0                                          (0x00000001u)</span>
<a name="l05357"></a><a class="code" href="regs_8h.html#af21a13ef7049118af430affd51500f24">05357</a> <span class="preprocessor"></span><span class="preprocessor">        #define PA0_MASK                                     (0x00000001u)</span>
<a name="l05358"></a><a class="code" href="regs_8h.html#a1518b7a69715d9733190ab419bcc80ea">05358</a> <span class="preprocessor"></span><span class="preprocessor">        #define PA0_BIT                                      (0)</span>
<a name="l05359"></a><a class="code" href="regs_8h.html#a14dac2de6de4f2dc44c98dcc95eb8649">05359</a> <span class="preprocessor"></span><span class="preprocessor">        #define PA0_BITS                                     (1)</span>
<a name="l05360"></a>05360 <span class="preprocessor"></span>
<a name="l05361"></a><a class="code" href="regs_8h.html#ac9d9c1acb296c84bcd8926bded4395ea">05361</a> <span class="preprocessor">#define GPIO_PBWAKE                                          *((volatile int32u *)0x4000BC0Cu)</span>
<a name="l05362"></a><a class="code" href="regs_8h.html#a7e74ce255fdc4cd725994a15b439f3c6">05362</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PBWAKE_REG                                      *((volatile int32u *)0x4000BC0Cu)</span>
<a name="l05363"></a><a class="code" href="regs_8h.html#ad44e5bd6f84d42ecfd3f2b77c3a42b4a">05363</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PBWAKE_ADDR                                     (0x4000BC0Cu)</span>
<a name="l05364"></a><a class="code" href="regs_8h.html#a4d595ee8dddf698faa91304fd3176299">05364</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PBWAKE_RESET                                    (0x00000000u)</span>
<a name="l05365"></a>05365 <span class="preprocessor"></span>        <span class="comment">/* PB7 field */</span>
<a name="l05366"></a><a class="code" href="regs_8h.html#ab2169364d166745179c7d0f102f72bee">05366</a> <span class="preprocessor">        #define PB7                                          (0x00000080u)</span>
<a name="l05367"></a><a class="code" href="regs_8h.html#a9cdfdd6e0b49b03318a59e7da05d15fd">05367</a> <span class="preprocessor"></span><span class="preprocessor">        #define PB7_MASK                                     (0x00000080u)</span>
<a name="l05368"></a><a class="code" href="regs_8h.html#abdf0581f2af56c59eb91e4fb4d86a415">05368</a> <span class="preprocessor"></span><span class="preprocessor">        #define PB7_BIT                                      (7)</span>
<a name="l05369"></a><a class="code" href="regs_8h.html#ae5e38b180b9ef3aef7b7dfb88df0ab6b">05369</a> <span class="preprocessor"></span><span class="preprocessor">        #define PB7_BITS                                     (1)</span>
<a name="l05370"></a>05370 <span class="preprocessor"></span>        <span class="comment">/* PB6 field */</span>
<a name="l05371"></a><a class="code" href="regs_8h.html#a7a6be6e252068c01d5b64112b5ebd608">05371</a> <span class="preprocessor">        #define PB6                                          (0x00000040u)</span>
<a name="l05372"></a><a class="code" href="regs_8h.html#a9108658779f06e0f32d4ef85486865ba">05372</a> <span class="preprocessor"></span><span class="preprocessor">        #define PB6_MASK                                     (0x00000040u)</span>
<a name="l05373"></a><a class="code" href="regs_8h.html#a05353a4ce5a548badf428b5e0c8f8fbc">05373</a> <span class="preprocessor"></span><span class="preprocessor">        #define PB6_BIT                                      (6)</span>
<a name="l05374"></a><a class="code" href="regs_8h.html#adcdd5bfb6e98fd77086f245c25f059ed">05374</a> <span class="preprocessor"></span><span class="preprocessor">        #define PB6_BITS                                     (1)</span>
<a name="l05375"></a>05375 <span class="preprocessor"></span>        <span class="comment">/* PB5 field */</span>
<a name="l05376"></a><a class="code" href="regs_8h.html#a45330be186503e07b66aa31c263bb021">05376</a> <span class="preprocessor">        #define PB5                                          (0x00000020u)</span>
<a name="l05377"></a><a class="code" href="regs_8h.html#a61c541d371be78b81a10b2832546d57b">05377</a> <span class="preprocessor"></span><span class="preprocessor">        #define PB5_MASK                                     (0x00000020u)</span>
<a name="l05378"></a><a class="code" href="regs_8h.html#a433fe8e4f1f5cef82c710501e4912a30">05378</a> <span class="preprocessor"></span><span class="preprocessor">        #define PB5_BIT                                      (5)</span>
<a name="l05379"></a><a class="code" href="regs_8h.html#ade2ad1e1c5881addd0dee31fd018b375">05379</a> <span class="preprocessor"></span><span class="preprocessor">        #define PB5_BITS                                     (1)</span>
<a name="l05380"></a>05380 <span class="preprocessor"></span>        <span class="comment">/* PB4 field */</span>
<a name="l05381"></a><a class="code" href="regs_8h.html#ab83e6008e4e414ae85649868cef48fa7">05381</a> <span class="preprocessor">        #define PB4                                          (0x00000010u)</span>
<a name="l05382"></a><a class="code" href="regs_8h.html#a2c3d595dd7e000f9997de1da3c39c9f7">05382</a> <span class="preprocessor"></span><span class="preprocessor">        #define PB4_MASK                                     (0x00000010u)</span>
<a name="l05383"></a><a class="code" href="regs_8h.html#acdb316328b374d5f7b08a6c7d1507eb9">05383</a> <span class="preprocessor"></span><span class="preprocessor">        #define PB4_BIT                                      (4)</span>
<a name="l05384"></a><a class="code" href="regs_8h.html#a0de6ace80e72b94e06d9b848a9b28a9f">05384</a> <span class="preprocessor"></span><span class="preprocessor">        #define PB4_BITS                                     (1)</span>
<a name="l05385"></a>05385 <span class="preprocessor"></span>        <span class="comment">/* PB3 field */</span>
<a name="l05386"></a><a class="code" href="regs_8h.html#a9531e9d4cc06b4d72823afe3b2f632f5">05386</a> <span class="preprocessor">        #define PB3                                          (0x00000008u)</span>
<a name="l05387"></a><a class="code" href="regs_8h.html#a9ddcea4e536cb7e5c3c99d736844e89a">05387</a> <span class="preprocessor"></span><span class="preprocessor">        #define PB3_MASK                                     (0x00000008u)</span>
<a name="l05388"></a><a class="code" href="regs_8h.html#ac76e68217d3dc15084bb89d49d49c465">05388</a> <span class="preprocessor"></span><span class="preprocessor">        #define PB3_BIT                                      (3)</span>
<a name="l05389"></a><a class="code" href="regs_8h.html#a1b3863cfd484202f6daceb2887ab2d9d">05389</a> <span class="preprocessor"></span><span class="preprocessor">        #define PB3_BITS                                     (1)</span>
<a name="l05390"></a>05390 <span class="preprocessor"></span>        <span class="comment">/* PB2 field */</span>
<a name="l05391"></a><a class="code" href="regs_8h.html#aedce709abd1cf8bfd0e5b5db39a1b789">05391</a> <span class="preprocessor">        #define PB2                                          (0x00000004u)</span>
<a name="l05392"></a><a class="code" href="regs_8h.html#afa7ec99cb37374d87aab28854fdf9646">05392</a> <span class="preprocessor"></span><span class="preprocessor">        #define PB2_MASK                                     (0x00000004u)</span>
<a name="l05393"></a><a class="code" href="regs_8h.html#a5bcc94d75ee9d1165997377c7d1d5032">05393</a> <span class="preprocessor"></span><span class="preprocessor">        #define PB2_BIT                                      (2)</span>
<a name="l05394"></a><a class="code" href="regs_8h.html#aba1a4f8129feaccf53f1db649711618c">05394</a> <span class="preprocessor"></span><span class="preprocessor">        #define PB2_BITS                                     (1)</span>
<a name="l05395"></a>05395 <span class="preprocessor"></span>        <span class="comment">/* PB1 field */</span>
<a name="l05396"></a><a class="code" href="regs_8h.html#a37eb042c0715e6f809fb8677b8805f57">05396</a> <span class="preprocessor">        #define PB1                                          (0x00000002u)</span>
<a name="l05397"></a><a class="code" href="regs_8h.html#a1eebbf119a13539f0ad6676551348ea5">05397</a> <span class="preprocessor"></span><span class="preprocessor">        #define PB1_MASK                                     (0x00000002u)</span>
<a name="l05398"></a><a class="code" href="regs_8h.html#a40ef3cebf78e2d2e3dd1924faaa9488a">05398</a> <span class="preprocessor"></span><span class="preprocessor">        #define PB1_BIT                                      (1)</span>
<a name="l05399"></a><a class="code" href="regs_8h.html#ae57bd2478db8c02a45e1fe586190a27c">05399</a> <span class="preprocessor"></span><span class="preprocessor">        #define PB1_BITS                                     (1)</span>
<a name="l05400"></a>05400 <span class="preprocessor"></span>        <span class="comment">/* PB0 field */</span>
<a name="l05401"></a><a class="code" href="regs_8h.html#acb0f9abbadb16a66065b04c9e43b8f41">05401</a> <span class="preprocessor">        #define PB0                                          (0x00000001u)</span>
<a name="l05402"></a><a class="code" href="regs_8h.html#ac60bd5582e304f175b8333897a958cf8">05402</a> <span class="preprocessor"></span><span class="preprocessor">        #define PB0_MASK                                     (0x00000001u)</span>
<a name="l05403"></a><a class="code" href="regs_8h.html#a4b65ecb8c867147d8606b8034a45c226">05403</a> <span class="preprocessor"></span><span class="preprocessor">        #define PB0_BIT                                      (0)</span>
<a name="l05404"></a><a class="code" href="regs_8h.html#aaf764a4bfe3a35b92292065d6e333410">05404</a> <span class="preprocessor"></span><span class="preprocessor">        #define PB0_BITS                                     (1)</span>
<a name="l05405"></a>05405 <span class="preprocessor"></span>
<a name="l05406"></a><a class="code" href="regs_8h.html#a1d275dad224c5bbdba7468eec28bf49a">05406</a> <span class="preprocessor">#define GPIO_PCWAKE                                          *((volatile int32u *)0x4000BC10u)</span>
<a name="l05407"></a><a class="code" href="regs_8h.html#a5ed1d1502b950cf6c01f886d236829d6">05407</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCWAKE_REG                                      *((volatile int32u *)0x4000BC10u)</span>
<a name="l05408"></a><a class="code" href="regs_8h.html#a9e07544934e4f0dac4e89b05f6d8ec98">05408</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCWAKE_ADDR                                     (0x4000BC10u)</span>
<a name="l05409"></a><a class="code" href="regs_8h.html#a44b52250f8c48fce9b8dbd6fb60e3edc">05409</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCWAKE_RESET                                    (0x00000000u)</span>
<a name="l05410"></a>05410 <span class="preprocessor"></span>        <span class="comment">/* PC7 field */</span>
<a name="l05411"></a><a class="code" href="regs_8h.html#a1194403dd24b90c5af73482c52ad1360">05411</a> <span class="preprocessor">        #define PC7                                          (0x00000080u)</span>
<a name="l05412"></a><a class="code" href="regs_8h.html#ae8a49555035ab4695d9162bb0e465dd8">05412</a> <span class="preprocessor"></span><span class="preprocessor">        #define PC7_MASK                                     (0x00000080u)</span>
<a name="l05413"></a><a class="code" href="regs_8h.html#a93c06d5bb91aafed962af9db1c543895">05413</a> <span class="preprocessor"></span><span class="preprocessor">        #define PC7_BIT                                      (7)</span>
<a name="l05414"></a><a class="code" href="regs_8h.html#a19fbdadb86c41f10023f443310b20b99">05414</a> <span class="preprocessor"></span><span class="preprocessor">        #define PC7_BITS                                     (1)</span>
<a name="l05415"></a>05415 <span class="preprocessor"></span>        <span class="comment">/* PC6 field */</span>
<a name="l05416"></a><a class="code" href="regs_8h.html#aea08c09063c5962f8f60044f1829d54c">05416</a> <span class="preprocessor">        #define PC6                                          (0x00000040u)</span>
<a name="l05417"></a><a class="code" href="regs_8h.html#a73b6a5725228766d4706ff96bf92b7c3">05417</a> <span class="preprocessor"></span><span class="preprocessor">        #define PC6_MASK                                     (0x00000040u)</span>
<a name="l05418"></a><a class="code" href="regs_8h.html#aa4ace5c99a1ea4bc1520b129dc836a4f">05418</a> <span class="preprocessor"></span><span class="preprocessor">        #define PC6_BIT                                      (6)</span>
<a name="l05419"></a><a class="code" href="regs_8h.html#a6af3ecade0f0ebd1af391f1fab5e4249">05419</a> <span class="preprocessor"></span><span class="preprocessor">        #define PC6_BITS                                     (1)</span>
<a name="l05420"></a>05420 <span class="preprocessor"></span>        <span class="comment">/* PC5 field */</span>
<a name="l05421"></a><a class="code" href="regs_8h.html#a0201c89bdbc34676987108078b51ea18">05421</a> <span class="preprocessor">        #define PC5                                          (0x00000020u)</span>
<a name="l05422"></a><a class="code" href="regs_8h.html#a6e295c5abfcbcbc3e86846f2fd5ae240">05422</a> <span class="preprocessor"></span><span class="preprocessor">        #define PC5_MASK                                     (0x00000020u)</span>
<a name="l05423"></a><a class="code" href="regs_8h.html#acadefa596b29b40ad3564111f83989e9">05423</a> <span class="preprocessor"></span><span class="preprocessor">        #define PC5_BIT                                      (5)</span>
<a name="l05424"></a><a class="code" href="regs_8h.html#ae4b54ec8162755856041da1d8e372ace">05424</a> <span class="preprocessor"></span><span class="preprocessor">        #define PC5_BITS                                     (1)</span>
<a name="l05425"></a>05425 <span class="preprocessor"></span>        <span class="comment">/* PC4 field */</span>
<a name="l05426"></a><a class="code" href="regs_8h.html#a022a7d959dcbf745fe3dd8d63ba87d7e">05426</a> <span class="preprocessor">        #define PC4                                          (0x00000010u)</span>
<a name="l05427"></a><a class="code" href="regs_8h.html#a7d04d50bc1f03cf0ae2dc7a2a296302a">05427</a> <span class="preprocessor"></span><span class="preprocessor">        #define PC4_MASK                                     (0x00000010u)</span>
<a name="l05428"></a><a class="code" href="regs_8h.html#a32b67efdcf6d21cbcef26a83d0f7bdd6">05428</a> <span class="preprocessor"></span><span class="preprocessor">        #define PC4_BIT                                      (4)</span>
<a name="l05429"></a><a class="code" href="regs_8h.html#ab472c2de4e967d1c7df1d84ea2934a47">05429</a> <span class="preprocessor"></span><span class="preprocessor">        #define PC4_BITS                                     (1)</span>
<a name="l05430"></a>05430 <span class="preprocessor"></span>        <span class="comment">/* PC3 field */</span>
<a name="l05431"></a><a class="code" href="regs_8h.html#ab80df1cb2921c666868e178326e938ce">05431</a> <span class="preprocessor">        #define PC3                                          (0x00000008u)</span>
<a name="l05432"></a><a class="code" href="regs_8h.html#ae6bd5b426baf7194789b0d1dce742bd8">05432</a> <span class="preprocessor"></span><span class="preprocessor">        #define PC3_MASK                                     (0x00000008u)</span>
<a name="l05433"></a><a class="code" href="regs_8h.html#a29d7883d61e47370c31bce4331b1d8b4">05433</a> <span class="preprocessor"></span><span class="preprocessor">        #define PC3_BIT                                      (3)</span>
<a name="l05434"></a><a class="code" href="regs_8h.html#a40d11270eaffcf39a813335ad0cff600">05434</a> <span class="preprocessor"></span><span class="preprocessor">        #define PC3_BITS                                     (1)</span>
<a name="l05435"></a>05435 <span class="preprocessor"></span>        <span class="comment">/* PC2 field */</span>
<a name="l05436"></a><a class="code" href="regs_8h.html#af137875e5856d0823d90df130ed60216">05436</a> <span class="preprocessor">        #define PC2                                          (0x00000004u)</span>
<a name="l05437"></a><a class="code" href="regs_8h.html#a281edf2d69b250dea7c5d5e4211cd582">05437</a> <span class="preprocessor"></span><span class="preprocessor">        #define PC2_MASK                                     (0x00000004u)</span>
<a name="l05438"></a><a class="code" href="regs_8h.html#a9805ef7372975ba8d7c76d47580fbd80">05438</a> <span class="preprocessor"></span><span class="preprocessor">        #define PC2_BIT                                      (2)</span>
<a name="l05439"></a><a class="code" href="regs_8h.html#a92cb371289050af9465c817c708e80d3">05439</a> <span class="preprocessor"></span><span class="preprocessor">        #define PC2_BITS                                     (1)</span>
<a name="l05440"></a>05440 <span class="preprocessor"></span>        <span class="comment">/* PC1 field */</span>
<a name="l05441"></a><a class="code" href="regs_8h.html#a80c1809d8f85e2e225704dcf89434202">05441</a> <span class="preprocessor">        #define PC1                                          (0x00000002u)</span>
<a name="l05442"></a><a class="code" href="regs_8h.html#ac5fda1782d874138ed60345c72665270">05442</a> <span class="preprocessor"></span><span class="preprocessor">        #define PC1_MASK                                     (0x00000002u)</span>
<a name="l05443"></a><a class="code" href="regs_8h.html#ab157310d3fcaa19ae8dbc5df4178c8c1">05443</a> <span class="preprocessor"></span><span class="preprocessor">        #define PC1_BIT                                      (1)</span>
<a name="l05444"></a><a class="code" href="regs_8h.html#a9167d41135cc1077af8a3937d30591bd">05444</a> <span class="preprocessor"></span><span class="preprocessor">        #define PC1_BITS                                     (1)</span>
<a name="l05445"></a>05445 <span class="preprocessor"></span>        <span class="comment">/* PC0 field */</span>
<a name="l05446"></a><a class="code" href="regs_8h.html#af6d16c78de095cc5cd9348cf5b3a23a0">05446</a> <span class="preprocessor">        #define PC0                                          (0x00000001u)</span>
<a name="l05447"></a><a class="code" href="regs_8h.html#a5449893ad17c431f656f03694e819a46">05447</a> <span class="preprocessor"></span><span class="preprocessor">        #define PC0_MASK                                     (0x00000001u)</span>
<a name="l05448"></a><a class="code" href="regs_8h.html#ac9997e9a660b9b29971cfbe3ad923a0d">05448</a> <span class="preprocessor"></span><span class="preprocessor">        #define PC0_BIT                                      (0)</span>
<a name="l05449"></a><a class="code" href="regs_8h.html#af680b5afa131bb6356c849ffd9643970">05449</a> <span class="preprocessor"></span><span class="preprocessor">        #define PC0_BITS                                     (1)</span>
<a name="l05450"></a>05450 <span class="preprocessor"></span>
<a name="l05451"></a><a class="code" href="regs_8h.html#a13cc20f452a80a9f21a749738c57a371">05451</a> <span class="preprocessor">#define GPIO_IRQCSEL                                         *((volatile int32u *)0x4000BC14u)</span>
<a name="l05452"></a><a class="code" href="regs_8h.html#ac3f2c06a59362b1a25a5943f2ad4a3a8">05452</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_IRQCSEL_REG                                     *((volatile int32u *)0x4000BC14u)</span>
<a name="l05453"></a><a class="code" href="regs_8h.html#a0a4fb4f0403efeece34486710c2fe121">05453</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_IRQCSEL_ADDR                                    (0x4000BC14u)</span>
<a name="l05454"></a><a class="code" href="regs_8h.html#abefb1ea4513e30f964b265a0ed9bd31e">05454</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_IRQCSEL_RESET                                   (0x0000000Fu)</span>
<a name="l05455"></a>05455 <span class="preprocessor"></span>        <span class="comment">/* SEL_GPIO field */</span>
<a name="l05456"></a>05456 <span class="preprocessor">        #define SEL_GPIO                                     (0x0000001Fu)</span>
<a name="l05457"></a>05457 <span class="preprocessor"></span><span class="preprocessor">        #define SEL_GPIO_MASK                                (0x0000001Fu)</span>
<a name="l05458"></a>05458 <span class="preprocessor"></span><span class="preprocessor">        #define SEL_GPIO_BIT                                 (0)</span>
<a name="l05459"></a>05459 <span class="preprocessor"></span><span class="preprocessor">        #define SEL_GPIO_BITS                                (5)</span>
<a name="l05460"></a>05460 <span class="preprocessor"></span>
<a name="l05461"></a><a class="code" href="regs_8h.html#aa3f7398d2fef30a4f32aa17571047538">05461</a> <span class="preprocessor">#define GPIO_IRQDSEL                                         *((volatile int32u *)0x4000BC18u)</span>
<a name="l05462"></a><a class="code" href="regs_8h.html#a9c87da0937e62a271322ed32ee15232d">05462</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_IRQDSEL_REG                                     *((volatile int32u *)0x4000BC18u)</span>
<a name="l05463"></a><a class="code" href="regs_8h.html#a7f6f6193c9b8432a8879c1812639e906">05463</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_IRQDSEL_ADDR                                    (0x4000BC18u)</span>
<a name="l05464"></a><a class="code" href="regs_8h.html#a5b9e1026e2430aee2350730cf5fede1c">05464</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_IRQDSEL_RESET                                   (0x00000010u)</span>
<a name="l05465"></a>05465 <span class="preprocessor"></span>        <span class="comment">/* SEL_GPIO field */</span>
<a name="l05466"></a><a class="code" href="regs_8h.html#a727c7997ebf03895a51d2d74f821ed2e">05466</a> <span class="preprocessor">        #define SEL_GPIO                                     (0x0000001Fu)</span>
<a name="l05467"></a><a class="code" href="regs_8h.html#ac87af00f135a1ee2e164c76da5731231">05467</a> <span class="preprocessor"></span><span class="preprocessor">        #define SEL_GPIO_MASK                                (0x0000001Fu)</span>
<a name="l05468"></a><a class="code" href="regs_8h.html#a323931849daab8d6c8e6a5a137b08a2e">05468</a> <span class="preprocessor"></span><span class="preprocessor">        #define SEL_GPIO_BIT                                 (0)</span>
<a name="l05469"></a><a class="code" href="regs_8h.html#a13fa3179079140b3b661d6b9781a49f4">05469</a> <span class="preprocessor"></span><span class="preprocessor">        #define SEL_GPIO_BITS                                (5)</span>
<a name="l05470"></a>05470 <span class="preprocessor"></span>
<a name="l05471"></a><a class="code" href="regs_8h.html#af0908560aa483e2cfd3b013dcda8d56b">05471</a> <span class="preprocessor">#define GPIO_WAKEFILT                                        *((volatile int32u *)0x4000BC1Cu)</span>
<a name="l05472"></a><a class="code" href="regs_8h.html#a35de0d6dcea508219d3904c2408fb9a8">05472</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_WAKEFILT_REG                                    *((volatile int32u *)0x4000BC1Cu)</span>
<a name="l05473"></a><a class="code" href="regs_8h.html#ae8b037b10e6cc91677164ad70d8025e1">05473</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_WAKEFILT_ADDR                                   (0x4000BC1Cu)</span>
<a name="l05474"></a><a class="code" href="regs_8h.html#a8c1c4d4556d827b4a8fe8a53d41d0b1a">05474</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_WAKEFILT_RESET                                  (0x00000000u)</span>
<a name="l05475"></a>05475 <span class="preprocessor"></span>        <span class="comment">/* IRQD_WAKE_FILTER field */</span>
<a name="l05476"></a><a class="code" href="regs_8h.html#a2d4fa1c27df150e005ec68b140fc877b">05476</a> <span class="preprocessor">        #define IRQD_WAKE_FILTER                             (0x00000008u)</span>
<a name="l05477"></a><a class="code" href="regs_8h.html#a994f990450640a51941cd374620791d5">05477</a> <span class="preprocessor"></span><span class="preprocessor">        #define IRQD_WAKE_FILTER_MASK                        (0x00000008u)</span>
<a name="l05478"></a><a class="code" href="regs_8h.html#a7ba70f44079c1688600b324acee50f4d">05478</a> <span class="preprocessor"></span><span class="preprocessor">        #define IRQD_WAKE_FILTER_BIT                         (3)</span>
<a name="l05479"></a><a class="code" href="regs_8h.html#ac4fc52a0528bdfe1606d8fd81786c0cf">05479</a> <span class="preprocessor"></span><span class="preprocessor">        #define IRQD_WAKE_FILTER_BITS                        (1)</span>
<a name="l05480"></a>05480 <span class="preprocessor"></span>        <span class="comment">/* SC2_WAKE_FILTER field */</span>
<a name="l05481"></a><a class="code" href="regs_8h.html#a0596a08694c2fbe9ec129a83a0dbedf3">05481</a> <span class="preprocessor">        #define SC2_WAKE_FILTER                              (0x00000004u)</span>
<a name="l05482"></a><a class="code" href="regs_8h.html#a8f3eaa67b83468da9c239c1704f77380">05482</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC2_WAKE_FILTER_MASK                         (0x00000004u)</span>
<a name="l05483"></a><a class="code" href="regs_8h.html#add2192741f86fa0e702ccda8a9b99a19">05483</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC2_WAKE_FILTER_BIT                          (2)</span>
<a name="l05484"></a><a class="code" href="regs_8h.html#a62aada278a1985e2ac1ab12714b8700d">05484</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC2_WAKE_FILTER_BITS                         (1)</span>
<a name="l05485"></a>05485 <span class="preprocessor"></span>        <span class="comment">/* SC1_WAKE_FILTER field */</span>
<a name="l05486"></a><a class="code" href="regs_8h.html#a19ec0ed5533981b0a2e454fd7f2dce98">05486</a> <span class="preprocessor">        #define SC1_WAKE_FILTER                              (0x00000002u)</span>
<a name="l05487"></a><a class="code" href="regs_8h.html#a7cbfdcb817eabff16eabe1e3bbbd86b3">05487</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC1_WAKE_FILTER_MASK                         (0x00000002u)</span>
<a name="l05488"></a><a class="code" href="regs_8h.html#a12bc213b6406dbf5a52f7ea0d5302f0d">05488</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC1_WAKE_FILTER_BIT                          (1)</span>
<a name="l05489"></a><a class="code" href="regs_8h.html#a669cdadc9eda0206782d86de3885ec79">05489</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC1_WAKE_FILTER_BITS                         (1)</span>
<a name="l05490"></a>05490 <span class="preprocessor"></span>        <span class="comment">/* GPIO_WAKE_FILTER field */</span>
<a name="l05491"></a><a class="code" href="regs_8h.html#ab3d4dfbff122b3a2de60d65399ebc35a">05491</a> <span class="preprocessor">        #define GPIO_WAKE_FILTER                             (0x00000001u)</span>
<a name="l05492"></a><a class="code" href="regs_8h.html#acf7fd66197726a51e0c3342cdf785dc3">05492</a> <span class="preprocessor"></span><span class="preprocessor">        #define GPIO_WAKE_FILTER_MASK                        (0x00000001u)</span>
<a name="l05493"></a><a class="code" href="regs_8h.html#a04f2f6caf90c339a0def2973c4a82de2">05493</a> <span class="preprocessor"></span><span class="preprocessor">        #define GPIO_WAKE_FILTER_BIT                         (0)</span>
<a name="l05494"></a><a class="code" href="regs_8h.html#a445988f50ec3b147d018d820f8ce8eb6">05494</a> <span class="preprocessor"></span><span class="preprocessor">        #define GPIO_WAKE_FILTER_BITS                        (1)</span>
<a name="l05495"></a>05495 <span class="preprocessor"></span>
<a name="l05496"></a>05496 <span class="comment">/* SERIAL block */</span>
<a name="l05497"></a><a class="code" href="regs_8h.html#ad45a6d17fcf24ea95202902eb1fea715">05497</a> <span class="preprocessor">#define BLOCK_SERIAL_BASE                                    (0x4000C000u)</span>
<a name="l05498"></a><a class="code" href="regs_8h.html#a612d4c243ab4df65c9504823dfa813d4">05498</a> <span class="preprocessor"></span><span class="preprocessor">#define BLOCK_SERIAL_END                                     (0x4000C870u)</span>
<a name="l05499"></a><a class="code" href="regs_8h.html#aa7e3a6489e08e566dd5fe118dd8fb6b2">05499</a> <span class="preprocessor"></span><span class="preprocessor">#define BLOCK_SERIAL_SIZE                                    (BLOCK_SERIAL_END - BLOCK_SERIAL_BASE + 1)</span>
<a name="l05500"></a>05500 <span class="preprocessor"></span>
<a name="l05501"></a><a class="code" href="regs_8h.html#a3720ab5b72935814a2e830e657944862">05501</a> <span class="preprocessor">#define SC2_RXBEGA                                           *((volatile int32u *)0x4000C000u)</span>
<a name="l05502"></a><a class="code" href="regs_8h.html#a115012f9943f4070ca1df488dd6b9e73">05502</a> <span class="preprocessor"></span><span class="preprocessor">#define SC2_RXBEGA_REG                                       *((volatile int32u *)0x4000C000u)</span>
<a name="l05503"></a><a class="code" href="regs_8h.html#a1d3a7215bafb90ad7b5d6554f060b7ee">05503</a> <span class="preprocessor"></span><span class="preprocessor">#define SC2_RXBEGA_ADDR                                      (0x4000C000u)</span>
<a name="l05504"></a><a class="code" href="regs_8h.html#aaf6cb3caa70bde5588c7e74096038c74">05504</a> <span class="preprocessor"></span><span class="preprocessor">#define SC2_RXBEGA_RESET                                     (0x20000000u)</span>
<a name="l05505"></a>05505 <span class="preprocessor"></span>        <span class="comment">/* FIXED field */</span>
<a name="l05506"></a><a class="code" href="regs_8h.html#ac36349f224babab991197623f3670bfa">05506</a> <span class="preprocessor">        #define SC2_RXBEGA_FIXED                             (0xFFFFE000u)</span>
<a name="l05507"></a><a class="code" href="regs_8h.html#ac210d3ec65c729cc0a936af7010b5d21">05507</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC2_RXBEGA_FIXED_MASK                        (0xFFFFE000u)</span>
<a name="l05508"></a><a class="code" href="regs_8h.html#aba4114f4881ed8ebab55792213481faf">05508</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC2_RXBEGA_FIXED_BIT                         (13)</span>
<a name="l05509"></a><a class="code" href="regs_8h.html#a453c13a5869156c6b0f28ac6cc221018">05509</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC2_RXBEGA_FIXED_BITS                        (19)</span>
<a name="l05510"></a>05510 <span class="preprocessor"></span>        <span class="comment">/* SC_RXBEGA field */</span>
<a name="l05511"></a>05511 <span class="preprocessor">        #define SC_RXBEGA                                    (0x00001FFFu)</span>
<a name="l05512"></a>05512 <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXBEGA_MASK                               (0x00001FFFu)</span>
<a name="l05513"></a>05513 <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXBEGA_BIT                                (0)</span>
<a name="l05514"></a>05514 <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXBEGA_BITS                               (13)</span>
<a name="l05515"></a>05515 <span class="preprocessor"></span>
<a name="l05516"></a><a class="code" href="regs_8h.html#ad5ca790c6a90cac2089c2d3745a3ea04">05516</a> <span class="preprocessor">#define SC2_RXENDA                                           *((volatile int32u *)0x4000C004u)</span>
<a name="l05517"></a><a class="code" href="regs_8h.html#a2183ec28eae3f75fffe9969c9124d9e9">05517</a> <span class="preprocessor"></span><span class="preprocessor">#define SC2_RXENDA_REG                                       *((volatile int32u *)0x4000C004u)</span>
<a name="l05518"></a><a class="code" href="regs_8h.html#ab3f9f15302fd1131f9bf75d3b1ccb8cb">05518</a> <span class="preprocessor"></span><span class="preprocessor">#define SC2_RXENDA_ADDR                                      (0x4000C004u)</span>
<a name="l05519"></a><a class="code" href="regs_8h.html#a9e9692d672d14040ce9f286c566f93e7">05519</a> <span class="preprocessor"></span><span class="preprocessor">#define SC2_RXENDA_RESET                                     (0x20000000u)</span>
<a name="l05520"></a>05520 <span class="preprocessor"></span>        <span class="comment">/* FIXED field */</span>
<a name="l05521"></a><a class="code" href="regs_8h.html#ae19d4e907430f986b16c9ae74770a840">05521</a> <span class="preprocessor">        #define SC2_RXENDA_FIXED                             (0xFFFFE000u)</span>
<a name="l05522"></a><a class="code" href="regs_8h.html#ac5273de0d46234c508211125895878ad">05522</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC2_RXENDA_FIXED_MASK                        (0xFFFFE000u)</span>
<a name="l05523"></a><a class="code" href="regs_8h.html#a1f6a686b5947a8a11f051f278432e8cb">05523</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC2_RXENDA_FIXED_BIT                         (13)</span>
<a name="l05524"></a><a class="code" href="regs_8h.html#a16b9208247d4e508662a980487f8ce94">05524</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC2_RXENDA_FIXED_BITS                        (19)</span>
<a name="l05525"></a>05525 <span class="preprocessor"></span>        <span class="comment">/* SC_RXENDA field */</span>
<a name="l05526"></a>05526 <span class="preprocessor">        #define SC_RXENDA                                    (0x00001FFFu)</span>
<a name="l05527"></a>05527 <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXENDA_MASK                               (0x00001FFFu)</span>
<a name="l05528"></a>05528 <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXENDA_BIT                                (0)</span>
<a name="l05529"></a>05529 <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXENDA_BITS                               (13)</span>
<a name="l05530"></a>05530 <span class="preprocessor"></span>
<a name="l05531"></a><a class="code" href="regs_8h.html#abfde1f99ca4e74a1e965cef1aa5f4590">05531</a> <span class="preprocessor">#define SC2_RXBEGB                                           *((volatile int32u *)0x4000C008u)</span>
<a name="l05532"></a><a class="code" href="regs_8h.html#afee164c719d5a8f5a2b75a0b1a26646b">05532</a> <span class="preprocessor"></span><span class="preprocessor">#define SC2_RXBEGB_REG                                       *((volatile int32u *)0x4000C008u)</span>
<a name="l05533"></a><a class="code" href="regs_8h.html#abfbf0253c1a6ded276d72d3fa5b02d7f">05533</a> <span class="preprocessor"></span><span class="preprocessor">#define SC2_RXBEGB_ADDR                                      (0x4000C008u)</span>
<a name="l05534"></a><a class="code" href="regs_8h.html#a9afae9c742fc67444932fe49c95bf8db">05534</a> <span class="preprocessor"></span><span class="preprocessor">#define SC2_RXBEGB_RESET                                     (0x20000000u)</span>
<a name="l05535"></a>05535 <span class="preprocessor"></span>        <span class="comment">/* FIXED field */</span>
<a name="l05536"></a><a class="code" href="regs_8h.html#adacbd96dc027583b31ffc6ab2117a965">05536</a> <span class="preprocessor">        #define SC2_RXBEGB_FIXED                             (0xFFFFE000u)</span>
<a name="l05537"></a><a class="code" href="regs_8h.html#a3fccb22f2f46be295bcfa6c9bd4b8107">05537</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC2_RXBEGB_FIXED_MASK                        (0xFFFFE000u)</span>
<a name="l05538"></a><a class="code" href="regs_8h.html#aafe3f5bb1f5bce8d6bd68fab69110d10">05538</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC2_RXBEGB_FIXED_BIT                         (13)</span>
<a name="l05539"></a><a class="code" href="regs_8h.html#acdca875ac5c05423dd991ac79be9aad2">05539</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC2_RXBEGB_FIXED_BITS                        (19)</span>
<a name="l05540"></a>05540 <span class="preprocessor"></span>        <span class="comment">/* SC_RXBEGB field */</span>
<a name="l05541"></a>05541 <span class="preprocessor">        #define SC_RXBEGB                                    (0x00001FFFu)</span>
<a name="l05542"></a>05542 <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXBEGB_MASK                               (0x00001FFFu)</span>
<a name="l05543"></a>05543 <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXBEGB_BIT                                (0)</span>
<a name="l05544"></a>05544 <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXBEGB_BITS                               (13)</span>
<a name="l05545"></a>05545 <span class="preprocessor"></span>
<a name="l05546"></a><a class="code" href="regs_8h.html#a9be8a505d357f7a7a83eb3b8835a1b71">05546</a> <span class="preprocessor">#define SC2_RXENDB                                           *((volatile int32u *)0x4000C00Cu)</span>
<a name="l05547"></a><a class="code" href="regs_8h.html#a733996e45007f0764956c4a4fc4972eb">05547</a> <span class="preprocessor"></span><span class="preprocessor">#define SC2_RXENDB_REG                                       *((volatile int32u *)0x4000C00Cu)</span>
<a name="l05548"></a><a class="code" href="regs_8h.html#aefbda1d368b4c11bf5541546ac861151">05548</a> <span class="preprocessor"></span><span class="preprocessor">#define SC2_RXENDB_ADDR                                      (0x4000C00Cu)</span>
<a name="l05549"></a><a class="code" href="regs_8h.html#a3955d0d479447aa42a43db0137f672b1">05549</a> <span class="preprocessor"></span><span class="preprocessor">#define SC2_RXENDB_RESET                                     (0x20000000u)</span>
<a name="l05550"></a>05550 <span class="preprocessor"></span>        <span class="comment">/* FIXED field */</span>
<a name="l05551"></a><a class="code" href="regs_8h.html#a61d6fef363053640383fcb93f133dda0">05551</a> <span class="preprocessor">        #define SC2_RXENDB_FIXED                             (0xFFFFE000u)</span>
<a name="l05552"></a><a class="code" href="regs_8h.html#abb4e0a4e79b65855d02e479715e04e05">05552</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC2_RXENDB_FIXED_MASK                        (0xFFFFE000u)</span>
<a name="l05553"></a><a class="code" href="regs_8h.html#a48b071718f9718e766ab0c32122fac69">05553</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC2_RXENDB_FIXED_BIT                         (13)</span>
<a name="l05554"></a><a class="code" href="regs_8h.html#a250525d4412534660b088e321a16e513">05554</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC2_RXENDB_FIXED_BITS                        (19)</span>
<a name="l05555"></a>05555 <span class="preprocessor"></span>        <span class="comment">/* SC_RXENDB field */</span>
<a name="l05556"></a>05556 <span class="preprocessor">        #define SC_RXENDB                                    (0x00001FFFu)</span>
<a name="l05557"></a>05557 <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXENDB_MASK                               (0x00001FFFu)</span>
<a name="l05558"></a>05558 <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXENDB_BIT                                (0)</span>
<a name="l05559"></a>05559 <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXENDB_BITS                               (13)</span>
<a name="l05560"></a>05560 <span class="preprocessor"></span>
<a name="l05561"></a><a class="code" href="regs_8h.html#a87326a48ee99079f063fea9dcf350c26">05561</a> <span class="preprocessor">#define SC2_TXBEGA                                           *((volatile int32u *)0x4000C010u)</span>
<a name="l05562"></a><a class="code" href="regs_8h.html#a14ecf5b445e4b844f8a729c5609b0623">05562</a> <span class="preprocessor"></span><span class="preprocessor">#define SC2_TXBEGA_REG                                       *((volatile int32u *)0x4000C010u)</span>
<a name="l05563"></a><a class="code" href="regs_8h.html#a219ad457f5ab5af85e196692dc194f85">05563</a> <span class="preprocessor"></span><span class="preprocessor">#define SC2_TXBEGA_ADDR                                      (0x4000C010u)</span>
<a name="l05564"></a><a class="code" href="regs_8h.html#ad8e458aba2cfee1b771f8b30f1f561fa">05564</a> <span class="preprocessor"></span><span class="preprocessor">#define SC2_TXBEGA_RESET                                     (0x20000000u)</span>
<a name="l05565"></a>05565 <span class="preprocessor"></span>        <span class="comment">/* FIXED field */</span>
<a name="l05566"></a><a class="code" href="regs_8h.html#aa578c9e44e8dbaa0f82177e6ec20ee3c">05566</a> <span class="preprocessor">        #define SC2_TXBEGA_FIXED                             (0xFFFFE000u)</span>
<a name="l05567"></a><a class="code" href="regs_8h.html#a73590f1a90b1873ce1d04084588739d3">05567</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC2_TXBEGA_FIXED_MASK                        (0xFFFFE000u)</span>
<a name="l05568"></a><a class="code" href="regs_8h.html#af34bd73dd8fea70954a0562da7dcbff5">05568</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC2_TXBEGA_FIXED_BIT                         (13)</span>
<a name="l05569"></a><a class="code" href="regs_8h.html#a1ce44f68dcee5778b6967420f0f85428">05569</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC2_TXBEGA_FIXED_BITS                        (19)</span>
<a name="l05570"></a>05570 <span class="preprocessor"></span>        <span class="comment">/* SC_TXBEGA field */</span>
<a name="l05571"></a>05571 <span class="preprocessor">        #define SC_TXBEGA                                    (0x00001FFFu)</span>
<a name="l05572"></a>05572 <span class="preprocessor"></span><span class="preprocessor">        #define SC_TXBEGA_MASK                               (0x00001FFFu)</span>
<a name="l05573"></a>05573 <span class="preprocessor"></span><span class="preprocessor">        #define SC_TXBEGA_BIT                                (0)</span>
<a name="l05574"></a>05574 <span class="preprocessor"></span><span class="preprocessor">        #define SC_TXBEGA_BITS                               (13)</span>
<a name="l05575"></a>05575 <span class="preprocessor"></span>
<a name="l05576"></a><a class="code" href="regs_8h.html#a0e99bc369dbd14a83478583c74e325c5">05576</a> <span class="preprocessor">#define SC2_TXENDA                                           *((volatile int32u *)0x4000C014u)</span>
<a name="l05577"></a><a class="code" href="regs_8h.html#a564688c4eb27992c8484835c3dcd0acb">05577</a> <span class="preprocessor"></span><span class="preprocessor">#define SC2_TXENDA_REG                                       *((volatile int32u *)0x4000C014u)</span>
<a name="l05578"></a><a class="code" href="regs_8h.html#a11b392b2a88584a749089689e9a060be">05578</a> <span class="preprocessor"></span><span class="preprocessor">#define SC2_TXENDA_ADDR                                      (0x4000C014u)</span>
<a name="l05579"></a><a class="code" href="regs_8h.html#a71b7d92f5d4d49bec9a7c77ee34dd71a">05579</a> <span class="preprocessor"></span><span class="preprocessor">#define SC2_TXENDA_RESET                                     (0x20000000u)</span>
<a name="l05580"></a>05580 <span class="preprocessor"></span>        <span class="comment">/* FIXED field */</span>
<a name="l05581"></a><a class="code" href="regs_8h.html#a875b531bba4da5a19674acd0dcd509cb">05581</a> <span class="preprocessor">        #define SC2_TXENDA_FIXED                             (0xFFFFE000u)</span>
<a name="l05582"></a><a class="code" href="regs_8h.html#afb7319106d0f30e413fe1dc466495b2b">05582</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC2_TXENDA_FIXED_MASK                        (0xFFFFE000u)</span>
<a name="l05583"></a><a class="code" href="regs_8h.html#a23637f9313c049f0fd1d68743dd9cbd2">05583</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC2_TXENDA_FIXED_BIT                         (13)</span>
<a name="l05584"></a><a class="code" href="regs_8h.html#aa3579837666fa5a1d0c0bf5642458081">05584</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC2_TXENDA_FIXED_BITS                        (19)</span>
<a name="l05585"></a>05585 <span class="preprocessor"></span>        <span class="comment">/* SC_TXENDA field */</span>
<a name="l05586"></a>05586 <span class="preprocessor">        #define SC_TXENDA                                    (0x00001FFFu)</span>
<a name="l05587"></a>05587 <span class="preprocessor"></span><span class="preprocessor">        #define SC_TXENDA_MASK                               (0x00001FFFu)</span>
<a name="l05588"></a>05588 <span class="preprocessor"></span><span class="preprocessor">        #define SC_TXENDA_BIT                                (0)</span>
<a name="l05589"></a>05589 <span class="preprocessor"></span><span class="preprocessor">        #define SC_TXENDA_BITS                               (13)</span>
<a name="l05590"></a>05590 <span class="preprocessor"></span>
<a name="l05591"></a><a class="code" href="regs_8h.html#ab0da65d4c401020bc607efaccabab87f">05591</a> <span class="preprocessor">#define SC2_TXBEGB                                           *((volatile int32u *)0x4000C018u)</span>
<a name="l05592"></a><a class="code" href="regs_8h.html#a9bd61bfabd11ede23a7314192f1092aa">05592</a> <span class="preprocessor"></span><span class="preprocessor">#define SC2_TXBEGB_REG                                       *((volatile int32u *)0x4000C018u)</span>
<a name="l05593"></a><a class="code" href="regs_8h.html#a74335d83e504c57e7938a62fc7b6637c">05593</a> <span class="preprocessor"></span><span class="preprocessor">#define SC2_TXBEGB_ADDR                                      (0x4000C018u)</span>
<a name="l05594"></a><a class="code" href="regs_8h.html#ac4ee4615257190e6a61344b30aea006e">05594</a> <span class="preprocessor"></span><span class="preprocessor">#define SC2_TXBEGB_RESET                                     (0x20000000u)</span>
<a name="l05595"></a>05595 <span class="preprocessor"></span>        <span class="comment">/* FIXED field */</span>
<a name="l05596"></a><a class="code" href="regs_8h.html#afa59a1f4c17598a527cbea44f704f797">05596</a> <span class="preprocessor">        #define SC2_TXBEGB_FIXED                             (0xFFFFE000u)</span>
<a name="l05597"></a><a class="code" href="regs_8h.html#a9477b91a8e7eb3949151d7fe87cacbd4">05597</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC2_TXBEGB_FIXED_MASK                        (0xFFFFE000u)</span>
<a name="l05598"></a><a class="code" href="regs_8h.html#a958674fe5f2158b201cd89183065f7e0">05598</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC2_TXBEGB_FIXED_BIT                         (13)</span>
<a name="l05599"></a><a class="code" href="regs_8h.html#acc0e8d428578b3737d6b88a8d0652409">05599</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC2_TXBEGB_FIXED_BITS                        (19)</span>
<a name="l05600"></a>05600 <span class="preprocessor"></span>        <span class="comment">/* SC_TXBEGB field */</span>
<a name="l05601"></a>05601 <span class="preprocessor">        #define SC_TXBEGB                                    (0x00001FFFu)</span>
<a name="l05602"></a>05602 <span class="preprocessor"></span><span class="preprocessor">        #define SC_TXBEGB_MASK                               (0x00001FFFu)</span>
<a name="l05603"></a>05603 <span class="preprocessor"></span><span class="preprocessor">        #define SC_TXBEGB_BIT                                (0)</span>
<a name="l05604"></a>05604 <span class="preprocessor"></span><span class="preprocessor">        #define SC_TXBEGB_BITS                               (13)</span>
<a name="l05605"></a>05605 <span class="preprocessor"></span>
<a name="l05606"></a><a class="code" href="regs_8h.html#a188194465aa18aef6253978ab567f070">05606</a> <span class="preprocessor">#define SC2_TXENDB                                           *((volatile int32u *)0x4000C01Cu)</span>
<a name="l05607"></a><a class="code" href="regs_8h.html#a2467591be2a4114b35be01d80070c280">05607</a> <span class="preprocessor"></span><span class="preprocessor">#define SC2_TXENDB_REG                                       *((volatile int32u *)0x4000C01Cu)</span>
<a name="l05608"></a><a class="code" href="regs_8h.html#a4f20c894388b9937b827e28d38cd5266">05608</a> <span class="preprocessor"></span><span class="preprocessor">#define SC2_TXENDB_ADDR                                      (0x4000C01Cu)</span>
<a name="l05609"></a><a class="code" href="regs_8h.html#a4893c69cc3a70330a646045e2640382f">05609</a> <span class="preprocessor"></span><span class="preprocessor">#define SC2_TXENDB_RESET                                     (0x20000000u)</span>
<a name="l05610"></a>05610 <span class="preprocessor"></span>        <span class="comment">/* FIXED field */</span>
<a name="l05611"></a><a class="code" href="regs_8h.html#affba1f915c22f8a38bd55ad0c6a546ef">05611</a> <span class="preprocessor">        #define SC2_TXENDB_FIXED                             (0xFFFFE000u)</span>
<a name="l05612"></a><a class="code" href="regs_8h.html#aa71426a67420cefa64f438dae410d063">05612</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC2_TXENDB_FIXED_MASK                        (0xFFFFE000u)</span>
<a name="l05613"></a><a class="code" href="regs_8h.html#af2543d116131bd7a8742181228601190">05613</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC2_TXENDB_FIXED_BIT                         (13)</span>
<a name="l05614"></a><a class="code" href="regs_8h.html#aa9b579b3e77736b2886e0fa3e0075b8a">05614</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC2_TXENDB_FIXED_BITS                        (19)</span>
<a name="l05615"></a>05615 <span class="preprocessor"></span>        <span class="comment">/* SC_TXENDB field */</span>
<a name="l05616"></a>05616 <span class="preprocessor">        #define SC_TXENDB                                    (0x00001FFFu)</span>
<a name="l05617"></a>05617 <span class="preprocessor"></span><span class="preprocessor">        #define SC_TXENDB_MASK                               (0x00001FFFu)</span>
<a name="l05618"></a>05618 <span class="preprocessor"></span><span class="preprocessor">        #define SC_TXENDB_BIT                                (0)</span>
<a name="l05619"></a>05619 <span class="preprocessor"></span><span class="preprocessor">        #define SC_TXENDB_BITS                               (13)</span>
<a name="l05620"></a>05620 <span class="preprocessor"></span>
<a name="l05621"></a><a class="code" href="regs_8h.html#a4454fac3bde278dcb4cfd22d8376f6d9">05621</a> <span class="preprocessor">#define SC2_RXCNTA                                           *((volatile int32u *)0x4000C020u)</span>
<a name="l05622"></a><a class="code" href="regs_8h.html#aa2856e390d97d7799dd322cfbbac52ee">05622</a> <span class="preprocessor"></span><span class="preprocessor">#define SC2_RXCNTA_REG                                       *((volatile int32u *)0x4000C020u)</span>
<a name="l05623"></a><a class="code" href="regs_8h.html#a3281e371d8832545ea43e1bccfe922dd">05623</a> <span class="preprocessor"></span><span class="preprocessor">#define SC2_RXCNTA_ADDR                                      (0x4000C020u)</span>
<a name="l05624"></a><a class="code" href="regs_8h.html#ada5548e962f7eeb3887e82a1b6a2a0bf">05624</a> <span class="preprocessor"></span><span class="preprocessor">#define SC2_RXCNTA_RESET                                     (0x00000000u)</span>
<a name="l05625"></a>05625 <span class="preprocessor"></span>        <span class="comment">/* SC_RXCNTA field */</span>
<a name="l05626"></a>05626 <span class="preprocessor">        #define SC_RXCNTA                                    (0x00001FFFu)</span>
<a name="l05627"></a>05627 <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXCNTA_MASK                               (0x00001FFFu)</span>
<a name="l05628"></a>05628 <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXCNTA_BIT                                (0)</span>
<a name="l05629"></a>05629 <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXCNTA_BITS                               (13)</span>
<a name="l05630"></a>05630 <span class="preprocessor"></span>
<a name="l05631"></a><a class="code" href="regs_8h.html#ab68d29d917adaf2c49e4433d88983740">05631</a> <span class="preprocessor">#define SC2_RXCNTB                                           *((volatile int32u *)0x4000C024u)</span>
<a name="l05632"></a><a class="code" href="regs_8h.html#abd44f987a1007bb74abe05cefa0fe955">05632</a> <span class="preprocessor"></span><span class="preprocessor">#define SC2_RXCNTB_REG                                       *((volatile int32u *)0x4000C024u)</span>
<a name="l05633"></a><a class="code" href="regs_8h.html#ae7cba43f3fdd6719e0191fb4aafb7e97">05633</a> <span class="preprocessor"></span><span class="preprocessor">#define SC2_RXCNTB_ADDR                                      (0x4000C024u)</span>
<a name="l05634"></a><a class="code" href="regs_8h.html#ab82806bbd6aba01379adebb8e7a7c641">05634</a> <span class="preprocessor"></span><span class="preprocessor">#define SC2_RXCNTB_RESET                                     (0x00000000u)</span>
<a name="l05635"></a>05635 <span class="preprocessor"></span>        <span class="comment">/* SC_RXCNTB field */</span>
<a name="l05636"></a>05636 <span class="preprocessor">        #define SC_RXCNTB                                    (0x00001FFFu)</span>
<a name="l05637"></a>05637 <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXCNTB_MASK                               (0x00001FFFu)</span>
<a name="l05638"></a>05638 <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXCNTB_BIT                                (0)</span>
<a name="l05639"></a>05639 <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXCNTB_BITS                               (13)</span>
<a name="l05640"></a>05640 <span class="preprocessor"></span>
<a name="l05641"></a><a class="code" href="regs_8h.html#a6df9974039cfaf71eef9d2c5df13170f">05641</a> <span class="preprocessor">#define SC2_TXCNT                                            *((volatile int32u *)0x4000C028u)</span>
<a name="l05642"></a><a class="code" href="regs_8h.html#a4207c4e836268a8cf60e363ffc841846">05642</a> <span class="preprocessor"></span><span class="preprocessor">#define SC2_TXCNT_REG                                        *((volatile int32u *)0x4000C028u)</span>
<a name="l05643"></a><a class="code" href="regs_8h.html#a237c2d046388662f6b0318e4482b3ae6">05643</a> <span class="preprocessor"></span><span class="preprocessor">#define SC2_TXCNT_ADDR                                       (0x4000C028u)</span>
<a name="l05644"></a><a class="code" href="regs_8h.html#add79ef355ab5780dac8474df94a909fb">05644</a> <span class="preprocessor"></span><span class="preprocessor">#define SC2_TXCNT_RESET                                      (0x00000000u)</span>
<a name="l05645"></a>05645 <span class="preprocessor"></span>        <span class="comment">/* SC_TXCNT field */</span>
<a name="l05646"></a>05646 <span class="preprocessor">        #define SC_TXCNT                                     (0x00001FFFu)</span>
<a name="l05647"></a>05647 <span class="preprocessor"></span><span class="preprocessor">        #define SC_TXCNT_MASK                                (0x00001FFFu)</span>
<a name="l05648"></a>05648 <span class="preprocessor"></span><span class="preprocessor">        #define SC_TXCNT_BIT                                 (0)</span>
<a name="l05649"></a>05649 <span class="preprocessor"></span><span class="preprocessor">        #define SC_TXCNT_BITS                                (13)</span>
<a name="l05650"></a>05650 <span class="preprocessor"></span>
<a name="l05651"></a><a class="code" href="regs_8h.html#a4c09fd6838f6fe9e2f4e008687bcc868">05651</a> <span class="preprocessor">#define SC2_DMASTAT                                          *((volatile int32u *)0x4000C02Cu)</span>
<a name="l05652"></a><a class="code" href="regs_8h.html#a8a45be56310b7dae09898009f699a41f">05652</a> <span class="preprocessor"></span><span class="preprocessor">#define SC2_DMASTAT_REG                                      *((volatile int32u *)0x4000C02Cu)</span>
<a name="l05653"></a><a class="code" href="regs_8h.html#af6ef036e291a3ac74961cda8f36892b3">05653</a> <span class="preprocessor"></span><span class="preprocessor">#define SC2_DMASTAT_ADDR                                     (0x4000C02Cu)</span>
<a name="l05654"></a><a class="code" href="regs_8h.html#a8013f16c0d7ae3f0b025b470ac39d921">05654</a> <span class="preprocessor"></span><span class="preprocessor">#define SC2_DMASTAT_RESET                                    (0x00000000u)</span>
<a name="l05655"></a>05655 <span class="preprocessor"></span>        <span class="comment">/* SC_RXSSEL field */</span>
<a name="l05656"></a>05656 <span class="preprocessor">        #define SC_RXSSEL                                    (0x00001C00u)</span>
<a name="l05657"></a>05657 <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXSSEL_MASK                               (0x00001C00u)</span>
<a name="l05658"></a>05658 <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXSSEL_BIT                                (10)</span>
<a name="l05659"></a>05659 <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXSSEL_BITS                               (3)</span>
<a name="l05660"></a>05660 <span class="preprocessor"></span>        <span class="comment">/* SC_RXOVFB field */</span>
<a name="l05661"></a>05661 <span class="preprocessor">        #define SC_RXOVFB                                    (0x00000020u)</span>
<a name="l05662"></a>05662 <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXOVFB_MASK                               (0x00000020u)</span>
<a name="l05663"></a>05663 <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXOVFB_BIT                                (5)</span>
<a name="l05664"></a>05664 <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXOVFB_BITS                               (1)</span>
<a name="l05665"></a>05665 <span class="preprocessor"></span>        <span class="comment">/* SC_RXOVFA field */</span>
<a name="l05666"></a>05666 <span class="preprocessor">        #define SC_RXOVFA                                    (0x00000010u)</span>
<a name="l05667"></a>05667 <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXOVFA_MASK                               (0x00000010u)</span>
<a name="l05668"></a>05668 <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXOVFA_BIT                                (4)</span>
<a name="l05669"></a>05669 <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXOVFA_BITS                               (1)</span>
<a name="l05670"></a>05670 <span class="preprocessor"></span>        <span class="comment">/* SC_TXACTB field */</span>
<a name="l05671"></a>05671 <span class="preprocessor">        #define SC_TXACTB                                    (0x00000008u)</span>
<a name="l05672"></a>05672 <span class="preprocessor"></span><span class="preprocessor">        #define SC_TXACTB_MASK                               (0x00000008u)</span>
<a name="l05673"></a>05673 <span class="preprocessor"></span><span class="preprocessor">        #define SC_TXACTB_BIT                                (3)</span>
<a name="l05674"></a>05674 <span class="preprocessor"></span><span class="preprocessor">        #define SC_TXACTB_BITS                               (1)</span>
<a name="l05675"></a>05675 <span class="preprocessor"></span>        <span class="comment">/* SC_TXACTA field */</span>
<a name="l05676"></a>05676 <span class="preprocessor">        #define SC_TXACTA                                    (0x00000004u)</span>
<a name="l05677"></a>05677 <span class="preprocessor"></span><span class="preprocessor">        #define SC_TXACTA_MASK                               (0x00000004u)</span>
<a name="l05678"></a>05678 <span class="preprocessor"></span><span class="preprocessor">        #define SC_TXACTA_BIT                                (2)</span>
<a name="l05679"></a>05679 <span class="preprocessor"></span><span class="preprocessor">        #define SC_TXACTA_BITS                               (1)</span>
<a name="l05680"></a>05680 <span class="preprocessor"></span>        <span class="comment">/* SC_RXACTB field */</span>
<a name="l05681"></a>05681 <span class="preprocessor">        #define SC_RXACTB                                    (0x00000002u)</span>
<a name="l05682"></a>05682 <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXACTB_MASK                               (0x00000002u)</span>
<a name="l05683"></a>05683 <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXACTB_BIT                                (1)</span>
<a name="l05684"></a>05684 <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXACTB_BITS                               (1)</span>
<a name="l05685"></a>05685 <span class="preprocessor"></span>        <span class="comment">/* SC_RXACTA field */</span>
<a name="l05686"></a>05686 <span class="preprocessor">        #define SC_RXACTA                                    (0x00000001u)</span>
<a name="l05687"></a>05687 <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXACTA_MASK                               (0x00000001u)</span>
<a name="l05688"></a>05688 <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXACTA_BIT                                (0)</span>
<a name="l05689"></a>05689 <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXACTA_BITS                               (1)</span>
<a name="l05690"></a>05690 <span class="preprocessor"></span>
<a name="l05691"></a><a class="code" href="regs_8h.html#afbce57f2566a0e79550df9029b6f5b37">05691</a> <span class="preprocessor">#define SC2_DMACTRL                                          *((volatile int32u *)0x4000C030u)</span>
<a name="l05692"></a><a class="code" href="regs_8h.html#a120012e33c38398a4137c190e99f058e">05692</a> <span class="preprocessor"></span><span class="preprocessor">#define SC2_DMACTRL_REG                                      *((volatile int32u *)0x4000C030u)</span>
<a name="l05693"></a><a class="code" href="regs_8h.html#a71f326624d4e73d830740753de1c7086">05693</a> <span class="preprocessor"></span><span class="preprocessor">#define SC2_DMACTRL_ADDR                                     (0x4000C030u)</span>
<a name="l05694"></a><a class="code" href="regs_8h.html#a71f71e824a16d8d95e9b021b8da4084b">05694</a> <span class="preprocessor"></span><span class="preprocessor">#define SC2_DMACTRL_RESET                                    (0x00000000u)</span>
<a name="l05695"></a>05695 <span class="preprocessor"></span>        <span class="comment">/* SC_TXDMARST field */</span>
<a name="l05696"></a>05696 <span class="preprocessor">        #define SC_TXDMARST                                  (0x00000020u)</span>
<a name="l05697"></a>05697 <span class="preprocessor"></span><span class="preprocessor">        #define SC_TXDMARST_MASK                             (0x00000020u)</span>
<a name="l05698"></a>05698 <span class="preprocessor"></span><span class="preprocessor">        #define SC_TXDMARST_BIT                              (5)</span>
<a name="l05699"></a>05699 <span class="preprocessor"></span><span class="preprocessor">        #define SC_TXDMARST_BITS                             (1)</span>
<a name="l05700"></a>05700 <span class="preprocessor"></span>        <span class="comment">/* SC_RXDMARST field */</span>
<a name="l05701"></a>05701 <span class="preprocessor">        #define SC_RXDMARST                                  (0x00000010u)</span>
<a name="l05702"></a>05702 <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXDMARST_MASK                             (0x00000010u)</span>
<a name="l05703"></a>05703 <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXDMARST_BIT                              (4)</span>
<a name="l05704"></a>05704 <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXDMARST_BITS                             (1)</span>
<a name="l05705"></a>05705 <span class="preprocessor"></span>        <span class="comment">/* SC_TXLODB field */</span>
<a name="l05706"></a>05706 <span class="preprocessor">        #define SC_TXLODB                                    (0x00000008u)</span>
<a name="l05707"></a>05707 <span class="preprocessor"></span><span class="preprocessor">        #define SC_TXLODB_MASK                               (0x00000008u)</span>
<a name="l05708"></a>05708 <span class="preprocessor"></span><span class="preprocessor">        #define SC_TXLODB_BIT                                (3)</span>
<a name="l05709"></a>05709 <span class="preprocessor"></span><span class="preprocessor">        #define SC_TXLODB_BITS                               (1)</span>
<a name="l05710"></a>05710 <span class="preprocessor"></span>        <span class="comment">/* SC_TXLODA field */</span>
<a name="l05711"></a>05711 <span class="preprocessor">        #define SC_TXLODA                                    (0x00000004u)</span>
<a name="l05712"></a>05712 <span class="preprocessor"></span><span class="preprocessor">        #define SC_TXLODA_MASK                               (0x00000004u)</span>
<a name="l05713"></a>05713 <span class="preprocessor"></span><span class="preprocessor">        #define SC_TXLODA_BIT                                (2)</span>
<a name="l05714"></a>05714 <span class="preprocessor"></span><span class="preprocessor">        #define SC_TXLODA_BITS                               (1)</span>
<a name="l05715"></a>05715 <span class="preprocessor"></span>        <span class="comment">/* SC_RXLODB field */</span>
<a name="l05716"></a>05716 <span class="preprocessor">        #define SC_RXLODB                                    (0x00000002u)</span>
<a name="l05717"></a>05717 <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXLODB_MASK                               (0x00000002u)</span>
<a name="l05718"></a>05718 <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXLODB_BIT                                (1)</span>
<a name="l05719"></a>05719 <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXLODB_BITS                               (1)</span>
<a name="l05720"></a>05720 <span class="preprocessor"></span>        <span class="comment">/* SC_RXLODA field */</span>
<a name="l05721"></a>05721 <span class="preprocessor">        #define SC_RXLODA                                    (0x00000001u)</span>
<a name="l05722"></a>05722 <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXLODA_MASK                               (0x00000001u)</span>
<a name="l05723"></a>05723 <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXLODA_BIT                                (0)</span>
<a name="l05724"></a>05724 <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXLODA_BITS                               (1)</span>
<a name="l05725"></a>05725 <span class="preprocessor"></span>
<a name="l05726"></a><a class="code" href="regs_8h.html#a0f7d246bca40a69d24133daf82fba6e9">05726</a> <span class="preprocessor">#define SC2_RXERRA                                           *((volatile int32u *)0x4000C034u)</span>
<a name="l05727"></a><a class="code" href="regs_8h.html#a125c17a8114ce8a9502bb33c2d1642c8">05727</a> <span class="preprocessor"></span><span class="preprocessor">#define SC2_RXERRA_REG                                       *((volatile int32u *)0x4000C034u)</span>
<a name="l05728"></a><a class="code" href="regs_8h.html#ae870a47fbbea4c95880c79838c4663ea">05728</a> <span class="preprocessor"></span><span class="preprocessor">#define SC2_RXERRA_ADDR                                      (0x4000C034u)</span>
<a name="l05729"></a><a class="code" href="regs_8h.html#afade81dee94923924df22c826c3e0292">05729</a> <span class="preprocessor"></span><span class="preprocessor">#define SC2_RXERRA_RESET                                     (0x00000000u)</span>
<a name="l05730"></a>05730 <span class="preprocessor"></span>        <span class="comment">/* SC_RXERRA field */</span>
<a name="l05731"></a>05731 <span class="preprocessor">        #define SC_RXERRA                                    (0x00001FFFu)</span>
<a name="l05732"></a>05732 <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXERRA_MASK                               (0x00001FFFu)</span>
<a name="l05733"></a>05733 <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXERRA_BIT                                (0)</span>
<a name="l05734"></a>05734 <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXERRA_BITS                               (13)</span>
<a name="l05735"></a>05735 <span class="preprocessor"></span>
<a name="l05736"></a><a class="code" href="regs_8h.html#a0b5ecc4702af63b2a77f8bf1096694cc">05736</a> <span class="preprocessor">#define SC2_RXERRB                                           *((volatile int32u *)0x4000C038u)</span>
<a name="l05737"></a><a class="code" href="regs_8h.html#a27a2b21ad0b06ef4915b9d78ac97324a">05737</a> <span class="preprocessor"></span><span class="preprocessor">#define SC2_RXERRB_REG                                       *((volatile int32u *)0x4000C038u)</span>
<a name="l05738"></a><a class="code" href="regs_8h.html#a27179ff8eb80fa6e1f4cdc47cd6d7632">05738</a> <span class="preprocessor"></span><span class="preprocessor">#define SC2_RXERRB_ADDR                                      (0x4000C038u)</span>
<a name="l05739"></a><a class="code" href="regs_8h.html#ad8379a0691aa14c43d22adaa20f6ce3f">05739</a> <span class="preprocessor"></span><span class="preprocessor">#define SC2_RXERRB_RESET                                     (0x00000000u)</span>
<a name="l05740"></a>05740 <span class="preprocessor"></span>        <span class="comment">/* SC_RXERRB field */</span>
<a name="l05741"></a>05741 <span class="preprocessor">        #define SC_RXERRB                                    (0x00001FFFu)</span>
<a name="l05742"></a>05742 <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXERRB_MASK                               (0x00001FFFu)</span>
<a name="l05743"></a>05743 <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXERRB_BIT                                (0)</span>
<a name="l05744"></a>05744 <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXERRB_BITS                               (13)</span>
<a name="l05745"></a>05745 <span class="preprocessor"></span>
<a name="l05746"></a><a class="code" href="regs_8h.html#a348ec1127784e354b7ce693c6dfb0d27">05746</a> <span class="preprocessor">#define SC2_DATA                                             *((volatile int32u *)0x4000C03Cu)</span>
<a name="l05747"></a><a class="code" href="regs_8h.html#a0d4c5d8e769ad6666570fec4fbaf83e4">05747</a> <span class="preprocessor"></span><span class="preprocessor">#define SC2_DATA_REG                                         *((volatile int32u *)0x4000C03Cu)</span>
<a name="l05748"></a><a class="code" href="regs_8h.html#ab445ee626077d6fe3b41fb887f7223fb">05748</a> <span class="preprocessor"></span><span class="preprocessor">#define SC2_DATA_ADDR                                        (0x4000C03Cu)</span>
<a name="l05749"></a><a class="code" href="regs_8h.html#ab300b8d6944f5205e8da3dcca2ccd70d">05749</a> <span class="preprocessor"></span><span class="preprocessor">#define SC2_DATA_RESET                                       (0x00000000u)</span>
<a name="l05750"></a>05750 <span class="preprocessor"></span>        <span class="comment">/* SC_DATA field */</span>
<a name="l05751"></a>05751 <span class="preprocessor">        #define SC_DATA                                      (0x000000FFu)</span>
<a name="l05752"></a>05752 <span class="preprocessor"></span><span class="preprocessor">        #define SC_DATA_MASK                                 (0x000000FFu)</span>
<a name="l05753"></a>05753 <span class="preprocessor"></span><span class="preprocessor">        #define SC_DATA_BIT                                  (0)</span>
<a name="l05754"></a>05754 <span class="preprocessor"></span><span class="preprocessor">        #define SC_DATA_BITS                                 (8)</span>
<a name="l05755"></a>05755 <span class="preprocessor"></span>
<a name="l05756"></a><a class="code" href="regs_8h.html#ae60bf167183c4735a4ff320e8b6e15d2">05756</a> <span class="preprocessor">#define SC2_SPISTAT                                          *((volatile int32u *)0x4000C040u)</span>
<a name="l05757"></a><a class="code" href="regs_8h.html#ae601d5fd9a793f65f322b8e6df11ac69">05757</a> <span class="preprocessor"></span><span class="preprocessor">#define SC2_SPISTAT_REG                                      *((volatile int32u *)0x4000C040u)</span>
<a name="l05758"></a><a class="code" href="regs_8h.html#aa1d10244e0e04462f051ce94c8466830">05758</a> <span class="preprocessor"></span><span class="preprocessor">#define SC2_SPISTAT_ADDR                                     (0x4000C040u)</span>
<a name="l05759"></a><a class="code" href="regs_8h.html#ad3b05cfa8ba375c70b755e2c9fbfbcdc">05759</a> <span class="preprocessor"></span><span class="preprocessor">#define SC2_SPISTAT_RESET                                    (0x00000000u)</span>
<a name="l05760"></a>05760 <span class="preprocessor"></span>        <span class="comment">/* SC_SPITXIDLE field */</span>
<a name="l05761"></a>05761 <span class="preprocessor">        #define SC_SPITXIDLE                                 (0x00000008u)</span>
<a name="l05762"></a>05762 <span class="preprocessor"></span><span class="preprocessor">        #define SC_SPITXIDLE_MASK                            (0x00000008u)</span>
<a name="l05763"></a>05763 <span class="preprocessor"></span><span class="preprocessor">        #define SC_SPITXIDLE_BIT                             (3)</span>
<a name="l05764"></a>05764 <span class="preprocessor"></span><span class="preprocessor">        #define SC_SPITXIDLE_BITS                            (1)</span>
<a name="l05765"></a>05765 <span class="preprocessor"></span>        <span class="comment">/* SC_SPITXFREE field */</span>
<a name="l05766"></a>05766 <span class="preprocessor">        #define SC_SPITXFREE                                 (0x00000004u)</span>
<a name="l05767"></a>05767 <span class="preprocessor"></span><span class="preprocessor">        #define SC_SPITXFREE_MASK                            (0x00000004u)</span>
<a name="l05768"></a>05768 <span class="preprocessor"></span><span class="preprocessor">        #define SC_SPITXFREE_BIT                             (2)</span>
<a name="l05769"></a>05769 <span class="preprocessor"></span><span class="preprocessor">        #define SC_SPITXFREE_BITS                            (1)</span>
<a name="l05770"></a>05770 <span class="preprocessor"></span>        <span class="comment">/* SC_SPIRXVAL field */</span>
<a name="l05771"></a>05771 <span class="preprocessor">        #define SC_SPIRXVAL                                  (0x00000002u)</span>
<a name="l05772"></a>05772 <span class="preprocessor"></span><span class="preprocessor">        #define SC_SPIRXVAL_MASK                             (0x00000002u)</span>
<a name="l05773"></a>05773 <span class="preprocessor"></span><span class="preprocessor">        #define SC_SPIRXVAL_BIT                              (1)</span>
<a name="l05774"></a>05774 <span class="preprocessor"></span><span class="preprocessor">        #define SC_SPIRXVAL_BITS                             (1)</span>
<a name="l05775"></a>05775 <span class="preprocessor"></span>        <span class="comment">/* SC_SPIRXOVF field */</span>
<a name="l05776"></a>05776 <span class="preprocessor">        #define SC_SPIRXOVF                                  (0x00000001u)</span>
<a name="l05777"></a>05777 <span class="preprocessor"></span><span class="preprocessor">        #define SC_SPIRXOVF_MASK                             (0x00000001u)</span>
<a name="l05778"></a>05778 <span class="preprocessor"></span><span class="preprocessor">        #define SC_SPIRXOVF_BIT                              (0)</span>
<a name="l05779"></a>05779 <span class="preprocessor"></span><span class="preprocessor">        #define SC_SPIRXOVF_BITS                             (1)</span>
<a name="l05780"></a>05780 <span class="preprocessor"></span>
<a name="l05781"></a><a class="code" href="regs_8h.html#aff5a6682702ebfa740cf0c15bfe0dd7c">05781</a> <span class="preprocessor">#define SC2_TWISTAT                                          *((volatile int32u *)0x4000C044u)</span>
<a name="l05782"></a><a class="code" href="regs_8h.html#abb942430dbec777c37ae9133ffa3f5a4">05782</a> <span class="preprocessor"></span><span class="preprocessor">#define SC2_TWISTAT_REG                                      *((volatile int32u *)0x4000C044u)</span>
<a name="l05783"></a><a class="code" href="regs_8h.html#a435d6a2b054253aa34bf6e1362144b4a">05783</a> <span class="preprocessor"></span><span class="preprocessor">#define SC2_TWISTAT_ADDR                                     (0x4000C044u)</span>
<a name="l05784"></a><a class="code" href="regs_8h.html#a48d8b97b75c21d20d0eaab126266c445">05784</a> <span class="preprocessor"></span><span class="preprocessor">#define SC2_TWISTAT_RESET                                    (0x00000000u)</span>
<a name="l05785"></a>05785 <span class="preprocessor"></span>        <span class="comment">/* SC_TWICMDFIN field */</span>
<a name="l05786"></a>05786 <span class="preprocessor">        #define SC_TWICMDFIN                                 (0x00000008u)</span>
<a name="l05787"></a>05787 <span class="preprocessor"></span><span class="preprocessor">        #define SC_TWICMDFIN_MASK                            (0x00000008u)</span>
<a name="l05788"></a>05788 <span class="preprocessor"></span><span class="preprocessor">        #define SC_TWICMDFIN_BIT                             (3)</span>
<a name="l05789"></a>05789 <span class="preprocessor"></span><span class="preprocessor">        #define SC_TWICMDFIN_BITS                            (1)</span>
<a name="l05790"></a>05790 <span class="preprocessor"></span>        <span class="comment">/* SC_TWIRXFIN field */</span>
<a name="l05791"></a>05791 <span class="preprocessor">        #define SC_TWIRXFIN                                  (0x00000004u)</span>
<a name="l05792"></a>05792 <span class="preprocessor"></span><span class="preprocessor">        #define SC_TWIRXFIN_MASK                             (0x00000004u)</span>
<a name="l05793"></a>05793 <span class="preprocessor"></span><span class="preprocessor">        #define SC_TWIRXFIN_BIT                              (2)</span>
<a name="l05794"></a>05794 <span class="preprocessor"></span><span class="preprocessor">        #define SC_TWIRXFIN_BITS                             (1)</span>
<a name="l05795"></a>05795 <span class="preprocessor"></span>        <span class="comment">/* SC_TWITXFIN field */</span>
<a name="l05796"></a>05796 <span class="preprocessor">        #define SC_TWITXFIN                                  (0x00000002u)</span>
<a name="l05797"></a>05797 <span class="preprocessor"></span><span class="preprocessor">        #define SC_TWITXFIN_MASK                             (0x00000002u)</span>
<a name="l05798"></a>05798 <span class="preprocessor"></span><span class="preprocessor">        #define SC_TWITXFIN_BIT                              (1)</span>
<a name="l05799"></a>05799 <span class="preprocessor"></span><span class="preprocessor">        #define SC_TWITXFIN_BITS                             (1)</span>
<a name="l05800"></a>05800 <span class="preprocessor"></span>        <span class="comment">/* SC_TWIRXNAK field */</span>
<a name="l05801"></a>05801 <span class="preprocessor">        #define SC_TWIRXNAK                                  (0x00000001u)</span>
<a name="l05802"></a>05802 <span class="preprocessor"></span><span class="preprocessor">        #define SC_TWIRXNAK_MASK                             (0x00000001u)</span>
<a name="l05803"></a>05803 <span class="preprocessor"></span><span class="preprocessor">        #define SC_TWIRXNAK_BIT                              (0)</span>
<a name="l05804"></a>05804 <span class="preprocessor"></span><span class="preprocessor">        #define SC_TWIRXNAK_BITS                             (1)</span>
<a name="l05805"></a>05805 <span class="preprocessor"></span>
<a name="l05806"></a><a class="code" href="regs_8h.html#abb038a75d78cca73232cd854e0699849">05806</a> <span class="preprocessor">#define SC2_TWICTRL1                                         *((volatile int32u *)0x4000C04Cu)</span>
<a name="l05807"></a><a class="code" href="regs_8h.html#aaa5deaf19b03471b6a72e3a869615ad3">05807</a> <span class="preprocessor"></span><span class="preprocessor">#define SC2_TWICTRL1_REG                                     *((volatile int32u *)0x4000C04Cu)</span>
<a name="l05808"></a><a class="code" href="regs_8h.html#a04e380b8edfa04b43a7fa6ec00c53793">05808</a> <span class="preprocessor"></span><span class="preprocessor">#define SC2_TWICTRL1_ADDR                                    (0x4000C04Cu)</span>
<a name="l05809"></a><a class="code" href="regs_8h.html#a310960707447a9dc3b1693ac14f5b029">05809</a> <span class="preprocessor"></span><span class="preprocessor">#define SC2_TWICTRL1_RESET                                   (0x00000000u)</span>
<a name="l05810"></a>05810 <span class="preprocessor"></span>        <span class="comment">/* SC_TWISTOP field */</span>
<a name="l05811"></a>05811 <span class="preprocessor">        #define SC_TWISTOP                                   (0x00000008u)</span>
<a name="l05812"></a>05812 <span class="preprocessor"></span><span class="preprocessor">        #define SC_TWISTOP_MASK                              (0x00000008u)</span>
<a name="l05813"></a>05813 <span class="preprocessor"></span><span class="preprocessor">        #define SC_TWISTOP_BIT                               (3)</span>
<a name="l05814"></a>05814 <span class="preprocessor"></span><span class="preprocessor">        #define SC_TWISTOP_BITS                              (1)</span>
<a name="l05815"></a>05815 <span class="preprocessor"></span>        <span class="comment">/* SC_TWISTART field */</span>
<a name="l05816"></a>05816 <span class="preprocessor">        #define SC_TWISTART                                  (0x00000004u)</span>
<a name="l05817"></a>05817 <span class="preprocessor"></span><span class="preprocessor">        #define SC_TWISTART_MASK                             (0x00000004u)</span>
<a name="l05818"></a>05818 <span class="preprocessor"></span><span class="preprocessor">        #define SC_TWISTART_BIT                              (2)</span>
<a name="l05819"></a>05819 <span class="preprocessor"></span><span class="preprocessor">        #define SC_TWISTART_BITS                             (1)</span>
<a name="l05820"></a>05820 <span class="preprocessor"></span>        <span class="comment">/* SC_TWISEND field */</span>
<a name="l05821"></a>05821 <span class="preprocessor">        #define SC_TWISEND                                   (0x00000002u)</span>
<a name="l05822"></a>05822 <span class="preprocessor"></span><span class="preprocessor">        #define SC_TWISEND_MASK                              (0x00000002u)</span>
<a name="l05823"></a>05823 <span class="preprocessor"></span><span class="preprocessor">        #define SC_TWISEND_BIT                               (1)</span>
<a name="l05824"></a>05824 <span class="preprocessor"></span><span class="preprocessor">        #define SC_TWISEND_BITS                              (1)</span>
<a name="l05825"></a>05825 <span class="preprocessor"></span>        <span class="comment">/* SC_TWIRECV field */</span>
<a name="l05826"></a>05826 <span class="preprocessor">        #define SC_TWIRECV                                   (0x00000001u)</span>
<a name="l05827"></a>05827 <span class="preprocessor"></span><span class="preprocessor">        #define SC_TWIRECV_MASK                              (0x00000001u)</span>
<a name="l05828"></a>05828 <span class="preprocessor"></span><span class="preprocessor">        #define SC_TWIRECV_BIT                               (0)</span>
<a name="l05829"></a>05829 <span class="preprocessor"></span><span class="preprocessor">        #define SC_TWIRECV_BITS                              (1)</span>
<a name="l05830"></a>05830 <span class="preprocessor"></span>
<a name="l05831"></a><a class="code" href="regs_8h.html#a96ee62cbee5f3c0909d5dfea03afc7c6">05831</a> <span class="preprocessor">#define SC2_TWICTRL2                                         *((volatile int32u *)0x4000C050u)</span>
<a name="l05832"></a><a class="code" href="regs_8h.html#a8b536b17c83cb674e4d0a5b3607e6dea">05832</a> <span class="preprocessor"></span><span class="preprocessor">#define SC2_TWICTRL2_REG                                     *((volatile int32u *)0x4000C050u)</span>
<a name="l05833"></a><a class="code" href="regs_8h.html#aba73a8116637cda6adf96caeb19a3d0b">05833</a> <span class="preprocessor"></span><span class="preprocessor">#define SC2_TWICTRL2_ADDR                                    (0x4000C050u)</span>
<a name="l05834"></a><a class="code" href="regs_8h.html#a2a1b8d42806baa5afdb6fc18dff350be">05834</a> <span class="preprocessor"></span><span class="preprocessor">#define SC2_TWICTRL2_RESET                                   (0x00000000u)</span>
<a name="l05835"></a>05835 <span class="preprocessor"></span>        <span class="comment">/* SC_TWIACK field */</span>
<a name="l05836"></a>05836 <span class="preprocessor">        #define SC_TWIACK                                    (0x00000001u)</span>
<a name="l05837"></a>05837 <span class="preprocessor"></span><span class="preprocessor">        #define SC_TWIACK_MASK                               (0x00000001u)</span>
<a name="l05838"></a>05838 <span class="preprocessor"></span><span class="preprocessor">        #define SC_TWIACK_BIT                                (0)</span>
<a name="l05839"></a>05839 <span class="preprocessor"></span><span class="preprocessor">        #define SC_TWIACK_BITS                               (1)</span>
<a name="l05840"></a>05840 <span class="preprocessor"></span>
<a name="l05841"></a><a class="code" href="regs_8h.html#a9a7ca5b1037b8f543f0fd0f81f6c6a6e">05841</a> <span class="preprocessor">#define SC2_MODE                                             *((volatile int32u *)0x4000C054u)</span>
<a name="l05842"></a><a class="code" href="regs_8h.html#a6c8a01f0a5f8f4dc4efeb6bf9bc353b9">05842</a> <span class="preprocessor"></span><span class="preprocessor">#define SC2_MODE_REG                                         *((volatile int32u *)0x4000C054u)</span>
<a name="l05843"></a><a class="code" href="regs_8h.html#a689555dc0b2ce58ad52935c4414d630d">05843</a> <span class="preprocessor"></span><span class="preprocessor">#define SC2_MODE_ADDR                                        (0x4000C054u)</span>
<a name="l05844"></a><a class="code" href="regs_8h.html#ac8e477ea4596a4692a315ce10a90b0aa">05844</a> <span class="preprocessor"></span><span class="preprocessor">#define SC2_MODE_RESET                                       (0x00000000u)</span>
<a name="l05845"></a>05845 <span class="preprocessor"></span>        <span class="comment">/* SC_MODE field */</span>
<a name="l05846"></a>05846 <span class="preprocessor">        #define SC_MODE                                      (0x00000003u)</span>
<a name="l05847"></a>05847 <span class="preprocessor"></span><span class="preprocessor">        #define SC_MODE_MASK                                 (0x00000003u)</span>
<a name="l05848"></a>05848 <span class="preprocessor"></span><span class="preprocessor">        #define SC_MODE_BIT                                  (0)</span>
<a name="l05849"></a>05849 <span class="preprocessor"></span><span class="preprocessor">        #define SC_MODE_BITS                                 (2)</span>
<a name="l05850"></a>05850 <span class="preprocessor"></span>                <span class="comment">/* SC_MODE Bit Field Values */</span>
<a name="l05851"></a><a class="code" href="regs_8h.html#a49e23aef6370e13a00e73955ab247d88">05851</a> <span class="preprocessor">                #define SC2_MODE_DISABLED                    (0)</span>
<a name="l05852"></a><a class="code" href="regs_8h.html#adcbc66d45af1117083631d161733835e">05852</a> <span class="preprocessor"></span><span class="preprocessor">                #define SC2_MODE_SPI                         (2)</span>
<a name="l05853"></a><a class="code" href="regs_8h.html#a961a7e9cb676f19d7b44e94d4e748554">05853</a> <span class="preprocessor"></span><span class="preprocessor">                #define SC2_MODE_I2C                         (3)</span>
<a name="l05854"></a>05854 <span class="preprocessor"></span>
<a name="l05855"></a><a class="code" href="regs_8h.html#a923e9b83231dacbc3ce120f04db8bc97">05855</a> <span class="preprocessor">#define SC2_SPICFG                                           *((volatile int32u *)0x4000C058u)</span>
<a name="l05856"></a><a class="code" href="regs_8h.html#ae7226d2144b675295300eb642ba721fe">05856</a> <span class="preprocessor"></span><span class="preprocessor">#define SC2_SPICFG_REG                                       *((volatile int32u *)0x4000C058u)</span>
<a name="l05857"></a><a class="code" href="regs_8h.html#af0f7fcbd354bd9351fb4d5fcbe5b0dee">05857</a> <span class="preprocessor"></span><span class="preprocessor">#define SC2_SPICFG_ADDR                                      (0x4000C058u)</span>
<a name="l05858"></a><a class="code" href="regs_8h.html#a225fb0242d31701f2f669a6369f71032">05858</a> <span class="preprocessor"></span><span class="preprocessor">#define SC2_SPICFG_RESET                                     (0x00000000u)</span>
<a name="l05859"></a>05859 <span class="preprocessor"></span>        <span class="comment">/* SC_SPIRXDRV field */</span>
<a name="l05860"></a>05860 <span class="preprocessor">        #define SC_SPIRXDRV                                  (0x00000020u)</span>
<a name="l05861"></a>05861 <span class="preprocessor"></span><span class="preprocessor">        #define SC_SPIRXDRV_MASK                             (0x00000020u)</span>
<a name="l05862"></a>05862 <span class="preprocessor"></span><span class="preprocessor">        #define SC_SPIRXDRV_BIT                              (5)</span>
<a name="l05863"></a>05863 <span class="preprocessor"></span><span class="preprocessor">        #define SC_SPIRXDRV_BITS                             (1)</span>
<a name="l05864"></a>05864 <span class="preprocessor"></span>        <span class="comment">/* SC_SPIMST field */</span>
<a name="l05865"></a>05865 <span class="preprocessor">        #define SC_SPIMST                                    (0x00000010u)</span>
<a name="l05866"></a>05866 <span class="preprocessor"></span><span class="preprocessor">        #define SC_SPIMST_MASK                               (0x00000010u)</span>
<a name="l05867"></a>05867 <span class="preprocessor"></span><span class="preprocessor">        #define SC_SPIMST_BIT                                (4)</span>
<a name="l05868"></a>05868 <span class="preprocessor"></span><span class="preprocessor">        #define SC_SPIMST_BITS                               (1)</span>
<a name="l05869"></a>05869 <span class="preprocessor"></span>        <span class="comment">/* SC_SPIRPT field */</span>
<a name="l05870"></a>05870 <span class="preprocessor">        #define SC_SPIRPT                                    (0x00000008u)</span>
<a name="l05871"></a>05871 <span class="preprocessor"></span><span class="preprocessor">        #define SC_SPIRPT_MASK                               (0x00000008u)</span>
<a name="l05872"></a>05872 <span class="preprocessor"></span><span class="preprocessor">        #define SC_SPIRPT_BIT                                (3)</span>
<a name="l05873"></a>05873 <span class="preprocessor"></span><span class="preprocessor">        #define SC_SPIRPT_BITS                               (1)</span>
<a name="l05874"></a>05874 <span class="preprocessor"></span>        <span class="comment">/* SC_SPIORD field */</span>
<a name="l05875"></a>05875 <span class="preprocessor">        #define SC_SPIORD                                    (0x00000004u)</span>
<a name="l05876"></a>05876 <span class="preprocessor"></span><span class="preprocessor">        #define SC_SPIORD_MASK                               (0x00000004u)</span>
<a name="l05877"></a>05877 <span class="preprocessor"></span><span class="preprocessor">        #define SC_SPIORD_BIT                                (2)</span>
<a name="l05878"></a>05878 <span class="preprocessor"></span><span class="preprocessor">        #define SC_SPIORD_BITS                               (1)</span>
<a name="l05879"></a>05879 <span class="preprocessor"></span>        <span class="comment">/* SC_SPIPHA field */</span>
<a name="l05880"></a>05880 <span class="preprocessor">        #define SC_SPIPHA                                    (0x00000002u)</span>
<a name="l05881"></a>05881 <span class="preprocessor"></span><span class="preprocessor">        #define SC_SPIPHA_MASK                               (0x00000002u)</span>
<a name="l05882"></a>05882 <span class="preprocessor"></span><span class="preprocessor">        #define SC_SPIPHA_BIT                                (1)</span>
<a name="l05883"></a>05883 <span class="preprocessor"></span><span class="preprocessor">        #define SC_SPIPHA_BITS                               (1)</span>
<a name="l05884"></a>05884 <span class="preprocessor"></span>        <span class="comment">/* SC_SPIPOL field */</span>
<a name="l05885"></a>05885 <span class="preprocessor">        #define SC_SPIPOL                                    (0x00000001u)</span>
<a name="l05886"></a>05886 <span class="preprocessor"></span><span class="preprocessor">        #define SC_SPIPOL_MASK                               (0x00000001u)</span>
<a name="l05887"></a>05887 <span class="preprocessor"></span><span class="preprocessor">        #define SC_SPIPOL_BIT                                (0)</span>
<a name="l05888"></a>05888 <span class="preprocessor"></span><span class="preprocessor">        #define SC_SPIPOL_BITS                               (1)</span>
<a name="l05889"></a>05889 <span class="preprocessor"></span>
<a name="l05890"></a><a class="code" href="regs_8h.html#a49327e1573456416b6368ea32e9bafc5">05890</a> <span class="preprocessor">#define SC2_RATELIN                                          *((volatile int32u *)0x4000C060u)</span>
<a name="l05891"></a><a class="code" href="regs_8h.html#a1ab965ad6af6e1d9bb269162f8091e16">05891</a> <span class="preprocessor"></span><span class="preprocessor">#define SC2_RATELIN_REG                                      *((volatile int32u *)0x4000C060u)</span>
<a name="l05892"></a><a class="code" href="regs_8h.html#ae010585e9ecd6acbbb199f7d018d5d77">05892</a> <span class="preprocessor"></span><span class="preprocessor">#define SC2_RATELIN_ADDR                                     (0x4000C060u)</span>
<a name="l05893"></a><a class="code" href="regs_8h.html#a2c1f60be5b10ab187f0454bf10d60ce8">05893</a> <span class="preprocessor"></span><span class="preprocessor">#define SC2_RATELIN_RESET                                    (0x00000000u)</span>
<a name="l05894"></a>05894 <span class="preprocessor"></span>        <span class="comment">/* SC_RATELIN field */</span>
<a name="l05895"></a>05895 <span class="preprocessor">        #define SC_RATELIN                                   (0x0000000Fu)</span>
<a name="l05896"></a>05896 <span class="preprocessor"></span><span class="preprocessor">        #define SC_RATELIN_MASK                              (0x0000000Fu)</span>
<a name="l05897"></a>05897 <span class="preprocessor"></span><span class="preprocessor">        #define SC_RATELIN_BIT                               (0)</span>
<a name="l05898"></a>05898 <span class="preprocessor"></span><span class="preprocessor">        #define SC_RATELIN_BITS                              (4)</span>
<a name="l05899"></a>05899 <span class="preprocessor"></span>
<a name="l05900"></a><a class="code" href="regs_8h.html#ab81b0fc3919c431537580383cb9cc9ff">05900</a> <span class="preprocessor">#define SC2_RATEEXP                                          *((volatile int32u *)0x4000C064u)</span>
<a name="l05901"></a><a class="code" href="regs_8h.html#a3e2f04d5eba6a7cce71460da0d11c4c6">05901</a> <span class="preprocessor"></span><span class="preprocessor">#define SC2_RATEEXP_REG                                      *((volatile int32u *)0x4000C064u)</span>
<a name="l05902"></a><a class="code" href="regs_8h.html#abd4470029a503a9cb8201254965e8569">05902</a> <span class="preprocessor"></span><span class="preprocessor">#define SC2_RATEEXP_ADDR                                     (0x4000C064u)</span>
<a name="l05903"></a><a class="code" href="regs_8h.html#a0a6b15009f950d2512d337bf0d8702f7">05903</a> <span class="preprocessor"></span><span class="preprocessor">#define SC2_RATEEXP_RESET                                    (0x00000000u)</span>
<a name="l05904"></a>05904 <span class="preprocessor"></span>        <span class="comment">/* SC_RATEEXP field */</span>
<a name="l05905"></a>05905 <span class="preprocessor">        #define SC_RATEEXP                                   (0x0000000Fu)</span>
<a name="l05906"></a>05906 <span class="preprocessor"></span><span class="preprocessor">        #define SC_RATEEXP_MASK                              (0x0000000Fu)</span>
<a name="l05907"></a>05907 <span class="preprocessor"></span><span class="preprocessor">        #define SC_RATEEXP_BIT                               (0)</span>
<a name="l05908"></a>05908 <span class="preprocessor"></span><span class="preprocessor">        #define SC_RATEEXP_BITS                              (4)</span>
<a name="l05909"></a>05909 <span class="preprocessor"></span>
<a name="l05910"></a><a class="code" href="regs_8h.html#a2b239f9cbc2f580efa898becd25144a3">05910</a> <span class="preprocessor">#define SC2_RXCNTSAVED                                       *((volatile int32u *)0x4000C070u)</span>
<a name="l05911"></a><a class="code" href="regs_8h.html#a885d6bb6a263aeaa1b02ef1aeabc096b">05911</a> <span class="preprocessor"></span><span class="preprocessor">#define SC2_RXCNTSAVED_REG                                   *((volatile int32u *)0x4000C070u)</span>
<a name="l05912"></a><a class="code" href="regs_8h.html#ac3c0daae1b3cc770d33904bf8463ab20">05912</a> <span class="preprocessor"></span><span class="preprocessor">#define SC2_RXCNTSAVED_ADDR                                  (0x4000C070u)</span>
<a name="l05913"></a><a class="code" href="regs_8h.html#a41163ad80fcc26e9846e4f251e01e905">05913</a> <span class="preprocessor"></span><span class="preprocessor">#define SC2_RXCNTSAVED_RESET                                 (0x00000000u)</span>
<a name="l05914"></a>05914 <span class="preprocessor"></span>        <span class="comment">/* SC_RXCNTSAVED field */</span>
<a name="l05915"></a>05915 <span class="preprocessor">        #define SC_RXCNTSAVED                                (0x00001FFFu)</span>
<a name="l05916"></a>05916 <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXCNTSAVED_MASK                           (0x00001FFFu)</span>
<a name="l05917"></a>05917 <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXCNTSAVED_BIT                            (0)</span>
<a name="l05918"></a>05918 <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXCNTSAVED_BITS                           (13)</span>
<a name="l05919"></a>05919 <span class="preprocessor"></span>
<a name="l05920"></a><a class="code" href="regs_8h.html#aac0369591a7e91852080b86c1a931dc5">05920</a> <span class="preprocessor">#define SC1_RXBEGA                                           *((volatile int32u *)0x4000C800u)</span>
<a name="l05921"></a><a class="code" href="regs_8h.html#a081de3f4021a1b611264e8110e44ddd8">05921</a> <span class="preprocessor"></span><span class="preprocessor">#define SC1_RXBEGA_REG                                       *((volatile int32u *)0x4000C800u)</span>
<a name="l05922"></a><a class="code" href="regs_8h.html#a2116b9c9901e7fbf1f4cfca5017ba249">05922</a> <span class="preprocessor"></span><span class="preprocessor">#define SC1_RXBEGA_ADDR                                      (0x4000C800u)</span>
<a name="l05923"></a><a class="code" href="regs_8h.html#a62eb51a88bf39a5146bf508c3703e862">05923</a> <span class="preprocessor"></span><span class="preprocessor">#define SC1_RXBEGA_RESET                                     (0x20000000u)</span>
<a name="l05924"></a>05924 <span class="preprocessor"></span>        <span class="comment">/* FIXED field */</span>
<a name="l05925"></a><a class="code" href="regs_8h.html#aa51b7d772f97f3c31abff9ae015daab5">05925</a> <span class="preprocessor">        #define SC1_RXBEGA_FIXED                             (0xFFFFE000u)</span>
<a name="l05926"></a><a class="code" href="regs_8h.html#abff8cc1956926b45e7acb737cf299a55">05926</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC1_RXBEGA_FIXED_MASK                        (0xFFFFE000u)</span>
<a name="l05927"></a><a class="code" href="regs_8h.html#ad4577c172747779c402c3eff112e23a3">05927</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC1_RXBEGA_FIXED_BIT                         (13)</span>
<a name="l05928"></a><a class="code" href="regs_8h.html#a1ff7d1b3d4cec7e3cfa11e46df7ca319">05928</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC1_RXBEGA_FIXED_BITS                        (19)</span>
<a name="l05929"></a>05929 <span class="preprocessor"></span>        <span class="comment">/* SC_RXBEGA field */</span>
<a name="l05930"></a><a class="code" href="regs_8h.html#abf7321cea28e0033c0fc875cec5f88bb">05930</a> <span class="preprocessor">        #define SC_RXBEGA                                    (0x00001FFFu)</span>
<a name="l05931"></a><a class="code" href="regs_8h.html#aef53bd7a81aeec725b0c6854608e6961">05931</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXBEGA_MASK                               (0x00001FFFu)</span>
<a name="l05932"></a><a class="code" href="regs_8h.html#ae9b7c52dc529092da323c411f0bcc443">05932</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXBEGA_BIT                                (0)</span>
<a name="l05933"></a><a class="code" href="regs_8h.html#a38995afee760dccbd969b789cedebeae">05933</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXBEGA_BITS                               (13)</span>
<a name="l05934"></a>05934 <span class="preprocessor"></span>
<a name="l05935"></a><a class="code" href="regs_8h.html#a9ed03fe62e13bfcadded3b3a6c33228b">05935</a> <span class="preprocessor">#define SC1_RXENDA                                           *((volatile int32u *)0x4000C804u)</span>
<a name="l05936"></a><a class="code" href="regs_8h.html#a2342953a11e45581c93f02dd6006c457">05936</a> <span class="preprocessor"></span><span class="preprocessor">#define SC1_RXENDA_REG                                       *((volatile int32u *)0x4000C804u)</span>
<a name="l05937"></a><a class="code" href="regs_8h.html#a2e10c6848d962d23daccf1ddc1360607">05937</a> <span class="preprocessor"></span><span class="preprocessor">#define SC1_RXENDA_ADDR                                      (0x4000C804u)</span>
<a name="l05938"></a><a class="code" href="regs_8h.html#a96d35da075ca32d4c6c5dd8284176fec">05938</a> <span class="preprocessor"></span><span class="preprocessor">#define SC1_RXENDA_RESET                                     (0x20000000u)</span>
<a name="l05939"></a>05939 <span class="preprocessor"></span>        <span class="comment">/* FIXED field */</span>
<a name="l05940"></a><a class="code" href="regs_8h.html#a24a080a4a8a927408436bfab0332a18b">05940</a> <span class="preprocessor">        #define SC1_RXENDA_FIXED                             (0xFFFFE000u)</span>
<a name="l05941"></a><a class="code" href="regs_8h.html#a352a0942624032b72f2cd2ca418b6bc7">05941</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC1_RXENDA_FIXED_MASK                        (0xFFFFE000u)</span>
<a name="l05942"></a><a class="code" href="regs_8h.html#a6124e4a9f39ebfa7cbba0e7b45976817">05942</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC1_RXENDA_FIXED_BIT                         (13)</span>
<a name="l05943"></a><a class="code" href="regs_8h.html#aa7e770fe4b800e4bc7b466cd741db0ac">05943</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC1_RXENDA_FIXED_BITS                        (19)</span>
<a name="l05944"></a>05944 <span class="preprocessor"></span>        <span class="comment">/* SC_RXENDA field */</span>
<a name="l05945"></a><a class="code" href="regs_8h.html#ad1e3da3fac1d8747e8dd25d45fb58293">05945</a> <span class="preprocessor">        #define SC_RXENDA                                    (0x00001FFFu)</span>
<a name="l05946"></a><a class="code" href="regs_8h.html#ad4b36c8583ff89f1a977b162b521228c">05946</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXENDA_MASK                               (0x00001FFFu)</span>
<a name="l05947"></a><a class="code" href="regs_8h.html#a6cf92bd03887f7858efe5520b3d95310">05947</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXENDA_BIT                                (0)</span>
<a name="l05948"></a><a class="code" href="regs_8h.html#a8ef80169f659803701b3aecb52ad6e1c">05948</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXENDA_BITS                               (13)</span>
<a name="l05949"></a>05949 <span class="preprocessor"></span>
<a name="l05950"></a><a class="code" href="regs_8h.html#a96d4d8e6314eccf6b06936c26050eddf">05950</a> <span class="preprocessor">#define SC1_RXBEGB                                           *((volatile int32u *)0x4000C808u)</span>
<a name="l05951"></a><a class="code" href="regs_8h.html#a9c722733d7070e29157398f45996a363">05951</a> <span class="preprocessor"></span><span class="preprocessor">#define SC1_RXBEGB_REG                                       *((volatile int32u *)0x4000C808u)</span>
<a name="l05952"></a><a class="code" href="regs_8h.html#a301178c47c63a04e188fdfc17b69537b">05952</a> <span class="preprocessor"></span><span class="preprocessor">#define SC1_RXBEGB_ADDR                                      (0x4000C808u)</span>
<a name="l05953"></a><a class="code" href="regs_8h.html#a8ffabafef99be138dd94c52e77473e1b">05953</a> <span class="preprocessor"></span><span class="preprocessor">#define SC1_RXBEGB_RESET                                     (0x20000000u)</span>
<a name="l05954"></a>05954 <span class="preprocessor"></span>        <span class="comment">/* FIXED field */</span>
<a name="l05955"></a><a class="code" href="regs_8h.html#ac9a43c9b1161270fea376f0ffb19b19e">05955</a> <span class="preprocessor">        #define SC1_RXBEGB_FIXED                             (0xFFFFE000u)</span>
<a name="l05956"></a><a class="code" href="regs_8h.html#a6be84a1e44687e6a33b004314298de1a">05956</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC1_RXBEGB_FIXED_MASK                        (0xFFFFE000u)</span>
<a name="l05957"></a><a class="code" href="regs_8h.html#a1a09ab15851800755cde550604d2ccf9">05957</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC1_RXBEGB_FIXED_BIT                         (13)</span>
<a name="l05958"></a><a class="code" href="regs_8h.html#a485191e213da9d0e0c616b3a6f9aa9a5">05958</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC1_RXBEGB_FIXED_BITS                        (19)</span>
<a name="l05959"></a>05959 <span class="preprocessor"></span>        <span class="comment">/* SC_RXBEGB field */</span>
<a name="l05960"></a><a class="code" href="regs_8h.html#a9a7233389cc5152b87c4ee9e84177c3c">05960</a> <span class="preprocessor">        #define SC_RXBEGB                                    (0x00001FFFu)</span>
<a name="l05961"></a><a class="code" href="regs_8h.html#ad1c2f239ce5d40a91777309b2a8c5f7d">05961</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXBEGB_MASK                               (0x00001FFFu)</span>
<a name="l05962"></a><a class="code" href="regs_8h.html#ae2b8217e6b3318bce1ab677595033bc2">05962</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXBEGB_BIT                                (0)</span>
<a name="l05963"></a><a class="code" href="regs_8h.html#a638fb9580b22f5e6f6c28973f1a04e82">05963</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXBEGB_BITS                               (13)</span>
<a name="l05964"></a>05964 <span class="preprocessor"></span>
<a name="l05965"></a><a class="code" href="regs_8h.html#a1e6801e9e797de3eb494462d8bc290bd">05965</a> <span class="preprocessor">#define SC1_RXENDB                                           *((volatile int32u *)0x4000C80Cu)</span>
<a name="l05966"></a><a class="code" href="regs_8h.html#a8fd9fc64c713255dea20ebdedfc818a1">05966</a> <span class="preprocessor"></span><span class="preprocessor">#define SC1_RXENDB_REG                                       *((volatile int32u *)0x4000C80Cu)</span>
<a name="l05967"></a><a class="code" href="regs_8h.html#aa32fe37465d48466abddd3466143ceea">05967</a> <span class="preprocessor"></span><span class="preprocessor">#define SC1_RXENDB_ADDR                                      (0x4000C80Cu)</span>
<a name="l05968"></a><a class="code" href="regs_8h.html#aaf364fe438fecdd1ee2ba2b6818c0fc3">05968</a> <span class="preprocessor"></span><span class="preprocessor">#define SC1_RXENDB_RESET                                     (0x20000000u)</span>
<a name="l05969"></a>05969 <span class="preprocessor"></span>        <span class="comment">/* FIXED field */</span>
<a name="l05970"></a><a class="code" href="regs_8h.html#ae6f831541916a589a87ca5495a8819ee">05970</a> <span class="preprocessor">        #define SC1_RXENDB_FIXED                             (0xFFFFE000u)</span>
<a name="l05971"></a><a class="code" href="regs_8h.html#a0b266dfc7be64fcc6d23ded3ea48b67b">05971</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC1_RXENDB_FIXED_MASK                        (0xFFFFE000u)</span>
<a name="l05972"></a><a class="code" href="regs_8h.html#a0f89e14ad3dc0cace425dedd5435fa62">05972</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC1_RXENDB_FIXED_BIT                         (13)</span>
<a name="l05973"></a><a class="code" href="regs_8h.html#a3ad93c374c2bbb631e8d03507a2d1917">05973</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC1_RXENDB_FIXED_BITS                        (19)</span>
<a name="l05974"></a>05974 <span class="preprocessor"></span>        <span class="comment">/* SC_RXENDB field */</span>
<a name="l05975"></a><a class="code" href="regs_8h.html#aa12444b5000155676c4f0d0bdad25229">05975</a> <span class="preprocessor">        #define SC_RXENDB                                    (0x00001FFFu)</span>
<a name="l05976"></a><a class="code" href="regs_8h.html#ab4db566cc1d8f13d89e2661735a7e5c9">05976</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXENDB_MASK                               (0x00001FFFu)</span>
<a name="l05977"></a><a class="code" href="regs_8h.html#a5e6414bf9405890a3824d94f143e843d">05977</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXENDB_BIT                                (0)</span>
<a name="l05978"></a><a class="code" href="regs_8h.html#a166209e7d0f95dad6cbfb8bd353a07cc">05978</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXENDB_BITS                               (13)</span>
<a name="l05979"></a>05979 <span class="preprocessor"></span>
<a name="l05980"></a><a class="code" href="regs_8h.html#a7bfe7eccf0cb8a12a3b9d84f76063457">05980</a> <span class="preprocessor">#define SC1_TXBEGA                                           *((volatile int32u *)0x4000C810u)</span>
<a name="l05981"></a><a class="code" href="regs_8h.html#aef19d978ce8b6f4ee95fceb5276677ac">05981</a> <span class="preprocessor"></span><span class="preprocessor">#define SC1_TXBEGA_REG                                       *((volatile int32u *)0x4000C810u)</span>
<a name="l05982"></a><a class="code" href="regs_8h.html#ab0589e744feaae008c92b95ab377c7b3">05982</a> <span class="preprocessor"></span><span class="preprocessor">#define SC1_TXBEGA_ADDR                                      (0x4000C810u)</span>
<a name="l05983"></a><a class="code" href="regs_8h.html#af660bc427a90c907deb6e6911f49e4b1">05983</a> <span class="preprocessor"></span><span class="preprocessor">#define SC1_TXBEGA_RESET                                     (0x20000000u)</span>
<a name="l05984"></a>05984 <span class="preprocessor"></span>        <span class="comment">/* FIXED field */</span>
<a name="l05985"></a><a class="code" href="regs_8h.html#abe3f51a051cceb397a6b940efead61cc">05985</a> <span class="preprocessor">        #define SC1_TXBEGA_FIXED                             (0xFFFFE000u)</span>
<a name="l05986"></a><a class="code" href="regs_8h.html#ae6096af6cef28ce5f3dd07ad1d3e7524">05986</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC1_TXBEGA_FIXED_MASK                        (0xFFFFE000u)</span>
<a name="l05987"></a><a class="code" href="regs_8h.html#a2998df2ac9bb63d6db1e6cdad83b4358">05987</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC1_TXBEGA_FIXED_BIT                         (13)</span>
<a name="l05988"></a><a class="code" href="regs_8h.html#a8491578dfd95dcecc3b3c028eb4a46e9">05988</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC1_TXBEGA_FIXED_BITS                        (19)</span>
<a name="l05989"></a>05989 <span class="preprocessor"></span>        <span class="comment">/* SC_TXBEGA field */</span>
<a name="l05990"></a><a class="code" href="regs_8h.html#ade1311d35d1fbcb0d069c20a63341f17">05990</a> <span class="preprocessor">        #define SC_TXBEGA                                    (0x00001FFFu)</span>
<a name="l05991"></a><a class="code" href="regs_8h.html#a9b43a3c95627cf7838bad73464a1a3e5">05991</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_TXBEGA_MASK                               (0x00001FFFu)</span>
<a name="l05992"></a><a class="code" href="regs_8h.html#a91d157db29017f13a1d548aeca0eb59b">05992</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_TXBEGA_BIT                                (0)</span>
<a name="l05993"></a><a class="code" href="regs_8h.html#aaf7d4934e81f2912228e6c576c7ab473">05993</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_TXBEGA_BITS                               (13)</span>
<a name="l05994"></a>05994 <span class="preprocessor"></span>
<a name="l05995"></a><a class="code" href="regs_8h.html#ab2c2416403f8635864dc1ecc75dc505e">05995</a> <span class="preprocessor">#define SC1_TXENDA                                           *((volatile int32u *)0x4000C814u)</span>
<a name="l05996"></a><a class="code" href="regs_8h.html#acc81418aae3f813321b1690dd1e938d3">05996</a> <span class="preprocessor"></span><span class="preprocessor">#define SC1_TXENDA_REG                                       *((volatile int32u *)0x4000C814u)</span>
<a name="l05997"></a><a class="code" href="regs_8h.html#a5b1bf9ef54fd6a64a2df9b5d46042206">05997</a> <span class="preprocessor"></span><span class="preprocessor">#define SC1_TXENDA_ADDR                                      (0x4000C814u)</span>
<a name="l05998"></a><a class="code" href="regs_8h.html#a8297b4693ca670ff7f95ae1d615c164e">05998</a> <span class="preprocessor"></span><span class="preprocessor">#define SC1_TXENDA_RESET                                     (0x20000000u)</span>
<a name="l05999"></a>05999 <span class="preprocessor"></span>        <span class="comment">/* FIXED field */</span>
<a name="l06000"></a><a class="code" href="regs_8h.html#a4d879611bd39c3a9f7a4252617af3691">06000</a> <span class="preprocessor">        #define SC1_TXENDA_FIXED                             (0xFFFFE000u)</span>
<a name="l06001"></a><a class="code" href="regs_8h.html#a910855fe297c6cff184b6b78c92c7036">06001</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC1_TXENDA_FIXED_MASK                        (0xFFFFE000u)</span>
<a name="l06002"></a><a class="code" href="regs_8h.html#a0194f7e4854a880751414f0bfeee79b2">06002</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC1_TXENDA_FIXED_BIT                         (13)</span>
<a name="l06003"></a><a class="code" href="regs_8h.html#a48a90e30b8eadf0c4d4c44542f5f1980">06003</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC1_TXENDA_FIXED_BITS                        (19)</span>
<a name="l06004"></a>06004 <span class="preprocessor"></span>        <span class="comment">/* SC_TXENDA field */</span>
<a name="l06005"></a><a class="code" href="regs_8h.html#afe87139bdfdb7de1a3cbf731b537aa10">06005</a> <span class="preprocessor">        #define SC_TXENDA                                    (0x00001FFFu)</span>
<a name="l06006"></a><a class="code" href="regs_8h.html#afc0b3886a8e11f9eadd03d1582102c55">06006</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_TXENDA_MASK                               (0x00001FFFu)</span>
<a name="l06007"></a><a class="code" href="regs_8h.html#aeee4b19319f2cd1f09830a5b55505fb4">06007</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_TXENDA_BIT                                (0)</span>
<a name="l06008"></a><a class="code" href="regs_8h.html#a5df51a1dddfca33a3f064a178abe8159">06008</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_TXENDA_BITS                               (13)</span>
<a name="l06009"></a>06009 <span class="preprocessor"></span>
<a name="l06010"></a><a class="code" href="regs_8h.html#af24163f39bc27557b1b8e2b97ec9a65a">06010</a> <span class="preprocessor">#define SC1_TXBEGB                                           *((volatile int32u *)0x4000C818u)</span>
<a name="l06011"></a><a class="code" href="regs_8h.html#a624bf95d552a4b61c17fffefc46961a8">06011</a> <span class="preprocessor"></span><span class="preprocessor">#define SC1_TXBEGB_REG                                       *((volatile int32u *)0x4000C818u)</span>
<a name="l06012"></a><a class="code" href="regs_8h.html#aef3fcba1f12fb1f44336b5c8e8393e5a">06012</a> <span class="preprocessor"></span><span class="preprocessor">#define SC1_TXBEGB_ADDR                                      (0x4000C818u)</span>
<a name="l06013"></a><a class="code" href="regs_8h.html#a93a77e2d6544b21460e3aab774a1fd75">06013</a> <span class="preprocessor"></span><span class="preprocessor">#define SC1_TXBEGB_RESET                                     (0x20000000u)</span>
<a name="l06014"></a>06014 <span class="preprocessor"></span>        <span class="comment">/* FIXED field */</span>
<a name="l06015"></a><a class="code" href="regs_8h.html#a3d980d6d508f5f64698f59ab8ca2b7bc">06015</a> <span class="preprocessor">        #define SC1_TXBEGB_FIXED                             (0xFFFFE000u)</span>
<a name="l06016"></a><a class="code" href="regs_8h.html#a5b9f6bba22c53bb7c02e172833c2b664">06016</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC1_TXBEGB_FIXED_MASK                        (0xFFFFE000u)</span>
<a name="l06017"></a><a class="code" href="regs_8h.html#a47db15ad7054c24628b3abe6d4cfe2af">06017</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC1_TXBEGB_FIXED_BIT                         (13)</span>
<a name="l06018"></a><a class="code" href="regs_8h.html#a6438b6d5344be5b4c2b241140af7fdb2">06018</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC1_TXBEGB_FIXED_BITS                        (19)</span>
<a name="l06019"></a>06019 <span class="preprocessor"></span>        <span class="comment">/* SC_TXBEGB field */</span>
<a name="l06020"></a><a class="code" href="regs_8h.html#ab5c5f548b824ca994790c0834001b7fe">06020</a> <span class="preprocessor">        #define SC_TXBEGB                                    (0x00001FFFu)</span>
<a name="l06021"></a><a class="code" href="regs_8h.html#a481852d42c2b0f443bfb794ca48a6cc4">06021</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_TXBEGB_MASK                               (0x00001FFFu)</span>
<a name="l06022"></a><a class="code" href="regs_8h.html#ae57c48e4143ad9c3bff8eb4ed4279b83">06022</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_TXBEGB_BIT                                (0)</span>
<a name="l06023"></a><a class="code" href="regs_8h.html#a0cb34d905795d02958bb44c4ed80a9a8">06023</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_TXBEGB_BITS                               (13)</span>
<a name="l06024"></a>06024 <span class="preprocessor"></span>
<a name="l06025"></a><a class="code" href="regs_8h.html#a83f9c23cd639346173220861a5ce2f66">06025</a> <span class="preprocessor">#define SC1_TXENDB                                           *((volatile int32u *)0x4000C81Cu)</span>
<a name="l06026"></a><a class="code" href="regs_8h.html#abcdadae964f230f1d9887e72161a55e9">06026</a> <span class="preprocessor"></span><span class="preprocessor">#define SC1_TXENDB_REG                                       *((volatile int32u *)0x4000C81Cu)</span>
<a name="l06027"></a><a class="code" href="regs_8h.html#aa7cecd62045a85a6acd86ce10984162b">06027</a> <span class="preprocessor"></span><span class="preprocessor">#define SC1_TXENDB_ADDR                                      (0x4000C81Cu)</span>
<a name="l06028"></a><a class="code" href="regs_8h.html#a1fe809a6b6f74450a774e5c8e440e0e8">06028</a> <span class="preprocessor"></span><span class="preprocessor">#define SC1_TXENDB_RESET                                     (0x20000000u)</span>
<a name="l06029"></a>06029 <span class="preprocessor"></span>        <span class="comment">/* FIXED field */</span>
<a name="l06030"></a><a class="code" href="regs_8h.html#a29afbc80f46ada02d5f6d0571570d288">06030</a> <span class="preprocessor">        #define SC1_TXENDB_FIXED                             (0xFFFFE000u)</span>
<a name="l06031"></a><a class="code" href="regs_8h.html#ae6ba23c6744a288ec00ff0465dde16d0">06031</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC1_TXENDB_FIXED_MASK                        (0xFFFFE000u)</span>
<a name="l06032"></a><a class="code" href="regs_8h.html#ae07115b0285b3ef9d2c9c5e9d469aada">06032</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC1_TXENDB_FIXED_BIT                         (13)</span>
<a name="l06033"></a><a class="code" href="regs_8h.html#ab31c4a75accd8dfdeb895c166ff74855">06033</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC1_TXENDB_FIXED_BITS                        (19)</span>
<a name="l06034"></a>06034 <span class="preprocessor"></span>        <span class="comment">/* SC_TXENDB field */</span>
<a name="l06035"></a><a class="code" href="regs_8h.html#a84b7a09b5152817b5569f7ad4c915873">06035</a> <span class="preprocessor">        #define SC_TXENDB                                    (0x00001FFFu)</span>
<a name="l06036"></a><a class="code" href="regs_8h.html#a8953f1b9ee169346563da8f4a9960f0d">06036</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_TXENDB_MASK                               (0x00001FFFu)</span>
<a name="l06037"></a><a class="code" href="regs_8h.html#a54642ad4ad25b1701025b49dc9b3428f">06037</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_TXENDB_BIT                                (0)</span>
<a name="l06038"></a><a class="code" href="regs_8h.html#ace4cac912b5775ae0e12bcff1cd788b6">06038</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_TXENDB_BITS                               (13)</span>
<a name="l06039"></a>06039 <span class="preprocessor"></span>
<a name="l06040"></a><a class="code" href="regs_8h.html#ab115bd7a4d1b9af5d82f5f700d84daa0">06040</a> <span class="preprocessor">#define SC1_RXCNTA                                           *((volatile int32u *)0x4000C820u)</span>
<a name="l06041"></a><a class="code" href="regs_8h.html#af93116c07d810302364626c8c5a947a7">06041</a> <span class="preprocessor"></span><span class="preprocessor">#define SC1_RXCNTA_REG                                       *((volatile int32u *)0x4000C820u)</span>
<a name="l06042"></a><a class="code" href="regs_8h.html#a8ee1539d0a8968d53609c4f3f73d5838">06042</a> <span class="preprocessor"></span><span class="preprocessor">#define SC1_RXCNTA_ADDR                                      (0x4000C820u)</span>
<a name="l06043"></a><a class="code" href="regs_8h.html#af378e89ec1f13b8526bfdaff57add298">06043</a> <span class="preprocessor"></span><span class="preprocessor">#define SC1_RXCNTA_RESET                                     (0x00000000u)</span>
<a name="l06044"></a>06044 <span class="preprocessor"></span>        <span class="comment">/* SC_RXCNTA field */</span>
<a name="l06045"></a><a class="code" href="regs_8h.html#a318967dfa8d2d544cbda816d76c7e058">06045</a> <span class="preprocessor">        #define SC_RXCNTA                                    (0x00001FFFu)</span>
<a name="l06046"></a><a class="code" href="regs_8h.html#a7194bb77ae27b53c6037580af6d06e55">06046</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXCNTA_MASK                               (0x00001FFFu)</span>
<a name="l06047"></a><a class="code" href="regs_8h.html#af5fccb6a5be13b853761d735211928eb">06047</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXCNTA_BIT                                (0)</span>
<a name="l06048"></a><a class="code" href="regs_8h.html#a60d9043f17f2a19b8888ca1b1c96ed1a">06048</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXCNTA_BITS                               (13)</span>
<a name="l06049"></a>06049 <span class="preprocessor"></span>
<a name="l06050"></a><a class="code" href="regs_8h.html#a71220d865b1e3e279777eef1f7c15fa1">06050</a> <span class="preprocessor">#define SC1_RXCNTB                                           *((volatile int32u *)0x4000C824u)</span>
<a name="l06051"></a><a class="code" href="regs_8h.html#a3639f928a9074043d54102521b5518f3">06051</a> <span class="preprocessor"></span><span class="preprocessor">#define SC1_RXCNTB_REG                                       *((volatile int32u *)0x4000C824u)</span>
<a name="l06052"></a><a class="code" href="regs_8h.html#a3e45b89c2dee0c9f97f1c488cb211761">06052</a> <span class="preprocessor"></span><span class="preprocessor">#define SC1_RXCNTB_ADDR                                      (0x4000C824u)</span>
<a name="l06053"></a><a class="code" href="regs_8h.html#a549e2ce1e8de6918d8c06050c30e6cde">06053</a> <span class="preprocessor"></span><span class="preprocessor">#define SC1_RXCNTB_RESET                                     (0x00000000u)</span>
<a name="l06054"></a>06054 <span class="preprocessor"></span>        <span class="comment">/* SC_RXCNTB field */</span>
<a name="l06055"></a><a class="code" href="regs_8h.html#a9dbbce68213cbad778305269438e6fe3">06055</a> <span class="preprocessor">        #define SC_RXCNTB                                    (0x00001FFFu)</span>
<a name="l06056"></a><a class="code" href="regs_8h.html#a3cb887075cd6a1a468f4cabefeaf96c1">06056</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXCNTB_MASK                               (0x00001FFFu)</span>
<a name="l06057"></a><a class="code" href="regs_8h.html#ad21ddba2b7397beb2359b7fb6b4b182e">06057</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXCNTB_BIT                                (0)</span>
<a name="l06058"></a><a class="code" href="regs_8h.html#a61551f58eb2c2a6e80816a859ab86dd2">06058</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXCNTB_BITS                               (13)</span>
<a name="l06059"></a>06059 <span class="preprocessor"></span>
<a name="l06060"></a><a class="code" href="regs_8h.html#ada96bb056a1da5b27ea752b686854bae">06060</a> <span class="preprocessor">#define SC1_TXCNT                                            *((volatile int32u *)0x4000C828u)</span>
<a name="l06061"></a><a class="code" href="regs_8h.html#aa48118bfcbf0a28942be3e7ebb1168d2">06061</a> <span class="preprocessor"></span><span class="preprocessor">#define SC1_TXCNT_REG                                        *((volatile int32u *)0x4000C828u)</span>
<a name="l06062"></a><a class="code" href="regs_8h.html#a19d4fff6c7c945ff316877956adb7905">06062</a> <span class="preprocessor"></span><span class="preprocessor">#define SC1_TXCNT_ADDR                                       (0x4000C828u)</span>
<a name="l06063"></a><a class="code" href="regs_8h.html#aaa37814f453031341ee360b9011e5959">06063</a> <span class="preprocessor"></span><span class="preprocessor">#define SC1_TXCNT_RESET                                      (0x00000000u)</span>
<a name="l06064"></a>06064 <span class="preprocessor"></span>        <span class="comment">/* SC_TXCNT field */</span>
<a name="l06065"></a><a class="code" href="regs_8h.html#ac16a8305f064144b07a189b53d63e5df">06065</a> <span class="preprocessor">        #define SC_TXCNT                                     (0x00001FFFu)</span>
<a name="l06066"></a><a class="code" href="regs_8h.html#a97a35baf2c9add2f25d24e6359bb44a9">06066</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_TXCNT_MASK                                (0x00001FFFu)</span>
<a name="l06067"></a><a class="code" href="regs_8h.html#aaf5530bdc2ca608f9140d862cab8b88e">06067</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_TXCNT_BIT                                 (0)</span>
<a name="l06068"></a><a class="code" href="regs_8h.html#adc6b1c655e6489967d66cf477153bd10">06068</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_TXCNT_BITS                                (13)</span>
<a name="l06069"></a>06069 <span class="preprocessor"></span>
<a name="l06070"></a><a class="code" href="regs_8h.html#a14cb1fe833c479b35bbaebbf442e99b0">06070</a> <span class="preprocessor">#define SC1_DMASTAT                                          *((volatile int32u *)0x4000C82Cu)</span>
<a name="l06071"></a><a class="code" href="regs_8h.html#af1279419134c4cecd001ca2c5fc719e4">06071</a> <span class="preprocessor"></span><span class="preprocessor">#define SC1_DMASTAT_REG                                      *((volatile int32u *)0x4000C82Cu)</span>
<a name="l06072"></a><a class="code" href="regs_8h.html#a80007ff766020bfadbf393555683b554">06072</a> <span class="preprocessor"></span><span class="preprocessor">#define SC1_DMASTAT_ADDR                                     (0x4000C82Cu)</span>
<a name="l06073"></a><a class="code" href="regs_8h.html#af22681e241c958b90ee7152eba891b36">06073</a> <span class="preprocessor"></span><span class="preprocessor">#define SC1_DMASTAT_RESET                                    (0x00000000u)</span>
<a name="l06074"></a>06074 <span class="preprocessor"></span>        <span class="comment">/* SC_RXSSEL field */</span>
<a name="l06075"></a><a class="code" href="regs_8h.html#a6f04511096667309a5122f8d7d7a5c97">06075</a> <span class="preprocessor">        #define SC_RXSSEL                                    (0x00001C00u)</span>
<a name="l06076"></a><a class="code" href="regs_8h.html#a67708f11489073cf414d76101de3698c">06076</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXSSEL_MASK                               (0x00001C00u)</span>
<a name="l06077"></a><a class="code" href="regs_8h.html#a68e80e4fdafb6feca8a3d6758bbf45cf">06077</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXSSEL_BIT                                (10)</span>
<a name="l06078"></a><a class="code" href="regs_8h.html#aa16f831baf546e1b5b277d44eeb46ca3">06078</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXSSEL_BITS                               (3)</span>
<a name="l06079"></a>06079 <span class="preprocessor"></span>        <span class="comment">/* SC_RXFRMB field */</span>
<a name="l06080"></a><a class="code" href="regs_8h.html#a0c353ece3cbbeeb5962b961754b0443a">06080</a> <span class="preprocessor">        #define SC_RXFRMB                                    (0x00000200u)</span>
<a name="l06081"></a><a class="code" href="regs_8h.html#afc4b6b23230b12b5af1522026f311a1d">06081</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXFRMB_MASK                               (0x00000200u)</span>
<a name="l06082"></a><a class="code" href="regs_8h.html#a9425e0435b900e241fb7defb63e5e4fa">06082</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXFRMB_BIT                                (9)</span>
<a name="l06083"></a><a class="code" href="regs_8h.html#a4a8166d1efd49ffc509ffd2b153e502e">06083</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXFRMB_BITS                               (1)</span>
<a name="l06084"></a>06084 <span class="preprocessor"></span>        <span class="comment">/* SC_RXFRMA field */</span>
<a name="l06085"></a><a class="code" href="regs_8h.html#a36158db4c36a40adb6932a8a3a629c2b">06085</a> <span class="preprocessor">        #define SC_RXFRMA                                    (0x00000100u)</span>
<a name="l06086"></a><a class="code" href="regs_8h.html#a4b7dba55bc41de541a41868cc988acce">06086</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXFRMA_MASK                               (0x00000100u)</span>
<a name="l06087"></a><a class="code" href="regs_8h.html#a60c40fef61feaeaa0eaef5db7f5fe97e">06087</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXFRMA_BIT                                (8)</span>
<a name="l06088"></a><a class="code" href="regs_8h.html#aa4b13f87a0e338931293f70ccc8e73da">06088</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXFRMA_BITS                               (1)</span>
<a name="l06089"></a>06089 <span class="preprocessor"></span>        <span class="comment">/* SC_RXPARB field */</span>
<a name="l06090"></a><a class="code" href="regs_8h.html#a9b738a9517cc75eb750408f2c950a77f">06090</a> <span class="preprocessor">        #define SC_RXPARB                                    (0x00000080u)</span>
<a name="l06091"></a><a class="code" href="regs_8h.html#a19b2d50bb47be7fbfb185f2a616e7b37">06091</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXPARB_MASK                               (0x00000080u)</span>
<a name="l06092"></a><a class="code" href="regs_8h.html#a570b3244541d225dcd8ada1062826b57">06092</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXPARB_BIT                                (7)</span>
<a name="l06093"></a><a class="code" href="regs_8h.html#a2c8f6e111bed035da415a8c45cd2ac9b">06093</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXPARB_BITS                               (1)</span>
<a name="l06094"></a>06094 <span class="preprocessor"></span>        <span class="comment">/* SC_RXPARA field */</span>
<a name="l06095"></a><a class="code" href="regs_8h.html#a7fa19f1e94572e4e14d531dc06bf40f6">06095</a> <span class="preprocessor">        #define SC_RXPARA                                    (0x00000040u)</span>
<a name="l06096"></a><a class="code" href="regs_8h.html#abb90a6cf38994584bc78e3b016b96a57">06096</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXPARA_MASK                               (0x00000040u)</span>
<a name="l06097"></a><a class="code" href="regs_8h.html#a9f6987db0124815e9a7f40808f6bbc9f">06097</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXPARA_BIT                                (6)</span>
<a name="l06098"></a><a class="code" href="regs_8h.html#a7f31160b6bba711b2ef2670b124e5a4b">06098</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXPARA_BITS                               (1)</span>
<a name="l06099"></a>06099 <span class="preprocessor"></span>        <span class="comment">/* SC_RXOVFB field */</span>
<a name="l06100"></a><a class="code" href="regs_8h.html#a51628dff924584cf39b61cd1115e0ae6">06100</a> <span class="preprocessor">        #define SC_RXOVFB                                    (0x00000020u)</span>
<a name="l06101"></a><a class="code" href="regs_8h.html#ab87cca6a37f839416a1d2347c85894ba">06101</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXOVFB_MASK                               (0x00000020u)</span>
<a name="l06102"></a><a class="code" href="regs_8h.html#a688c5dac86ffebf878e0425b7b8637d0">06102</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXOVFB_BIT                                (5)</span>
<a name="l06103"></a><a class="code" href="regs_8h.html#a3bcfa1505f8b847bc0408090264f6c2b">06103</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXOVFB_BITS                               (1)</span>
<a name="l06104"></a>06104 <span class="preprocessor"></span>        <span class="comment">/* SC_RXOVFA field */</span>
<a name="l06105"></a><a class="code" href="regs_8h.html#a84d88db872015867d30c4998f779a35e">06105</a> <span class="preprocessor">        #define SC_RXOVFA                                    (0x00000010u)</span>
<a name="l06106"></a><a class="code" href="regs_8h.html#ac976b18c854ac2dd35da1727ffe5d779">06106</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXOVFA_MASK                               (0x00000010u)</span>
<a name="l06107"></a><a class="code" href="regs_8h.html#aa6a48ad7ecd96922b292e64fff99247d">06107</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXOVFA_BIT                                (4)</span>
<a name="l06108"></a><a class="code" href="regs_8h.html#a3f68c54d19f37b9a96c8f410df148cc7">06108</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXOVFA_BITS                               (1)</span>
<a name="l06109"></a>06109 <span class="preprocessor"></span>        <span class="comment">/* SC_TXACTB field */</span>
<a name="l06110"></a><a class="code" href="regs_8h.html#a0c5f06c4ab0fb3cc0cd7456eb05886ef">06110</a> <span class="preprocessor">        #define SC_TXACTB                                    (0x00000008u)</span>
<a name="l06111"></a><a class="code" href="regs_8h.html#a170292510d813edd3062ab69681a9544">06111</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_TXACTB_MASK                               (0x00000008u)</span>
<a name="l06112"></a><a class="code" href="regs_8h.html#a9513e519424ad501d8dffe45c8016f8d">06112</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_TXACTB_BIT                                (3)</span>
<a name="l06113"></a><a class="code" href="regs_8h.html#aa08db3aaaf3ea82246d41f12c032cfac">06113</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_TXACTB_BITS                               (1)</span>
<a name="l06114"></a>06114 <span class="preprocessor"></span>        <span class="comment">/* SC_TXACTA field */</span>
<a name="l06115"></a><a class="code" href="regs_8h.html#a816d4af34ab942443a5ea67be7661c6d">06115</a> <span class="preprocessor">        #define SC_TXACTA                                    (0x00000004u)</span>
<a name="l06116"></a><a class="code" href="regs_8h.html#a59706351a39c938526b37a51abf02319">06116</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_TXACTA_MASK                               (0x00000004u)</span>
<a name="l06117"></a><a class="code" href="regs_8h.html#a06d77b31cbb800f38f732734f2dccdda">06117</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_TXACTA_BIT                                (2)</span>
<a name="l06118"></a><a class="code" href="regs_8h.html#a8d6c6abc0ed5e9551a9ae35a345a0a54">06118</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_TXACTA_BITS                               (1)</span>
<a name="l06119"></a>06119 <span class="preprocessor"></span>        <span class="comment">/* SC_RXACTB field */</span>
<a name="l06120"></a><a class="code" href="regs_8h.html#a88041beec2265508c97434930e3150c8">06120</a> <span class="preprocessor">        #define SC_RXACTB                                    (0x00000002u)</span>
<a name="l06121"></a><a class="code" href="regs_8h.html#adcaac1b172cda49de069e95cc4551bfc">06121</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXACTB_MASK                               (0x00000002u)</span>
<a name="l06122"></a><a class="code" href="regs_8h.html#a92429945c66e26dae0bbf533f59b4a80">06122</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXACTB_BIT                                (1)</span>
<a name="l06123"></a><a class="code" href="regs_8h.html#a9b6bb49d234dc6967dc13c784986be24">06123</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXACTB_BITS                               (1)</span>
<a name="l06124"></a>06124 <span class="preprocessor"></span>        <span class="comment">/* SC_RXACTA field */</span>
<a name="l06125"></a><a class="code" href="regs_8h.html#a71dc3f2a0ab58c59a4dca30fb286fa29">06125</a> <span class="preprocessor">        #define SC_RXACTA                                    (0x00000001u)</span>
<a name="l06126"></a><a class="code" href="regs_8h.html#aa30a4630c92ced7a75b4955ba92d5f04">06126</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXACTA_MASK                               (0x00000001u)</span>
<a name="l06127"></a><a class="code" href="regs_8h.html#a67433260840c36012a0fa1b9b9751a99">06127</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXACTA_BIT                                (0)</span>
<a name="l06128"></a><a class="code" href="regs_8h.html#ad77f862275f2ae3885b1dc3626dbb926">06128</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXACTA_BITS                               (1)</span>
<a name="l06129"></a>06129 <span class="preprocessor"></span>
<a name="l06130"></a><a class="code" href="regs_8h.html#a23e69f2ac4113b54b5457f05b3c8e50d">06130</a> <span class="preprocessor">#define SC1_DMACTRL                                          *((volatile int32u *)0x4000C830u)</span>
<a name="l06131"></a><a class="code" href="regs_8h.html#a9fc7fb85b2ae99d6a91affb85da7151e">06131</a> <span class="preprocessor"></span><span class="preprocessor">#define SC1_DMACTRL_REG                                      *((volatile int32u *)0x4000C830u)</span>
<a name="l06132"></a><a class="code" href="regs_8h.html#a917a49cd42e5096ff569e430474a55c0">06132</a> <span class="preprocessor"></span><span class="preprocessor">#define SC1_DMACTRL_ADDR                                     (0x4000C830u)</span>
<a name="l06133"></a><a class="code" href="regs_8h.html#a8acb12ba2818d62895f62162b26ee7cb">06133</a> <span class="preprocessor"></span><span class="preprocessor">#define SC1_DMACTRL_RESET                                    (0x00000000u)</span>
<a name="l06134"></a>06134 <span class="preprocessor"></span>        <span class="comment">/* SC_TXDMARST field */</span>
<a name="l06135"></a><a class="code" href="regs_8h.html#afff1213b2fb9b8b19233175b3668b00a">06135</a> <span class="preprocessor">        #define SC_TXDMARST                                  (0x00000020u)</span>
<a name="l06136"></a><a class="code" href="regs_8h.html#a9e944accaa7f26b062f54087cebe820a">06136</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_TXDMARST_MASK                             (0x00000020u)</span>
<a name="l06137"></a><a class="code" href="regs_8h.html#a2787842f573ca7f81fd090fbaf4a1ae6">06137</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_TXDMARST_BIT                              (5)</span>
<a name="l06138"></a><a class="code" href="regs_8h.html#a0c5418c77f98fa4ab1a4f7fcb444a67f">06138</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_TXDMARST_BITS                             (1)</span>
<a name="l06139"></a>06139 <span class="preprocessor"></span>        <span class="comment">/* SC_RXDMARST field */</span>
<a name="l06140"></a><a class="code" href="regs_8h.html#ae6f46da9c628728721f925ca659a060d">06140</a> <span class="preprocessor">        #define SC_RXDMARST                                  (0x00000010u)</span>
<a name="l06141"></a><a class="code" href="regs_8h.html#aeaace63cc7ede6a85e4e45c83e2479a3">06141</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXDMARST_MASK                             (0x00000010u)</span>
<a name="l06142"></a><a class="code" href="regs_8h.html#a964c2ea9ebfa1ef719943fdd292c3efa">06142</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXDMARST_BIT                              (4)</span>
<a name="l06143"></a><a class="code" href="regs_8h.html#ab124385699d02e307eba1f16711218b2">06143</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXDMARST_BITS                             (1)</span>
<a name="l06144"></a>06144 <span class="preprocessor"></span>        <span class="comment">/* SC_TXLODB field */</span>
<a name="l06145"></a><a class="code" href="regs_8h.html#a580c009784cb8cfd27a69a38a959c6bf">06145</a> <span class="preprocessor">        #define SC_TXLODB                                    (0x00000008u)</span>
<a name="l06146"></a><a class="code" href="regs_8h.html#abf6842aad4a6085d966f5befa71d2992">06146</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_TXLODB_MASK                               (0x00000008u)</span>
<a name="l06147"></a><a class="code" href="regs_8h.html#a7a957a853b56c02385d549f324bc6a8b">06147</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_TXLODB_BIT                                (3)</span>
<a name="l06148"></a><a class="code" href="regs_8h.html#a80d57f7702346122aca24493c027fe7b">06148</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_TXLODB_BITS                               (1)</span>
<a name="l06149"></a>06149 <span class="preprocessor"></span>        <span class="comment">/* SC_TXLODA field */</span>
<a name="l06150"></a><a class="code" href="regs_8h.html#ac248ea852c18c51b50ab7c3479448269">06150</a> <span class="preprocessor">        #define SC_TXLODA                                    (0x00000004u)</span>
<a name="l06151"></a><a class="code" href="regs_8h.html#a11f8b50cb5af3294dd6fc65174a51b11">06151</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_TXLODA_MASK                               (0x00000004u)</span>
<a name="l06152"></a><a class="code" href="regs_8h.html#a31963e39b5165634233ea8984c3d014a">06152</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_TXLODA_BIT                                (2)</span>
<a name="l06153"></a><a class="code" href="regs_8h.html#a5d5f7793d55ee64f6397f594aa5d5dd7">06153</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_TXLODA_BITS                               (1)</span>
<a name="l06154"></a>06154 <span class="preprocessor"></span>        <span class="comment">/* SC_RXLODB field */</span>
<a name="l06155"></a><a class="code" href="regs_8h.html#a84864b8c0188c2d681c7f7ea3641dda6">06155</a> <span class="preprocessor">        #define SC_RXLODB                                    (0x00000002u)</span>
<a name="l06156"></a><a class="code" href="regs_8h.html#a6edf445b1448352e3d88c2de07ac5c7c">06156</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXLODB_MASK                               (0x00000002u)</span>
<a name="l06157"></a><a class="code" href="regs_8h.html#a3fd51c5f0c9389ae0c5d1054b4dc8fed">06157</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXLODB_BIT                                (1)</span>
<a name="l06158"></a><a class="code" href="regs_8h.html#a34fad04a42c213f0b927e44663d6dff4">06158</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXLODB_BITS                               (1)</span>
<a name="l06159"></a>06159 <span class="preprocessor"></span>        <span class="comment">/* SC_RXLODA field */</span>
<a name="l06160"></a><a class="code" href="regs_8h.html#ada232903fd615a5f19a3cf636b76e330">06160</a> <span class="preprocessor">        #define SC_RXLODA                                    (0x00000001u)</span>
<a name="l06161"></a><a class="code" href="regs_8h.html#a659bdcccdc5084eb29fecf0b61a6beba">06161</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXLODA_MASK                               (0x00000001u)</span>
<a name="l06162"></a><a class="code" href="regs_8h.html#a95bf3431a3cf55b4e37854d8c5b72712">06162</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXLODA_BIT                                (0)</span>
<a name="l06163"></a><a class="code" href="regs_8h.html#a6f4bfc5f3304221dc4f38488629c1334">06163</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXLODA_BITS                               (1)</span>
<a name="l06164"></a>06164 <span class="preprocessor"></span>
<a name="l06165"></a><a class="code" href="regs_8h.html#a13dbf8998db1373710f38985cd557a3b">06165</a> <span class="preprocessor">#define SC1_RXERRA                                           *((volatile int32u *)0x4000C834u)</span>
<a name="l06166"></a><a class="code" href="regs_8h.html#ac8715673f9c08c9e4fadedac74cd96cf">06166</a> <span class="preprocessor"></span><span class="preprocessor">#define SC1_RXERRA_REG                                       *((volatile int32u *)0x4000C834u)</span>
<a name="l06167"></a><a class="code" href="regs_8h.html#a907299ec9ef348a90b549b2641ca262e">06167</a> <span class="preprocessor"></span><span class="preprocessor">#define SC1_RXERRA_ADDR                                      (0x4000C834u)</span>
<a name="l06168"></a><a class="code" href="regs_8h.html#a1a7a531d16c66b3935d675a1e460b798">06168</a> <span class="preprocessor"></span><span class="preprocessor">#define SC1_RXERRA_RESET                                     (0x00000000u)</span>
<a name="l06169"></a>06169 <span class="preprocessor"></span>        <span class="comment">/* SC_RXERRA field */</span>
<a name="l06170"></a><a class="code" href="regs_8h.html#ad73d910822019973e1e3fbdd5e26ca3c">06170</a> <span class="preprocessor">        #define SC_RXERRA                                    (0x00001FFFu)</span>
<a name="l06171"></a><a class="code" href="regs_8h.html#a880777f87f9a064e5c3d7649293dcd90">06171</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXERRA_MASK                               (0x00001FFFu)</span>
<a name="l06172"></a><a class="code" href="regs_8h.html#a1cf400c18081c9006ad4801ca5d9161e">06172</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXERRA_BIT                                (0)</span>
<a name="l06173"></a><a class="code" href="regs_8h.html#a55cfabb857f273a9745156ea79779ca8">06173</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXERRA_BITS                               (13)</span>
<a name="l06174"></a>06174 <span class="preprocessor"></span>
<a name="l06175"></a><a class="code" href="regs_8h.html#a7c51d6c691b04d02c9b698965912d3dd">06175</a> <span class="preprocessor">#define SC1_RXERRB                                           *((volatile int32u *)0x4000C838u)</span>
<a name="l06176"></a><a class="code" href="regs_8h.html#a8d337070de3ddecf3da0443168f09a71">06176</a> <span class="preprocessor"></span><span class="preprocessor">#define SC1_RXERRB_REG                                       *((volatile int32u *)0x4000C838u)</span>
<a name="l06177"></a><a class="code" href="regs_8h.html#a7861ef83069c22e38c22a1065ac933d1">06177</a> <span class="preprocessor"></span><span class="preprocessor">#define SC1_RXERRB_ADDR                                      (0x4000C838u)</span>
<a name="l06178"></a><a class="code" href="regs_8h.html#ad19767d45ae228504c7ee66872092de3">06178</a> <span class="preprocessor"></span><span class="preprocessor">#define SC1_RXERRB_RESET                                     (0x00000000u)</span>
<a name="l06179"></a>06179 <span class="preprocessor"></span>        <span class="comment">/* SC_RXERRB field */</span>
<a name="l06180"></a><a class="code" href="regs_8h.html#ace43d968ff890c3290443aeb877d571f">06180</a> <span class="preprocessor">        #define SC_RXERRB                                    (0x00001FFFu)</span>
<a name="l06181"></a><a class="code" href="regs_8h.html#a6e957a8b6a15f353e5deeb24bcd92a78">06181</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXERRB_MASK                               (0x00001FFFu)</span>
<a name="l06182"></a><a class="code" href="regs_8h.html#a86e812adda9e7391ba88a25b1f6c7fab">06182</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXERRB_BIT                                (0)</span>
<a name="l06183"></a><a class="code" href="regs_8h.html#ae4d06a247719ccf01186cee0d63b6436">06183</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXERRB_BITS                               (13)</span>
<a name="l06184"></a>06184 <span class="preprocessor"></span>
<a name="l06185"></a><a class="code" href="regs_8h.html#a5bd8e5b5946fe117229aaa88cd365552">06185</a> <span class="preprocessor">#define SC1_DATA                                             *((volatile int32u *)0x4000C83Cu)</span>
<a name="l06186"></a><a class="code" href="regs_8h.html#a4dd508a61332e7d9d1720ec02f63eaf1">06186</a> <span class="preprocessor"></span><span class="preprocessor">#define SC1_DATA_REG                                         *((volatile int32u *)0x4000C83Cu)</span>
<a name="l06187"></a><a class="code" href="regs_8h.html#a7ce95be89f11d1bb6b159681bdd5859a">06187</a> <span class="preprocessor"></span><span class="preprocessor">#define SC1_DATA_ADDR                                        (0x4000C83Cu)</span>
<a name="l06188"></a><a class="code" href="regs_8h.html#aad26dd57c949463fdb9f15a9dd663ccf">06188</a> <span class="preprocessor"></span><span class="preprocessor">#define SC1_DATA_RESET                                       (0x00000000u)</span>
<a name="l06189"></a>06189 <span class="preprocessor"></span>        <span class="comment">/* SC_DATA field */</span>
<a name="l06190"></a><a class="code" href="regs_8h.html#a003322fdcf9ae4cacceb615579322e0b">06190</a> <span class="preprocessor">        #define SC_DATA                                      (0x000000FFu)</span>
<a name="l06191"></a><a class="code" href="regs_8h.html#a9590e132d6ae16bfd3e26c3211ca8927">06191</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_DATA_MASK                                 (0x000000FFu)</span>
<a name="l06192"></a><a class="code" href="regs_8h.html#a84aa2de15303496cdfa60017afdbc5a5">06192</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_DATA_BIT                                  (0)</span>
<a name="l06193"></a><a class="code" href="regs_8h.html#a526a95795c45a2615a9e7a0a29e699cc">06193</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_DATA_BITS                                 (8)</span>
<a name="l06194"></a>06194 <span class="preprocessor"></span>
<a name="l06195"></a><a class="code" href="regs_8h.html#a6c6eeebacafcde2e4cb69bc29cd81cc4">06195</a> <span class="preprocessor">#define SC1_SPISTAT                                          *((volatile int32u *)0x4000C840u)</span>
<a name="l06196"></a><a class="code" href="regs_8h.html#a6cf7bfed8d43df24e1155b68fa6653b7">06196</a> <span class="preprocessor"></span><span class="preprocessor">#define SC1_SPISTAT_REG                                      *((volatile int32u *)0x4000C840u)</span>
<a name="l06197"></a><a class="code" href="regs_8h.html#a32015b3d7b289f5967629018748a9f6b">06197</a> <span class="preprocessor"></span><span class="preprocessor">#define SC1_SPISTAT_ADDR                                     (0x4000C840u)</span>
<a name="l06198"></a><a class="code" href="regs_8h.html#aac0cd3d307b1eeb888b9100b6f54b4f2">06198</a> <span class="preprocessor"></span><span class="preprocessor">#define SC1_SPISTAT_RESET                                    (0x00000000u)</span>
<a name="l06199"></a>06199 <span class="preprocessor"></span>        <span class="comment">/* SC_SPITXIDLE field */</span>
<a name="l06200"></a><a class="code" href="regs_8h.html#a9f8a9374df25d93b0560867cbe76adb9">06200</a> <span class="preprocessor">        #define SC_SPITXIDLE                                 (0x00000008u)</span>
<a name="l06201"></a><a class="code" href="regs_8h.html#a340ea183348e141e3c6edd4e68dcdb79">06201</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_SPITXIDLE_MASK                            (0x00000008u)</span>
<a name="l06202"></a><a class="code" href="regs_8h.html#a5370b9e8cd0c96c300664d0f79b4380f">06202</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_SPITXIDLE_BIT                             (3)</span>
<a name="l06203"></a><a class="code" href="regs_8h.html#a541603e513db54160a3cba9c9814aa69">06203</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_SPITXIDLE_BITS                            (1)</span>
<a name="l06204"></a>06204 <span class="preprocessor"></span>        <span class="comment">/* SC_SPITXFREE field */</span>
<a name="l06205"></a><a class="code" href="regs_8h.html#a9cfe82ea6fe2e2f409b7a02ac9650322">06205</a> <span class="preprocessor">        #define SC_SPITXFREE                                 (0x00000004u)</span>
<a name="l06206"></a><a class="code" href="regs_8h.html#a118f33e738a9073a2770c171a3007c0c">06206</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_SPITXFREE_MASK                            (0x00000004u)</span>
<a name="l06207"></a><a class="code" href="regs_8h.html#ae0b48d34b5431dbbd4c85fbc4def48ca">06207</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_SPITXFREE_BIT                             (2)</span>
<a name="l06208"></a><a class="code" href="regs_8h.html#aaca66d20c243375c2c84fc3e0b86b565">06208</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_SPITXFREE_BITS                            (1)</span>
<a name="l06209"></a>06209 <span class="preprocessor"></span>        <span class="comment">/* SC_SPIRXVAL field */</span>
<a name="l06210"></a><a class="code" href="regs_8h.html#ab30047c9864620d6fd69aad9d508071d">06210</a> <span class="preprocessor">        #define SC_SPIRXVAL                                  (0x00000002u)</span>
<a name="l06211"></a><a class="code" href="regs_8h.html#aaf8870d271a7d06d167931253370dad7">06211</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_SPIRXVAL_MASK                             (0x00000002u)</span>
<a name="l06212"></a><a class="code" href="regs_8h.html#aabe11bad24f6564611a50d1805c5e5fc">06212</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_SPIRXVAL_BIT                              (1)</span>
<a name="l06213"></a><a class="code" href="regs_8h.html#aa8bad8628e71433a9cfe4c4feda83bc7">06213</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_SPIRXVAL_BITS                             (1)</span>
<a name="l06214"></a>06214 <span class="preprocessor"></span>        <span class="comment">/* SC_SPIRXOVF field */</span>
<a name="l06215"></a><a class="code" href="regs_8h.html#a756a7238ea4b01f00834b39d323082ba">06215</a> <span class="preprocessor">        #define SC_SPIRXOVF                                  (0x00000001u)</span>
<a name="l06216"></a><a class="code" href="regs_8h.html#a0efdd5cf52b701c5de0242e9a7b640b6">06216</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_SPIRXOVF_MASK                             (0x00000001u)</span>
<a name="l06217"></a><a class="code" href="regs_8h.html#aa8beb57a05652eb182387756ee4c1f55">06217</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_SPIRXOVF_BIT                              (0)</span>
<a name="l06218"></a><a class="code" href="regs_8h.html#a03283a4b1568031ed6aa34aee1fe07f9">06218</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_SPIRXOVF_BITS                             (1)</span>
<a name="l06219"></a>06219 <span class="preprocessor"></span>
<a name="l06220"></a><a class="code" href="regs_8h.html#ac22d87f6751993c48045fb6515b20227">06220</a> <span class="preprocessor">#define SC1_TWISTAT                                          *((volatile int32u *)0x4000C844u)</span>
<a name="l06221"></a><a class="code" href="regs_8h.html#acc5107015309bdaf3db34012092396ce">06221</a> <span class="preprocessor"></span><span class="preprocessor">#define SC1_TWISTAT_REG                                      *((volatile int32u *)0x4000C844u)</span>
<a name="l06222"></a><a class="code" href="regs_8h.html#a1e19261285da058860b78fe23664924e">06222</a> <span class="preprocessor"></span><span class="preprocessor">#define SC1_TWISTAT_ADDR                                     (0x4000C844u)</span>
<a name="l06223"></a><a class="code" href="regs_8h.html#a605d3136a8357fdfd1d295dd1afbdb9c">06223</a> <span class="preprocessor"></span><span class="preprocessor">#define SC1_TWISTAT_RESET                                    (0x00000000u)</span>
<a name="l06224"></a>06224 <span class="preprocessor"></span>        <span class="comment">/* SC_TWICMDFIN field */</span>
<a name="l06225"></a><a class="code" href="regs_8h.html#a29ee4dbac2d1b44b9c77f4baabc2b80b">06225</a> <span class="preprocessor">        #define SC_TWICMDFIN                                 (0x00000008u)</span>
<a name="l06226"></a><a class="code" href="regs_8h.html#a329fb4087dfe7cfba749748d2b680017">06226</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_TWICMDFIN_MASK                            (0x00000008u)</span>
<a name="l06227"></a><a class="code" href="regs_8h.html#a4a7843a2ac47bd823de14a73ff42edac">06227</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_TWICMDFIN_BIT                             (3)</span>
<a name="l06228"></a><a class="code" href="regs_8h.html#a1d8075c339a14a66fbdb8a69d4eda2e6">06228</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_TWICMDFIN_BITS                            (1)</span>
<a name="l06229"></a>06229 <span class="preprocessor"></span>        <span class="comment">/* SC_TWIRXFIN field */</span>
<a name="l06230"></a><a class="code" href="regs_8h.html#a7a9c8e4026ef192410c1b49e6b9f8933">06230</a> <span class="preprocessor">        #define SC_TWIRXFIN                                  (0x00000004u)</span>
<a name="l06231"></a><a class="code" href="regs_8h.html#af5a1438944af65037869122aa0aca794">06231</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_TWIRXFIN_MASK                             (0x00000004u)</span>
<a name="l06232"></a><a class="code" href="regs_8h.html#a65cb738264270daaa9a592c18b5c8c14">06232</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_TWIRXFIN_BIT                              (2)</span>
<a name="l06233"></a><a class="code" href="regs_8h.html#adeb57eb9ebd8b8216cc8cb2875203b5c">06233</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_TWIRXFIN_BITS                             (1)</span>
<a name="l06234"></a>06234 <span class="preprocessor"></span>        <span class="comment">/* SC_TWITXFIN field */</span>
<a name="l06235"></a><a class="code" href="regs_8h.html#a7636f1a38d9e27d3a2d6d3595f8c40fb">06235</a> <span class="preprocessor">        #define SC_TWITXFIN                                  (0x00000002u)</span>
<a name="l06236"></a><a class="code" href="regs_8h.html#aabacd35c1d59ad04b370daf08728f0bb">06236</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_TWITXFIN_MASK                             (0x00000002u)</span>
<a name="l06237"></a><a class="code" href="regs_8h.html#a7794b3a13e89d58f4cb7947b212f32e9">06237</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_TWITXFIN_BIT                              (1)</span>
<a name="l06238"></a><a class="code" href="regs_8h.html#aab3a6fdaa970d4be8f3983c65fbd8ca0">06238</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_TWITXFIN_BITS                             (1)</span>
<a name="l06239"></a>06239 <span class="preprocessor"></span>        <span class="comment">/* SC_TWIRXNAK field */</span>
<a name="l06240"></a><a class="code" href="regs_8h.html#aede10e685ab5171c1625c58ef9249bf0">06240</a> <span class="preprocessor">        #define SC_TWIRXNAK                                  (0x00000001u)</span>
<a name="l06241"></a><a class="code" href="regs_8h.html#ad07a28c2a1fc69f47b784d50944dbfea">06241</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_TWIRXNAK_MASK                             (0x00000001u)</span>
<a name="l06242"></a><a class="code" href="regs_8h.html#aa7c72841c5f9f08e77eba0703248be01">06242</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_TWIRXNAK_BIT                              (0)</span>
<a name="l06243"></a><a class="code" href="regs_8h.html#a9cdb8255eb9feb1784d1882149789a6a">06243</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_TWIRXNAK_BITS                             (1)</span>
<a name="l06244"></a>06244 <span class="preprocessor"></span>
<a name="l06245"></a><a class="code" href="regs_8h.html#a9bc649af87d22c92fe75d3b80e08fb71">06245</a> <span class="preprocessor">#define SC1_UARTSTAT                                         *((volatile int32u *)0x4000C848u)</span>
<a name="l06246"></a><a class="code" href="regs_8h.html#a8e33b51d6115a4717c701d8a13b816d0">06246</a> <span class="preprocessor"></span><span class="preprocessor">#define SC1_UARTSTAT_REG                                     *((volatile int32u *)0x4000C848u)</span>
<a name="l06247"></a><a class="code" href="regs_8h.html#a02d6d6c467e9490e6fb848571f40a9f0">06247</a> <span class="preprocessor"></span><span class="preprocessor">#define SC1_UARTSTAT_ADDR                                    (0x4000C848u)</span>
<a name="l06248"></a><a class="code" href="regs_8h.html#a2d6d2071606a81744cedf8e25fb9dd52">06248</a> <span class="preprocessor"></span><span class="preprocessor">#define SC1_UARTSTAT_RESET                                   (0x00000040u)</span>
<a name="l06249"></a>06249 <span class="preprocessor"></span>        <span class="comment">/* SC_UARTTXIDLE field */</span>
<a name="l06250"></a><a class="code" href="regs_8h.html#ad36fe1cd36c38b68479a60a72f4ffc14">06250</a> <span class="preprocessor">        #define SC_UARTTXIDLE                                (0x00000040u)</span>
<a name="l06251"></a><a class="code" href="regs_8h.html#a78bb2331332a3ea8cfb5f818a1cfd81a">06251</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_UARTTXIDLE_MASK                           (0x00000040u)</span>
<a name="l06252"></a><a class="code" href="regs_8h.html#a19b52d7948681f13232dc8ca515be28d">06252</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_UARTTXIDLE_BIT                            (6)</span>
<a name="l06253"></a><a class="code" href="regs_8h.html#a9e02ec49d874ae1be19dc7b53a50d4b1">06253</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_UARTTXIDLE_BITS                           (1)</span>
<a name="l06254"></a>06254 <span class="preprocessor"></span>        <span class="comment">/* SC_UARTPARERR field */</span>
<a name="l06255"></a><a class="code" href="regs_8h.html#a92649ba150d5462bd9202e122fb1ae62">06255</a> <span class="preprocessor">        #define SC_UARTPARERR                                (0x00000020u)</span>
<a name="l06256"></a><a class="code" href="regs_8h.html#ae00361f587a868d3f6fffcfa5cafcbfd">06256</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_UARTPARERR_MASK                           (0x00000020u)</span>
<a name="l06257"></a><a class="code" href="regs_8h.html#abf7a3709fb49aa3599bcc52956a012ac">06257</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_UARTPARERR_BIT                            (5)</span>
<a name="l06258"></a><a class="code" href="regs_8h.html#ae00f41b6de6ca999280085ca9e370856">06258</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_UARTPARERR_BITS                           (1)</span>
<a name="l06259"></a>06259 <span class="preprocessor"></span>        <span class="comment">/* SC_UARTFRMERR field */</span>
<a name="l06260"></a><a class="code" href="regs_8h.html#a81285181b41b60262ebdc3e4fe5713e4">06260</a> <span class="preprocessor">        #define SC_UARTFRMERR                                (0x00000010u)</span>
<a name="l06261"></a><a class="code" href="regs_8h.html#a3d4e7756b0c0ac5a4a22c96a56898cd5">06261</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_UARTFRMERR_MASK                           (0x00000010u)</span>
<a name="l06262"></a><a class="code" href="regs_8h.html#a2457dbb9a8b5b4ee281991dd2dfc7093">06262</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_UARTFRMERR_BIT                            (4)</span>
<a name="l06263"></a><a class="code" href="regs_8h.html#aa11e034aabbcf880a708876bcfb1757c">06263</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_UARTFRMERR_BITS                           (1)</span>
<a name="l06264"></a>06264 <span class="preprocessor"></span>        <span class="comment">/* SC_UARTRXOVF field */</span>
<a name="l06265"></a><a class="code" href="regs_8h.html#aff1d723a1c4d4679a0f7d034485dbb80">06265</a> <span class="preprocessor">        #define SC_UARTRXOVF                                 (0x00000008u)</span>
<a name="l06266"></a><a class="code" href="regs_8h.html#ac5065aa573c8280fd8d83fbe062f8cdd">06266</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_UARTRXOVF_MASK                            (0x00000008u)</span>
<a name="l06267"></a><a class="code" href="regs_8h.html#ac335a18a08fe73301036ec035b46b653">06267</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_UARTRXOVF_BIT                             (3)</span>
<a name="l06268"></a><a class="code" href="regs_8h.html#a17b27ad47cbd7433d554b1f3761c71b3">06268</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_UARTRXOVF_BITS                            (1)</span>
<a name="l06269"></a>06269 <span class="preprocessor"></span>        <span class="comment">/* SC_UARTTXFREE field */</span>
<a name="l06270"></a><a class="code" href="regs_8h.html#a1f0e89fd359ad2b83d279a1ba04a4fce">06270</a> <span class="preprocessor">        #define SC_UARTTXFREE                                (0x00000004u)</span>
<a name="l06271"></a><a class="code" href="regs_8h.html#a54f8e37a5b92e99a2c374fbcd1a51d39">06271</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_UARTTXFREE_MASK                           (0x00000004u)</span>
<a name="l06272"></a><a class="code" href="regs_8h.html#a2cef258736d320a0a59af56384bb9bef">06272</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_UARTTXFREE_BIT                            (2)</span>
<a name="l06273"></a><a class="code" href="regs_8h.html#a9b53334cb38b0ab0f0cf95cc0ba2ead3">06273</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_UARTTXFREE_BITS                           (1)</span>
<a name="l06274"></a>06274 <span class="preprocessor"></span>        <span class="comment">/* SC_UARTRXVAL field */</span>
<a name="l06275"></a><a class="code" href="regs_8h.html#a6ce39b278a2cc873ef3c6e8268f98c03">06275</a> <span class="preprocessor">        #define SC_UARTRXVAL                                 (0x00000002u)</span>
<a name="l06276"></a><a class="code" href="regs_8h.html#a7e9586870e985539faa5e710f278a874">06276</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_UARTRXVAL_MASK                            (0x00000002u)</span>
<a name="l06277"></a><a class="code" href="regs_8h.html#ac9dabd76a44c450b9918b04ecf2c9f1c">06277</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_UARTRXVAL_BIT                             (1)</span>
<a name="l06278"></a><a class="code" href="regs_8h.html#a31fb7d61a9ae1247a00082d91933c255">06278</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_UARTRXVAL_BITS                            (1)</span>
<a name="l06279"></a>06279 <span class="preprocessor"></span>        <span class="comment">/* SC_UARTCTS field */</span>
<a name="l06280"></a><a class="code" href="regs_8h.html#abf4f4ed46b10d1e7460aa15a85f03670">06280</a> <span class="preprocessor">        #define SC_UARTCTS                                   (0x00000001u)</span>
<a name="l06281"></a><a class="code" href="regs_8h.html#abcd2281809eda126f9b1c6e8719301d9">06281</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_UARTCTS_MASK                              (0x00000001u)</span>
<a name="l06282"></a><a class="code" href="regs_8h.html#a2fe6def017915f26eb40fb2b02039302">06282</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_UARTCTS_BIT                               (0)</span>
<a name="l06283"></a><a class="code" href="regs_8h.html#a2ab3c60285b41edc755cec27c15e0fa9">06283</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_UARTCTS_BITS                              (1)</span>
<a name="l06284"></a>06284 <span class="preprocessor"></span>
<a name="l06285"></a><a class="code" href="regs_8h.html#aee95a4ba74bbd72403dedfa467e074d7">06285</a> <span class="preprocessor">#define SC1_TWICTRL1                                         *((volatile int32u *)0x4000C84Cu)</span>
<a name="l06286"></a><a class="code" href="regs_8h.html#a1b9b9f7593b6b74563d7ea1c45ea102f">06286</a> <span class="preprocessor"></span><span class="preprocessor">#define SC1_TWICTRL1_REG                                     *((volatile int32u *)0x4000C84Cu)</span>
<a name="l06287"></a><a class="code" href="regs_8h.html#a5a34382a776f7ca392d90381dda2d86c">06287</a> <span class="preprocessor"></span><span class="preprocessor">#define SC1_TWICTRL1_ADDR                                    (0x4000C84Cu)</span>
<a name="l06288"></a><a class="code" href="regs_8h.html#a804bee7d5efe1ab07d1c834a29cdb9fa">06288</a> <span class="preprocessor"></span><span class="preprocessor">#define SC1_TWICTRL1_RESET                                   (0x00000000u)</span>
<a name="l06289"></a>06289 <span class="preprocessor"></span>        <span class="comment">/* SC_TWISTOP field */</span>
<a name="l06290"></a><a class="code" href="regs_8h.html#aafa9522742a8d82870fa1268948ff6e5">06290</a> <span class="preprocessor">        #define SC_TWISTOP                                   (0x00000008u)</span>
<a name="l06291"></a><a class="code" href="regs_8h.html#a9beb0c0e0faa5d7ea3988a7568db9301">06291</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_TWISTOP_MASK                              (0x00000008u)</span>
<a name="l06292"></a><a class="code" href="regs_8h.html#aba535ae9df23ef6486782e584c8a1198">06292</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_TWISTOP_BIT                               (3)</span>
<a name="l06293"></a><a class="code" href="regs_8h.html#a800d9eb631d4881d10a7b5d29d01656d">06293</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_TWISTOP_BITS                              (1)</span>
<a name="l06294"></a>06294 <span class="preprocessor"></span>        <span class="comment">/* SC_TWISTART field */</span>
<a name="l06295"></a><a class="code" href="regs_8h.html#a1873f7b326db1b841fc2c1afd9d3b433">06295</a> <span class="preprocessor">        #define SC_TWISTART                                  (0x00000004u)</span>
<a name="l06296"></a><a class="code" href="regs_8h.html#a5a62f33376aec26603c182189d99e6fe">06296</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_TWISTART_MASK                             (0x00000004u)</span>
<a name="l06297"></a><a class="code" href="regs_8h.html#a515b2e251e80d0c8342534bc8014389b">06297</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_TWISTART_BIT                              (2)</span>
<a name="l06298"></a><a class="code" href="regs_8h.html#a39873489503b64bb4944d3a45bde3f98">06298</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_TWISTART_BITS                             (1)</span>
<a name="l06299"></a>06299 <span class="preprocessor"></span>        <span class="comment">/* SC_TWISEND field */</span>
<a name="l06300"></a><a class="code" href="regs_8h.html#a639d304d4ade3a5b7ff034ef7f773a3d">06300</a> <span class="preprocessor">        #define SC_TWISEND                                   (0x00000002u)</span>
<a name="l06301"></a><a class="code" href="regs_8h.html#a4e95e48e5031818a15fd57cb6b973442">06301</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_TWISEND_MASK                              (0x00000002u)</span>
<a name="l06302"></a><a class="code" href="regs_8h.html#a1e4892cfd7acc187cd65a911027bd3dc">06302</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_TWISEND_BIT                               (1)</span>
<a name="l06303"></a><a class="code" href="regs_8h.html#a52260dc5f22678cf0d7c6ca2d89d9c0e">06303</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_TWISEND_BITS                              (1)</span>
<a name="l06304"></a>06304 <span class="preprocessor"></span>        <span class="comment">/* SC_TWIRECV field */</span>
<a name="l06305"></a><a class="code" href="regs_8h.html#a5199c80e3cb818c70bc6af1f41df7fdf">06305</a> <span class="preprocessor">        #define SC_TWIRECV                                   (0x00000001u)</span>
<a name="l06306"></a><a class="code" href="regs_8h.html#a3786f10d7a1375f836ba061de5b322a5">06306</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_TWIRECV_MASK                              (0x00000001u)</span>
<a name="l06307"></a><a class="code" href="regs_8h.html#aee7a6828200d6241cc72a85d8f0b88dc">06307</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_TWIRECV_BIT                               (0)</span>
<a name="l06308"></a><a class="code" href="regs_8h.html#a2095f2abfed8d9d2ff8c6490654f0dbe">06308</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_TWIRECV_BITS                              (1)</span>
<a name="l06309"></a>06309 <span class="preprocessor"></span>
<a name="l06310"></a><a class="code" href="regs_8h.html#a2405078d65278cac0de5b7ec65ab32f1">06310</a> <span class="preprocessor">#define SC1_TWICTRL2                                         *((volatile int32u *)0x4000C850u)</span>
<a name="l06311"></a><a class="code" href="regs_8h.html#a047d30483992620918f79d6d9257f89c">06311</a> <span class="preprocessor"></span><span class="preprocessor">#define SC1_TWICTRL2_REG                                     *((volatile int32u *)0x4000C850u)</span>
<a name="l06312"></a><a class="code" href="regs_8h.html#a7d61c7e31e0d8cd0b06c667dc1ff1280">06312</a> <span class="preprocessor"></span><span class="preprocessor">#define SC1_TWICTRL2_ADDR                                    (0x4000C850u)</span>
<a name="l06313"></a><a class="code" href="regs_8h.html#ab27f1e5de9fb9490847534f4845f1890">06313</a> <span class="preprocessor"></span><span class="preprocessor">#define SC1_TWICTRL2_RESET                                   (0x00000000u)</span>
<a name="l06314"></a>06314 <span class="preprocessor"></span>        <span class="comment">/* SC_TWIACK field */</span>
<a name="l06315"></a><a class="code" href="regs_8h.html#acf5827f6950f6012d146d55c323d01ac">06315</a> <span class="preprocessor">        #define SC_TWIACK                                    (0x00000001u)</span>
<a name="l06316"></a><a class="code" href="regs_8h.html#a333a4d1d07997c44c6fce332191b72de">06316</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_TWIACK_MASK                               (0x00000001u)</span>
<a name="l06317"></a><a class="code" href="regs_8h.html#a7503e14bc692b8884de035756faa5eac">06317</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_TWIACK_BIT                                (0)</span>
<a name="l06318"></a><a class="code" href="regs_8h.html#a2cb02b6ae5ffae557c95ae5addef87d1">06318</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_TWIACK_BITS                               (1)</span>
<a name="l06319"></a>06319 <span class="preprocessor"></span>
<a name="l06320"></a><a class="code" href="regs_8h.html#a0b22f275526b3c463aab22cf3636fa68">06320</a> <span class="preprocessor">#define SC1_MODE                                             *((volatile int32u *)0x4000C854u)</span>
<a name="l06321"></a><a class="code" href="regs_8h.html#a218603d2021ede2ca28819a17ebd32dd">06321</a> <span class="preprocessor"></span><span class="preprocessor">#define SC1_MODE_REG                                         *((volatile int32u *)0x4000C854u)</span>
<a name="l06322"></a><a class="code" href="regs_8h.html#a40fbe7f95305e816df9e954028da0e95">06322</a> <span class="preprocessor"></span><span class="preprocessor">#define SC1_MODE_ADDR                                        (0x4000C854u)</span>
<a name="l06323"></a><a class="code" href="regs_8h.html#a0f46d608eee4df8958205b6b8a91c615">06323</a> <span class="preprocessor"></span><span class="preprocessor">#define SC1_MODE_RESET                                       (0x00000000u)</span>
<a name="l06324"></a>06324 <span class="preprocessor"></span>        <span class="comment">/* SC_MODE field */</span>
<a name="l06325"></a><a class="code" href="regs_8h.html#afcbe13853f1e9e2047bff878d83832bb">06325</a> <span class="preprocessor">        #define SC_MODE                                      (0x00000003u)</span>
<a name="l06326"></a><a class="code" href="regs_8h.html#a6d545220ccbea053d468413882493371">06326</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_MODE_MASK                                 (0x00000003u)</span>
<a name="l06327"></a><a class="code" href="regs_8h.html#a70b1af0e993efcc28f36b67ba28b79a6">06327</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_MODE_BIT                                  (0)</span>
<a name="l06328"></a><a class="code" href="regs_8h.html#a90c2af2daa4573f018ed1af7624ace28">06328</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_MODE_BITS                                 (2)</span>
<a name="l06329"></a>06329 <span class="preprocessor"></span>                <span class="comment">/* SC_MODE Bit Field Values */</span>
<a name="l06330"></a><a class="code" href="regs_8h.html#af5b78c6c10dd542dd2ceca31444b7bbe">06330</a> <span class="preprocessor">                #define SC1_MODE_DISABLED                    (0)</span>
<a name="l06331"></a><a class="code" href="regs_8h.html#a2dac64504885a5f059587a5b90f185fd">06331</a> <span class="preprocessor"></span><span class="preprocessor">                #define SC1_MODE_UART                        (1)</span>
<a name="l06332"></a><a class="code" href="regs_8h.html#a2d36172eb9e0c9d39d9fe7463d5413a8">06332</a> <span class="preprocessor"></span><span class="preprocessor">                #define SC1_MODE_SPI                         (2)</span>
<a name="l06333"></a><a class="code" href="regs_8h.html#aac8800ce8ec89a5e360852a77e6774a4">06333</a> <span class="preprocessor"></span><span class="preprocessor">                #define SC1_MODE_I2C                         (3)</span>
<a name="l06334"></a>06334 <span class="preprocessor"></span>
<a name="l06335"></a><a class="code" href="regs_8h.html#a6148d6d5e4bac7ee3197f0bd53bcdb53">06335</a> <span class="preprocessor">#define SC1_SPICFG                                           *((volatile int32u *)0x4000C858u)</span>
<a name="l06336"></a><a class="code" href="regs_8h.html#a8b4111e74799606a42f5be9b3d8695d1">06336</a> <span class="preprocessor"></span><span class="preprocessor">#define SC1_SPICFG_REG                                       *((volatile int32u *)0x4000C858u)</span>
<a name="l06337"></a><a class="code" href="regs_8h.html#a9728007a01c2b83aa3526952935dfe85">06337</a> <span class="preprocessor"></span><span class="preprocessor">#define SC1_SPICFG_ADDR                                      (0x4000C858u)</span>
<a name="l06338"></a><a class="code" href="regs_8h.html#a37c798f3b9a4280001668123c72bf242">06338</a> <span class="preprocessor"></span><span class="preprocessor">#define SC1_SPICFG_RESET                                     (0x00000000u)</span>
<a name="l06339"></a>06339 <span class="preprocessor"></span>        <span class="comment">/* SC_SPIRXDRV field */</span>
<a name="l06340"></a><a class="code" href="regs_8h.html#afd3af7b2505d66f31ca68284b03b9d6f">06340</a> <span class="preprocessor">        #define SC_SPIRXDRV                                  (0x00000020u)</span>
<a name="l06341"></a><a class="code" href="regs_8h.html#a7135e4226377013d561fdce20375fc4b">06341</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_SPIRXDRV_MASK                             (0x00000020u)</span>
<a name="l06342"></a><a class="code" href="regs_8h.html#a06abea1053309c69beef5da393a075d3">06342</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_SPIRXDRV_BIT                              (5)</span>
<a name="l06343"></a><a class="code" href="regs_8h.html#af1f6bcf3a2243d20582e1257c843f833">06343</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_SPIRXDRV_BITS                             (1)</span>
<a name="l06344"></a>06344 <span class="preprocessor"></span>        <span class="comment">/* SC_SPIMST field */</span>
<a name="l06345"></a><a class="code" href="regs_8h.html#af38051720bac457524f2042693838230">06345</a> <span class="preprocessor">        #define SC_SPIMST                                    (0x00000010u)</span>
<a name="l06346"></a><a class="code" href="regs_8h.html#add8d7d3ffa0334c3a4af083f56c3a858">06346</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_SPIMST_MASK                               (0x00000010u)</span>
<a name="l06347"></a><a class="code" href="regs_8h.html#a75c841b642e8285cc3282eb6f44aaba9">06347</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_SPIMST_BIT                                (4)</span>
<a name="l06348"></a><a class="code" href="regs_8h.html#ab2f0896a3b94deddb1826d2f2f383e59">06348</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_SPIMST_BITS                               (1)</span>
<a name="l06349"></a>06349 <span class="preprocessor"></span>        <span class="comment">/* SC_SPIRPT field */</span>
<a name="l06350"></a><a class="code" href="regs_8h.html#aa573843532f528d485d6999840360313">06350</a> <span class="preprocessor">        #define SC_SPIRPT                                    (0x00000008u)</span>
<a name="l06351"></a><a class="code" href="regs_8h.html#a6e468e5e1b515dd238964f2313547459">06351</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_SPIRPT_MASK                               (0x00000008u)</span>
<a name="l06352"></a><a class="code" href="regs_8h.html#a8f59cfd4c564cb3a640f9d20eaa3389b">06352</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_SPIRPT_BIT                                (3)</span>
<a name="l06353"></a><a class="code" href="regs_8h.html#ab80f20c35069d8fc9258de6934e6cf43">06353</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_SPIRPT_BITS                               (1)</span>
<a name="l06354"></a>06354 <span class="preprocessor"></span>        <span class="comment">/* SC_SPIORD field */</span>
<a name="l06355"></a><a class="code" href="regs_8h.html#a289d205b27ccd9fdddc81ef0eb3eeda1">06355</a> <span class="preprocessor">        #define SC_SPIORD                                    (0x00000004u)</span>
<a name="l06356"></a><a class="code" href="regs_8h.html#a0bf480b8694cecba61cf40e3e3f8e7b7">06356</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_SPIORD_MASK                               (0x00000004u)</span>
<a name="l06357"></a><a class="code" href="regs_8h.html#a73014a3533c718c7cd2f93af56553085">06357</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_SPIORD_BIT                                (2)</span>
<a name="l06358"></a><a class="code" href="regs_8h.html#afdd7ca4ba9bab49a27b2896bbc5733ab">06358</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_SPIORD_BITS                               (1)</span>
<a name="l06359"></a>06359 <span class="preprocessor"></span>        <span class="comment">/* SC_SPIPHA field */</span>
<a name="l06360"></a><a class="code" href="regs_8h.html#aef4829b080a648b7f905f0153c21b135">06360</a> <span class="preprocessor">        #define SC_SPIPHA                                    (0x00000002u)</span>
<a name="l06361"></a><a class="code" href="regs_8h.html#a1057bdfe8075af0a58c8296262da6dd6">06361</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_SPIPHA_MASK                               (0x00000002u)</span>
<a name="l06362"></a><a class="code" href="regs_8h.html#aeba9c00de40f3f9ab73234c01bf02776">06362</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_SPIPHA_BIT                                (1)</span>
<a name="l06363"></a><a class="code" href="regs_8h.html#a943e2d1e9462bad9a10504f636e5fb34">06363</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_SPIPHA_BITS                               (1)</span>
<a name="l06364"></a>06364 <span class="preprocessor"></span>        <span class="comment">/* SC_SPIPOL field */</span>
<a name="l06365"></a><a class="code" href="regs_8h.html#a327913ce5c8ef817354184241473ea4d">06365</a> <span class="preprocessor">        #define SC_SPIPOL                                    (0x00000001u)</span>
<a name="l06366"></a><a class="code" href="regs_8h.html#af5cefd575aa76904d997d038fff2ceaf">06366</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_SPIPOL_MASK                               (0x00000001u)</span>
<a name="l06367"></a><a class="code" href="regs_8h.html#ab1e98d2f5ba42c468e979011de0cb669">06367</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_SPIPOL_BIT                                (0)</span>
<a name="l06368"></a><a class="code" href="regs_8h.html#acf58ba3734d906bac2b7926bc259a803">06368</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_SPIPOL_BITS                               (1)</span>
<a name="l06369"></a>06369 <span class="preprocessor"></span>
<a name="l06370"></a><a class="code" href="regs_8h.html#a789d4b602d44c095500e49f7f1a1391e">06370</a> <span class="preprocessor">#define SC1_UARTCFG                                          *((volatile int32u *)0x4000C85Cu)</span>
<a name="l06371"></a><a class="code" href="regs_8h.html#aca8e69f4155f48da5fd5ba1064193b30">06371</a> <span class="preprocessor"></span><span class="preprocessor">#define SC1_UARTCFG_REG                                      *((volatile int32u *)0x4000C85Cu)</span>
<a name="l06372"></a><a class="code" href="regs_8h.html#a92c81c118573b63c8c8501bbb3976f5c">06372</a> <span class="preprocessor"></span><span class="preprocessor">#define SC1_UARTCFG_ADDR                                     (0x4000C85Cu)</span>
<a name="l06373"></a><a class="code" href="regs_8h.html#a986130b7fe7f11e60f558707a41b5d33">06373</a> <span class="preprocessor"></span><span class="preprocessor">#define SC1_UARTCFG_RESET                                    (0x00000000u)</span>
<a name="l06374"></a>06374 <span class="preprocessor"></span>        <span class="comment">/* SC_UARTAUTO field */</span>
<a name="l06375"></a><a class="code" href="regs_8h.html#a280d06e60e1b03b29336c8be864c9f1c">06375</a> <span class="preprocessor">        #define SC_UARTAUTO                                  (0x00000040u)</span>
<a name="l06376"></a><a class="code" href="regs_8h.html#af49a8ade990eeecba5542120ab4595eb">06376</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_UARTAUTO_MASK                             (0x00000040u)</span>
<a name="l06377"></a><a class="code" href="regs_8h.html#ad7c6e3b1b37c118c5a0ae3344c8c1eba">06377</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_UARTAUTO_BIT                              (6)</span>
<a name="l06378"></a><a class="code" href="regs_8h.html#a7e4184e8597e89c8398086c597c23332">06378</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_UARTAUTO_BITS                             (1)</span>
<a name="l06379"></a>06379 <span class="preprocessor"></span>        <span class="comment">/* SC_UARTFLOW field */</span>
<a name="l06380"></a><a class="code" href="regs_8h.html#ac0f94b7142767b2ca21d5cbb12b89d8c">06380</a> <span class="preprocessor">        #define SC_UARTFLOW                                  (0x00000020u)</span>
<a name="l06381"></a><a class="code" href="regs_8h.html#a538044b51a6633e5fa06e1d1b97d9f5e">06381</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_UARTFLOW_MASK                             (0x00000020u)</span>
<a name="l06382"></a><a class="code" href="regs_8h.html#ac176173033077ac6ca3982f3c11794e0">06382</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_UARTFLOW_BIT                              (5)</span>
<a name="l06383"></a><a class="code" href="regs_8h.html#af880ac7674631e535c1eac33a8381313">06383</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_UARTFLOW_BITS                             (1)</span>
<a name="l06384"></a>06384 <span class="preprocessor"></span>        <span class="comment">/* SC_UARTODD field */</span>
<a name="l06385"></a><a class="code" href="regs_8h.html#a2004f80f9aec3b1760fee601f0a5947e">06385</a> <span class="preprocessor">        #define SC_UARTODD                                   (0x00000010u)</span>
<a name="l06386"></a><a class="code" href="regs_8h.html#a37b88b629b86c02225b4add6e9a9842d">06386</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_UARTODD_MASK                              (0x00000010u)</span>
<a name="l06387"></a><a class="code" href="regs_8h.html#a8acac004b5ec1edbe06eb3317a474b93">06387</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_UARTODD_BIT                               (4)</span>
<a name="l06388"></a><a class="code" href="regs_8h.html#a8034ed26afd33f907680017ee674d6ba">06388</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_UARTODD_BITS                              (1)</span>
<a name="l06389"></a>06389 <span class="preprocessor"></span>        <span class="comment">/* SC_UARTPAR field */</span>
<a name="l06390"></a><a class="code" href="regs_8h.html#a7afccae1933d3439d450dd811f9574cb">06390</a> <span class="preprocessor">        #define SC_UARTPAR                                   (0x00000008u)</span>
<a name="l06391"></a><a class="code" href="regs_8h.html#ae840f78efcf82dd9e45607bba71b3cf3">06391</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_UARTPAR_MASK                              (0x00000008u)</span>
<a name="l06392"></a><a class="code" href="regs_8h.html#a6a7ca713b943a7a1882746743762d365">06392</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_UARTPAR_BIT                               (3)</span>
<a name="l06393"></a><a class="code" href="regs_8h.html#aca052d8ddc97c2ddd0ba4a9c13c23565">06393</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_UARTPAR_BITS                              (1)</span>
<a name="l06394"></a>06394 <span class="preprocessor"></span>        <span class="comment">/* SC_UART2STP field */</span>
<a name="l06395"></a><a class="code" href="regs_8h.html#a6dff16d077b8f6ca8b0afbe79a2068fb">06395</a> <span class="preprocessor">        #define SC_UART2STP                                  (0x00000004u)</span>
<a name="l06396"></a><a class="code" href="regs_8h.html#ac81055d0f6f2e7a91a16c1ae7fadb863">06396</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_UART2STP_MASK                             (0x00000004u)</span>
<a name="l06397"></a><a class="code" href="regs_8h.html#a5c84708fc77640dcfce2b1fd41f13b8a">06397</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_UART2STP_BIT                              (2)</span>
<a name="l06398"></a><a class="code" href="regs_8h.html#a7f11883ea55a2d2ed54d444c67d4fdf0">06398</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_UART2STP_BITS                             (1)</span>
<a name="l06399"></a>06399 <span class="preprocessor"></span>        <span class="comment">/* SC_UART8BIT field */</span>
<a name="l06400"></a><a class="code" href="regs_8h.html#a1072941a30fb5eb5891693b27c814eac">06400</a> <span class="preprocessor">        #define SC_UART8BIT                                  (0x00000002u)</span>
<a name="l06401"></a><a class="code" href="regs_8h.html#a4c056cd5da26cb65d705caf413c7138c">06401</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_UART8BIT_MASK                             (0x00000002u)</span>
<a name="l06402"></a><a class="code" href="regs_8h.html#a22f8ccdc1d2e35a17d9a214b15821335">06402</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_UART8BIT_BIT                              (1)</span>
<a name="l06403"></a><a class="code" href="regs_8h.html#a7089f2c6f77ab9c2ea536fcbf575ec57">06403</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_UART8BIT_BITS                             (1)</span>
<a name="l06404"></a>06404 <span class="preprocessor"></span>        <span class="comment">/* SC_UARTRTS field */</span>
<a name="l06405"></a><a class="code" href="regs_8h.html#a607e80979b2d7e6507d2b2a5ec0077a6">06405</a> <span class="preprocessor">        #define SC_UARTRTS                                   (0x00000001u)</span>
<a name="l06406"></a><a class="code" href="regs_8h.html#a05a716bd5d6d12f013f804ec83712855">06406</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_UARTRTS_MASK                              (0x00000001u)</span>
<a name="l06407"></a><a class="code" href="regs_8h.html#aeddecfcccb5a01cb7bf4a8c9bcd5b6e1">06407</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_UARTRTS_BIT                               (0)</span>
<a name="l06408"></a><a class="code" href="regs_8h.html#a113a86ff4ee2774a0aaa96620e56cb49">06408</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_UARTRTS_BITS                              (1)</span>
<a name="l06409"></a>06409 <span class="preprocessor"></span>
<a name="l06410"></a><a class="code" href="regs_8h.html#a1f61b4878259c6ce0427c0c9085c64ad">06410</a> <span class="preprocessor">#define SC1_RATELIN                                          *((volatile int32u *)0x4000C860u)</span>
<a name="l06411"></a><a class="code" href="regs_8h.html#aa2d62f87c5a5182930d5dad1c42972f0">06411</a> <span class="preprocessor"></span><span class="preprocessor">#define SC1_RATELIN_REG                                      *((volatile int32u *)0x4000C860u)</span>
<a name="l06412"></a><a class="code" href="regs_8h.html#ac1d98b7fc5a5af78b3a90a7ae70aae7a">06412</a> <span class="preprocessor"></span><span class="preprocessor">#define SC1_RATELIN_ADDR                                     (0x4000C860u)</span>
<a name="l06413"></a><a class="code" href="regs_8h.html#a5cd4231dfc23220654a2136bae9aedcc">06413</a> <span class="preprocessor"></span><span class="preprocessor">#define SC1_RATELIN_RESET                                    (0x00000000u)</span>
<a name="l06414"></a>06414 <span class="preprocessor"></span>        <span class="comment">/* SC_RATELIN field */</span>
<a name="l06415"></a><a class="code" href="regs_8h.html#a50ce7eaa526d77a3139ce5118031a2fa">06415</a> <span class="preprocessor">        #define SC_RATELIN                                   (0x0000000Fu)</span>
<a name="l06416"></a><a class="code" href="regs_8h.html#a05408be4dc84f51a9078920056ca3d33">06416</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_RATELIN_MASK                              (0x0000000Fu)</span>
<a name="l06417"></a><a class="code" href="regs_8h.html#ab4d59240483b04008e4870d9190de7b5">06417</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_RATELIN_BIT                               (0)</span>
<a name="l06418"></a><a class="code" href="regs_8h.html#a999cbe2346795e6f20ff34d2ab4d3489">06418</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_RATELIN_BITS                              (4)</span>
<a name="l06419"></a>06419 <span class="preprocessor"></span>
<a name="l06420"></a><a class="code" href="regs_8h.html#a046e322bb7b8f79b5c05a19a8e5f861a">06420</a> <span class="preprocessor">#define SC1_RATEEXP                                          *((volatile int32u *)0x4000C864u)</span>
<a name="l06421"></a><a class="code" href="regs_8h.html#a23c306b1cedeb5bc71f6482c40d31784">06421</a> <span class="preprocessor"></span><span class="preprocessor">#define SC1_RATEEXP_REG                                      *((volatile int32u *)0x4000C864u)</span>
<a name="l06422"></a><a class="code" href="regs_8h.html#a1e94cb4bf0c3083ca079b4ce7ab70f30">06422</a> <span class="preprocessor"></span><span class="preprocessor">#define SC1_RATEEXP_ADDR                                     (0x4000C864u)</span>
<a name="l06423"></a><a class="code" href="regs_8h.html#adfa3d74238bc03dca76bc841c9677b7e">06423</a> <span class="preprocessor"></span><span class="preprocessor">#define SC1_RATEEXP_RESET                                    (0x00000000u)</span>
<a name="l06424"></a>06424 <span class="preprocessor"></span>        <span class="comment">/* SC_RATEEXP field */</span>
<a name="l06425"></a><a class="code" href="regs_8h.html#a6ff0bf0e318ca853f3cd60b4992c38c3">06425</a> <span class="preprocessor">        #define SC_RATEEXP                                   (0x0000000Fu)</span>
<a name="l06426"></a><a class="code" href="regs_8h.html#a028a47a17bc5285d8620d4553a47199c">06426</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_RATEEXP_MASK                              (0x0000000Fu)</span>
<a name="l06427"></a><a class="code" href="regs_8h.html#af8cf8ffee60a3f5ddfa4ba969badbb5f">06427</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_RATEEXP_BIT                               (0)</span>
<a name="l06428"></a><a class="code" href="regs_8h.html#a4cacf16463251f4f4e2e736d3ff12be3">06428</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_RATEEXP_BITS                              (4)</span>
<a name="l06429"></a>06429 <span class="preprocessor"></span>
<a name="l06430"></a><a class="code" href="regs_8h.html#a3da95e23cfd99e60ff1558e886de035a">06430</a> <span class="preprocessor">#define SC1_UARTPER                                          *((volatile int32u *)0x4000C868u)</span>
<a name="l06431"></a><a class="code" href="regs_8h.html#a087142e86a9723f11ca95003eb6113ab">06431</a> <span class="preprocessor"></span><span class="preprocessor">#define SC1_UARTPER_REG                                      *((volatile int32u *)0x4000C868u)</span>
<a name="l06432"></a><a class="code" href="regs_8h.html#aac066a91056a086150bc33d9e3ae2e91">06432</a> <span class="preprocessor"></span><span class="preprocessor">#define SC1_UARTPER_ADDR                                     (0x4000C868u)</span>
<a name="l06433"></a><a class="code" href="regs_8h.html#aa1cfe38916c2e314e5e5ae507fc607ea">06433</a> <span class="preprocessor"></span><span class="preprocessor">#define SC1_UARTPER_RESET                                    (0x00000000u)</span>
<a name="l06434"></a>06434 <span class="preprocessor"></span>        <span class="comment">/* SC_UARTPER field */</span>
<a name="l06435"></a><a class="code" href="regs_8h.html#a7b9dfd4da76a948996b1df33818fcf39">06435</a> <span class="preprocessor">        #define SC_UARTPER                                   (0x0000FFFFu)</span>
<a name="l06436"></a><a class="code" href="regs_8h.html#a568828f5368124af02b57a6a8f88ca64">06436</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_UARTPER_MASK                              (0x0000FFFFu)</span>
<a name="l06437"></a><a class="code" href="regs_8h.html#a9b78018f1bcb91dd93e8a603e26512df">06437</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_UARTPER_BIT                               (0)</span>
<a name="l06438"></a><a class="code" href="regs_8h.html#a48010bffdf78113d63c3141fcd8de7e0">06438</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_UARTPER_BITS                              (16)</span>
<a name="l06439"></a>06439 <span class="preprocessor"></span>
<a name="l06440"></a><a class="code" href="regs_8h.html#a1de64e50fbb8bebb10d219ee8f6a8fdb">06440</a> <span class="preprocessor">#define SC1_UARTFRAC                                         *((volatile int32u *)0x4000C86Cu)</span>
<a name="l06441"></a><a class="code" href="regs_8h.html#a2d4f0b78269a91a6dcef833a4ae1c606">06441</a> <span class="preprocessor"></span><span class="preprocessor">#define SC1_UARTFRAC_REG                                     *((volatile int32u *)0x4000C86Cu)</span>
<a name="l06442"></a><a class="code" href="regs_8h.html#a9da61dd9822af4c1df61975f143d4de2">06442</a> <span class="preprocessor"></span><span class="preprocessor">#define SC1_UARTFRAC_ADDR                                    (0x4000C86Cu)</span>
<a name="l06443"></a><a class="code" href="regs_8h.html#a34a29fc991c5f9d55f5943de7dfe84b8">06443</a> <span class="preprocessor"></span><span class="preprocessor">#define SC1_UARTFRAC_RESET                                   (0x00000000u)</span>
<a name="l06444"></a>06444 <span class="preprocessor"></span>        <span class="comment">/* SC_UARTFRAC field */</span>
<a name="l06445"></a><a class="code" href="regs_8h.html#aaa5dae4fe68c2c991d1b0c4f6fdbfb62">06445</a> <span class="preprocessor">        #define SC_UARTFRAC                                  (0x00000001u)</span>
<a name="l06446"></a><a class="code" href="regs_8h.html#a151f2fea67b921c4fae23da63549a0ba">06446</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_UARTFRAC_MASK                             (0x00000001u)</span>
<a name="l06447"></a><a class="code" href="regs_8h.html#a6e443b56643cabeb4fb19103fe08cfdf">06447</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_UARTFRAC_BIT                              (0)</span>
<a name="l06448"></a><a class="code" href="regs_8h.html#af7241c3bc8adcb0c21a644698a179e16">06448</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_UARTFRAC_BITS                             (1)</span>
<a name="l06449"></a>06449 <span class="preprocessor"></span>
<a name="l06450"></a><a class="code" href="regs_8h.html#a98377eed4f02da39228fb2ef0f220a48">06450</a> <span class="preprocessor">#define SC1_RXCNTSAVED                                       *((volatile int32u *)0x4000C870u)</span>
<a name="l06451"></a><a class="code" href="regs_8h.html#afcdd23b9a966f4352883ed7436806e78">06451</a> <span class="preprocessor"></span><span class="preprocessor">#define SC1_RXCNTSAVED_REG                                   *((volatile int32u *)0x4000C870u)</span>
<a name="l06452"></a><a class="code" href="regs_8h.html#a2184d6b09059078b0ed81a24936ec598">06452</a> <span class="preprocessor"></span><span class="preprocessor">#define SC1_RXCNTSAVED_ADDR                                  (0x4000C870u)</span>
<a name="l06453"></a><a class="code" href="regs_8h.html#a7cd36d5134cc7b08637790f4182ea3c9">06453</a> <span class="preprocessor"></span><span class="preprocessor">#define SC1_RXCNTSAVED_RESET                                 (0x00000000u)</span>
<a name="l06454"></a>06454 <span class="preprocessor"></span>        <span class="comment">/* SC_RXCNTSAVED field */</span>
<a name="l06455"></a><a class="code" href="regs_8h.html#a36d9ebc45e2b9d8bf6491bab91c26f89">06455</a> <span class="preprocessor">        #define SC_RXCNTSAVED                                (0x00001FFFu)</span>
<a name="l06456"></a><a class="code" href="regs_8h.html#a4a4bc4b855e667fa97b35354c168babb">06456</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXCNTSAVED_MASK                           (0x00001FFFu)</span>
<a name="l06457"></a><a class="code" href="regs_8h.html#a3bc2eb528b0aff52cf1e9c397cd54d69">06457</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXCNTSAVED_BIT                            (0)</span>
<a name="l06458"></a><a class="code" href="regs_8h.html#a936cb5f69146cf403141d9fa4e486104">06458</a> <span class="preprocessor"></span><span class="preprocessor">        #define SC_RXCNTSAVED_BITS                           (13)</span>
<a name="l06459"></a>06459 <span class="preprocessor"></span>
<a name="l06460"></a>06460 <span class="comment">/* ADC block */</span>
<a name="l06461"></a><a class="code" href="regs_8h.html#ab44b6d7e84108ea963b07d24fbb3a143">06461</a> <span class="preprocessor">#define BLOCK_ADC_BASE                                       (0x4000D000u)</span>
<a name="l06462"></a><a class="code" href="regs_8h.html#a62139310fd405e52e0f9163c9a02cadf">06462</a> <span class="preprocessor"></span><span class="preprocessor">#define BLOCK_ADC_END                                        (0x4000D024u)</span>
<a name="l06463"></a><a class="code" href="regs_8h.html#a528e5701eeccd26e04dfe860d222eed7">06463</a> <span class="preprocessor"></span><span class="preprocessor">#define BLOCK_ADC_SIZE                                       (BLOCK_ADC_END - BLOCK_ADC_BASE + 1)</span>
<a name="l06464"></a>06464 <span class="preprocessor"></span>
<a name="l06465"></a><a class="code" href="regs_8h.html#aa168854c0424810c7314f150902a2fb4">06465</a> <span class="preprocessor">#define ADC_DATA                                             *((volatile int32u *)0x4000D000u)</span>
<a name="l06466"></a><a class="code" href="regs_8h.html#a019e9e64b77ef5bf13054c3dc398aa02">06466</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DATA_REG                                         *((volatile int32u *)0x4000D000u)</span>
<a name="l06467"></a><a class="code" href="regs_8h.html#a7b642c7b44101c0a9a0ae9be06dd71ae">06467</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DATA_ADDR                                        (0x4000D000u)</span>
<a name="l06468"></a><a class="code" href="regs_8h.html#a105712b8385ef5963e453d91cf004199">06468</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DATA_RESET                                       (0x00000000u)</span>
<a name="l06469"></a>06469 <span class="preprocessor"></span>        <span class="comment">/* ADC_DATA_FIELD field */</span>
<a name="l06470"></a><a class="code" href="regs_8h.html#a69737bf10b4ff7e09bedc1cc6bc75356">06470</a> <span class="preprocessor">        #define ADC_DATA_FIELD                               (0x0000FFFFu)</span>
<a name="l06471"></a><a class="code" href="regs_8h.html#a89a00950e6cde8df18027b45ed1e83ec">06471</a> <span class="preprocessor"></span><span class="preprocessor">        #define ADC_DATA_FIELD_MASK                          (0x0000FFFFu)</span>
<a name="l06472"></a><a class="code" href="regs_8h.html#a5f5bac87f3b90fff74fa945662f3c9d7">06472</a> <span class="preprocessor"></span><span class="preprocessor">        #define ADC_DATA_FIELD_BIT                           (0)</span>
<a name="l06473"></a><a class="code" href="regs_8h.html#ad6cd3970033d394fac2bdbc88b5ebcc4">06473</a> <span class="preprocessor"></span><span class="preprocessor">        #define ADC_DATA_FIELD_BITS                          (16)</span>
<a name="l06474"></a>06474 <span class="preprocessor"></span>
<a name="l06475"></a><a class="code" href="regs_8h.html#a0b9391dfb14e23a56ee1de9c5abfebf7">06475</a> <span class="preprocessor">#define ADC_CFG                                              *((volatile int32u *)0x4000D004u)</span>
<a name="l06476"></a><a class="code" href="regs_8h.html#addd1bb5d9a7eb8b8279397500debcf35">06476</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CFG_REG                                          *((volatile int32u *)0x4000D004u)</span>
<a name="l06477"></a><a class="code" href="regs_8h.html#a8c968b6aec57d2082e9e08dea3659ef5">06477</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CFG_ADDR                                         (0x4000D004u)</span>
<a name="l06478"></a><a class="code" href="regs_8h.html#ada6e6ad0a8a7195e1186d21e98eb975b">06478</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CFG_RESET                                        (0x00001800u)</span>
<a name="l06479"></a>06479 <span class="preprocessor"></span>        <span class="comment">/* ADC_PERIOD field */</span>
<a name="l06480"></a><a class="code" href="regs_8h.html#ae068bb96d2ffb6dbc0716405a20eae0c">06480</a> <span class="preprocessor">        #define ADC_PERIOD                                   (0x0000E000u)</span>
<a name="l06481"></a><a class="code" href="regs_8h.html#afb6cd367fc7d4cfb25bc1b02977cc931">06481</a> <span class="preprocessor"></span><span class="preprocessor">        #define ADC_PERIOD_MASK                              (0x0000E000u)</span>
<a name="l06482"></a><a class="code" href="regs_8h.html#a064e8c763d6121e09c98de414068cd19">06482</a> <span class="preprocessor"></span><span class="preprocessor">        #define ADC_PERIOD_BIT                               (13)</span>
<a name="l06483"></a><a class="code" href="regs_8h.html#a60f883def7d512d156e69b8c4f209d0b">06483</a> <span class="preprocessor"></span><span class="preprocessor">        #define ADC_PERIOD_BITS                              (3)</span>
<a name="l06484"></a>06484 <span class="preprocessor"></span>        <span class="comment">/* ADC_HVSELP field */</span>
<a name="l06485"></a><a class="code" href="regs_8h.html#a9b5ee293bcdb9c595f758d4c42bcde46">06485</a> <span class="preprocessor">        #define ADC_HVSELP                                   (0x00001000u)</span>
<a name="l06486"></a><a class="code" href="regs_8h.html#a8bec7dbc5b17a48c431184dc9579b2a3">06486</a> <span class="preprocessor"></span><span class="preprocessor">        #define ADC_HVSELP_MASK                              (0x00001000u)</span>
<a name="l06487"></a><a class="code" href="regs_8h.html#acca71c925d27eb1be934a8c4625c66b4">06487</a> <span class="preprocessor"></span><span class="preprocessor">        #define ADC_HVSELP_BIT                               (12)</span>
<a name="l06488"></a><a class="code" href="regs_8h.html#a3b7cdb5225aa7a5f0883d9bc32f5974b">06488</a> <span class="preprocessor"></span><span class="preprocessor">        #define ADC_HVSELP_BITS                              (1)</span>
<a name="l06489"></a>06489 <span class="preprocessor"></span>        <span class="comment">/* ADC_HVSELN field */</span>
<a name="l06490"></a><a class="code" href="regs_8h.html#a1c48d7034ca4431f402ba225fd146f48">06490</a> <span class="preprocessor">        #define ADC_HVSELN                                   (0x00000800u)</span>
<a name="l06491"></a><a class="code" href="regs_8h.html#a92d8a981ead44618599aa2a72aa83272">06491</a> <span class="preprocessor"></span><span class="preprocessor">        #define ADC_HVSELN_MASK                              (0x00000800u)</span>
<a name="l06492"></a><a class="code" href="regs_8h.html#a0c6c786d8e6508884d283d8d485926ba">06492</a> <span class="preprocessor"></span><span class="preprocessor">        #define ADC_HVSELN_BIT                               (11)</span>
<a name="l06493"></a><a class="code" href="regs_8h.html#a09620c4eece56666030401ec19436ef5">06493</a> <span class="preprocessor"></span><span class="preprocessor">        #define ADC_HVSELN_BITS                              (1)</span>
<a name="l06494"></a>06494 <span class="preprocessor"></span>        <span class="comment">/* ADC_MUXP field */</span>
<a name="l06495"></a><a class="code" href="regs_8h.html#ab041e2ff0cc4f02acfe4946f93959100">06495</a> <span class="preprocessor">        #define ADC_MUXP                                     (0x00000780u)</span>
<a name="l06496"></a><a class="code" href="regs_8h.html#a6b144538666ab21d449ef82eca1a6bda">06496</a> <span class="preprocessor"></span><span class="preprocessor">        #define ADC_MUXP_MASK                                (0x00000780u)</span>
<a name="l06497"></a><a class="code" href="regs_8h.html#a82089cdd25c816b859be737beb5aaef3">06497</a> <span class="preprocessor"></span><span class="preprocessor">        #define ADC_MUXP_BIT                                 (7)</span>
<a name="l06498"></a><a class="code" href="regs_8h.html#aa154c0eae73f8b395592ee36f189f2ff">06498</a> <span class="preprocessor"></span><span class="preprocessor">        #define ADC_MUXP_BITS                                (4)</span>
<a name="l06499"></a>06499 <span class="preprocessor"></span>        <span class="comment">/* ADC_MUXN field */</span>
<a name="l06500"></a><a class="code" href="regs_8h.html#a4eb92f719ec4b4c4b18845dd4ab6b540">06500</a> <span class="preprocessor">        #define ADC_MUXN                                     (0x00000078u)</span>
<a name="l06501"></a><a class="code" href="regs_8h.html#a1e53eac238fb4bd89bad1b8a02ea2301">06501</a> <span class="preprocessor"></span><span class="preprocessor">        #define ADC_MUXN_MASK                                (0x00000078u)</span>
<a name="l06502"></a><a class="code" href="regs_8h.html#a2cbed6612e469e1d0e4dcd6b9359babf">06502</a> <span class="preprocessor"></span><span class="preprocessor">        #define ADC_MUXN_BIT                                 (3)</span>
<a name="l06503"></a><a class="code" href="regs_8h.html#ae919222cab8e1401fe371b8dbeb3c39a">06503</a> <span class="preprocessor"></span><span class="preprocessor">        #define ADC_MUXN_BITS                                (4)</span>
<a name="l06504"></a>06504 <span class="preprocessor"></span>        <span class="comment">/* ADC_1MHZCLK field */</span>
<a name="l06505"></a><a class="code" href="regs_8h.html#a9242233ae7d7a7abfdb9b8a27bbe7453">06505</a> <span class="preprocessor">        #define ADC_1MHZCLK                                  (0x00000004u)</span>
<a name="l06506"></a><a class="code" href="regs_8h.html#a2d8537aa4a4c2f3c6316fe066d33cddb">06506</a> <span class="preprocessor"></span><span class="preprocessor">        #define ADC_1MHZCLK_MASK                             (0x00000004u)</span>
<a name="l06507"></a><a class="code" href="regs_8h.html#a6d2720b39655bc039a3ab3cb96dc1aa4">06507</a> <span class="preprocessor"></span><span class="preprocessor">        #define ADC_1MHZCLK_BIT                              (2)</span>
<a name="l06508"></a><a class="code" href="regs_8h.html#a5dabe37c81671296678314c8789a62cb">06508</a> <span class="preprocessor"></span><span class="preprocessor">        #define ADC_1MHZCLK_BITS                             (1)</span>
<a name="l06509"></a>06509 <span class="preprocessor"></span>        <span class="comment">/* ADC_CFGRSVD field */</span>
<a name="l06510"></a><a class="code" href="regs_8h.html#a1065a5f5b16503abb0531c6fc0c53e68">06510</a> <span class="preprocessor">        #define ADC_CFGRSVD                                  (0x00000002u)</span>
<a name="l06511"></a><a class="code" href="regs_8h.html#adb637db9a228d16a11f593d67dd5af86">06511</a> <span class="preprocessor"></span><span class="preprocessor">        #define ADC_CFGRSVD_MASK                             (0x00000002u)</span>
<a name="l06512"></a><a class="code" href="regs_8h.html#a4f484efd7e5be7d84e4e9085f7ff3f58">06512</a> <span class="preprocessor"></span><span class="preprocessor">        #define ADC_CFGRSVD_BIT                              (1)</span>
<a name="l06513"></a><a class="code" href="regs_8h.html#a5d356fb8cf3a4eab2fa66ef5dd1cc8ee">06513</a> <span class="preprocessor"></span><span class="preprocessor">        #define ADC_CFGRSVD_BITS                             (1)</span>
<a name="l06514"></a>06514 <span class="preprocessor"></span>        <span class="comment">/* ADC_ENABLE field */</span>
<a name="l06515"></a><a class="code" href="regs_8h.html#af0f7ac4025d1623cda58f7656fcffade">06515</a> <span class="preprocessor">        #define ADC_ENABLE                                   (0x00000001u)</span>
<a name="l06516"></a><a class="code" href="regs_8h.html#aff969fbf407265b0f277f3dc41e1307e">06516</a> <span class="preprocessor"></span><span class="preprocessor">        #define ADC_ENABLE_MASK                              (0x00000001u)</span>
<a name="l06517"></a><a class="code" href="regs_8h.html#a67a2475edec76d18872df09c7a7ce9ab">06517</a> <span class="preprocessor"></span><span class="preprocessor">        #define ADC_ENABLE_BIT                               (0)</span>
<a name="l06518"></a><a class="code" href="regs_8h.html#a621f37e78e9a6336c1382a8acf345ea5">06518</a> <span class="preprocessor"></span><span class="preprocessor">        #define ADC_ENABLE_BITS                              (1)</span>
<a name="l06519"></a>06519 <span class="preprocessor"></span>
<a name="l06520"></a><a class="code" href="regs_8h.html#a827907ee6183e98bb8a50727540d4bb1">06520</a> <span class="preprocessor">#define ADC_OFFSET                                           *((volatile int32u *)0x4000D008u)</span>
<a name="l06521"></a><a class="code" href="regs_8h.html#aaa5c67b31530932763c5304efb8cd897">06521</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_OFFSET_REG                                       *((volatile int32u *)0x4000D008u)</span>
<a name="l06522"></a><a class="code" href="regs_8h.html#ad3a7a2861070c7f07c0b0b6af4a6cbcf">06522</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_OFFSET_ADDR                                      (0x4000D008u)</span>
<a name="l06523"></a><a class="code" href="regs_8h.html#a73484f2d689f044e5d3c026dab7fbf8a">06523</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_OFFSET_RESET                                     (0x00000000u)</span>
<a name="l06524"></a>06524 <span class="preprocessor"></span>        <span class="comment">/* ADC_OFFSET_FIELD field */</span>
<a name="l06525"></a><a class="code" href="regs_8h.html#a85316943c242058c8d5140c2a774146a">06525</a> <span class="preprocessor">        #define ADC_OFFSET_FIELD                             (0x0000FFFFu)</span>
<a name="l06526"></a><a class="code" href="regs_8h.html#ac7977e5197880950565710d1cb2ba85f">06526</a> <span class="preprocessor"></span><span class="preprocessor">        #define ADC_OFFSET_FIELD_MASK                        (0x0000FFFFu)</span>
<a name="l06527"></a><a class="code" href="regs_8h.html#aea6abc12699c0201d1a3dbbf79fcc144">06527</a> <span class="preprocessor"></span><span class="preprocessor">        #define ADC_OFFSET_FIELD_BIT                         (0)</span>
<a name="l06528"></a><a class="code" href="regs_8h.html#a883660a034abd28853e2f6dcb8319322">06528</a> <span class="preprocessor"></span><span class="preprocessor">        #define ADC_OFFSET_FIELD_BITS                        (16)</span>
<a name="l06529"></a>06529 <span class="preprocessor"></span>
<a name="l06530"></a><a class="code" href="regs_8h.html#a2bbc7e1578f01928d36ef7fa94ac4905">06530</a> <span class="preprocessor">#define ADC_GAIN                                             *((volatile int32u *)0x4000D00Cu)</span>
<a name="l06531"></a><a class="code" href="regs_8h.html#a0e89472ab99e9c087e7635d9fbf41a52">06531</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_GAIN_REG                                         *((volatile int32u *)0x4000D00Cu)</span>
<a name="l06532"></a><a class="code" href="regs_8h.html#a9fb4209f40cf81ee5ba14de67b633db2">06532</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_GAIN_ADDR                                        (0x4000D00Cu)</span>
<a name="l06533"></a><a class="code" href="regs_8h.html#a9994aeb8b7beaa063957d1e234bf3d37">06533</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_GAIN_RESET                                       (0x00008000u)</span>
<a name="l06534"></a>06534 <span class="preprocessor"></span>        <span class="comment">/* ADC_GAIN_FIELD field */</span>
<a name="l06535"></a><a class="code" href="regs_8h.html#a8b30e24146f401377406529b2ba71a13">06535</a> <span class="preprocessor">        #define ADC_GAIN_FIELD                               (0x0000FFFFu)</span>
<a name="l06536"></a><a class="code" href="regs_8h.html#a932de4a7502b701d452e12219a17701f">06536</a> <span class="preprocessor"></span><span class="preprocessor">        #define ADC_GAIN_FIELD_MASK                          (0x0000FFFFu)</span>
<a name="l06537"></a><a class="code" href="regs_8h.html#a35c6eb9935bea0103a3259696701f7c0">06537</a> <span class="preprocessor"></span><span class="preprocessor">        #define ADC_GAIN_FIELD_BIT                           (0)</span>
<a name="l06538"></a><a class="code" href="regs_8h.html#ab514980cbe1159bb65a4fb0f56578739">06538</a> <span class="preprocessor"></span><span class="preprocessor">        #define ADC_GAIN_FIELD_BITS                          (16)</span>
<a name="l06539"></a>06539 <span class="preprocessor"></span>
<a name="l06540"></a><a class="code" href="regs_8h.html#ad251a0aa36949b5e282a1c250f0ea4d6">06540</a> <span class="preprocessor">#define ADC_DMACFG                                           *((volatile int32u *)0x4000D010u)</span>
<a name="l06541"></a><a class="code" href="regs_8h.html#a2a3762c8ae6cd4e2a8ecd99bd157a68e">06541</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DMACFG_REG                                       *((volatile int32u *)0x4000D010u)</span>
<a name="l06542"></a><a class="code" href="regs_8h.html#afb642c2188222781172f1db10377a35d">06542</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DMACFG_ADDR                                      (0x4000D010u)</span>
<a name="l06543"></a><a class="code" href="regs_8h.html#afda99576909927df45a26a281dc165ad">06543</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DMACFG_RESET                                     (0x00000000u)</span>
<a name="l06544"></a>06544 <span class="preprocessor"></span>        <span class="comment">/* ADC_DMARST field */</span>
<a name="l06545"></a><a class="code" href="regs_8h.html#aa3cddb5c45e653c943ab1d11271f6f42">06545</a> <span class="preprocessor">        #define ADC_DMARST                                   (0x00000010u)</span>
<a name="l06546"></a><a class="code" href="regs_8h.html#af1cbf232c4fb7c3c1adb9e807f457b1b">06546</a> <span class="preprocessor"></span><span class="preprocessor">        #define ADC_DMARST_MASK                              (0x00000010u)</span>
<a name="l06547"></a><a class="code" href="regs_8h.html#a7ec021d65a154ed428da3f85457ac5e5">06547</a> <span class="preprocessor"></span><span class="preprocessor">        #define ADC_DMARST_BIT                               (4)</span>
<a name="l06548"></a><a class="code" href="regs_8h.html#a9dcbd9cdf025a3bf67a35db5cd2b266b">06548</a> <span class="preprocessor"></span><span class="preprocessor">        #define ADC_DMARST_BITS                              (1)</span>
<a name="l06549"></a>06549 <span class="preprocessor"></span>        <span class="comment">/* ADC_DMAAUTOWRAP field */</span>
<a name="l06550"></a><a class="code" href="regs_8h.html#a6b383f2fd59589dedab5ebb01902f6c2">06550</a> <span class="preprocessor">        #define ADC_DMAAUTOWRAP                              (0x00000002u)</span>
<a name="l06551"></a><a class="code" href="regs_8h.html#a3cd8e47c30008ba0b113545dea2fc7fd">06551</a> <span class="preprocessor"></span><span class="preprocessor">        #define ADC_DMAAUTOWRAP_MASK                         (0x00000002u)</span>
<a name="l06552"></a><a class="code" href="regs_8h.html#acf2e363dfa2da68d9db8b50c103565a4">06552</a> <span class="preprocessor"></span><span class="preprocessor">        #define ADC_DMAAUTOWRAP_BIT                          (1)</span>
<a name="l06553"></a><a class="code" href="regs_8h.html#a82a53140cdb7402b5c1f4e72244febc6">06553</a> <span class="preprocessor"></span><span class="preprocessor">        #define ADC_DMAAUTOWRAP_BITS                         (1)</span>
<a name="l06554"></a>06554 <span class="preprocessor"></span>        <span class="comment">/* ADC_DMALOAD field */</span>
<a name="l06555"></a><a class="code" href="regs_8h.html#a3f6f7e77a42564e5a814bb1e47c6a450">06555</a> <span class="preprocessor">        #define ADC_DMALOAD                                  (0x00000001u)</span>
<a name="l06556"></a><a class="code" href="regs_8h.html#a22e70d1835225cbd52d413b9c4f84fa1">06556</a> <span class="preprocessor"></span><span class="preprocessor">        #define ADC_DMALOAD_MASK                             (0x00000001u)</span>
<a name="l06557"></a><a class="code" href="regs_8h.html#a38456b8fe6dfc04527b7e14ac97409aa">06557</a> <span class="preprocessor"></span><span class="preprocessor">        #define ADC_DMALOAD_BIT                              (0)</span>
<a name="l06558"></a><a class="code" href="regs_8h.html#a0216bcdf6e334f9a3365399af08df67b">06558</a> <span class="preprocessor"></span><span class="preprocessor">        #define ADC_DMALOAD_BITS                             (1)</span>
<a name="l06559"></a>06559 <span class="preprocessor"></span>
<a name="l06560"></a><a class="code" href="regs_8h.html#a035e1c38932614cba705ca7e0783f8a9">06560</a> <span class="preprocessor">#define ADC_DMASTAT                                          *((volatile int32u *)0x4000D014u)</span>
<a name="l06561"></a><a class="code" href="regs_8h.html#a64822b94d923f9f19767bb364fdad0d4">06561</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DMASTAT_REG                                      *((volatile int32u *)0x4000D014u)</span>
<a name="l06562"></a><a class="code" href="regs_8h.html#aee9975c4423a5730b0cb7a5529e1a18e">06562</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DMASTAT_ADDR                                     (0x4000D014u)</span>
<a name="l06563"></a><a class="code" href="regs_8h.html#acba6bf433ee6376ff4c7d566b1166aca">06563</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DMASTAT_RESET                                    (0x00000000u)</span>
<a name="l06564"></a>06564 <span class="preprocessor"></span>        <span class="comment">/* ADC_DMAOVF field */</span>
<a name="l06565"></a><a class="code" href="regs_8h.html#a6401812850a422d79a5670c50f6153f4">06565</a> <span class="preprocessor">        #define ADC_DMAOVF                                   (0x00000002u)</span>
<a name="l06566"></a><a class="code" href="regs_8h.html#a5f956e714e743bc09e79beb0581b935e">06566</a> <span class="preprocessor"></span><span class="preprocessor">        #define ADC_DMAOVF_MASK                              (0x00000002u)</span>
<a name="l06567"></a><a class="code" href="regs_8h.html#ab37b0762aa56c34aac676f083a1e957b">06567</a> <span class="preprocessor"></span><span class="preprocessor">        #define ADC_DMAOVF_BIT                               (1)</span>
<a name="l06568"></a><a class="code" href="regs_8h.html#ab09572b7f548b0690305d8ef4e999d67">06568</a> <span class="preprocessor"></span><span class="preprocessor">        #define ADC_DMAOVF_BITS                              (1)</span>
<a name="l06569"></a>06569 <span class="preprocessor"></span>        <span class="comment">/* ADC_DMAACT field */</span>
<a name="l06570"></a><a class="code" href="regs_8h.html#a467788a94c3320bb5349fa1ca999c5e1">06570</a> <span class="preprocessor">        #define ADC_DMAACT                                   (0x00000001u)</span>
<a name="l06571"></a><a class="code" href="regs_8h.html#a71a8f5a65e2ed12143596033900543bf">06571</a> <span class="preprocessor"></span><span class="preprocessor">        #define ADC_DMAACT_MASK                              (0x00000001u)</span>
<a name="l06572"></a><a class="code" href="regs_8h.html#a43a6485863c562fa3458c2807f110b30">06572</a> <span class="preprocessor"></span><span class="preprocessor">        #define ADC_DMAACT_BIT                               (0)</span>
<a name="l06573"></a><a class="code" href="regs_8h.html#a9d2611f0c54305f35b30680333875719">06573</a> <span class="preprocessor"></span><span class="preprocessor">        #define ADC_DMAACT_BITS                              (1)</span>
<a name="l06574"></a>06574 <span class="preprocessor"></span>
<a name="l06575"></a><a class="code" href="regs_8h.html#a357998a767ffb81485c6ca14f1d0cf57">06575</a> <span class="preprocessor">#define ADC_DMABEG                                           *((volatile int32u *)0x4000D018u)</span>
<a name="l06576"></a><a class="code" href="regs_8h.html#a60cdcb164be58ad72ec19fb3362ab2dd">06576</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DMABEG_REG                                       *((volatile int32u *)0x4000D018u)</span>
<a name="l06577"></a><a class="code" href="regs_8h.html#a0c7b809c1f1d24227c37c655943b00b1">06577</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DMABEG_ADDR                                      (0x4000D018u)</span>
<a name="l06578"></a><a class="code" href="regs_8h.html#a8ffea24b52fee630a429d9e7caaee948">06578</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DMABEG_RESET                                     (0x20000000u)</span>
<a name="l06579"></a>06579 <span class="preprocessor"></span>        <span class="comment">/* ADC_DMABEG_FIXED field */</span>
<a name="l06580"></a><a class="code" href="regs_8h.html#aed3b44fc25e644af81252ef31aa52ecc">06580</a> <span class="preprocessor">        #define ADC_DMABEG_FIXED                             (0xFFFFE000u)</span>
<a name="l06581"></a><a class="code" href="regs_8h.html#a366bc5e73f85d2f652519f99d2f56a70">06581</a> <span class="preprocessor"></span><span class="preprocessor">        #define ADC_DMABEG_FIXED_MASK                        (0xFFFFE000u)</span>
<a name="l06582"></a><a class="code" href="regs_8h.html#a981a7862c2cae943b25a7e973a1f6e83">06582</a> <span class="preprocessor"></span><span class="preprocessor">        #define ADC_DMABEG_FIXED_BIT                         (13)</span>
<a name="l06583"></a><a class="code" href="regs_8h.html#aa0c3ea4f6636a770f0a3901ff579bebd">06583</a> <span class="preprocessor"></span><span class="preprocessor">        #define ADC_DMABEG_FIXED_BITS                        (19)</span>
<a name="l06584"></a>06584 <span class="preprocessor"></span>        <span class="comment">/* ADC_DMABEG_FIELD field */</span>
<a name="l06585"></a><a class="code" href="regs_8h.html#a21aca78559262731a65c7fe32c1de61f">06585</a> <span class="preprocessor">        #define ADC_DMABEG_FIELD                             (0x00001FFFu)</span>
<a name="l06586"></a><a class="code" href="regs_8h.html#a5c90cd8ae699cedcacb88e3a1094de5d">06586</a> <span class="preprocessor"></span><span class="preprocessor">        #define ADC_DMABEG_FIELD_MASK                        (0x00001FFFu)</span>
<a name="l06587"></a><a class="code" href="regs_8h.html#af2acb857a69d77565e2cb9e288e55b19">06587</a> <span class="preprocessor"></span><span class="preprocessor">        #define ADC_DMABEG_FIELD_BIT                         (0)</span>
<a name="l06588"></a><a class="code" href="regs_8h.html#ae688614fa55ac32623accb34ef6f0dc7">06588</a> <span class="preprocessor"></span><span class="preprocessor">        #define ADC_DMABEG_FIELD_BITS                        (13)</span>
<a name="l06589"></a>06589 <span class="preprocessor"></span>
<a name="l06590"></a><a class="code" href="regs_8h.html#a760f69dfe78154252422537c0bcf9232">06590</a> <span class="preprocessor">#define ADC_DMASIZE                                          *((volatile int32u *)0x4000D01Cu)</span>
<a name="l06591"></a><a class="code" href="regs_8h.html#a7816a4b1d3a732df84614ca087068ce2">06591</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DMASIZE_REG                                      *((volatile int32u *)0x4000D01Cu)</span>
<a name="l06592"></a><a class="code" href="regs_8h.html#ac1835e2cd652efe8c7ba7af067431055">06592</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DMASIZE_ADDR                                     (0x4000D01Cu)</span>
<a name="l06593"></a><a class="code" href="regs_8h.html#a8bed918c37796dfee44facca4aba7e91">06593</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DMASIZE_RESET                                    (0x00000000u)</span>
<a name="l06594"></a>06594 <span class="preprocessor"></span>        <span class="comment">/* ADC_DMASIZE_FIELD field */</span>
<a name="l06595"></a><a class="code" href="regs_8h.html#a294d607121653564346eab657d3ed36e">06595</a> <span class="preprocessor">        #define ADC_DMASIZE_FIELD                            (0x00000FFFu)</span>
<a name="l06596"></a><a class="code" href="regs_8h.html#a61eb34fa825440ee945c2b8d5f1cc763">06596</a> <span class="preprocessor"></span><span class="preprocessor">        #define ADC_DMASIZE_FIELD_MASK                       (0x00000FFFu)</span>
<a name="l06597"></a><a class="code" href="regs_8h.html#a18c4939e4a93f44901cbde7fb50e81b8">06597</a> <span class="preprocessor"></span><span class="preprocessor">        #define ADC_DMASIZE_FIELD_BIT                        (0)</span>
<a name="l06598"></a><a class="code" href="regs_8h.html#ae20c4648358a0ad7fb9a49bd8a943178">06598</a> <span class="preprocessor"></span><span class="preprocessor">        #define ADC_DMASIZE_FIELD_BITS                       (12)</span>
<a name="l06599"></a>06599 <span class="preprocessor"></span>
<a name="l06600"></a><a class="code" href="regs_8h.html#a65ef76a6e5dcd32172b56748b600725f">06600</a> <span class="preprocessor">#define ADC_DMACUR                                           *((volatile int32u *)0x4000D020u)</span>
<a name="l06601"></a><a class="code" href="regs_8h.html#aecd914c66d859088712c1aaf40a1497a">06601</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DMACUR_REG                                       *((volatile int32u *)0x4000D020u)</span>
<a name="l06602"></a><a class="code" href="regs_8h.html#a789e9eea90f28db5392081c8f1b1ff57">06602</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DMACUR_ADDR                                      (0x4000D020u)</span>
<a name="l06603"></a><a class="code" href="regs_8h.html#a9676522b3b2615b5d30f0a0e70078362">06603</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DMACUR_RESET                                     (0x20000000u)</span>
<a name="l06604"></a>06604 <span class="preprocessor"></span>        <span class="comment">/* ADC_DMACUR_FIXED field */</span>
<a name="l06605"></a><a class="code" href="regs_8h.html#af7eb87e0ab884e5d86318f1f6fcc93d9">06605</a> <span class="preprocessor">        #define ADC_DMACUR_FIXED                             (0xFFFFE000u)</span>
<a name="l06606"></a><a class="code" href="regs_8h.html#afc6f364429b07797cfa6fa3cccf41cc9">06606</a> <span class="preprocessor"></span><span class="preprocessor">        #define ADC_DMACUR_FIXED_MASK                        (0xFFFFE000u)</span>
<a name="l06607"></a><a class="code" href="regs_8h.html#a9c2b319160345cca44db057023a8d236">06607</a> <span class="preprocessor"></span><span class="preprocessor">        #define ADC_DMACUR_FIXED_BIT                         (13)</span>
<a name="l06608"></a><a class="code" href="regs_8h.html#ae90e1c55561f5ffc6e92aa6a45202fac">06608</a> <span class="preprocessor"></span><span class="preprocessor">        #define ADC_DMACUR_FIXED_BITS                        (19)</span>
<a name="l06609"></a>06609 <span class="preprocessor"></span>        <span class="comment">/* ADC_DMACUR_FIELD field */</span>
<a name="l06610"></a><a class="code" href="regs_8h.html#a9072265b844dcaf9b3b43c5c3cb18ea7">06610</a> <span class="preprocessor">        #define ADC_DMACUR_FIELD                             (0x00001FFFu)</span>
<a name="l06611"></a><a class="code" href="regs_8h.html#a6fabfc940e0473772957f65a5c05ab27">06611</a> <span class="preprocessor"></span><span class="preprocessor">        #define ADC_DMACUR_FIELD_MASK                        (0x00001FFFu)</span>
<a name="l06612"></a><a class="code" href="regs_8h.html#a50c310a082a1400bc451f947328771f4">06612</a> <span class="preprocessor"></span><span class="preprocessor">        #define ADC_DMACUR_FIELD_BIT                         (0)</span>
<a name="l06613"></a><a class="code" href="regs_8h.html#a51f9a14e9bc1699296ed29b6279b8204">06613</a> <span class="preprocessor"></span><span class="preprocessor">        #define ADC_DMACUR_FIELD_BITS                        (13)</span>
<a name="l06614"></a>06614 <span class="preprocessor"></span>
<a name="l06615"></a><a class="code" href="regs_8h.html#a84b05b71dc30da3262898bf3d5f9ff78">06615</a> <span class="preprocessor">#define ADC_DMACNT                                           *((volatile int32u *)0x4000D024u)</span>
<a name="l06616"></a><a class="code" href="regs_8h.html#a5b6c22a2cf5169273332a1c2c0e99359">06616</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DMACNT_REG                                       *((volatile int32u *)0x4000D024u)</span>
<a name="l06617"></a><a class="code" href="regs_8h.html#ab6b00610b49f333b3b5789213ab04268">06617</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DMACNT_ADDR                                      (0x4000D024u)</span>
<a name="l06618"></a><a class="code" href="regs_8h.html#a65032c08ae2fd8cd470ee7111fcafbcf">06618</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DMACNT_RESET                                     (0x00000000u)</span>
<a name="l06619"></a>06619 <span class="preprocessor"></span>        <span class="comment">/* ADC_DMACNT_FIELD field */</span>
<a name="l06620"></a><a class="code" href="regs_8h.html#a5a9243839cfe50f3e1cc42e67dc682bb">06620</a> <span class="preprocessor">        #define ADC_DMACNT_FIELD                             (0x00000FFFu)</span>
<a name="l06621"></a><a class="code" href="regs_8h.html#ad3389dd7f634980d979cf90143723ee0">06621</a> <span class="preprocessor"></span><span class="preprocessor">        #define ADC_DMACNT_FIELD_MASK                        (0x00000FFFu)</span>
<a name="l06622"></a><a class="code" href="regs_8h.html#ae8ece49f925ad858d1aeb91e00974c2b">06622</a> <span class="preprocessor"></span><span class="preprocessor">        #define ADC_DMACNT_FIELD_BIT                         (0)</span>
<a name="l06623"></a><a class="code" href="regs_8h.html#ab65cc2f361fa448044ae2c1e408f66ed">06623</a> <span class="preprocessor"></span><span class="preprocessor">        #define ADC_DMACNT_FIELD_BITS                        (12)</span>
<a name="l06624"></a>06624 <span class="preprocessor"></span>
<a name="l06625"></a>06625 <span class="comment">/* TIM1 block */</span>
<a name="l06626"></a><a class="code" href="regs_8h.html#a4973d2efb8c05c0a2bd558ba331a7698">06626</a> <span class="preprocessor">#define BLOCK_TIM1_BASE                                      (0x4000E000u)</span>
<a name="l06627"></a><a class="code" href="regs_8h.html#a97d6afc9b0b17aea6fccf1c072d4fdba">06627</a> <span class="preprocessor"></span><span class="preprocessor">#define BLOCK_TIM1_END                                       (0x4000E050u)</span>
<a name="l06628"></a><a class="code" href="regs_8h.html#a46258b109d33a9d6323fcd40aac8090a">06628</a> <span class="preprocessor"></span><span class="preprocessor">#define BLOCK_TIM1_SIZE                                      (BLOCK_TIM1_END - BLOCK_TIM1_BASE + 1)</span>
<a name="l06629"></a>06629 <span class="preprocessor"></span>
<a name="l06630"></a><a class="code" href="regs_8h.html#a0504f1e8351b7903aff3e6f0553ba1f7">06630</a> <span class="preprocessor">#define TIM1_CR1                                             *((volatile int32u *)0x4000E000u)</span>
<a name="l06631"></a><a class="code" href="regs_8h.html#abcd5f583a42ad8c9bca1d5536d49a3d5">06631</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM1_CR1_REG                                         *((volatile int32u *)0x4000E000u)</span>
<a name="l06632"></a><a class="code" href="regs_8h.html#a4b3d05ba85ed865fca7e3883c6dd3aa1">06632</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM1_CR1_ADDR                                        (0x4000E000u)</span>
<a name="l06633"></a><a class="code" href="regs_8h.html#afe6ddb2afab4018e7f854855365453a7">06633</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM1_CR1_RESET                                       (0x00000000u)</span>
<a name="l06634"></a>06634 <span class="preprocessor"></span>        <span class="comment">/* TIM_ARBE field */</span>
<a name="l06635"></a>06635 <span class="preprocessor">        #define TIM_ARBE                                     (0x00000080u)</span>
<a name="l06636"></a>06636 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_ARBE_MASK                                (0x00000080u)</span>
<a name="l06637"></a>06637 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_ARBE_BIT                                 (7)</span>
<a name="l06638"></a>06638 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_ARBE_BITS                                (1)</span>
<a name="l06639"></a>06639 <span class="preprocessor"></span>        <span class="comment">/* TIM_CMS field */</span>
<a name="l06640"></a>06640 <span class="preprocessor">        #define TIM_CMS                                      (0x00000060u)</span>
<a name="l06641"></a>06641 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CMS_MASK                                 (0x00000060u)</span>
<a name="l06642"></a>06642 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CMS_BIT                                  (5)</span>
<a name="l06643"></a>06643 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CMS_BITS                                 (2)</span>
<a name="l06644"></a>06644 <span class="preprocessor"></span>        <span class="comment">/* TIM_DIR field */</span>
<a name="l06645"></a>06645 <span class="preprocessor">        #define TIM_DIR                                      (0x00000010u)</span>
<a name="l06646"></a>06646 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_DIR_MASK                                 (0x00000010u)</span>
<a name="l06647"></a>06647 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_DIR_BIT                                  (4)</span>
<a name="l06648"></a>06648 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_DIR_BITS                                 (1)</span>
<a name="l06649"></a>06649 <span class="preprocessor"></span>        <span class="comment">/* TIM_OPM field */</span>
<a name="l06650"></a>06650 <span class="preprocessor">        #define TIM_OPM                                      (0x00000008u)</span>
<a name="l06651"></a>06651 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_OPM_MASK                                 (0x00000008u)</span>
<a name="l06652"></a>06652 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_OPM_BIT                                  (3)</span>
<a name="l06653"></a>06653 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_OPM_BITS                                 (1)</span>
<a name="l06654"></a>06654 <span class="preprocessor"></span>        <span class="comment">/* TIM_URS field */</span>
<a name="l06655"></a>06655 <span class="preprocessor">        #define TIM_URS                                      (0x00000004u)</span>
<a name="l06656"></a>06656 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_URS_MASK                                 (0x00000004u)</span>
<a name="l06657"></a>06657 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_URS_BIT                                  (2)</span>
<a name="l06658"></a>06658 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_URS_BITS                                 (1)</span>
<a name="l06659"></a>06659 <span class="preprocessor"></span>        <span class="comment">/* TIM_UDIS field */</span>
<a name="l06660"></a>06660 <span class="preprocessor">        #define TIM_UDIS                                     (0x00000002u)</span>
<a name="l06661"></a>06661 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_UDIS_MASK                                (0x00000002u)</span>
<a name="l06662"></a>06662 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_UDIS_BIT                                 (1)</span>
<a name="l06663"></a>06663 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_UDIS_BITS                                (1)</span>
<a name="l06664"></a>06664 <span class="preprocessor"></span>        <span class="comment">/* TIM_CEN field */</span>
<a name="l06665"></a>06665 <span class="preprocessor">        #define TIM_CEN                                      (0x00000001u)</span>
<a name="l06666"></a>06666 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CEN_MASK                                 (0x00000001u)</span>
<a name="l06667"></a>06667 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CEN_BIT                                  (0)</span>
<a name="l06668"></a>06668 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CEN_BITS                                 (1)</span>
<a name="l06669"></a>06669 <span class="preprocessor"></span>
<a name="l06670"></a><a class="code" href="regs_8h.html#a7f8bc0e5b09ce56609b09c5b13c8787f">06670</a> <span class="preprocessor">#define TIM1_CR2                                             *((volatile int32u *)0x4000E004u)</span>
<a name="l06671"></a><a class="code" href="regs_8h.html#a98a80d8cfae93ed4d5e402c61954d317">06671</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM1_CR2_REG                                         *((volatile int32u *)0x4000E004u)</span>
<a name="l06672"></a><a class="code" href="regs_8h.html#a785208bac06c66bf87e9f612163bed03">06672</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM1_CR2_ADDR                                        (0x4000E004u)</span>
<a name="l06673"></a><a class="code" href="regs_8h.html#ad8c0b226865289d0241e9f7d3fee0bb7">06673</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM1_CR2_RESET                                       (0x00000000u)</span>
<a name="l06674"></a>06674 <span class="preprocessor"></span>        <span class="comment">/* TIM_TI1S field */</span>
<a name="l06675"></a>06675 <span class="preprocessor">        #define TIM_TI1S                                     (0x00000080u)</span>
<a name="l06676"></a>06676 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_TI1S_MASK                                (0x00000080u)</span>
<a name="l06677"></a>06677 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_TI1S_BIT                                 (7)</span>
<a name="l06678"></a>06678 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_TI1S_BITS                                (1)</span>
<a name="l06679"></a>06679 <span class="preprocessor"></span>        <span class="comment">/* TIM_MMS field */</span>
<a name="l06680"></a>06680 <span class="preprocessor">        #define TIM_MMS                                      (0x00000070u)</span>
<a name="l06681"></a>06681 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_MMS_MASK                                 (0x00000070u)</span>
<a name="l06682"></a>06682 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_MMS_BIT                                  (4)</span>
<a name="l06683"></a>06683 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_MMS_BITS                                 (3)</span>
<a name="l06684"></a>06684 <span class="preprocessor"></span>
<a name="l06685"></a><a class="code" href="regs_8h.html#a5b2f12fb1abe043b47b4779c533540bf">06685</a> <span class="preprocessor">#define TIM1_SMCR                                            *((volatile int32u *)0x4000E008u)</span>
<a name="l06686"></a><a class="code" href="regs_8h.html#a21e8a03a820e097819575e88ac9ad2fd">06686</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM1_SMCR_REG                                        *((volatile int32u *)0x4000E008u)</span>
<a name="l06687"></a><a class="code" href="regs_8h.html#ae5d9199a8dac838173faa0d457b84292">06687</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM1_SMCR_ADDR                                       (0x4000E008u)</span>
<a name="l06688"></a><a class="code" href="regs_8h.html#aee3d0423b3447cfe7f650f70465597b9">06688</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM1_SMCR_RESET                                      (0x00000000u)</span>
<a name="l06689"></a>06689 <span class="preprocessor"></span>        <span class="comment">/* TIM_ETP field */</span>
<a name="l06690"></a>06690 <span class="preprocessor">        #define TIM_ETP                                      (0x00008000u)</span>
<a name="l06691"></a>06691 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_ETP_MASK                                 (0x00008000u)</span>
<a name="l06692"></a>06692 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_ETP_BIT                                  (15)</span>
<a name="l06693"></a>06693 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_ETP_BITS                                 (1)</span>
<a name="l06694"></a>06694 <span class="preprocessor"></span>        <span class="comment">/* TIM_ECE field */</span>
<a name="l06695"></a>06695 <span class="preprocessor">        #define TIM_ECE                                      (0x00004000u)</span>
<a name="l06696"></a>06696 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_ECE_MASK                                 (0x00004000u)</span>
<a name="l06697"></a>06697 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_ECE_BIT                                  (14)</span>
<a name="l06698"></a>06698 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_ECE_BITS                                 (1)</span>
<a name="l06699"></a>06699 <span class="preprocessor"></span>        <span class="comment">/* TIM_ETPS field */</span>
<a name="l06700"></a>06700 <span class="preprocessor">        #define TIM_ETPS                                     (0x00003000u)</span>
<a name="l06701"></a>06701 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_ETPS_MASK                                (0x00003000u)</span>
<a name="l06702"></a>06702 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_ETPS_BIT                                 (12)</span>
<a name="l06703"></a>06703 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_ETPS_BITS                                (2)</span>
<a name="l06704"></a>06704 <span class="preprocessor"></span>        <span class="comment">/* TIM_ETF field */</span>
<a name="l06705"></a>06705 <span class="preprocessor">        #define TIM_ETF                                      (0x00000F00u)</span>
<a name="l06706"></a>06706 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_ETF_MASK                                 (0x00000F00u)</span>
<a name="l06707"></a>06707 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_ETF_BIT                                  (8)</span>
<a name="l06708"></a>06708 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_ETF_BITS                                 (4)</span>
<a name="l06709"></a>06709 <span class="preprocessor"></span>        <span class="comment">/* TIM_MSM field */</span>
<a name="l06710"></a>06710 <span class="preprocessor">        #define TIM_MSM                                      (0x00000080u)</span>
<a name="l06711"></a>06711 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_MSM_MASK                                 (0x00000080u)</span>
<a name="l06712"></a>06712 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_MSM_BIT                                  (7)</span>
<a name="l06713"></a>06713 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_MSM_BITS                                 (1)</span>
<a name="l06714"></a>06714 <span class="preprocessor"></span>        <span class="comment">/* TIM_TS field */</span>
<a name="l06715"></a>06715 <span class="preprocessor">        #define TIM_TS                                       (0x00000070u)</span>
<a name="l06716"></a>06716 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_TS_MASK                                  (0x00000070u)</span>
<a name="l06717"></a>06717 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_TS_BIT                                   (4)</span>
<a name="l06718"></a>06718 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_TS_BITS                                  (3)</span>
<a name="l06719"></a>06719 <span class="preprocessor"></span>        <span class="comment">/* TIM_SMS field */</span>
<a name="l06720"></a>06720 <span class="preprocessor">        #define TIM_SMS                                      (0x00000007u)</span>
<a name="l06721"></a>06721 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_SMS_MASK                                 (0x00000007u)</span>
<a name="l06722"></a>06722 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_SMS_BIT                                  (0)</span>
<a name="l06723"></a>06723 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_SMS_BITS                                 (3)</span>
<a name="l06724"></a>06724 <span class="preprocessor"></span>
<a name="l06725"></a><a class="code" href="regs_8h.html#a98fccc03168f80cdebb1abc0881372a1">06725</a> <span class="preprocessor">#define TMR1_DIER                                            *((volatile int32u *)0x4000E00Cu)</span>
<a name="l06726"></a><a class="code" href="regs_8h.html#a96164f7066f6126c12aafad490c8834a">06726</a> <span class="preprocessor"></span><span class="preprocessor">#define TMR1_DIER_REG                                        *((volatile int32u *)0x4000E00Cu)</span>
<a name="l06727"></a><a class="code" href="regs_8h.html#a27bbecfb598b28af5d304f207b6bc7c7">06727</a> <span class="preprocessor"></span><span class="preprocessor">#define TMR1_DIER_ADDR                                       (0x4000E00Cu)</span>
<a name="l06728"></a><a class="code" href="regs_8h.html#ae0af52c8c76ea40e9c930b93d35274fc">06728</a> <span class="preprocessor"></span><span class="preprocessor">#define TMR1_DIER_RESET                                      (0x00000000u)</span>
<a name="l06729"></a>06729 <span class="preprocessor"></span>        <span class="comment">/* TIE field */</span>
<a name="l06730"></a><a class="code" href="regs_8h.html#aa138109fc1301d57ed8d100267d9c41b">06730</a> <span class="preprocessor">        #define TMR1_DIER_TIE                                (0x00000040u)</span>
<a name="l06731"></a><a class="code" href="regs_8h.html#aaafc2a13f43515c8f7687312860be808">06731</a> <span class="preprocessor"></span><span class="preprocessor">        #define TMR1_DIER_TIE_MASK                           (0x00000040u)</span>
<a name="l06732"></a><a class="code" href="regs_8h.html#afe53d9a1f40ee1f05d38ad5543da7219">06732</a> <span class="preprocessor"></span><span class="preprocessor">        #define TMR1_DIER_TIE_BIT                            (6)</span>
<a name="l06733"></a><a class="code" href="regs_8h.html#a5d32790c7cac7fa2696144d502442cb8">06733</a> <span class="preprocessor"></span><span class="preprocessor">        #define TMR1_DIER_TIE_BITS                           (1)</span>
<a name="l06734"></a>06734 <span class="preprocessor"></span>        <span class="comment">/* CC4IE field */</span>
<a name="l06735"></a><a class="code" href="regs_8h.html#aa7feb498ae55bd11c492ec40552a39de">06735</a> <span class="preprocessor">        #define TMR1_DIER_CC4IE                              (0x00000010u)</span>
<a name="l06736"></a><a class="code" href="regs_8h.html#a5194651d508f7cb7ff4f40b1f0333338">06736</a> <span class="preprocessor"></span><span class="preprocessor">        #define TMR1_DIER_CC4IE_MASK                         (0x00000010u)</span>
<a name="l06737"></a><a class="code" href="regs_8h.html#a195a55c838c49faee91c969ef8be0105">06737</a> <span class="preprocessor"></span><span class="preprocessor">        #define TMR1_DIER_CC4IE_BIT                          (4)</span>
<a name="l06738"></a><a class="code" href="regs_8h.html#a807c1f82ee93850f93a7cc4db9bbdd34">06738</a> <span class="preprocessor"></span><span class="preprocessor">        #define TMR1_DIER_CC4IE_BITS                         (1)</span>
<a name="l06739"></a>06739 <span class="preprocessor"></span>        <span class="comment">/* CC3IE field */</span>
<a name="l06740"></a><a class="code" href="regs_8h.html#a0d7d501c53510c225b74d026ef37f794">06740</a> <span class="preprocessor">        #define TMR1_DIER_CC3IE                              (0x00000008u)</span>
<a name="l06741"></a><a class="code" href="regs_8h.html#a41f2632dfa243a4bd1a52285740dfa09">06741</a> <span class="preprocessor"></span><span class="preprocessor">        #define TMR1_DIER_CC3IE_MASK                         (0x00000008u)</span>
<a name="l06742"></a><a class="code" href="regs_8h.html#affb0cbef6024f93e1598448a03361106">06742</a> <span class="preprocessor"></span><span class="preprocessor">        #define TMR1_DIER_CC3IE_BIT                          (3)</span>
<a name="l06743"></a><a class="code" href="regs_8h.html#aa2d305fc9ae778fbc50bd3960e2a4524">06743</a> <span class="preprocessor"></span><span class="preprocessor">        #define TMR1_DIER_CC3IE_BITS                         (1)</span>
<a name="l06744"></a>06744 <span class="preprocessor"></span>        <span class="comment">/* CC2IE field */</span>
<a name="l06745"></a><a class="code" href="regs_8h.html#a61f35dcd34b37aa2ffa962df4d395533">06745</a> <span class="preprocessor">        #define TMR1_DIER_CC2IE                              (0x00000004u)</span>
<a name="l06746"></a><a class="code" href="regs_8h.html#ad9ca21be4d55c2f96288d71cf23136bd">06746</a> <span class="preprocessor"></span><span class="preprocessor">        #define TMR1_DIER_CC2IE_MASK                         (0x00000004u)</span>
<a name="l06747"></a><a class="code" href="regs_8h.html#a2a1651a41e01079581df9504301195ed">06747</a> <span class="preprocessor"></span><span class="preprocessor">        #define TMR1_DIER_CC2IE_BIT                          (2)</span>
<a name="l06748"></a><a class="code" href="regs_8h.html#a11c2d8f2b04aac689c382baad1f3f19f">06748</a> <span class="preprocessor"></span><span class="preprocessor">        #define TMR1_DIER_CC2IE_BITS                         (1)</span>
<a name="l06749"></a>06749 <span class="preprocessor"></span>        <span class="comment">/* CC1IE field */</span>
<a name="l06750"></a><a class="code" href="regs_8h.html#a84410b90c39a959b6ba6d5b285d073db">06750</a> <span class="preprocessor">        #define TMR1_DIER_CC1IE                              (0x00000002u)</span>
<a name="l06751"></a><a class="code" href="regs_8h.html#a3a600ddc8dd94138316b51072a08ba9d">06751</a> <span class="preprocessor"></span><span class="preprocessor">        #define TMR1_DIER_CC1IE_MASK                         (0x00000002u)</span>
<a name="l06752"></a><a class="code" href="regs_8h.html#a5d79ac358c77e11302e2a042599e3674">06752</a> <span class="preprocessor"></span><span class="preprocessor">        #define TMR1_DIER_CC1IE_BIT                          (1)</span>
<a name="l06753"></a><a class="code" href="regs_8h.html#a7f102b9265efa02513e65428d0c4ead2">06753</a> <span class="preprocessor"></span><span class="preprocessor">        #define TMR1_DIER_CC1IE_BITS                         (1)</span>
<a name="l06754"></a>06754 <span class="preprocessor"></span>        <span class="comment">/* UIE field */</span>
<a name="l06755"></a><a class="code" href="regs_8h.html#afb0beaa36bced3438e813e3c42e2e594">06755</a> <span class="preprocessor">        #define TMR1_DIER_UIE                                (0x00000001u)</span>
<a name="l06756"></a><a class="code" href="regs_8h.html#a776819ba4edc0d6ab12e024c7bf36094">06756</a> <span class="preprocessor"></span><span class="preprocessor">        #define TMR1_DIER_UIE_MASK                           (0x00000001u)</span>
<a name="l06757"></a><a class="code" href="regs_8h.html#a2deebcc0f14c1e8df5f6be86bfafa85e">06757</a> <span class="preprocessor"></span><span class="preprocessor">        #define TMR1_DIER_UIE_BIT                            (0)</span>
<a name="l06758"></a><a class="code" href="regs_8h.html#aa00310b4f25e3dd3cb28e6eb06f2ccd5">06758</a> <span class="preprocessor"></span><span class="preprocessor">        #define TMR1_DIER_UIE_BITS                           (1)</span>
<a name="l06759"></a>06759 <span class="preprocessor"></span>
<a name="l06760"></a><a class="code" href="regs_8h.html#a8681e2f1099f4b592d5d9ec941432d4f">06760</a> <span class="preprocessor">#define TMR1_SR                                              *((volatile int32u *)0x4000E010u)</span>
<a name="l06761"></a><a class="code" href="regs_8h.html#a84b90816ac285640346710fb7b0e2df8">06761</a> <span class="preprocessor"></span><span class="preprocessor">#define TMR1_SR_REG                                          *((volatile int32u *)0x4000E010u)</span>
<a name="l06762"></a><a class="code" href="regs_8h.html#a104e16d507b5d2714316f0972cc74bdb">06762</a> <span class="preprocessor"></span><span class="preprocessor">#define TMR1_SR_ADDR                                         (0x4000E010u)</span>
<a name="l06763"></a><a class="code" href="regs_8h.html#af2fc2cb30b46cde9c80666188cc7a0a3">06763</a> <span class="preprocessor"></span><span class="preprocessor">#define TMR1_SR_RESET                                        (0x00000000u)</span>
<a name="l06764"></a>06764 <span class="preprocessor"></span>        <span class="comment">/* CC4OF field */</span>
<a name="l06765"></a><a class="code" href="regs_8h.html#a2c6723c6a729d21cd78e9747c26d0338">06765</a> <span class="preprocessor">        #define TMR1_SR_CC4OF                                (0x00001000u)</span>
<a name="l06766"></a><a class="code" href="regs_8h.html#a823e3179687d929b7f38de8c1d98af5b">06766</a> <span class="preprocessor"></span><span class="preprocessor">        #define TMR1_SR_CC4OF_MASK                           (0x00001000u)</span>
<a name="l06767"></a><a class="code" href="regs_8h.html#abd1d18af27994b3572bb855a6d35d010">06767</a> <span class="preprocessor"></span><span class="preprocessor">        #define TMR1_SR_CC4OF_BIT                            (12)</span>
<a name="l06768"></a><a class="code" href="regs_8h.html#a4de98712d8a17d35a1d969bdf89ec850">06768</a> <span class="preprocessor"></span><span class="preprocessor">        #define TMR1_SR_CC4OF_BITS                           (1)</span>
<a name="l06769"></a>06769 <span class="preprocessor"></span>        <span class="comment">/* CC3OF field */</span>
<a name="l06770"></a><a class="code" href="regs_8h.html#a00c8be9c53cf3f8d29c182b9b320da81">06770</a> <span class="preprocessor">        #define TMR1_SR_CC3OF                                (0x00000800u)</span>
<a name="l06771"></a><a class="code" href="regs_8h.html#a960a022ec40ea8c0c5b0609f61f46c17">06771</a> <span class="preprocessor"></span><span class="preprocessor">        #define TMR1_SR_CC3OF_MASK                           (0x00000800u)</span>
<a name="l06772"></a><a class="code" href="regs_8h.html#af17de7e850ca1dcac15d783f43bd1cb2">06772</a> <span class="preprocessor"></span><span class="preprocessor">        #define TMR1_SR_CC3OF_BIT                            (11)</span>
<a name="l06773"></a><a class="code" href="regs_8h.html#acb52d3ee67535e3d33c94bf3a928f61f">06773</a> <span class="preprocessor"></span><span class="preprocessor">        #define TMR1_SR_CC3OF_BITS                           (1)</span>
<a name="l06774"></a>06774 <span class="preprocessor"></span>        <span class="comment">/* CC2OF field */</span>
<a name="l06775"></a><a class="code" href="regs_8h.html#acd0d9428b410f3783e4e7a76e152761f">06775</a> <span class="preprocessor">        #define TMR1_SR_CC2OF                                (0x00000400u)</span>
<a name="l06776"></a><a class="code" href="regs_8h.html#aee499f451c478548900eed96ae06604f">06776</a> <span class="preprocessor"></span><span class="preprocessor">        #define TMR1_SR_CC2OF_MASK                           (0x00000400u)</span>
<a name="l06777"></a><a class="code" href="regs_8h.html#a8f36564cb7d530e29e594868b64eba9f">06777</a> <span class="preprocessor"></span><span class="preprocessor">        #define TMR1_SR_CC2OF_BIT                            (10)</span>
<a name="l06778"></a><a class="code" href="regs_8h.html#add45efe2ddcef1a6b1ad32cdb15ff96d">06778</a> <span class="preprocessor"></span><span class="preprocessor">        #define TMR1_SR_CC2OF_BITS                           (1)</span>
<a name="l06779"></a>06779 <span class="preprocessor"></span>        <span class="comment">/* CC1OF field */</span>
<a name="l06780"></a><a class="code" href="regs_8h.html#a79b87670b4194b09eaf5568d6fa7f6d3">06780</a> <span class="preprocessor">        #define TMR1_SR_CC1OF                                (0x00000200u)</span>
<a name="l06781"></a><a class="code" href="regs_8h.html#a992fb5f5b1ab2e289089d50fc91cf294">06781</a> <span class="preprocessor"></span><span class="preprocessor">        #define TMR1_SR_CC1OF_MASK                           (0x00000200u)</span>
<a name="l06782"></a><a class="code" href="regs_8h.html#a32510fbee5225ec33ea537967516b5a6">06782</a> <span class="preprocessor"></span><span class="preprocessor">        #define TMR1_SR_CC1OF_BIT                            (9)</span>
<a name="l06783"></a><a class="code" href="regs_8h.html#a7f2a78c3898e429b3d2da6ec8c23086f">06783</a> <span class="preprocessor"></span><span class="preprocessor">        #define TMR1_SR_CC1OF_BITS                           (1)</span>
<a name="l06784"></a>06784 <span class="preprocessor"></span>        <span class="comment">/* TIF field */</span>
<a name="l06785"></a><a class="code" href="regs_8h.html#a1a9b696ab32b2b5b26e58820a7b86674">06785</a> <span class="preprocessor">        #define TMR1_SR_TIF                                  (0x00000040u)</span>
<a name="l06786"></a><a class="code" href="regs_8h.html#a7d4710f8da9aa7a88fffc66189018213">06786</a> <span class="preprocessor"></span><span class="preprocessor">        #define TMR1_SR_TIF_MASK                             (0x00000040u)</span>
<a name="l06787"></a><a class="code" href="regs_8h.html#a2b1960ae6e6becfa808e2dc71f9bc750">06787</a> <span class="preprocessor"></span><span class="preprocessor">        #define TMR1_SR_TIF_BIT                              (6)</span>
<a name="l06788"></a><a class="code" href="regs_8h.html#ad1e25a0ceb4eb45906d3960e0b143789">06788</a> <span class="preprocessor"></span><span class="preprocessor">        #define TMR1_SR_TIF_BITS                             (1)</span>
<a name="l06789"></a>06789 <span class="preprocessor"></span>        <span class="comment">/* CC4IF field */</span>
<a name="l06790"></a><a class="code" href="regs_8h.html#a807d24bda8614e60652d33059fba3b05">06790</a> <span class="preprocessor">        #define TMR1_SR_CC4IF                                (0x00000010u)</span>
<a name="l06791"></a><a class="code" href="regs_8h.html#a29275e30eb81044264051e026dce52cf">06791</a> <span class="preprocessor"></span><span class="preprocessor">        #define TMR1_SR_CC4IF_MASK                           (0x00000010u)</span>
<a name="l06792"></a><a class="code" href="regs_8h.html#aaa1223391d27e020c17e3aeb33ca0a0b">06792</a> <span class="preprocessor"></span><span class="preprocessor">        #define TMR1_SR_CC4IF_BIT                            (4)</span>
<a name="l06793"></a><a class="code" href="regs_8h.html#a788f2ce489ea948c88ef8de0e19c6e7b">06793</a> <span class="preprocessor"></span><span class="preprocessor">        #define TMR1_SR_CC4IF_BITS                           (1)</span>
<a name="l06794"></a>06794 <span class="preprocessor"></span>        <span class="comment">/* CC3IF field */</span>
<a name="l06795"></a><a class="code" href="regs_8h.html#ab4219ad2182840491c2d3615daf04f41">06795</a> <span class="preprocessor">        #define TMR1_SR_CC3IF                                (0x00000008u)</span>
<a name="l06796"></a><a class="code" href="regs_8h.html#a2db7fc3704648294bcf1f34445b806fa">06796</a> <span class="preprocessor"></span><span class="preprocessor">        #define TMR1_SR_CC3IF_MASK                           (0x00000008u)</span>
<a name="l06797"></a><a class="code" href="regs_8h.html#a9fef79abd50a2888f57c608c9132c57b">06797</a> <span class="preprocessor"></span><span class="preprocessor">        #define TMR1_SR_CC3IF_BIT                            (3)</span>
<a name="l06798"></a><a class="code" href="regs_8h.html#afca88ef440d20f698b6e059efb0b114f">06798</a> <span class="preprocessor"></span><span class="preprocessor">        #define TMR1_SR_CC3IF_BITS                           (1)</span>
<a name="l06799"></a>06799 <span class="preprocessor"></span>        <span class="comment">/* CC2IF field */</span>
<a name="l06800"></a><a class="code" href="regs_8h.html#a42f21eb528c2ce5a6280bde6c5ae82f1">06800</a> <span class="preprocessor">        #define TMR1_SR_CC2IF                                (0x00000004u)</span>
<a name="l06801"></a><a class="code" href="regs_8h.html#a5f021441cb3cc101221233ab37df487b">06801</a> <span class="preprocessor"></span><span class="preprocessor">        #define TMR1_SR_CC2IF_MASK                           (0x00000004u)</span>
<a name="l06802"></a><a class="code" href="regs_8h.html#a8c3d19134d48879a094dcb9816325d29">06802</a> <span class="preprocessor"></span><span class="preprocessor">        #define TMR1_SR_CC2IF_BIT                            (2)</span>
<a name="l06803"></a><a class="code" href="regs_8h.html#a093162303de66201e445c7e25c563237">06803</a> <span class="preprocessor"></span><span class="preprocessor">        #define TMR1_SR_CC2IF_BITS                           (1)</span>
<a name="l06804"></a>06804 <span class="preprocessor"></span>        <span class="comment">/* CC1IF field */</span>
<a name="l06805"></a><a class="code" href="regs_8h.html#ad5efe18f893a1350516890490ec2015b">06805</a> <span class="preprocessor">        #define TMR1_SR_CC1IF                                (0x00000002u)</span>
<a name="l06806"></a><a class="code" href="regs_8h.html#a288eb1ac9ffe02634018bafa7ad751c7">06806</a> <span class="preprocessor"></span><span class="preprocessor">        #define TMR1_SR_CC1IF_MASK                           (0x00000002u)</span>
<a name="l06807"></a><a class="code" href="regs_8h.html#a5ee62dcec3513547471c8883aac81c6e">06807</a> <span class="preprocessor"></span><span class="preprocessor">        #define TMR1_SR_CC1IF_BIT                            (1)</span>
<a name="l06808"></a><a class="code" href="regs_8h.html#a0d96054925438d3721e36e3c54ac0491">06808</a> <span class="preprocessor"></span><span class="preprocessor">        #define TMR1_SR_CC1IF_BITS                           (1)</span>
<a name="l06809"></a>06809 <span class="preprocessor"></span>        <span class="comment">/* UIF field */</span>
<a name="l06810"></a><a class="code" href="regs_8h.html#a364cf84bc3d87338f403d455b3843265">06810</a> <span class="preprocessor">        #define TMR1_SR_UIF                                  (0x00000001u)</span>
<a name="l06811"></a><a class="code" href="regs_8h.html#ac34a89fc410f77ed46f6dba9f3ed7213">06811</a> <span class="preprocessor"></span><span class="preprocessor">        #define TMR1_SR_UIF_MASK                             (0x00000001u)</span>
<a name="l06812"></a><a class="code" href="regs_8h.html#af9a542de43355559498df098e846cc29">06812</a> <span class="preprocessor"></span><span class="preprocessor">        #define TMR1_SR_UIF_BIT                              (0)</span>
<a name="l06813"></a><a class="code" href="regs_8h.html#a189ce572a19bc2866576826066631a87">06813</a> <span class="preprocessor"></span><span class="preprocessor">        #define TMR1_SR_UIF_BITS                             (1)</span>
<a name="l06814"></a>06814 <span class="preprocessor"></span>
<a name="l06815"></a><a class="code" href="regs_8h.html#a677c4f343289d3362dde3f4b1854f883">06815</a> <span class="preprocessor">#define TIM1_EGR                                             *((volatile int32u *)0x4000E014u)</span>
<a name="l06816"></a><a class="code" href="regs_8h.html#a73a079b324f7ba42434499e55cd69409">06816</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM1_EGR_REG                                         *((volatile int32u *)0x4000E014u)</span>
<a name="l06817"></a><a class="code" href="regs_8h.html#adf559491d39a1470bad52660673c558b">06817</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM1_EGR_ADDR                                        (0x4000E014u)</span>
<a name="l06818"></a><a class="code" href="regs_8h.html#afd9d3b6e4fc08f778a4a04dead470d02">06818</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM1_EGR_RESET                                       (0x00000000u)</span>
<a name="l06819"></a>06819 <span class="preprocessor"></span>        <span class="comment">/* TIM_TG field */</span>
<a name="l06820"></a>06820 <span class="preprocessor">        #define TIM_TG                                       (0x00000040u)</span>
<a name="l06821"></a>06821 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_TG_MASK                                  (0x00000040u)</span>
<a name="l06822"></a>06822 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_TG_BIT                                   (6)</span>
<a name="l06823"></a>06823 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_TG_BITS                                  (1)</span>
<a name="l06824"></a>06824 <span class="preprocessor"></span>        <span class="comment">/* TIM_CC4G field */</span>
<a name="l06825"></a>06825 <span class="preprocessor">        #define TIM_CC4G                                     (0x00000010u)</span>
<a name="l06826"></a>06826 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CC4G_MASK                                (0x00000010u)</span>
<a name="l06827"></a>06827 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CC4G_BIT                                 (4)</span>
<a name="l06828"></a>06828 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CC4G_BITS                                (1)</span>
<a name="l06829"></a>06829 <span class="preprocessor"></span>        <span class="comment">/* TIM_CC3G field */</span>
<a name="l06830"></a>06830 <span class="preprocessor">        #define TIM_CC3G                                     (0x00000008u)</span>
<a name="l06831"></a>06831 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CC3G_MASK                                (0x00000008u)</span>
<a name="l06832"></a>06832 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CC3G_BIT                                 (3)</span>
<a name="l06833"></a>06833 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CC3G_BITS                                (1)</span>
<a name="l06834"></a>06834 <span class="preprocessor"></span>        <span class="comment">/* TIM_CC2G field */</span>
<a name="l06835"></a>06835 <span class="preprocessor">        #define TIM_CC2G                                     (0x00000004u)</span>
<a name="l06836"></a>06836 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CC2G_MASK                                (0x00000004u)</span>
<a name="l06837"></a>06837 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CC2G_BIT                                 (2)</span>
<a name="l06838"></a>06838 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CC2G_BITS                                (1)</span>
<a name="l06839"></a>06839 <span class="preprocessor"></span>        <span class="comment">/* TIM_CC1G field */</span>
<a name="l06840"></a>06840 <span class="preprocessor">        #define TIM_CC1G                                     (0x00000002u)</span>
<a name="l06841"></a>06841 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CC1G_MASK                                (0x00000002u)</span>
<a name="l06842"></a>06842 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CC1G_BIT                                 (1)</span>
<a name="l06843"></a>06843 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CC1G_BITS                                (1)</span>
<a name="l06844"></a>06844 <span class="preprocessor"></span>        <span class="comment">/* TIM_UG field */</span>
<a name="l06845"></a>06845 <span class="preprocessor">        #define TIM_UG                                       (0x00000001u)</span>
<a name="l06846"></a>06846 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_UG_MASK                                  (0x00000001u)</span>
<a name="l06847"></a>06847 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_UG_BIT                                   (0)</span>
<a name="l06848"></a>06848 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_UG_BITS                                  (1)</span>
<a name="l06849"></a>06849 <span class="preprocessor"></span>
<a name="l06850"></a><a class="code" href="regs_8h.html#ac1a4bdd697ae5330529de9c15ed12681">06850</a> <span class="preprocessor">#define TIM1_CCMR1                                           *((volatile int32u *)0x4000E018u)</span>
<a name="l06851"></a><a class="code" href="regs_8h.html#adf3e3396770d3712cd87845e422ddd33">06851</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM1_CCMR1_REG                                       *((volatile int32u *)0x4000E018u)</span>
<a name="l06852"></a><a class="code" href="regs_8h.html#ace63fb43c620f369c6fc0952a51bd83e">06852</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM1_CCMR1_ADDR                                      (0x4000E018u)</span>
<a name="l06853"></a><a class="code" href="regs_8h.html#ae0d5719b31b435ca1732f5cc82ff4e87">06853</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM1_CCMR1_RESET                                     (0x00000000u)</span>
<a name="l06854"></a>06854 <span class="preprocessor"></span>        <span class="comment">/* TIM_IC2F field */</span>
<a name="l06855"></a>06855 <span class="preprocessor">        #define TIM_IC2F                                     (0x0000F000u)</span>
<a name="l06856"></a>06856 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_IC2F_MASK                                (0x0000F000u)</span>
<a name="l06857"></a>06857 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_IC2F_BIT                                 (12)</span>
<a name="l06858"></a>06858 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_IC2F_BITS                                (4)</span>
<a name="l06859"></a>06859 <span class="preprocessor"></span>        <span class="comment">/* TIM_IC2PSC field */</span>
<a name="l06860"></a>06860 <span class="preprocessor">        #define TIM_IC2PSC                                   (0x00000C00u)</span>
<a name="l06861"></a>06861 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_IC2PSC_MASK                              (0x00000C00u)</span>
<a name="l06862"></a>06862 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_IC2PSC_BIT                               (10)</span>
<a name="l06863"></a>06863 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_IC2PSC_BITS                              (2)</span>
<a name="l06864"></a>06864 <span class="preprocessor"></span>        <span class="comment">/* TIM_IC1F field */</span>
<a name="l06865"></a>06865 <span class="preprocessor">        #define TIM_IC1F                                     (0x000000F0u)</span>
<a name="l06866"></a>06866 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_IC1F_MASK                                (0x000000F0u)</span>
<a name="l06867"></a>06867 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_IC1F_BIT                                 (4)</span>
<a name="l06868"></a>06868 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_IC1F_BITS                                (4)</span>
<a name="l06869"></a>06869 <span class="preprocessor"></span>        <span class="comment">/* TIM_IC1PSC field */</span>
<a name="l06870"></a>06870 <span class="preprocessor">        #define TIM_IC1PSC                                   (0x0000000Cu)</span>
<a name="l06871"></a>06871 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_IC1PSC_MASK                              (0x0000000Cu)</span>
<a name="l06872"></a>06872 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_IC1PSC_BIT                               (2)</span>
<a name="l06873"></a>06873 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_IC1PSC_BITS                              (2)</span>
<a name="l06874"></a>06874 <span class="preprocessor"></span>        <span class="comment">/* TIM_OC2CE field */</span>
<a name="l06875"></a>06875 <span class="preprocessor">        #define TIM_OC2CE                                    (0x00008000u)</span>
<a name="l06876"></a>06876 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_OC2CE_MASK                               (0x00008000u)</span>
<a name="l06877"></a>06877 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_OC2CE_BIT                                (15)</span>
<a name="l06878"></a>06878 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_OC2CE_BITS                               (1)</span>
<a name="l06879"></a>06879 <span class="preprocessor"></span>        <span class="comment">/* TIM_OC2M field */</span>
<a name="l06880"></a>06880 <span class="preprocessor">        #define TIM_OC2M                                     (0x00007000u)</span>
<a name="l06881"></a>06881 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_OC2M_MASK                                (0x00007000u)</span>
<a name="l06882"></a>06882 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_OC2M_BIT                                 (12)</span>
<a name="l06883"></a>06883 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_OC2M_BITS                                (3)</span>
<a name="l06884"></a>06884 <span class="preprocessor"></span>        <span class="comment">/* TIM_OC2BE field */</span>
<a name="l06885"></a>06885 <span class="preprocessor">        #define TIM_OC2BE                                    (0x00000800u)</span>
<a name="l06886"></a>06886 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_OC2BE_MASK                               (0x00000800u)</span>
<a name="l06887"></a>06887 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_OC2BE_BIT                                (11)</span>
<a name="l06888"></a>06888 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_OC2BE_BITS                               (1)</span>
<a name="l06889"></a>06889 <span class="preprocessor"></span>        <span class="comment">/* TIM_OC2FE field */</span>
<a name="l06890"></a>06890 <span class="preprocessor">        #define TIM_OC2FE                                    (0x00000400u)</span>
<a name="l06891"></a>06891 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_OC2FE_MASK                               (0x00000400u)</span>
<a name="l06892"></a>06892 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_OC2FE_BIT                                (10)</span>
<a name="l06893"></a>06893 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_OC2FE_BITS                               (1)</span>
<a name="l06894"></a>06894 <span class="preprocessor"></span>        <span class="comment">/* TIM_CC2S field */</span>
<a name="l06895"></a>06895 <span class="preprocessor">        #define TIM_CC2S                                     (0x00000300u)</span>
<a name="l06896"></a>06896 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CC2S_MASK                                (0x00000300u)</span>
<a name="l06897"></a>06897 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CC2S_BIT                                 (8)</span>
<a name="l06898"></a>06898 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CC2S_BITS                                (2)</span>
<a name="l06899"></a>06899 <span class="preprocessor"></span>        <span class="comment">/* TIM_OC1CE field */</span>
<a name="l06900"></a>06900 <span class="preprocessor">        #define TIM_OC1CE                                    (0x00000080u)</span>
<a name="l06901"></a>06901 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_OC1CE_MASK                               (0x00000080u)</span>
<a name="l06902"></a>06902 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_OC1CE_BIT                                (7)</span>
<a name="l06903"></a>06903 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_OC1CE_BITS                               (1)</span>
<a name="l06904"></a>06904 <span class="preprocessor"></span>        <span class="comment">/* TIM_OC1M field */</span>
<a name="l06905"></a>06905 <span class="preprocessor">        #define TIM_OC1M                                     (0x00000070u)</span>
<a name="l06906"></a>06906 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_OC1M_MASK                                (0x00000070u)</span>
<a name="l06907"></a>06907 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_OC1M_BIT                                 (4)</span>
<a name="l06908"></a>06908 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_OC1M_BITS                                (3)</span>
<a name="l06909"></a>06909 <span class="preprocessor"></span>        <span class="comment">/* TIM_OC1PE field */</span>
<a name="l06910"></a>06910 <span class="preprocessor">        #define TIM_OC1PE                                    (0x00000008u)</span>
<a name="l06911"></a>06911 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_OC1PE_MASK                               (0x00000008u)</span>
<a name="l06912"></a>06912 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_OC1PE_BIT                                (3)</span>
<a name="l06913"></a>06913 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_OC1PE_BITS                               (1)</span>
<a name="l06914"></a>06914 <span class="preprocessor"></span>        <span class="comment">/* TIM_OC1FE field */</span>
<a name="l06915"></a>06915 <span class="preprocessor">        #define TIM_OC1FE                                    (0x00000004u)</span>
<a name="l06916"></a>06916 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_OC1FE_MASK                               (0x00000004u)</span>
<a name="l06917"></a>06917 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_OC1FE_BIT                                (2)</span>
<a name="l06918"></a>06918 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_OC1FE_BITS                               (1)</span>
<a name="l06919"></a>06919 <span class="preprocessor"></span>        <span class="comment">/* TIM_CC1S field */</span>
<a name="l06920"></a>06920 <span class="preprocessor">        #define TIM_CC1S                                     (0x00000003u)</span>
<a name="l06921"></a>06921 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CC1S_MASK                                (0x00000003u)</span>
<a name="l06922"></a>06922 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CC1S_BIT                                 (0)</span>
<a name="l06923"></a>06923 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CC1S_BITS                                (2)</span>
<a name="l06924"></a>06924 <span class="preprocessor"></span>
<a name="l06925"></a><a class="code" href="regs_8h.html#a0f57185d2b2e5f69e14397a7e001e1a5">06925</a> <span class="preprocessor">#define TIM1_CCMR2                                           *((volatile int32u *)0x4000E01Cu)</span>
<a name="l06926"></a><a class="code" href="regs_8h.html#afadbc38d78c187a006bc95d76c599909">06926</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM1_CCMR2_REG                                       *((volatile int32u *)0x4000E01Cu)</span>
<a name="l06927"></a><a class="code" href="regs_8h.html#a075e11d20510842b983cde5f08cbc57c">06927</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM1_CCMR2_ADDR                                      (0x4000E01Cu)</span>
<a name="l06928"></a><a class="code" href="regs_8h.html#af82abc4228d42443797415a32ef99c8e">06928</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM1_CCMR2_RESET                                     (0x00000000u)</span>
<a name="l06929"></a>06929 <span class="preprocessor"></span>        <span class="comment">/* TIM_IC4F field */</span>
<a name="l06930"></a>06930 <span class="preprocessor">        #define TIM_IC4F                                     (0x0000F000u)</span>
<a name="l06931"></a>06931 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_IC4F_MASK                                (0x0000F000u)</span>
<a name="l06932"></a>06932 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_IC4F_BIT                                 (12)</span>
<a name="l06933"></a>06933 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_IC4F_BITS                                (4)</span>
<a name="l06934"></a>06934 <span class="preprocessor"></span>        <span class="comment">/* TIM_IC4PSC field */</span>
<a name="l06935"></a>06935 <span class="preprocessor">        #define TIM_IC4PSC                                   (0x00000C00u)</span>
<a name="l06936"></a>06936 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_IC4PSC_MASK                              (0x00000C00u)</span>
<a name="l06937"></a>06937 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_IC4PSC_BIT                               (10)</span>
<a name="l06938"></a>06938 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_IC4PSC_BITS                              (2)</span>
<a name="l06939"></a>06939 <span class="preprocessor"></span>        <span class="comment">/* TIM_IC3F field */</span>
<a name="l06940"></a>06940 <span class="preprocessor">        #define TIM_IC3F                                     (0x000000F0u)</span>
<a name="l06941"></a>06941 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_IC3F_MASK                                (0x000000F0u)</span>
<a name="l06942"></a>06942 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_IC3F_BIT                                 (4)</span>
<a name="l06943"></a>06943 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_IC3F_BITS                                (4)</span>
<a name="l06944"></a>06944 <span class="preprocessor"></span>        <span class="comment">/* TIM_IC3PSC field */</span>
<a name="l06945"></a>06945 <span class="preprocessor">        #define TIM_IC3PSC                                   (0x0000000Cu)</span>
<a name="l06946"></a>06946 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_IC3PSC_MASK                              (0x0000000Cu)</span>
<a name="l06947"></a>06947 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_IC3PSC_BIT                               (2)</span>
<a name="l06948"></a>06948 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_IC3PSC_BITS                              (2)</span>
<a name="l06949"></a>06949 <span class="preprocessor"></span>        <span class="comment">/* TIM_OC4CE field */</span>
<a name="l06950"></a>06950 <span class="preprocessor">        #define TIM_OC4CE                                    (0x00008000u)</span>
<a name="l06951"></a>06951 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_OC4CE_MASK                               (0x00008000u)</span>
<a name="l06952"></a>06952 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_OC4CE_BIT                                (15)</span>
<a name="l06953"></a>06953 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_OC4CE_BITS                               (1)</span>
<a name="l06954"></a>06954 <span class="preprocessor"></span>        <span class="comment">/* TIM_OC4M field */</span>
<a name="l06955"></a>06955 <span class="preprocessor">        #define TIM_OC4M                                     (0x00007000u)</span>
<a name="l06956"></a>06956 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_OC4M_MASK                                (0x00007000u)</span>
<a name="l06957"></a>06957 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_OC4M_BIT                                 (12)</span>
<a name="l06958"></a>06958 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_OC4M_BITS                                (3)</span>
<a name="l06959"></a>06959 <span class="preprocessor"></span>        <span class="comment">/* TIM_OC4BE field */</span>
<a name="l06960"></a>06960 <span class="preprocessor">        #define TIM_OC4BE                                    (0x00000800u)</span>
<a name="l06961"></a>06961 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_OC4BE_MASK                               (0x00000800u)</span>
<a name="l06962"></a>06962 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_OC4BE_BIT                                (11)</span>
<a name="l06963"></a>06963 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_OC4BE_BITS                               (1)</span>
<a name="l06964"></a>06964 <span class="preprocessor"></span>        <span class="comment">/* TIM_OC4FE field */</span>
<a name="l06965"></a>06965 <span class="preprocessor">        #define TIM_OC4FE                                    (0x00000400u)</span>
<a name="l06966"></a>06966 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_OC4FE_MASK                               (0x00000400u)</span>
<a name="l06967"></a>06967 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_OC4FE_BIT                                (10)</span>
<a name="l06968"></a>06968 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_OC4FE_BITS                               (1)</span>
<a name="l06969"></a>06969 <span class="preprocessor"></span>        <span class="comment">/* TIM_CC4S field */</span>
<a name="l06970"></a>06970 <span class="preprocessor">        #define TIM_CC4S                                     (0x00000300u)</span>
<a name="l06971"></a>06971 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CC4S_MASK                                (0x00000300u)</span>
<a name="l06972"></a>06972 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CC4S_BIT                                 (8)</span>
<a name="l06973"></a>06973 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CC4S_BITS                                (2)</span>
<a name="l06974"></a>06974 <span class="preprocessor"></span>        <span class="comment">/* TIM_OC3CE field */</span>
<a name="l06975"></a>06975 <span class="preprocessor">        #define TIM_OC3CE                                    (0x00000080u)</span>
<a name="l06976"></a>06976 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_OC3CE_MASK                               (0x00000080u)</span>
<a name="l06977"></a>06977 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_OC3CE_BIT                                (7)</span>
<a name="l06978"></a>06978 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_OC3CE_BITS                               (1)</span>
<a name="l06979"></a>06979 <span class="preprocessor"></span>        <span class="comment">/* TIM_OC3M field */</span>
<a name="l06980"></a>06980 <span class="preprocessor">        #define TIM_OC3M                                     (0x00000070u)</span>
<a name="l06981"></a>06981 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_OC3M_MASK                                (0x00000070u)</span>
<a name="l06982"></a>06982 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_OC3M_BIT                                 (4)</span>
<a name="l06983"></a>06983 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_OC3M_BITS                                (3)</span>
<a name="l06984"></a>06984 <span class="preprocessor"></span>        <span class="comment">/* TIM_OC3BE field */</span>
<a name="l06985"></a>06985 <span class="preprocessor">        #define TIM_OC3BE                                    (0x00000008u)</span>
<a name="l06986"></a>06986 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_OC3BE_MASK                               (0x00000008u)</span>
<a name="l06987"></a>06987 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_OC3BE_BIT                                (3)</span>
<a name="l06988"></a>06988 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_OC3BE_BITS                               (1)</span>
<a name="l06989"></a>06989 <span class="preprocessor"></span>        <span class="comment">/* TIM_OC3FE field */</span>
<a name="l06990"></a>06990 <span class="preprocessor">        #define TIM_OC3FE                                    (0x00000004u)</span>
<a name="l06991"></a>06991 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_OC3FE_MASK                               (0x00000004u)</span>
<a name="l06992"></a>06992 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_OC3FE_BIT                                (2)</span>
<a name="l06993"></a>06993 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_OC3FE_BITS                               (1)</span>
<a name="l06994"></a>06994 <span class="preprocessor"></span>        <span class="comment">/* TIM_CC3S field */</span>
<a name="l06995"></a>06995 <span class="preprocessor">        #define TIM_CC3S                                     (0x00000003u)</span>
<a name="l06996"></a>06996 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CC3S_MASK                                (0x00000003u)</span>
<a name="l06997"></a>06997 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CC3S_BIT                                 (0)</span>
<a name="l06998"></a>06998 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CC3S_BITS                                (2)</span>
<a name="l06999"></a>06999 <span class="preprocessor"></span>
<a name="l07000"></a><a class="code" href="regs_8h.html#adf5f0bb72cb35755c6c3cdd0221ef169">07000</a> <span class="preprocessor">#define TIM1_CCER                                            *((volatile int32u *)0x4000E020u)</span>
<a name="l07001"></a><a class="code" href="regs_8h.html#afa1a618f56937cf7fd2e93d564697ca2">07001</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM1_CCER_REG                                        *((volatile int32u *)0x4000E020u)</span>
<a name="l07002"></a><a class="code" href="regs_8h.html#a0f03ad438b516c8048f62ebc72fb1a14">07002</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM1_CCER_ADDR                                       (0x4000E020u)</span>
<a name="l07003"></a><a class="code" href="regs_8h.html#a94d5619956006ff204d969b95fedb765">07003</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM1_CCER_RESET                                      (0x00000000u)</span>
<a name="l07004"></a>07004 <span class="preprocessor"></span>        <span class="comment">/* TIM_CC4P field */</span>
<a name="l07005"></a>07005 <span class="preprocessor">        #define TIM_CC4P                                     (0x00002000u)</span>
<a name="l07006"></a>07006 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CC4P_MASK                                (0x00002000u)</span>
<a name="l07007"></a>07007 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CC4P_BIT                                 (13)</span>
<a name="l07008"></a>07008 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CC4P_BITS                                (1)</span>
<a name="l07009"></a>07009 <span class="preprocessor"></span>        <span class="comment">/* TIM_CC4E field */</span>
<a name="l07010"></a>07010 <span class="preprocessor">        #define TIM_CC4E                                     (0x00001000u)</span>
<a name="l07011"></a>07011 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CC4E_MASK                                (0x00001000u)</span>
<a name="l07012"></a>07012 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CC4E_BIT                                 (12)</span>
<a name="l07013"></a>07013 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CC4E_BITS                                (1)</span>
<a name="l07014"></a>07014 <span class="preprocessor"></span>        <span class="comment">/* TIM_CC3P field */</span>
<a name="l07015"></a>07015 <span class="preprocessor">        #define TIM_CC3P                                     (0x00000200u)</span>
<a name="l07016"></a>07016 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CC3P_MASK                                (0x00000200u)</span>
<a name="l07017"></a>07017 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CC3P_BIT                                 (9)</span>
<a name="l07018"></a>07018 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CC3P_BITS                                (1)</span>
<a name="l07019"></a>07019 <span class="preprocessor"></span>        <span class="comment">/* TIM_CC3E field */</span>
<a name="l07020"></a>07020 <span class="preprocessor">        #define TIM_CC3E                                     (0x00000100u)</span>
<a name="l07021"></a>07021 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CC3E_MASK                                (0x00000100u)</span>
<a name="l07022"></a>07022 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CC3E_BIT                                 (8)</span>
<a name="l07023"></a>07023 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CC3E_BITS                                (1)</span>
<a name="l07024"></a>07024 <span class="preprocessor"></span>        <span class="comment">/* TIM_CC2P field */</span>
<a name="l07025"></a>07025 <span class="preprocessor">        #define TIM_CC2P                                     (0x00000020u)</span>
<a name="l07026"></a>07026 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CC2P_MASK                                (0x00000020u)</span>
<a name="l07027"></a>07027 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CC2P_BIT                                 (5)</span>
<a name="l07028"></a>07028 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CC2P_BITS                                (1)</span>
<a name="l07029"></a>07029 <span class="preprocessor"></span>        <span class="comment">/* TIM_CC2E field */</span>
<a name="l07030"></a>07030 <span class="preprocessor">        #define TIM_CC2E                                     (0x00000010u)</span>
<a name="l07031"></a>07031 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CC2E_MASK                                (0x00000010u)</span>
<a name="l07032"></a>07032 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CC2E_BIT                                 (4)</span>
<a name="l07033"></a>07033 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CC2E_BITS                                (1)</span>
<a name="l07034"></a>07034 <span class="preprocessor"></span>        <span class="comment">/* TIM_CC1P field */</span>
<a name="l07035"></a>07035 <span class="preprocessor">        #define TIM_CC1P                                     (0x00000002u)</span>
<a name="l07036"></a>07036 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CC1P_MASK                                (0x00000002u)</span>
<a name="l07037"></a>07037 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CC1P_BIT                                 (1)</span>
<a name="l07038"></a>07038 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CC1P_BITS                                (1)</span>
<a name="l07039"></a>07039 <span class="preprocessor"></span>        <span class="comment">/* TIM_CC1E field */</span>
<a name="l07040"></a>07040 <span class="preprocessor">        #define TIM_CC1E                                     (0x00000001u)</span>
<a name="l07041"></a>07041 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CC1E_MASK                                (0x00000001u)</span>
<a name="l07042"></a>07042 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CC1E_BIT                                 (0)</span>
<a name="l07043"></a>07043 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CC1E_BITS                                (1)</span>
<a name="l07044"></a>07044 <span class="preprocessor"></span>
<a name="l07045"></a><a class="code" href="regs_8h.html#ab233471879bc30e909511b0a1d124924">07045</a> <span class="preprocessor">#define TIM1_CNT                                             *((volatile int32u *)0x4000E024u)</span>
<a name="l07046"></a><a class="code" href="regs_8h.html#adf252fe32c453fa268346d1fa5ea17dc">07046</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM1_CNT_REG                                         *((volatile int32u *)0x4000E024u)</span>
<a name="l07047"></a><a class="code" href="regs_8h.html#a40835c6ed1db5ce91110feae042eb57d">07047</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM1_CNT_ADDR                                        (0x4000E024u)</span>
<a name="l07048"></a><a class="code" href="regs_8h.html#ad8e722c291255369081353497dcdd6f3">07048</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM1_CNT_RESET                                       (0x00000000u)</span>
<a name="l07049"></a>07049 <span class="preprocessor"></span>        <span class="comment">/* TIM_CNT field */</span>
<a name="l07050"></a>07050 <span class="preprocessor">        #define TIM_CNT                                      (0x0000FFFFu)</span>
<a name="l07051"></a>07051 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CNT_MASK                                 (0x0000FFFFu)</span>
<a name="l07052"></a>07052 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CNT_BIT                                  (0)</span>
<a name="l07053"></a>07053 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CNT_BITS                                 (16)</span>
<a name="l07054"></a>07054 <span class="preprocessor"></span>
<a name="l07055"></a><a class="code" href="regs_8h.html#ab7004d6c468b3f5c61d3198ac54c83eb">07055</a> <span class="preprocessor">#define TIM1_PSC                                             *((volatile int32u *)0x4000E028u)</span>
<a name="l07056"></a><a class="code" href="regs_8h.html#ab4a3ef647c6ae6e76299464655c24f9d">07056</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM1_PSC_REG                                         *((volatile int32u *)0x4000E028u)</span>
<a name="l07057"></a><a class="code" href="regs_8h.html#a488ef08973045088184fd7c9f03ff7ab">07057</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM1_PSC_ADDR                                        (0x4000E028u)</span>
<a name="l07058"></a><a class="code" href="regs_8h.html#a7eb504c8588e52d5ae06749a8fc645d3">07058</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM1_PSC_RESET                                       (0x00000000u)</span>
<a name="l07059"></a>07059 <span class="preprocessor"></span>        <span class="comment">/* TIM_PSC field */</span>
<a name="l07060"></a>07060 <span class="preprocessor">        #define TIM_PSC                                      (0x0000000Fu)</span>
<a name="l07061"></a>07061 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_PSC_MASK                                 (0x0000000Fu)</span>
<a name="l07062"></a>07062 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_PSC_BIT                                  (0)</span>
<a name="l07063"></a>07063 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_PSC_BITS                                 (4)</span>
<a name="l07064"></a>07064 <span class="preprocessor"></span>
<a name="l07065"></a><a class="code" href="regs_8h.html#ab2571aab4a6b067e3495ea706b516394">07065</a> <span class="preprocessor">#define TIM1_ARR                                             *((volatile int32u *)0x4000E02Cu)</span>
<a name="l07066"></a><a class="code" href="regs_8h.html#a692824556cf37a3e07e7ba8239c872d0">07066</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM1_ARR_REG                                         *((volatile int32u *)0x4000E02Cu)</span>
<a name="l07067"></a><a class="code" href="regs_8h.html#a1535cd567e485081048b5a23f1517570">07067</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM1_ARR_ADDR                                        (0x4000E02Cu)</span>
<a name="l07068"></a><a class="code" href="regs_8h.html#ab1a1a1239e5f5af612c6bc2b4c979ddc">07068</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM1_ARR_RESET                                       (0x0000FFFFu)</span>
<a name="l07069"></a>07069 <span class="preprocessor"></span>        <span class="comment">/* TIM_ARR field */</span>
<a name="l07070"></a>07070 <span class="preprocessor">        #define TIM_ARR                                      (0x0000FFFFu)</span>
<a name="l07071"></a>07071 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_ARR_MASK                                 (0x0000FFFFu)</span>
<a name="l07072"></a>07072 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_ARR_BIT                                  (0)</span>
<a name="l07073"></a>07073 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_ARR_BITS                                 (16)</span>
<a name="l07074"></a>07074 <span class="preprocessor"></span>
<a name="l07075"></a><a class="code" href="regs_8h.html#aded93b511a33afd7dc0a972b0179e561">07075</a> <span class="preprocessor">#define TIM1_CCR1                                            *((volatile int32u *)0x4000E034u)</span>
<a name="l07076"></a><a class="code" href="regs_8h.html#a56a56906671d41c3a99a86243ba62a5d">07076</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM1_CCR1_REG                                        *((volatile int32u *)0x4000E034u)</span>
<a name="l07077"></a><a class="code" href="regs_8h.html#a2528be561e2cb26202978188f5de9c55">07077</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM1_CCR1_ADDR                                       (0x4000E034u)</span>
<a name="l07078"></a><a class="code" href="regs_8h.html#ad6a3e15d21bb1d4cf6350c532ca05145">07078</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM1_CCR1_RESET                                      (0x00000000u)</span>
<a name="l07079"></a>07079 <span class="preprocessor"></span>        <span class="comment">/* TIM_CCR field */</span>
<a name="l07080"></a>07080 <span class="preprocessor">        #define TIM_CCR                                      (0x0000FFFFu)</span>
<a name="l07081"></a>07081 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CCR_MASK                                 (0x0000FFFFu)</span>
<a name="l07082"></a>07082 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CCR_BIT                                  (0)</span>
<a name="l07083"></a>07083 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CCR_BITS                                 (16)</span>
<a name="l07084"></a>07084 <span class="preprocessor"></span>
<a name="l07085"></a><a class="code" href="regs_8h.html#a8f269c23498905687314df19cd7d6932">07085</a> <span class="preprocessor">#define TIM1_CCR2                                            *((volatile int32u *)0x4000E038u)</span>
<a name="l07086"></a><a class="code" href="regs_8h.html#a7b7ce69b8bcd431e33f000cea5a50973">07086</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM1_CCR2_REG                                        *((volatile int32u *)0x4000E038u)</span>
<a name="l07087"></a><a class="code" href="regs_8h.html#af37a102e32371699c9b837e5152842f8">07087</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM1_CCR2_ADDR                                       (0x4000E038u)</span>
<a name="l07088"></a><a class="code" href="regs_8h.html#a0eca157ef2a5a6688e02b793c863ecdb">07088</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM1_CCR2_RESET                                      (0x00000000u)</span>
<a name="l07089"></a>07089 <span class="preprocessor"></span>        <span class="comment">/* TIM_CCR field */</span>
<a name="l07090"></a>07090 <span class="preprocessor">        #define TIM_CCR                                      (0x0000FFFFu)</span>
<a name="l07091"></a>07091 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CCR_MASK                                 (0x0000FFFFu)</span>
<a name="l07092"></a>07092 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CCR_BIT                                  (0)</span>
<a name="l07093"></a>07093 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CCR_BITS                                 (16)</span>
<a name="l07094"></a>07094 <span class="preprocessor"></span>
<a name="l07095"></a><a class="code" href="regs_8h.html#a0ecb39022b2c3e7a4dfb1d1e2d317dcb">07095</a> <span class="preprocessor">#define TIM1_CCR3                                            *((volatile int32u *)0x4000E03Cu)</span>
<a name="l07096"></a><a class="code" href="regs_8h.html#a65eabb50100ba4e53274b86ea96eec9a">07096</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM1_CCR3_REG                                        *((volatile int32u *)0x4000E03Cu)</span>
<a name="l07097"></a><a class="code" href="regs_8h.html#adc744f76b879c799edebe7a1c354317a">07097</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM1_CCR3_ADDR                                       (0x4000E03Cu)</span>
<a name="l07098"></a><a class="code" href="regs_8h.html#a940977879f4d2130907884c9e1c7fd1f">07098</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM1_CCR3_RESET                                      (0x00000000u)</span>
<a name="l07099"></a>07099 <span class="preprocessor"></span>        <span class="comment">/* TIM_CCR field */</span>
<a name="l07100"></a>07100 <span class="preprocessor">        #define TIM_CCR                                      (0x0000FFFFu)</span>
<a name="l07101"></a>07101 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CCR_MASK                                 (0x0000FFFFu)</span>
<a name="l07102"></a>07102 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CCR_BIT                                  (0)</span>
<a name="l07103"></a>07103 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CCR_BITS                                 (16)</span>
<a name="l07104"></a>07104 <span class="preprocessor"></span>
<a name="l07105"></a><a class="code" href="regs_8h.html#ada096b019c30844e22093143ae7bb9b1">07105</a> <span class="preprocessor">#define TIM1_CCR4                                            *((volatile int32u *)0x4000E040u)</span>
<a name="l07106"></a><a class="code" href="regs_8h.html#a8a1b2d5d7cae62fdf6bd00c46be9f16d">07106</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM1_CCR4_REG                                        *((volatile int32u *)0x4000E040u)</span>
<a name="l07107"></a><a class="code" href="regs_8h.html#a53175fd18afe7a500fe2d713cbf543bc">07107</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM1_CCR4_ADDR                                       (0x4000E040u)</span>
<a name="l07108"></a><a class="code" href="regs_8h.html#a03303b431a1bef3f71d8ffdad7d84ad3">07108</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM1_CCR4_RESET                                      (0x00000000u)</span>
<a name="l07109"></a>07109 <span class="preprocessor"></span>        <span class="comment">/* TIM_CCR field */</span>
<a name="l07110"></a>07110 <span class="preprocessor">        #define TIM_CCR                                      (0x0000FFFFu)</span>
<a name="l07111"></a>07111 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CCR_MASK                                 (0x0000FFFFu)</span>
<a name="l07112"></a>07112 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CCR_BIT                                  (0)</span>
<a name="l07113"></a>07113 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CCR_BITS                                 (16)</span>
<a name="l07114"></a>07114 <span class="preprocessor"></span>
<a name="l07115"></a><a class="code" href="regs_8h.html#a153a56cd7b76b1dd32466a8e22b894a9">07115</a> <span class="preprocessor">#define TIM1_OR                                              *((volatile int32u *)0x4000E050u)</span>
<a name="l07116"></a><a class="code" href="regs_8h.html#accb17174dd8a6b88d87c24e6e12120ad">07116</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM1_OR_REG                                          *((volatile int32u *)0x4000E050u)</span>
<a name="l07117"></a><a class="code" href="regs_8h.html#a6873392e060cca512563ab9d920b6520">07117</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM1_OR_ADDR                                         (0x4000E050u)</span>
<a name="l07118"></a><a class="code" href="regs_8h.html#a1fb2f4fd1907a14560f63073e4660d81">07118</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM1_OR_RESET                                        (0x00000000u)</span>
<a name="l07119"></a>07119 <span class="preprocessor"></span>        <span class="comment">/* TIM_ORRSVD field */</span>
<a name="l07120"></a>07120 <span class="preprocessor">        #define TIM_ORRSVD                                   (0x00000008u)</span>
<a name="l07121"></a>07121 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_ORRSVD_MASK                              (0x00000008u)</span>
<a name="l07122"></a>07122 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_ORRSVD_BIT                               (3)</span>
<a name="l07123"></a>07123 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_ORRSVD_BITS                              (1)</span>
<a name="l07124"></a>07124 <span class="preprocessor"></span>        <span class="comment">/* TIM_CLKMSKEN field */</span>
<a name="l07125"></a>07125 <span class="preprocessor">        #define TIM_CLKMSKEN                                 (0x00000004u)</span>
<a name="l07126"></a>07126 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CLKMSKEN_MASK                            (0x00000004u)</span>
<a name="l07127"></a>07127 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CLKMSKEN_BIT                             (2)</span>
<a name="l07128"></a>07128 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CLKMSKEN_BITS                            (1)</span>
<a name="l07129"></a>07129 <span class="preprocessor"></span>        <span class="comment">/* TIM1_EXTRIGSEL field */</span>
<a name="l07130"></a>07130 <span class="preprocessor">        #define TIM1_EXTRIGSEL                               (0x00000003u)</span>
<a name="l07131"></a>07131 <span class="preprocessor"></span><span class="preprocessor">        #define TIM1_EXTRIGSEL_MASK                          (0x00000003u)</span>
<a name="l07132"></a>07132 <span class="preprocessor"></span><span class="preprocessor">        #define TIM1_EXTRIGSEL_BIT                           (0)</span>
<a name="l07133"></a>07133 <span class="preprocessor"></span><span class="preprocessor">        #define TIM1_EXTRIGSEL_BITS                          (2)</span>
<a name="l07134"></a>07134 <span class="preprocessor"></span>
<a name="l07135"></a>07135 <span class="comment">/* TIM2 block */</span>
<a name="l07136"></a><a class="code" href="regs_8h.html#a1e71c1e8029540cdcc16c7dd1ec90563">07136</a> <span class="preprocessor">#define BLOCK_TIM2_BASE                                      (0x4000F000u)</span>
<a name="l07137"></a><a class="code" href="regs_8h.html#ab97025b67ec8b5fe2656f942f3c0cde3">07137</a> <span class="preprocessor"></span><span class="preprocessor">#define BLOCK_TIM2_END                                       (0x4000F050u)</span>
<a name="l07138"></a><a class="code" href="regs_8h.html#afedc2e2893602cdfff9a4e75271a4556">07138</a> <span class="preprocessor"></span><span class="preprocessor">#define BLOCK_TIM2_SIZE                                      (BLOCK_TIM2_END - BLOCK_TIM2_BASE + 1)</span>
<a name="l07139"></a>07139 <span class="preprocessor"></span>
<a name="l07140"></a><a class="code" href="regs_8h.html#ab24fffc378e2c8b41357f644a85db741">07140</a> <span class="preprocessor">#define TIM2_CR1                                             *((volatile int32u *)0x4000F000u)</span>
<a name="l07141"></a><a class="code" href="regs_8h.html#a170ab7a2d1c5a270f10d0c97ce4453b6">07141</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM2_CR1_REG                                         *((volatile int32u *)0x4000F000u)</span>
<a name="l07142"></a><a class="code" href="regs_8h.html#a7c6b30467f1fa39ac4c0f8cbd0156db4">07142</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM2_CR1_ADDR                                        (0x4000F000u)</span>
<a name="l07143"></a><a class="code" href="regs_8h.html#aa26d9df795306644ab8255607b85bffc">07143</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM2_CR1_RESET                                       (0x00000000u)</span>
<a name="l07144"></a>07144 <span class="preprocessor"></span>        <span class="comment">/* TIM_ARBE field */</span>
<a name="l07145"></a><a class="code" href="regs_8h.html#aaed8948128b4fd675d9baa7ac715f986">07145</a> <span class="preprocessor">        #define TIM_ARBE                                     (0x00000080u)</span>
<a name="l07146"></a><a class="code" href="regs_8h.html#aaf1801b3e88068d2c221bf17fa502366">07146</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_ARBE_MASK                                (0x00000080u)</span>
<a name="l07147"></a><a class="code" href="regs_8h.html#a7f4048f0de523a1af0fb7f7935c88ac7">07147</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_ARBE_BIT                                 (7)</span>
<a name="l07148"></a><a class="code" href="regs_8h.html#afc4f62c8ccf14a1b1f8c3bade1c4cf33">07148</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_ARBE_BITS                                (1)</span>
<a name="l07149"></a>07149 <span class="preprocessor"></span>        <span class="comment">/* TIM_CMS field */</span>
<a name="l07150"></a><a class="code" href="regs_8h.html#ac85d07893ea6fc7a74157493ce65aa2b">07150</a> <span class="preprocessor">        #define TIM_CMS                                      (0x00000060u)</span>
<a name="l07151"></a><a class="code" href="regs_8h.html#a23ac080b404d1ca0613e5d6f0899f512">07151</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CMS_MASK                                 (0x00000060u)</span>
<a name="l07152"></a><a class="code" href="regs_8h.html#aa769ee4cbee6dcd6cc8c4f484cf1ba49">07152</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CMS_BIT                                  (5)</span>
<a name="l07153"></a><a class="code" href="regs_8h.html#aa27ea17d68492ba982c22136564a5e2d">07153</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CMS_BITS                                 (2)</span>
<a name="l07154"></a>07154 <span class="preprocessor"></span>        <span class="comment">/* TIM_DIR field */</span>
<a name="l07155"></a><a class="code" href="regs_8h.html#a95b17a7a6295d73ea329b51c4e8a282f">07155</a> <span class="preprocessor">        #define TIM_DIR                                      (0x00000010u)</span>
<a name="l07156"></a><a class="code" href="regs_8h.html#a4a57c6706c1b930b26f0925abe375a6d">07156</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_DIR_MASK                                 (0x00000010u)</span>
<a name="l07157"></a><a class="code" href="regs_8h.html#aac1591471d80af841fefac9591581a36">07157</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_DIR_BIT                                  (4)</span>
<a name="l07158"></a><a class="code" href="regs_8h.html#a5e5092213828736854d587b9111de9b5">07158</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_DIR_BITS                                 (1)</span>
<a name="l07159"></a>07159 <span class="preprocessor"></span>        <span class="comment">/* TIM_OPM field */</span>
<a name="l07160"></a><a class="code" href="regs_8h.html#a0a59edfca91fa4bba8ad36e2b5f056e5">07160</a> <span class="preprocessor">        #define TIM_OPM                                      (0x00000008u)</span>
<a name="l07161"></a><a class="code" href="regs_8h.html#abf339dea9c2c74bd01fd738f0d65ad6d">07161</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_OPM_MASK                                 (0x00000008u)</span>
<a name="l07162"></a><a class="code" href="regs_8h.html#aa8afcaba9951005b9405daf5abbb1455">07162</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_OPM_BIT                                  (3)</span>
<a name="l07163"></a><a class="code" href="regs_8h.html#a34860a4d613ba7d681f1045790a5636f">07163</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_OPM_BITS                                 (1)</span>
<a name="l07164"></a>07164 <span class="preprocessor"></span>        <span class="comment">/* TIM_URS field */</span>
<a name="l07165"></a><a class="code" href="regs_8h.html#a307de81ce0506e470a7345e0e09a139a">07165</a> <span class="preprocessor">        #define TIM_URS                                      (0x00000004u)</span>
<a name="l07166"></a><a class="code" href="regs_8h.html#af0f2c21138273c3d07ad69cf3e2cbbbc">07166</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_URS_MASK                                 (0x00000004u)</span>
<a name="l07167"></a><a class="code" href="regs_8h.html#aa203c74720353f668eecaf3a2a51185f">07167</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_URS_BIT                                  (2)</span>
<a name="l07168"></a><a class="code" href="regs_8h.html#aef77bf7448abf9d2762b41780d60fe19">07168</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_URS_BITS                                 (1)</span>
<a name="l07169"></a>07169 <span class="preprocessor"></span>        <span class="comment">/* TIM_UDIS field */</span>
<a name="l07170"></a><a class="code" href="regs_8h.html#a7455d83a77bdf3b54952584ed018ebef">07170</a> <span class="preprocessor">        #define TIM_UDIS                                     (0x00000002u)</span>
<a name="l07171"></a><a class="code" href="regs_8h.html#a460a6b857a7bd2a9a9dcd5c9a10964f9">07171</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_UDIS_MASK                                (0x00000002u)</span>
<a name="l07172"></a><a class="code" href="regs_8h.html#aaee2339e32c533e7e5e7dcdfb292313f">07172</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_UDIS_BIT                                 (1)</span>
<a name="l07173"></a><a class="code" href="regs_8h.html#a0a47d85b1ee12bcc1b926aab9b73dd5e">07173</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_UDIS_BITS                                (1)</span>
<a name="l07174"></a>07174 <span class="preprocessor"></span>        <span class="comment">/* TIM_CEN field */</span>
<a name="l07175"></a><a class="code" href="regs_8h.html#a7c3e4f4f1df54d44350e34580d5ba358">07175</a> <span class="preprocessor">        #define TIM_CEN                                      (0x00000001u)</span>
<a name="l07176"></a><a class="code" href="regs_8h.html#a6ec70226cad23fb844a1235d33b2fc2b">07176</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CEN_MASK                                 (0x00000001u)</span>
<a name="l07177"></a><a class="code" href="regs_8h.html#a7df11667599a9e4060562648b21baf33">07177</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CEN_BIT                                  (0)</span>
<a name="l07178"></a><a class="code" href="regs_8h.html#ac68667f1e6ec2688fbedd6264bc50b30">07178</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CEN_BITS                                 (1)</span>
<a name="l07179"></a>07179 <span class="preprocessor"></span>
<a name="l07180"></a><a class="code" href="regs_8h.html#a7f08b823fb5ac8f8251cd2ee41739d35">07180</a> <span class="preprocessor">#define TIM2_CR2                                             *((volatile int32u *)0x4000F004u)</span>
<a name="l07181"></a><a class="code" href="regs_8h.html#a1b754f75c18a7b3127381bad524d72a7">07181</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM2_CR2_REG                                         *((volatile int32u *)0x4000F004u)</span>
<a name="l07182"></a><a class="code" href="regs_8h.html#a8d67869984a6c48444cf550a0a08b619">07182</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM2_CR2_ADDR                                        (0x4000F004u)</span>
<a name="l07183"></a><a class="code" href="regs_8h.html#a4b8e364fd2bd70f977b324ac4c0ffe97">07183</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM2_CR2_RESET                                       (0x00000000u)</span>
<a name="l07184"></a>07184 <span class="preprocessor"></span>        <span class="comment">/* TIM_TI1S field */</span>
<a name="l07185"></a><a class="code" href="regs_8h.html#a951aea7b0be810e3e4cfcd9c896090c4">07185</a> <span class="preprocessor">        #define TIM_TI1S                                     (0x00000080u)</span>
<a name="l07186"></a><a class="code" href="regs_8h.html#a9c04f7f501aa5e99a038323674b7a417">07186</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_TI1S_MASK                                (0x00000080u)</span>
<a name="l07187"></a><a class="code" href="regs_8h.html#a97fe6f183186df6cac743c13082e75a8">07187</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_TI1S_BIT                                 (7)</span>
<a name="l07188"></a><a class="code" href="regs_8h.html#a287c3ad113e483e7e82e4e7e82b1897c">07188</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_TI1S_BITS                                (1)</span>
<a name="l07189"></a>07189 <span class="preprocessor"></span>        <span class="comment">/* TIM_MMS field */</span>
<a name="l07190"></a><a class="code" href="regs_8h.html#aad4f9a2c948c00171481fbc4f8737bbe">07190</a> <span class="preprocessor">        #define TIM_MMS                                      (0x00000070u)</span>
<a name="l07191"></a><a class="code" href="regs_8h.html#ae2112e528ba7dc091793c28e3f842a95">07191</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_MMS_MASK                                 (0x00000070u)</span>
<a name="l07192"></a><a class="code" href="regs_8h.html#aa831e40660331fc969c079228c7a8974">07192</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_MMS_BIT                                  (4)</span>
<a name="l07193"></a><a class="code" href="regs_8h.html#a5347cb58d2e366cfd573a78e737a44dd">07193</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_MMS_BITS                                 (3)</span>
<a name="l07194"></a>07194 <span class="preprocessor"></span>
<a name="l07195"></a><a class="code" href="regs_8h.html#a6688e92852a8ff8f23fe06cb3c49fd79">07195</a> <span class="preprocessor">#define TIM2_SMCR                                            *((volatile int32u *)0x4000F008u)</span>
<a name="l07196"></a><a class="code" href="regs_8h.html#ada4c54cb5fe9fd68bda891a8adbc741c">07196</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM2_SMCR_REG                                        *((volatile int32u *)0x4000F008u)</span>
<a name="l07197"></a><a class="code" href="regs_8h.html#a1a14fe0cb0beac8abd852b85c6cb786e">07197</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM2_SMCR_ADDR                                       (0x4000F008u)</span>
<a name="l07198"></a><a class="code" href="regs_8h.html#a2254c456991b1cceaec3f05a0c62d7ba">07198</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM2_SMCR_RESET                                      (0x00000000u)</span>
<a name="l07199"></a>07199 <span class="preprocessor"></span>        <span class="comment">/* TIM_ETP field */</span>
<a name="l07200"></a><a class="code" href="regs_8h.html#a9a0058c9989f8e467f48be9f16528462">07200</a> <span class="preprocessor">        #define TIM_ETP                                      (0x00008000u)</span>
<a name="l07201"></a><a class="code" href="regs_8h.html#a403a36ccdff5f37abd0eda5bb8ac0210">07201</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_ETP_MASK                                 (0x00008000u)</span>
<a name="l07202"></a><a class="code" href="regs_8h.html#af6ba658be5b05ab52551f350fb890628">07202</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_ETP_BIT                                  (15)</span>
<a name="l07203"></a><a class="code" href="regs_8h.html#a07e755e53ca1af9c7b2f0bcb7a3e9bf0">07203</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_ETP_BITS                                 (1)</span>
<a name="l07204"></a>07204 <span class="preprocessor"></span>        <span class="comment">/* TIM_ECE field */</span>
<a name="l07205"></a><a class="code" href="regs_8h.html#aa6e6d01ee26ece6c05bd10da7e2e0cc8">07205</a> <span class="preprocessor">        #define TIM_ECE                                      (0x00004000u)</span>
<a name="l07206"></a><a class="code" href="regs_8h.html#a0f48bc94544639508a77b63df2d7fb18">07206</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_ECE_MASK                                 (0x00004000u)</span>
<a name="l07207"></a><a class="code" href="regs_8h.html#ac434b6179cedf4daf0f7a87230205d18">07207</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_ECE_BIT                                  (14)</span>
<a name="l07208"></a><a class="code" href="regs_8h.html#a856280ac0664ed1f6378758af94e6630">07208</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_ECE_BITS                                 (1)</span>
<a name="l07209"></a>07209 <span class="preprocessor"></span>        <span class="comment">/* TIM_ETPS field */</span>
<a name="l07210"></a><a class="code" href="regs_8h.html#a02a1c827d91678c50675a22cc128745c">07210</a> <span class="preprocessor">        #define TIM_ETPS                                     (0x00003000u)</span>
<a name="l07211"></a><a class="code" href="regs_8h.html#a52438b0ec26a6f95d6a10dfd7065fb97">07211</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_ETPS_MASK                                (0x00003000u)</span>
<a name="l07212"></a><a class="code" href="regs_8h.html#a6d30f343886cdbe95049428881905496">07212</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_ETPS_BIT                                 (12)</span>
<a name="l07213"></a><a class="code" href="regs_8h.html#ac62d220de8b135b44b2c7386c2e12e5c">07213</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_ETPS_BITS                                (2)</span>
<a name="l07214"></a>07214 <span class="preprocessor"></span>        <span class="comment">/* TIM_ETF field */</span>
<a name="l07215"></a><a class="code" href="regs_8h.html#aa5181ee49f051b42ca8afce873ddbb66">07215</a> <span class="preprocessor">        #define TIM_ETF                                      (0x00000F00u)</span>
<a name="l07216"></a><a class="code" href="regs_8h.html#a87a278fc8594dae063053de23ca7db1f">07216</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_ETF_MASK                                 (0x00000F00u)</span>
<a name="l07217"></a><a class="code" href="regs_8h.html#a06a46affc6a9a062637d8b728bf6b7fc">07217</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_ETF_BIT                                  (8)</span>
<a name="l07218"></a><a class="code" href="regs_8h.html#aa0ff01ebf615988a41bc95eedb2b6e59">07218</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_ETF_BITS                                 (4)</span>
<a name="l07219"></a>07219 <span class="preprocessor"></span>        <span class="comment">/* TIM_MSM field */</span>
<a name="l07220"></a><a class="code" href="regs_8h.html#a227562392d682cf55792eac40108a74d">07220</a> <span class="preprocessor">        #define TIM_MSM                                      (0x00000080u)</span>
<a name="l07221"></a><a class="code" href="regs_8h.html#a515bd39ed57fe638b43e824adf803c14">07221</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_MSM_MASK                                 (0x00000080u)</span>
<a name="l07222"></a><a class="code" href="regs_8h.html#ad671e2acb5ed4567769e53c13be3bf11">07222</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_MSM_BIT                                  (7)</span>
<a name="l07223"></a><a class="code" href="regs_8h.html#a633418b1a8620198c6d606d648726993">07223</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_MSM_BITS                                 (1)</span>
<a name="l07224"></a>07224 <span class="preprocessor"></span>        <span class="comment">/* TIM_TS field */</span>
<a name="l07225"></a><a class="code" href="regs_8h.html#a65513dc02fc9f22cf86bba73e3abcac5">07225</a> <span class="preprocessor">        #define TIM_TS                                       (0x00000070u)</span>
<a name="l07226"></a><a class="code" href="regs_8h.html#a4662884733a57a3ce6be5e647ee35572">07226</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_TS_MASK                                  (0x00000070u)</span>
<a name="l07227"></a><a class="code" href="regs_8h.html#a40ae442cf4c1870a547ca3a8b263b1b7">07227</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_TS_BIT                                   (4)</span>
<a name="l07228"></a><a class="code" href="regs_8h.html#a76fa54056af5992ad1f5e3fcd327e5bd">07228</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_TS_BITS                                  (3)</span>
<a name="l07229"></a>07229 <span class="preprocessor"></span>        <span class="comment">/* TIM_SMS field */</span>
<a name="l07230"></a><a class="code" href="regs_8h.html#ac46a5c2e40fc4f5a855ab80e2ad0d6a2">07230</a> <span class="preprocessor">        #define TIM_SMS                                      (0x00000007u)</span>
<a name="l07231"></a><a class="code" href="regs_8h.html#afaac33890174e20f03cb7a696b095c12">07231</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_SMS_MASK                                 (0x00000007u)</span>
<a name="l07232"></a><a class="code" href="regs_8h.html#a573e24ffd3741aece04182b2367f197e">07232</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_SMS_BIT                                  (0)</span>
<a name="l07233"></a><a class="code" href="regs_8h.html#a384aef534c69653d0a7fbb8f68c4fb74">07233</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_SMS_BITS                                 (3)</span>
<a name="l07234"></a>07234 <span class="preprocessor"></span>
<a name="l07235"></a><a class="code" href="regs_8h.html#a328c15d529a5ce30b07cc9ecf1d592c6">07235</a> <span class="preprocessor">#define TMR2_DIER                                            *((volatile int32u *)0x4000F00Cu)</span>
<a name="l07236"></a><a class="code" href="regs_8h.html#a8f9c6c2899885a7e0c2bb5a06f7ebd81">07236</a> <span class="preprocessor"></span><span class="preprocessor">#define TMR2_DIER_REG                                        *((volatile int32u *)0x4000F00Cu)</span>
<a name="l07237"></a><a class="code" href="regs_8h.html#a1d8f57535329161ff9af5ba70abf6a08">07237</a> <span class="preprocessor"></span><span class="preprocessor">#define TMR2_DIER_ADDR                                       (0x4000F00Cu)</span>
<a name="l07238"></a><a class="code" href="regs_8h.html#af8bca05bf6e75e827d6052f80509a9cc">07238</a> <span class="preprocessor"></span><span class="preprocessor">#define TMR2_DIER_RESET                                      (0x00000000u)</span>
<a name="l07239"></a>07239 <span class="preprocessor"></span>        <span class="comment">/* TIE field */</span>
<a name="l07240"></a><a class="code" href="regs_8h.html#a172ef0e43b7d10f138ef14722d89648d">07240</a> <span class="preprocessor">        #define TMR2_DIER_TIE                                (0x00000040u)</span>
<a name="l07241"></a><a class="code" href="regs_8h.html#aae0b22f32d9c98510b28d2a0672f53cc">07241</a> <span class="preprocessor"></span><span class="preprocessor">        #define TMR2_DIER_TIE_MASK                           (0x00000040u)</span>
<a name="l07242"></a><a class="code" href="regs_8h.html#ab1b9294cdcecd8be2e8f682297a9e0c0">07242</a> <span class="preprocessor"></span><span class="preprocessor">        #define TMR2_DIER_TIE_BIT                            (6)</span>
<a name="l07243"></a><a class="code" href="regs_8h.html#a94b7772db79c01ccffcd7fdb0cf060e1">07243</a> <span class="preprocessor"></span><span class="preprocessor">        #define TMR2_DIER_TIE_BITS                           (1)</span>
<a name="l07244"></a>07244 <span class="preprocessor"></span>        <span class="comment">/* CC4IE field */</span>
<a name="l07245"></a><a class="code" href="regs_8h.html#a0f4123a5ebf91e13eb660175b4aa65c8">07245</a> <span class="preprocessor">        #define TMR2_DIER_CC4IE                              (0x00000010u)</span>
<a name="l07246"></a><a class="code" href="regs_8h.html#a7e2fdeb63ea1e0b20c768687bd989d55">07246</a> <span class="preprocessor"></span><span class="preprocessor">        #define TMR2_DIER_CC4IE_MASK                         (0x00000010u)</span>
<a name="l07247"></a><a class="code" href="regs_8h.html#ad55a58e23323e0b77ecc7daaf7ea021e">07247</a> <span class="preprocessor"></span><span class="preprocessor">        #define TMR2_DIER_CC4IE_BIT                          (4)</span>
<a name="l07248"></a><a class="code" href="regs_8h.html#a423ca069b06f55692a6c26b1c760b808">07248</a> <span class="preprocessor"></span><span class="preprocessor">        #define TMR2_DIER_CC4IE_BITS                         (1)</span>
<a name="l07249"></a>07249 <span class="preprocessor"></span>        <span class="comment">/* CC3IE field */</span>
<a name="l07250"></a><a class="code" href="regs_8h.html#a7be95cabf8b0b215388b5faf1d87fb05">07250</a> <span class="preprocessor">        #define TMR2_DIER_CC3IE                              (0x00000008u)</span>
<a name="l07251"></a><a class="code" href="regs_8h.html#a884d73354475f7edf11f747bcd4dc36d">07251</a> <span class="preprocessor"></span><span class="preprocessor">        #define TMR2_DIER_CC3IE_MASK                         (0x00000008u)</span>
<a name="l07252"></a><a class="code" href="regs_8h.html#aeefd4a85a35cd71184defa503a7fd4d3">07252</a> <span class="preprocessor"></span><span class="preprocessor">        #define TMR2_DIER_CC3IE_BIT                          (3)</span>
<a name="l07253"></a><a class="code" href="regs_8h.html#a09221430fc714fb09299c292603360f0">07253</a> <span class="preprocessor"></span><span class="preprocessor">        #define TMR2_DIER_CC3IE_BITS                         (1)</span>
<a name="l07254"></a>07254 <span class="preprocessor"></span>        <span class="comment">/* CC2IE field */</span>
<a name="l07255"></a><a class="code" href="regs_8h.html#ad95469810c10fe64c5bdb61e370be045">07255</a> <span class="preprocessor">        #define TMR2_DIER_CC2IE                              (0x00000004u)</span>
<a name="l07256"></a><a class="code" href="regs_8h.html#a1f859f6029c0f995ae9e9bbfda622d41">07256</a> <span class="preprocessor"></span><span class="preprocessor">        #define TMR2_DIER_CC2IE_MASK                         (0x00000004u)</span>
<a name="l07257"></a><a class="code" href="regs_8h.html#aac4886a620659b0bf10707da0eccdedd">07257</a> <span class="preprocessor"></span><span class="preprocessor">        #define TMR2_DIER_CC2IE_BIT                          (2)</span>
<a name="l07258"></a><a class="code" href="regs_8h.html#a21547f37e1f8087fb0a582ef05886766">07258</a> <span class="preprocessor"></span><span class="preprocessor">        #define TMR2_DIER_CC2IE_BITS                         (1)</span>
<a name="l07259"></a>07259 <span class="preprocessor"></span>        <span class="comment">/* CC1IE field */</span>
<a name="l07260"></a><a class="code" href="regs_8h.html#a240aca4862e735d269b8665486d60293">07260</a> <span class="preprocessor">        #define TMR2_DIER_CC1IE                              (0x00000002u)</span>
<a name="l07261"></a><a class="code" href="regs_8h.html#a499d50413267858c103c8118a70179ae">07261</a> <span class="preprocessor"></span><span class="preprocessor">        #define TMR2_DIER_CC1IE_MASK                         (0x00000002u)</span>
<a name="l07262"></a><a class="code" href="regs_8h.html#a1d231ca288112d5ae51081eb59e36cc6">07262</a> <span class="preprocessor"></span><span class="preprocessor">        #define TMR2_DIER_CC1IE_BIT                          (1)</span>
<a name="l07263"></a><a class="code" href="regs_8h.html#a64c648d7f1e8b9f94f91b62fe5af5859">07263</a> <span class="preprocessor"></span><span class="preprocessor">        #define TMR2_DIER_CC1IE_BITS                         (1)</span>
<a name="l07264"></a>07264 <span class="preprocessor"></span>        <span class="comment">/* UIE field */</span>
<a name="l07265"></a><a class="code" href="regs_8h.html#aa2878848a5f63b7dde12bfd610498a79">07265</a> <span class="preprocessor">        #define TMR2_DIER_UIE                                (0x00000001u)</span>
<a name="l07266"></a><a class="code" href="regs_8h.html#acbad4ef64f5f328aa3e867689743006e">07266</a> <span class="preprocessor"></span><span class="preprocessor">        #define TMR2_DIER_UIE_MASK                           (0x00000001u)</span>
<a name="l07267"></a><a class="code" href="regs_8h.html#a5dcec3e119158d7c14b4a8b21a3d83db">07267</a> <span class="preprocessor"></span><span class="preprocessor">        #define TMR2_DIER_UIE_BIT                            (0)</span>
<a name="l07268"></a><a class="code" href="regs_8h.html#acc394655ed8a24d52a37dbcf9f84d916">07268</a> <span class="preprocessor"></span><span class="preprocessor">        #define TMR2_DIER_UIE_BITS                           (1)</span>
<a name="l07269"></a>07269 <span class="preprocessor"></span>
<a name="l07270"></a><a class="code" href="regs_8h.html#a69a6854dd05dfa71c411ad2414cfd2b5">07270</a> <span class="preprocessor">#define TMR2_SR                                              *((volatile int32u *)0x4000F010u)</span>
<a name="l07271"></a><a class="code" href="regs_8h.html#a43f514acfcd7a8207cc4fe5439bded56">07271</a> <span class="preprocessor"></span><span class="preprocessor">#define TMR2_SR_REG                                          *((volatile int32u *)0x4000F010u)</span>
<a name="l07272"></a><a class="code" href="regs_8h.html#aea1457d644489045fe79b76993d7c0d1">07272</a> <span class="preprocessor"></span><span class="preprocessor">#define TMR2_SR_ADDR                                         (0x4000F010u)</span>
<a name="l07273"></a><a class="code" href="regs_8h.html#a3a2950854459eaf66ca9efd9207beed6">07273</a> <span class="preprocessor"></span><span class="preprocessor">#define TMR2_SR_RESET                                        (0x00000000u)</span>
<a name="l07274"></a>07274 <span class="preprocessor"></span>        <span class="comment">/* CC4OF field */</span>
<a name="l07275"></a><a class="code" href="regs_8h.html#af3259ae3ff7bbd62a853d0cca750016a">07275</a> <span class="preprocessor">        #define TMR2_SR_CC4OF                                (0x00001000u)</span>
<a name="l07276"></a><a class="code" href="regs_8h.html#a5db06e4650369fa91cd56341c0f54603">07276</a> <span class="preprocessor"></span><span class="preprocessor">        #define TMR2_SR_CC4OF_MASK                           (0x00001000u)</span>
<a name="l07277"></a><a class="code" href="regs_8h.html#a951de6142ae10682f5bca19db6762c69">07277</a> <span class="preprocessor"></span><span class="preprocessor">        #define TMR2_SR_CC4OF_BIT                            (12)</span>
<a name="l07278"></a><a class="code" href="regs_8h.html#affa1ff225cd2fd1ce37cf338c05d45d4">07278</a> <span class="preprocessor"></span><span class="preprocessor">        #define TMR2_SR_CC4OF_BITS                           (1)</span>
<a name="l07279"></a>07279 <span class="preprocessor"></span>        <span class="comment">/* CC3OF field */</span>
<a name="l07280"></a><a class="code" href="regs_8h.html#ab098a303f94ede50bad68ab39bf60449">07280</a> <span class="preprocessor">        #define TMR2_SR_CC3OF                                (0x00000800u)</span>
<a name="l07281"></a><a class="code" href="regs_8h.html#ac01ffa09222cd25ea709b9bf7698db76">07281</a> <span class="preprocessor"></span><span class="preprocessor">        #define TMR2_SR_CC3OF_MASK                           (0x00000800u)</span>
<a name="l07282"></a><a class="code" href="regs_8h.html#a562c809ccce49c19872e19793406c6f1">07282</a> <span class="preprocessor"></span><span class="preprocessor">        #define TMR2_SR_CC3OF_BIT                            (11)</span>
<a name="l07283"></a><a class="code" href="regs_8h.html#a460a998bbc5c8a4f98db211bdd5fed59">07283</a> <span class="preprocessor"></span><span class="preprocessor">        #define TMR2_SR_CC3OF_BITS                           (1)</span>
<a name="l07284"></a>07284 <span class="preprocessor"></span>        <span class="comment">/* CC2OF field */</span>
<a name="l07285"></a><a class="code" href="regs_8h.html#a884414264ab43bbcf1e457824110241a">07285</a> <span class="preprocessor">        #define TMR2_SR_CC2OF                                (0x00000400u)</span>
<a name="l07286"></a><a class="code" href="regs_8h.html#a943c54df3b8864f69a9b9b7291037502">07286</a> <span class="preprocessor"></span><span class="preprocessor">        #define TMR2_SR_CC2OF_MASK                           (0x00000400u)</span>
<a name="l07287"></a><a class="code" href="regs_8h.html#a78456afbf4987ddc0872f56029e4a0ed">07287</a> <span class="preprocessor"></span><span class="preprocessor">        #define TMR2_SR_CC2OF_BIT                            (10)</span>
<a name="l07288"></a><a class="code" href="regs_8h.html#a6d565371b5cd9eb8916aa9b5c7924d35">07288</a> <span class="preprocessor"></span><span class="preprocessor">        #define TMR2_SR_CC2OF_BITS                           (1)</span>
<a name="l07289"></a>07289 <span class="preprocessor"></span>        <span class="comment">/* CC1OF field */</span>
<a name="l07290"></a><a class="code" href="regs_8h.html#aa266aaf772868fb73f8fcae0c9561f94">07290</a> <span class="preprocessor">        #define TMR2_SR_CC1OF                                (0x00000200u)</span>
<a name="l07291"></a><a class="code" href="regs_8h.html#a4cec68ef011d1ca9d7f313f09e17cd97">07291</a> <span class="preprocessor"></span><span class="preprocessor">        #define TMR2_SR_CC1OF_MASK                           (0x00000200u)</span>
<a name="l07292"></a><a class="code" href="regs_8h.html#ae380550691b3971cc8c79960d6596e3f">07292</a> <span class="preprocessor"></span><span class="preprocessor">        #define TMR2_SR_CC1OF_BIT                            (9)</span>
<a name="l07293"></a><a class="code" href="regs_8h.html#a623a9c79c8db22cb3317527d228666de">07293</a> <span class="preprocessor"></span><span class="preprocessor">        #define TMR2_SR_CC1OF_BITS                           (1)</span>
<a name="l07294"></a>07294 <span class="preprocessor"></span>        <span class="comment">/* TIF field */</span>
<a name="l07295"></a><a class="code" href="regs_8h.html#a936cee3be0e9aa47c175e735541cf6ff">07295</a> <span class="preprocessor">        #define TMR2_SR_TIF                                  (0x00000040u)</span>
<a name="l07296"></a><a class="code" href="regs_8h.html#ae30c772227f730381af1ffa6ec8b634f">07296</a> <span class="preprocessor"></span><span class="preprocessor">        #define TMR2_SR_TIF_MASK                             (0x00000040u)</span>
<a name="l07297"></a><a class="code" href="regs_8h.html#a3f7f2df9185f970d842968763aa9c137">07297</a> <span class="preprocessor"></span><span class="preprocessor">        #define TMR2_SR_TIF_BIT                              (6)</span>
<a name="l07298"></a><a class="code" href="regs_8h.html#a9d2ccbe9c2378554c4ae2dec9169bbde">07298</a> <span class="preprocessor"></span><span class="preprocessor">        #define TMR2_SR_TIF_BITS                             (1)</span>
<a name="l07299"></a>07299 <span class="preprocessor"></span>        <span class="comment">/* CC4IF field */</span>
<a name="l07300"></a><a class="code" href="regs_8h.html#a3c406c745655460b935f888dbf1ed0ab">07300</a> <span class="preprocessor">        #define TMR2_SR_CC4IF                                (0x00000010u)</span>
<a name="l07301"></a><a class="code" href="regs_8h.html#ab1306358de5679a7948d528922336a18">07301</a> <span class="preprocessor"></span><span class="preprocessor">        #define TMR2_SR_CC4IF_MASK                           (0x00000010u)</span>
<a name="l07302"></a><a class="code" href="regs_8h.html#a67e462d05c107f78c50983fd203226be">07302</a> <span class="preprocessor"></span><span class="preprocessor">        #define TMR2_SR_CC4IF_BIT                            (4)</span>
<a name="l07303"></a><a class="code" href="regs_8h.html#af0c06571f7d92b6a1d7522027a7673b1">07303</a> <span class="preprocessor"></span><span class="preprocessor">        #define TMR2_SR_CC4IF_BITS                           (1)</span>
<a name="l07304"></a>07304 <span class="preprocessor"></span>        <span class="comment">/* CC3IF field */</span>
<a name="l07305"></a><a class="code" href="regs_8h.html#a41220d726e9f16a468463d714f808ffe">07305</a> <span class="preprocessor">        #define TMR2_SR_CC3IF                                (0x00000008u)</span>
<a name="l07306"></a><a class="code" href="regs_8h.html#aa176c8a36d4b82a9fd751167e55e43b4">07306</a> <span class="preprocessor"></span><span class="preprocessor">        #define TMR2_SR_CC3IF_MASK                           (0x00000008u)</span>
<a name="l07307"></a><a class="code" href="regs_8h.html#a202d95f51569c4163d04b86f5c543333">07307</a> <span class="preprocessor"></span><span class="preprocessor">        #define TMR2_SR_CC3IF_BIT                            (3)</span>
<a name="l07308"></a><a class="code" href="regs_8h.html#ab9296d43168788db6b10e95c66e04a64">07308</a> <span class="preprocessor"></span><span class="preprocessor">        #define TMR2_SR_CC3IF_BITS                           (1)</span>
<a name="l07309"></a>07309 <span class="preprocessor"></span>        <span class="comment">/* CC2IF field */</span>
<a name="l07310"></a><a class="code" href="regs_8h.html#aa76ca50e94caaa7c06a8423741a6209f">07310</a> <span class="preprocessor">        #define TMR2_SR_CC2IF                                (0x00000004u)</span>
<a name="l07311"></a><a class="code" href="regs_8h.html#af49d674e871016f90012a6a698156f5c">07311</a> <span class="preprocessor"></span><span class="preprocessor">        #define TMR2_SR_CC2IF_MASK                           (0x00000004u)</span>
<a name="l07312"></a><a class="code" href="regs_8h.html#a107be575462ed2d6657d9905e00d0f33">07312</a> <span class="preprocessor"></span><span class="preprocessor">        #define TMR2_SR_CC2IF_BIT                            (2)</span>
<a name="l07313"></a><a class="code" href="regs_8h.html#aac492c7de8ec329f6a398ce7dcea6698">07313</a> <span class="preprocessor"></span><span class="preprocessor">        #define TMR2_SR_CC2IF_BITS                           (1)</span>
<a name="l07314"></a>07314 <span class="preprocessor"></span>        <span class="comment">/* CC1IF field */</span>
<a name="l07315"></a><a class="code" href="regs_8h.html#a4fdba3c453fa3c4e9980c45cbb5f4ab9">07315</a> <span class="preprocessor">        #define TMR2_SR_CC1IF                                (0x00000002u)</span>
<a name="l07316"></a><a class="code" href="regs_8h.html#a00f52c5443c1179878cafdb9f5598b56">07316</a> <span class="preprocessor"></span><span class="preprocessor">        #define TMR2_SR_CC1IF_MASK                           (0x00000002u)</span>
<a name="l07317"></a><a class="code" href="regs_8h.html#af060729d0013d35881bc84474052ba3d">07317</a> <span class="preprocessor"></span><span class="preprocessor">        #define TMR2_SR_CC1IF_BIT                            (1)</span>
<a name="l07318"></a><a class="code" href="regs_8h.html#a2a31e0fae0c51f91f633e565fb140d3c">07318</a> <span class="preprocessor"></span><span class="preprocessor">        #define TMR2_SR_CC1IF_BITS                           (1)</span>
<a name="l07319"></a>07319 <span class="preprocessor"></span>        <span class="comment">/* UIF field */</span>
<a name="l07320"></a><a class="code" href="regs_8h.html#ad31a907878573d81b607b5fdc6c06a13">07320</a> <span class="preprocessor">        #define TMR2_SR_UIF                                  (0x00000001u)</span>
<a name="l07321"></a><a class="code" href="regs_8h.html#a63921c437b55428861316db51865cd67">07321</a> <span class="preprocessor"></span><span class="preprocessor">        #define TMR2_SR_UIF_MASK                             (0x00000001u)</span>
<a name="l07322"></a><a class="code" href="regs_8h.html#a5f3cbe76750c81c9d6d9c5f79597560f">07322</a> <span class="preprocessor"></span><span class="preprocessor">        #define TMR2_SR_UIF_BIT                              (0)</span>
<a name="l07323"></a><a class="code" href="regs_8h.html#a52321507293c2764a38a81e5f33d5150">07323</a> <span class="preprocessor"></span><span class="preprocessor">        #define TMR2_SR_UIF_BITS                             (1)</span>
<a name="l07324"></a>07324 <span class="preprocessor"></span>
<a name="l07325"></a><a class="code" href="regs_8h.html#a20a254ef5effa48e066764ef61f2b8db">07325</a> <span class="preprocessor">#define TIM2_EGR                                             *((volatile int32u *)0x4000F014u)</span>
<a name="l07326"></a><a class="code" href="regs_8h.html#ae66dccfd78988fc236ac4971da129f8e">07326</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM2_EGR_REG                                         *((volatile int32u *)0x4000F014u)</span>
<a name="l07327"></a><a class="code" href="regs_8h.html#a67df3dedde6df9fa11fe5ceaf113ec31">07327</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM2_EGR_ADDR                                        (0x4000F014u)</span>
<a name="l07328"></a><a class="code" href="regs_8h.html#a69abc8e767ef405f2ff7340b5857689e">07328</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM2_EGR_RESET                                       (0x00000000u)</span>
<a name="l07329"></a>07329 <span class="preprocessor"></span>        <span class="comment">/* TIM_TG field */</span>
<a name="l07330"></a><a class="code" href="regs_8h.html#a023bafff63c547976cbfff06c2a84436">07330</a> <span class="preprocessor">        #define TIM_TG                                       (0x00000040u)</span>
<a name="l07331"></a><a class="code" href="regs_8h.html#a47a4586e34ade7207d20a5eb25d779c1">07331</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_TG_MASK                                  (0x00000040u)</span>
<a name="l07332"></a><a class="code" href="regs_8h.html#aba3040cc53f37ea8cf8672f84862a473">07332</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_TG_BIT                                   (6)</span>
<a name="l07333"></a><a class="code" href="regs_8h.html#adaac7b9a70ab73584549bd012d8285c8">07333</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_TG_BITS                                  (1)</span>
<a name="l07334"></a>07334 <span class="preprocessor"></span>        <span class="comment">/* TIM_CC4G field */</span>
<a name="l07335"></a><a class="code" href="regs_8h.html#a1ef012920df1e45468ff11ccc06642c7">07335</a> <span class="preprocessor">        #define TIM_CC4G                                     (0x00000010u)</span>
<a name="l07336"></a><a class="code" href="regs_8h.html#a901cfa045b6b0d4b403139a1b109d1e2">07336</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CC4G_MASK                                (0x00000010u)</span>
<a name="l07337"></a><a class="code" href="regs_8h.html#ac303a78bf7b5869088686554e58aeb91">07337</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CC4G_BIT                                 (4)</span>
<a name="l07338"></a><a class="code" href="regs_8h.html#aa5375bb7d2ecfa09b8addea33aa50472">07338</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CC4G_BITS                                (1)</span>
<a name="l07339"></a>07339 <span class="preprocessor"></span>        <span class="comment">/* TIM_CC3G field */</span>
<a name="l07340"></a><a class="code" href="regs_8h.html#a44e878652e5b1191c03e195765400be6">07340</a> <span class="preprocessor">        #define TIM_CC3G                                     (0x00000008u)</span>
<a name="l07341"></a><a class="code" href="regs_8h.html#ac31f75e061d293879fb3d277ea1f344f">07341</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CC3G_MASK                                (0x00000008u)</span>
<a name="l07342"></a><a class="code" href="regs_8h.html#a9b23babfba93ae8af2bcd8a710d8f2fa">07342</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CC3G_BIT                                 (3)</span>
<a name="l07343"></a><a class="code" href="regs_8h.html#ae1ceb89245511bd1f3d04cbab79c6acc">07343</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CC3G_BITS                                (1)</span>
<a name="l07344"></a>07344 <span class="preprocessor"></span>        <span class="comment">/* TIM_CC2G field */</span>
<a name="l07345"></a><a class="code" href="regs_8h.html#ac35c9cc18a979691b2049e5880bfa602">07345</a> <span class="preprocessor">        #define TIM_CC2G                                     (0x00000004u)</span>
<a name="l07346"></a><a class="code" href="regs_8h.html#a31de39a2c9703b74dd50c8dec860e69d">07346</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CC2G_MASK                                (0x00000004u)</span>
<a name="l07347"></a><a class="code" href="regs_8h.html#a826821b31671fb1d26c7c6b8167ba552">07347</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CC2G_BIT                                 (2)</span>
<a name="l07348"></a><a class="code" href="regs_8h.html#ad7182bc020ce82cef271b75fda9e52a9">07348</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CC2G_BITS                                (1)</span>
<a name="l07349"></a>07349 <span class="preprocessor"></span>        <span class="comment">/* TIM_CC1G field */</span>
<a name="l07350"></a><a class="code" href="regs_8h.html#a72d25c331a6aec3330b8d12137ea2bc9">07350</a> <span class="preprocessor">        #define TIM_CC1G                                     (0x00000002u)</span>
<a name="l07351"></a><a class="code" href="regs_8h.html#a2a7981410230438131b5c63440754054">07351</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CC1G_MASK                                (0x00000002u)</span>
<a name="l07352"></a><a class="code" href="regs_8h.html#ac6c2dff9648c478b4c32cec1c618ee39">07352</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CC1G_BIT                                 (1)</span>
<a name="l07353"></a><a class="code" href="regs_8h.html#a1b5894121776aa97c00943d4334b5679">07353</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CC1G_BITS                                (1)</span>
<a name="l07354"></a>07354 <span class="preprocessor"></span>        <span class="comment">/* TIM_UG field */</span>
<a name="l07355"></a><a class="code" href="regs_8h.html#aed770971fc8ff02ff19c3c5038d78f55">07355</a> <span class="preprocessor">        #define TIM_UG                                       (0x00000001u)</span>
<a name="l07356"></a><a class="code" href="regs_8h.html#a7ffc8f12d3ddb7c472a6745d145e0b85">07356</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_UG_MASK                                  (0x00000001u)</span>
<a name="l07357"></a><a class="code" href="regs_8h.html#ae7266d67296ff31221e9b9355a9a83cf">07357</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_UG_BIT                                   (0)</span>
<a name="l07358"></a><a class="code" href="regs_8h.html#af1f208923853862408d3f7be6f074491">07358</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_UG_BITS                                  (1)</span>
<a name="l07359"></a>07359 <span class="preprocessor"></span>
<a name="l07360"></a><a class="code" href="regs_8h.html#a805228ae9456a296165b49af8767fdea">07360</a> <span class="preprocessor">#define TIM2_CCMR1                                           *((volatile int32u *)0x4000F018u)</span>
<a name="l07361"></a><a class="code" href="regs_8h.html#a955f7e94e2806cf78c09023cfac46db5">07361</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM2_CCMR1_REG                                       *((volatile int32u *)0x4000F018u)</span>
<a name="l07362"></a><a class="code" href="regs_8h.html#a459ba0ab797d3b9a80d0fe94cae8fd3b">07362</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM2_CCMR1_ADDR                                      (0x4000F018u)</span>
<a name="l07363"></a><a class="code" href="regs_8h.html#a61a269dfbd80b7c11dc7ffaf54d13457">07363</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM2_CCMR1_RESET                                     (0x00000000u)</span>
<a name="l07364"></a>07364 <span class="preprocessor"></span>        <span class="comment">/* TIM_IC2F field */</span>
<a name="l07365"></a><a class="code" href="regs_8h.html#a8b0d58d46b63dce3ddfd6b3d7c68cd1c">07365</a> <span class="preprocessor">        #define TIM_IC2F                                     (0x0000F000u)</span>
<a name="l07366"></a><a class="code" href="regs_8h.html#a2842421a35acafd43b920cfc8188b1a3">07366</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_IC2F_MASK                                (0x0000F000u)</span>
<a name="l07367"></a><a class="code" href="regs_8h.html#a2679919b672ea44996aca09ea6a8855d">07367</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_IC2F_BIT                                 (12)</span>
<a name="l07368"></a><a class="code" href="regs_8h.html#ac755b0ba003f4058ab4193a153f7fe3a">07368</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_IC2F_BITS                                (4)</span>
<a name="l07369"></a>07369 <span class="preprocessor"></span>        <span class="comment">/* TIM_IC2PSC field */</span>
<a name="l07370"></a><a class="code" href="regs_8h.html#a9f8dd1c35955e23822e4532d1c42a216">07370</a> <span class="preprocessor">        #define TIM_IC2PSC                                   (0x00000C00u)</span>
<a name="l07371"></a><a class="code" href="regs_8h.html#adbd683009a702c6d7b4eb7b4195e7a38">07371</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_IC2PSC_MASK                              (0x00000C00u)</span>
<a name="l07372"></a><a class="code" href="regs_8h.html#a10ebbe6a9acb64359938197883768a6d">07372</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_IC2PSC_BIT                               (10)</span>
<a name="l07373"></a><a class="code" href="regs_8h.html#a7732f9aba4a52c06540b9c9970d07dba">07373</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_IC2PSC_BITS                              (2)</span>
<a name="l07374"></a>07374 <span class="preprocessor"></span>        <span class="comment">/* TIM_IC1F field */</span>
<a name="l07375"></a><a class="code" href="regs_8h.html#aadb506963e164effcd285d7556ebe2be">07375</a> <span class="preprocessor">        #define TIM_IC1F                                     (0x000000F0u)</span>
<a name="l07376"></a><a class="code" href="regs_8h.html#a2d582d8f573418715a6d892b10a172cc">07376</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_IC1F_MASK                                (0x000000F0u)</span>
<a name="l07377"></a><a class="code" href="regs_8h.html#acd7334afb459e2211a3d47aa1f90dd4a">07377</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_IC1F_BIT                                 (4)</span>
<a name="l07378"></a><a class="code" href="regs_8h.html#a495ad684fcbd14290ef07d159ea4ab8f">07378</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_IC1F_BITS                                (4)</span>
<a name="l07379"></a>07379 <span class="preprocessor"></span>        <span class="comment">/* TIM_IC1PSC field */</span>
<a name="l07380"></a><a class="code" href="regs_8h.html#a5679f809ffff271ee78e712aa60eb34e">07380</a> <span class="preprocessor">        #define TIM_IC1PSC                                   (0x0000000Cu)</span>
<a name="l07381"></a><a class="code" href="regs_8h.html#a45929a7cb544a8b7a331d4b3f8494b3d">07381</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_IC1PSC_MASK                              (0x0000000Cu)</span>
<a name="l07382"></a><a class="code" href="regs_8h.html#a5cee37f52f8b7a0a8fc141d786d0443e">07382</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_IC1PSC_BIT                               (2)</span>
<a name="l07383"></a><a class="code" href="regs_8h.html#af8e300b20930d4c9edf51a069d524bbd">07383</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_IC1PSC_BITS                              (2)</span>
<a name="l07384"></a>07384 <span class="preprocessor"></span>        <span class="comment">/* TIM_OC2CE field */</span>
<a name="l07385"></a><a class="code" href="regs_8h.html#a1c59dc8bc6a4a8f2345a9e6e14db94cc">07385</a> <span class="preprocessor">        #define TIM_OC2CE                                    (0x00008000u)</span>
<a name="l07386"></a><a class="code" href="regs_8h.html#a030dd0e1832e8e9faecf8aa2bf6c0d40">07386</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_OC2CE_MASK                               (0x00008000u)</span>
<a name="l07387"></a><a class="code" href="regs_8h.html#a294b5ef3d05f5999a3de276178748c70">07387</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_OC2CE_BIT                                (15)</span>
<a name="l07388"></a><a class="code" href="regs_8h.html#a506ae10f47d97577011d31a109473bbb">07388</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_OC2CE_BITS                               (1)</span>
<a name="l07389"></a>07389 <span class="preprocessor"></span>        <span class="comment">/* TIM_OC2M field */</span>
<a name="l07390"></a><a class="code" href="regs_8h.html#abf31be2e552073a21afed44530b02b03">07390</a> <span class="preprocessor">        #define TIM_OC2M                                     (0x00007000u)</span>
<a name="l07391"></a><a class="code" href="regs_8h.html#a17c835104b45063b7378e80cec029832">07391</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_OC2M_MASK                                (0x00007000u)</span>
<a name="l07392"></a><a class="code" href="regs_8h.html#a72ca617430f156be3453707c09e1414a">07392</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_OC2M_BIT                                 (12)</span>
<a name="l07393"></a><a class="code" href="regs_8h.html#a2cf750eff5180697783f672be81c31cc">07393</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_OC2M_BITS                                (3)</span>
<a name="l07394"></a>07394 <span class="preprocessor"></span>        <span class="comment">/* TIM_OC2BE field */</span>
<a name="l07395"></a><a class="code" href="regs_8h.html#a231549f4ba54825bdf36ceeebb5da78f">07395</a> <span class="preprocessor">        #define TIM_OC2BE                                    (0x00000800u)</span>
<a name="l07396"></a><a class="code" href="regs_8h.html#a30667fe3e6b04375fe467a6702416c62">07396</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_OC2BE_MASK                               (0x00000800u)</span>
<a name="l07397"></a><a class="code" href="regs_8h.html#a6ddd2d9700a72f25388c2a806e70f3d7">07397</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_OC2BE_BIT                                (11)</span>
<a name="l07398"></a><a class="code" href="regs_8h.html#a3c7094a2b7296e0e6a58531339c8c496">07398</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_OC2BE_BITS                               (1)</span>
<a name="l07399"></a>07399 <span class="preprocessor"></span>        <span class="comment">/* TIM_OC2FE field */</span>
<a name="l07400"></a><a class="code" href="regs_8h.html#a1a8ab9a645724a6cac047ca6b5b17175">07400</a> <span class="preprocessor">        #define TIM_OC2FE                                    (0x00000400u)</span>
<a name="l07401"></a><a class="code" href="regs_8h.html#a0db302c36571bee913501125e78d62b5">07401</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_OC2FE_MASK                               (0x00000400u)</span>
<a name="l07402"></a><a class="code" href="regs_8h.html#a12406a1e18896e88a1b01942fc7d0afd">07402</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_OC2FE_BIT                                (10)</span>
<a name="l07403"></a><a class="code" href="regs_8h.html#aaa7b8cc61477822fa50cc5cc71219cfc">07403</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_OC2FE_BITS                               (1)</span>
<a name="l07404"></a>07404 <span class="preprocessor"></span>        <span class="comment">/* TIM_CC2S field */</span>
<a name="l07405"></a><a class="code" href="regs_8h.html#a6eafdf2d0011147f4e8e012215ddf7c4">07405</a> <span class="preprocessor">        #define TIM_CC2S                                     (0x00000300u)</span>
<a name="l07406"></a><a class="code" href="regs_8h.html#ac94eaba089f7a90b38e58e21033f7132">07406</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CC2S_MASK                                (0x00000300u)</span>
<a name="l07407"></a><a class="code" href="regs_8h.html#a5313ba7631e390a54185445268f94e56">07407</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CC2S_BIT                                 (8)</span>
<a name="l07408"></a><a class="code" href="regs_8h.html#ab11ecfb26cb51d9a5e26ad5ecbb0ce22">07408</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CC2S_BITS                                (2)</span>
<a name="l07409"></a>07409 <span class="preprocessor"></span>        <span class="comment">/* TIM_OC1CE field */</span>
<a name="l07410"></a><a class="code" href="regs_8h.html#a09f2815080c3343831afbd991d57e9cd">07410</a> <span class="preprocessor">        #define TIM_OC1CE                                    (0x00000080u)</span>
<a name="l07411"></a><a class="code" href="regs_8h.html#a8bfc6e1dc18acacc71488d5af81ed28b">07411</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_OC1CE_MASK                               (0x00000080u)</span>
<a name="l07412"></a><a class="code" href="regs_8h.html#a375ba2393dbda3d501bb9ea43bffd7a9">07412</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_OC1CE_BIT                                (7)</span>
<a name="l07413"></a><a class="code" href="regs_8h.html#a4ef5417fe52b6e20e21adb6abe20cef6">07413</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_OC1CE_BITS                               (1)</span>
<a name="l07414"></a>07414 <span class="preprocessor"></span>        <span class="comment">/* TIM_OC1M field */</span>
<a name="l07415"></a><a class="code" href="regs_8h.html#a50f25f478e64c878383c0cfdb162ed61">07415</a> <span class="preprocessor">        #define TIM_OC1M                                     (0x00000070u)</span>
<a name="l07416"></a><a class="code" href="regs_8h.html#a9c2cf1e90973396a08638472c2d5ddda">07416</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_OC1M_MASK                                (0x00000070u)</span>
<a name="l07417"></a><a class="code" href="regs_8h.html#a9f8efea9e37915a37415bc9ebaa5cf42">07417</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_OC1M_BIT                                 (4)</span>
<a name="l07418"></a><a class="code" href="regs_8h.html#a94cc5c7d76c94b58e8cd2e0024558b59">07418</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_OC1M_BITS                                (3)</span>
<a name="l07419"></a>07419 <span class="preprocessor"></span>        <span class="comment">/* TIM_OC1PE field */</span>
<a name="l07420"></a><a class="code" href="regs_8h.html#ae47fceb51ca827d3eb8fd6dcb959e330">07420</a> <span class="preprocessor">        #define TIM_OC1PE                                    (0x00000008u)</span>
<a name="l07421"></a><a class="code" href="regs_8h.html#a1fd84abed4043dd88688b195d8e3fcc1">07421</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_OC1PE_MASK                               (0x00000008u)</span>
<a name="l07422"></a><a class="code" href="regs_8h.html#a742a8881aa0839974f79c793a84f2c8f">07422</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_OC1PE_BIT                                (3)</span>
<a name="l07423"></a><a class="code" href="regs_8h.html#a86f6f026edbb60659418240c4148d3b6">07423</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_OC1PE_BITS                               (1)</span>
<a name="l07424"></a>07424 <span class="preprocessor"></span>        <span class="comment">/* TIM_OC1FE field */</span>
<a name="l07425"></a><a class="code" href="regs_8h.html#a6bc82ee4eb049a0b2333ab3436076069">07425</a> <span class="preprocessor">        #define TIM_OC1FE                                    (0x00000004u)</span>
<a name="l07426"></a><a class="code" href="regs_8h.html#a9112a4b75df67a141743f954fe1c93ec">07426</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_OC1FE_MASK                               (0x00000004u)</span>
<a name="l07427"></a><a class="code" href="regs_8h.html#a13f957094d3db830a89121de73f6a153">07427</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_OC1FE_BIT                                (2)</span>
<a name="l07428"></a><a class="code" href="regs_8h.html#ae9c0188132b0caf7cf2db620ffa2a919">07428</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_OC1FE_BITS                               (1)</span>
<a name="l07429"></a>07429 <span class="preprocessor"></span>        <span class="comment">/* TIM_CC1S field */</span>
<a name="l07430"></a><a class="code" href="regs_8h.html#a2668431aad5e94473a602328894c2bfc">07430</a> <span class="preprocessor">        #define TIM_CC1S                                     (0x00000003u)</span>
<a name="l07431"></a><a class="code" href="regs_8h.html#ae385801b0d75730e219ab10c6b6877fc">07431</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CC1S_MASK                                (0x00000003u)</span>
<a name="l07432"></a><a class="code" href="regs_8h.html#a4e5a4d669d50b51b58ab1a1bf28f76d4">07432</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CC1S_BIT                                 (0)</span>
<a name="l07433"></a><a class="code" href="regs_8h.html#a95a7dabab2849ffd3b2b1bdfbb718336">07433</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CC1S_BITS                                (2)</span>
<a name="l07434"></a>07434 <span class="preprocessor"></span>
<a name="l07435"></a><a class="code" href="regs_8h.html#a14ec6bd56f829e0fa585198a4a3b9115">07435</a> <span class="preprocessor">#define TIM2_CCMR2                                           *((volatile int32u *)0x4000F01Cu)</span>
<a name="l07436"></a><a class="code" href="regs_8h.html#a05afbbca6cce3027014a49b0d5f51985">07436</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM2_CCMR2_REG                                       *((volatile int32u *)0x4000F01Cu)</span>
<a name="l07437"></a><a class="code" href="regs_8h.html#aeb779b1e225131e22bebd65cd28cd7da">07437</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM2_CCMR2_ADDR                                      (0x4000F01Cu)</span>
<a name="l07438"></a><a class="code" href="regs_8h.html#ae772d7247e9c3deaae41b9ab9dc20815">07438</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM2_CCMR2_RESET                                     (0x00000000u)</span>
<a name="l07439"></a>07439 <span class="preprocessor"></span>        <span class="comment">/* TIM_IC4F field */</span>
<a name="l07440"></a><a class="code" href="regs_8h.html#afafe882ab5846e852ec53ec185fdc6b7">07440</a> <span class="preprocessor">        #define TIM_IC4F                                     (0x0000F000u)</span>
<a name="l07441"></a><a class="code" href="regs_8h.html#a4688f2af2da8fabf7aab5b2a4b189081">07441</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_IC4F_MASK                                (0x0000F000u)</span>
<a name="l07442"></a><a class="code" href="regs_8h.html#a75880bef951b767cb58dde1aa317de11">07442</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_IC4F_BIT                                 (12)</span>
<a name="l07443"></a><a class="code" href="regs_8h.html#ad50557d1d411b91ce3f67302384d9610">07443</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_IC4F_BITS                                (4)</span>
<a name="l07444"></a>07444 <span class="preprocessor"></span>        <span class="comment">/* TIM_IC4PSC field */</span>
<a name="l07445"></a><a class="code" href="regs_8h.html#a40c88780ce0433825877c49ebaca0c2c">07445</a> <span class="preprocessor">        #define TIM_IC4PSC                                   (0x00000C00u)</span>
<a name="l07446"></a><a class="code" href="regs_8h.html#a07c82a857a1b2404c9936127b68f89e3">07446</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_IC4PSC_MASK                              (0x00000C00u)</span>
<a name="l07447"></a><a class="code" href="regs_8h.html#a859fcf08cca0415d9c327cb20d9d6595">07447</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_IC4PSC_BIT                               (10)</span>
<a name="l07448"></a><a class="code" href="regs_8h.html#a83be26b77462ca6742783978c067f56f">07448</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_IC4PSC_BITS                              (2)</span>
<a name="l07449"></a>07449 <span class="preprocessor"></span>        <span class="comment">/* TIM_IC3F field */</span>
<a name="l07450"></a><a class="code" href="regs_8h.html#a78094008c1d480ca585fff703bfaab76">07450</a> <span class="preprocessor">        #define TIM_IC3F                                     (0x000000F0u)</span>
<a name="l07451"></a><a class="code" href="regs_8h.html#a42eef38359d750c142758085a2d23e1a">07451</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_IC3F_MASK                                (0x000000F0u)</span>
<a name="l07452"></a><a class="code" href="regs_8h.html#aa188856019d1887f0d3951d8ac0ecaa6">07452</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_IC3F_BIT                                 (4)</span>
<a name="l07453"></a><a class="code" href="regs_8h.html#a597a17adcb0603746ed40dfa80bd459e">07453</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_IC3F_BITS                                (4)</span>
<a name="l07454"></a>07454 <span class="preprocessor"></span>        <span class="comment">/* TIM_IC3PSC field */</span>
<a name="l07455"></a><a class="code" href="regs_8h.html#a8400e1ef72108ff44a8815fd61fbf145">07455</a> <span class="preprocessor">        #define TIM_IC3PSC                                   (0x0000000Cu)</span>
<a name="l07456"></a><a class="code" href="regs_8h.html#a78ecc6259ac2f58eb88f29943b8882c1">07456</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_IC3PSC_MASK                              (0x0000000Cu)</span>
<a name="l07457"></a><a class="code" href="regs_8h.html#afc1691d925ad0fd1952d3711cab5fbdd">07457</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_IC3PSC_BIT                               (2)</span>
<a name="l07458"></a><a class="code" href="regs_8h.html#a414a9488f895dc995ac150ea21b945a5">07458</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_IC3PSC_BITS                              (2)</span>
<a name="l07459"></a>07459 <span class="preprocessor"></span>        <span class="comment">/* TIM_OC4CE field */</span>
<a name="l07460"></a><a class="code" href="regs_8h.html#ac54bd039fbfd49029ef4df816eb8abc2">07460</a> <span class="preprocessor">        #define TIM_OC4CE                                    (0x00008000u)</span>
<a name="l07461"></a><a class="code" href="regs_8h.html#a1ca90e6a2b8603c67c2dcc80bdb90c21">07461</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_OC4CE_MASK                               (0x00008000u)</span>
<a name="l07462"></a><a class="code" href="regs_8h.html#abfddcc065edd829f7228138680a5e07a">07462</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_OC4CE_BIT                                (15)</span>
<a name="l07463"></a><a class="code" href="regs_8h.html#ac0e798d7792625c5a7cf16705c9d3504">07463</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_OC4CE_BITS                               (1)</span>
<a name="l07464"></a>07464 <span class="preprocessor"></span>        <span class="comment">/* TIM_OC4M field */</span>
<a name="l07465"></a><a class="code" href="regs_8h.html#a505d27aacd603454af329630dc169d43">07465</a> <span class="preprocessor">        #define TIM_OC4M                                     (0x00007000u)</span>
<a name="l07466"></a><a class="code" href="regs_8h.html#aebd69a529394a2e71053e4e43c1d1e2c">07466</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_OC4M_MASK                                (0x00007000u)</span>
<a name="l07467"></a><a class="code" href="regs_8h.html#aa3f82e627f9ca14f7d75df0859e38743">07467</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_OC4M_BIT                                 (12)</span>
<a name="l07468"></a><a class="code" href="regs_8h.html#a4d1b98678c02b3eea0ad4a0a1dd8759f">07468</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_OC4M_BITS                                (3)</span>
<a name="l07469"></a>07469 <span class="preprocessor"></span>        <span class="comment">/* TIM_OC4BE field */</span>
<a name="l07470"></a><a class="code" href="regs_8h.html#a09b19386d5db1391219bffbc49390bab">07470</a> <span class="preprocessor">        #define TIM_OC4BE                                    (0x00000800u)</span>
<a name="l07471"></a><a class="code" href="regs_8h.html#a3e05498c44d6fc6c29f535e19af5cf7a">07471</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_OC4BE_MASK                               (0x00000800u)</span>
<a name="l07472"></a><a class="code" href="regs_8h.html#a319d3a2f911634ff66263953174e969e">07472</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_OC4BE_BIT                                (11)</span>
<a name="l07473"></a><a class="code" href="regs_8h.html#ad3e447b1c570772356e8efad88718f6c">07473</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_OC4BE_BITS                               (1)</span>
<a name="l07474"></a>07474 <span class="preprocessor"></span>        <span class="comment">/* TIM_OC4FE field */</span>
<a name="l07475"></a><a class="code" href="regs_8h.html#a152f2047c97191d78e19511f639073d2">07475</a> <span class="preprocessor">        #define TIM_OC4FE                                    (0x00000400u)</span>
<a name="l07476"></a><a class="code" href="regs_8h.html#ad2cb4a8a8ef79133f527a264b4dfe90f">07476</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_OC4FE_MASK                               (0x00000400u)</span>
<a name="l07477"></a><a class="code" href="regs_8h.html#a39ea18b8d39a4a0e69aba90fcdc00594">07477</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_OC4FE_BIT                                (10)</span>
<a name="l07478"></a><a class="code" href="regs_8h.html#a1ff381baba7017f78df2c1d4c401006d">07478</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_OC4FE_BITS                               (1)</span>
<a name="l07479"></a>07479 <span class="preprocessor"></span>        <span class="comment">/* TIM_CC4S field */</span>
<a name="l07480"></a><a class="code" href="regs_8h.html#a0b56ae2da980e11ebd0f5305807586df">07480</a> <span class="preprocessor">        #define TIM_CC4S                                     (0x00000300u)</span>
<a name="l07481"></a><a class="code" href="regs_8h.html#a673758bddda723135a2a57c08511b8d4">07481</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CC4S_MASK                                (0x00000300u)</span>
<a name="l07482"></a><a class="code" href="regs_8h.html#ab19dfe1494a508faac5cb90addd12be3">07482</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CC4S_BIT                                 (8)</span>
<a name="l07483"></a><a class="code" href="regs_8h.html#a3c229de3ecda8d8c6a176f78aacca304">07483</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CC4S_BITS                                (2)</span>
<a name="l07484"></a>07484 <span class="preprocessor"></span>        <span class="comment">/* TIM_OC3CE field */</span>
<a name="l07485"></a><a class="code" href="regs_8h.html#a9f02f5fb997ed6fbd19dc7c2379fb566">07485</a> <span class="preprocessor">        #define TIM_OC3CE                                    (0x00000080u)</span>
<a name="l07486"></a><a class="code" href="regs_8h.html#ab9fad4f4a8de8620109b281c1ae51122">07486</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_OC3CE_MASK                               (0x00000080u)</span>
<a name="l07487"></a><a class="code" href="regs_8h.html#acbdbfb4d2ef6fda417179195b98c9fda">07487</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_OC3CE_BIT                                (7)</span>
<a name="l07488"></a><a class="code" href="regs_8h.html#a1ab8be0ac63bb4da31f5d022c882c3fb">07488</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_OC3CE_BITS                               (1)</span>
<a name="l07489"></a>07489 <span class="preprocessor"></span>        <span class="comment">/* TIM_OC3M field */</span>
<a name="l07490"></a><a class="code" href="regs_8h.html#a8aaf357df2a0682c9c32a4cb56756578">07490</a> <span class="preprocessor">        #define TIM_OC3M                                     (0x00000070u)</span>
<a name="l07491"></a><a class="code" href="regs_8h.html#a09f9ae1d005ba995c01acb65329f50c6">07491</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_OC3M_MASK                                (0x00000070u)</span>
<a name="l07492"></a><a class="code" href="regs_8h.html#a1ab18e1b848be2090cfd095c5555d6c2">07492</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_OC3M_BIT                                 (4)</span>
<a name="l07493"></a><a class="code" href="regs_8h.html#a2483276abb26a1881a890c691ba13c54">07493</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_OC3M_BITS                                (3)</span>
<a name="l07494"></a>07494 <span class="preprocessor"></span>        <span class="comment">/* TIM_OC3BE field */</span>
<a name="l07495"></a><a class="code" href="regs_8h.html#a286c8245a271963f1a9121aecf817010">07495</a> <span class="preprocessor">        #define TIM_OC3BE                                    (0x00000008u)</span>
<a name="l07496"></a><a class="code" href="regs_8h.html#a5b7d03277365250a25ac60afb2471a30">07496</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_OC3BE_MASK                               (0x00000008u)</span>
<a name="l07497"></a><a class="code" href="regs_8h.html#a569ce9867ac8d8a4f5fedf0d8d149ebf">07497</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_OC3BE_BIT                                (3)</span>
<a name="l07498"></a><a class="code" href="regs_8h.html#aad4ed94cd5bedb85428d33ebd9296448">07498</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_OC3BE_BITS                               (1)</span>
<a name="l07499"></a>07499 <span class="preprocessor"></span>        <span class="comment">/* TIM_OC3FE field */</span>
<a name="l07500"></a><a class="code" href="regs_8h.html#a7c842e17784a13c540bf08ae540d4f75">07500</a> <span class="preprocessor">        #define TIM_OC3FE                                    (0x00000004u)</span>
<a name="l07501"></a><a class="code" href="regs_8h.html#a1bfb827c1bf0aa5e55349d1313978890">07501</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_OC3FE_MASK                               (0x00000004u)</span>
<a name="l07502"></a><a class="code" href="regs_8h.html#a91d120bab444f1ea69139880431101e4">07502</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_OC3FE_BIT                                (2)</span>
<a name="l07503"></a><a class="code" href="regs_8h.html#a37f7d33ad8495f0e8694a709bb821f02">07503</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_OC3FE_BITS                               (1)</span>
<a name="l07504"></a>07504 <span class="preprocessor"></span>        <span class="comment">/* TIM_CC3S field */</span>
<a name="l07505"></a><a class="code" href="regs_8h.html#ae180e33d39c3ae8b3e55f24d514df528">07505</a> <span class="preprocessor">        #define TIM_CC3S                                     (0x00000003u)</span>
<a name="l07506"></a><a class="code" href="regs_8h.html#a0406efac94ac338a044069f00a6d7c38">07506</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CC3S_MASK                                (0x00000003u)</span>
<a name="l07507"></a><a class="code" href="regs_8h.html#a613a7de1b635d6696fd61c557dfa7625">07507</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CC3S_BIT                                 (0)</span>
<a name="l07508"></a><a class="code" href="regs_8h.html#a982f06e9d773ca47c90c5876510939cb">07508</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CC3S_BITS                                (2)</span>
<a name="l07509"></a>07509 <span class="preprocessor"></span>
<a name="l07510"></a><a class="code" href="regs_8h.html#a80fc209e74f4074596daeafe34adc232">07510</a> <span class="preprocessor">#define TIM2_CCER                                            *((volatile int32u *)0x4000F020u)</span>
<a name="l07511"></a><a class="code" href="regs_8h.html#ad038a02cc395e6d737c64001dca2fff9">07511</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM2_CCER_REG                                        *((volatile int32u *)0x4000F020u)</span>
<a name="l07512"></a><a class="code" href="regs_8h.html#a68de4fae88394d8f66b0b6ea052b9c8a">07512</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM2_CCER_ADDR                                       (0x4000F020u)</span>
<a name="l07513"></a><a class="code" href="regs_8h.html#ad12334fd7ff3f30a514d9d742747c0da">07513</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM2_CCER_RESET                                      (0x00000000u)</span>
<a name="l07514"></a>07514 <span class="preprocessor"></span>        <span class="comment">/* TIM_CC4P field */</span>
<a name="l07515"></a><a class="code" href="regs_8h.html#a653a97dd63b2d75c2e4d55152be7252c">07515</a> <span class="preprocessor">        #define TIM_CC4P                                     (0x00002000u)</span>
<a name="l07516"></a><a class="code" href="regs_8h.html#ac8afabcadab9845ecb514ba5d8123890">07516</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CC4P_MASK                                (0x00002000u)</span>
<a name="l07517"></a><a class="code" href="regs_8h.html#afe1c044316385cd12be37e547f5067e8">07517</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CC4P_BIT                                 (13)</span>
<a name="l07518"></a><a class="code" href="regs_8h.html#a612c46f86e8aa8e697104bf5b886e99b">07518</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CC4P_BITS                                (1)</span>
<a name="l07519"></a>07519 <span class="preprocessor"></span>        <span class="comment">/* TIM_CC4E field */</span>
<a name="l07520"></a><a class="code" href="regs_8h.html#af9304c85880967bff66828376d9796e1">07520</a> <span class="preprocessor">        #define TIM_CC4E                                     (0x00001000u)</span>
<a name="l07521"></a><a class="code" href="regs_8h.html#a9b2a5bef5cd974bc07d73afe69d3243b">07521</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CC4E_MASK                                (0x00001000u)</span>
<a name="l07522"></a><a class="code" href="regs_8h.html#a4aca567a39e8d71190bfc4d3ca2d6128">07522</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CC4E_BIT                                 (12)</span>
<a name="l07523"></a><a class="code" href="regs_8h.html#ab4a841630804a5c8c74ef03484ce3180">07523</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CC4E_BITS                                (1)</span>
<a name="l07524"></a>07524 <span class="preprocessor"></span>        <span class="comment">/* TIM_CC3P field */</span>
<a name="l07525"></a><a class="code" href="regs_8h.html#a9e841149a764f0dd2f91f5b548001c09">07525</a> <span class="preprocessor">        #define TIM_CC3P                                     (0x00000200u)</span>
<a name="l07526"></a><a class="code" href="regs_8h.html#a0d9d314ecba6abecb7d2d198fb3b955a">07526</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CC3P_MASK                                (0x00000200u)</span>
<a name="l07527"></a><a class="code" href="regs_8h.html#a7b07705e6e07848f33d901bfe0ec2e82">07527</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CC3P_BIT                                 (9)</span>
<a name="l07528"></a><a class="code" href="regs_8h.html#a0fa8042f3efa090e1e51bfdb87817778">07528</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CC3P_BITS                                (1)</span>
<a name="l07529"></a>07529 <span class="preprocessor"></span>        <span class="comment">/* TIM_CC3E field */</span>
<a name="l07530"></a><a class="code" href="regs_8h.html#a3fe9e13ef85dd8508ee0a890e2141c6b">07530</a> <span class="preprocessor">        #define TIM_CC3E                                     (0x00000100u)</span>
<a name="l07531"></a><a class="code" href="regs_8h.html#af325ff115fb3d1849b9e59324cb60960">07531</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CC3E_MASK                                (0x00000100u)</span>
<a name="l07532"></a><a class="code" href="regs_8h.html#a47878395dcbeb5115c925ff304e6d369">07532</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CC3E_BIT                                 (8)</span>
<a name="l07533"></a><a class="code" href="regs_8h.html#ac4d02b43e687370d312f88c57a9ab001">07533</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CC3E_BITS                                (1)</span>
<a name="l07534"></a>07534 <span class="preprocessor"></span>        <span class="comment">/* TIM_CC2P field */</span>
<a name="l07535"></a><a class="code" href="regs_8h.html#a4bbe0949aa8219665cea08e15fbf9232">07535</a> <span class="preprocessor">        #define TIM_CC2P                                     (0x00000020u)</span>
<a name="l07536"></a><a class="code" href="regs_8h.html#a2fedc2914d87f3e20dcd0395b414fa47">07536</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CC2P_MASK                                (0x00000020u)</span>
<a name="l07537"></a><a class="code" href="regs_8h.html#adf448819d303e7c54769736bd81e7eb5">07537</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CC2P_BIT                                 (5)</span>
<a name="l07538"></a><a class="code" href="regs_8h.html#a425267758a181f37a792444d87d3a87d">07538</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CC2P_BITS                                (1)</span>
<a name="l07539"></a>07539 <span class="preprocessor"></span>        <span class="comment">/* TIM_CC2E field */</span>
<a name="l07540"></a><a class="code" href="regs_8h.html#aee18bf32936f5110ff85c3d06c536931">07540</a> <span class="preprocessor">        #define TIM_CC2E                                     (0x00000010u)</span>
<a name="l07541"></a><a class="code" href="regs_8h.html#a8a23a5d81ad9840624fa1dac39e1a8d9">07541</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CC2E_MASK                                (0x00000010u)</span>
<a name="l07542"></a><a class="code" href="regs_8h.html#a6c67121705bdec68e4fa35b89871bb1c">07542</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CC2E_BIT                                 (4)</span>
<a name="l07543"></a><a class="code" href="regs_8h.html#a38a0f03aa6effdaa87b886548a5508af">07543</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CC2E_BITS                                (1)</span>
<a name="l07544"></a>07544 <span class="preprocessor"></span>        <span class="comment">/* TIM_CC1P field */</span>
<a name="l07545"></a><a class="code" href="regs_8h.html#a167da7a89e49b0fc184b13abc488df63">07545</a> <span class="preprocessor">        #define TIM_CC1P                                     (0x00000002u)</span>
<a name="l07546"></a><a class="code" href="regs_8h.html#a66cdc32958c6c75ca4b82a71cc029e8b">07546</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CC1P_MASK                                (0x00000002u)</span>
<a name="l07547"></a><a class="code" href="regs_8h.html#a1485c21b2b46a47a38d076ba4f06bd82">07547</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CC1P_BIT                                 (1)</span>
<a name="l07548"></a><a class="code" href="regs_8h.html#aa17738c1c8676323544dd6486a71205b">07548</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CC1P_BITS                                (1)</span>
<a name="l07549"></a>07549 <span class="preprocessor"></span>        <span class="comment">/* TIM_CC1E field */</span>
<a name="l07550"></a><a class="code" href="regs_8h.html#a7a2873e46fc829a98ddd1ebe7093e931">07550</a> <span class="preprocessor">        #define TIM_CC1E                                     (0x00000001u)</span>
<a name="l07551"></a><a class="code" href="regs_8h.html#aab5cca61870da963a235c4d439ca21c9">07551</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CC1E_MASK                                (0x00000001u)</span>
<a name="l07552"></a><a class="code" href="regs_8h.html#a868e52dfa19f42256f46c45baa4a9c2b">07552</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CC1E_BIT                                 (0)</span>
<a name="l07553"></a><a class="code" href="regs_8h.html#a83d22b2eec310ffaaaced79dbed2f25b">07553</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CC1E_BITS                                (1)</span>
<a name="l07554"></a>07554 <span class="preprocessor"></span>
<a name="l07555"></a><a class="code" href="regs_8h.html#adaca4b7a298da08c4795d6a1177c1abe">07555</a> <span class="preprocessor">#define TIM2_CNT                                             *((volatile int32u *)0x4000F024u)</span>
<a name="l07556"></a><a class="code" href="regs_8h.html#a578c298ad89ae1f79090215fa7336a04">07556</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM2_CNT_REG                                         *((volatile int32u *)0x4000F024u)</span>
<a name="l07557"></a><a class="code" href="regs_8h.html#a30dacef6cfbbd067703e1df5e5809954">07557</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM2_CNT_ADDR                                        (0x4000F024u)</span>
<a name="l07558"></a><a class="code" href="regs_8h.html#a5eaa238e272d1e7f0946558c2664b707">07558</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM2_CNT_RESET                                       (0x00000000u)</span>
<a name="l07559"></a>07559 <span class="preprocessor"></span>        <span class="comment">/* TIM_CNT field */</span>
<a name="l07560"></a><a class="code" href="regs_8h.html#aacd26d1c6c2dd1adf19185dbd4115adc">07560</a> <span class="preprocessor">        #define TIM_CNT                                      (0x0000FFFFu)</span>
<a name="l07561"></a><a class="code" href="regs_8h.html#a9b4bff7eef0bcfe3c0c73c2b546d8f94">07561</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CNT_MASK                                 (0x0000FFFFu)</span>
<a name="l07562"></a><a class="code" href="regs_8h.html#aaab733e660aa245fcb48cded7ed790c0">07562</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CNT_BIT                                  (0)</span>
<a name="l07563"></a><a class="code" href="regs_8h.html#a3032da5d3694a698ba3988285bdcff39">07563</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CNT_BITS                                 (16)</span>
<a name="l07564"></a>07564 <span class="preprocessor"></span>
<a name="l07565"></a><a class="code" href="regs_8h.html#af0e1e8b150a6a80588c2de7b4abe1994">07565</a> <span class="preprocessor">#define TIM2_PSC                                             *((volatile int32u *)0x4000F028u)</span>
<a name="l07566"></a><a class="code" href="regs_8h.html#ac9869ae537f060c8ec0b52d1e85050ef">07566</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM2_PSC_REG                                         *((volatile int32u *)0x4000F028u)</span>
<a name="l07567"></a><a class="code" href="regs_8h.html#af445bf6e4be09f3eaac1e39e49abd768">07567</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM2_PSC_ADDR                                        (0x4000F028u)</span>
<a name="l07568"></a><a class="code" href="regs_8h.html#a1a2e0253ca649b32f18316dc8e3fc900">07568</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM2_PSC_RESET                                       (0x00000000u)</span>
<a name="l07569"></a>07569 <span class="preprocessor"></span>        <span class="comment">/* TIM_PSC field */</span>
<a name="l07570"></a><a class="code" href="regs_8h.html#a2bb1e882249d790249869fbee222fcec">07570</a> <span class="preprocessor">        #define TIM_PSC                                      (0x0000000Fu)</span>
<a name="l07571"></a><a class="code" href="regs_8h.html#adc27418ca0dd6f83db8e6cf316cbb1f8">07571</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_PSC_MASK                                 (0x0000000Fu)</span>
<a name="l07572"></a><a class="code" href="regs_8h.html#aa765cea162f4ad965672b6e40ebfe397">07572</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_PSC_BIT                                  (0)</span>
<a name="l07573"></a><a class="code" href="regs_8h.html#a67df7414735cfac8f7567862f888398b">07573</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_PSC_BITS                                 (4)</span>
<a name="l07574"></a>07574 <span class="preprocessor"></span>
<a name="l07575"></a><a class="code" href="regs_8h.html#a7e23a551449bab7a29e421d494b5fb4f">07575</a> <span class="preprocessor">#define TIM2_ARR                                             *((volatile int32u *)0x4000F02Cu)</span>
<a name="l07576"></a><a class="code" href="regs_8h.html#ab4df9d27671bcfbe20460f0ce640d1f6">07576</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM2_ARR_REG                                         *((volatile int32u *)0x4000F02Cu)</span>
<a name="l07577"></a><a class="code" href="regs_8h.html#afa70ef32eb8f5a71e35065b8c35a292e">07577</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM2_ARR_ADDR                                        (0x4000F02Cu)</span>
<a name="l07578"></a><a class="code" href="regs_8h.html#ab0b635651f994040ca192ddfb857f4d3">07578</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM2_ARR_RESET                                       (0x0000FFFFu)</span>
<a name="l07579"></a>07579 <span class="preprocessor"></span>        <span class="comment">/* TIM_ARR field */</span>
<a name="l07580"></a><a class="code" href="regs_8h.html#a0983628a0033fbfcf64b5bb1fc5dd221">07580</a> <span class="preprocessor">        #define TIM_ARR                                      (0x0000FFFFu)</span>
<a name="l07581"></a><a class="code" href="regs_8h.html#a48b47cc479112f9b0a93ff4f9c1395fb">07581</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_ARR_MASK                                 (0x0000FFFFu)</span>
<a name="l07582"></a><a class="code" href="regs_8h.html#a93d992d104bd35c57ab79eec35869a0b">07582</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_ARR_BIT                                  (0)</span>
<a name="l07583"></a><a class="code" href="regs_8h.html#a302737404a2cd1622620e861bb17d563">07583</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_ARR_BITS                                 (16)</span>
<a name="l07584"></a>07584 <span class="preprocessor"></span>
<a name="l07585"></a><a class="code" href="regs_8h.html#a6521924eaaa3365f52a534bed3b2393e">07585</a> <span class="preprocessor">#define TIM2_CCR1                                            *((volatile int32u *)0x4000F034u)</span>
<a name="l07586"></a><a class="code" href="regs_8h.html#ae674c37608e6dc5f97350c35e8de35c8">07586</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM2_CCR1_REG                                        *((volatile int32u *)0x4000F034u)</span>
<a name="l07587"></a><a class="code" href="regs_8h.html#aceb12b8fef55deb7c1315a0a1c2fa8c5">07587</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM2_CCR1_ADDR                                       (0x4000F034u)</span>
<a name="l07588"></a><a class="code" href="regs_8h.html#aa30a5baac421e18be86146da0413b189">07588</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM2_CCR1_RESET                                      (0x00000000u)</span>
<a name="l07589"></a>07589 <span class="preprocessor"></span>        <span class="comment">/* TIM_CCR field */</span>
<a name="l07590"></a>07590 <span class="preprocessor">        #define TIM_CCR                                      (0x0000FFFFu)</span>
<a name="l07591"></a>07591 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CCR_MASK                                 (0x0000FFFFu)</span>
<a name="l07592"></a>07592 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CCR_BIT                                  (0)</span>
<a name="l07593"></a>07593 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CCR_BITS                                 (16)</span>
<a name="l07594"></a>07594 <span class="preprocessor"></span>
<a name="l07595"></a><a class="code" href="regs_8h.html#a90dc350645b31d39018ccdf2a7f17cfa">07595</a> <span class="preprocessor">#define TIM2_CCR2                                            *((volatile int32u *)0x4000F038u)</span>
<a name="l07596"></a><a class="code" href="regs_8h.html#a96f5f6fad7d15538275f3c87c73e5301">07596</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM2_CCR2_REG                                        *((volatile int32u *)0x4000F038u)</span>
<a name="l07597"></a><a class="code" href="regs_8h.html#ad242f6819afe93b0c4e3a09f7adf6af9">07597</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM2_CCR2_ADDR                                       (0x4000F038u)</span>
<a name="l07598"></a><a class="code" href="regs_8h.html#a3c0828b6a5c78707701a45d4ee7ad75c">07598</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM2_CCR2_RESET                                      (0x00000000u)</span>
<a name="l07599"></a>07599 <span class="preprocessor"></span>        <span class="comment">/* TIM_CCR field */</span>
<a name="l07600"></a>07600 <span class="preprocessor">        #define TIM_CCR                                      (0x0000FFFFu)</span>
<a name="l07601"></a>07601 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CCR_MASK                                 (0x0000FFFFu)</span>
<a name="l07602"></a>07602 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CCR_BIT                                  (0)</span>
<a name="l07603"></a>07603 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CCR_BITS                                 (16)</span>
<a name="l07604"></a>07604 <span class="preprocessor"></span>
<a name="l07605"></a><a class="code" href="regs_8h.html#a9fa8857ebda1411d658df6c82475c748">07605</a> <span class="preprocessor">#define TIM2_CCR3                                            *((volatile int32u *)0x4000F03Cu)</span>
<a name="l07606"></a><a class="code" href="regs_8h.html#aeba72d0a781fbd50ce270e78b8ace6a4">07606</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM2_CCR3_REG                                        *((volatile int32u *)0x4000F03Cu)</span>
<a name="l07607"></a><a class="code" href="regs_8h.html#afede8f0c69ec6f7b93113ab18ee47717">07607</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM2_CCR3_ADDR                                       (0x4000F03Cu)</span>
<a name="l07608"></a><a class="code" href="regs_8h.html#a8bd2031bab56d5413898fee1d32d02fe">07608</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM2_CCR3_RESET                                      (0x00000000u)</span>
<a name="l07609"></a>07609 <span class="preprocessor"></span>        <span class="comment">/* TIM_CCR field */</span>
<a name="l07610"></a>07610 <span class="preprocessor">        #define TIM_CCR                                      (0x0000FFFFu)</span>
<a name="l07611"></a>07611 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CCR_MASK                                 (0x0000FFFFu)</span>
<a name="l07612"></a>07612 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CCR_BIT                                  (0)</span>
<a name="l07613"></a>07613 <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CCR_BITS                                 (16)</span>
<a name="l07614"></a>07614 <span class="preprocessor"></span>
<a name="l07615"></a><a class="code" href="regs_8h.html#a4534249afad65e30e8342fff338f73e6">07615</a> <span class="preprocessor">#define TIM2_CCR4                                            *((volatile int32u *)0x4000F040u)</span>
<a name="l07616"></a><a class="code" href="regs_8h.html#aee35eab65f94fe52db92719549e54e8e">07616</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM2_CCR4_REG                                        *((volatile int32u *)0x4000F040u)</span>
<a name="l07617"></a><a class="code" href="regs_8h.html#a3923e7d99db1805828ae07bdd115f55e">07617</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM2_CCR4_ADDR                                       (0x4000F040u)</span>
<a name="l07618"></a><a class="code" href="regs_8h.html#abc87edc914d8e5187dcfada87b25a0a4">07618</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM2_CCR4_RESET                                      (0x00000000u)</span>
<a name="l07619"></a>07619 <span class="preprocessor"></span>        <span class="comment">/* TIM_CCR field */</span>
<a name="l07620"></a><a class="code" href="regs_8h.html#ac3ef5a2e6bedcda18ec44d958ac3d6e2">07620</a> <span class="preprocessor">        #define TIM_CCR                                      (0x0000FFFFu)</span>
<a name="l07621"></a><a class="code" href="regs_8h.html#a178e2bc5f8170f2fb457b9c52c705a26">07621</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CCR_MASK                                 (0x0000FFFFu)</span>
<a name="l07622"></a><a class="code" href="regs_8h.html#ade38823dd999e35cc069859aa4437bde">07622</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CCR_BIT                                  (0)</span>
<a name="l07623"></a><a class="code" href="regs_8h.html#a796ecbf8a43146fd1973ec8aa48579e0">07623</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CCR_BITS                                 (16)</span>
<a name="l07624"></a>07624 <span class="preprocessor"></span>
<a name="l07625"></a><a class="code" href="regs_8h.html#a1d0a9ed79cfba2ccd0606a8a887224af">07625</a> <span class="preprocessor">#define TIM2_OR                                              *((volatile int32u *)0x4000F050u)</span>
<a name="l07626"></a><a class="code" href="regs_8h.html#a90b5939a364c801b08d771803ce49a54">07626</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM2_OR_REG                                          *((volatile int32u *)0x4000F050u)</span>
<a name="l07627"></a><a class="code" href="regs_8h.html#ad6158afc8f0f01c4d1ddf3af7bce6ef8">07627</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM2_OR_ADDR                                         (0x4000F050u)</span>
<a name="l07628"></a><a class="code" href="regs_8h.html#ac89704f435c23d76470926a400a31683">07628</a> <span class="preprocessor"></span><span class="preprocessor">#define TIM2_OR_RESET                                        (0x00000000u)</span>
<a name="l07629"></a>07629 <span class="preprocessor"></span>        <span class="comment">/* TIM_REMAPC4 field */</span>
<a name="l07630"></a><a class="code" href="regs_8h.html#ad73924d513ee88df4d8b1c896ab814f9">07630</a> <span class="preprocessor">        #define TIM_REMAPC4                                  (0x00000080u)</span>
<a name="l07631"></a><a class="code" href="regs_8h.html#ac3b26863479d269cab75cb3f6300e9e2">07631</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_REMAPC4_MASK                             (0x00000080u)</span>
<a name="l07632"></a><a class="code" href="regs_8h.html#a52a9e58d57934d0c43c6e1caca681a8c">07632</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_REMAPC4_BIT                              (7)</span>
<a name="l07633"></a><a class="code" href="regs_8h.html#a83ebf6a988628f5750960423330b8ac0">07633</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_REMAPC4_BITS                             (1)</span>
<a name="l07634"></a>07634 <span class="preprocessor"></span>        <span class="comment">/* TIM_REMAPC3 field */</span>
<a name="l07635"></a><a class="code" href="regs_8h.html#a1218673353c52e39f1d8ed36cb6619d5">07635</a> <span class="preprocessor">        #define TIM_REMAPC3                                  (0x00000040u)</span>
<a name="l07636"></a><a class="code" href="regs_8h.html#a9b5e63f6181c2b883ea1b887992147c4">07636</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_REMAPC3_MASK                             (0x00000040u)</span>
<a name="l07637"></a><a class="code" href="regs_8h.html#a185263324b172121508d999d93773ec6">07637</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_REMAPC3_BIT                              (6)</span>
<a name="l07638"></a><a class="code" href="regs_8h.html#aaa57caf2b25621da3284b6ae0f5b8bcb">07638</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_REMAPC3_BITS                             (1)</span>
<a name="l07639"></a>07639 <span class="preprocessor"></span>        <span class="comment">/* TIM_REMAPC2 field */</span>
<a name="l07640"></a><a class="code" href="regs_8h.html#a3302b42cbd9c067018eec027226e50bc">07640</a> <span class="preprocessor">        #define TIM_REMAPC2                                  (0x00000020u)</span>
<a name="l07641"></a><a class="code" href="regs_8h.html#acb2798887e07847c05b755c534b00fb2">07641</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_REMAPC2_MASK                             (0x00000020u)</span>
<a name="l07642"></a><a class="code" href="regs_8h.html#a233ea5aa13e5c329f74370ace6504f77">07642</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_REMAPC2_BIT                              (5)</span>
<a name="l07643"></a><a class="code" href="regs_8h.html#aff391de32bed58ac032718823e840c9e">07643</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_REMAPC2_BITS                             (1)</span>
<a name="l07644"></a>07644 <span class="preprocessor"></span>        <span class="comment">/* TIM_REMAPC1 field */</span>
<a name="l07645"></a><a class="code" href="regs_8h.html#a6582447407bab4be8710514786a92233">07645</a> <span class="preprocessor">        #define TIM_REMAPC1                                  (0x00000010u)</span>
<a name="l07646"></a><a class="code" href="regs_8h.html#ad4fdc16e9272d5a212c3d1d9b615f7f3">07646</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_REMAPC1_MASK                             (0x00000010u)</span>
<a name="l07647"></a><a class="code" href="regs_8h.html#a80c505e1493988929215b41606405f08">07647</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_REMAPC1_BIT                              (4)</span>
<a name="l07648"></a><a class="code" href="regs_8h.html#a0a6cc86cbb187d4c2f57eabe195c23ac">07648</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_REMAPC1_BITS                             (1)</span>
<a name="l07649"></a>07649 <span class="preprocessor"></span>        <span class="comment">/* TIM_ORRSVD field */</span>
<a name="l07650"></a><a class="code" href="regs_8h.html#a21f3cb4ca382e5c3874691a35fe6e4a5">07650</a> <span class="preprocessor">        #define TIM_ORRSVD                                   (0x00000008u)</span>
<a name="l07651"></a><a class="code" href="regs_8h.html#ad70700b8984e363a1a4abbf4b4ac75ad">07651</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_ORRSVD_MASK                              (0x00000008u)</span>
<a name="l07652"></a><a class="code" href="regs_8h.html#a6ec1331f8f0fc2efa6e94ab091bcb9e3">07652</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_ORRSVD_BIT                               (3)</span>
<a name="l07653"></a><a class="code" href="regs_8h.html#a786ba2511fd22296ba0161cfd23ed699">07653</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_ORRSVD_BITS                              (1)</span>
<a name="l07654"></a>07654 <span class="preprocessor"></span>        <span class="comment">/* TIM_CLKMSKEN field */</span>
<a name="l07655"></a><a class="code" href="regs_8h.html#af91a0535275ece6079d26da189445038">07655</a> <span class="preprocessor">        #define TIM_CLKMSKEN                                 (0x00000004u)</span>
<a name="l07656"></a><a class="code" href="regs_8h.html#aa4a3fe90d4bcf265dcec9959f90d52d6">07656</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CLKMSKEN_MASK                            (0x00000004u)</span>
<a name="l07657"></a><a class="code" href="regs_8h.html#ab96d1ce2428c86599f8d514a34696103">07657</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CLKMSKEN_BIT                             (2)</span>
<a name="l07658"></a><a class="code" href="regs_8h.html#aa87435fac30e3310096a51d0eb0ce03a">07658</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM_CLKMSKEN_BITS                            (1)</span>
<a name="l07659"></a>07659 <span class="preprocessor"></span>        <span class="comment">/* TIM1_EXTRIGSEL field */</span>
<a name="l07660"></a><a class="code" href="regs_8h.html#aa2908f6bd57dab15a6bc9fde4d91bc3e">07660</a> <span class="preprocessor">        #define TIM1_EXTRIGSEL                               (0x00000003u)</span>
<a name="l07661"></a><a class="code" href="regs_8h.html#a2e3989c2ed4db36aafa3d61443c73186">07661</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM1_EXTRIGSEL_MASK                          (0x00000003u)</span>
<a name="l07662"></a><a class="code" href="regs_8h.html#a666c7ae1991cc98d553f818b12e54430">07662</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM1_EXTRIGSEL_BIT                           (0)</span>
<a name="l07663"></a><a class="code" href="regs_8h.html#aaf5c654a758a602ba41edf9e92e19952">07663</a> <span class="preprocessor"></span><span class="preprocessor">        #define TIM1_EXTRIGSEL_BITS                          (2)</span>
<a name="l07664"></a>07664 <span class="preprocessor"></span>
<a name="l07665"></a>07665 <span class="comment">/* EXT_RAM block */</span>
<a name="l07666"></a><a class="code" href="regs_8h.html#a7659c05f5ec46142e019440fba6d7fd7">07666</a> <span class="preprocessor">#define DATA_EXT_RAM_BASE                                    (0x60000000u)</span>
<a name="l07667"></a><a class="code" href="regs_8h.html#a679b03fac353a3495238b40a5646dcd5">07667</a> <span class="preprocessor"></span><span class="preprocessor">#define DATA_EXT_RAM_END                                     (0x9FFFFFFFu)</span>
<a name="l07668"></a><a class="code" href="regs_8h.html#a79d441f3d877979e5373e08d60c057f3">07668</a> <span class="preprocessor"></span><span class="preprocessor">#define DATA_EXT_RAM_SIZE                                    (DATA_EXT_RAM_END - DATA_EXT_RAM_BASE + 1)</span>
<a name="l07669"></a>07669 <span class="preprocessor"></span>
<a name="l07670"></a>07670 <span class="comment">/* EXT_DEVICE block */</span>
<a name="l07671"></a><a class="code" href="regs_8h.html#a7fffce2e2fb1a0a9fa63b976521783a3">07671</a> <span class="preprocessor">#define DATA_EXT_DEVICE_BASE                                 (0xA0000000u)</span>
<a name="l07672"></a><a class="code" href="regs_8h.html#adf8280131a619471faf182f3989c8e02">07672</a> <span class="preprocessor"></span><span class="preprocessor">#define DATA_EXT_DEVICE_END                                  (0xDFFFFFFFu)</span>
<a name="l07673"></a><a class="code" href="regs_8h.html#aa7ce143aa61736fd514500c81be8349c">07673</a> <span class="preprocessor"></span><span class="preprocessor">#define DATA_EXT_DEVICE_SIZE                                 (DATA_EXT_DEVICE_END - DATA_EXT_DEVICE_BASE + 1)</span>
<a name="l07674"></a>07674 <span class="preprocessor"></span>
<a name="l07675"></a>07675 <span class="comment">/* ITM block */</span>
<a name="l07676"></a><a class="code" href="regs_8h.html#a209d3b12bcb657ffb75aa47e160885aa">07676</a> <span class="preprocessor">#define DATA_ITM_BASE                                        (0xE0000000u)</span>
<a name="l07677"></a><a class="code" href="regs_8h.html#a14fcae3349bc588025b802cd4aec5152">07677</a> <span class="preprocessor"></span><span class="preprocessor">#define DATA_ITM_END                                         (0xE0000FFFu)</span>
<a name="l07678"></a><a class="code" href="regs_8h.html#addb4aa10433130a39544ea59ae0d2318">07678</a> <span class="preprocessor"></span><span class="preprocessor">#define DATA_ITM_SIZE                                        (DATA_ITM_END - DATA_ITM_BASE + 1)</span>
<a name="l07679"></a>07679 <span class="preprocessor"></span>
<a name="l07680"></a><a class="code" href="regs_8h.html#af27b1ab98c8fba39a9114d1c83ff712b">07680</a> <span class="preprocessor">#define ITM_SP0                                              *((volatile int32u *)0xE0000000u)</span>
<a name="l07681"></a><a class="code" href="regs_8h.html#a0eb43f1c4c0d6b4e03b16e40320f3d51">07681</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_SP0_REG                                          *((volatile int32u *)0xE0000000u)</span>
<a name="l07682"></a><a class="code" href="regs_8h.html#a465ec6f58423173b845b7699d7b84631">07682</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_SP0_ADDR                                         (0xE0000000u)</span>
<a name="l07683"></a><a class="code" href="regs_8h.html#a01a3e49c4bb52d7d7c655b55a037458e">07683</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_SP0_RESET                                        (0x00000000u)</span>
<a name="l07684"></a>07684 <span class="preprocessor"></span>        <span class="comment">/* FIFOREADY field */</span>
<a name="l07685"></a><a class="code" href="regs_8h.html#a928bac08c83133a2bbb243d2b08108a4">07685</a> <span class="preprocessor">        #define ITM_SP0_FIFOREADY                            (0x00000001u)</span>
<a name="l07686"></a><a class="code" href="regs_8h.html#ad4a0dbef7003f429fc7d696894b4ce6a">07686</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP0_FIFOREADY_MASK                       (0x00000001u)</span>
<a name="l07687"></a><a class="code" href="regs_8h.html#a56a9aa5c00f423e3771cc2ed57762a09">07687</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP0_FIFOREADY_BIT                        (0)</span>
<a name="l07688"></a><a class="code" href="regs_8h.html#a45fbaff4fb62c41be0d07d46c7c3608e">07688</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP0_FIFOREADY_BITS                       (1)</span>
<a name="l07689"></a>07689 <span class="preprocessor"></span>        <span class="comment">/* STIMULUS field */</span>
<a name="l07690"></a><a class="code" href="regs_8h.html#a456822c791d1938f79e06602503d1016">07690</a> <span class="preprocessor">        #define ITM_SP0_STIMULUS                             (0xFFFFFFFFu)</span>
<a name="l07691"></a><a class="code" href="regs_8h.html#a4fa77d351596c0e4067106561f6a7f11">07691</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP0_STIMULUS_MASK                        (0xFFFFFFFFu)</span>
<a name="l07692"></a><a class="code" href="regs_8h.html#ac32b77ffecaf8d98f72d31d8dd691c4e">07692</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP0_STIMULUS_BIT                         (0)</span>
<a name="l07693"></a><a class="code" href="regs_8h.html#ab191254b5843dd80acadacd29c56d7c6">07693</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP0_STIMULUS_BITS                        (32)</span>
<a name="l07694"></a>07694 <span class="preprocessor"></span>
<a name="l07695"></a><a class="code" href="regs_8h.html#aac2008cd351144cfbb907c25b07cffc8">07695</a> <span class="preprocessor">#define ITM_SP1                                              *((volatile int32u *)0xE0000004u)</span>
<a name="l07696"></a><a class="code" href="regs_8h.html#a8f8a510bc377c8d33d80d684397ba29a">07696</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_SP1_REG                                          *((volatile int32u *)0xE0000004u)</span>
<a name="l07697"></a><a class="code" href="regs_8h.html#a6fc7a4f943e70a4aa3508349554d7458">07697</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_SP1_ADDR                                         (0xE0000004u)</span>
<a name="l07698"></a><a class="code" href="regs_8h.html#a4dd03876ba5140e38609e40de4f5b76c">07698</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_SP1_RESET                                        (0x00000000u)</span>
<a name="l07699"></a>07699 <span class="preprocessor"></span>        <span class="comment">/* FIFOREADY field */</span>
<a name="l07700"></a><a class="code" href="regs_8h.html#a268dcbb1106d75ca49a442686333c470">07700</a> <span class="preprocessor">        #define ITM_SP1_FIFOREADY                            (0x00000001u)</span>
<a name="l07701"></a><a class="code" href="regs_8h.html#ae85b03b91b7d66ca8d8e33645742313f">07701</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP1_FIFOREADY_MASK                       (0x00000001u)</span>
<a name="l07702"></a><a class="code" href="regs_8h.html#aa240d3111d6b119ed482d77e219d95e7">07702</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP1_FIFOREADY_BIT                        (0)</span>
<a name="l07703"></a><a class="code" href="regs_8h.html#aef976687eae95688998f7e9a981f882e">07703</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP1_FIFOREADY_BITS                       (1)</span>
<a name="l07704"></a>07704 <span class="preprocessor"></span>        <span class="comment">/* STIMULUS field */</span>
<a name="l07705"></a><a class="code" href="regs_8h.html#af752758e0f24700bf5e70aaa044a6a18">07705</a> <span class="preprocessor">        #define ITM_SP1_STIMULUS                             (0xFFFFFFFFu)</span>
<a name="l07706"></a><a class="code" href="regs_8h.html#a0e66ba7ee9b3bcc0d9df2cc3a1a14a36">07706</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP1_STIMULUS_MASK                        (0xFFFFFFFFu)</span>
<a name="l07707"></a><a class="code" href="regs_8h.html#ac847fccff7e4894bf1980cd421c99295">07707</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP1_STIMULUS_BIT                         (0)</span>
<a name="l07708"></a><a class="code" href="regs_8h.html#a72606734b2c4bd77dc05ee17f0c40e42">07708</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP1_STIMULUS_BITS                        (32)</span>
<a name="l07709"></a>07709 <span class="preprocessor"></span>
<a name="l07710"></a><a class="code" href="regs_8h.html#ae0ed5b2b6d221411e944dce33c52e064">07710</a> <span class="preprocessor">#define ITM_SP2                                              *((volatile int32u *)0xE0000008u)</span>
<a name="l07711"></a><a class="code" href="regs_8h.html#aa02f8fc2f5b95c19ba65cc7647fce91d">07711</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_SP2_REG                                          *((volatile int32u *)0xE0000008u)</span>
<a name="l07712"></a><a class="code" href="regs_8h.html#aa7648e4615fde998e588603e39d73c59">07712</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_SP2_ADDR                                         (0xE0000008u)</span>
<a name="l07713"></a><a class="code" href="regs_8h.html#a097c6346211e0db2c914faaf345cb27c">07713</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_SP2_RESET                                        (0x00000000u)</span>
<a name="l07714"></a>07714 <span class="preprocessor"></span>        <span class="comment">/* FIFOREADY field */</span>
<a name="l07715"></a><a class="code" href="regs_8h.html#a248509fc542eeceb8e8906982d2d085c">07715</a> <span class="preprocessor">        #define ITM_SP2_FIFOREADY                            (0x00000001u)</span>
<a name="l07716"></a><a class="code" href="regs_8h.html#a1de5f715ef90063d054454c21aebdf66">07716</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP2_FIFOREADY_MASK                       (0x00000001u)</span>
<a name="l07717"></a><a class="code" href="regs_8h.html#ae469a278169d5eb382c848ed7f2dc414">07717</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP2_FIFOREADY_BIT                        (0)</span>
<a name="l07718"></a><a class="code" href="regs_8h.html#ae5b3900dc121341ec4c6da15c9585618">07718</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP2_FIFOREADY_BITS                       (1)</span>
<a name="l07719"></a>07719 <span class="preprocessor"></span>        <span class="comment">/* STIMULUS field */</span>
<a name="l07720"></a><a class="code" href="regs_8h.html#a9418dedc589a2a77ad9fd759781264f6">07720</a> <span class="preprocessor">        #define ITM_SP2_STIMULUS                             (0xFFFFFFFFu)</span>
<a name="l07721"></a><a class="code" href="regs_8h.html#afe5715b1a20739e080fce3e0bb76bd40">07721</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP2_STIMULUS_MASK                        (0xFFFFFFFFu)</span>
<a name="l07722"></a><a class="code" href="regs_8h.html#a15f893a6a9a1472413df0608026fd953">07722</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP2_STIMULUS_BIT                         (0)</span>
<a name="l07723"></a><a class="code" href="regs_8h.html#a4405ff7ba5f4e793dd98e26c16db9ae8">07723</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP2_STIMULUS_BITS                        (32)</span>
<a name="l07724"></a>07724 <span class="preprocessor"></span>
<a name="l07725"></a><a class="code" href="regs_8h.html#a4776b54f5e6f7e9db688bcafebb3dde5">07725</a> <span class="preprocessor">#define ITM_SP3                                              *((volatile int32u *)0xE000000Cu)</span>
<a name="l07726"></a><a class="code" href="regs_8h.html#a6d5308261301da8db2ac15824a11a6e4">07726</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_SP3_REG                                          *((volatile int32u *)0xE000000Cu)</span>
<a name="l07727"></a><a class="code" href="regs_8h.html#a6ad9cf84778005821ca770425e07613e">07727</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_SP3_ADDR                                         (0xE000000Cu)</span>
<a name="l07728"></a><a class="code" href="regs_8h.html#a1f556a4a01339f42b22e0ac79a35fe0e">07728</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_SP3_RESET                                        (0x00000000u)</span>
<a name="l07729"></a>07729 <span class="preprocessor"></span>        <span class="comment">/* FIFOREADY field */</span>
<a name="l07730"></a><a class="code" href="regs_8h.html#a2b5edf11202366b58fbd50fb87d22554">07730</a> <span class="preprocessor">        #define ITM_SP3_FIFOREADY                            (0x00000001u)</span>
<a name="l07731"></a><a class="code" href="regs_8h.html#ad50b7209ac7758695382f396fb95ccee">07731</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP3_FIFOREADY_MASK                       (0x00000001u)</span>
<a name="l07732"></a><a class="code" href="regs_8h.html#aa2eeb7771cbb4a39f6a0174e4a0ad137">07732</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP3_FIFOREADY_BIT                        (0)</span>
<a name="l07733"></a><a class="code" href="regs_8h.html#a138a2887f017d333923460ddd661b7a1">07733</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP3_FIFOREADY_BITS                       (1)</span>
<a name="l07734"></a>07734 <span class="preprocessor"></span>        <span class="comment">/* STIMULUS field */</span>
<a name="l07735"></a><a class="code" href="regs_8h.html#a6c326dc3daaec64f15e97316aa894f42">07735</a> <span class="preprocessor">        #define ITM_SP3_STIMULUS                             (0xFFFFFFFFu)</span>
<a name="l07736"></a><a class="code" href="regs_8h.html#a21c8b682a6a276bfc640914311b15e07">07736</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP3_STIMULUS_MASK                        (0xFFFFFFFFu)</span>
<a name="l07737"></a><a class="code" href="regs_8h.html#a071e739fba04d2f2b3cf9b619f60dc28">07737</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP3_STIMULUS_BIT                         (0)</span>
<a name="l07738"></a><a class="code" href="regs_8h.html#ad3b1c687167a0d22cf409ad1616793cd">07738</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP3_STIMULUS_BITS                        (32)</span>
<a name="l07739"></a>07739 <span class="preprocessor"></span>
<a name="l07740"></a><a class="code" href="regs_8h.html#a6bf004d9eb745302684e4b11d0e48ee5">07740</a> <span class="preprocessor">#define ITM_SP4                                              *((volatile int32u *)0xE0000010u)</span>
<a name="l07741"></a><a class="code" href="regs_8h.html#a4dca801a4a38dfdcef0bfc03e4191545">07741</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_SP4_REG                                          *((volatile int32u *)0xE0000010u)</span>
<a name="l07742"></a><a class="code" href="regs_8h.html#aa29ba41477e7b2926f5c750d985ddff0">07742</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_SP4_ADDR                                         (0xE0000010u)</span>
<a name="l07743"></a><a class="code" href="regs_8h.html#a06279da11c00a6879d177880e80e18a0">07743</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_SP4_RESET                                        (0x00000000u)</span>
<a name="l07744"></a>07744 <span class="preprocessor"></span>        <span class="comment">/* FIFOREADY field */</span>
<a name="l07745"></a><a class="code" href="regs_8h.html#a8a5cd7f6780d69cb18fb26ea82e16038">07745</a> <span class="preprocessor">        #define ITM_SP4_FIFOREADY                            (0x00000001u)</span>
<a name="l07746"></a><a class="code" href="regs_8h.html#aa6000be8a0eb614f0dc8859fb88c984c">07746</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP4_FIFOREADY_MASK                       (0x00000001u)</span>
<a name="l07747"></a><a class="code" href="regs_8h.html#a1b1ad0824f45d2bb9ce24bd97abf92e1">07747</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP4_FIFOREADY_BIT                        (0)</span>
<a name="l07748"></a><a class="code" href="regs_8h.html#ac61d1c5e9b217e008b12f7e2e020ca2f">07748</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP4_FIFOREADY_BITS                       (1)</span>
<a name="l07749"></a>07749 <span class="preprocessor"></span>        <span class="comment">/* STIMULUS field */</span>
<a name="l07750"></a><a class="code" href="regs_8h.html#a087fe82ab97959931d5802c8526980b4">07750</a> <span class="preprocessor">        #define ITM_SP4_STIMULUS                             (0xFFFFFFFFu)</span>
<a name="l07751"></a><a class="code" href="regs_8h.html#a1df943075856762f9f4bede52cb8ad4d">07751</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP4_STIMULUS_MASK                        (0xFFFFFFFFu)</span>
<a name="l07752"></a><a class="code" href="regs_8h.html#a8766e7f7a4de4a1cb70a772fe63e3b95">07752</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP4_STIMULUS_BIT                         (0)</span>
<a name="l07753"></a><a class="code" href="regs_8h.html#a6052be309ce27ae2465dcca6f663ff4c">07753</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP4_STIMULUS_BITS                        (32)</span>
<a name="l07754"></a>07754 <span class="preprocessor"></span>
<a name="l07755"></a><a class="code" href="regs_8h.html#a68bde2d9bbef3b4ae311f34d956db1cc">07755</a> <span class="preprocessor">#define ITM_SP5                                              *((volatile int32u *)0xE0000014u)</span>
<a name="l07756"></a><a class="code" href="regs_8h.html#a1d221b0ba34b4f9f7ef630173e0633a9">07756</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_SP5_REG                                          *((volatile int32u *)0xE0000014u)</span>
<a name="l07757"></a><a class="code" href="regs_8h.html#a63a1c34d55617e596a877f123dfeb2ca">07757</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_SP5_ADDR                                         (0xE0000014u)</span>
<a name="l07758"></a><a class="code" href="regs_8h.html#a7eeeee18bf2d86431a44c9c72e0f9dc5">07758</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_SP5_RESET                                        (0x00000000u)</span>
<a name="l07759"></a>07759 <span class="preprocessor"></span>        <span class="comment">/* FIFOREADY field */</span>
<a name="l07760"></a><a class="code" href="regs_8h.html#abdafe3c45ba794ea7b98d76741678d7a">07760</a> <span class="preprocessor">        #define ITM_SP5_FIFOREADY                            (0x00000001u)</span>
<a name="l07761"></a><a class="code" href="regs_8h.html#a2ca3222d4e6bff7ec076f515616eb0a5">07761</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP5_FIFOREADY_MASK                       (0x00000001u)</span>
<a name="l07762"></a><a class="code" href="regs_8h.html#a4663a5946453aab8511ab60b3cffa305">07762</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP5_FIFOREADY_BIT                        (0)</span>
<a name="l07763"></a><a class="code" href="regs_8h.html#a0493faa2b7f1a1f58394e7ee1d952162">07763</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP5_FIFOREADY_BITS                       (1)</span>
<a name="l07764"></a>07764 <span class="preprocessor"></span>        <span class="comment">/* STIMULUS field */</span>
<a name="l07765"></a><a class="code" href="regs_8h.html#adb6b20f840615992757187614d5d4518">07765</a> <span class="preprocessor">        #define ITM_SP5_STIMULUS                             (0xFFFFFFFFu)</span>
<a name="l07766"></a><a class="code" href="regs_8h.html#a1119a5bf8a8e7cc74f6a69d8f71aad99">07766</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP5_STIMULUS_MASK                        (0xFFFFFFFFu)</span>
<a name="l07767"></a><a class="code" href="regs_8h.html#ae46ac8dd069b2ba898fd19f157a8e36c">07767</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP5_STIMULUS_BIT                         (0)</span>
<a name="l07768"></a><a class="code" href="regs_8h.html#a8b92231e8ecca099c9ef632c28da18ef">07768</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP5_STIMULUS_BITS                        (32)</span>
<a name="l07769"></a>07769 <span class="preprocessor"></span>
<a name="l07770"></a><a class="code" href="regs_8h.html#ac3dbe86b25ccdc5167eea39ae6ca9f7c">07770</a> <span class="preprocessor">#define ITM_SP6                                              *((volatile int32u *)0xE0000018u)</span>
<a name="l07771"></a><a class="code" href="regs_8h.html#a08d4c9f2af28a72eae72b0412c5fb33e">07771</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_SP6_REG                                          *((volatile int32u *)0xE0000018u)</span>
<a name="l07772"></a><a class="code" href="regs_8h.html#a278bf3792e349bf43ab1f86550ff0206">07772</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_SP6_ADDR                                         (0xE0000018u)</span>
<a name="l07773"></a><a class="code" href="regs_8h.html#afb7e2344f8a799b328dc54672c42a9fd">07773</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_SP6_RESET                                        (0x00000000u)</span>
<a name="l07774"></a>07774 <span class="preprocessor"></span>        <span class="comment">/* FIFOREADY field */</span>
<a name="l07775"></a><a class="code" href="regs_8h.html#a3e9a97738c1d8146b5be2920cbc3b2d5">07775</a> <span class="preprocessor">        #define ITM_SP6_FIFOREADY                            (0x00000001u)</span>
<a name="l07776"></a><a class="code" href="regs_8h.html#ac9734df391405b3e978a34186cfa15ff">07776</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP6_FIFOREADY_MASK                       (0x00000001u)</span>
<a name="l07777"></a><a class="code" href="regs_8h.html#a5fe009ced6eb3c6d62fa2c46c8a69f76">07777</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP6_FIFOREADY_BIT                        (0)</span>
<a name="l07778"></a><a class="code" href="regs_8h.html#a3231f4c7cd6d1376ead41a7386555773">07778</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP6_FIFOREADY_BITS                       (1)</span>
<a name="l07779"></a>07779 <span class="preprocessor"></span>        <span class="comment">/* STIMULUS field */</span>
<a name="l07780"></a><a class="code" href="regs_8h.html#a15882a6b74426f08dd696b106a8e1710">07780</a> <span class="preprocessor">        #define ITM_SP6_STIMULUS                             (0xFFFFFFFFu)</span>
<a name="l07781"></a><a class="code" href="regs_8h.html#a645d834dadc79147bcd77a56ef4f8ec6">07781</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP6_STIMULUS_MASK                        (0xFFFFFFFFu)</span>
<a name="l07782"></a><a class="code" href="regs_8h.html#a3930078fb6d24cdc34702d398465d7cf">07782</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP6_STIMULUS_BIT                         (0)</span>
<a name="l07783"></a><a class="code" href="regs_8h.html#a811279cc3b50ff6259c9fff09f98bf64">07783</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP6_STIMULUS_BITS                        (32)</span>
<a name="l07784"></a>07784 <span class="preprocessor"></span>
<a name="l07785"></a><a class="code" href="regs_8h.html#a0e9b6130ec1cbf30edac0e17e25ed0f2">07785</a> <span class="preprocessor">#define ITM_SP7                                              *((volatile int32u *)0xE000001Cu)</span>
<a name="l07786"></a><a class="code" href="regs_8h.html#a693b918cb1894d838142437b55ac874f">07786</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_SP7_REG                                          *((volatile int32u *)0xE000001Cu)</span>
<a name="l07787"></a><a class="code" href="regs_8h.html#a27a44d71be40e53e7b72a121250275a3">07787</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_SP7_ADDR                                         (0xE000001Cu)</span>
<a name="l07788"></a><a class="code" href="regs_8h.html#a81ca756b056467000c3eeccc0cb4b7bf">07788</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_SP7_RESET                                        (0x00000000u)</span>
<a name="l07789"></a>07789 <span class="preprocessor"></span>        <span class="comment">/* FIFOREADY field */</span>
<a name="l07790"></a><a class="code" href="regs_8h.html#abaddd19c251aa09f81998f18a1f782d9">07790</a> <span class="preprocessor">        #define ITM_SP7_FIFOREADY                            (0x00000001u)</span>
<a name="l07791"></a><a class="code" href="regs_8h.html#aa71c3c5b3e05061cf83e65b3f60849a1">07791</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP7_FIFOREADY_MASK                       (0x00000001u)</span>
<a name="l07792"></a><a class="code" href="regs_8h.html#a1b7f97d2202a3b7861c534adac8ba0f2">07792</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP7_FIFOREADY_BIT                        (0)</span>
<a name="l07793"></a><a class="code" href="regs_8h.html#a5a38223cc313993778587bf4e28960aa">07793</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP7_FIFOREADY_BITS                       (1)</span>
<a name="l07794"></a>07794 <span class="preprocessor"></span>        <span class="comment">/* STIMULUS field */</span>
<a name="l07795"></a><a class="code" href="regs_8h.html#a86e374d24b6fc384f82defa8840d081f">07795</a> <span class="preprocessor">        #define ITM_SP7_STIMULUS                             (0xFFFFFFFFu)</span>
<a name="l07796"></a><a class="code" href="regs_8h.html#a767b207941526971daaab7c2489529ab">07796</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP7_STIMULUS_MASK                        (0xFFFFFFFFu)</span>
<a name="l07797"></a><a class="code" href="regs_8h.html#a99d7f7d54c4ee94c2d888806e94b7dac">07797</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP7_STIMULUS_BIT                         (0)</span>
<a name="l07798"></a><a class="code" href="regs_8h.html#abb98cf9fe73bee0d6879285ee46e59d4">07798</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP7_STIMULUS_BITS                        (32)</span>
<a name="l07799"></a>07799 <span class="preprocessor"></span>
<a name="l07800"></a><a class="code" href="regs_8h.html#ab738363003f8a747daf763d17d959fdc">07800</a> <span class="preprocessor">#define ITM_SP8                                              *((volatile int32u *)0xE0000020u)</span>
<a name="l07801"></a><a class="code" href="regs_8h.html#aed50c852df1c40f5ff67c9ce7dcc9b39">07801</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_SP8_REG                                          *((volatile int32u *)0xE0000020u)</span>
<a name="l07802"></a><a class="code" href="regs_8h.html#a7d10af8dbc54da2feccba967026ff897">07802</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_SP8_ADDR                                         (0xE0000020u)</span>
<a name="l07803"></a><a class="code" href="regs_8h.html#a372dfea204dbdff520b4e59ad1bb5975">07803</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_SP8_RESET                                        (0x00000000u)</span>
<a name="l07804"></a>07804 <span class="preprocessor"></span>        <span class="comment">/* FIFOREADY field */</span>
<a name="l07805"></a><a class="code" href="regs_8h.html#aba31f253b16cbc985b71d6b4350eff61">07805</a> <span class="preprocessor">        #define ITM_SP8_FIFOREADY                            (0x00000001u)</span>
<a name="l07806"></a><a class="code" href="regs_8h.html#a273cd97efd452b1afa805a191d292c66">07806</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP8_FIFOREADY_MASK                       (0x00000001u)</span>
<a name="l07807"></a><a class="code" href="regs_8h.html#a699b1f6207bdd58fcb604fbe44dafb0a">07807</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP8_FIFOREADY_BIT                        (0)</span>
<a name="l07808"></a><a class="code" href="regs_8h.html#a144363c0a3bb1d034da8d786f91329c8">07808</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP8_FIFOREADY_BITS                       (1)</span>
<a name="l07809"></a>07809 <span class="preprocessor"></span>        <span class="comment">/* STIMULUS field */</span>
<a name="l07810"></a><a class="code" href="regs_8h.html#aad28097e8b4d821c3bb112b3113d6967">07810</a> <span class="preprocessor">        #define ITM_SP8_STIMULUS                             (0xFFFFFFFFu)</span>
<a name="l07811"></a><a class="code" href="regs_8h.html#ab9b56800435bd10a658657b723565b01">07811</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP8_STIMULUS_MASK                        (0xFFFFFFFFu)</span>
<a name="l07812"></a><a class="code" href="regs_8h.html#ad3aced7d35570231ffa58e9dcf79184a">07812</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP8_STIMULUS_BIT                         (0)</span>
<a name="l07813"></a><a class="code" href="regs_8h.html#a09aea000c7189c4941159b16f311d875">07813</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP8_STIMULUS_BITS                        (32)</span>
<a name="l07814"></a>07814 <span class="preprocessor"></span>
<a name="l07815"></a><a class="code" href="regs_8h.html#a9a331b12de050b7fa28dfe22a3ff4ddc">07815</a> <span class="preprocessor">#define ITM_SP9                                              *((volatile int32u *)0xE0000024u)</span>
<a name="l07816"></a><a class="code" href="regs_8h.html#a989e318295aea522a00d5b62a55fe272">07816</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_SP9_REG                                          *((volatile int32u *)0xE0000024u)</span>
<a name="l07817"></a><a class="code" href="regs_8h.html#a8893f0d3dbf4c2035663c5a0961dbdef">07817</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_SP9_ADDR                                         (0xE0000024u)</span>
<a name="l07818"></a><a class="code" href="regs_8h.html#af333178210886a32a66a90ef4372b7e8">07818</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_SP9_RESET                                        (0x00000000u)</span>
<a name="l07819"></a>07819 <span class="preprocessor"></span>        <span class="comment">/* FIFOREADY field */</span>
<a name="l07820"></a><a class="code" href="regs_8h.html#a5fa311f2438b6f0fef863bab79ca690e">07820</a> <span class="preprocessor">        #define ITM_SP9_FIFOREADY                            (0x00000001u)</span>
<a name="l07821"></a><a class="code" href="regs_8h.html#ab3271e87c9f423619313ce15e989b0fb">07821</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP9_FIFOREADY_MASK                       (0x00000001u)</span>
<a name="l07822"></a><a class="code" href="regs_8h.html#a510e39ae33ba804fa9b93302b770b804">07822</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP9_FIFOREADY_BIT                        (0)</span>
<a name="l07823"></a><a class="code" href="regs_8h.html#a16dcb74ae4228282143fee4ae61ef0c6">07823</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP9_FIFOREADY_BITS                       (1)</span>
<a name="l07824"></a>07824 <span class="preprocessor"></span>        <span class="comment">/* STIMULUS field */</span>
<a name="l07825"></a><a class="code" href="regs_8h.html#ac3e28415eb14d8f3da9ff603c8b5c003">07825</a> <span class="preprocessor">        #define ITM_SP9_STIMULUS                             (0xFFFFFFFFu)</span>
<a name="l07826"></a><a class="code" href="regs_8h.html#a6f8e5c4c8fa4a036b77c5d31ab0a9ad7">07826</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP9_STIMULUS_MASK                        (0xFFFFFFFFu)</span>
<a name="l07827"></a><a class="code" href="regs_8h.html#a16818d2025b4e594c050f63d1ab99946">07827</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP9_STIMULUS_BIT                         (0)</span>
<a name="l07828"></a><a class="code" href="regs_8h.html#ab5da450d33c19c40a8de853c51a9f23e">07828</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP9_STIMULUS_BITS                        (32)</span>
<a name="l07829"></a>07829 <span class="preprocessor"></span>
<a name="l07830"></a><a class="code" href="regs_8h.html#a4e7b40317c5d112a6e47f28aa704c11b">07830</a> <span class="preprocessor">#define ITM_SP10                                             *((volatile int32u *)0xE0000028u)</span>
<a name="l07831"></a><a class="code" href="regs_8h.html#aeb4864ea3e2b6696f11b6a12091b9a3c">07831</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_SP10_REG                                         *((volatile int32u *)0xE0000028u)</span>
<a name="l07832"></a><a class="code" href="regs_8h.html#ac0c580d1917e8e411cab0792c9f038a1">07832</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_SP10_ADDR                                        (0xE0000028u)</span>
<a name="l07833"></a><a class="code" href="regs_8h.html#a766e3a96406c9b2d68121764d488d737">07833</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_SP10_RESET                                       (0x00000000u)</span>
<a name="l07834"></a>07834 <span class="preprocessor"></span>        <span class="comment">/* FIFOREADY field */</span>
<a name="l07835"></a><a class="code" href="regs_8h.html#ad87f39925e6faafc7512c2a2b43a67a8">07835</a> <span class="preprocessor">        #define ITM_SP10_FIFOREADY                           (0x00000001u)</span>
<a name="l07836"></a><a class="code" href="regs_8h.html#a05bfd0f00237e3543346673eb6c4f736">07836</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP10_FIFOREADY_MASK                      (0x00000001u)</span>
<a name="l07837"></a><a class="code" href="regs_8h.html#aa9797ad625b3140e0b083f266e31431e">07837</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP10_FIFOREADY_BIT                       (0)</span>
<a name="l07838"></a><a class="code" href="regs_8h.html#a6cd21dc26bb9f9fe80b8b2f51e2180ed">07838</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP10_FIFOREADY_BITS                      (1)</span>
<a name="l07839"></a>07839 <span class="preprocessor"></span>        <span class="comment">/* STIMULUS field */</span>
<a name="l07840"></a><a class="code" href="regs_8h.html#ad5a0a43e1850d4f220fa4bc7adde85c0">07840</a> <span class="preprocessor">        #define ITM_SP10_STIMULUS                            (0xFFFFFFFFu)</span>
<a name="l07841"></a><a class="code" href="regs_8h.html#ad51809d6109c6bc256991cd4c90ee4e1">07841</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP10_STIMULUS_MASK                       (0xFFFFFFFFu)</span>
<a name="l07842"></a><a class="code" href="regs_8h.html#a2ca9a7fd6ab344fcf9481d250bbabd52">07842</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP10_STIMULUS_BIT                        (0)</span>
<a name="l07843"></a><a class="code" href="regs_8h.html#aa4a0d1cfafa14b48754f79c2a260fcd4">07843</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP10_STIMULUS_BITS                       (32)</span>
<a name="l07844"></a>07844 <span class="preprocessor"></span>
<a name="l07845"></a><a class="code" href="regs_8h.html#a5ec1ec1c90326e4b26ff6a60bfb86acb">07845</a> <span class="preprocessor">#define ITM_SP11                                             *((volatile int32u *)0xE000002Cu)</span>
<a name="l07846"></a><a class="code" href="regs_8h.html#a916396897bb69c4fa9acbb4cc84a0e58">07846</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_SP11_REG                                         *((volatile int32u *)0xE000002Cu)</span>
<a name="l07847"></a><a class="code" href="regs_8h.html#aa3d44eb5df5aae4979760139a86b44ff">07847</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_SP11_ADDR                                        (0xE000002Cu)</span>
<a name="l07848"></a><a class="code" href="regs_8h.html#aca5ff8648d129b97947bc5934043c620">07848</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_SP11_RESET                                       (0x00000000u)</span>
<a name="l07849"></a>07849 <span class="preprocessor"></span>        <span class="comment">/* FIFOREADY field */</span>
<a name="l07850"></a><a class="code" href="regs_8h.html#ab995e547b24ec5143a3b8bee89324660">07850</a> <span class="preprocessor">        #define ITM_SP11_FIFOREADY                           (0x00000001u)</span>
<a name="l07851"></a><a class="code" href="regs_8h.html#a88c7bff903e828acb72351c8dfad07c0">07851</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP11_FIFOREADY_MASK                      (0x00000001u)</span>
<a name="l07852"></a><a class="code" href="regs_8h.html#ac3cf0537f641f8f80b18a341759ec9ec">07852</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP11_FIFOREADY_BIT                       (0)</span>
<a name="l07853"></a><a class="code" href="regs_8h.html#a7e55951393aacf595276fe6e7b9ea8f4">07853</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP11_FIFOREADY_BITS                      (1)</span>
<a name="l07854"></a>07854 <span class="preprocessor"></span>        <span class="comment">/* STIMULUS field */</span>
<a name="l07855"></a><a class="code" href="regs_8h.html#a0951727b9a35faa9bf5482f584f5f0c0">07855</a> <span class="preprocessor">        #define ITM_SP11_STIMULUS                            (0xFFFFFFFFu)</span>
<a name="l07856"></a><a class="code" href="regs_8h.html#ab182b8724450ee6849ed45bcd038889e">07856</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP11_STIMULUS_MASK                       (0xFFFFFFFFu)</span>
<a name="l07857"></a><a class="code" href="regs_8h.html#abd684155d2b2a3143f63a0447803c11e">07857</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP11_STIMULUS_BIT                        (0)</span>
<a name="l07858"></a><a class="code" href="regs_8h.html#aa3b77f95cd687cc85eede0ceb8052e25">07858</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP11_STIMULUS_BITS                       (32)</span>
<a name="l07859"></a>07859 <span class="preprocessor"></span>
<a name="l07860"></a><a class="code" href="regs_8h.html#a67b931c16fe70a1752bbdc30630a9688">07860</a> <span class="preprocessor">#define ITM_SP12                                             *((volatile int32u *)0xE0000030u)</span>
<a name="l07861"></a><a class="code" href="regs_8h.html#a975f93d7df80ae034a43112bfd2f7d21">07861</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_SP12_REG                                         *((volatile int32u *)0xE0000030u)</span>
<a name="l07862"></a><a class="code" href="regs_8h.html#a3b295bfbe475d7630ff729b2714820ab">07862</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_SP12_ADDR                                        (0xE0000030u)</span>
<a name="l07863"></a><a class="code" href="regs_8h.html#a4499305dee39cce53bb6fb5172b7397f">07863</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_SP12_RESET                                       (0x00000000u)</span>
<a name="l07864"></a>07864 <span class="preprocessor"></span>        <span class="comment">/* FIFOREADY field */</span>
<a name="l07865"></a><a class="code" href="regs_8h.html#acba2af167e713df106271c23f7e4322d">07865</a> <span class="preprocessor">        #define ITM_SP12_FIFOREADY                           (0x00000001u)</span>
<a name="l07866"></a><a class="code" href="regs_8h.html#aebc9bf1f098bf4f8554efa49cefbe9d5">07866</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP12_FIFOREADY_MASK                      (0x00000001u)</span>
<a name="l07867"></a><a class="code" href="regs_8h.html#a3925995827101602f7d0d4f032951bd2">07867</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP12_FIFOREADY_BIT                       (0)</span>
<a name="l07868"></a><a class="code" href="regs_8h.html#a8723704a35ea994074e33429f446f604">07868</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP12_FIFOREADY_BITS                      (1)</span>
<a name="l07869"></a>07869 <span class="preprocessor"></span>        <span class="comment">/* STIMULUS field */</span>
<a name="l07870"></a><a class="code" href="regs_8h.html#ad8dc1e310546104cb080c3b0eeef8bf6">07870</a> <span class="preprocessor">        #define ITM_SP12_STIMULUS                            (0xFFFFFFFFu)</span>
<a name="l07871"></a><a class="code" href="regs_8h.html#aea4ca2e615fa932fbc07b80cddcfc878">07871</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP12_STIMULUS_MASK                       (0xFFFFFFFFu)</span>
<a name="l07872"></a><a class="code" href="regs_8h.html#abd0a68d190ddf37aea1baa12b5a35b95">07872</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP12_STIMULUS_BIT                        (0)</span>
<a name="l07873"></a><a class="code" href="regs_8h.html#a0779245749f89d362f4735ae58255de2">07873</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP12_STIMULUS_BITS                       (32)</span>
<a name="l07874"></a>07874 <span class="preprocessor"></span>
<a name="l07875"></a><a class="code" href="regs_8h.html#a586a8a158bf4ed1dee15f8e060ce479f">07875</a> <span class="preprocessor">#define ITM_SP13                                             *((volatile int32u *)0xE0000034u)</span>
<a name="l07876"></a><a class="code" href="regs_8h.html#a2a2312e9c7629420c197fd0089bc64aa">07876</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_SP13_REG                                         *((volatile int32u *)0xE0000034u)</span>
<a name="l07877"></a><a class="code" href="regs_8h.html#ad6fad020dd14c72326d2f47fc3f070cc">07877</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_SP13_ADDR                                        (0xE0000034u)</span>
<a name="l07878"></a><a class="code" href="regs_8h.html#aa4f9e0963f81dc0867582406fec50236">07878</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_SP13_RESET                                       (0x00000000u)</span>
<a name="l07879"></a>07879 <span class="preprocessor"></span>        <span class="comment">/* FIFOREADY field */</span>
<a name="l07880"></a><a class="code" href="regs_8h.html#a4349fb5836611d2f0f45cf3c4d079121">07880</a> <span class="preprocessor">        #define ITM_SP13_FIFOREADY                           (0x00000001u)</span>
<a name="l07881"></a><a class="code" href="regs_8h.html#a323c4c9b2b6906aecfc482c2bce8b7f0">07881</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP13_FIFOREADY_MASK                      (0x00000001u)</span>
<a name="l07882"></a><a class="code" href="regs_8h.html#a7c8096b53d19e356f95fe2a71e571270">07882</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP13_FIFOREADY_BIT                       (0)</span>
<a name="l07883"></a><a class="code" href="regs_8h.html#af9df86ae66373a31051be219ca28a02c">07883</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP13_FIFOREADY_BITS                      (1)</span>
<a name="l07884"></a>07884 <span class="preprocessor"></span>        <span class="comment">/* STIMULUS field */</span>
<a name="l07885"></a><a class="code" href="regs_8h.html#a261c75158d03c6bd6bb109a21b94b2c1">07885</a> <span class="preprocessor">        #define ITM_SP13_STIMULUS                            (0xFFFFFFFFu)</span>
<a name="l07886"></a><a class="code" href="regs_8h.html#a6a738199f1c951f9dbb555fe4f9de554">07886</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP13_STIMULUS_MASK                       (0xFFFFFFFFu)</span>
<a name="l07887"></a><a class="code" href="regs_8h.html#ae11be0c122d4b4e62139fe548e927e95">07887</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP13_STIMULUS_BIT                        (0)</span>
<a name="l07888"></a><a class="code" href="regs_8h.html#a86a15fe22e5e9d94cf8908220ce15bad">07888</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP13_STIMULUS_BITS                       (32)</span>
<a name="l07889"></a>07889 <span class="preprocessor"></span>
<a name="l07890"></a><a class="code" href="regs_8h.html#aeae76e4f45e38433786d3d8b67e089b4">07890</a> <span class="preprocessor">#define ITM_SP14                                             *((volatile int32u *)0xE0000038u)</span>
<a name="l07891"></a><a class="code" href="regs_8h.html#a6342cc213e039a8ce348ec292fd2014c">07891</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_SP14_REG                                         *((volatile int32u *)0xE0000038u)</span>
<a name="l07892"></a><a class="code" href="regs_8h.html#a1363244fafe971b63357f7eac31f92fa">07892</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_SP14_ADDR                                        (0xE0000038u)</span>
<a name="l07893"></a><a class="code" href="regs_8h.html#a2323d4b50fa8dcbc52f1c5faff48b675">07893</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_SP14_RESET                                       (0x00000000u)</span>
<a name="l07894"></a>07894 <span class="preprocessor"></span>        <span class="comment">/* FIFOREADY field */</span>
<a name="l07895"></a><a class="code" href="regs_8h.html#a97f33461831672be8f5e8bf9b01edeb9">07895</a> <span class="preprocessor">        #define ITM_SP14_FIFOREADY                           (0x00000001u)</span>
<a name="l07896"></a><a class="code" href="regs_8h.html#a27e271c72550f4579b272dac09451f3b">07896</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP14_FIFOREADY_MASK                      (0x00000001u)</span>
<a name="l07897"></a><a class="code" href="regs_8h.html#a12ba7b76086d3336c8b56f4dd24be5da">07897</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP14_FIFOREADY_BIT                       (0)</span>
<a name="l07898"></a><a class="code" href="regs_8h.html#adbba073952dd9147e9790ca0c0291dbe">07898</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP14_FIFOREADY_BITS                      (1)</span>
<a name="l07899"></a>07899 <span class="preprocessor"></span>        <span class="comment">/* STIMULUS field */</span>
<a name="l07900"></a><a class="code" href="regs_8h.html#a3a0401b87be909a79fe04c83abcafdba">07900</a> <span class="preprocessor">        #define ITM_SP14_STIMULUS                            (0xFFFFFFFFu)</span>
<a name="l07901"></a><a class="code" href="regs_8h.html#aac755b500dcae178e5d967ff22f4e6f9">07901</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP14_STIMULUS_MASK                       (0xFFFFFFFFu)</span>
<a name="l07902"></a><a class="code" href="regs_8h.html#a85434126018807e3c9cb15a2cd8d1ef4">07902</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP14_STIMULUS_BIT                        (0)</span>
<a name="l07903"></a><a class="code" href="regs_8h.html#ac2a059829398b279c872bc26e0412f64">07903</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP14_STIMULUS_BITS                       (32)</span>
<a name="l07904"></a>07904 <span class="preprocessor"></span>
<a name="l07905"></a><a class="code" href="regs_8h.html#ab736520433b87024843ce36e9a747599">07905</a> <span class="preprocessor">#define ITM_SP15                                             *((volatile int32u *)0xE000003Cu)</span>
<a name="l07906"></a><a class="code" href="regs_8h.html#a726a2aa971f70f9e8115dd0109e4b08f">07906</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_SP15_REG                                         *((volatile int32u *)0xE000003Cu)</span>
<a name="l07907"></a><a class="code" href="regs_8h.html#a760fead5ecfdbe86d9880ca0af51d88e">07907</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_SP15_ADDR                                        (0xE000003Cu)</span>
<a name="l07908"></a><a class="code" href="regs_8h.html#ae203c37599df32c95df80ddaa68cda54">07908</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_SP15_RESET                                       (0x00000000u)</span>
<a name="l07909"></a>07909 <span class="preprocessor"></span>        <span class="comment">/* FIFOREADY field */</span>
<a name="l07910"></a><a class="code" href="regs_8h.html#a04e098a63cc05439ff9e89b0ca82b74a">07910</a> <span class="preprocessor">        #define ITM_SP15_FIFOREADY                           (0x00000001u)</span>
<a name="l07911"></a><a class="code" href="regs_8h.html#abd320ccbf0405fe441ca60b609a366ef">07911</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP15_FIFOREADY_MASK                      (0x00000001u)</span>
<a name="l07912"></a><a class="code" href="regs_8h.html#acd066a672ba062b2f52546050851d72f">07912</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP15_FIFOREADY_BIT                       (0)</span>
<a name="l07913"></a><a class="code" href="regs_8h.html#a4386860f193427676c5ae33714eac30c">07913</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP15_FIFOREADY_BITS                      (1)</span>
<a name="l07914"></a>07914 <span class="preprocessor"></span>        <span class="comment">/* STIMULUS field */</span>
<a name="l07915"></a><a class="code" href="regs_8h.html#ab1e514ca34b0d1399f00b16ff0a62624">07915</a> <span class="preprocessor">        #define ITM_SP15_STIMULUS                            (0xFFFFFFFFu)</span>
<a name="l07916"></a><a class="code" href="regs_8h.html#a8a9a9ad2abea46f90ecd01ca05fc59e0">07916</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP15_STIMULUS_MASK                       (0xFFFFFFFFu)</span>
<a name="l07917"></a><a class="code" href="regs_8h.html#a6d85b9e504ba6272bfff36f9b4bba7ab">07917</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP15_STIMULUS_BIT                        (0)</span>
<a name="l07918"></a><a class="code" href="regs_8h.html#a94dbdf79058c9d3bc0cf030635631127">07918</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP15_STIMULUS_BITS                       (32)</span>
<a name="l07919"></a>07919 <span class="preprocessor"></span>
<a name="l07920"></a><a class="code" href="regs_8h.html#ae6401ba210a5af2bed4138f245932e34">07920</a> <span class="preprocessor">#define ITM_SP16                                             *((volatile int32u *)0xE0000040u)</span>
<a name="l07921"></a><a class="code" href="regs_8h.html#a642246aa54c6a36892a46ca3d50a4179">07921</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_SP16_REG                                         *((volatile int32u *)0xE0000040u)</span>
<a name="l07922"></a><a class="code" href="regs_8h.html#a760e43e798bfc06ccb0d8277fcfb57fa">07922</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_SP16_ADDR                                        (0xE0000040u)</span>
<a name="l07923"></a><a class="code" href="regs_8h.html#ac15e6f6bba9d2c37836d1bd7ea723014">07923</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_SP16_RESET                                       (0x00000000u)</span>
<a name="l07924"></a>07924 <span class="preprocessor"></span>        <span class="comment">/* FIFOREADY field */</span>
<a name="l07925"></a><a class="code" href="regs_8h.html#a54d9479b933554286dcda2d389c76514">07925</a> <span class="preprocessor">        #define ITM_SP16_FIFOREADY                           (0x00000001u)</span>
<a name="l07926"></a><a class="code" href="regs_8h.html#a5c2fa80cd63846f1fb39ee2c1d7fbb4c">07926</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP16_FIFOREADY_MASK                      (0x00000001u)</span>
<a name="l07927"></a><a class="code" href="regs_8h.html#ab587b0304e05221400f58f30335a0f5f">07927</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP16_FIFOREADY_BIT                       (0)</span>
<a name="l07928"></a><a class="code" href="regs_8h.html#afbd6b04ed427e5dc9f22db4282d83d23">07928</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP16_FIFOREADY_BITS                      (1)</span>
<a name="l07929"></a>07929 <span class="preprocessor"></span>        <span class="comment">/* STIMULUS field */</span>
<a name="l07930"></a><a class="code" href="regs_8h.html#af64c5ebe24f44f52dc95bc35a0724492">07930</a> <span class="preprocessor">        #define ITM_SP16_STIMULUS                            (0xFFFFFFFFu)</span>
<a name="l07931"></a><a class="code" href="regs_8h.html#a5a6f99e6890a72ff0fb42e6bf39e25dd">07931</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP16_STIMULUS_MASK                       (0xFFFFFFFFu)</span>
<a name="l07932"></a><a class="code" href="regs_8h.html#aebe3e055389c38d0c5b15d747fed3b6d">07932</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP16_STIMULUS_BIT                        (0)</span>
<a name="l07933"></a><a class="code" href="regs_8h.html#a32388620ecd2e3aaa34106a2badf9b4f">07933</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP16_STIMULUS_BITS                       (32)</span>
<a name="l07934"></a>07934 <span class="preprocessor"></span>
<a name="l07935"></a><a class="code" href="regs_8h.html#a71601b79534736eef7af98c3c40a9fa3">07935</a> <span class="preprocessor">#define ITM_SP17                                             *((volatile int32u *)0xE0000044u)</span>
<a name="l07936"></a><a class="code" href="regs_8h.html#a9c9d8439daf977557dd6617b75434ff6">07936</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_SP17_REG                                         *((volatile int32u *)0xE0000044u)</span>
<a name="l07937"></a><a class="code" href="regs_8h.html#adf06cbaba27cd21cca6403d3eb966b2b">07937</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_SP17_ADDR                                        (0xE0000044u)</span>
<a name="l07938"></a><a class="code" href="regs_8h.html#a27edb5593152072bfbbaedc7cd91a0a5">07938</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_SP17_RESET                                       (0x00000000u)</span>
<a name="l07939"></a>07939 <span class="preprocessor"></span>        <span class="comment">/* FIFOREADY field */</span>
<a name="l07940"></a><a class="code" href="regs_8h.html#aef53c3463d2fdb2790d095b518b59d29">07940</a> <span class="preprocessor">        #define ITM_SP17_FIFOREADY                           (0x00000001u)</span>
<a name="l07941"></a><a class="code" href="regs_8h.html#a9d2d24027d586adc4f4251a2d1e0614a">07941</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP17_FIFOREADY_MASK                      (0x00000001u)</span>
<a name="l07942"></a><a class="code" href="regs_8h.html#a5454a550f008c9de34bbc658728cff5c">07942</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP17_FIFOREADY_BIT                       (0)</span>
<a name="l07943"></a><a class="code" href="regs_8h.html#af283567d2757089bc691fec2ae89a98e">07943</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP17_FIFOREADY_BITS                      (1)</span>
<a name="l07944"></a>07944 <span class="preprocessor"></span>        <span class="comment">/* STIMULUS field */</span>
<a name="l07945"></a><a class="code" href="regs_8h.html#a3c37feaa5afa37aaad29ddb803f56ddb">07945</a> <span class="preprocessor">        #define ITM_SP17_STIMULUS                            (0xFFFFFFFFu)</span>
<a name="l07946"></a><a class="code" href="regs_8h.html#a0566514374f587d4f9f5f4fc292c19b0">07946</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP17_STIMULUS_MASK                       (0xFFFFFFFFu)</span>
<a name="l07947"></a><a class="code" href="regs_8h.html#a72ad29eba4ab7819396481b02f16cc3f">07947</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP17_STIMULUS_BIT                        (0)</span>
<a name="l07948"></a><a class="code" href="regs_8h.html#aae78fe12843b92f75f22d9f05e43f1c5">07948</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP17_STIMULUS_BITS                       (32)</span>
<a name="l07949"></a>07949 <span class="preprocessor"></span>
<a name="l07950"></a><a class="code" href="regs_8h.html#a39132b3081976a19749d3a1ea2fae1ad">07950</a> <span class="preprocessor">#define ITM_SP18                                             *((volatile int32u *)0xE0000048u)</span>
<a name="l07951"></a><a class="code" href="regs_8h.html#a630e638f867ec49377869601bb1b4405">07951</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_SP18_REG                                         *((volatile int32u *)0xE0000048u)</span>
<a name="l07952"></a><a class="code" href="regs_8h.html#af3235f20dd0a3b8a00712667fca11c2e">07952</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_SP18_ADDR                                        (0xE0000048u)</span>
<a name="l07953"></a><a class="code" href="regs_8h.html#a940ca3a2393cda00065f3e7d37ad6eda">07953</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_SP18_RESET                                       (0x00000000u)</span>
<a name="l07954"></a>07954 <span class="preprocessor"></span>        <span class="comment">/* FIFOREADY field */</span>
<a name="l07955"></a><a class="code" href="regs_8h.html#aa689478154d694bc66f4424e1329cea9">07955</a> <span class="preprocessor">        #define ITM_SP18_FIFOREADY                           (0x00000001u)</span>
<a name="l07956"></a><a class="code" href="regs_8h.html#a3a18547f2eeccc8cb751b774e9190883">07956</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP18_FIFOREADY_MASK                      (0x00000001u)</span>
<a name="l07957"></a><a class="code" href="regs_8h.html#a8f4aa810e5f156190f8171e84e34859b">07957</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP18_FIFOREADY_BIT                       (0)</span>
<a name="l07958"></a><a class="code" href="regs_8h.html#a38195c52ec4f971cfcb59c1406afb632">07958</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP18_FIFOREADY_BITS                      (1)</span>
<a name="l07959"></a>07959 <span class="preprocessor"></span>        <span class="comment">/* STIMULUS field */</span>
<a name="l07960"></a><a class="code" href="regs_8h.html#a2e9c67f258c11b28a9bac0e7884585dc">07960</a> <span class="preprocessor">        #define ITM_SP18_STIMULUS                            (0xFFFFFFFFu)</span>
<a name="l07961"></a><a class="code" href="regs_8h.html#abcf9c904cc0d52f29454dcd3fbc60da9">07961</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP18_STIMULUS_MASK                       (0xFFFFFFFFu)</span>
<a name="l07962"></a><a class="code" href="regs_8h.html#a9706e96f304ccc52119a471c80f6409b">07962</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP18_STIMULUS_BIT                        (0)</span>
<a name="l07963"></a><a class="code" href="regs_8h.html#a331d8a1e380f023bdf066c2215b13a0d">07963</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP18_STIMULUS_BITS                       (32)</span>
<a name="l07964"></a>07964 <span class="preprocessor"></span>
<a name="l07965"></a><a class="code" href="regs_8h.html#a7800fdb641010482487d38e4a1beb58a">07965</a> <span class="preprocessor">#define ITM_SP19                                             *((volatile int32u *)0xE000004Cu)</span>
<a name="l07966"></a><a class="code" href="regs_8h.html#a37cb75072a9db76fba6e7b590efa2673">07966</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_SP19_REG                                         *((volatile int32u *)0xE000004Cu)</span>
<a name="l07967"></a><a class="code" href="regs_8h.html#a40f11040b01bf7d43093acc06eded093">07967</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_SP19_ADDR                                        (0xE000004Cu)</span>
<a name="l07968"></a><a class="code" href="regs_8h.html#aef9845dc122a01a63666e5b900dc37cc">07968</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_SP19_RESET                                       (0x00000000u)</span>
<a name="l07969"></a>07969 <span class="preprocessor"></span>        <span class="comment">/* FIFOREADY field */</span>
<a name="l07970"></a><a class="code" href="regs_8h.html#a117d817095da4ffaa68b71ec769fa29b">07970</a> <span class="preprocessor">        #define ITM_SP19_FIFOREADY                           (0x00000001u)</span>
<a name="l07971"></a><a class="code" href="regs_8h.html#a3ffe3277cc9b2cb09e2c1f1613454d64">07971</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP19_FIFOREADY_MASK                      (0x00000001u)</span>
<a name="l07972"></a><a class="code" href="regs_8h.html#a3dc1975dde022c85c56f6d27cb64f9a6">07972</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP19_FIFOREADY_BIT                       (0)</span>
<a name="l07973"></a><a class="code" href="regs_8h.html#aadcfaf6fac45fb4347549d1818c5d5ee">07973</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP19_FIFOREADY_BITS                      (1)</span>
<a name="l07974"></a>07974 <span class="preprocessor"></span>        <span class="comment">/* STIMULUS field */</span>
<a name="l07975"></a><a class="code" href="regs_8h.html#aa83c4c492e6851f94fd159996dbf1bbc">07975</a> <span class="preprocessor">        #define ITM_SP19_STIMULUS                            (0xFFFFFFFFu)</span>
<a name="l07976"></a><a class="code" href="regs_8h.html#ada3c00e7d62489d97f264688313844e4">07976</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP19_STIMULUS_MASK                       (0xFFFFFFFFu)</span>
<a name="l07977"></a><a class="code" href="regs_8h.html#abb365fd5496e070010ca565400284b39">07977</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP19_STIMULUS_BIT                        (0)</span>
<a name="l07978"></a><a class="code" href="regs_8h.html#a6eb6bd2bc527581a658ff0c45ec0ea32">07978</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP19_STIMULUS_BITS                       (32)</span>
<a name="l07979"></a>07979 <span class="preprocessor"></span>
<a name="l07980"></a><a class="code" href="regs_8h.html#af258e89016329e64383dd1b0d0f19443">07980</a> <span class="preprocessor">#define ITM_SP20                                             *((volatile int32u *)0xE0000050u)</span>
<a name="l07981"></a><a class="code" href="regs_8h.html#a62ee89b266586f4ab449d8c787b7d9da">07981</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_SP20_REG                                         *((volatile int32u *)0xE0000050u)</span>
<a name="l07982"></a><a class="code" href="regs_8h.html#a65673cddb622627e51051da8d537cf5b">07982</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_SP20_ADDR                                        (0xE0000050u)</span>
<a name="l07983"></a><a class="code" href="regs_8h.html#a4a0044143f48cf8b9172e4fbbc25e5bb">07983</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_SP20_RESET                                       (0x00000000u)</span>
<a name="l07984"></a>07984 <span class="preprocessor"></span>        <span class="comment">/* FIFOREADY field */</span>
<a name="l07985"></a><a class="code" href="regs_8h.html#adee33f2686054f24b66d2cce7555957a">07985</a> <span class="preprocessor">        #define ITM_SP20_FIFOREADY                           (0x00000001u)</span>
<a name="l07986"></a><a class="code" href="regs_8h.html#a385486de84dc1c659d67946de0810caf">07986</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP20_FIFOREADY_MASK                      (0x00000001u)</span>
<a name="l07987"></a><a class="code" href="regs_8h.html#a074ec664d9143171bb604e6b5fe81ad6">07987</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP20_FIFOREADY_BIT                       (0)</span>
<a name="l07988"></a><a class="code" href="regs_8h.html#a5fed02a0a40a1871cd52c32fa6523573">07988</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP20_FIFOREADY_BITS                      (1)</span>
<a name="l07989"></a>07989 <span class="preprocessor"></span>        <span class="comment">/* STIMULUS field */</span>
<a name="l07990"></a><a class="code" href="regs_8h.html#a77632dcfc36bbbcccb89406247038774">07990</a> <span class="preprocessor">        #define ITM_SP20_STIMULUS                            (0xFFFFFFFFu)</span>
<a name="l07991"></a><a class="code" href="regs_8h.html#a77921c0178f4dcb5590112d7ce952d6a">07991</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP20_STIMULUS_MASK                       (0xFFFFFFFFu)</span>
<a name="l07992"></a><a class="code" href="regs_8h.html#a320b0d50944d419e0438bd7d339821e7">07992</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP20_STIMULUS_BIT                        (0)</span>
<a name="l07993"></a><a class="code" href="regs_8h.html#a6ec0c9c1f2bf4468c79d9945be2b52f9">07993</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP20_STIMULUS_BITS                       (32)</span>
<a name="l07994"></a>07994 <span class="preprocessor"></span>
<a name="l07995"></a><a class="code" href="regs_8h.html#af9352210fa0eae35280a5224bbafbc1f">07995</a> <span class="preprocessor">#define ITM_SP21                                             *((volatile int32u *)0xE0000054u)</span>
<a name="l07996"></a><a class="code" href="regs_8h.html#ada63a68b6c62971e510abc3f54daea2c">07996</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_SP21_REG                                         *((volatile int32u *)0xE0000054u)</span>
<a name="l07997"></a><a class="code" href="regs_8h.html#adf6aa672fe6ca2f4bfda0fec89bf4bf6">07997</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_SP21_ADDR                                        (0xE0000054u)</span>
<a name="l07998"></a><a class="code" href="regs_8h.html#a4af360fbc02b62fe142728559e3fbbcb">07998</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_SP21_RESET                                       (0x00000000u)</span>
<a name="l07999"></a>07999 <span class="preprocessor"></span>        <span class="comment">/* FIFOREADY field */</span>
<a name="l08000"></a><a class="code" href="regs_8h.html#a7a90aab1c411e7bfcd741033fa56e180">08000</a> <span class="preprocessor">        #define ITM_SP21_FIFOREADY                           (0x00000001u)</span>
<a name="l08001"></a><a class="code" href="regs_8h.html#ada5fd4535309340750b33c8d168222aa">08001</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP21_FIFOREADY_MASK                      (0x00000001u)</span>
<a name="l08002"></a><a class="code" href="regs_8h.html#aae6ecf28120d36fbe2aed02750a09642">08002</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP21_FIFOREADY_BIT                       (0)</span>
<a name="l08003"></a><a class="code" href="regs_8h.html#a85482060fc4d8c1687c160918e6fc238">08003</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP21_FIFOREADY_BITS                      (1)</span>
<a name="l08004"></a>08004 <span class="preprocessor"></span>        <span class="comment">/* STIMULUS field */</span>
<a name="l08005"></a><a class="code" href="regs_8h.html#a4a0c1727be7f5a19c1b163e393369e81">08005</a> <span class="preprocessor">        #define ITM_SP21_STIMULUS                            (0xFFFFFFFFu)</span>
<a name="l08006"></a><a class="code" href="regs_8h.html#a67250d4804254123e1a4ca65b83ee784">08006</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP21_STIMULUS_MASK                       (0xFFFFFFFFu)</span>
<a name="l08007"></a><a class="code" href="regs_8h.html#ae913984606e46563f50b190aca542206">08007</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP21_STIMULUS_BIT                        (0)</span>
<a name="l08008"></a><a class="code" href="regs_8h.html#a56f7c259e3e4776e5ebf8ba214f4146b">08008</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP21_STIMULUS_BITS                       (32)</span>
<a name="l08009"></a>08009 <span class="preprocessor"></span>
<a name="l08010"></a><a class="code" href="regs_8h.html#a9c5e4bc60f727f68e76ab0bdbaec7f69">08010</a> <span class="preprocessor">#define ITM_SP22                                             *((volatile int32u *)0xE0000058u)</span>
<a name="l08011"></a><a class="code" href="regs_8h.html#a75bbc5238d95dc40e2c8de8eedcdd227">08011</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_SP22_REG                                         *((volatile int32u *)0xE0000058u)</span>
<a name="l08012"></a><a class="code" href="regs_8h.html#a38c2ecfe4b0e537c017cf4161cab1146">08012</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_SP22_ADDR                                        (0xE0000058u)</span>
<a name="l08013"></a><a class="code" href="regs_8h.html#aa356354908beb58ee18b5eec0ae90ac7">08013</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_SP22_RESET                                       (0x00000000u)</span>
<a name="l08014"></a>08014 <span class="preprocessor"></span>        <span class="comment">/* FIFOREADY field */</span>
<a name="l08015"></a><a class="code" href="regs_8h.html#aa52a69f44f13de8dc75f61a6fa2e554a">08015</a> <span class="preprocessor">        #define ITM_SP22_FIFOREADY                           (0x00000001u)</span>
<a name="l08016"></a><a class="code" href="regs_8h.html#ae57592f60e3f04e6d1c6d37259978036">08016</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP22_FIFOREADY_MASK                      (0x00000001u)</span>
<a name="l08017"></a><a class="code" href="regs_8h.html#a801a63b23ad34c788e3e817fae25a90f">08017</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP22_FIFOREADY_BIT                       (0)</span>
<a name="l08018"></a><a class="code" href="regs_8h.html#a8b4d61c0682ab610384f9bedcd6f5e45">08018</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP22_FIFOREADY_BITS                      (1)</span>
<a name="l08019"></a>08019 <span class="preprocessor"></span>        <span class="comment">/* STIMULUS field */</span>
<a name="l08020"></a><a class="code" href="regs_8h.html#a21d66162e757f415b094b064339701c3">08020</a> <span class="preprocessor">        #define ITM_SP22_STIMULUS                            (0xFFFFFFFFu)</span>
<a name="l08021"></a><a class="code" href="regs_8h.html#aae5915b19b54020439182d10314b37f9">08021</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP22_STIMULUS_MASK                       (0xFFFFFFFFu)</span>
<a name="l08022"></a><a class="code" href="regs_8h.html#a64b4407f560f1c8112910d49527253f2">08022</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP22_STIMULUS_BIT                        (0)</span>
<a name="l08023"></a><a class="code" href="regs_8h.html#af28b57ded2d74492247a062770f3147c">08023</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP22_STIMULUS_BITS                       (32)</span>
<a name="l08024"></a>08024 <span class="preprocessor"></span>
<a name="l08025"></a><a class="code" href="regs_8h.html#a63f70e8e7faa55c2e0b3506649f57ef5">08025</a> <span class="preprocessor">#define ITM_SP23                                             *((volatile int32u *)0xE000005Cu)</span>
<a name="l08026"></a><a class="code" href="regs_8h.html#ac20f972ad67919963e1a7435cf285348">08026</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_SP23_REG                                         *((volatile int32u *)0xE000005Cu)</span>
<a name="l08027"></a><a class="code" href="regs_8h.html#a0d9a050af6b76f036e608fe3e46caa10">08027</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_SP23_ADDR                                        (0xE000005Cu)</span>
<a name="l08028"></a><a class="code" href="regs_8h.html#a453ab04e7a3cd4c2cdf622643ab0467b">08028</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_SP23_RESET                                       (0x00000000u)</span>
<a name="l08029"></a>08029 <span class="preprocessor"></span>        <span class="comment">/* FIFOREADY field */</span>
<a name="l08030"></a><a class="code" href="regs_8h.html#ac5c30453e9e86764dba9f404e4d93aca">08030</a> <span class="preprocessor">        #define ITM_SP23_FIFOREADY                           (0x00000001u)</span>
<a name="l08031"></a><a class="code" href="regs_8h.html#ab7a3c09a24dc27788937d8e0b4038800">08031</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP23_FIFOREADY_MASK                      (0x00000001u)</span>
<a name="l08032"></a><a class="code" href="regs_8h.html#a22ee959b77253116cce9710a966eaee0">08032</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP23_FIFOREADY_BIT                       (0)</span>
<a name="l08033"></a><a class="code" href="regs_8h.html#a7ff08c2eb567e811714f961fe601389b">08033</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP23_FIFOREADY_BITS                      (1)</span>
<a name="l08034"></a>08034 <span class="preprocessor"></span>        <span class="comment">/* STIMULUS field */</span>
<a name="l08035"></a><a class="code" href="regs_8h.html#a451af81c35a1471722f320577d383d67">08035</a> <span class="preprocessor">        #define ITM_SP23_STIMULUS                            (0xFFFFFFFFu)</span>
<a name="l08036"></a><a class="code" href="regs_8h.html#a2872c1ad33d51b10ec44e3c6f43a221b">08036</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP23_STIMULUS_MASK                       (0xFFFFFFFFu)</span>
<a name="l08037"></a><a class="code" href="regs_8h.html#a318a9b4601c5fdfba2293784bb24f9ae">08037</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP23_STIMULUS_BIT                        (0)</span>
<a name="l08038"></a><a class="code" href="regs_8h.html#af463a51849f91a0fc8ae69429a22afba">08038</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP23_STIMULUS_BITS                       (32)</span>
<a name="l08039"></a>08039 <span class="preprocessor"></span>
<a name="l08040"></a><a class="code" href="regs_8h.html#a9d3940a7d0ac3566f7ffa04935c34fdf">08040</a> <span class="preprocessor">#define ITM_SP24                                             *((volatile int32u *)0xE0000060u)</span>
<a name="l08041"></a><a class="code" href="regs_8h.html#ac1cd5f15a693277646d2e285c38f4465">08041</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_SP24_REG                                         *((volatile int32u *)0xE0000060u)</span>
<a name="l08042"></a><a class="code" href="regs_8h.html#a3e0708e22d07a74bed3d57e0a0415e4f">08042</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_SP24_ADDR                                        (0xE0000060u)</span>
<a name="l08043"></a><a class="code" href="regs_8h.html#a01ce389d59647d52334f1a8cb2d27d2f">08043</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_SP24_RESET                                       (0x00000000u)</span>
<a name="l08044"></a>08044 <span class="preprocessor"></span>        <span class="comment">/* FIFOREADY field */</span>
<a name="l08045"></a><a class="code" href="regs_8h.html#af19ae6c21553e6232c86f9fd699c7532">08045</a> <span class="preprocessor">        #define ITM_SP24_FIFOREADY                           (0x00000001u)</span>
<a name="l08046"></a><a class="code" href="regs_8h.html#ab74560c88ef522eed22196a5e86d190f">08046</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP24_FIFOREADY_MASK                      (0x00000001u)</span>
<a name="l08047"></a><a class="code" href="regs_8h.html#a5f8d6c46d19c884a98cef03fe4614d43">08047</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP24_FIFOREADY_BIT                       (0)</span>
<a name="l08048"></a><a class="code" href="regs_8h.html#afd7a5302fbb41e698bea8911a3398dd2">08048</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP24_FIFOREADY_BITS                      (1)</span>
<a name="l08049"></a>08049 <span class="preprocessor"></span>        <span class="comment">/* STIMULUS field */</span>
<a name="l08050"></a><a class="code" href="regs_8h.html#a1fc3945f6b4bfb8a5247ae79cb5f1905">08050</a> <span class="preprocessor">        #define ITM_SP24_STIMULUS                            (0xFFFFFFFFu)</span>
<a name="l08051"></a><a class="code" href="regs_8h.html#abd12b2cbdff1134310bef3ccddd66dfe">08051</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP24_STIMULUS_MASK                       (0xFFFFFFFFu)</span>
<a name="l08052"></a><a class="code" href="regs_8h.html#a096c554304e0ea29777b6da408914ec9">08052</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP24_STIMULUS_BIT                        (0)</span>
<a name="l08053"></a><a class="code" href="regs_8h.html#a2eadafb472c61d81c0c5d0e23e48331f">08053</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP24_STIMULUS_BITS                       (32)</span>
<a name="l08054"></a>08054 <span class="preprocessor"></span>
<a name="l08055"></a><a class="code" href="regs_8h.html#a75d2ea68d3a381fdbb5de8646cd42a33">08055</a> <span class="preprocessor">#define ITM_SP25                                             *((volatile int32u *)0xE0000064u)</span>
<a name="l08056"></a><a class="code" href="regs_8h.html#a8f179ed39506a697c4d5db43558d02b9">08056</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_SP25_REG                                         *((volatile int32u *)0xE0000064u)</span>
<a name="l08057"></a><a class="code" href="regs_8h.html#aea89a614a1f12f467303c18d383d4332">08057</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_SP25_ADDR                                        (0xE0000064u)</span>
<a name="l08058"></a><a class="code" href="regs_8h.html#af252b4119993975f588670fd46cadeb1">08058</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_SP25_RESET                                       (0x00000000u)</span>
<a name="l08059"></a>08059 <span class="preprocessor"></span>        <span class="comment">/* FIFOREADY field */</span>
<a name="l08060"></a><a class="code" href="regs_8h.html#a359378d6675ef7bf8627841d174dc0dc">08060</a> <span class="preprocessor">        #define ITM_SP25_FIFOREADY                           (0x00000001u)</span>
<a name="l08061"></a><a class="code" href="regs_8h.html#aadfb16743b7a0e841c22b310bd28ac94">08061</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP25_FIFOREADY_MASK                      (0x00000001u)</span>
<a name="l08062"></a><a class="code" href="regs_8h.html#a45269d1143c8cb9fd161007f6d713da9">08062</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP25_FIFOREADY_BIT                       (0)</span>
<a name="l08063"></a><a class="code" href="regs_8h.html#a142303deb85bdb0f4163b45c8957f6f4">08063</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP25_FIFOREADY_BITS                      (1)</span>
<a name="l08064"></a>08064 <span class="preprocessor"></span>        <span class="comment">/* STIMULUS field */</span>
<a name="l08065"></a><a class="code" href="regs_8h.html#aae06c6afff3a4b6df9e823c056b52e6a">08065</a> <span class="preprocessor">        #define ITM_SP25_STIMULUS                            (0xFFFFFFFFu)</span>
<a name="l08066"></a><a class="code" href="regs_8h.html#a6eab89bd4b41ff68730592d54c1845d8">08066</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP25_STIMULUS_MASK                       (0xFFFFFFFFu)</span>
<a name="l08067"></a><a class="code" href="regs_8h.html#a98ed95fc0bd34f05792724ddb11bf9cd">08067</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP25_STIMULUS_BIT                        (0)</span>
<a name="l08068"></a><a class="code" href="regs_8h.html#ad2a4b4760f373658915c624149503023">08068</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP25_STIMULUS_BITS                       (32)</span>
<a name="l08069"></a>08069 <span class="preprocessor"></span>
<a name="l08070"></a><a class="code" href="regs_8h.html#a732e3b8576fcda895930e4b20dbf8bfc">08070</a> <span class="preprocessor">#define ITM_SP26                                             *((volatile int32u *)0xE0000068u)</span>
<a name="l08071"></a><a class="code" href="regs_8h.html#a759f37c27dc284df5c3c91593b15ccae">08071</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_SP26_REG                                         *((volatile int32u *)0xE0000068u)</span>
<a name="l08072"></a><a class="code" href="regs_8h.html#af9e204fcf3345869651f96ff9ec72d8c">08072</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_SP26_ADDR                                        (0xE0000068u)</span>
<a name="l08073"></a><a class="code" href="regs_8h.html#aa459d0122515ff28981848c7ba6f3e4b">08073</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_SP26_RESET                                       (0x00000000u)</span>
<a name="l08074"></a>08074 <span class="preprocessor"></span>        <span class="comment">/* FIFOREADY field */</span>
<a name="l08075"></a><a class="code" href="regs_8h.html#af31debf177be7e1cd56d15443c301586">08075</a> <span class="preprocessor">        #define ITM_SP26_FIFOREADY                           (0x00000001u)</span>
<a name="l08076"></a><a class="code" href="regs_8h.html#aa842581436bcadd1368c250467690ff3">08076</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP26_FIFOREADY_MASK                      (0x00000001u)</span>
<a name="l08077"></a><a class="code" href="regs_8h.html#a15912383f93b403863953513bfbae1f4">08077</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP26_FIFOREADY_BIT                       (0)</span>
<a name="l08078"></a><a class="code" href="regs_8h.html#ae7dc25570c589bcdcd31a3286fa63175">08078</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP26_FIFOREADY_BITS                      (1)</span>
<a name="l08079"></a>08079 <span class="preprocessor"></span>        <span class="comment">/* STIMULUS field */</span>
<a name="l08080"></a><a class="code" href="regs_8h.html#acf8669d8892056757b6485f8a63bb3aa">08080</a> <span class="preprocessor">        #define ITM_SP26_STIMULUS                            (0xFFFFFFFFu)</span>
<a name="l08081"></a><a class="code" href="regs_8h.html#a198143e0da9ad88d877b807870a9b5ab">08081</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP26_STIMULUS_MASK                       (0xFFFFFFFFu)</span>
<a name="l08082"></a><a class="code" href="regs_8h.html#a7b2d21d0ea08301900e32c70cc64bf43">08082</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP26_STIMULUS_BIT                        (0)</span>
<a name="l08083"></a><a class="code" href="regs_8h.html#afc7cb0cf26e250f4223e57551241cbe8">08083</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP26_STIMULUS_BITS                       (32)</span>
<a name="l08084"></a>08084 <span class="preprocessor"></span>
<a name="l08085"></a><a class="code" href="regs_8h.html#aa4f2343babb5c2bb9f4727af9c53f7a9">08085</a> <span class="preprocessor">#define ITM_SP27                                             *((volatile int32u *)0xE000006Cu)</span>
<a name="l08086"></a><a class="code" href="regs_8h.html#a450975d139168cf45294391ecf5d8040">08086</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_SP27_REG                                         *((volatile int32u *)0xE000006Cu)</span>
<a name="l08087"></a><a class="code" href="regs_8h.html#a2f76445b463a04c6f29bcc2f7584f6e1">08087</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_SP27_ADDR                                        (0xE000006Cu)</span>
<a name="l08088"></a><a class="code" href="regs_8h.html#ac7ed87a50ffc2a7e47daa992d88597fb">08088</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_SP27_RESET                                       (0x00000000u)</span>
<a name="l08089"></a>08089 <span class="preprocessor"></span>        <span class="comment">/* FIFOREADY field */</span>
<a name="l08090"></a><a class="code" href="regs_8h.html#ac925a7c9755c2bd32b6a21066f0212f0">08090</a> <span class="preprocessor">        #define ITM_SP27_FIFOREADY                           (0x00000001u)</span>
<a name="l08091"></a><a class="code" href="regs_8h.html#a1f4bad6c32b120f20b72a26fec7415bc">08091</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP27_FIFOREADY_MASK                      (0x00000001u)</span>
<a name="l08092"></a><a class="code" href="regs_8h.html#ad759f409cba4ea9430e2bcce5fbe6edc">08092</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP27_FIFOREADY_BIT                       (0)</span>
<a name="l08093"></a><a class="code" href="regs_8h.html#a4e36320ebd09c6361ea6a42b59f596f0">08093</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP27_FIFOREADY_BITS                      (1)</span>
<a name="l08094"></a>08094 <span class="preprocessor"></span>        <span class="comment">/* STIMULUS field */</span>
<a name="l08095"></a><a class="code" href="regs_8h.html#a1dad886a3e4c7315897c3faba4cfbc4b">08095</a> <span class="preprocessor">        #define ITM_SP27_STIMULUS                            (0xFFFFFFFFu)</span>
<a name="l08096"></a><a class="code" href="regs_8h.html#a878c7a3dc1570c52afe0d34ad5421916">08096</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP27_STIMULUS_MASK                       (0xFFFFFFFFu)</span>
<a name="l08097"></a><a class="code" href="regs_8h.html#a507ada648b454c8e9ad112c3f236fe4c">08097</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP27_STIMULUS_BIT                        (0)</span>
<a name="l08098"></a><a class="code" href="regs_8h.html#aabb190268c95c259fa46c2cbc9c9c427">08098</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP27_STIMULUS_BITS                       (32)</span>
<a name="l08099"></a>08099 <span class="preprocessor"></span>
<a name="l08100"></a><a class="code" href="regs_8h.html#aad5c9ff36749512f1918c8acdfa155b8">08100</a> <span class="preprocessor">#define ITM_SP28                                             *((volatile int32u *)0xE0000070u)</span>
<a name="l08101"></a><a class="code" href="regs_8h.html#a56922567e76ca4494231912a2de6dc55">08101</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_SP28_REG                                         *((volatile int32u *)0xE0000070u)</span>
<a name="l08102"></a><a class="code" href="regs_8h.html#a0781e9f6c123d11225335321f58c1f8f">08102</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_SP28_ADDR                                        (0xE0000070u)</span>
<a name="l08103"></a><a class="code" href="regs_8h.html#aecde89f7f9638ef0dab09f86da66005a">08103</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_SP28_RESET                                       (0x00000000u)</span>
<a name="l08104"></a>08104 <span class="preprocessor"></span>        <span class="comment">/* FIFOREADY field */</span>
<a name="l08105"></a><a class="code" href="regs_8h.html#a9a6ac35946175dab3139b61e82ca3252">08105</a> <span class="preprocessor">        #define ITM_SP28_FIFOREADY                           (0x00000001u)</span>
<a name="l08106"></a><a class="code" href="regs_8h.html#ad7140f58b19553a2c96668e31745415e">08106</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP28_FIFOREADY_MASK                      (0x00000001u)</span>
<a name="l08107"></a><a class="code" href="regs_8h.html#a21b84fe9cb8077be03c09e1f0dfe8d98">08107</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP28_FIFOREADY_BIT                       (0)</span>
<a name="l08108"></a><a class="code" href="regs_8h.html#a42267241ebbf637059aba3e4149645e0">08108</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP28_FIFOREADY_BITS                      (1)</span>
<a name="l08109"></a>08109 <span class="preprocessor"></span>        <span class="comment">/* STIMULUS field */</span>
<a name="l08110"></a><a class="code" href="regs_8h.html#a34ea5c1e11d6facdd1deb8830477b164">08110</a> <span class="preprocessor">        #define ITM_SP28_STIMULUS                            (0xFFFFFFFFu)</span>
<a name="l08111"></a><a class="code" href="regs_8h.html#ab5633dc765545afd241b579700aee491">08111</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP28_STIMULUS_MASK                       (0xFFFFFFFFu)</span>
<a name="l08112"></a><a class="code" href="regs_8h.html#a6d9c6197e3cae6d1f032026aa0c1d970">08112</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP28_STIMULUS_BIT                        (0)</span>
<a name="l08113"></a><a class="code" href="regs_8h.html#a1be101732a6d38dd421f1ded98075ff8">08113</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP28_STIMULUS_BITS                       (32)</span>
<a name="l08114"></a>08114 <span class="preprocessor"></span>
<a name="l08115"></a><a class="code" href="regs_8h.html#a29a941f8ca0b8034ab09680972d80087">08115</a> <span class="preprocessor">#define ITM_SP29                                             *((volatile int32u *)0xE0000074u)</span>
<a name="l08116"></a><a class="code" href="regs_8h.html#aa6a1222e06651d2f71cc7bf5381181b4">08116</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_SP29_REG                                         *((volatile int32u *)0xE0000074u)</span>
<a name="l08117"></a><a class="code" href="regs_8h.html#abbb0f6982c0c144d966d84009b465881">08117</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_SP29_ADDR                                        (0xE0000074u)</span>
<a name="l08118"></a><a class="code" href="regs_8h.html#a0a7990417866a3039d206fd1c2aed281">08118</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_SP29_RESET                                       (0x00000000u)</span>
<a name="l08119"></a>08119 <span class="preprocessor"></span>        <span class="comment">/* FIFOREADY field */</span>
<a name="l08120"></a><a class="code" href="regs_8h.html#a6d5e4d6d092b33586940c26b02e60a1a">08120</a> <span class="preprocessor">        #define ITM_SP29_FIFOREADY                           (0x00000001u)</span>
<a name="l08121"></a><a class="code" href="regs_8h.html#a2825e29f1568f0bfc4c3b4c0fc5efa43">08121</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP29_FIFOREADY_MASK                      (0x00000001u)</span>
<a name="l08122"></a><a class="code" href="regs_8h.html#ace722606ca814aff505d6b8dbcd0c62f">08122</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP29_FIFOREADY_BIT                       (0)</span>
<a name="l08123"></a><a class="code" href="regs_8h.html#ae2975daa39522b141d9fe638d779ec08">08123</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP29_FIFOREADY_BITS                      (1)</span>
<a name="l08124"></a>08124 <span class="preprocessor"></span>        <span class="comment">/* STIMULUS field */</span>
<a name="l08125"></a><a class="code" href="regs_8h.html#a775d5de106e39414b41064a97fea4a04">08125</a> <span class="preprocessor">        #define ITM_SP29_STIMULUS                            (0xFFFFFFFFu)</span>
<a name="l08126"></a><a class="code" href="regs_8h.html#a262b577c7bc634885c4731a0a55f113e">08126</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP29_STIMULUS_MASK                       (0xFFFFFFFFu)</span>
<a name="l08127"></a><a class="code" href="regs_8h.html#a05f7d9182ce7eb6c9545a77e67655453">08127</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP29_STIMULUS_BIT                        (0)</span>
<a name="l08128"></a><a class="code" href="regs_8h.html#a70c8878d3be04cd800b1a63456072261">08128</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP29_STIMULUS_BITS                       (32)</span>
<a name="l08129"></a>08129 <span class="preprocessor"></span>
<a name="l08130"></a><a class="code" href="regs_8h.html#abba0443b83605071c3dcd82a2295f18a">08130</a> <span class="preprocessor">#define ITM_SP30                                             *((volatile int32u *)0xE0000078u)</span>
<a name="l08131"></a><a class="code" href="regs_8h.html#aab73d03e1d0d38ea8834f56292142589">08131</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_SP30_REG                                         *((volatile int32u *)0xE0000078u)</span>
<a name="l08132"></a><a class="code" href="regs_8h.html#adfcc779833dafe19c0bd82ae1e79d7ba">08132</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_SP30_ADDR                                        (0xE0000078u)</span>
<a name="l08133"></a><a class="code" href="regs_8h.html#a84ccfe0f2d9e480b7a88ce0641045c41">08133</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_SP30_RESET                                       (0x00000000u)</span>
<a name="l08134"></a>08134 <span class="preprocessor"></span>        <span class="comment">/* FIFOREADY field */</span>
<a name="l08135"></a><a class="code" href="regs_8h.html#af7594d1cadbb1df7d5549430d6a32b8d">08135</a> <span class="preprocessor">        #define ITM_SP30_FIFOREADY                           (0x00000001u)</span>
<a name="l08136"></a><a class="code" href="regs_8h.html#a541198f4bd0e697daec8fb52f7206c23">08136</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP30_FIFOREADY_MASK                      (0x00000001u)</span>
<a name="l08137"></a><a class="code" href="regs_8h.html#abc59ac43c86c4699d07008f2829d8637">08137</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP30_FIFOREADY_BIT                       (0)</span>
<a name="l08138"></a><a class="code" href="regs_8h.html#a146e7e934b6840a75f517749b0be1179">08138</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP30_FIFOREADY_BITS                      (1)</span>
<a name="l08139"></a>08139 <span class="preprocessor"></span>        <span class="comment">/* STIMULUS field */</span>
<a name="l08140"></a><a class="code" href="regs_8h.html#a087c2f3ff25098fb61f249130652f202">08140</a> <span class="preprocessor">        #define ITM_SP30_STIMULUS                            (0xFFFFFFFFu)</span>
<a name="l08141"></a><a class="code" href="regs_8h.html#a1827035faae58be6b576553698b6ffb1">08141</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP30_STIMULUS_MASK                       (0xFFFFFFFFu)</span>
<a name="l08142"></a><a class="code" href="regs_8h.html#a0fbc53a1c5f135223a5ff8e0edef16c4">08142</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP30_STIMULUS_BIT                        (0)</span>
<a name="l08143"></a><a class="code" href="regs_8h.html#a1c467813b26e952e278f06434a8c135c">08143</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP30_STIMULUS_BITS                       (32)</span>
<a name="l08144"></a>08144 <span class="preprocessor"></span>
<a name="l08145"></a><a class="code" href="regs_8h.html#a5b10d5c6ed93afdedfe813065d7d5d02">08145</a> <span class="preprocessor">#define ITM_SP31                                             *((volatile int32u *)0xE000007Cu)</span>
<a name="l08146"></a><a class="code" href="regs_8h.html#ace2adc0dfb9f1673d31882e160da22c2">08146</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_SP31_REG                                         *((volatile int32u *)0xE000007Cu)</span>
<a name="l08147"></a><a class="code" href="regs_8h.html#ae578734eb373d116eb134e387969f4a7">08147</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_SP31_ADDR                                        (0xE000007Cu)</span>
<a name="l08148"></a><a class="code" href="regs_8h.html#a89acbf0a342321da49d71d8fad16cddd">08148</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_SP31_RESET                                       (0x00000000u)</span>
<a name="l08149"></a>08149 <span class="preprocessor"></span>        <span class="comment">/* FIFOREADY field */</span>
<a name="l08150"></a><a class="code" href="regs_8h.html#adb263fe23981c9f2ae547952219aff9a">08150</a> <span class="preprocessor">        #define ITM_SP31_FIFOREADY                           (0x00000001u)</span>
<a name="l08151"></a><a class="code" href="regs_8h.html#a8a9fe66b33d26661dca820862f803cae">08151</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP31_FIFOREADY_MASK                      (0x00000001u)</span>
<a name="l08152"></a><a class="code" href="regs_8h.html#a7007b6e3ccc73f304515ac5fd3ac2e1a">08152</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP31_FIFOREADY_BIT                       (0)</span>
<a name="l08153"></a><a class="code" href="regs_8h.html#ad41b51dfe76e1909d4faa170d9682212">08153</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP31_FIFOREADY_BITS                      (1)</span>
<a name="l08154"></a>08154 <span class="preprocessor"></span>        <span class="comment">/* STIMULUS field */</span>
<a name="l08155"></a><a class="code" href="regs_8h.html#a867cdb8f6b611b34ffe257984ea1125d">08155</a> <span class="preprocessor">        #define ITM_SP31_STIMULUS                            (0xFFFFFFFFu)</span>
<a name="l08156"></a><a class="code" href="regs_8h.html#a551e88fa7efd17c718f2f070d5ed1748">08156</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP31_STIMULUS_MASK                       (0xFFFFFFFFu)</span>
<a name="l08157"></a><a class="code" href="regs_8h.html#a54bd3233bda690610a175685bad8f886">08157</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP31_STIMULUS_BIT                        (0)</span>
<a name="l08158"></a><a class="code" href="regs_8h.html#ac03dcfc8cbeb79d7a9e51377ad8d251e">08158</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_SP31_STIMULUS_BITS                       (32)</span>
<a name="l08159"></a>08159 <span class="preprocessor"></span>
<a name="l08160"></a><a class="code" href="regs_8h.html#a18c94f3236b7d64c83e63cdd586e5e9b">08160</a> <span class="preprocessor">#define ITM_TER                                              *((volatile int32u *)0xE0000E00u)</span>
<a name="l08161"></a><a class="code" href="regs_8h.html#aa14d098fa48a0b70577eaba6ce109e22">08161</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_TER_REG                                          *((volatile int32u *)0xE0000E00u)</span>
<a name="l08162"></a><a class="code" href="regs_8h.html#a95b676a8cc4c1a6690329582781e8ece">08162</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_TER_ADDR                                         (0xE0000E00u)</span>
<a name="l08163"></a><a class="code" href="regs_8h.html#a174dc3f8595fd178695ba17c08056eb9">08163</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_TER_RESET                                        (0x00000000u)</span>
<a name="l08164"></a>08164 <span class="preprocessor"></span>        <span class="comment">/* STIMENA field */</span>
<a name="l08165"></a><a class="code" href="regs_8h.html#acec0637bc9dde3e61ceb1383598fd642">08165</a> <span class="preprocessor">        #define ITM_TER_STIMENA                              (0xFFFFFFFFu)</span>
<a name="l08166"></a><a class="code" href="regs_8h.html#a70a33ba8aa411952352cd3eef157bcd0">08166</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_TER_STIMENA_MASK                         (0xFFFFFFFFu)</span>
<a name="l08167"></a><a class="code" href="regs_8h.html#a2bda67aeda68be478e91d741dcc68523">08167</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_TER_STIMENA_BIT                          (0)</span>
<a name="l08168"></a><a class="code" href="regs_8h.html#a97e32a5e1b07001167f259f2780d287e">08168</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_TER_STIMENA_BITS                         (32)</span>
<a name="l08169"></a>08169 <span class="preprocessor"></span>
<a name="l08170"></a><a class="code" href="regs_8h.html#a4a106555b6d58115c86e09d48e199572">08170</a> <span class="preprocessor">#define ITM_TPR                                              *((volatile int32u *)0xE0000E40u)</span>
<a name="l08171"></a><a class="code" href="regs_8h.html#a3f3eb92b3906175c0b27e5e45e7a4cc3">08171</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_TPR_REG                                          *((volatile int32u *)0xE0000E40u)</span>
<a name="l08172"></a><a class="code" href="regs_8h.html#a22575d4212cf6c983aeb071af89b601f">08172</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_TPR_ADDR                                         (0xE0000E40u)</span>
<a name="l08173"></a><a class="code" href="regs_8h.html#ac57c77d0e0def5500c7018b448343d5b">08173</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_TPR_RESET                                        (0x00000000u)</span>
<a name="l08174"></a>08174 <span class="preprocessor"></span>        <span class="comment">/* PRIVMASK field */</span>
<a name="l08175"></a><a class="code" href="regs_8h.html#ab1579135dc92ff46072027b9ba7b0d56">08175</a> <span class="preprocessor">        #define ITM_TPR_PRIVMASK                             (0x0000000Fu)</span>
<a name="l08176"></a><a class="code" href="regs_8h.html#a1be9c3e5ed3a3fe6e7c4e50df5b795f8">08176</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_TPR_PRIVMASK_MASK                        (0x0000000Fu)</span>
<a name="l08177"></a><a class="code" href="regs_8h.html#a9f5ee0572de4096dc637d55c1a4bf390">08177</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_TPR_PRIVMASK_BIT                         (0)</span>
<a name="l08178"></a><a class="code" href="regs_8h.html#a35b5e861128aeb417859854e38dd2f6f">08178</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_TPR_PRIVMASK_BITS                        (4)</span>
<a name="l08179"></a>08179 <span class="preprocessor"></span>
<a name="l08180"></a><a class="code" href="regs_8h.html#a935f0be267215442b7cffb0a191c7223">08180</a> <span class="preprocessor">#define ITM_TCR                                              *((volatile int32u *)0xE0000E80u)</span>
<a name="l08181"></a><a class="code" href="regs_8h.html#a98124139553e316952b6bdbe5a3b443f">08181</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_TCR_REG                                          *((volatile int32u *)0xE0000E80u)</span>
<a name="l08182"></a><a class="code" href="regs_8h.html#a8830c93e056f950990f3087af4e649a9">08182</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_TCR_ADDR                                         (0xE0000E80u)</span>
<a name="l08183"></a><a class="code" href="regs_8h.html#a463cef66d675514826c79314d3a53af2">08183</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_TCR_RESET                                        (0x00000000u)</span>
<a name="l08184"></a>08184 <span class="preprocessor"></span>        <span class="comment">/* BUSY field */</span>
<a name="l08185"></a><a class="code" href="regs_8h.html#adc090027e495b730cfafe3198b091895">08185</a> <span class="preprocessor">        #define ITM_TCR_BUSY                                 (0x00800000u)</span>
<a name="l08186"></a><a class="code" href="regs_8h.html#a1119a79965e6cc4d836fbcdba62a61a5">08186</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_TCR_BUSY_MASK                            (0x00800000u)</span>
<a name="l08187"></a><a class="code" href="regs_8h.html#ac88e19dfefd106457731d4a4b5516633">08187</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_TCR_BUSY_BIT                             (23)</span>
<a name="l08188"></a><a class="code" href="regs_8h.html#ad4f721c80daac0bbe6ff9826422beb1d">08188</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_TCR_BUSY_BITS                            (1)</span>
<a name="l08189"></a>08189 <span class="preprocessor"></span>        <span class="comment">/* ATBID field */</span>
<a name="l08190"></a><a class="code" href="regs_8h.html#a445f5889f22a206ee31dde1e3c01f0f9">08190</a> <span class="preprocessor">        #define ITM_TCR_ATBID                                (0x007F0000u)</span>
<a name="l08191"></a><a class="code" href="regs_8h.html#a16b49eda29623beea9d20e0d240254ae">08191</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_TCR_ATBID_MASK                           (0x007F0000u)</span>
<a name="l08192"></a><a class="code" href="regs_8h.html#a91797d9903329b20c2816463377ed720">08192</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_TCR_ATBID_BIT                            (16)</span>
<a name="l08193"></a><a class="code" href="regs_8h.html#ae6f2631a7755e29c096825a097713f3a">08193</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_TCR_ATBID_BITS                           (7)</span>
<a name="l08194"></a>08194 <span class="preprocessor"></span>        <span class="comment">/* TSPRESCALE field */</span>
<a name="l08195"></a><a class="code" href="regs_8h.html#acb7f14ded822a51b8b153f3bde335a4f">08195</a> <span class="preprocessor">        #define ITM_TCR_TSPRESCALE                           (0x00000300u)</span>
<a name="l08196"></a><a class="code" href="regs_8h.html#ab7a22b7663d50a1345b7756fca53e0a9">08196</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_TCR_TSPRESCALE_MASK                      (0x00000300u)</span>
<a name="l08197"></a><a class="code" href="regs_8h.html#a098c0e73e2c971587dd218b33480e150">08197</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_TCR_TSPRESCALE_BIT                       (8)</span>
<a name="l08198"></a><a class="code" href="regs_8h.html#afb7781892de02d136be284a6ed555031">08198</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_TCR_TSPRESCALE_BITS                      (2)</span>
<a name="l08199"></a>08199 <span class="preprocessor"></span>        <span class="comment">/* SWOENA field */</span>
<a name="l08200"></a><a class="code" href="regs_8h.html#af73f10e4b25f84d96d81c984da260561">08200</a> <span class="preprocessor">        #define ITM_TCR_SWOENA                               (0x00000010u)</span>
<a name="l08201"></a><a class="code" href="regs_8h.html#ae772d8b546e3e3ba1791b5a04950d090">08201</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_TCR_SWOENA_MASK                          (0x00000010u)</span>
<a name="l08202"></a><a class="code" href="regs_8h.html#aad8919763cbbecc55d35093544956a79">08202</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_TCR_SWOENA_BIT                           (4)</span>
<a name="l08203"></a><a class="code" href="regs_8h.html#a876410944971971f17f4ce81251dbb61">08203</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_TCR_SWOENA_BITS                          (1)</span>
<a name="l08204"></a>08204 <span class="preprocessor"></span>        <span class="comment">/* DWTENA field */</span>
<a name="l08205"></a><a class="code" href="regs_8h.html#a9b5198b8de42820cc28e72eac28478a8">08205</a> <span class="preprocessor">        #define ITM_TCR_DWTENA                               (0x00000008u)</span>
<a name="l08206"></a><a class="code" href="regs_8h.html#a03e26b2ece6bd1a9bda55f9f63fbe68b">08206</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_TCR_DWTENA_MASK                          (0x00000008u)</span>
<a name="l08207"></a><a class="code" href="regs_8h.html#a291a6100563aed5db59f38bbe2ff5b02">08207</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_TCR_DWTENA_BIT                           (3)</span>
<a name="l08208"></a><a class="code" href="regs_8h.html#a8dc06af5660daf8d6c4e6ecc540a26ca">08208</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_TCR_DWTENA_BITS                          (1)</span>
<a name="l08209"></a>08209 <span class="preprocessor"></span>        <span class="comment">/* SYNCENA field */</span>
<a name="l08210"></a><a class="code" href="regs_8h.html#a06377f11d24d725f27fc4fe44b064c15">08210</a> <span class="preprocessor">        #define ITM_TCR_SYNCENA                              (0x00000004u)</span>
<a name="l08211"></a><a class="code" href="regs_8h.html#a2cf8e7671ee2bb418cfe8fd7a722d8b1">08211</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_TCR_SYNCENA_MASK                         (0x00000004u)</span>
<a name="l08212"></a><a class="code" href="regs_8h.html#aeca2813e61da3e34cb1f1c0d7bc948b0">08212</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_TCR_SYNCENA_BIT                          (2)</span>
<a name="l08213"></a><a class="code" href="regs_8h.html#a61496aa32524291d13541ef364bedcdb">08213</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_TCR_SYNCENA_BITS                         (1)</span>
<a name="l08214"></a>08214 <span class="preprocessor"></span>        <span class="comment">/* TSENA field */</span>
<a name="l08215"></a><a class="code" href="regs_8h.html#a60c10f360235e2790cfc3fa174e596d7">08215</a> <span class="preprocessor">        #define ITM_TCR_TSENA                                (0x00000002u)</span>
<a name="l08216"></a><a class="code" href="regs_8h.html#a710d51adbe16e258b736e1e8cbfde23c">08216</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_TCR_TSENA_MASK                           (0x00000002u)</span>
<a name="l08217"></a><a class="code" href="regs_8h.html#a27ae128b202411b40904a51766701678">08217</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_TCR_TSENA_BIT                            (1)</span>
<a name="l08218"></a><a class="code" href="regs_8h.html#a7d9ab42a51311c90c828da514a13b654">08218</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_TCR_TSENA_BITS                           (1)</span>
<a name="l08219"></a>08219 <span class="preprocessor"></span>        <span class="comment">/* ITMEN field */</span>
<a name="l08220"></a><a class="code" href="regs_8h.html#a0c8797b5d62d9ed0c608419152efb058">08220</a> <span class="preprocessor">        #define ITM_TCR_ITMEN                                (0x00000001u)</span>
<a name="l08221"></a><a class="code" href="regs_8h.html#a90f716fd8e825118ca8494bceaab139f">08221</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_TCR_ITMEN_MASK                           (0x00000001u)</span>
<a name="l08222"></a><a class="code" href="regs_8h.html#a98d4b666073c058e9b59a1b52826d358">08222</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_TCR_ITMEN_BIT                            (0)</span>
<a name="l08223"></a><a class="code" href="regs_8h.html#a6f5a4344ec73073cbb0ffd77ffb78a1e">08223</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_TCR_ITMEN_BITS                           (1)</span>
<a name="l08224"></a>08224 <span class="preprocessor"></span>
<a name="l08225"></a><a class="code" href="regs_8h.html#a43fb422f9bfcea8b9cdf6ab097835e0b">08225</a> <span class="preprocessor">#define ITM_IW                                               *((volatile int32u *)0xE0000EF8u)</span>
<a name="l08226"></a><a class="code" href="regs_8h.html#ae6e846d8b96a8ad84c8aab63687baeb4">08226</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_IW_REG                                           *((volatile int32u *)0xE0000EF8u)</span>
<a name="l08227"></a><a class="code" href="regs_8h.html#a3d0b63fc27af2817b0418ebf35cdcac6">08227</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_IW_ADDR                                          (0xE0000EF8u)</span>
<a name="l08228"></a><a class="code" href="regs_8h.html#af165553c813ca37b29f205f722f0a694">08228</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_IW_RESET                                         (0x00000000u)</span>
<a name="l08229"></a>08229 <span class="preprocessor"></span>        <span class="comment">/* ATVALIDM field */</span>
<a name="l08230"></a><a class="code" href="regs_8h.html#adb9dc647fba77be57f1c562aa436b348">08230</a> <span class="preprocessor">        #define ITM_IW_ATVALIDM                              (0x00000001u)</span>
<a name="l08231"></a><a class="code" href="regs_8h.html#a7bcca182d4fd6b8bf7859048d3696363">08231</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_IW_ATVALIDM_MASK                         (0x00000001u)</span>
<a name="l08232"></a><a class="code" href="regs_8h.html#a15429ebcb9eae10b7b75438176774b73">08232</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_IW_ATVALIDM_BIT                          (0)</span>
<a name="l08233"></a><a class="code" href="regs_8h.html#ae50c6863950cd88990808a6676325604">08233</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_IW_ATVALIDM_BITS                         (1)</span>
<a name="l08234"></a>08234 <span class="preprocessor"></span>
<a name="l08235"></a><a class="code" href="regs_8h.html#a6ee83f5b06523cdf5ec9112ea10468d3">08235</a> <span class="preprocessor">#define ITM_IR                                               *((volatile int32u *)0xE0000EFCu)</span>
<a name="l08236"></a><a class="code" href="regs_8h.html#a7892659a032a6067911d805a573864d3">08236</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_IR_REG                                           *((volatile int32u *)0xE0000EFCu)</span>
<a name="l08237"></a><a class="code" href="regs_8h.html#a6a5b6f2f3da10998de5828284758e967">08237</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_IR_ADDR                                          (0xE0000EFCu)</span>
<a name="l08238"></a><a class="code" href="regs_8h.html#a307c1588f679f35c5d9c0c9900f4ed11">08238</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_IR_RESET                                         (0x00000000u)</span>
<a name="l08239"></a>08239 <span class="preprocessor"></span>        <span class="comment">/* ATREADYM field */</span>
<a name="l08240"></a><a class="code" href="regs_8h.html#ac500b0d670ef9f153851c0cea4a9cef2">08240</a> <span class="preprocessor">        #define ITM_IR_ATREADYM                              (0x00000001u)</span>
<a name="l08241"></a><a class="code" href="regs_8h.html#a5ab77c787a2809f9839e6da4510828ff">08241</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_IR_ATREADYM_MASK                         (0x00000001u)</span>
<a name="l08242"></a><a class="code" href="regs_8h.html#a3a8092910620b5ba041b7b4b40b254b3">08242</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_IR_ATREADYM_BIT                          (0)</span>
<a name="l08243"></a><a class="code" href="regs_8h.html#ade6d6769ff08d7afb81e3e55be8aff46">08243</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_IR_ATREADYM_BITS                         (1)</span>
<a name="l08244"></a>08244 <span class="preprocessor"></span>
<a name="l08245"></a><a class="code" href="regs_8h.html#aacc57888c1d5d2f44f0585756f9f4208">08245</a> <span class="preprocessor">#define ITM_IMC                                              *((volatile int32u *)0xE0000F00u)</span>
<a name="l08246"></a><a class="code" href="regs_8h.html#a9a9bebebe98f39f4f511330c4a18e465">08246</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_IMC_REG                                          *((volatile int32u *)0xE0000F00u)</span>
<a name="l08247"></a><a class="code" href="regs_8h.html#a74b9591f529e499a59356e9b1dbe283d">08247</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_IMC_ADDR                                         (0xE0000F00u)</span>
<a name="l08248"></a><a class="code" href="regs_8h.html#a4b6ed5b6635234746a165edc0107c2a3">08248</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_IMC_RESET                                        (0x00000000u)</span>
<a name="l08249"></a>08249 <span class="preprocessor"></span>        <span class="comment">/* INTEGRATION field */</span>
<a name="l08250"></a><a class="code" href="regs_8h.html#a76281d4398f1d0fed7d4db45914fac43">08250</a> <span class="preprocessor">        #define ITM_IMC_INTEGRATION                          (0x00000001u)</span>
<a name="l08251"></a><a class="code" href="regs_8h.html#aa1d702dc2347a9e96bbc4c0cb9aff3b8">08251</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_IMC_INTEGRATION_MASK                     (0x00000001u)</span>
<a name="l08252"></a><a class="code" href="regs_8h.html#adf13a38996ea3013e5f98915877ec8a6">08252</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_IMC_INTEGRATION_BIT                      (0)</span>
<a name="l08253"></a><a class="code" href="regs_8h.html#af308f04b2a05a10c8c8c09aef3ff557f">08253</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_IMC_INTEGRATION_BITS                     (1)</span>
<a name="l08254"></a>08254 <span class="preprocessor"></span>
<a name="l08255"></a><a class="code" href="regs_8h.html#a6b3688b7e229d1a2b1635ed995cf9fd1">08255</a> <span class="preprocessor">#define ITM_LA                                               *((volatile int32u *)0xE0000FB0u)</span>
<a name="l08256"></a><a class="code" href="regs_8h.html#a2686f1c0c76026c4bc083bab0c6e6a2d">08256</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_LA_REG                                           *((volatile int32u *)0xE0000FB0u)</span>
<a name="l08257"></a><a class="code" href="regs_8h.html#a13d548185b3248b79b8823d5ece55559">08257</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_LA_ADDR                                          (0xE0000FB0u)</span>
<a name="l08258"></a><a class="code" href="regs_8h.html#a9177265627171e1d3eb714037aa00ffe">08258</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_LA_RESET                                         (0x00000000u)</span>
<a name="l08259"></a>08259 <span class="preprocessor"></span>        <span class="comment">/* LOCKACC field */</span>
<a name="l08260"></a><a class="code" href="regs_8h.html#a6674ec18bd7d7271c8fda4e053e2d146">08260</a> <span class="preprocessor">        #define ITM_LA_LOCKACC                               (0xFFFFFFFFu)</span>
<a name="l08261"></a><a class="code" href="regs_8h.html#a0b985a334a521d4a97e814c84c030e49">08261</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_LA_LOCKACC_MASK                          (0xFFFFFFFFu)</span>
<a name="l08262"></a><a class="code" href="regs_8h.html#a520a47a114525faa0517f13054944aa1">08262</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_LA_LOCKACC_BIT                           (0)</span>
<a name="l08263"></a><a class="code" href="regs_8h.html#a6dabf013726c28b574dda8531c1ef339">08263</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_LA_LOCKACC_BITS                          (32)</span>
<a name="l08264"></a>08264 <span class="preprocessor"></span>
<a name="l08265"></a><a class="code" href="regs_8h.html#a1c9c68cbe627e9d0f4e1a823fdc7bd49">08265</a> <span class="preprocessor">#define ITM_LS                                               *((volatile int32u *)0xE0000FB4u)</span>
<a name="l08266"></a><a class="code" href="regs_8h.html#afbbd59562a96a754e0cdd1fe82a8e70b">08266</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_LS_REG                                           *((volatile int32u *)0xE0000FB4u)</span>
<a name="l08267"></a><a class="code" href="regs_8h.html#addf96e3ff0e502aac3080f9082e952af">08267</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_LS_ADDR                                          (0xE0000FB4u)</span>
<a name="l08268"></a><a class="code" href="regs_8h.html#a71a3a21a5eafc85a98bc9e353a10f5d7">08268</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_LS_RESET                                         (0x00000000u)</span>
<a name="l08269"></a>08269 <span class="preprocessor"></span>        <span class="comment">/* BYTEACC field */</span>
<a name="l08270"></a><a class="code" href="regs_8h.html#ad57e220da40b7caaf14499893d63c475">08270</a> <span class="preprocessor">        #define ITM_LS_BYTEACC                               (0x00000004u)</span>
<a name="l08271"></a><a class="code" href="regs_8h.html#abfce189ba6614a4250110e6de14bcc47">08271</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_LS_BYTEACC_MASK                          (0x00000004u)</span>
<a name="l08272"></a><a class="code" href="regs_8h.html#a8c49dc3eb45e692f2f313feaddcc52be">08272</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_LS_BYTEACC_BIT                           (2)</span>
<a name="l08273"></a><a class="code" href="regs_8h.html#a0412ade975e4567414729f697e593824">08273</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_LS_BYTEACC_BITS                          (1)</span>
<a name="l08274"></a>08274 <span class="preprocessor"></span>        <span class="comment">/* ACCESS field */</span>
<a name="l08275"></a><a class="code" href="regs_8h.html#a830631b5140d8af383fa4a6c8a1f5ea4">08275</a> <span class="preprocessor">        #define ITM_LS_ACCESS                                (0x00000002u)</span>
<a name="l08276"></a><a class="code" href="regs_8h.html#afb82997b5d5e589d7c0e7c5ce75b2660">08276</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_LS_ACCESS_MASK                           (0x00000002u)</span>
<a name="l08277"></a><a class="code" href="regs_8h.html#ac7ea522fa94155c42e9b9f401b99f087">08277</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_LS_ACCESS_BIT                            (1)</span>
<a name="l08278"></a><a class="code" href="regs_8h.html#abbebec967dd77c37bef31023ad1a3291">08278</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_LS_ACCESS_BITS                           (1)</span>
<a name="l08279"></a>08279 <span class="preprocessor"></span>        <span class="comment">/* PRESENT field */</span>
<a name="l08280"></a><a class="code" href="regs_8h.html#af15d3dd0d042a27533b56ffce6642e88">08280</a> <span class="preprocessor">        #define ITM_LS_PRESENT                               (0x00000001u)</span>
<a name="l08281"></a><a class="code" href="regs_8h.html#a78779e9c3ad20539f78b68eaed97613f">08281</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_LS_PRESENT_MASK                          (0x00000001u)</span>
<a name="l08282"></a><a class="code" href="regs_8h.html#ad86c2bf3605dec4ff5af56845f790c56">08282</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_LS_PRESENT_BIT                           (0)</span>
<a name="l08283"></a><a class="code" href="regs_8h.html#afc7a23d46546785afc3d83eef422767b">08283</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_LS_PRESENT_BITS                          (1)</span>
<a name="l08284"></a>08284 <span class="preprocessor"></span>
<a name="l08285"></a><a class="code" href="regs_8h.html#a85b2d7d352ad77e0a27213765ba3f479">08285</a> <span class="preprocessor">#define ITM_PERIPHID4                                        *((volatile int32u *)0xE0000FD0u)</span>
<a name="l08286"></a><a class="code" href="regs_8h.html#a49741029f3a6349336ee0cb7258512fb">08286</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_PERIPHID4_REG                                    *((volatile int32u *)0xE0000FD0u)</span>
<a name="l08287"></a><a class="code" href="regs_8h.html#a11a57842ac3c1298c158b5950c7dea4c">08287</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_PERIPHID4_ADDR                                   (0xE0000FD0u)</span>
<a name="l08288"></a><a class="code" href="regs_8h.html#a7e0a1acb6cd7488f704abecad2f2b098">08288</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_PERIPHID4_RESET                                  (0x00000004u)</span>
<a name="l08289"></a>08289 <span class="preprocessor"></span>        <span class="comment">/* PERIPHID field */</span>
<a name="l08290"></a><a class="code" href="regs_8h.html#a4010aebd31262cdc65e9a996252c3111">08290</a> <span class="preprocessor">        #define ITM_PERIPHID4_PERIPHID                       (0xFFFFFFFFu)</span>
<a name="l08291"></a><a class="code" href="regs_8h.html#a4f35f8f157fda529b19f39bb65886b23">08291</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_PERIPHID4_PERIPHID_MASK                  (0xFFFFFFFFu)</span>
<a name="l08292"></a><a class="code" href="regs_8h.html#afe7195348e82f83d9afea34db013a7cf">08292</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_PERIPHID4_PERIPHID_BIT                   (0)</span>
<a name="l08293"></a><a class="code" href="regs_8h.html#a0749c854bff73c6a0b4e3ba4c52912cc">08293</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_PERIPHID4_PERIPHID_BITS                  (32)</span>
<a name="l08294"></a>08294 <span class="preprocessor"></span>
<a name="l08295"></a><a class="code" href="regs_8h.html#ab0550019f836177fff403da1086191ba">08295</a> <span class="preprocessor">#define ITM_PERIPHID5                                        *((volatile int32u *)0xE0000FD4u)</span>
<a name="l08296"></a><a class="code" href="regs_8h.html#ad96c246666994c70bd3e3969a84bc51f">08296</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_PERIPHID5_REG                                    *((volatile int32u *)0xE0000FD4u)</span>
<a name="l08297"></a><a class="code" href="regs_8h.html#a1d72a6471cd303adf76447c8efb3a1c1">08297</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_PERIPHID5_ADDR                                   (0xE0000FD4u)</span>
<a name="l08298"></a><a class="code" href="regs_8h.html#abaf9bc1c8c96c4d968de6590cd8827df">08298</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_PERIPHID5_RESET                                  (0x00000000u)</span>
<a name="l08299"></a>08299 <span class="preprocessor"></span>        <span class="comment">/* PERIPHID field */</span>
<a name="l08300"></a><a class="code" href="regs_8h.html#ac17a4ea71b63c9f27c37b3cf22935314">08300</a> <span class="preprocessor">        #define ITM_PERIPHID5_PERIPHID                       (0xFFFFFFFFu)</span>
<a name="l08301"></a><a class="code" href="regs_8h.html#a0e9d66612117acd2b4a8cea688f3cd5c">08301</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_PERIPHID5_PERIPHID_MASK                  (0xFFFFFFFFu)</span>
<a name="l08302"></a><a class="code" href="regs_8h.html#ac1e1241b8a01cb4b54b8de177106c289">08302</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_PERIPHID5_PERIPHID_BIT                   (0)</span>
<a name="l08303"></a><a class="code" href="regs_8h.html#abb3dfd84190407959f2a85c27981420f">08303</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_PERIPHID5_PERIPHID_BITS                  (32)</span>
<a name="l08304"></a>08304 <span class="preprocessor"></span>
<a name="l08305"></a><a class="code" href="regs_8h.html#a98bc01824b2dea7cb7a2a90e69d4a82c">08305</a> <span class="preprocessor">#define ITM_PERIPHID6                                        *((volatile int32u *)0xE0000FD8u)</span>
<a name="l08306"></a><a class="code" href="regs_8h.html#a7822296e3b59cbb6fdb2c61bd55d4c51">08306</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_PERIPHID6_REG                                    *((volatile int32u *)0xE0000FD8u)</span>
<a name="l08307"></a><a class="code" href="regs_8h.html#ad670a13719df2168ab30fe4e8f66f98c">08307</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_PERIPHID6_ADDR                                   (0xE0000FD8u)</span>
<a name="l08308"></a><a class="code" href="regs_8h.html#a6aaa0ff859e939fcbb298abd46de9b2e">08308</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_PERIPHID6_RESET                                  (0x00000000u)</span>
<a name="l08309"></a>08309 <span class="preprocessor"></span>        <span class="comment">/* PERIPHID field */</span>
<a name="l08310"></a><a class="code" href="regs_8h.html#a982c4f6fe0608644d96f12e157c0557d">08310</a> <span class="preprocessor">        #define ITM_PERIPHID6_PERIPHID                       (0xFFFFFFFFu)</span>
<a name="l08311"></a><a class="code" href="regs_8h.html#a63956a424f0cad53d8ffd07b99730ea1">08311</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_PERIPHID6_PERIPHID_MASK                  (0xFFFFFFFFu)</span>
<a name="l08312"></a><a class="code" href="regs_8h.html#a62120af3d7e700eace80c284dadcdede">08312</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_PERIPHID6_PERIPHID_BIT                   (0)</span>
<a name="l08313"></a><a class="code" href="regs_8h.html#ab8d36c6fdfefad339b3408a737f8c7d6">08313</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_PERIPHID6_PERIPHID_BITS                  (32)</span>
<a name="l08314"></a>08314 <span class="preprocessor"></span>
<a name="l08315"></a><a class="code" href="regs_8h.html#a78d14403d83ac9064d460895290d080e">08315</a> <span class="preprocessor">#define ITM_PERIPHID7                                        *((volatile int32u *)0xE0000FDCu)</span>
<a name="l08316"></a><a class="code" href="regs_8h.html#aa95f5f78545adada40ec64ae1b1ab343">08316</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_PERIPHID7_REG                                    *((volatile int32u *)0xE0000FDCu)</span>
<a name="l08317"></a><a class="code" href="regs_8h.html#ac79ac088a1d3ab7fb8c77dacae562e76">08317</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_PERIPHID7_ADDR                                   (0xE0000FDCu)</span>
<a name="l08318"></a><a class="code" href="regs_8h.html#a5c6cf1e564373259383c362acaef0d13">08318</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_PERIPHID7_RESET                                  (0x00000000u)</span>
<a name="l08319"></a>08319 <span class="preprocessor"></span>        <span class="comment">/* PERIPHID field */</span>
<a name="l08320"></a><a class="code" href="regs_8h.html#a0bc9f44d17dd41f067293d322398f182">08320</a> <span class="preprocessor">        #define ITM_PERIPHID7_PERIPHID                       (0xFFFFFFFFu)</span>
<a name="l08321"></a><a class="code" href="regs_8h.html#a0475e4d709eeb961488878138070ced3">08321</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_PERIPHID7_PERIPHID_MASK                  (0xFFFFFFFFu)</span>
<a name="l08322"></a><a class="code" href="regs_8h.html#aea3bec44f2951264b8e8425bc07ee304">08322</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_PERIPHID7_PERIPHID_BIT                   (0)</span>
<a name="l08323"></a><a class="code" href="regs_8h.html#a24d31fe5e23391b0a2402e15cb330767">08323</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_PERIPHID7_PERIPHID_BITS                  (32)</span>
<a name="l08324"></a>08324 <span class="preprocessor"></span>
<a name="l08325"></a><a class="code" href="regs_8h.html#a80976769e32e70b20a839aa6a0a34e18">08325</a> <span class="preprocessor">#define ITM_PERIPHID0                                        *((volatile int32u *)0xE0000FE0u)</span>
<a name="l08326"></a><a class="code" href="regs_8h.html#a2f326c85a088a9ef27abf4bfefd8a28f">08326</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_PERIPHID0_REG                                    *((volatile int32u *)0xE0000FE0u)</span>
<a name="l08327"></a><a class="code" href="regs_8h.html#ae91d7feb5c52f5a8a83a72f16eb198f7">08327</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_PERIPHID0_ADDR                                   (0xE0000FE0u)</span>
<a name="l08328"></a><a class="code" href="regs_8h.html#a1ba42333fcf6d489b868f02063460a03">08328</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_PERIPHID0_RESET                                  (0x00000001u)</span>
<a name="l08329"></a>08329 <span class="preprocessor"></span>        <span class="comment">/* PERIPHID field */</span>
<a name="l08330"></a><a class="code" href="regs_8h.html#af9566881d37112625e088f4f14af47a6">08330</a> <span class="preprocessor">        #define ITM_PERIPHID0_PERIPHID                       (0xFFFFFFFFu)</span>
<a name="l08331"></a><a class="code" href="regs_8h.html#ad29df20f08db73e088ccd4c4ea64d536">08331</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_PERIPHID0_PERIPHID_MASK                  (0xFFFFFFFFu)</span>
<a name="l08332"></a><a class="code" href="regs_8h.html#a9d5113cdb5550f3330025385fc047a63">08332</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_PERIPHID0_PERIPHID_BIT                   (0)</span>
<a name="l08333"></a><a class="code" href="regs_8h.html#a0289eedd45ecd03e7282a4e59405a84e">08333</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_PERIPHID0_PERIPHID_BITS                  (32)</span>
<a name="l08334"></a>08334 <span class="preprocessor"></span>
<a name="l08335"></a><a class="code" href="regs_8h.html#a763c5c12af28bc8a4cf3d5ddb6395dfb">08335</a> <span class="preprocessor">#define ITM_PERIPHID1                                        *((volatile int32u *)0xE0000FE4u)</span>
<a name="l08336"></a><a class="code" href="regs_8h.html#a8fb4ea447494d7fbe2d896240b4c9cb6">08336</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_PERIPHID1_REG                                    *((volatile int32u *)0xE0000FE4u)</span>
<a name="l08337"></a><a class="code" href="regs_8h.html#ac5b3f627498b5017d1b7af378399e444">08337</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_PERIPHID1_ADDR                                   (0xE0000FE4u)</span>
<a name="l08338"></a><a class="code" href="regs_8h.html#a4405ed40a96ff5072d54f1ae64ed0d48">08338</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_PERIPHID1_RESET                                  (0x000000B0u)</span>
<a name="l08339"></a>08339 <span class="preprocessor"></span>        <span class="comment">/* PERIPHID field */</span>
<a name="l08340"></a><a class="code" href="regs_8h.html#ad5447872ed7919b2371a7b3ffbbb2bd5">08340</a> <span class="preprocessor">        #define ITM_PERIPHID1_PERIPHID                       (0xFFFFFFFFu)</span>
<a name="l08341"></a><a class="code" href="regs_8h.html#a56e0eb10afd4a6267887b95d85299a46">08341</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_PERIPHID1_PERIPHID_MASK                  (0xFFFFFFFFu)</span>
<a name="l08342"></a><a class="code" href="regs_8h.html#aa4d8b9bdae5355297e1b3ae772de5e91">08342</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_PERIPHID1_PERIPHID_BIT                   (0)</span>
<a name="l08343"></a><a class="code" href="regs_8h.html#a1db4eddf6da13fe69d68c686f407cf81">08343</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_PERIPHID1_PERIPHID_BITS                  (32)</span>
<a name="l08344"></a>08344 <span class="preprocessor"></span>
<a name="l08345"></a><a class="code" href="regs_8h.html#acd1978e963d634fcf5f5497da17040c4">08345</a> <span class="preprocessor">#define ITM_PERIPHID2                                        *((volatile int32u *)0xE0000FE8u)</span>
<a name="l08346"></a><a class="code" href="regs_8h.html#a46153f72785f1cc8807f7e4047693a49">08346</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_PERIPHID2_REG                                    *((volatile int32u *)0xE0000FE8u)</span>
<a name="l08347"></a><a class="code" href="regs_8h.html#a15515e4fd399e448f8c054721bcf7cb8">08347</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_PERIPHID2_ADDR                                   (0xE0000FE8u)</span>
<a name="l08348"></a><a class="code" href="regs_8h.html#aaa07e31b668dd0a6faae317c2bf07e03">08348</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_PERIPHID2_RESET                                  (0x0000001Bu)</span>
<a name="l08349"></a>08349 <span class="preprocessor"></span>        <span class="comment">/* PERIPHID field */</span>
<a name="l08350"></a><a class="code" href="regs_8h.html#a5ff78ac944b0148fcacbfd45914fba2f">08350</a> <span class="preprocessor">        #define ITM_PERIPHID2_PERIPHID                       (0xFFFFFFFFu)</span>
<a name="l08351"></a><a class="code" href="regs_8h.html#aff00a7139f208c29f44d41d3f854e10b">08351</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_PERIPHID2_PERIPHID_MASK                  (0xFFFFFFFFu)</span>
<a name="l08352"></a><a class="code" href="regs_8h.html#a6fcd130d68d71040e0415fc5c06f71e4">08352</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_PERIPHID2_PERIPHID_BIT                   (0)</span>
<a name="l08353"></a><a class="code" href="regs_8h.html#aa85e4287cabc253e95426045959c010a">08353</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_PERIPHID2_PERIPHID_BITS                  (32)</span>
<a name="l08354"></a>08354 <span class="preprocessor"></span>
<a name="l08355"></a><a class="code" href="regs_8h.html#a87926f1e296dbcbad13af3d5c153d78a">08355</a> <span class="preprocessor">#define ITM_PERIPHID3                                        *((volatile int32u *)0xE0000FECu)</span>
<a name="l08356"></a><a class="code" href="regs_8h.html#a93ab2366f6559a93baed611e30827a33">08356</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_PERIPHID3_REG                                    *((volatile int32u *)0xE0000FECu)</span>
<a name="l08357"></a><a class="code" href="regs_8h.html#ac520eaf2966e8eec54b3771e349e717e">08357</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_PERIPHID3_ADDR                                   (0xE0000FECu)</span>
<a name="l08358"></a><a class="code" href="regs_8h.html#a72fd1121aaad1ef6234fb5b146b77f52">08358</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_PERIPHID3_RESET                                  (0x00000000u)</span>
<a name="l08359"></a>08359 <span class="preprocessor"></span>        <span class="comment">/* PERIPHID field */</span>
<a name="l08360"></a><a class="code" href="regs_8h.html#abe891ddacedba30c2ac7946406a86956">08360</a> <span class="preprocessor">        #define ITM_PERIPHID3_PERIPHID                       (0xFFFFFFFFu)</span>
<a name="l08361"></a><a class="code" href="regs_8h.html#a7caf6c8d3ab53ee25e1c7bac44e0ed68">08361</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_PERIPHID3_PERIPHID_MASK                  (0xFFFFFFFFu)</span>
<a name="l08362"></a><a class="code" href="regs_8h.html#a82b675eab6c0ed9dd2451565f435b878">08362</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_PERIPHID3_PERIPHID_BIT                   (0)</span>
<a name="l08363"></a><a class="code" href="regs_8h.html#a34328dfe2fec41eb0742c9b46b05d150">08363</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_PERIPHID3_PERIPHID_BITS                  (32)</span>
<a name="l08364"></a>08364 <span class="preprocessor"></span>
<a name="l08365"></a><a class="code" href="regs_8h.html#a8910f119edca0f8a9d009164f083fd17">08365</a> <span class="preprocessor">#define ITM_CELLID0                                          *((volatile int32u *)0xE0000FF0u)</span>
<a name="l08366"></a><a class="code" href="regs_8h.html#a68153f56839cdf6ab59c84adfc0c3db8">08366</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_CELLID0_REG                                      *((volatile int32u *)0xE0000FF0u)</span>
<a name="l08367"></a><a class="code" href="regs_8h.html#a1f5c5a9815f562de6354c5977fac4cba">08367</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_CELLID0_ADDR                                     (0xE0000FF0u)</span>
<a name="l08368"></a><a class="code" href="regs_8h.html#a0d1ebf8aa0a1107349b5d01fcee8641d">08368</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_CELLID0_RESET                                    (0x0000000Du)</span>
<a name="l08369"></a>08369 <span class="preprocessor"></span>        <span class="comment">/* PERIPHID field */</span>
<a name="l08370"></a><a class="code" href="regs_8h.html#a98dbee21c184bf82ddc393835681a2d1">08370</a> <span class="preprocessor">        #define ITM_CELLID0_PERIPHID                         (0xFFFFFFFFu)</span>
<a name="l08371"></a><a class="code" href="regs_8h.html#a22b1b99b855d139f0a1ea1438d7c9763">08371</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_CELLID0_PERIPHID_MASK                    (0xFFFFFFFFu)</span>
<a name="l08372"></a><a class="code" href="regs_8h.html#af24d43dc775e2567091f7ec9fd165b1e">08372</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_CELLID0_PERIPHID_BIT                     (0)</span>
<a name="l08373"></a><a class="code" href="regs_8h.html#ad65a6e8b564090e5baee4b13f4507e53">08373</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_CELLID0_PERIPHID_BITS                    (32)</span>
<a name="l08374"></a>08374 <span class="preprocessor"></span>
<a name="l08375"></a><a class="code" href="regs_8h.html#ad81cb6d5b01bba470035adef8db14dd5">08375</a> <span class="preprocessor">#define ITM_CELLID1                                          *((volatile int32u *)0xE0000FF4u)</span>
<a name="l08376"></a><a class="code" href="regs_8h.html#ae38fbd4b664f9a150724cd9e6b1308b0">08376</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_CELLID1_REG                                      *((volatile int32u *)0xE0000FF4u)</span>
<a name="l08377"></a><a class="code" href="regs_8h.html#a29a3bbc532cad64acc8525246a2595f3">08377</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_CELLID1_ADDR                                     (0xE0000FF4u)</span>
<a name="l08378"></a><a class="code" href="regs_8h.html#ab3ec4e33dc30b737e4555a7caebc50d9">08378</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_CELLID1_RESET                                    (0x000000E0u)</span>
<a name="l08379"></a>08379 <span class="preprocessor"></span>        <span class="comment">/* PERIPHID field */</span>
<a name="l08380"></a><a class="code" href="regs_8h.html#a6ec4ce67e85ce0459583eedfedc6cf31">08380</a> <span class="preprocessor">        #define ITM_CELLID1_PERIPHID                         (0xFFFFFFFFu)</span>
<a name="l08381"></a><a class="code" href="regs_8h.html#adf5b4a5c2057e9c2180a35f6818b1de1">08381</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_CELLID1_PERIPHID_MASK                    (0xFFFFFFFFu)</span>
<a name="l08382"></a><a class="code" href="regs_8h.html#a1e1b89584bc062803e0525f6da8a520c">08382</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_CELLID1_PERIPHID_BIT                     (0)</span>
<a name="l08383"></a><a class="code" href="regs_8h.html#a6cc41df4c8cf8b9906e0f1a1748eb279">08383</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_CELLID1_PERIPHID_BITS                    (32)</span>
<a name="l08384"></a>08384 <span class="preprocessor"></span>
<a name="l08385"></a><a class="code" href="regs_8h.html#a2c04f0e30685661867f01bb4318b68ef">08385</a> <span class="preprocessor">#define ITM_CELLID2                                          *((volatile int32u *)0xE0000FF8u)</span>
<a name="l08386"></a><a class="code" href="regs_8h.html#aa65574d18ae1ef613ad90ee3c0461121">08386</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_CELLID2_REG                                      *((volatile int32u *)0xE0000FF8u)</span>
<a name="l08387"></a><a class="code" href="regs_8h.html#ac0f94a22fb6e771e1400c838b42f6f77">08387</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_CELLID2_ADDR                                     (0xE0000FF8u)</span>
<a name="l08388"></a><a class="code" href="regs_8h.html#a1eed34236eca3843dbef4725ff0d0160">08388</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_CELLID2_RESET                                    (0x00000005u)</span>
<a name="l08389"></a>08389 <span class="preprocessor"></span>        <span class="comment">/* PERIPHID field */</span>
<a name="l08390"></a><a class="code" href="regs_8h.html#a6cd4e361d9c8b7be71b92d3bf7a21ea2">08390</a> <span class="preprocessor">        #define ITM_CELLID2_PERIPHID                         (0xFFFFFFFFu)</span>
<a name="l08391"></a><a class="code" href="regs_8h.html#aa4376e2fde0c315faaed512eab3251a4">08391</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_CELLID2_PERIPHID_MASK                    (0xFFFFFFFFu)</span>
<a name="l08392"></a><a class="code" href="regs_8h.html#aad4a868a5a2945d3e82aba0b546fd9b9">08392</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_CELLID2_PERIPHID_BIT                     (0)</span>
<a name="l08393"></a><a class="code" href="regs_8h.html#ad8786acaa82fde119ad260cbd264a8f5">08393</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_CELLID2_PERIPHID_BITS                    (32)</span>
<a name="l08394"></a>08394 <span class="preprocessor"></span>
<a name="l08395"></a><a class="code" href="regs_8h.html#a21a245bc1d5121b9ae36627eb6e5fd56">08395</a> <span class="preprocessor">#define ITM_CELLID3                                          *((volatile int32u *)0xE0000FFCu)</span>
<a name="l08396"></a><a class="code" href="regs_8h.html#a7db31934046f71784685d4cf7e3efb47">08396</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_CELLID3_REG                                      *((volatile int32u *)0xE0000FFCu)</span>
<a name="l08397"></a><a class="code" href="regs_8h.html#aca1bb1e44b4bc2ab5c60ce0c872674c0">08397</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_CELLID3_ADDR                                     (0xE0000FFCu)</span>
<a name="l08398"></a><a class="code" href="regs_8h.html#aad5531e209d756d412d4e2a6163f67e7">08398</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_CELLID3_RESET                                    (0x000000B1u)</span>
<a name="l08399"></a>08399 <span class="preprocessor"></span>        <span class="comment">/* PERIPHID field */</span>
<a name="l08400"></a><a class="code" href="regs_8h.html#ae60051f17d0ef04d9d36e73ea00ddadf">08400</a> <span class="preprocessor">        #define ITM_CELLID3_PERIPHID                         (0xFFFFFFFFu)</span>
<a name="l08401"></a><a class="code" href="regs_8h.html#ae06bc329d20bfffc3efd3a1c61c46daa">08401</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_CELLID3_PERIPHID_MASK                    (0xFFFFFFFFu)</span>
<a name="l08402"></a><a class="code" href="regs_8h.html#a8cb1b56302eeaccaaac60d988b4761c5">08402</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_CELLID3_PERIPHID_BIT                     (0)</span>
<a name="l08403"></a><a class="code" href="regs_8h.html#a2797322427e6b7eba4336eeddaab8a2c">08403</a> <span class="preprocessor"></span><span class="preprocessor">        #define ITM_CELLID3_PERIPHID_BITS                    (32)</span>
<a name="l08404"></a>08404 <span class="preprocessor"></span>
<a name="l08405"></a>08405 <span class="comment">/* DWT block */</span>
<a name="l08406"></a><a class="code" href="regs_8h.html#a6de0f306c605395ed17a605f6beba9fb">08406</a> <span class="preprocessor">#define DATA_DWT_BASE                                        (0xE0001000u)</span>
<a name="l08407"></a><a class="code" href="regs_8h.html#a8159edcf0ef9c32297d691339d9cde0e">08407</a> <span class="preprocessor"></span><span class="preprocessor">#define DATA_DWT_END                                         (0xE0001FFFu)</span>
<a name="l08408"></a><a class="code" href="regs_8h.html#a790129dfa2f08096db9a73ec076b1eb5">08408</a> <span class="preprocessor"></span><span class="preprocessor">#define DATA_DWT_SIZE                                        (DATA_DWT_END - DATA_DWT_BASE + 1)</span>
<a name="l08409"></a>08409 <span class="preprocessor"></span>
<a name="l08410"></a><a class="code" href="regs_8h.html#a90b9ebedff8635727698afd2fa84b90a">08410</a> <span class="preprocessor">#define DWT_CTRL                                             *((volatile int32u *)0xE0001000u)</span>
<a name="l08411"></a><a class="code" href="regs_8h.html#abc02210c1a74932ef9a26e04ff054880">08411</a> <span class="preprocessor"></span><span class="preprocessor">#define DWT_CTRL_REG                                         *((volatile int32u *)0xE0001000u)</span>
<a name="l08412"></a><a class="code" href="regs_8h.html#ace224fadb27bdb4ecb10c44b2382db47">08412</a> <span class="preprocessor"></span><span class="preprocessor">#define DWT_CTRL_ADDR                                        (0xE0001000u)</span>
<a name="l08413"></a><a class="code" href="regs_8h.html#ad9ee1f2f9a73ef4b33de77056b92de94">08413</a> <span class="preprocessor"></span><span class="preprocessor">#define DWT_CTRL_RESET                                       (0x40000000u)</span>
<a name="l08414"></a>08414 <span class="preprocessor"></span>        <span class="comment">/* NUMCOMP field */</span>
<a name="l08415"></a><a class="code" href="regs_8h.html#a816e74cbbafc9e19ed6b53bde399d656">08415</a> <span class="preprocessor">        #define DWT_CTRL_NUMCOMP                             (0xF0000000u)</span>
<a name="l08416"></a><a class="code" href="regs_8h.html#a81e33ada3dd87409db31538b32252831">08416</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_CTRL_NUMCOMP_MASK                        (0xF0000000u)</span>
<a name="l08417"></a><a class="code" href="regs_8h.html#a66af007cc9eed77fd6398b558a41e8c1">08417</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_CTRL_NUMCOMP_BIT                         (28)</span>
<a name="l08418"></a><a class="code" href="regs_8h.html#ad63679af54a641db4816dd1881b3328f">08418</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_CTRL_NUMCOMP_BITS                        (4)</span>
<a name="l08419"></a>08419 <span class="preprocessor"></span>        <span class="comment">/* CYCEVTENA field */</span>
<a name="l08420"></a><a class="code" href="regs_8h.html#ac1bb96133084fe247cd1f1a831dee773">08420</a> <span class="preprocessor">        #define DWT_CTRL_CYCEVTENA                           (0x00400000u)</span>
<a name="l08421"></a><a class="code" href="regs_8h.html#a4f46e038dd3e04883235262d4b3567b5">08421</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_CTRL_CYCEVTENA_MASK                      (0x00400000u)</span>
<a name="l08422"></a><a class="code" href="regs_8h.html#a24ab53b1f94e289d7e0d48e53cabb761">08422</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_CTRL_CYCEVTENA_BIT                       (22)</span>
<a name="l08423"></a><a class="code" href="regs_8h.html#aaac962479b20d58b3e45976e765b03a9">08423</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_CTRL_CYCEVTENA_BITS                      (1)</span>
<a name="l08424"></a>08424 <span class="preprocessor"></span>        <span class="comment">/* FOLDEVTENA field */</span>
<a name="l08425"></a><a class="code" href="regs_8h.html#a5200deaf7aad99a0e4cc9bfef27b5ef9">08425</a> <span class="preprocessor">        #define DWT_CTRL_FOLDEVTENA                          (0x00200000u)</span>
<a name="l08426"></a><a class="code" href="regs_8h.html#aae27699ec0af0123b298084d0be81eed">08426</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_CTRL_FOLDEVTENA_MASK                     (0x00200000u)</span>
<a name="l08427"></a><a class="code" href="regs_8h.html#ae708607138962017088d2d526e8beb77">08427</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_CTRL_FOLDEVTENA_BIT                      (21)</span>
<a name="l08428"></a><a class="code" href="regs_8h.html#add69e2397f111e07ea42d4db9bfeef56">08428</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_CTRL_FOLDEVTENA_BITS                     (1)</span>
<a name="l08429"></a>08429 <span class="preprocessor"></span>        <span class="comment">/* LSUEVTENA field */</span>
<a name="l08430"></a><a class="code" href="regs_8h.html#a1fe19f98596171de9a202cba060ca3c1">08430</a> <span class="preprocessor">        #define DWT_CTRL_LSUEVTENA                           (0x00100000u)</span>
<a name="l08431"></a><a class="code" href="regs_8h.html#ac3e0051a227444effd0cf2c80d3d957a">08431</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_CTRL_LSUEVTENA_MASK                      (0x00100000u)</span>
<a name="l08432"></a><a class="code" href="regs_8h.html#abb6f9a665f5aec4c98bea11d2f93339b">08432</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_CTRL_LSUEVTENA_BIT                       (20)</span>
<a name="l08433"></a><a class="code" href="regs_8h.html#ab735bc955ede5c02619df805acc2885a">08433</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_CTRL_LSUEVTENA_BITS                      (1)</span>
<a name="l08434"></a>08434 <span class="preprocessor"></span>        <span class="comment">/* SLEEPEVTENA field */</span>
<a name="l08435"></a><a class="code" href="regs_8h.html#ab517e1effc873d6df13f1c9281a7cce6">08435</a> <span class="preprocessor">        #define DWT_CTRL_SLEEPEVTENA                         (0x00080000u)</span>
<a name="l08436"></a><a class="code" href="regs_8h.html#a7b54290cf054c582128c2e19d7762320">08436</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_CTRL_SLEEPEVTENA_MASK                    (0x00080000u)</span>
<a name="l08437"></a><a class="code" href="regs_8h.html#ad6a3fd610422681eb5fb1a5dccdd5077">08437</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_CTRL_SLEEPEVTENA_BIT                     (19)</span>
<a name="l08438"></a><a class="code" href="regs_8h.html#a306543f9a8a1a0b8d9917ca38f893aad">08438</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_CTRL_SLEEPEVTENA_BITS                    (1)</span>
<a name="l08439"></a>08439 <span class="preprocessor"></span>        <span class="comment">/* EXCEVTENA field */</span>
<a name="l08440"></a><a class="code" href="regs_8h.html#a4226019de5570e73181377a7d5294baf">08440</a> <span class="preprocessor">        #define DWT_CTRL_EXCEVTENA                           (0x00040000u)</span>
<a name="l08441"></a><a class="code" href="regs_8h.html#a48dbf3bcb7eca4594d09a80ef7fe0185">08441</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_CTRL_EXCEVTENA_MASK                      (0x00040000u)</span>
<a name="l08442"></a><a class="code" href="regs_8h.html#ac6ebdc94cbec2788476388d4f8d1189c">08442</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_CTRL_EXCEVTENA_BIT                       (18)</span>
<a name="l08443"></a><a class="code" href="regs_8h.html#a858a6509e4a0a43e00a3083bf2b7098d">08443</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_CTRL_EXCEVTENA_BITS                      (1)</span>
<a name="l08444"></a>08444 <span class="preprocessor"></span>        <span class="comment">/* CPIEVTENA field */</span>
<a name="l08445"></a><a class="code" href="regs_8h.html#a595c2991a10b240fc646aba952f9dcff">08445</a> <span class="preprocessor">        #define DWT_CTRL_CPIEVTENA                           (0x00020000u)</span>
<a name="l08446"></a><a class="code" href="regs_8h.html#a0fa42efedf90a7f909364fd0608fe6e5">08446</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_CTRL_CPIEVTENA_MASK                      (0x00020000u)</span>
<a name="l08447"></a><a class="code" href="regs_8h.html#aa0bc00e2fc8777cc94b071f0a6141776">08447</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_CTRL_CPIEVTENA_BIT                       (17)</span>
<a name="l08448"></a><a class="code" href="regs_8h.html#a4dc09646f80b3c67fe54ba0078fbe359">08448</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_CTRL_CPIEVTENA_BITS                      (1)</span>
<a name="l08449"></a>08449 <span class="preprocessor"></span>        <span class="comment">/* EXCTRCENA field */</span>
<a name="l08450"></a><a class="code" href="regs_8h.html#ada0cf77e2eaa2886ba5f86cb62a34f51">08450</a> <span class="preprocessor">        #define DWT_CTRL_EXCTRCENA                           (0x00010000u)</span>
<a name="l08451"></a><a class="code" href="regs_8h.html#aff7fd97b067bea5b43eccee601fbf015">08451</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_CTRL_EXCTRCENA_MASK                      (0x00010000u)</span>
<a name="l08452"></a><a class="code" href="regs_8h.html#a4fa5ffc1a8288d8af6fc9f528ee1c1df">08452</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_CTRL_EXCTRCENA_BIT                       (16)</span>
<a name="l08453"></a><a class="code" href="regs_8h.html#a44634d6b9b4e04b9d7b36d1e1aff5dda">08453</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_CTRL_EXCTRCENA_BITS                      (1)</span>
<a name="l08454"></a>08454 <span class="preprocessor"></span>        <span class="comment">/* PCSAMPLEENA field */</span>
<a name="l08455"></a><a class="code" href="regs_8h.html#a0cf1c33299d8cd04e3f125e7cb25fa27">08455</a> <span class="preprocessor">        #define DWT_CTRL_PCSAMPLEENA                         (0x00001000u)</span>
<a name="l08456"></a><a class="code" href="regs_8h.html#a541da670bcc1f9a8b88eece92d8e9ec9">08456</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_CTRL_PCSAMPLEENA_MASK                    (0x00001000u)</span>
<a name="l08457"></a><a class="code" href="regs_8h.html#a973173f4ff6f33f40f37cb1a3034fb8c">08457</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_CTRL_PCSAMPLEENA_BIT                     (12)</span>
<a name="l08458"></a><a class="code" href="regs_8h.html#a5035b46a75c6528725bdf8a0fea451b4">08458</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_CTRL_PCSAMPLEENA_BITS                    (1)</span>
<a name="l08459"></a>08459 <span class="preprocessor"></span>        <span class="comment">/* SYNCTAP field */</span>
<a name="l08460"></a><a class="code" href="regs_8h.html#a05f18c38ca7e12aa7cf1deacac643be7">08460</a> <span class="preprocessor">        #define DWT_CTRL_SYNCTAP                             (0x00000C00u)</span>
<a name="l08461"></a><a class="code" href="regs_8h.html#ae87dbdaeb008728a69fe7c9d6378c417">08461</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_CTRL_SYNCTAP_MASK                        (0x00000C00u)</span>
<a name="l08462"></a><a class="code" href="regs_8h.html#a82f0d61022c1fb66cb6e2f48a8fc11f0">08462</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_CTRL_SYNCTAP_BIT                         (10)</span>
<a name="l08463"></a><a class="code" href="regs_8h.html#af63cabd4824ecdc151e63554263cc1f6">08463</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_CTRL_SYNCTAP_BITS                        (2)</span>
<a name="l08464"></a>08464 <span class="preprocessor"></span>        <span class="comment">/* CYCTAP field */</span>
<a name="l08465"></a><a class="code" href="regs_8h.html#aebeccf8380827e0117a26237bfbbc0aa">08465</a> <span class="preprocessor">        #define DWT_CTRL_CYCTAP                              (0x00000200u)</span>
<a name="l08466"></a><a class="code" href="regs_8h.html#a6a1f76d18e37eadd5c7b6827ef674187">08466</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_CTRL_CYCTAP_MASK                         (0x00000200u)</span>
<a name="l08467"></a><a class="code" href="regs_8h.html#ab05b27a1249743050c0a51db6bc0b37d">08467</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_CTRL_CYCTAP_BIT                          (9)</span>
<a name="l08468"></a><a class="code" href="regs_8h.html#ad5eb98ce47c38fce01e701779dea2bf5">08468</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_CTRL_CYCTAP_BITS                         (1)</span>
<a name="l08469"></a>08469 <span class="preprocessor"></span>        <span class="comment">/* POSTCNT field */</span>
<a name="l08470"></a><a class="code" href="regs_8h.html#af343a6936a50086177eec692d58ca845">08470</a> <span class="preprocessor">        #define DWT_CTRL_POSTCNT                             (0x000001E0u)</span>
<a name="l08471"></a><a class="code" href="regs_8h.html#a72df2c9fad9e5783619b4406e02ffb23">08471</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_CTRL_POSTCNT_MASK                        (0x000001E0u)</span>
<a name="l08472"></a><a class="code" href="regs_8h.html#ac7cc63470063a01008624bed2083cb4a">08472</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_CTRL_POSTCNT_BIT                         (5)</span>
<a name="l08473"></a><a class="code" href="regs_8h.html#a69b8017c84212e85a32974141faf41ec">08473</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_CTRL_POSTCNT_BITS                        (4)</span>
<a name="l08474"></a>08474 <span class="preprocessor"></span>        <span class="comment">/* POSTPRESET field */</span>
<a name="l08475"></a><a class="code" href="regs_8h.html#a45ccbedb5081dcb328644ffadb13e4b2">08475</a> <span class="preprocessor">        #define DWT_CTRL_POSTPRESET                          (0x0000001Eu)</span>
<a name="l08476"></a><a class="code" href="regs_8h.html#a06ae0cf60e71f0475c9dd12cb546b1c7">08476</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_CTRL_POSTPRESET_MASK                     (0x0000001Eu)</span>
<a name="l08477"></a><a class="code" href="regs_8h.html#a3db70d1dd0bf2b352b8e665e3e893d41">08477</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_CTRL_POSTPRESET_BIT                      (1)</span>
<a name="l08478"></a><a class="code" href="regs_8h.html#ae2880c17fd2d814c41b04f2bed219bfb">08478</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_CTRL_POSTPRESET_BITS                     (4)</span>
<a name="l08479"></a>08479 <span class="preprocessor"></span>        <span class="comment">/* CYCCNTENA field */</span>
<a name="l08480"></a><a class="code" href="regs_8h.html#a68dd9864bb23c0499a18186f88dbe429">08480</a> <span class="preprocessor">        #define DWT_CTRL_CYCCNTENA                           (0x00000001u)</span>
<a name="l08481"></a><a class="code" href="regs_8h.html#a4fd54d581f8b4031820362f17ad202dc">08481</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_CTRL_CYCCNTENA_MASK                      (0x00000001u)</span>
<a name="l08482"></a><a class="code" href="regs_8h.html#a259bad423b335c64ae675bcc5086f370">08482</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_CTRL_CYCCNTENA_BIT                       (0)</span>
<a name="l08483"></a><a class="code" href="regs_8h.html#aee021a3e4d2d73ed71fcc1f39186c793">08483</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_CTRL_CYCCNTENA_BITS                      (1)</span>
<a name="l08484"></a>08484 <span class="preprocessor"></span>
<a name="l08485"></a><a class="code" href="regs_8h.html#a01aca3c6bc0f9d7b0f524442ded3f37c">08485</a> <span class="preprocessor">#define DWT_CYCCNT                                           *((volatile int32u *)0xE0001004u)</span>
<a name="l08486"></a><a class="code" href="regs_8h.html#a0052c2768aa29c8d3a1bef7b36468a44">08486</a> <span class="preprocessor"></span><span class="preprocessor">#define DWT_CYCCNT_REG                                       *((volatile int32u *)0xE0001004u)</span>
<a name="l08487"></a><a class="code" href="regs_8h.html#a694d4a2b8d3d2f25b9b5f69db3223e39">08487</a> <span class="preprocessor"></span><span class="preprocessor">#define DWT_CYCCNT_ADDR                                      (0xE0001004u)</span>
<a name="l08488"></a><a class="code" href="regs_8h.html#a8b0d48a2be4254eb93cab0243ae11d74">08488</a> <span class="preprocessor"></span><span class="preprocessor">#define DWT_CYCCNT_RESET                                     (0x00000000u)</span>
<a name="l08489"></a>08489 <span class="preprocessor"></span>        <span class="comment">/* CYCCNT field */</span>
<a name="l08490"></a><a class="code" href="regs_8h.html#a3a510aeb3214dca6b2d18edc2eee6bf6">08490</a> <span class="preprocessor">        #define DWT_CYCCNT_CYCCNT                            (0xFFFFFFFFu)</span>
<a name="l08491"></a><a class="code" href="regs_8h.html#a25f5db87e96afb04c0990ef856e6384f">08491</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_CYCCNT_CYCCNT_MASK                       (0xFFFFFFFFu)</span>
<a name="l08492"></a><a class="code" href="regs_8h.html#ae0ea627c2bbe97b7807c3744e31b0123">08492</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_CYCCNT_CYCCNT_BIT                        (0)</span>
<a name="l08493"></a><a class="code" href="regs_8h.html#af6c1d09ccf62e7fe524f71ec6a66dd2d">08493</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_CYCCNT_CYCCNT_BITS                       (32)</span>
<a name="l08494"></a>08494 <span class="preprocessor"></span>
<a name="l08495"></a><a class="code" href="regs_8h.html#a9e017822b9666f9bed09efcb9a5542a5">08495</a> <span class="preprocessor">#define DWT_CPICNT                                           *((volatile int32u *)0xE0001008u)</span>
<a name="l08496"></a><a class="code" href="regs_8h.html#af4fed1a25f73d894f61718d5237cd08e">08496</a> <span class="preprocessor"></span><span class="preprocessor">#define DWT_CPICNT_REG                                       *((volatile int32u *)0xE0001008u)</span>
<a name="l08497"></a><a class="code" href="regs_8h.html#af425637b47261f3927d42f17c584f8e4">08497</a> <span class="preprocessor"></span><span class="preprocessor">#define DWT_CPICNT_ADDR                                      (0xE0001008u)</span>
<a name="l08498"></a><a class="code" href="regs_8h.html#a94c9835f81b3c4cd03e6cd246bcf94cf">08498</a> <span class="preprocessor"></span><span class="preprocessor">#define DWT_CPICNT_RESET                                     (0x00000000u)</span>
<a name="l08499"></a>08499 <span class="preprocessor"></span>        <span class="comment">/* CPICNT field */</span>
<a name="l08500"></a><a class="code" href="regs_8h.html#a4a565051bf4bd13ace4eef3604ef7faa">08500</a> <span class="preprocessor">        #define DWT_CPICNT_CPICNT                            (0x000000FFu)</span>
<a name="l08501"></a><a class="code" href="regs_8h.html#ac3eebf484ef8205ec21b1fc5752a9ae1">08501</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_CPICNT_CPICNT_MASK                       (0x000000FFu)</span>
<a name="l08502"></a><a class="code" href="regs_8h.html#a4f1a5b81e6cf67cb75498176739a1967">08502</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_CPICNT_CPICNT_BIT                        (0)</span>
<a name="l08503"></a><a class="code" href="regs_8h.html#a229e7d9c316377647d6da63923239866">08503</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_CPICNT_CPICNT_BITS                       (8)</span>
<a name="l08504"></a>08504 <span class="preprocessor"></span>
<a name="l08505"></a><a class="code" href="regs_8h.html#a3809efa12492d5b2b350483c2ec5cd85">08505</a> <span class="preprocessor">#define DWT_EXCCNT                                           *((volatile int32u *)0xE000100Cu)</span>
<a name="l08506"></a><a class="code" href="regs_8h.html#aff74d2531d07305acfa8608bd42e4797">08506</a> <span class="preprocessor"></span><span class="preprocessor">#define DWT_EXCCNT_REG                                       *((volatile int32u *)0xE000100Cu)</span>
<a name="l08507"></a><a class="code" href="regs_8h.html#aeb4ff7715dc0869b1c9fb21b0f88b9f9">08507</a> <span class="preprocessor"></span><span class="preprocessor">#define DWT_EXCCNT_ADDR                                      (0xE000100Cu)</span>
<a name="l08508"></a><a class="code" href="regs_8h.html#a9e6e1d7139e52a874fddd71d2a020570">08508</a> <span class="preprocessor"></span><span class="preprocessor">#define DWT_EXCCNT_RESET                                     (0x00000000u)</span>
<a name="l08509"></a>08509 <span class="preprocessor"></span>        <span class="comment">/* EXCCNT field */</span>
<a name="l08510"></a><a class="code" href="regs_8h.html#a0d0110f0c82d0d1d5ed5458c28825bbe">08510</a> <span class="preprocessor">        #define DWT_EXCCNT_EXCCNT                            (0x000000FFu)</span>
<a name="l08511"></a><a class="code" href="regs_8h.html#ad2c0a7a145fb2cdf5ab0dd7b41e624ef">08511</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_EXCCNT_EXCCNT_MASK                       (0x000000FFu)</span>
<a name="l08512"></a><a class="code" href="regs_8h.html#aef0f823cf205d13317a4d2af9d412780">08512</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_EXCCNT_EXCCNT_BIT                        (0)</span>
<a name="l08513"></a><a class="code" href="regs_8h.html#a83036f81af8772d0f199fde7c6f44d97">08513</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_EXCCNT_EXCCNT_BITS                       (8)</span>
<a name="l08514"></a>08514 <span class="preprocessor"></span>
<a name="l08515"></a><a class="code" href="regs_8h.html#a1c4f724ecf53fcc9a7379a8c5f9b40e7">08515</a> <span class="preprocessor">#define DWT_SLEEPCNT                                         *((volatile int32u *)0xE0001010u)</span>
<a name="l08516"></a><a class="code" href="regs_8h.html#afda591f71b84cabbd629e85ac22fe9e3">08516</a> <span class="preprocessor"></span><span class="preprocessor">#define DWT_SLEEPCNT_REG                                     *((volatile int32u *)0xE0001010u)</span>
<a name="l08517"></a><a class="code" href="regs_8h.html#ac58c87a478c9e288a43dc370b0bcea4a">08517</a> <span class="preprocessor"></span><span class="preprocessor">#define DWT_SLEEPCNT_ADDR                                    (0xE0001010u)</span>
<a name="l08518"></a><a class="code" href="regs_8h.html#a6f1cc048869f371e40976276049f1bf5">08518</a> <span class="preprocessor"></span><span class="preprocessor">#define DWT_SLEEPCNT_RESET                                   (0x00000000u)</span>
<a name="l08519"></a>08519 <span class="preprocessor"></span>        <span class="comment">/* SLEEPCNT field */</span>
<a name="l08520"></a><a class="code" href="regs_8h.html#ac97f8ab1c9e477f0f6c28bc723dab710">08520</a> <span class="preprocessor">        #define DWT_SLEEPCNT_SLEEPCNT                        (0x000000FFu)</span>
<a name="l08521"></a><a class="code" href="regs_8h.html#a9ce9326a09752dc54cac0642dc5dcfd9">08521</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_SLEEPCNT_SLEEPCNT_MASK                   (0x000000FFu)</span>
<a name="l08522"></a><a class="code" href="regs_8h.html#aea59307009eedac9276317b63878655f">08522</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_SLEEPCNT_SLEEPCNT_BIT                    (0)</span>
<a name="l08523"></a><a class="code" href="regs_8h.html#a6662610a6c2e2f06425cc1565c50a646">08523</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_SLEEPCNT_SLEEPCNT_BITS                   (8)</span>
<a name="l08524"></a>08524 <span class="preprocessor"></span>
<a name="l08525"></a><a class="code" href="regs_8h.html#ab8821330985e4dcf73fd69aab6eb76e4">08525</a> <span class="preprocessor">#define DWT_LSUCNT                                           *((volatile int32u *)0xE0001014u)</span>
<a name="l08526"></a><a class="code" href="regs_8h.html#aaebfa3f9e904a80faa82c6c604d80bce">08526</a> <span class="preprocessor"></span><span class="preprocessor">#define DWT_LSUCNT_REG                                       *((volatile int32u *)0xE0001014u)</span>
<a name="l08527"></a><a class="code" href="regs_8h.html#aa2379fd035e72104bdf61660ddcba7d2">08527</a> <span class="preprocessor"></span><span class="preprocessor">#define DWT_LSUCNT_ADDR                                      (0xE0001014u)</span>
<a name="l08528"></a><a class="code" href="regs_8h.html#afc6acffc1dcb2b97a075297bae191ff1">08528</a> <span class="preprocessor"></span><span class="preprocessor">#define DWT_LSUCNT_RESET                                     (0x00000000u)</span>
<a name="l08529"></a>08529 <span class="preprocessor"></span>        <span class="comment">/* CPICNT field */</span>
<a name="l08530"></a><a class="code" href="regs_8h.html#a87026c0bdf8bcb70bb9912247fcccea8">08530</a> <span class="preprocessor">        #define DWT_LSUCNT_CPICNT                            (0x000000FFu)</span>
<a name="l08531"></a><a class="code" href="regs_8h.html#a7f564e713df1cf74f5b460dd632dd5ec">08531</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_LSUCNT_CPICNT_MASK                       (0x000000FFu)</span>
<a name="l08532"></a><a class="code" href="regs_8h.html#a402caee7907a0792dc27a8c1f8fa445f">08532</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_LSUCNT_CPICNT_BIT                        (0)</span>
<a name="l08533"></a><a class="code" href="regs_8h.html#a3d5b6f617c8364a5651bf61eda552739">08533</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_LSUCNT_CPICNT_BITS                       (8)</span>
<a name="l08534"></a>08534 <span class="preprocessor"></span>
<a name="l08535"></a><a class="code" href="regs_8h.html#a2b741f598ca1e9c01acd2f063143e465">08535</a> <span class="preprocessor">#define DWT_FOLDCNT                                          *((volatile int32u *)0xE0001018u)</span>
<a name="l08536"></a><a class="code" href="regs_8h.html#a2f90daaa8529129b13f605ea7923a63d">08536</a> <span class="preprocessor"></span><span class="preprocessor">#define DWT_FOLDCNT_REG                                      *((volatile int32u *)0xE0001018u)</span>
<a name="l08537"></a><a class="code" href="regs_8h.html#ae146dda71b381efe1d3d97fa511fe881">08537</a> <span class="preprocessor"></span><span class="preprocessor">#define DWT_FOLDCNT_ADDR                                     (0xE0001018u)</span>
<a name="l08538"></a><a class="code" href="regs_8h.html#abde3cd6da3685acb0ba89cec21aa3911">08538</a> <span class="preprocessor"></span><span class="preprocessor">#define DWT_FOLDCNT_RESET                                    (0x00000000u)</span>
<a name="l08539"></a>08539 <span class="preprocessor"></span>        <span class="comment">/* CPICNT field */</span>
<a name="l08540"></a><a class="code" href="regs_8h.html#a64c970a97a2f4546b4876afa9b0c5713">08540</a> <span class="preprocessor">        #define DWT_FOLDCNT_CPICNT                           (0x000000FFu)</span>
<a name="l08541"></a><a class="code" href="regs_8h.html#a1170f40e02837e1b8b258c108badb00c">08541</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_FOLDCNT_CPICNT_MASK                      (0x000000FFu)</span>
<a name="l08542"></a><a class="code" href="regs_8h.html#a81b70093ff3fc484d36677298645d410">08542</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_FOLDCNT_CPICNT_BIT                       (0)</span>
<a name="l08543"></a><a class="code" href="regs_8h.html#aa90d97703099e15eeebc2929b798839e">08543</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_FOLDCNT_CPICNT_BITS                      (8)</span>
<a name="l08544"></a>08544 <span class="preprocessor"></span>
<a name="l08545"></a><a class="code" href="regs_8h.html#a0c50769b8e0069fe1c5e06d1d356fad3">08545</a> <span class="preprocessor">#define DWT_PCSR                                             *((volatile int32u *)0xE000101Cu)</span>
<a name="l08546"></a><a class="code" href="regs_8h.html#a0982533affce6620084e2a42e6f9c6f7">08546</a> <span class="preprocessor"></span><span class="preprocessor">#define DWT_PCSR_REG                                         *((volatile int32u *)0xE000101Cu)</span>
<a name="l08547"></a><a class="code" href="regs_8h.html#a9b461b6ef7f4f4e8455bf81c89ec7163">08547</a> <span class="preprocessor"></span><span class="preprocessor">#define DWT_PCSR_ADDR                                        (0xE000101Cu)</span>
<a name="l08548"></a><a class="code" href="regs_8h.html#a658b95797aedb4d5ddfa188a44859ade">08548</a> <span class="preprocessor"></span><span class="preprocessor">#define DWT_PCSR_RESET                                       (0x00000000u)</span>
<a name="l08549"></a>08549 <span class="preprocessor"></span>        <span class="comment">/* EIASAMPLE field */</span>
<a name="l08550"></a><a class="code" href="regs_8h.html#a146103866837c13c5a23eaa46910eef8">08550</a> <span class="preprocessor">        #define DWT_PCSR_EIASAMPLE                           (0xFFFFFFFFu)</span>
<a name="l08551"></a><a class="code" href="regs_8h.html#af69d8908a30d2d7d49aae3cffa911176">08551</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_PCSR_EIASAMPLE_MASK                      (0xFFFFFFFFu)</span>
<a name="l08552"></a><a class="code" href="regs_8h.html#a80eec2504abb393a79209d22fe7373e1">08552</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_PCSR_EIASAMPLE_BIT                       (0)</span>
<a name="l08553"></a><a class="code" href="regs_8h.html#aa371b3d76a1e93a4e74232e340493f31">08553</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_PCSR_EIASAMPLE_BITS                      (32)</span>
<a name="l08554"></a>08554 <span class="preprocessor"></span>
<a name="l08555"></a><a class="code" href="regs_8h.html#a9db318dc9c17c0becfe355975b97af1d">08555</a> <span class="preprocessor">#define DWT_COMP0                                            *((volatile int32u *)0xE0001020u)</span>
<a name="l08556"></a><a class="code" href="regs_8h.html#aa18a4577fc90e1c883b6b826fcf7532c">08556</a> <span class="preprocessor"></span><span class="preprocessor">#define DWT_COMP0_REG                                        *((volatile int32u *)0xE0001020u)</span>
<a name="l08557"></a><a class="code" href="regs_8h.html#a297f8bad17596786b736e6355bcabdbc">08557</a> <span class="preprocessor"></span><span class="preprocessor">#define DWT_COMP0_ADDR                                       (0xE0001020u)</span>
<a name="l08558"></a><a class="code" href="regs_8h.html#a84e80f831a311056e5406e200ca9af05">08558</a> <span class="preprocessor"></span><span class="preprocessor">#define DWT_COMP0_RESET                                      (0x00000000u)</span>
<a name="l08559"></a>08559 <span class="preprocessor"></span>        <span class="comment">/* COMP0 field */</span>
<a name="l08560"></a><a class="code" href="regs_8h.html#ae464ac695ac6e8441e4dfac328f77df4">08560</a> <span class="preprocessor">        #define DWT_COMP0_COMP0                              (0xFFFFFFFFu)</span>
<a name="l08561"></a><a class="code" href="regs_8h.html#a478fe995331374655bd9fb374eb19fd7">08561</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_COMP0_COMP0_MASK                         (0xFFFFFFFFu)</span>
<a name="l08562"></a><a class="code" href="regs_8h.html#a780c1f3a8fd4d211891924b1c64dd76d">08562</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_COMP0_COMP0_BIT                          (0)</span>
<a name="l08563"></a><a class="code" href="regs_8h.html#a43bb5c71d99920aeb65221883f2c11b9">08563</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_COMP0_COMP0_BITS                         (32)</span>
<a name="l08564"></a>08564 <span class="preprocessor"></span>
<a name="l08565"></a><a class="code" href="regs_8h.html#a6eb360c4a4139093831957c762570597">08565</a> <span class="preprocessor">#define DWT_MASK0                                            *((volatile int32u *)0xE0001024u)</span>
<a name="l08566"></a><a class="code" href="regs_8h.html#a162b64d7cf8f5f8b9c9cc6990e7001d4">08566</a> <span class="preprocessor"></span><span class="preprocessor">#define DWT_MASK0_REG                                        *((volatile int32u *)0xE0001024u)</span>
<a name="l08567"></a><a class="code" href="regs_8h.html#a9c04f7659dad8b945ca6981c6579664c">08567</a> <span class="preprocessor"></span><span class="preprocessor">#define DWT_MASK0_ADDR                                       (0xE0001024u)</span>
<a name="l08568"></a><a class="code" href="regs_8h.html#a6e486fcff7a5327972fb892f2feac12a">08568</a> <span class="preprocessor"></span><span class="preprocessor">#define DWT_MASK0_RESET                                      (0x00000000u)</span>
<a name="l08569"></a>08569 <span class="preprocessor"></span>        <span class="comment">/* MASK0 field */</span>
<a name="l08570"></a><a class="code" href="regs_8h.html#af6b4fcf502e4f501470aef85fff41c96">08570</a> <span class="preprocessor">        #define DWT_MASK0_MASK0                              (0x0000001Fu)</span>
<a name="l08571"></a><a class="code" href="regs_8h.html#ac1bf683470d15b7bb4b07a5ce657576c">08571</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_MASK0_MASK0_MASK                         (0x0000001Fu)</span>
<a name="l08572"></a><a class="code" href="regs_8h.html#a9e5100fd7ccd12e588d3b20eae4b2532">08572</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_MASK0_MASK0_BIT                          (0)</span>
<a name="l08573"></a><a class="code" href="regs_8h.html#a92163b15943e10177ee744a97b36c9a8">08573</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_MASK0_MASK0_BITS                         (5)</span>
<a name="l08574"></a>08574 <span class="preprocessor"></span>
<a name="l08575"></a><a class="code" href="regs_8h.html#a30eda8435a349787bc0ce7364059c42a">08575</a> <span class="preprocessor">#define DWT_FUNCTION0                                        *((volatile int32u *)0xE0001028u)</span>
<a name="l08576"></a><a class="code" href="regs_8h.html#abae928fb3d1ab9367532e48960302cb0">08576</a> <span class="preprocessor"></span><span class="preprocessor">#define DWT_FUNCTION0_REG                                    *((volatile int32u *)0xE0001028u)</span>
<a name="l08577"></a><a class="code" href="regs_8h.html#aa45022a2657fb4d2777d7a5780a3144c">08577</a> <span class="preprocessor"></span><span class="preprocessor">#define DWT_FUNCTION0_ADDR                                   (0xE0001028u)</span>
<a name="l08578"></a><a class="code" href="regs_8h.html#ad8b6792cf8eddd36d97d908ca3aaa880">08578</a> <span class="preprocessor"></span><span class="preprocessor">#define DWT_FUNCTION0_RESET                                  (0x00000000u)</span>
<a name="l08579"></a>08579 <span class="preprocessor"></span>        <span class="comment">/* MATCHED field */</span>
<a name="l08580"></a><a class="code" href="regs_8h.html#abca26edc8acb9d5b207da01521597d3b">08580</a> <span class="preprocessor">        #define DWT_FUNCTION0_MATCHED                        (0x01000000u)</span>
<a name="l08581"></a><a class="code" href="regs_8h.html#ab9b1b49420ea1a4580dea2c78c31af6d">08581</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_FUNCTION0_MATCHED_MASK                   (0x01000000u)</span>
<a name="l08582"></a><a class="code" href="regs_8h.html#a89c800263ce7de0269678a1a2ced30f6">08582</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_FUNCTION0_MATCHED_BIT                    (24)</span>
<a name="l08583"></a><a class="code" href="regs_8h.html#a2eb342de892545563853b4038d229912">08583</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_FUNCTION0_MATCHED_BITS                   (1)</span>
<a name="l08584"></a>08584 <span class="preprocessor"></span>        <span class="comment">/* CYCMATCH field */</span>
<a name="l08585"></a><a class="code" href="regs_8h.html#a9a63e0da8c931cf4f23831f294b8c945">08585</a> <span class="preprocessor">        #define DWT_FUNCTION0_CYCMATCH                       (0x00000080u)</span>
<a name="l08586"></a><a class="code" href="regs_8h.html#aa2a7924522c0359db492cd6045364af3">08586</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_FUNCTION0_CYCMATCH_MASK                  (0x00000080u)</span>
<a name="l08587"></a><a class="code" href="regs_8h.html#a85aeb195d30c351573e9699c1c4089bb">08587</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_FUNCTION0_CYCMATCH_BIT                   (7)</span>
<a name="l08588"></a><a class="code" href="regs_8h.html#ad260499ec3cda3e98d582fbf098841ab">08588</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_FUNCTION0_CYCMATCH_BITS                  (1)</span>
<a name="l08589"></a>08589 <span class="preprocessor"></span>        <span class="comment">/* EMITRANGE field */</span>
<a name="l08590"></a><a class="code" href="regs_8h.html#a1a39a223630774f569598f61a05c6250">08590</a> <span class="preprocessor">        #define DWT_FUNCTION0_EMITRANGE                      (0x00000020u)</span>
<a name="l08591"></a><a class="code" href="regs_8h.html#a41adfc569760f271dadfeb08b52b6cea">08591</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_FUNCTION0_EMITRANGE_MASK                 (0x00000020u)</span>
<a name="l08592"></a><a class="code" href="regs_8h.html#a15507fa18aab66272adb8fcbaae4908a">08592</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_FUNCTION0_EMITRANGE_BIT                  (5)</span>
<a name="l08593"></a><a class="code" href="regs_8h.html#ab5343a2f5f2a4619c1dcd04eda2065f8">08593</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_FUNCTION0_EMITRANGE_BITS                 (1)</span>
<a name="l08594"></a>08594 <span class="preprocessor"></span>        <span class="comment">/* FUNCTION field */</span>
<a name="l08595"></a><a class="code" href="regs_8h.html#a2dfe3385927790dbc7265623704743a5">08595</a> <span class="preprocessor">        #define DWT_FUNCTION0_FUNCTION                       (0x0000000Fu)</span>
<a name="l08596"></a><a class="code" href="regs_8h.html#aaf7daa5f855662e1b09b241e4e73ca35">08596</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_FUNCTION0_FUNCTION_MASK                  (0x0000000Fu)</span>
<a name="l08597"></a><a class="code" href="regs_8h.html#aa68727578874e8cfe58edca1cfb6acbc">08597</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_FUNCTION0_FUNCTION_BIT                   (0)</span>
<a name="l08598"></a><a class="code" href="regs_8h.html#a16ff7e59568a07a22c63a1489aabb692">08598</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_FUNCTION0_FUNCTION_BITS                  (4)</span>
<a name="l08599"></a>08599 <span class="preprocessor"></span>
<a name="l08600"></a><a class="code" href="regs_8h.html#a8e44e4906dfeed39288b3b71d78ab015">08600</a> <span class="preprocessor">#define DWT_COMP1                                            *((volatile int32u *)0xE0001030u)</span>
<a name="l08601"></a><a class="code" href="regs_8h.html#ad882f01d8d940e50ce4f9a6ebfd7fb45">08601</a> <span class="preprocessor"></span><span class="preprocessor">#define DWT_COMP1_REG                                        *((volatile int32u *)0xE0001030u)</span>
<a name="l08602"></a><a class="code" href="regs_8h.html#a763ac15cdd42a1f6b83727c9f8ba2b7d">08602</a> <span class="preprocessor"></span><span class="preprocessor">#define DWT_COMP1_ADDR                                       (0xE0001030u)</span>
<a name="l08603"></a><a class="code" href="regs_8h.html#af82ae0df25cd35f9ecf9c4242530f1e3">08603</a> <span class="preprocessor"></span><span class="preprocessor">#define DWT_COMP1_RESET                                      (0x00000000u)</span>
<a name="l08604"></a>08604 <span class="preprocessor"></span>        <span class="comment">/* COMP1 field */</span>
<a name="l08605"></a><a class="code" href="regs_8h.html#a95578a758d0293904d962c050d0ecbc5">08605</a> <span class="preprocessor">        #define DWT_COMP1_COMP1                              (0xFFFFFFFFu)</span>
<a name="l08606"></a><a class="code" href="regs_8h.html#aeafb4a38d7aa3ff040eb4e478ab025e6">08606</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_COMP1_COMP1_MASK                         (0xFFFFFFFFu)</span>
<a name="l08607"></a><a class="code" href="regs_8h.html#a83ea7fbc5a67aee8476a7feb54e17bc8">08607</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_COMP1_COMP1_BIT                          (0)</span>
<a name="l08608"></a><a class="code" href="regs_8h.html#a949bc574703515e5d2a5179378c745d8">08608</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_COMP1_COMP1_BITS                         (32)</span>
<a name="l08609"></a>08609 <span class="preprocessor"></span>
<a name="l08610"></a><a class="code" href="regs_8h.html#ad658f7a25b44d3be3ceeba8ef070b918">08610</a> <span class="preprocessor">#define DWT_MASK1                                            *((volatile int32u *)0xE0001034u)</span>
<a name="l08611"></a><a class="code" href="regs_8h.html#a1a842200cf1f553c14000efe2caab97a">08611</a> <span class="preprocessor"></span><span class="preprocessor">#define DWT_MASK1_REG                                        *((volatile int32u *)0xE0001034u)</span>
<a name="l08612"></a><a class="code" href="regs_8h.html#acbe354f299ee1dda414638f9191f63c5">08612</a> <span class="preprocessor"></span><span class="preprocessor">#define DWT_MASK1_ADDR                                       (0xE0001034u)</span>
<a name="l08613"></a><a class="code" href="regs_8h.html#ad1d1f13f82cf08e75d8d531182ae1182">08613</a> <span class="preprocessor"></span><span class="preprocessor">#define DWT_MASK1_RESET                                      (0x00000000u)</span>
<a name="l08614"></a>08614 <span class="preprocessor"></span>        <span class="comment">/* MASK1 field */</span>
<a name="l08615"></a><a class="code" href="regs_8h.html#ac6534725179074225c109bbd8217d634">08615</a> <span class="preprocessor">        #define DWT_MASK1_MASK1                              (0x0000001Fu)</span>
<a name="l08616"></a><a class="code" href="regs_8h.html#ab142628f92e2741bc97bb91d0d765c83">08616</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_MASK1_MASK1_MASK                         (0x0000001Fu)</span>
<a name="l08617"></a><a class="code" href="regs_8h.html#a6091a2a3a8ab6e9aa0778959619d6c37">08617</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_MASK1_MASK1_BIT                          (0)</span>
<a name="l08618"></a><a class="code" href="regs_8h.html#a54594def7e1d9afc24cafae6b337c8df">08618</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_MASK1_MASK1_BITS                         (5)</span>
<a name="l08619"></a>08619 <span class="preprocessor"></span>
<a name="l08620"></a><a class="code" href="regs_8h.html#a6e512f90919120ad3ecf145caafef873">08620</a> <span class="preprocessor">#define DWT_FUNCTION1                                        *((volatile int32u *)0xE0001038u)</span>
<a name="l08621"></a><a class="code" href="regs_8h.html#aef71944ae9b7ef1219ce4fc27dc57be8">08621</a> <span class="preprocessor"></span><span class="preprocessor">#define DWT_FUNCTION1_REG                                    *((volatile int32u *)0xE0001038u)</span>
<a name="l08622"></a><a class="code" href="regs_8h.html#a967cc8963880c2e4137dc9a1f9e4320c">08622</a> <span class="preprocessor"></span><span class="preprocessor">#define DWT_FUNCTION1_ADDR                                   (0xE0001038u)</span>
<a name="l08623"></a><a class="code" href="regs_8h.html#a0496b83a54be2bed7eaa80346fd6e646">08623</a> <span class="preprocessor"></span><span class="preprocessor">#define DWT_FUNCTION1_RESET                                  (0x00000200u)</span>
<a name="l08624"></a>08624 <span class="preprocessor"></span>        <span class="comment">/* MATCHED field */</span>
<a name="l08625"></a><a class="code" href="regs_8h.html#ab11b376cf3942792f917094c8b7fafb2">08625</a> <span class="preprocessor">        #define DWT_FUNCTION1_MATCHED                        (0x01000000u)</span>
<a name="l08626"></a><a class="code" href="regs_8h.html#a109d07a20a7c8881a7e28ac5c1cdd2c4">08626</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_FUNCTION1_MATCHED_MASK                   (0x01000000u)</span>
<a name="l08627"></a><a class="code" href="regs_8h.html#aa6ec969caf0ddc8deb2c6d4fdd8a0753">08627</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_FUNCTION1_MATCHED_BIT                    (24)</span>
<a name="l08628"></a><a class="code" href="regs_8h.html#a7ee49645e1379a85d9aaa18a09536661">08628</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_FUNCTION1_MATCHED_BITS                   (1)</span>
<a name="l08629"></a>08629 <span class="preprocessor"></span>        <span class="comment">/* DATAVADDR1 field */</span>
<a name="l08630"></a><a class="code" href="regs_8h.html#a1fa36f22945685f55401c522366f04ae">08630</a> <span class="preprocessor">        #define DWT_FUNCTION1_DATAVADDR1                     (0x000F0000u)</span>
<a name="l08631"></a><a class="code" href="regs_8h.html#a1a440e1cfb7ebb7c749619685e75af3d">08631</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_FUNCTION1_DATAVADDR1_MASK                (0x000F0000u)</span>
<a name="l08632"></a><a class="code" href="regs_8h.html#a0313af0710f46f54809a7aabf1320e17">08632</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_FUNCTION1_DATAVADDR1_BIT                 (16)</span>
<a name="l08633"></a><a class="code" href="regs_8h.html#a50b61e3b0286cb9db209e9834438d01b">08633</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_FUNCTION1_DATAVADDR1_BITS                (4)</span>
<a name="l08634"></a>08634 <span class="preprocessor"></span>        <span class="comment">/* DATAVADDR0 field */</span>
<a name="l08635"></a><a class="code" href="regs_8h.html#ac494a953f0dd11e03ce46bc2f2a6cfb7">08635</a> <span class="preprocessor">        #define DWT_FUNCTION1_DATAVADDR0                     (0x0000F000u)</span>
<a name="l08636"></a><a class="code" href="regs_8h.html#a035b1de4930eee8ff912d140cf43729d">08636</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_FUNCTION1_DATAVADDR0_MASK                (0x0000F000u)</span>
<a name="l08637"></a><a class="code" href="regs_8h.html#a2e162ca01d89679368798c2f5b5ec8f1">08637</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_FUNCTION1_DATAVADDR0_BIT                 (12)</span>
<a name="l08638"></a><a class="code" href="regs_8h.html#a8630288286f7bddfce530984f39e0e38">08638</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_FUNCTION1_DATAVADDR0_BITS                (4)</span>
<a name="l08639"></a>08639 <span class="preprocessor"></span>        <span class="comment">/* DATAVSIZE field */</span>
<a name="l08640"></a><a class="code" href="regs_8h.html#a8b64047e433ceabb864f48b9fa3b605b">08640</a> <span class="preprocessor">        #define DWT_FUNCTION1_DATAVSIZE                      (0x00000C00u)</span>
<a name="l08641"></a><a class="code" href="regs_8h.html#a1c0acfad53da4b8488956ed28108e909">08641</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_FUNCTION1_DATAVSIZE_MASK                 (0x00000C00u)</span>
<a name="l08642"></a><a class="code" href="regs_8h.html#a212ada4b2649638df510a2378fdc94dc">08642</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_FUNCTION1_DATAVSIZE_BIT                  (10)</span>
<a name="l08643"></a><a class="code" href="regs_8h.html#a21a531580898faba8de14a7a150f9aff">08643</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_FUNCTION1_DATAVSIZE_BITS                 (2)</span>
<a name="l08644"></a>08644 <span class="preprocessor"></span>        <span class="comment">/* LNK1ENA field */</span>
<a name="l08645"></a><a class="code" href="regs_8h.html#a4f0b78aa1087c84ae1f59bc05a335f08">08645</a> <span class="preprocessor">        #define DWT_FUNCTION1_LNK1ENA                        (0x00000200u)</span>
<a name="l08646"></a><a class="code" href="regs_8h.html#ab27dc8ec50b31aa73d76f6409b8ac855">08646</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_FUNCTION1_LNK1ENA_MASK                   (0x00000200u)</span>
<a name="l08647"></a><a class="code" href="regs_8h.html#ad27b048383639e3b83b704b70d6e7c98">08647</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_FUNCTION1_LNK1ENA_BIT                    (9)</span>
<a name="l08648"></a><a class="code" href="regs_8h.html#a94a39be7c979f357e56b1aebcccb6194">08648</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_FUNCTION1_LNK1ENA_BITS                   (1)</span>
<a name="l08649"></a>08649 <span class="preprocessor"></span>        <span class="comment">/* DATAVMATCH field */</span>
<a name="l08650"></a><a class="code" href="regs_8h.html#a630ec3d0b62ab48c4c3d734111427648">08650</a> <span class="preprocessor">        #define DWT_FUNCTION1_DATAVMATCH                     (0x00000100u)</span>
<a name="l08651"></a><a class="code" href="regs_8h.html#abf78dd3aeb3078565980ebba0ef43463">08651</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_FUNCTION1_DATAVMATCH_MASK                (0x00000100u)</span>
<a name="l08652"></a><a class="code" href="regs_8h.html#af914c979157e88e96e33dc62ea9aeeef">08652</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_FUNCTION1_DATAVMATCH_BIT                 (8)</span>
<a name="l08653"></a><a class="code" href="regs_8h.html#a1ab93c7d9d492623a185369ee0a77da0">08653</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_FUNCTION1_DATAVMATCH_BITS                (1)</span>
<a name="l08654"></a>08654 <span class="preprocessor"></span>        <span class="comment">/* EMITRANGE field */</span>
<a name="l08655"></a><a class="code" href="regs_8h.html#a358d186ce0f087464ff3471c9e28a4ae">08655</a> <span class="preprocessor">        #define DWT_FUNCTION1_EMITRANGE                      (0x00000020u)</span>
<a name="l08656"></a><a class="code" href="regs_8h.html#a4a8b7c0350268311c255dcfec7b05ecd">08656</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_FUNCTION1_EMITRANGE_MASK                 (0x00000020u)</span>
<a name="l08657"></a><a class="code" href="regs_8h.html#a120cd1a174e1b0ef7d9272de3c299ebe">08657</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_FUNCTION1_EMITRANGE_BIT                  (5)</span>
<a name="l08658"></a><a class="code" href="regs_8h.html#ae317654e24f90382c45f4e41906cca05">08658</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_FUNCTION1_EMITRANGE_BITS                 (1)</span>
<a name="l08659"></a>08659 <span class="preprocessor"></span>        <span class="comment">/* FUNCTION field */</span>
<a name="l08660"></a><a class="code" href="regs_8h.html#a0e06e73c6663daa90b526e28119db835">08660</a> <span class="preprocessor">        #define DWT_FUNCTION1_FUNCTION                       (0x0000000Fu)</span>
<a name="l08661"></a><a class="code" href="regs_8h.html#ab75ee84f40e2cf3049720d4146092b87">08661</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_FUNCTION1_FUNCTION_MASK                  (0x0000000Fu)</span>
<a name="l08662"></a><a class="code" href="regs_8h.html#af7f6af1157439b082420adf9d86c0ed4">08662</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_FUNCTION1_FUNCTION_BIT                   (0)</span>
<a name="l08663"></a><a class="code" href="regs_8h.html#a53414dab586fec42d33a31e0fead8ef7">08663</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_FUNCTION1_FUNCTION_BITS                  (4)</span>
<a name="l08664"></a>08664 <span class="preprocessor"></span>
<a name="l08665"></a><a class="code" href="regs_8h.html#a9dee5b5f93e25b3d201b3974d339b6dc">08665</a> <span class="preprocessor">#define DWT_COMP2                                            *((volatile int32u *)0xE0001040u)</span>
<a name="l08666"></a><a class="code" href="regs_8h.html#a3a000a6695609b4c39cf63c8c9dc9207">08666</a> <span class="preprocessor"></span><span class="preprocessor">#define DWT_COMP2_REG                                        *((volatile int32u *)0xE0001040u)</span>
<a name="l08667"></a><a class="code" href="regs_8h.html#a40d1e86cb8664cb419a09e6cdd077bca">08667</a> <span class="preprocessor"></span><span class="preprocessor">#define DWT_COMP2_ADDR                                       (0xE0001040u)</span>
<a name="l08668"></a><a class="code" href="regs_8h.html#a733387f0c91a9195ae57d7d027ac39ee">08668</a> <span class="preprocessor"></span><span class="preprocessor">#define DWT_COMP2_RESET                                      (0x00000000u)</span>
<a name="l08669"></a>08669 <span class="preprocessor"></span>        <span class="comment">/* COMP2 field */</span>
<a name="l08670"></a><a class="code" href="regs_8h.html#ac4334a473f36fd64ebe3424babf29024">08670</a> <span class="preprocessor">        #define DWT_COMP2_COMP2                              (0xFFFFFFFFu)</span>
<a name="l08671"></a><a class="code" href="regs_8h.html#aa45d4ea73a7e775e4c52e60fefffd3b3">08671</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_COMP2_COMP2_MASK                         (0xFFFFFFFFu)</span>
<a name="l08672"></a><a class="code" href="regs_8h.html#a774ea11cf204c367e4f61e7e711ce94c">08672</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_COMP2_COMP2_BIT                          (0)</span>
<a name="l08673"></a><a class="code" href="regs_8h.html#a7e0b4386f510492831046da8aff36f77">08673</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_COMP2_COMP2_BITS                         (32)</span>
<a name="l08674"></a>08674 <span class="preprocessor"></span>
<a name="l08675"></a><a class="code" href="regs_8h.html#a7411a6dae412d8f551b32cc26709c3a3">08675</a> <span class="preprocessor">#define DWT_MASK2                                            *((volatile int32u *)0xE0001044u)</span>
<a name="l08676"></a><a class="code" href="regs_8h.html#a85181db16131d9644f29b1e8986ca4c4">08676</a> <span class="preprocessor"></span><span class="preprocessor">#define DWT_MASK2_REG                                        *((volatile int32u *)0xE0001044u)</span>
<a name="l08677"></a><a class="code" href="regs_8h.html#a5f4bde5b63e6656695b3556c3f86075d">08677</a> <span class="preprocessor"></span><span class="preprocessor">#define DWT_MASK2_ADDR                                       (0xE0001044u)</span>
<a name="l08678"></a><a class="code" href="regs_8h.html#ab06980b9e8af5eb109064ff4435a7745">08678</a> <span class="preprocessor"></span><span class="preprocessor">#define DWT_MASK2_RESET                                      (0x00000000u)</span>
<a name="l08679"></a>08679 <span class="preprocessor"></span>        <span class="comment">/* MASK2 field */</span>
<a name="l08680"></a><a class="code" href="regs_8h.html#ab3edace773cf6c5e88d739d7f7a01420">08680</a> <span class="preprocessor">        #define DWT_MASK2_MASK2                              (0x0000001Fu)</span>
<a name="l08681"></a><a class="code" href="regs_8h.html#a6a5c746867de175f23a311c874e00aaa">08681</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_MASK2_MASK2_MASK                         (0x0000001Fu)</span>
<a name="l08682"></a><a class="code" href="regs_8h.html#a578fc6aaff88833083286042b6018f02">08682</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_MASK2_MASK2_BIT                          (0)</span>
<a name="l08683"></a><a class="code" href="regs_8h.html#a9120c7122e45670e6f7e681c647fff91">08683</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_MASK2_MASK2_BITS                         (5)</span>
<a name="l08684"></a>08684 <span class="preprocessor"></span>
<a name="l08685"></a><a class="code" href="regs_8h.html#a3c79f0df76f81b08704f131d5ffa821d">08685</a> <span class="preprocessor">#define DWT_FUNCTION2                                        *((volatile int32u *)0xE0001048u)</span>
<a name="l08686"></a><a class="code" href="regs_8h.html#ac6e34170d1886a6a42d6e41dc6c4f276">08686</a> <span class="preprocessor"></span><span class="preprocessor">#define DWT_FUNCTION2_REG                                    *((volatile int32u *)0xE0001048u)</span>
<a name="l08687"></a><a class="code" href="regs_8h.html#abe6dcdd974eab58a24e59c2189e523c8">08687</a> <span class="preprocessor"></span><span class="preprocessor">#define DWT_FUNCTION2_ADDR                                   (0xE0001048u)</span>
<a name="l08688"></a><a class="code" href="regs_8h.html#a4aade6e614a55a291d8d34a44a45c93f">08688</a> <span class="preprocessor"></span><span class="preprocessor">#define DWT_FUNCTION2_RESET                                  (0x00000000u)</span>
<a name="l08689"></a>08689 <span class="preprocessor"></span>        <span class="comment">/* MATCHED field */</span>
<a name="l08690"></a><a class="code" href="regs_8h.html#a40a2b01b7c45c1c41b204c42f4ab85fe">08690</a> <span class="preprocessor">        #define DWT_FUNCTION2_MATCHED                        (0x01000000u)</span>
<a name="l08691"></a><a class="code" href="regs_8h.html#a7acf4d032ad683263f4b2aaa93b3b18e">08691</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_FUNCTION2_MATCHED_MASK                   (0x01000000u)</span>
<a name="l08692"></a><a class="code" href="regs_8h.html#a6a044cbf1ca4a1b9e760d96b5e9e86b9">08692</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_FUNCTION2_MATCHED_BIT                    (24)</span>
<a name="l08693"></a><a class="code" href="regs_8h.html#a9310b7061410ae669ea4368db6c55cdb">08693</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_FUNCTION2_MATCHED_BITS                   (1)</span>
<a name="l08694"></a>08694 <span class="preprocessor"></span>        <span class="comment">/* EMITRANGE field */</span>
<a name="l08695"></a><a class="code" href="regs_8h.html#a1efb6d2019111f2aee3363d3da26dd43">08695</a> <span class="preprocessor">        #define DWT_FUNCTION2_EMITRANGE                      (0x00000020u)</span>
<a name="l08696"></a><a class="code" href="regs_8h.html#a85c5e07b65cc0624eb20fb518f94e8c4">08696</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_FUNCTION2_EMITRANGE_MASK                 (0x00000020u)</span>
<a name="l08697"></a><a class="code" href="regs_8h.html#aeb5da5d19de6e13510983daa6249b0e5">08697</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_FUNCTION2_EMITRANGE_BIT                  (5)</span>
<a name="l08698"></a><a class="code" href="regs_8h.html#a81bed565101e9f7f79e0c1d2dfbc59ed">08698</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_FUNCTION2_EMITRANGE_BITS                 (1)</span>
<a name="l08699"></a>08699 <span class="preprocessor"></span>        <span class="comment">/* FUNCTION field */</span>
<a name="l08700"></a><a class="code" href="regs_8h.html#a72e1e712b5ec7170d7c40e3387084fcd">08700</a> <span class="preprocessor">        #define DWT_FUNCTION2_FUNCTION                       (0x0000000Fu)</span>
<a name="l08701"></a><a class="code" href="regs_8h.html#aef58ab3d5488f62a0fdac4deef4d234d">08701</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_FUNCTION2_FUNCTION_MASK                  (0x0000000Fu)</span>
<a name="l08702"></a><a class="code" href="regs_8h.html#ad0c5af89d3e4a0acb39da5f82306e8c6">08702</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_FUNCTION2_FUNCTION_BIT                   (0)</span>
<a name="l08703"></a><a class="code" href="regs_8h.html#a8f668ea6539718c87ca5f56079c632c1">08703</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_FUNCTION2_FUNCTION_BITS                  (4)</span>
<a name="l08704"></a>08704 <span class="preprocessor"></span>
<a name="l08705"></a><a class="code" href="regs_8h.html#ac9201f6f14e7cb06ad7a8b2b320a3cd9">08705</a> <span class="preprocessor">#define DWT_COMP3                                            *((volatile int32u *)0xE0001050u)</span>
<a name="l08706"></a><a class="code" href="regs_8h.html#a0e20a80aba640a62239bcdd4986f3b38">08706</a> <span class="preprocessor"></span><span class="preprocessor">#define DWT_COMP3_REG                                        *((volatile int32u *)0xE0001050u)</span>
<a name="l08707"></a><a class="code" href="regs_8h.html#ac1a215611d3607228b6f515ad5a01560">08707</a> <span class="preprocessor"></span><span class="preprocessor">#define DWT_COMP3_ADDR                                       (0xE0001050u)</span>
<a name="l08708"></a><a class="code" href="regs_8h.html#ad3764af777a140f3e7be5aab00628fa2">08708</a> <span class="preprocessor"></span><span class="preprocessor">#define DWT_COMP3_RESET                                      (0x00000000u)</span>
<a name="l08709"></a>08709 <span class="preprocessor"></span>        <span class="comment">/* COMP3 field */</span>
<a name="l08710"></a><a class="code" href="regs_8h.html#a117a7ae4ad24284bbb551e08e8afa574">08710</a> <span class="preprocessor">        #define DWT_COMP3_COMP3                              (0xFFFFFFFFu)</span>
<a name="l08711"></a><a class="code" href="regs_8h.html#aa3569a9f3c905cb7a74340247682d6a2">08711</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_COMP3_COMP3_MASK                         (0xFFFFFFFFu)</span>
<a name="l08712"></a><a class="code" href="regs_8h.html#a826eeec95ae919c5b75f5667b3244bd6">08712</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_COMP3_COMP3_BIT                          (0)</span>
<a name="l08713"></a><a class="code" href="regs_8h.html#a0da35005283a64f44a490b7924829458">08713</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_COMP3_COMP3_BITS                         (32)</span>
<a name="l08714"></a>08714 <span class="preprocessor"></span>
<a name="l08715"></a><a class="code" href="regs_8h.html#ac347fb5cc7e7e7a24f6a630d0396c63e">08715</a> <span class="preprocessor">#define DWT_MASK3                                            *((volatile int32u *)0xE0001054u)</span>
<a name="l08716"></a><a class="code" href="regs_8h.html#abcb20f2ac22104bc1ad4d8ecfd7a5ddc">08716</a> <span class="preprocessor"></span><span class="preprocessor">#define DWT_MASK3_REG                                        *((volatile int32u *)0xE0001054u)</span>
<a name="l08717"></a><a class="code" href="regs_8h.html#a2eb094315fe7bba9ebc25350856a5260">08717</a> <span class="preprocessor"></span><span class="preprocessor">#define DWT_MASK3_ADDR                                       (0xE0001054u)</span>
<a name="l08718"></a><a class="code" href="regs_8h.html#ae5d3da516fb8cb0152e269fb6786e2f9">08718</a> <span class="preprocessor"></span><span class="preprocessor">#define DWT_MASK3_RESET                                      (0x00000000u)</span>
<a name="l08719"></a>08719 <span class="preprocessor"></span>        <span class="comment">/* MASK3 field */</span>
<a name="l08720"></a><a class="code" href="regs_8h.html#a9055dc4973251adbc00b93a5f64422e3">08720</a> <span class="preprocessor">        #define DWT_MASK3_MASK3                              (0x0000001Fu)</span>
<a name="l08721"></a><a class="code" href="regs_8h.html#a19f4a41b3595e1ff420295644e56f90d">08721</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_MASK3_MASK3_MASK                         (0x0000001Fu)</span>
<a name="l08722"></a><a class="code" href="regs_8h.html#af8f1cb3f7c6aaabf04bf8ba127254c29">08722</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_MASK3_MASK3_BIT                          (0)</span>
<a name="l08723"></a><a class="code" href="regs_8h.html#a80b2a576b3a8bc8569108b59fcd2d22a">08723</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_MASK3_MASK3_BITS                         (5)</span>
<a name="l08724"></a>08724 <span class="preprocessor"></span>
<a name="l08725"></a><a class="code" href="regs_8h.html#aaf86de8c82fa50d48260e53c59fc96b0">08725</a> <span class="preprocessor">#define DWT_FUNCTION3                                        *((volatile int32u *)0xE0001058u)</span>
<a name="l08726"></a><a class="code" href="regs_8h.html#a63436d39256873f9719e3dc42215cb8f">08726</a> <span class="preprocessor"></span><span class="preprocessor">#define DWT_FUNCTION3_REG                                    *((volatile int32u *)0xE0001058u)</span>
<a name="l08727"></a><a class="code" href="regs_8h.html#a9a5cbb0a11300066650316464f7f6220">08727</a> <span class="preprocessor"></span><span class="preprocessor">#define DWT_FUNCTION3_ADDR                                   (0xE0001058u)</span>
<a name="l08728"></a><a class="code" href="regs_8h.html#af5c3496931f8b348b392354dd4aefcc2">08728</a> <span class="preprocessor"></span><span class="preprocessor">#define DWT_FUNCTION3_RESET                                  (0x00000000u)</span>
<a name="l08729"></a>08729 <span class="preprocessor"></span>        <span class="comment">/* MATCHED field */</span>
<a name="l08730"></a><a class="code" href="regs_8h.html#a07a8aca6ecfe8357bd286b1c916b5f70">08730</a> <span class="preprocessor">        #define DWT_FUNCTION3_MATCHED                        (0x01000000u)</span>
<a name="l08731"></a><a class="code" href="regs_8h.html#a572f43cdbfe14ba387127617cf453902">08731</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_FUNCTION3_MATCHED_MASK                   (0x01000000u)</span>
<a name="l08732"></a><a class="code" href="regs_8h.html#ad4eb7909623976bb15e4fd9b4cbdc12a">08732</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_FUNCTION3_MATCHED_BIT                    (24)</span>
<a name="l08733"></a><a class="code" href="regs_8h.html#a3f3a2c8e8e48e6bf00972ff7626b1c6b">08733</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_FUNCTION3_MATCHED_BITS                   (1)</span>
<a name="l08734"></a>08734 <span class="preprocessor"></span>        <span class="comment">/* EMITRANGE field */</span>
<a name="l08735"></a><a class="code" href="regs_8h.html#a7a285501817f8257fd5c6a28e75b97df">08735</a> <span class="preprocessor">        #define DWT_FUNCTION3_EMITRANGE                      (0x00000020u)</span>
<a name="l08736"></a><a class="code" href="regs_8h.html#a81a498c1e80c36cc33a65b6b0c3a0856">08736</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_FUNCTION3_EMITRANGE_MASK                 (0x00000020u)</span>
<a name="l08737"></a><a class="code" href="regs_8h.html#a8551f3e1b25b11553d2990194b2b271b">08737</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_FUNCTION3_EMITRANGE_BIT                  (5)</span>
<a name="l08738"></a><a class="code" href="regs_8h.html#a57132f0b394a9ea2277facc9db508dfc">08738</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_FUNCTION3_EMITRANGE_BITS                 (1)</span>
<a name="l08739"></a>08739 <span class="preprocessor"></span>        <span class="comment">/* FUNCTION field */</span>
<a name="l08740"></a><a class="code" href="regs_8h.html#acb9ad59e8ea8be46f8e6a43ce8112ba0">08740</a> <span class="preprocessor">        #define DWT_FUNCTION3_FUNCTION                       (0x0000000Fu)</span>
<a name="l08741"></a><a class="code" href="regs_8h.html#a5b7038cab0a1b4fb7b6a3d7180ce87f0">08741</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_FUNCTION3_FUNCTION_MASK                  (0x0000000Fu)</span>
<a name="l08742"></a><a class="code" href="regs_8h.html#a0dcc45912ba151a3ed40685acfbf26d2">08742</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_FUNCTION3_FUNCTION_BIT                   (0)</span>
<a name="l08743"></a><a class="code" href="regs_8h.html#a9adff499e3be290c29bdbafeac0ba2fc">08743</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_FUNCTION3_FUNCTION_BITS                  (4)</span>
<a name="l08744"></a>08744 <span class="preprocessor"></span>
<a name="l08745"></a><a class="code" href="regs_8h.html#a2e9ffceba82a347774cd7800a602e253">08745</a> <span class="preprocessor">#define DWT_PERIPHID4                                        *((volatile int32u *)0xE0001FD0u)</span>
<a name="l08746"></a><a class="code" href="regs_8h.html#aac7036c139c61224e07cc8cdcaf62fef">08746</a> <span class="preprocessor"></span><span class="preprocessor">#define DWT_PERIPHID4_REG                                    *((volatile int32u *)0xE0001FD0u)</span>
<a name="l08747"></a><a class="code" href="regs_8h.html#a448aa3a3638680e7f7ebf76fcfe71efd">08747</a> <span class="preprocessor"></span><span class="preprocessor">#define DWT_PERIPHID4_ADDR                                   (0xE0001FD0u)</span>
<a name="l08748"></a><a class="code" href="regs_8h.html#a886d341fe8ff5f6f13c6219567093c31">08748</a> <span class="preprocessor"></span><span class="preprocessor">#define DWT_PERIPHID4_RESET                                  (0x00000004u)</span>
<a name="l08749"></a>08749 <span class="preprocessor"></span>        <span class="comment">/* PERIPHID field */</span>
<a name="l08750"></a><a class="code" href="regs_8h.html#ad35bbc5bf0db0ab2d776b15ff41844c0">08750</a> <span class="preprocessor">        #define DWT_PERIPHID4_PERIPHID                       (0xFFFFFFFFu)</span>
<a name="l08751"></a><a class="code" href="regs_8h.html#ad5b80d5edfb8dc7e838c8548e1b08cc9">08751</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_PERIPHID4_PERIPHID_MASK                  (0xFFFFFFFFu)</span>
<a name="l08752"></a><a class="code" href="regs_8h.html#a71d9c9043ae138520842e6b139d28a49">08752</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_PERIPHID4_PERIPHID_BIT                   (0)</span>
<a name="l08753"></a><a class="code" href="regs_8h.html#a6c8578dc692dc1b246971b951bf2f204">08753</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_PERIPHID4_PERIPHID_BITS                  (32)</span>
<a name="l08754"></a>08754 <span class="preprocessor"></span>
<a name="l08755"></a><a class="code" href="regs_8h.html#a50337ca9e1d10d35ecf4b0f0f289baac">08755</a> <span class="preprocessor">#define DWT_PERIPHID5                                        *((volatile int32u *)0xE0001FD4u)</span>
<a name="l08756"></a><a class="code" href="regs_8h.html#a5f4d77c3c7c50304fedd6c4422bf8103">08756</a> <span class="preprocessor"></span><span class="preprocessor">#define DWT_PERIPHID5_REG                                    *((volatile int32u *)0xE0001FD4u)</span>
<a name="l08757"></a><a class="code" href="regs_8h.html#af3b7d4d1fd8a8b9f926463f7133e2a20">08757</a> <span class="preprocessor"></span><span class="preprocessor">#define DWT_PERIPHID5_ADDR                                   (0xE0001FD4u)</span>
<a name="l08758"></a><a class="code" href="regs_8h.html#a0fb55b7e40c58b36b47a39f401673d77">08758</a> <span class="preprocessor"></span><span class="preprocessor">#define DWT_PERIPHID5_RESET                                  (0x00000000u)</span>
<a name="l08759"></a>08759 <span class="preprocessor"></span>        <span class="comment">/* PERIPHID field */</span>
<a name="l08760"></a><a class="code" href="regs_8h.html#a3f77971261397d2fed5296476198dc6a">08760</a> <span class="preprocessor">        #define DWT_PERIPHID5_PERIPHID                       (0xFFFFFFFFu)</span>
<a name="l08761"></a><a class="code" href="regs_8h.html#a5072f871a4b03cfa2b260b77e03d3833">08761</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_PERIPHID5_PERIPHID_MASK                  (0xFFFFFFFFu)</span>
<a name="l08762"></a><a class="code" href="regs_8h.html#a4bc1be0338263cc02529455a17a58b78">08762</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_PERIPHID5_PERIPHID_BIT                   (0)</span>
<a name="l08763"></a><a class="code" href="regs_8h.html#a5188adb7b02aa880e98c7d35288edca9">08763</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_PERIPHID5_PERIPHID_BITS                  (32)</span>
<a name="l08764"></a>08764 <span class="preprocessor"></span>
<a name="l08765"></a><a class="code" href="regs_8h.html#a6aca15431f8898a0ed34232968d1a0fa">08765</a> <span class="preprocessor">#define DWT_PERIPHID6                                        *((volatile int32u *)0xE0001FD8u)</span>
<a name="l08766"></a><a class="code" href="regs_8h.html#af0322e5ccf2464668745cecd1667d13b">08766</a> <span class="preprocessor"></span><span class="preprocessor">#define DWT_PERIPHID6_REG                                    *((volatile int32u *)0xE0001FD8u)</span>
<a name="l08767"></a><a class="code" href="regs_8h.html#a0020fe4ec35727fd17b904b530aebc1b">08767</a> <span class="preprocessor"></span><span class="preprocessor">#define DWT_PERIPHID6_ADDR                                   (0xE0001FD8u)</span>
<a name="l08768"></a><a class="code" href="regs_8h.html#ae8648df266c9c919f86b7396f8c59af9">08768</a> <span class="preprocessor"></span><span class="preprocessor">#define DWT_PERIPHID6_RESET                                  (0x00000000u)</span>
<a name="l08769"></a>08769 <span class="preprocessor"></span>        <span class="comment">/* PERIPHID field */</span>
<a name="l08770"></a><a class="code" href="regs_8h.html#a5952ecf0fd2267478506e400d3e891d2">08770</a> <span class="preprocessor">        #define DWT_PERIPHID6_PERIPHID                       (0xFFFFFFFFu)</span>
<a name="l08771"></a><a class="code" href="regs_8h.html#a5b6e72d3676357fa053f043735af707f">08771</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_PERIPHID6_PERIPHID_MASK                  (0xFFFFFFFFu)</span>
<a name="l08772"></a><a class="code" href="regs_8h.html#a1860c156e8b8e1f8de5471bfd15e68a1">08772</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_PERIPHID6_PERIPHID_BIT                   (0)</span>
<a name="l08773"></a><a class="code" href="regs_8h.html#af32a8b48932740ac4cb9386f2b53fa8d">08773</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_PERIPHID6_PERIPHID_BITS                  (32)</span>
<a name="l08774"></a>08774 <span class="preprocessor"></span>
<a name="l08775"></a><a class="code" href="regs_8h.html#a2eb99bbdee5f36addd8fc79af2631046">08775</a> <span class="preprocessor">#define DWT_PERIPHID7                                        *((volatile int32u *)0xE0001FDCu)</span>
<a name="l08776"></a><a class="code" href="regs_8h.html#a3619d02c86043af3f249bbf726073b6e">08776</a> <span class="preprocessor"></span><span class="preprocessor">#define DWT_PERIPHID7_REG                                    *((volatile int32u *)0xE0001FDCu)</span>
<a name="l08777"></a><a class="code" href="regs_8h.html#a8669f88120ad071f6070be79a9ec4490">08777</a> <span class="preprocessor"></span><span class="preprocessor">#define DWT_PERIPHID7_ADDR                                   (0xE0001FDCu)</span>
<a name="l08778"></a><a class="code" href="regs_8h.html#ad81b606aa2f8e04683f5c8540239c903">08778</a> <span class="preprocessor"></span><span class="preprocessor">#define DWT_PERIPHID7_RESET                                  (0x00000000u)</span>
<a name="l08779"></a>08779 <span class="preprocessor"></span>        <span class="comment">/* PERIPHID field */</span>
<a name="l08780"></a><a class="code" href="regs_8h.html#a14b90f87361b623622e051653f8cd482">08780</a> <span class="preprocessor">        #define DWT_PERIPHID7_PERIPHID                       (0xFFFFFFFFu)</span>
<a name="l08781"></a><a class="code" href="regs_8h.html#a71266cada9d4bde6bf7bde05cc510fcb">08781</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_PERIPHID7_PERIPHID_MASK                  (0xFFFFFFFFu)</span>
<a name="l08782"></a><a class="code" href="regs_8h.html#aebb7ef45e52773f0ffd8001e2dc58f61">08782</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_PERIPHID7_PERIPHID_BIT                   (0)</span>
<a name="l08783"></a><a class="code" href="regs_8h.html#a32ba5317ae9419425650ccbe064dbad7">08783</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_PERIPHID7_PERIPHID_BITS                  (32)</span>
<a name="l08784"></a>08784 <span class="preprocessor"></span>
<a name="l08785"></a><a class="code" href="regs_8h.html#ac9104280edb7309e600b70651a9588c8">08785</a> <span class="preprocessor">#define DWT_PERIPHID0                                        *((volatile int32u *)0xE0001FE0u)</span>
<a name="l08786"></a><a class="code" href="regs_8h.html#acbfdff547264f1d750cee85b09e1e611">08786</a> <span class="preprocessor"></span><span class="preprocessor">#define DWT_PERIPHID0_REG                                    *((volatile int32u *)0xE0001FE0u)</span>
<a name="l08787"></a><a class="code" href="regs_8h.html#adeb50ef7b3478528e07dc7d37249e3e0">08787</a> <span class="preprocessor"></span><span class="preprocessor">#define DWT_PERIPHID0_ADDR                                   (0xE0001FE0u)</span>
<a name="l08788"></a><a class="code" href="regs_8h.html#ad88ba2110605ed59c1da64dc915eff79">08788</a> <span class="preprocessor"></span><span class="preprocessor">#define DWT_PERIPHID0_RESET                                  (0x00000002u)</span>
<a name="l08789"></a>08789 <span class="preprocessor"></span>        <span class="comment">/* PERIPHID field */</span>
<a name="l08790"></a><a class="code" href="regs_8h.html#a64587bacadb72302496fe8f6fbfb8bd1">08790</a> <span class="preprocessor">        #define DWT_PERIPHID0_PERIPHID                       (0xFFFFFFFFu)</span>
<a name="l08791"></a><a class="code" href="regs_8h.html#a3556787353d033833709c49a5ddf388d">08791</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_PERIPHID0_PERIPHID_MASK                  (0xFFFFFFFFu)</span>
<a name="l08792"></a><a class="code" href="regs_8h.html#ac9b6f268dd3fa95b374d1c418e4232d3">08792</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_PERIPHID0_PERIPHID_BIT                   (0)</span>
<a name="l08793"></a><a class="code" href="regs_8h.html#adebdbbf024eb208159eec86d3a783dd8">08793</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_PERIPHID0_PERIPHID_BITS                  (32)</span>
<a name="l08794"></a>08794 <span class="preprocessor"></span>
<a name="l08795"></a><a class="code" href="regs_8h.html#afbc9dcf4108d88032bd125e03c37d683">08795</a> <span class="preprocessor">#define DWT_PERIPHID1                                        *((volatile int32u *)0xE0001FE4u)</span>
<a name="l08796"></a><a class="code" href="regs_8h.html#af8cff0a233c5c6e83db57007ccae796c">08796</a> <span class="preprocessor"></span><span class="preprocessor">#define DWT_PERIPHID1_REG                                    *((volatile int32u *)0xE0001FE4u)</span>
<a name="l08797"></a><a class="code" href="regs_8h.html#a1815478751ca73629d2dc8a963ad0bdb">08797</a> <span class="preprocessor"></span><span class="preprocessor">#define DWT_PERIPHID1_ADDR                                   (0xE0001FE4u)</span>
<a name="l08798"></a><a class="code" href="regs_8h.html#a9a7be23062eaee1c1eeef52898096097">08798</a> <span class="preprocessor"></span><span class="preprocessor">#define DWT_PERIPHID1_RESET                                  (0x00000000u)</span>
<a name="l08799"></a>08799 <span class="preprocessor"></span>        <span class="comment">/* PERIPHID field */</span>
<a name="l08800"></a><a class="code" href="regs_8h.html#a669515708f8465abfe9d51e72064e89c">08800</a> <span class="preprocessor">        #define DWT_PERIPHID1_PERIPHID                       (0xFFFFFFFFu)</span>
<a name="l08801"></a><a class="code" href="regs_8h.html#a5494ae731d0a1d8819e8805ab2a9424b">08801</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_PERIPHID1_PERIPHID_MASK                  (0xFFFFFFFFu)</span>
<a name="l08802"></a><a class="code" href="regs_8h.html#ad9485fcd875fa6e086473c04708c797c">08802</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_PERIPHID1_PERIPHID_BIT                   (0)</span>
<a name="l08803"></a><a class="code" href="regs_8h.html#a5e98592f4f9ff8a28ecfb5097c1833ea">08803</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_PERIPHID1_PERIPHID_BITS                  (32)</span>
<a name="l08804"></a>08804 <span class="preprocessor"></span>
<a name="l08805"></a><a class="code" href="regs_8h.html#aa258d8a81a7e2a6242885b95c71b58c1">08805</a> <span class="preprocessor">#define DWT_PERIPHID2                                        *((volatile int32u *)0xE0001FE8u)</span>
<a name="l08806"></a><a class="code" href="regs_8h.html#a0e3c1b95990d771b99d055b5bb2c8b6b">08806</a> <span class="preprocessor"></span><span class="preprocessor">#define DWT_PERIPHID2_REG                                    *((volatile int32u *)0xE0001FE8u)</span>
<a name="l08807"></a><a class="code" href="regs_8h.html#a9304c510428df70d7b4afa815091d514">08807</a> <span class="preprocessor"></span><span class="preprocessor">#define DWT_PERIPHID2_ADDR                                   (0xE0001FE8u)</span>
<a name="l08808"></a><a class="code" href="regs_8h.html#af67766723afc9f3f6d3618d82a9c7a6f">08808</a> <span class="preprocessor"></span><span class="preprocessor">#define DWT_PERIPHID2_RESET                                  (0x0000001Bu)</span>
<a name="l08809"></a>08809 <span class="preprocessor"></span>        <span class="comment">/* PERIPHID field */</span>
<a name="l08810"></a><a class="code" href="regs_8h.html#aae8255f8b6647235d30c70c7f08de4ed">08810</a> <span class="preprocessor">        #define DWT_PERIPHID2_PERIPHID                       (0xFFFFFFFFu)</span>
<a name="l08811"></a><a class="code" href="regs_8h.html#a8a37ff925392ea9998e5681034584279">08811</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_PERIPHID2_PERIPHID_MASK                  (0xFFFFFFFFu)</span>
<a name="l08812"></a><a class="code" href="regs_8h.html#a2ab195fccc3dfe32efd735bd78d2f817">08812</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_PERIPHID2_PERIPHID_BIT                   (0)</span>
<a name="l08813"></a><a class="code" href="regs_8h.html#a6d92a05001e8f693dce486cd2f764508">08813</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_PERIPHID2_PERIPHID_BITS                  (32)</span>
<a name="l08814"></a>08814 <span class="preprocessor"></span>
<a name="l08815"></a><a class="code" href="regs_8h.html#a7ed672043094b8b5db8a01efbafe985d">08815</a> <span class="preprocessor">#define DWT_PERIPHID3                                        *((volatile int32u *)0xE0001FECu)</span>
<a name="l08816"></a><a class="code" href="regs_8h.html#af5c327b1ed173be44bff5188bec6248d">08816</a> <span class="preprocessor"></span><span class="preprocessor">#define DWT_PERIPHID3_REG                                    *((volatile int32u *)0xE0001FECu)</span>
<a name="l08817"></a><a class="code" href="regs_8h.html#a95ba9e144e5ce68bdd3d2df6698ff519">08817</a> <span class="preprocessor"></span><span class="preprocessor">#define DWT_PERIPHID3_ADDR                                   (0xE0001FECu)</span>
<a name="l08818"></a><a class="code" href="regs_8h.html#a3844bf8cf45eb270b656e9e94e312445">08818</a> <span class="preprocessor"></span><span class="preprocessor">#define DWT_PERIPHID3_RESET                                  (0x00000000u)</span>
<a name="l08819"></a>08819 <span class="preprocessor"></span>        <span class="comment">/* PERIPHID field */</span>
<a name="l08820"></a><a class="code" href="regs_8h.html#abf5e1d671f096aaed0d511526356b99d">08820</a> <span class="preprocessor">        #define DWT_PERIPHID3_PERIPHID                       (0xFFFFFFFFu)</span>
<a name="l08821"></a><a class="code" href="regs_8h.html#a7ab715f873f5bcebf333e0d929bc18a7">08821</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_PERIPHID3_PERIPHID_MASK                  (0xFFFFFFFFu)</span>
<a name="l08822"></a><a class="code" href="regs_8h.html#ae0c180b7dacd8631ed08a2a8af70d960">08822</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_PERIPHID3_PERIPHID_BIT                   (0)</span>
<a name="l08823"></a><a class="code" href="regs_8h.html#a9790455d928533626983db42fead53be">08823</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_PERIPHID3_PERIPHID_BITS                  (32)</span>
<a name="l08824"></a>08824 <span class="preprocessor"></span>
<a name="l08825"></a><a class="code" href="regs_8h.html#ab74cf3d23548de3e8199417553c69c2f">08825</a> <span class="preprocessor">#define DWT_CELLID0                                          *((volatile int32u *)0xE0001FF0u)</span>
<a name="l08826"></a><a class="code" href="regs_8h.html#a4a1881574a066739091d10238696c8d6">08826</a> <span class="preprocessor"></span><span class="preprocessor">#define DWT_CELLID0_REG                                      *((volatile int32u *)0xE0001FF0u)</span>
<a name="l08827"></a><a class="code" href="regs_8h.html#a8f5ce72a14066354f951fb529d1e11ec">08827</a> <span class="preprocessor"></span><span class="preprocessor">#define DWT_CELLID0_ADDR                                     (0xE0001FF0u)</span>
<a name="l08828"></a><a class="code" href="regs_8h.html#a2fb9322464cf5d12f4274fbc2e8d4dea">08828</a> <span class="preprocessor"></span><span class="preprocessor">#define DWT_CELLID0_RESET                                    (0x0000000Du)</span>
<a name="l08829"></a>08829 <span class="preprocessor"></span>        <span class="comment">/* CELLID field */</span>
<a name="l08830"></a><a class="code" href="regs_8h.html#adcc5a6fea7291e67e8929021255c50f7">08830</a> <span class="preprocessor">        #define DWT_CELLID0_CELLID                           (0xFFFFFFFFu)</span>
<a name="l08831"></a><a class="code" href="regs_8h.html#a67b40d4f87c7e640e96779e8495b22d6">08831</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_CELLID0_CELLID_MASK                      (0xFFFFFFFFu)</span>
<a name="l08832"></a><a class="code" href="regs_8h.html#a97e81a619d81f25ccdaa77e924be3cdc">08832</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_CELLID0_CELLID_BIT                       (0)</span>
<a name="l08833"></a><a class="code" href="regs_8h.html#a3a01f9fd8f77914994b1d42537b28d8b">08833</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_CELLID0_CELLID_BITS                      (32)</span>
<a name="l08834"></a>08834 <span class="preprocessor"></span>
<a name="l08835"></a><a class="code" href="regs_8h.html#a64944da75b786c5878bfda3b70ac86cd">08835</a> <span class="preprocessor">#define DWT_CELLID1                                          *((volatile int32u *)0xE0001FF4u)</span>
<a name="l08836"></a><a class="code" href="regs_8h.html#a7cbb1c814e3123117085d46d0f0118a5">08836</a> <span class="preprocessor"></span><span class="preprocessor">#define DWT_CELLID1_REG                                      *((volatile int32u *)0xE0001FF4u)</span>
<a name="l08837"></a><a class="code" href="regs_8h.html#aa2c92455284368047b277b0001ffc59b">08837</a> <span class="preprocessor"></span><span class="preprocessor">#define DWT_CELLID1_ADDR                                     (0xE0001FF4u)</span>
<a name="l08838"></a><a class="code" href="regs_8h.html#adec015561a550d7f56e64534ad23bbe9">08838</a> <span class="preprocessor"></span><span class="preprocessor">#define DWT_CELLID1_RESET                                    (0x000000E0u)</span>
<a name="l08839"></a>08839 <span class="preprocessor"></span>        <span class="comment">/* CELLID field */</span>
<a name="l08840"></a><a class="code" href="regs_8h.html#afa9e31fa34cec1e23f6b68251fd8a24b">08840</a> <span class="preprocessor">        #define DWT_CELLID1_CELLID                           (0xFFFFFFFFu)</span>
<a name="l08841"></a><a class="code" href="regs_8h.html#a81aa3d200d74f51b303b59dbb4be3bf1">08841</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_CELLID1_CELLID_MASK                      (0xFFFFFFFFu)</span>
<a name="l08842"></a><a class="code" href="regs_8h.html#ac80ae173b846083508e6b067f6fb8851">08842</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_CELLID1_CELLID_BIT                       (0)</span>
<a name="l08843"></a><a class="code" href="regs_8h.html#ab03f0a2cccc0c8543af8f3841d277565">08843</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_CELLID1_CELLID_BITS                      (32)</span>
<a name="l08844"></a>08844 <span class="preprocessor"></span>
<a name="l08845"></a><a class="code" href="regs_8h.html#a7a2569ac58e52199003dbf02ba4b13a0">08845</a> <span class="preprocessor">#define DWT_CELLID2                                          *((volatile int32u *)0xE0001FF8u)</span>
<a name="l08846"></a><a class="code" href="regs_8h.html#a9a8b51b863de4d5379dffda872fcbbab">08846</a> <span class="preprocessor"></span><span class="preprocessor">#define DWT_CELLID2_REG                                      *((volatile int32u *)0xE0001FF8u)</span>
<a name="l08847"></a><a class="code" href="regs_8h.html#ad59ed9a15c6638d13dec674540f3b138">08847</a> <span class="preprocessor"></span><span class="preprocessor">#define DWT_CELLID2_ADDR                                     (0xE0001FF8u)</span>
<a name="l08848"></a><a class="code" href="regs_8h.html#a3ad3df1b6bdadec6b74eb34357f59904">08848</a> <span class="preprocessor"></span><span class="preprocessor">#define DWT_CELLID2_RESET                                    (0x00000005u)</span>
<a name="l08849"></a>08849 <span class="preprocessor"></span>        <span class="comment">/* CELLID field */</span>
<a name="l08850"></a><a class="code" href="regs_8h.html#a937b836bb5c27021ff3e2c0f9aa1934e">08850</a> <span class="preprocessor">        #define DWT_CELLID2_CELLID                           (0xFFFFFFFFu)</span>
<a name="l08851"></a><a class="code" href="regs_8h.html#a18ae8c7084c87370696e35c3b18fccd5">08851</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_CELLID2_CELLID_MASK                      (0xFFFFFFFFu)</span>
<a name="l08852"></a><a class="code" href="regs_8h.html#ac344b0562b79d9e723eeee9683d00a19">08852</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_CELLID2_CELLID_BIT                       (0)</span>
<a name="l08853"></a><a class="code" href="regs_8h.html#ac012bd9c2c667e434b6e659177d1fe9c">08853</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_CELLID2_CELLID_BITS                      (32)</span>
<a name="l08854"></a>08854 <span class="preprocessor"></span>
<a name="l08855"></a><a class="code" href="regs_8h.html#af3183dcffbe51646a78dcae0b63e2822">08855</a> <span class="preprocessor">#define DWT_CELLID3                                          *((volatile int32u *)0xE0001FFCu)</span>
<a name="l08856"></a><a class="code" href="regs_8h.html#a68c38ec178e220edeef56f629a1529f3">08856</a> <span class="preprocessor"></span><span class="preprocessor">#define DWT_CELLID3_REG                                      *((volatile int32u *)0xE0001FFCu)</span>
<a name="l08857"></a><a class="code" href="regs_8h.html#af39f37792e8425f6cf58be8b06cd2ee3">08857</a> <span class="preprocessor"></span><span class="preprocessor">#define DWT_CELLID3_ADDR                                     (0xE0001FFCu)</span>
<a name="l08858"></a><a class="code" href="regs_8h.html#acccb1ca5b35e72910a03ec2d9afd397e">08858</a> <span class="preprocessor"></span><span class="preprocessor">#define DWT_CELLID3_RESET                                    (0x000000B1u)</span>
<a name="l08859"></a>08859 <span class="preprocessor"></span>        <span class="comment">/* CELLID field */</span>
<a name="l08860"></a><a class="code" href="regs_8h.html#a72903a2dd2565d9c7085671b40465101">08860</a> <span class="preprocessor">        #define DWT_CELLID3_CELLID                           (0xFFFFFFFFu)</span>
<a name="l08861"></a><a class="code" href="regs_8h.html#afce455979b28c88fa950b41f6d1187e0">08861</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_CELLID3_CELLID_MASK                      (0xFFFFFFFFu)</span>
<a name="l08862"></a><a class="code" href="regs_8h.html#a869a2ccb7526446c9b2dbc75492d9097">08862</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_CELLID3_CELLID_BIT                       (0)</span>
<a name="l08863"></a><a class="code" href="regs_8h.html#a6817a8c4050dddc61283432b3773f917">08863</a> <span class="preprocessor"></span><span class="preprocessor">        #define DWT_CELLID3_CELLID_BITS                      (32)</span>
<a name="l08864"></a>08864 <span class="preprocessor"></span>
<a name="l08865"></a>08865 <span class="comment">/* FPB block */</span>
<a name="l08866"></a><a class="code" href="regs_8h.html#a0086b37a8752d65024acf87bf34395d0">08866</a> <span class="preprocessor">#define DATA_FPB_BASE                                        (0xE0002000u)</span>
<a name="l08867"></a><a class="code" href="regs_8h.html#a43faa988a92e1e69dcfd3f1ab3fc9bee">08867</a> <span class="preprocessor"></span><span class="preprocessor">#define DATA_FPB_END                                         (0xE0002FFFu)</span>
<a name="l08868"></a><a class="code" href="regs_8h.html#a3a0f15e38852b2796dc534ef636e4149">08868</a> <span class="preprocessor"></span><span class="preprocessor">#define DATA_FPB_SIZE                                        (DATA_FPB_END - DATA_FPB_BASE + 1)</span>
<a name="l08869"></a>08869 <span class="preprocessor"></span>
<a name="l08870"></a><a class="code" href="regs_8h.html#a162767eeac69e440b34262464fce181f">08870</a> <span class="preprocessor">#define FPB_CTRL                                             *((volatile int32u *)0xE0002000u)</span>
<a name="l08871"></a><a class="code" href="regs_8h.html#a1741ab652240c428ed9345287597c677">08871</a> <span class="preprocessor"></span><span class="preprocessor">#define FPB_CTRL_REG                                         *((volatile int32u *)0xE0002000u)</span>
<a name="l08872"></a><a class="code" href="regs_8h.html#a99e70b09b41a2c2287f0d62f0044f3b9">08872</a> <span class="preprocessor"></span><span class="preprocessor">#define FPB_CTRL_ADDR                                        (0xE0002000u)</span>
<a name="l08873"></a><a class="code" href="regs_8h.html#a9d8c46d432af2c54ab116801f60ba5df">08873</a> <span class="preprocessor"></span><span class="preprocessor">#define FPB_CTRL_RESET                                       (0x00000000u)</span>
<a name="l08874"></a>08874 <span class="preprocessor"></span>        <span class="comment">/* NUM_LIT field */</span>
<a name="l08875"></a><a class="code" href="regs_8h.html#aab85386c118accc7512f8503ac4cdd62">08875</a> <span class="preprocessor">        #define FPB_CTRL_NUM_LIT                             (0x00000F00u)</span>
<a name="l08876"></a><a class="code" href="regs_8h.html#aa621fd596a273155a561d3bda7744f6c">08876</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_CTRL_NUM_LIT_MASK                        (0x00000F00u)</span>
<a name="l08877"></a><a class="code" href="regs_8h.html#a596d2d4be7477b0e4648c0e86e257fec">08877</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_CTRL_NUM_LIT_BIT                         (8)</span>
<a name="l08878"></a><a class="code" href="regs_8h.html#a4255fb58d1710bc7c21d444c3b8c7559">08878</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_CTRL_NUM_LIT_BITS                        (4)</span>
<a name="l08879"></a>08879 <span class="preprocessor"></span>        <span class="comment">/* NUM_CODE field */</span>
<a name="l08880"></a><a class="code" href="regs_8h.html#a76edbe56d0480182200f6727dc0026d1">08880</a> <span class="preprocessor">        #define FPB_CTRL_NUM_CODE                            (0x000000F0u)</span>
<a name="l08881"></a><a class="code" href="regs_8h.html#af76dea5e70c5a466ec4275b9d894bd27">08881</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_CTRL_NUM_CODE_MASK                       (0x000000F0u)</span>
<a name="l08882"></a><a class="code" href="regs_8h.html#a8c68ee129b3aa91632d25f85f36db911">08882</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_CTRL_NUM_CODE_BIT                        (4)</span>
<a name="l08883"></a><a class="code" href="regs_8h.html#a40b69d5616f7613140cf743a25fdd313">08883</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_CTRL_NUM_CODE_BITS                       (4)</span>
<a name="l08884"></a>08884 <span class="preprocessor"></span>        <span class="comment">/* KEY field */</span>
<a name="l08885"></a><a class="code" href="regs_8h.html#abea33e85db3bcfb7d22bbcf38f56c9e1">08885</a> <span class="preprocessor">        #define FPB_CTRL_KEY                                 (0x00000002u)</span>
<a name="l08886"></a><a class="code" href="regs_8h.html#a0047a440118e9569f60542793b504a01">08886</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_CTRL_KEY_MASK                            (0x00000002u)</span>
<a name="l08887"></a><a class="code" href="regs_8h.html#a2b47c82e2b041d361fe8af299d2e167d">08887</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_CTRL_KEY_BIT                             (1)</span>
<a name="l08888"></a><a class="code" href="regs_8h.html#a2c5e05f86db93e4e060948755a0d6b6b">08888</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_CTRL_KEY_BITS                            (1)</span>
<a name="l08889"></a>08889 <span class="preprocessor"></span>        <span class="comment">/* enable field */</span>
<a name="l08890"></a><a class="code" href="regs_8h.html#a2fef914144b9f34045baf263cc7b18d1">08890</a> <span class="preprocessor">        #define FPB_CTRL_enable                              (0x00000001u)</span>
<a name="l08891"></a><a class="code" href="regs_8h.html#a5c047d7b8868351d5ec4f5e603b29a4e">08891</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_CTRL_enable_MASK                         (0x00000001u)</span>
<a name="l08892"></a><a class="code" href="regs_8h.html#a10de360a4545d9ed9b938bcfde500f4b">08892</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_CTRL_enable_BIT                          (0)</span>
<a name="l08893"></a><a class="code" href="regs_8h.html#a498ef4cc8e947259472868761d6f1a13">08893</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_CTRL_enable_BITS                         (1)</span>
<a name="l08894"></a>08894 <span class="preprocessor"></span>
<a name="l08895"></a><a class="code" href="regs_8h.html#a2825f195122e711b4f758a6d40ae30e9">08895</a> <span class="preprocessor">#define FPB_REMAP                                            *((volatile int32u *)0xE0002004u)</span>
<a name="l08896"></a><a class="code" href="regs_8h.html#a2ad28f465293d8fcba4a8e9d0dfbc5fa">08896</a> <span class="preprocessor"></span><span class="preprocessor">#define FPB_REMAP_REG                                        *((volatile int32u *)0xE0002004u)</span>
<a name="l08897"></a><a class="code" href="regs_8h.html#aecab1fccd4955a507a412a0e8b801f38">08897</a> <span class="preprocessor"></span><span class="preprocessor">#define FPB_REMAP_ADDR                                       (0xE0002004u)</span>
<a name="l08898"></a><a class="code" href="regs_8h.html#a2ec2299b6bdbf5b3dfaf475c0eb08977">08898</a> <span class="preprocessor"></span><span class="preprocessor">#define FPB_REMAP_RESET                                      (0x20000000u)</span>
<a name="l08899"></a>08899 <span class="preprocessor"></span>        <span class="comment">/* REMAP field */</span>
<a name="l08900"></a><a class="code" href="regs_8h.html#ad6fa35d921ce7f58f7028a44e31d852e">08900</a> <span class="preprocessor">        #define FPB_REMAP_REMAP                              (0x1FFFFFE0u)</span>
<a name="l08901"></a><a class="code" href="regs_8h.html#ab30c3eb374808d8e624a46ef5db38919">08901</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_REMAP_REMAP_MASK                         (0x1FFFFFE0u)</span>
<a name="l08902"></a><a class="code" href="regs_8h.html#a7922a7568fbb0240d0d65aee49418acc">08902</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_REMAP_REMAP_BIT                          (5)</span>
<a name="l08903"></a><a class="code" href="regs_8h.html#ab715a4b4c791fff983eb94632f2b839c">08903</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_REMAP_REMAP_BITS                         (24)</span>
<a name="l08904"></a>08904 <span class="preprocessor"></span>
<a name="l08905"></a><a class="code" href="regs_8h.html#a4bbeaefb38ced8355a20fc388ff826fb">08905</a> <span class="preprocessor">#define FPB_COMP0                                            *((volatile int32u *)0xE0002008u)</span>
<a name="l08906"></a><a class="code" href="regs_8h.html#a76b0bf24317736e3249f01412e2fb09a">08906</a> <span class="preprocessor"></span><span class="preprocessor">#define FPB_COMP0_REG                                        *((volatile int32u *)0xE0002008u)</span>
<a name="l08907"></a><a class="code" href="regs_8h.html#aad70c6e07e16d4c68e25211afd274390">08907</a> <span class="preprocessor"></span><span class="preprocessor">#define FPB_COMP0_ADDR                                       (0xE0002008u)</span>
<a name="l08908"></a><a class="code" href="regs_8h.html#a221817f0e8c95716bb2b7be470ebd777">08908</a> <span class="preprocessor"></span><span class="preprocessor">#define FPB_COMP0_RESET                                      (0x00000000u)</span>
<a name="l08909"></a>08909 <span class="preprocessor"></span>        <span class="comment">/* REPLACE field */</span>
<a name="l08910"></a><a class="code" href="regs_8h.html#ae3cd599b9bac11a85fb48bbb0dbbff1f">08910</a> <span class="preprocessor">        #define FPB_COMP0_REPLACE                            (0xC0000000u)</span>
<a name="l08911"></a><a class="code" href="regs_8h.html#a1b5a77578a8acaf14c29581dd3b1d6e7">08911</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_COMP0_REPLACE_MASK                       (0xC0000000u)</span>
<a name="l08912"></a><a class="code" href="regs_8h.html#a4be8d853035fbe42d1109b17ce0277c8">08912</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_COMP0_REPLACE_BIT                        (30)</span>
<a name="l08913"></a><a class="code" href="regs_8h.html#a7817939daa73d01a462af4b70a504f4e">08913</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_COMP0_REPLACE_BITS                       (2)</span>
<a name="l08914"></a>08914 <span class="preprocessor"></span>        <span class="comment">/* COMP field */</span>
<a name="l08915"></a><a class="code" href="regs_8h.html#aa7e7eee4df38cde1ec4cc4dbb2d56c8d">08915</a> <span class="preprocessor">        #define FPB_COMP0_COMP                               (0x1FFFFFFCu)</span>
<a name="l08916"></a><a class="code" href="regs_8h.html#a02f605788457b8a04416122692ad332a">08916</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_COMP0_COMP_MASK                          (0x1FFFFFFCu)</span>
<a name="l08917"></a><a class="code" href="regs_8h.html#ada9e2efebefd666a87df22889ce1dbc5">08917</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_COMP0_COMP_BIT                           (2)</span>
<a name="l08918"></a><a class="code" href="regs_8h.html#ac26adc488696454db4faedfde7d09b3c">08918</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_COMP0_COMP_BITS                          (27)</span>
<a name="l08919"></a>08919 <span class="preprocessor"></span>        <span class="comment">/* enable field */</span>
<a name="l08920"></a><a class="code" href="regs_8h.html#a9c8b7524129390386b3871b9dd8d56ac">08920</a> <span class="preprocessor">        #define FPB_COMP0_enable                             (0x00000001u)</span>
<a name="l08921"></a><a class="code" href="regs_8h.html#a8c927261d50480a7c9590bedd2fab584">08921</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_COMP0_enable_MASK                        (0x00000001u)</span>
<a name="l08922"></a><a class="code" href="regs_8h.html#a6fced0cd6d23355219f990be470aa9a8">08922</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_COMP0_enable_BIT                         (0)</span>
<a name="l08923"></a><a class="code" href="regs_8h.html#a87fb9c5ef7d02a422ac46c8fe1ab7aaf">08923</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_COMP0_enable_BITS                        (1)</span>
<a name="l08924"></a>08924 <span class="preprocessor"></span>
<a name="l08925"></a><a class="code" href="regs_8h.html#a34ed9f2429b7c354f8e60f156b15febb">08925</a> <span class="preprocessor">#define FPB_COMP1                                            *((volatile int32u *)0xE000200Cu)</span>
<a name="l08926"></a><a class="code" href="regs_8h.html#aecfd506da8d3057223f317df4274589c">08926</a> <span class="preprocessor"></span><span class="preprocessor">#define FPB_COMP1_REG                                        *((volatile int32u *)0xE000200Cu)</span>
<a name="l08927"></a><a class="code" href="regs_8h.html#a9efded65f0089d81b3f88597e3f4ee2d">08927</a> <span class="preprocessor"></span><span class="preprocessor">#define FPB_COMP1_ADDR                                       (0xE000200Cu)</span>
<a name="l08928"></a><a class="code" href="regs_8h.html#a3cbd835024e8bfa68c67673964edfe53">08928</a> <span class="preprocessor"></span><span class="preprocessor">#define FPB_COMP1_RESET                                      (0x00000000u)</span>
<a name="l08929"></a>08929 <span class="preprocessor"></span>        <span class="comment">/* REPLACE field */</span>
<a name="l08930"></a><a class="code" href="regs_8h.html#a9a5ddd6c8648fef7a2cc1238a3f1d7ec">08930</a> <span class="preprocessor">        #define FPB_COMP1_REPLACE                            (0xC0000000u)</span>
<a name="l08931"></a><a class="code" href="regs_8h.html#ac73533d03ca4ba1234a24a40a963fd18">08931</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_COMP1_REPLACE_MASK                       (0xC0000000u)</span>
<a name="l08932"></a><a class="code" href="regs_8h.html#a01ed68c24447a0cc1e5618361eda421b">08932</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_COMP1_REPLACE_BIT                        (30)</span>
<a name="l08933"></a><a class="code" href="regs_8h.html#ae7be4bfd56b33c02b35ffad63d624269">08933</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_COMP1_REPLACE_BITS                       (2)</span>
<a name="l08934"></a>08934 <span class="preprocessor"></span>        <span class="comment">/* COMP field */</span>
<a name="l08935"></a><a class="code" href="regs_8h.html#ab3a1e04486950acbde8c89f7f5f4c5f5">08935</a> <span class="preprocessor">        #define FPB_COMP1_COMP                               (0x1FFFFFFCu)</span>
<a name="l08936"></a><a class="code" href="regs_8h.html#a7adc45d1b69bea1738e05b427af98e20">08936</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_COMP1_COMP_MASK                          (0x1FFFFFFCu)</span>
<a name="l08937"></a><a class="code" href="regs_8h.html#acb3b9180a9675c11194dc5c7d269e422">08937</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_COMP1_COMP_BIT                           (2)</span>
<a name="l08938"></a><a class="code" href="regs_8h.html#ac85ba9b6a84f9a25a477b8df6ae8a27f">08938</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_COMP1_COMP_BITS                          (27)</span>
<a name="l08939"></a>08939 <span class="preprocessor"></span>        <span class="comment">/* enable field */</span>
<a name="l08940"></a><a class="code" href="regs_8h.html#a26cfc9cc133cbf6b0f69846dfa906137">08940</a> <span class="preprocessor">        #define FPB_COMP1_enable                             (0x00000001u)</span>
<a name="l08941"></a><a class="code" href="regs_8h.html#acdd070d1f3804860e975ac2dbae0f67a">08941</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_COMP1_enable_MASK                        (0x00000001u)</span>
<a name="l08942"></a><a class="code" href="regs_8h.html#a1cc3c6fff8ac720de5d8119ba07d8219">08942</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_COMP1_enable_BIT                         (0)</span>
<a name="l08943"></a><a class="code" href="regs_8h.html#abb8c835b4f35acb79c0679cf156578fb">08943</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_COMP1_enable_BITS                        (1)</span>
<a name="l08944"></a>08944 <span class="preprocessor"></span>
<a name="l08945"></a><a class="code" href="regs_8h.html#a1aabf2aa9d206f8a2fb2e3953c31aeb2">08945</a> <span class="preprocessor">#define FPB_COMP2                                            *((volatile int32u *)0xE0002010u)</span>
<a name="l08946"></a><a class="code" href="regs_8h.html#a2702afeed48d7a103f0b2fcbadd0166e">08946</a> <span class="preprocessor"></span><span class="preprocessor">#define FPB_COMP2_REG                                        *((volatile int32u *)0xE0002010u)</span>
<a name="l08947"></a><a class="code" href="regs_8h.html#a7a5a39c6b0c5151c4f2f0eac65eccfd0">08947</a> <span class="preprocessor"></span><span class="preprocessor">#define FPB_COMP2_ADDR                                       (0xE0002010u)</span>
<a name="l08948"></a><a class="code" href="regs_8h.html#a56178f8789d1b7a85e1af3436575ccba">08948</a> <span class="preprocessor"></span><span class="preprocessor">#define FPB_COMP2_RESET                                      (0x00000000u)</span>
<a name="l08949"></a>08949 <span class="preprocessor"></span>        <span class="comment">/* REPLACE field */</span>
<a name="l08950"></a><a class="code" href="regs_8h.html#ac450f72048a5bf801594eb2408c8a3e8">08950</a> <span class="preprocessor">        #define FPB_COMP2_REPLACE                            (0xC0000000u)</span>
<a name="l08951"></a><a class="code" href="regs_8h.html#ab8b5d932d1a25df21be52f4189bb8bac">08951</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_COMP2_REPLACE_MASK                       (0xC0000000u)</span>
<a name="l08952"></a><a class="code" href="regs_8h.html#aea94a81ad4fe94e5c92ac410e5616a03">08952</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_COMP2_REPLACE_BIT                        (30)</span>
<a name="l08953"></a><a class="code" href="regs_8h.html#ac2b17c675549cc8a6f56e564101587f0">08953</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_COMP2_REPLACE_BITS                       (2)</span>
<a name="l08954"></a>08954 <span class="preprocessor"></span>        <span class="comment">/* COMP field */</span>
<a name="l08955"></a><a class="code" href="regs_8h.html#a7b7ccf92dcc8fc0f8d5dca0574686457">08955</a> <span class="preprocessor">        #define FPB_COMP2_COMP                               (0x1FFFFFFCu)</span>
<a name="l08956"></a><a class="code" href="regs_8h.html#a70bc4cdda439b44057d31ffb126ac404">08956</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_COMP2_COMP_MASK                          (0x1FFFFFFCu)</span>
<a name="l08957"></a><a class="code" href="regs_8h.html#a1fa65dd81e04925edc7e647233d7d642">08957</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_COMP2_COMP_BIT                           (2)</span>
<a name="l08958"></a><a class="code" href="regs_8h.html#adc9b32c5703b0a4f307d80827520f5cc">08958</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_COMP2_COMP_BITS                          (27)</span>
<a name="l08959"></a>08959 <span class="preprocessor"></span>        <span class="comment">/* enable field */</span>
<a name="l08960"></a><a class="code" href="regs_8h.html#ae75309de3310ac06de2a9ccc08331ce9">08960</a> <span class="preprocessor">        #define FPB_COMP2_enable                             (0x00000001u)</span>
<a name="l08961"></a><a class="code" href="regs_8h.html#a2985d4f115437f94d4398194b2523698">08961</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_COMP2_enable_MASK                        (0x00000001u)</span>
<a name="l08962"></a><a class="code" href="regs_8h.html#a7632f73a66aa26257ad868019c2ac141">08962</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_COMP2_enable_BIT                         (0)</span>
<a name="l08963"></a><a class="code" href="regs_8h.html#a34a8aaedc879863dce7c72b4fa721c31">08963</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_COMP2_enable_BITS                        (1)</span>
<a name="l08964"></a>08964 <span class="preprocessor"></span>
<a name="l08965"></a><a class="code" href="regs_8h.html#a1fa2d2e619ee2e83e216124a879a1dc1">08965</a> <span class="preprocessor">#define FPB_COMP3                                            *((volatile int32u *)0xE0002014u)</span>
<a name="l08966"></a><a class="code" href="regs_8h.html#a1fc9d5b3c4b5e65e537203045def41ae">08966</a> <span class="preprocessor"></span><span class="preprocessor">#define FPB_COMP3_REG                                        *((volatile int32u *)0xE0002014u)</span>
<a name="l08967"></a><a class="code" href="regs_8h.html#a8dcabd20d3b040e03afe1d9a4a38c4b5">08967</a> <span class="preprocessor"></span><span class="preprocessor">#define FPB_COMP3_ADDR                                       (0xE0002014u)</span>
<a name="l08968"></a><a class="code" href="regs_8h.html#a137b9e250b47240ed1fcdc46be981b8c">08968</a> <span class="preprocessor"></span><span class="preprocessor">#define FPB_COMP3_RESET                                      (0x00000000u)</span>
<a name="l08969"></a>08969 <span class="preprocessor"></span>        <span class="comment">/* REPLACE field */</span>
<a name="l08970"></a><a class="code" href="regs_8h.html#a72583c708bd70e4a927faa1b3fe6594c">08970</a> <span class="preprocessor">        #define FPB_COMP3_REPLACE                            (0xC0000000u)</span>
<a name="l08971"></a><a class="code" href="regs_8h.html#ad7dbf272e1e2ff992b56928c2225685f">08971</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_COMP3_REPLACE_MASK                       (0xC0000000u)</span>
<a name="l08972"></a><a class="code" href="regs_8h.html#a358eaba19a47b8d5a884448335a6bc74">08972</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_COMP3_REPLACE_BIT                        (30)</span>
<a name="l08973"></a><a class="code" href="regs_8h.html#ab63d5ec637de8cdc07f45fed4750c515">08973</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_COMP3_REPLACE_BITS                       (2)</span>
<a name="l08974"></a>08974 <span class="preprocessor"></span>        <span class="comment">/* COMP field */</span>
<a name="l08975"></a><a class="code" href="regs_8h.html#a0189285fae71ae6a42c5ae8a3f8ae566">08975</a> <span class="preprocessor">        #define FPB_COMP3_COMP                               (0x1FFFFFFCu)</span>
<a name="l08976"></a><a class="code" href="regs_8h.html#a9a9d7494e4c7ab89439954fcf3916c05">08976</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_COMP3_COMP_MASK                          (0x1FFFFFFCu)</span>
<a name="l08977"></a><a class="code" href="regs_8h.html#a2e75187bd6db8f4d68e8ee6541b45c1d">08977</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_COMP3_COMP_BIT                           (2)</span>
<a name="l08978"></a><a class="code" href="regs_8h.html#a43481a5faf726c4e0009a9988f9187dc">08978</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_COMP3_COMP_BITS                          (27)</span>
<a name="l08979"></a>08979 <span class="preprocessor"></span>        <span class="comment">/* enable field */</span>
<a name="l08980"></a><a class="code" href="regs_8h.html#af408c6327e396d4637a6eac76554fd90">08980</a> <span class="preprocessor">        #define FPB_COMP3_enable                             (0x00000001u)</span>
<a name="l08981"></a><a class="code" href="regs_8h.html#ad5668236beb6e2ba6e2f37777b88139b">08981</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_COMP3_enable_MASK                        (0x00000001u)</span>
<a name="l08982"></a><a class="code" href="regs_8h.html#ab719e1c320fe120bb6621d5e0bc07734">08982</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_COMP3_enable_BIT                         (0)</span>
<a name="l08983"></a><a class="code" href="regs_8h.html#adb88c88fd492c0814b6964588044ebc9">08983</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_COMP3_enable_BITS                        (1)</span>
<a name="l08984"></a>08984 <span class="preprocessor"></span>
<a name="l08985"></a><a class="code" href="regs_8h.html#ae430678d4ac835ab8148378a113e06f1">08985</a> <span class="preprocessor">#define FPB_COMP4                                            *((volatile int32u *)0xE0002018u)</span>
<a name="l08986"></a><a class="code" href="regs_8h.html#a2d7a44d2aba4ae8c294d08a728e46acb">08986</a> <span class="preprocessor"></span><span class="preprocessor">#define FPB_COMP4_REG                                        *((volatile int32u *)0xE0002018u)</span>
<a name="l08987"></a><a class="code" href="regs_8h.html#a50de42b189a8cf95eef30e92f8a6597d">08987</a> <span class="preprocessor"></span><span class="preprocessor">#define FPB_COMP4_ADDR                                       (0xE0002018u)</span>
<a name="l08988"></a><a class="code" href="regs_8h.html#a08ca5c125a60b42d0be2d3e51963fc90">08988</a> <span class="preprocessor"></span><span class="preprocessor">#define FPB_COMP4_RESET                                      (0x00000000u)</span>
<a name="l08989"></a>08989 <span class="preprocessor"></span>        <span class="comment">/* REPLACE field */</span>
<a name="l08990"></a><a class="code" href="regs_8h.html#ad5a3ce0b3c324718f82f31c057578bdd">08990</a> <span class="preprocessor">        #define FPB_COMP4_REPLACE                            (0xC0000000u)</span>
<a name="l08991"></a><a class="code" href="regs_8h.html#adbe4832e8471cb05cd03ae9fc9c885d3">08991</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_COMP4_REPLACE_MASK                       (0xC0000000u)</span>
<a name="l08992"></a><a class="code" href="regs_8h.html#a58ae84a02a37ba011cb4ca1a748f75ac">08992</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_COMP4_REPLACE_BIT                        (30)</span>
<a name="l08993"></a><a class="code" href="regs_8h.html#a26d632bc16d34e6488def2d3bd0a6fb5">08993</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_COMP4_REPLACE_BITS                       (2)</span>
<a name="l08994"></a>08994 <span class="preprocessor"></span>        <span class="comment">/* COMP field */</span>
<a name="l08995"></a><a class="code" href="regs_8h.html#a7c446602fccd546dabc7065675750dbb">08995</a> <span class="preprocessor">        #define FPB_COMP4_COMP                               (0x1FFFFFFCu)</span>
<a name="l08996"></a><a class="code" href="regs_8h.html#aa1d7c1d815215dcb270326aa4e2f701c">08996</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_COMP4_COMP_MASK                          (0x1FFFFFFCu)</span>
<a name="l08997"></a><a class="code" href="regs_8h.html#abee4676c6a7158c114cd939754299085">08997</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_COMP4_COMP_BIT                           (2)</span>
<a name="l08998"></a><a class="code" href="regs_8h.html#af7d09ac8df0bced65987db43de328ba5">08998</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_COMP4_COMP_BITS                          (27)</span>
<a name="l08999"></a>08999 <span class="preprocessor"></span>        <span class="comment">/* enable field */</span>
<a name="l09000"></a><a class="code" href="regs_8h.html#adceb98f463fd22956f052d341e0cf3ca">09000</a> <span class="preprocessor">        #define FPB_COMP4_enable                             (0x00000001u)</span>
<a name="l09001"></a><a class="code" href="regs_8h.html#a4a7c6e0ec845d58c32ef86a01131d7e1">09001</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_COMP4_enable_MASK                        (0x00000001u)</span>
<a name="l09002"></a><a class="code" href="regs_8h.html#a783b3637889f8bb176762d447c4d7a4f">09002</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_COMP4_enable_BIT                         (0)</span>
<a name="l09003"></a><a class="code" href="regs_8h.html#ad15d381e6f2cc9dde8511490ef9dea3d">09003</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_COMP4_enable_BITS                        (1)</span>
<a name="l09004"></a>09004 <span class="preprocessor"></span>
<a name="l09005"></a><a class="code" href="regs_8h.html#a298bf7fd9a2f263f834d9dc837bc43ab">09005</a> <span class="preprocessor">#define FPB_COMP5                                            *((volatile int32u *)0xE000201Cu)</span>
<a name="l09006"></a><a class="code" href="regs_8h.html#a68dac5272a2eb180bd6bb51b6dcf745d">09006</a> <span class="preprocessor"></span><span class="preprocessor">#define FPB_COMP5_REG                                        *((volatile int32u *)0xE000201Cu)</span>
<a name="l09007"></a><a class="code" href="regs_8h.html#af1a600b3b682dc013871657e260a336f">09007</a> <span class="preprocessor"></span><span class="preprocessor">#define FPB_COMP5_ADDR                                       (0xE000201Cu)</span>
<a name="l09008"></a><a class="code" href="regs_8h.html#a076604467441bb943bba7e73b618f5d7">09008</a> <span class="preprocessor"></span><span class="preprocessor">#define FPB_COMP5_RESET                                      (0x00000000u)</span>
<a name="l09009"></a>09009 <span class="preprocessor"></span>        <span class="comment">/* REPLACE field */</span>
<a name="l09010"></a><a class="code" href="regs_8h.html#a01ff3ec8dabbbf44910a4878979c0874">09010</a> <span class="preprocessor">        #define FPB_COMP5_REPLACE                            (0xC0000000u)</span>
<a name="l09011"></a><a class="code" href="regs_8h.html#a3f31c424ebd1f5f72e9795ba4557fb55">09011</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_COMP5_REPLACE_MASK                       (0xC0000000u)</span>
<a name="l09012"></a><a class="code" href="regs_8h.html#a5e4bb3541dc014ea9a76e69dcc9907dc">09012</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_COMP5_REPLACE_BIT                        (30)</span>
<a name="l09013"></a><a class="code" href="regs_8h.html#a503f6736d2962af84b2f570291f99527">09013</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_COMP5_REPLACE_BITS                       (2)</span>
<a name="l09014"></a>09014 <span class="preprocessor"></span>        <span class="comment">/* COMP field */</span>
<a name="l09015"></a><a class="code" href="regs_8h.html#a4b67d9044aa9ea139b5a034192d039b0">09015</a> <span class="preprocessor">        #define FPB_COMP5_COMP                               (0x1FFFFFFCu)</span>
<a name="l09016"></a><a class="code" href="regs_8h.html#aa399c3c8af0d3745aaef795ba9da861b">09016</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_COMP5_COMP_MASK                          (0x1FFFFFFCu)</span>
<a name="l09017"></a><a class="code" href="regs_8h.html#a255ef130fa7f5bbf3e3b58d12b4d1b3a">09017</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_COMP5_COMP_BIT                           (2)</span>
<a name="l09018"></a><a class="code" href="regs_8h.html#a15920fa75169291bffabd475beeb17c9">09018</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_COMP5_COMP_BITS                          (27)</span>
<a name="l09019"></a>09019 <span class="preprocessor"></span>        <span class="comment">/* enable field */</span>
<a name="l09020"></a><a class="code" href="regs_8h.html#ac42db579d87ae3896856068caa1000e4">09020</a> <span class="preprocessor">        #define FPB_COMP5_enable                             (0x00000001u)</span>
<a name="l09021"></a><a class="code" href="regs_8h.html#a30cdc78b5d0d7e6d35c54f9e0da21fae">09021</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_COMP5_enable_MASK                        (0x00000001u)</span>
<a name="l09022"></a><a class="code" href="regs_8h.html#a7f92c975609fa8c5f1201c161a6cc6b5">09022</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_COMP5_enable_BIT                         (0)</span>
<a name="l09023"></a><a class="code" href="regs_8h.html#a5eb342bc390331ee51b02851c0aaeebe">09023</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_COMP5_enable_BITS                        (1)</span>
<a name="l09024"></a>09024 <span class="preprocessor"></span>
<a name="l09025"></a><a class="code" href="regs_8h.html#ae3e0ab701e545239117f0e8e28fa820b">09025</a> <span class="preprocessor">#define FPB_COMP6                                            *((volatile int32u *)0xE0002020u)</span>
<a name="l09026"></a><a class="code" href="regs_8h.html#af2e00f2b085ef72b7353ffc17488328e">09026</a> <span class="preprocessor"></span><span class="preprocessor">#define FPB_COMP6_REG                                        *((volatile int32u *)0xE0002020u)</span>
<a name="l09027"></a><a class="code" href="regs_8h.html#a4dfac4f448e7d008488c3277eb4d0243">09027</a> <span class="preprocessor"></span><span class="preprocessor">#define FPB_COMP6_ADDR                                       (0xE0002020u)</span>
<a name="l09028"></a><a class="code" href="regs_8h.html#a07bd8d2b1aac3a06ddd48e5f4cb2925a">09028</a> <span class="preprocessor"></span><span class="preprocessor">#define FPB_COMP6_RESET                                      (0x00000000u)</span>
<a name="l09029"></a>09029 <span class="preprocessor"></span>        <span class="comment">/* REPLACE field */</span>
<a name="l09030"></a><a class="code" href="regs_8h.html#acce118ce6a759b1b280abea8214ac492">09030</a> <span class="preprocessor">        #define FPB_COMP6_REPLACE                            (0xC0000000u)</span>
<a name="l09031"></a><a class="code" href="regs_8h.html#a209774675d4a907e23c24fea62dbee91">09031</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_COMP6_REPLACE_MASK                       (0xC0000000u)</span>
<a name="l09032"></a><a class="code" href="regs_8h.html#aa493f5cbdc166534a86129717454fe83">09032</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_COMP6_REPLACE_BIT                        (30)</span>
<a name="l09033"></a><a class="code" href="regs_8h.html#a94b17b5157524edd805619bbb8816969">09033</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_COMP6_REPLACE_BITS                       (2)</span>
<a name="l09034"></a>09034 <span class="preprocessor"></span>        <span class="comment">/* COMP field */</span>
<a name="l09035"></a><a class="code" href="regs_8h.html#a43ac8b4f2a272111edb0bf900baabdb4">09035</a> <span class="preprocessor">        #define FPB_COMP6_COMP                               (0x1FFFFFFCu)</span>
<a name="l09036"></a><a class="code" href="regs_8h.html#adf0ff4f0a8b097ca336ec4382a08562c">09036</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_COMP6_COMP_MASK                          (0x1FFFFFFCu)</span>
<a name="l09037"></a><a class="code" href="regs_8h.html#a362b43b8a81028448378eee7e677c91a">09037</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_COMP6_COMP_BIT                           (2)</span>
<a name="l09038"></a><a class="code" href="regs_8h.html#a2cf0b835489c4ebb74e719f7e9e49cbe">09038</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_COMP6_COMP_BITS                          (27)</span>
<a name="l09039"></a>09039 <span class="preprocessor"></span>        <span class="comment">/* enable field */</span>
<a name="l09040"></a><a class="code" href="regs_8h.html#a20a5db1a42d489fa3f786ebdc211821c">09040</a> <span class="preprocessor">        #define FPB_COMP6_enable                             (0x00000001u)</span>
<a name="l09041"></a><a class="code" href="regs_8h.html#ad5259a067bf205cabc32e3ddf4eabff1">09041</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_COMP6_enable_MASK                        (0x00000001u)</span>
<a name="l09042"></a><a class="code" href="regs_8h.html#a67d8a8cd666f22586ba1ce7eb9ea6c85">09042</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_COMP6_enable_BIT                         (0)</span>
<a name="l09043"></a><a class="code" href="regs_8h.html#a305783e74aa869856020143904dc49ce">09043</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_COMP6_enable_BITS                        (1)</span>
<a name="l09044"></a>09044 <span class="preprocessor"></span>
<a name="l09045"></a><a class="code" href="regs_8h.html#aa2f00bdb5bea431762a5eea8b43c47a8">09045</a> <span class="preprocessor">#define FPB_COMP7                                            *((volatile int32u *)0xE0002024u)</span>
<a name="l09046"></a><a class="code" href="regs_8h.html#a278eb47fda0837569610503bd60810c9">09046</a> <span class="preprocessor"></span><span class="preprocessor">#define FPB_COMP7_REG                                        *((volatile int32u *)0xE0002024u)</span>
<a name="l09047"></a><a class="code" href="regs_8h.html#a73bb8b43ab7589e4eea98f93518c4d14">09047</a> <span class="preprocessor"></span><span class="preprocessor">#define FPB_COMP7_ADDR                                       (0xE0002024u)</span>
<a name="l09048"></a><a class="code" href="regs_8h.html#ac562ce0c7061adab7f469d03353bfb66">09048</a> <span class="preprocessor"></span><span class="preprocessor">#define FPB_COMP7_RESET                                      (0x00000000u)</span>
<a name="l09049"></a>09049 <span class="preprocessor"></span>        <span class="comment">/* REPLACE field */</span>
<a name="l09050"></a><a class="code" href="regs_8h.html#a4b897408692f268bf9be0bd1eddb0740">09050</a> <span class="preprocessor">        #define FPB_COMP7_REPLACE                            (0xC0000000u)</span>
<a name="l09051"></a><a class="code" href="regs_8h.html#a83ea594b4d87436cebe8cf8592f99af3">09051</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_COMP7_REPLACE_MASK                       (0xC0000000u)</span>
<a name="l09052"></a><a class="code" href="regs_8h.html#ab79b3480f9350261af182d2658e8a3e8">09052</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_COMP7_REPLACE_BIT                        (30)</span>
<a name="l09053"></a><a class="code" href="regs_8h.html#a2dcdf04ca7c53486f040eb3e498d4c29">09053</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_COMP7_REPLACE_BITS                       (2)</span>
<a name="l09054"></a>09054 <span class="preprocessor"></span>        <span class="comment">/* COMP field */</span>
<a name="l09055"></a><a class="code" href="regs_8h.html#a805103fd4aaae6eb5840255cd1aa9b0c">09055</a> <span class="preprocessor">        #define FPB_COMP7_COMP                               (0x1FFFFFFCu)</span>
<a name="l09056"></a><a class="code" href="regs_8h.html#ac730ae45c9e53982250365c7f2684a97">09056</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_COMP7_COMP_MASK                          (0x1FFFFFFCu)</span>
<a name="l09057"></a><a class="code" href="regs_8h.html#aea4c13ccef466a24c0aba21d167240da">09057</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_COMP7_COMP_BIT                           (2)</span>
<a name="l09058"></a><a class="code" href="regs_8h.html#a93d40aa0cb293e03e5bd7a3a5906c960">09058</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_COMP7_COMP_BITS                          (27)</span>
<a name="l09059"></a>09059 <span class="preprocessor"></span>        <span class="comment">/* enable field */</span>
<a name="l09060"></a><a class="code" href="regs_8h.html#a6777c7c11134973835eb032f2dfcc0a6">09060</a> <span class="preprocessor">        #define FPB_COMP7_enable                             (0x00000001u)</span>
<a name="l09061"></a><a class="code" href="regs_8h.html#ac87c7140a0b784ac7de0e2635c4b182b">09061</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_COMP7_enable_MASK                        (0x00000001u)</span>
<a name="l09062"></a><a class="code" href="regs_8h.html#afa41b3d3c043e82bcce2793b5f662bf2">09062</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_COMP7_enable_BIT                         (0)</span>
<a name="l09063"></a><a class="code" href="regs_8h.html#a1d8214623b1039d18e93c07f3faa7944">09063</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_COMP7_enable_BITS                        (1)</span>
<a name="l09064"></a>09064 <span class="preprocessor"></span>
<a name="l09065"></a><a class="code" href="regs_8h.html#ae472d32363b290a01fb1a6050b65f428">09065</a> <span class="preprocessor">#define FPB_PERIPHID4                                        *((volatile int32u *)0xE0002FD0u)</span>
<a name="l09066"></a><a class="code" href="regs_8h.html#a799f21da7f0ba9521722cae463137d2d">09066</a> <span class="preprocessor"></span><span class="preprocessor">#define FPB_PERIPHID4_REG                                    *((volatile int32u *)0xE0002FD0u)</span>
<a name="l09067"></a><a class="code" href="regs_8h.html#a8be2223399ae204a70b7f007bef10f4c">09067</a> <span class="preprocessor"></span><span class="preprocessor">#define FPB_PERIPHID4_ADDR                                   (0xE0002FD0u)</span>
<a name="l09068"></a><a class="code" href="regs_8h.html#a5af294e06fb3837afcb08652d9d0152b">09068</a> <span class="preprocessor"></span><span class="preprocessor">#define FPB_PERIPHID4_RESET                                  (0x00000004u)</span>
<a name="l09069"></a>09069 <span class="preprocessor"></span>        <span class="comment">/* PERIPHID field */</span>
<a name="l09070"></a><a class="code" href="regs_8h.html#a9ee7bf68c06dc99e1cb33703c478e635">09070</a> <span class="preprocessor">        #define FPB_PERIPHID4_PERIPHID                       (0xFFFFFFFFu)</span>
<a name="l09071"></a><a class="code" href="regs_8h.html#a7c114d5c52306bd664c42fc0aea1f177">09071</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_PERIPHID4_PERIPHID_MASK                  (0xFFFFFFFFu)</span>
<a name="l09072"></a><a class="code" href="regs_8h.html#af1fe52cb9b75173aa5ba849ed792d7ac">09072</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_PERIPHID4_PERIPHID_BIT                   (0)</span>
<a name="l09073"></a><a class="code" href="regs_8h.html#a925aec44067bceec97f24e3ef1c8024d">09073</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_PERIPHID4_PERIPHID_BITS                  (32)</span>
<a name="l09074"></a>09074 <span class="preprocessor"></span>
<a name="l09075"></a><a class="code" href="regs_8h.html#a2e8446ecaa3bfa7089ffa38047f7db06">09075</a> <span class="preprocessor">#define FPB_PERIPHID5                                        *((volatile int32u *)0xE0002FD4u)</span>
<a name="l09076"></a><a class="code" href="regs_8h.html#a2ddb7914cd0b850c881c2c28c4738dd2">09076</a> <span class="preprocessor"></span><span class="preprocessor">#define FPB_PERIPHID5_REG                                    *((volatile int32u *)0xE0002FD4u)</span>
<a name="l09077"></a><a class="code" href="regs_8h.html#a09e1414973d4aeec119efa233f80e149">09077</a> <span class="preprocessor"></span><span class="preprocessor">#define FPB_PERIPHID5_ADDR                                   (0xE0002FD4u)</span>
<a name="l09078"></a><a class="code" href="regs_8h.html#a08c0c8209adfcbc6a3426373969ad846">09078</a> <span class="preprocessor"></span><span class="preprocessor">#define FPB_PERIPHID5_RESET                                  (0x00000000u)</span>
<a name="l09079"></a>09079 <span class="preprocessor"></span>        <span class="comment">/* PERIPHID field */</span>
<a name="l09080"></a><a class="code" href="regs_8h.html#abccce00117c28ad1c2157db16379d892">09080</a> <span class="preprocessor">        #define FPB_PERIPHID5_PERIPHID                       (0xFFFFFFFFu)</span>
<a name="l09081"></a><a class="code" href="regs_8h.html#a06ef15379891380c1178a6d1e699e481">09081</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_PERIPHID5_PERIPHID_MASK                  (0xFFFFFFFFu)</span>
<a name="l09082"></a><a class="code" href="regs_8h.html#a33f510a76a679667660c77d34f7fdf5d">09082</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_PERIPHID5_PERIPHID_BIT                   (0)</span>
<a name="l09083"></a><a class="code" href="regs_8h.html#aeacd417f57d9e9dca75022800ee91a5d">09083</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_PERIPHID5_PERIPHID_BITS                  (32)</span>
<a name="l09084"></a>09084 <span class="preprocessor"></span>
<a name="l09085"></a><a class="code" href="regs_8h.html#a028152b61eed3e75163dfe63f2f434e5">09085</a> <span class="preprocessor">#define FPB_PERIPHID6                                        *((volatile int32u *)0xE0002FD8u)</span>
<a name="l09086"></a><a class="code" href="regs_8h.html#a470e754f2b3f63b6c1f2868073222882">09086</a> <span class="preprocessor"></span><span class="preprocessor">#define FPB_PERIPHID6_REG                                    *((volatile int32u *)0xE0002FD8u)</span>
<a name="l09087"></a><a class="code" href="regs_8h.html#a2ab86b8224144cec90ac00b56ec88848">09087</a> <span class="preprocessor"></span><span class="preprocessor">#define FPB_PERIPHID6_ADDR                                   (0xE0002FD8u)</span>
<a name="l09088"></a><a class="code" href="regs_8h.html#aaf2a3e9ef4fa5605f650d5fa8b6866fc">09088</a> <span class="preprocessor"></span><span class="preprocessor">#define FPB_PERIPHID6_RESET                                  (0x00000000u)</span>
<a name="l09089"></a>09089 <span class="preprocessor"></span>        <span class="comment">/* PERIPHID field */</span>
<a name="l09090"></a><a class="code" href="regs_8h.html#aeb4555c07aa58bd0b2c872200fcc537f">09090</a> <span class="preprocessor">        #define FPB_PERIPHID6_PERIPHID                       (0xFFFFFFFFu)</span>
<a name="l09091"></a><a class="code" href="regs_8h.html#a7b5b38a3782876f68004001367e18427">09091</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_PERIPHID6_PERIPHID_MASK                  (0xFFFFFFFFu)</span>
<a name="l09092"></a><a class="code" href="regs_8h.html#af3004187387caf739da71e3f0d8050bd">09092</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_PERIPHID6_PERIPHID_BIT                   (0)</span>
<a name="l09093"></a><a class="code" href="regs_8h.html#a86ef35bf8eeab1329e543cd10fa3d495">09093</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_PERIPHID6_PERIPHID_BITS                  (32)</span>
<a name="l09094"></a>09094 <span class="preprocessor"></span>
<a name="l09095"></a><a class="code" href="regs_8h.html#a5694f276b661a6d1987944a507bd03cb">09095</a> <span class="preprocessor">#define FPB_PERIPHID7                                        *((volatile int32u *)0xE0002FDCu)</span>
<a name="l09096"></a><a class="code" href="regs_8h.html#a611778fed3a793cc34cd13c82a586656">09096</a> <span class="preprocessor"></span><span class="preprocessor">#define FPB_PERIPHID7_REG                                    *((volatile int32u *)0xE0002FDCu)</span>
<a name="l09097"></a><a class="code" href="regs_8h.html#a6685d1e0500975aef5d56377e7b29bb7">09097</a> <span class="preprocessor"></span><span class="preprocessor">#define FPB_PERIPHID7_ADDR                                   (0xE0002FDCu)</span>
<a name="l09098"></a><a class="code" href="regs_8h.html#ad9aabd089a1a35d8c0d498bb5985ad19">09098</a> <span class="preprocessor"></span><span class="preprocessor">#define FPB_PERIPHID7_RESET                                  (0x00000000u)</span>
<a name="l09099"></a>09099 <span class="preprocessor"></span>        <span class="comment">/* PERIPHID field */</span>
<a name="l09100"></a><a class="code" href="regs_8h.html#ab7474a1367b238a9e341b13ea751c268">09100</a> <span class="preprocessor">        #define FPB_PERIPHID7_PERIPHID                       (0xFFFFFFFFu)</span>
<a name="l09101"></a><a class="code" href="regs_8h.html#ad663ec52dfc280f5e2607d9a99870725">09101</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_PERIPHID7_PERIPHID_MASK                  (0xFFFFFFFFu)</span>
<a name="l09102"></a><a class="code" href="regs_8h.html#a05c27b3594cb68129a9bbc1e3f2c23de">09102</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_PERIPHID7_PERIPHID_BIT                   (0)</span>
<a name="l09103"></a><a class="code" href="regs_8h.html#a883a3efeed9b921a73a532e4191bcf73">09103</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_PERIPHID7_PERIPHID_BITS                  (32)</span>
<a name="l09104"></a>09104 <span class="preprocessor"></span>
<a name="l09105"></a><a class="code" href="regs_8h.html#a659e32290577efa162c2fd764174695a">09105</a> <span class="preprocessor">#define FPB_PERIPHID0                                        *((volatile int32u *)0xE0002FE0u)</span>
<a name="l09106"></a><a class="code" href="regs_8h.html#a3c7c604d4f66f3d97b3cb682a43fecd2">09106</a> <span class="preprocessor"></span><span class="preprocessor">#define FPB_PERIPHID0_REG                                    *((volatile int32u *)0xE0002FE0u)</span>
<a name="l09107"></a><a class="code" href="regs_8h.html#a5d04ed5a7c36414250e4af2fff3714d7">09107</a> <span class="preprocessor"></span><span class="preprocessor">#define FPB_PERIPHID0_ADDR                                   (0xE0002FE0u)</span>
<a name="l09108"></a><a class="code" href="regs_8h.html#a29549342035db85bc6f61e2cbd91f4a7">09108</a> <span class="preprocessor"></span><span class="preprocessor">#define FPB_PERIPHID0_RESET                                  (0x00000003u)</span>
<a name="l09109"></a>09109 <span class="preprocessor"></span>        <span class="comment">/* PERIPHID field */</span>
<a name="l09110"></a><a class="code" href="regs_8h.html#a9024cb3a5c48bf95cf630eed33eda580">09110</a> <span class="preprocessor">        #define FPB_PERIPHID0_PERIPHID                       (0xFFFFFFFFu)</span>
<a name="l09111"></a><a class="code" href="regs_8h.html#a77e66c53662ad9c2c557685b9d015503">09111</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_PERIPHID0_PERIPHID_MASK                  (0xFFFFFFFFu)</span>
<a name="l09112"></a><a class="code" href="regs_8h.html#a7631d0fe03d3523e1cd37900702a1438">09112</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_PERIPHID0_PERIPHID_BIT                   (0)</span>
<a name="l09113"></a><a class="code" href="regs_8h.html#a708485520f21850ddd1ab4d8c5901e35">09113</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_PERIPHID0_PERIPHID_BITS                  (32)</span>
<a name="l09114"></a>09114 <span class="preprocessor"></span>
<a name="l09115"></a><a class="code" href="regs_8h.html#af52aaf55041a1be2f5640a52d02c08cf">09115</a> <span class="preprocessor">#define FPB_PERIPHID1                                        *((volatile int32u *)0xE0002FE4u)</span>
<a name="l09116"></a><a class="code" href="regs_8h.html#a54c61d628e2d53821d1f8e851e5ced9b">09116</a> <span class="preprocessor"></span><span class="preprocessor">#define FPB_PERIPHID1_REG                                    *((volatile int32u *)0xE0002FE4u)</span>
<a name="l09117"></a><a class="code" href="regs_8h.html#a74acb7a0c54e11fed85edbd6618f7335">09117</a> <span class="preprocessor"></span><span class="preprocessor">#define FPB_PERIPHID1_ADDR                                   (0xE0002FE4u)</span>
<a name="l09118"></a><a class="code" href="regs_8h.html#a1455153ca1c79b5dadc9d08c07d5d1dd">09118</a> <span class="preprocessor"></span><span class="preprocessor">#define FPB_PERIPHID1_RESET                                  (0x000000B0u)</span>
<a name="l09119"></a>09119 <span class="preprocessor"></span>        <span class="comment">/* PERIPHID field */</span>
<a name="l09120"></a><a class="code" href="regs_8h.html#a5e40b2456a9a65892ed1dd0f9eaad51a">09120</a> <span class="preprocessor">        #define FPB_PERIPHID1_PERIPHID                       (0xFFFFFFFFu)</span>
<a name="l09121"></a><a class="code" href="regs_8h.html#a3043bebd9e57b36a2d5107fbf698cbad">09121</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_PERIPHID1_PERIPHID_MASK                  (0xFFFFFFFFu)</span>
<a name="l09122"></a><a class="code" href="regs_8h.html#a26662ed765022cc14846ec55003b9fa4">09122</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_PERIPHID1_PERIPHID_BIT                   (0)</span>
<a name="l09123"></a><a class="code" href="regs_8h.html#a49044d930e7db3c55efe71b3be26072a">09123</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_PERIPHID1_PERIPHID_BITS                  (32)</span>
<a name="l09124"></a>09124 <span class="preprocessor"></span>
<a name="l09125"></a><a class="code" href="regs_8h.html#aa0e419dada459988d3cd77a4c7d7a7d6">09125</a> <span class="preprocessor">#define FPB_PERIPHID2                                        *((volatile int32u *)0xE0002FE8u)</span>
<a name="l09126"></a><a class="code" href="regs_8h.html#a6fcbb71673b4c421c54c400c7855b419">09126</a> <span class="preprocessor"></span><span class="preprocessor">#define FPB_PERIPHID2_REG                                    *((volatile int32u *)0xE0002FE8u)</span>
<a name="l09127"></a><a class="code" href="regs_8h.html#ae750658ef51cb806332fbba99751469b">09127</a> <span class="preprocessor"></span><span class="preprocessor">#define FPB_PERIPHID2_ADDR                                   (0xE0002FE8u)</span>
<a name="l09128"></a><a class="code" href="regs_8h.html#a219831d17c8eb4e796359a9d24ac7586">09128</a> <span class="preprocessor"></span><span class="preprocessor">#define FPB_PERIPHID2_RESET                                  (0x0000000Bu)</span>
<a name="l09129"></a>09129 <span class="preprocessor"></span>        <span class="comment">/* PERIPHID field */</span>
<a name="l09130"></a><a class="code" href="regs_8h.html#a5ee134ceca5ea463845b792d269e5fb5">09130</a> <span class="preprocessor">        #define FPB_PERIPHID2_PERIPHID                       (0xFFFFFFFFu)</span>
<a name="l09131"></a><a class="code" href="regs_8h.html#a927412c249c1808c04bdfc76c6f93166">09131</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_PERIPHID2_PERIPHID_MASK                  (0xFFFFFFFFu)</span>
<a name="l09132"></a><a class="code" href="regs_8h.html#a1eb61e03380abd67e241ef4aa608e3fc">09132</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_PERIPHID2_PERIPHID_BIT                   (0)</span>
<a name="l09133"></a><a class="code" href="regs_8h.html#a2fe930e6c8c76ca5dd9d358546bb5ee6">09133</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_PERIPHID2_PERIPHID_BITS                  (32)</span>
<a name="l09134"></a>09134 <span class="preprocessor"></span>
<a name="l09135"></a><a class="code" href="regs_8h.html#a6e90b9c57191cfea7818cddb6dca18c7">09135</a> <span class="preprocessor">#define FPB_PERIPHID3                                        *((volatile int32u *)0xE0002FECu)</span>
<a name="l09136"></a><a class="code" href="regs_8h.html#a15e82fea8a417fb52c570193a9c08067">09136</a> <span class="preprocessor"></span><span class="preprocessor">#define FPB_PERIPHID3_REG                                    *((volatile int32u *)0xE0002FECu)</span>
<a name="l09137"></a><a class="code" href="regs_8h.html#a3c6aa7ba451608938a84429157f90607">09137</a> <span class="preprocessor"></span><span class="preprocessor">#define FPB_PERIPHID3_ADDR                                   (0xE0002FECu)</span>
<a name="l09138"></a><a class="code" href="regs_8h.html#a1b91dae69724296d10f2b78014b27189">09138</a> <span class="preprocessor"></span><span class="preprocessor">#define FPB_PERIPHID3_RESET                                  (0x00000000u)</span>
<a name="l09139"></a>09139 <span class="preprocessor"></span>        <span class="comment">/* PERIPHID field */</span>
<a name="l09140"></a><a class="code" href="regs_8h.html#ae7f8fa073d5de1fc0dbde1600e17f8de">09140</a> <span class="preprocessor">        #define FPB_PERIPHID3_PERIPHID                       (0xFFFFFFFFu)</span>
<a name="l09141"></a><a class="code" href="regs_8h.html#a3d4915fd8717dec0c0e463a6b09e4e5e">09141</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_PERIPHID3_PERIPHID_MASK                  (0xFFFFFFFFu)</span>
<a name="l09142"></a><a class="code" href="regs_8h.html#a9c9d935819db07568bb88d82ebe78086">09142</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_PERIPHID3_PERIPHID_BIT                   (0)</span>
<a name="l09143"></a><a class="code" href="regs_8h.html#a55ae343ff1fae7443801f9f3860f7051">09143</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_PERIPHID3_PERIPHID_BITS                  (32)</span>
<a name="l09144"></a>09144 <span class="preprocessor"></span>
<a name="l09145"></a><a class="code" href="regs_8h.html#a25b5a033e60bb1cc9207d2ec3ce383aa">09145</a> <span class="preprocessor">#define FPB_CELLID0                                          *((volatile int32u *)0xE0002FF0u)</span>
<a name="l09146"></a><a class="code" href="regs_8h.html#a5719b2916b3e4f26b6c8a9b0d97f6247">09146</a> <span class="preprocessor"></span><span class="preprocessor">#define FPB_CELLID0_REG                                      *((volatile int32u *)0xE0002FF0u)</span>
<a name="l09147"></a><a class="code" href="regs_8h.html#a768dca0d922daba3e9c19c8a8aaee1b1">09147</a> <span class="preprocessor"></span><span class="preprocessor">#define FPB_CELLID0_ADDR                                     (0xE0002FF0u)</span>
<a name="l09148"></a><a class="code" href="regs_8h.html#a0af6796f6cd0351f79aec41374d1bf38">09148</a> <span class="preprocessor"></span><span class="preprocessor">#define FPB_CELLID0_RESET                                    (0x0000000Du)</span>
<a name="l09149"></a>09149 <span class="preprocessor"></span>        <span class="comment">/* CELLID field */</span>
<a name="l09150"></a><a class="code" href="regs_8h.html#a560b83f61b9fe2ecc726ab4589855ab6">09150</a> <span class="preprocessor">        #define FPB_CELLID0_CELLID                           (0xFFFFFFFFu)</span>
<a name="l09151"></a><a class="code" href="regs_8h.html#a427e4bd631a5faf9e67d0310347eb00a">09151</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_CELLID0_CELLID_MASK                      (0xFFFFFFFFu)</span>
<a name="l09152"></a><a class="code" href="regs_8h.html#af31e911002e1f58954df051a673d895c">09152</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_CELLID0_CELLID_BIT                       (0)</span>
<a name="l09153"></a><a class="code" href="regs_8h.html#ad7f47ac10260ca7957599f2867fbf7ce">09153</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_CELLID0_CELLID_BITS                      (32)</span>
<a name="l09154"></a>09154 <span class="preprocessor"></span>
<a name="l09155"></a><a class="code" href="regs_8h.html#a6cedacb366b91cf7a8ec3a3a3c774cc0">09155</a> <span class="preprocessor">#define FPB_CELLID1                                          *((volatile int32u *)0xE0002FF4u)</span>
<a name="l09156"></a><a class="code" href="regs_8h.html#a480065d0cbf69f77a252631af838ffd1">09156</a> <span class="preprocessor"></span><span class="preprocessor">#define FPB_CELLID1_REG                                      *((volatile int32u *)0xE0002FF4u)</span>
<a name="l09157"></a><a class="code" href="regs_8h.html#abf9916eea3d5c3816e671c56e209d382">09157</a> <span class="preprocessor"></span><span class="preprocessor">#define FPB_CELLID1_ADDR                                     (0xE0002FF4u)</span>
<a name="l09158"></a><a class="code" href="regs_8h.html#a596efb9393f2784200a9a8a6c3d4eed9">09158</a> <span class="preprocessor"></span><span class="preprocessor">#define FPB_CELLID1_RESET                                    (0x000000E0u)</span>
<a name="l09159"></a>09159 <span class="preprocessor"></span>        <span class="comment">/* CELLID field */</span>
<a name="l09160"></a><a class="code" href="regs_8h.html#a7b3e115338df7594253461f35e498abd">09160</a> <span class="preprocessor">        #define FPB_CELLID1_CELLID                           (0xFFFFFFFFu)</span>
<a name="l09161"></a><a class="code" href="regs_8h.html#afe9ee1e2a4a42c4c2d8dead41ba312ad">09161</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_CELLID1_CELLID_MASK                      (0xFFFFFFFFu)</span>
<a name="l09162"></a><a class="code" href="regs_8h.html#a0fc8e0433f53f35c53403b6adea4a25b">09162</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_CELLID1_CELLID_BIT                       (0)</span>
<a name="l09163"></a><a class="code" href="regs_8h.html#ad459e352d6130da443af93694ef3c099">09163</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_CELLID1_CELLID_BITS                      (32)</span>
<a name="l09164"></a>09164 <span class="preprocessor"></span>
<a name="l09165"></a><a class="code" href="regs_8h.html#a540db968dd2922ab1b5fe9976fc9df6f">09165</a> <span class="preprocessor">#define FPB_CELLID2                                          *((volatile int32u *)0xE0002FF8u)</span>
<a name="l09166"></a><a class="code" href="regs_8h.html#afa3031683e5f32807f24b7d20fbcc274">09166</a> <span class="preprocessor"></span><span class="preprocessor">#define FPB_CELLID2_REG                                      *((volatile int32u *)0xE0002FF8u)</span>
<a name="l09167"></a><a class="code" href="regs_8h.html#a6805018161aab8f0e4dc22958cc181c9">09167</a> <span class="preprocessor"></span><span class="preprocessor">#define FPB_CELLID2_ADDR                                     (0xE0002FF8u)</span>
<a name="l09168"></a><a class="code" href="regs_8h.html#a1d3accfa5dfcc86325de25f1226ac927">09168</a> <span class="preprocessor"></span><span class="preprocessor">#define FPB_CELLID2_RESET                                    (0x00000005u)</span>
<a name="l09169"></a>09169 <span class="preprocessor"></span>        <span class="comment">/* CELLID field */</span>
<a name="l09170"></a><a class="code" href="regs_8h.html#a6c8e6ff80aba80965083306d80d54c63">09170</a> <span class="preprocessor">        #define FPB_CELLID2_CELLID                           (0xFFFFFFFFu)</span>
<a name="l09171"></a><a class="code" href="regs_8h.html#a332402bdc8ef07f459a809e5e2ce8b73">09171</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_CELLID2_CELLID_MASK                      (0xFFFFFFFFu)</span>
<a name="l09172"></a><a class="code" href="regs_8h.html#a41def7fc3ef79fa54cf79278a45bb46a">09172</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_CELLID2_CELLID_BIT                       (0)</span>
<a name="l09173"></a><a class="code" href="regs_8h.html#a4e4ec21d71c9ee7c5fb3158fa5b35cda">09173</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_CELLID2_CELLID_BITS                      (32)</span>
<a name="l09174"></a>09174 <span class="preprocessor"></span>
<a name="l09175"></a><a class="code" href="regs_8h.html#ac35ce43212d6618a5ea151ec6856bf31">09175</a> <span class="preprocessor">#define FPB_CELLID3                                          *((volatile int32u *)0xE0002FFCu)</span>
<a name="l09176"></a><a class="code" href="regs_8h.html#a8db4ad68a48e2046a574b8d0f624b15c">09176</a> <span class="preprocessor"></span><span class="preprocessor">#define FPB_CELLID3_REG                                      *((volatile int32u *)0xE0002FFCu)</span>
<a name="l09177"></a><a class="code" href="regs_8h.html#a1b4a8d2e80cd4d68f989b08205d07761">09177</a> <span class="preprocessor"></span><span class="preprocessor">#define FPB_CELLID3_ADDR                                     (0xE0002FFCu)</span>
<a name="l09178"></a><a class="code" href="regs_8h.html#aeb622245050878093e0775c15948ca99">09178</a> <span class="preprocessor"></span><span class="preprocessor">#define FPB_CELLID3_RESET                                    (0x000000B1u)</span>
<a name="l09179"></a>09179 <span class="preprocessor"></span>        <span class="comment">/* CELLID field */</span>
<a name="l09180"></a><a class="code" href="regs_8h.html#ae26eb5851fed4c50db5679b043edaeb9">09180</a> <span class="preprocessor">        #define FPB_CELLID3_CELLID                           (0xFFFFFFFFu)</span>
<a name="l09181"></a><a class="code" href="regs_8h.html#a8054b978b89009ed0c5aea37baedf8e4">09181</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_CELLID3_CELLID_MASK                      (0xFFFFFFFFu)</span>
<a name="l09182"></a><a class="code" href="regs_8h.html#ade0cd54f70280440dc7ecb1b9bc937db">09182</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_CELLID3_CELLID_BIT                       (0)</span>
<a name="l09183"></a><a class="code" href="regs_8h.html#aab630d583ddf8ed6b596f998cc5eb030">09183</a> <span class="preprocessor"></span><span class="preprocessor">        #define FPB_CELLID3_CELLID_BITS                      (32)</span>
<a name="l09184"></a>09184 <span class="preprocessor"></span>
<a name="l09185"></a>09185 <span class="comment">/* NVIC block */</span>
<a name="l09186"></a><a class="code" href="regs_8h.html#a3d7d6b46ab270f732572123ae7723cd9">09186</a> <span class="preprocessor">#define BLOCK_NVIC_BASE                                      (0xE000E000u)</span>
<a name="l09187"></a><a class="code" href="regs_8h.html#a746dd757fa4f0f804570fdc0c401558f">09187</a> <span class="preprocessor"></span><span class="preprocessor">#define BLOCK_NVIC_END                                       (0xE000EFFFu)</span>
<a name="l09188"></a><a class="code" href="regs_8h.html#aa338cef334bd1cb0fbdc7bd1bd697654">09188</a> <span class="preprocessor"></span><span class="preprocessor">#define BLOCK_NVIC_SIZE                                      (BLOCK_NVIC_END - BLOCK_NVIC_BASE + 1)</span>
<a name="l09189"></a>09189 <span class="preprocessor"></span>
<a name="l09190"></a><a class="code" href="regs_8h.html#ae9d51243890a27c44b7a1168a711b654">09190</a> <span class="preprocessor">#define NVIC_MCR                                             *((volatile int32u *)0xE000E000u)</span>
<a name="l09191"></a><a class="code" href="regs_8h.html#afe9997f4aa2992b22d585440e9bcd733">09191</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MCR_REG                                         *((volatile int32u *)0xE000E000u)</span>
<a name="l09192"></a><a class="code" href="regs_8h.html#a8722288b4c94f7b0c3c2f52c2c7b2fbd">09192</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MCR_ADDR                                        (0xE000E000u)</span>
<a name="l09193"></a><a class="code" href="regs_8h.html#a8b9f58fb0c1ef6e1d0bdaaca10c77ded">09193</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MCR_RESET                                       (0x00000000u)</span>
<a name="l09194"></a>09194 <span class="preprocessor"></span>
<a name="l09195"></a><a class="code" href="regs_8h.html#a5a14f04770fb0e92d9819eb394b0b757">09195</a> <span class="preprocessor">#define NVIC_ICTR                                            *((volatile int32u *)0xE000E004u)</span>
<a name="l09196"></a><a class="code" href="regs_8h.html#a20e5bd1dc1e7b09cfd68d2b74d9f36fc">09196</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ICTR_REG                                        *((volatile int32u *)0xE000E004u)</span>
<a name="l09197"></a><a class="code" href="regs_8h.html#a3b34a7b01890b3bfaf567d970d118321">09197</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ICTR_ADDR                                       (0xE000E004u)</span>
<a name="l09198"></a><a class="code" href="regs_8h.html#ac48e57403002e2e7c67e556e86d761ac">09198</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ICTR_RESET                                      (0x00000000u)</span>
<a name="l09199"></a>09199 <span class="preprocessor"></span>        <span class="comment">/* INTLINESNUM field */</span>
<a name="l09200"></a><a class="code" href="regs_8h.html#aa5a61acf9f4053668ecd0431bc9089bd">09200</a> <span class="preprocessor">        #define NVIC_ICTR_INTLINESNUM                        (0x0000001Fu)</span>
<a name="l09201"></a><a class="code" href="regs_8h.html#ab411363cddf31db81ec98f23a2c0d24e">09201</a> <span class="preprocessor"></span><span class="preprocessor">        #define NVIC_ICTR_INTLINESNUM_MASK                   (0x0000001Fu)</span>
<a name="l09202"></a><a class="code" href="regs_8h.html#afba7d7b3b0ec45baf6157ce449b68b35">09202</a> <span class="preprocessor"></span><span class="preprocessor">        #define NVIC_ICTR_INTLINESNUM_BIT                    (0)</span>
<a name="l09203"></a><a class="code" href="regs_8h.html#a8a6eebc4c950141ee5730bcdf0da6db7">09203</a> <span class="preprocessor"></span><span class="preprocessor">        #define NVIC_ICTR_INTLINESNUM_BITS                   (5)</span>
<a name="l09204"></a>09204 <span class="preprocessor"></span>
<a name="l09205"></a><a class="code" href="regs_8h.html#a8cf9360ddbaff0f2479753d20cb50d92">09205</a> <span class="preprocessor">#define ST_CSR                                               *((volatile int32u *)0xE000E010u)</span>
<a name="l09206"></a><a class="code" href="regs_8h.html#afbedacbaa623854aa2f50c70e8d7f50d">09206</a> <span class="preprocessor"></span><span class="preprocessor">#define ST_CSR_REG                                           *((volatile int32u *)0xE000E010u)</span>
<a name="l09207"></a><a class="code" href="regs_8h.html#a6aaceba7d041a95f3a566434eec0516a">09207</a> <span class="preprocessor"></span><span class="preprocessor">#define ST_CSR_ADDR                                          (0xE000E010u)</span>
<a name="l09208"></a><a class="code" href="regs_8h.html#a2ca5024a10d15aa2693345aba44695f9">09208</a> <span class="preprocessor"></span><span class="preprocessor">#define ST_CSR_RESET                                         (0x00000000u)</span>
<a name="l09209"></a>09209 <span class="preprocessor"></span>        <span class="comment">/* COUNTFLAG field */</span>
<a name="l09210"></a><a class="code" href="regs_8h.html#a6da444409b32123ace8e06345d3ea05a">09210</a> <span class="preprocessor">        #define ST_CSR_COUNTFLAG                             (0x00010000u)</span>
<a name="l09211"></a><a class="code" href="regs_8h.html#a1e9be0610cb76168d428bbf7c017acf8">09211</a> <span class="preprocessor"></span><span class="preprocessor">        #define ST_CSR_COUNTFLAG_MASK                        (0x00010000u)</span>
<a name="l09212"></a><a class="code" href="regs_8h.html#a37b2f4b1b92406fde80f527f8b614a7a">09212</a> <span class="preprocessor"></span><span class="preprocessor">        #define ST_CSR_COUNTFLAG_BIT                         (16)</span>
<a name="l09213"></a><a class="code" href="regs_8h.html#a71874044aca8829f6a5d9635bb6ae3b2">09213</a> <span class="preprocessor"></span><span class="preprocessor">        #define ST_CSR_COUNTFLAG_BITS                        (1)</span>
<a name="l09214"></a>09214 <span class="preprocessor"></span>        <span class="comment">/* CLKSOURCE field */</span>
<a name="l09215"></a><a class="code" href="regs_8h.html#a5bb12d2bcab85e767a07d467ef829968">09215</a> <span class="preprocessor">        #define ST_CSR_CLKSOURCE                             (0x00000004u)</span>
<a name="l09216"></a><a class="code" href="regs_8h.html#a390ed80bb418313a3649046f2279a540">09216</a> <span class="preprocessor"></span><span class="preprocessor">        #define ST_CSR_CLKSOURCE_MASK                        (0x00000004u)</span>
<a name="l09217"></a><a class="code" href="regs_8h.html#aec6754452635f67b02dd87402d61f00b">09217</a> <span class="preprocessor"></span><span class="preprocessor">        #define ST_CSR_CLKSOURCE_BIT                         (2)</span>
<a name="l09218"></a><a class="code" href="regs_8h.html#a18f14672e0d19b01d83d7ee72fc41521">09218</a> <span class="preprocessor"></span><span class="preprocessor">        #define ST_CSR_CLKSOURCE_BITS                        (1)</span>
<a name="l09219"></a>09219 <span class="preprocessor"></span>        <span class="comment">/* TICKINT field */</span>
<a name="l09220"></a><a class="code" href="regs_8h.html#a30589f6a717892e0d0d180930a69a991">09220</a> <span class="preprocessor">        #define ST_CSR_TICKINT                               (0x00000002u)</span>
<a name="l09221"></a><a class="code" href="regs_8h.html#a44a57691a9ffc8b1fa9128e07d296302">09221</a> <span class="preprocessor"></span><span class="preprocessor">        #define ST_CSR_TICKINT_MASK                          (0x00000002u)</span>
<a name="l09222"></a><a class="code" href="regs_8h.html#a1ea30ce8edc488554dbd446e552b4c32">09222</a> <span class="preprocessor"></span><span class="preprocessor">        #define ST_CSR_TICKINT_BIT                           (1)</span>
<a name="l09223"></a><a class="code" href="regs_8h.html#a4d7e25d25d7ec2c2d031548924bfb0f0">09223</a> <span class="preprocessor"></span><span class="preprocessor">        #define ST_CSR_TICKINT_BITS                          (1)</span>
<a name="l09224"></a>09224 <span class="preprocessor"></span>        <span class="comment">/* ENABLE field */</span>
<a name="l09225"></a><a class="code" href="regs_8h.html#a502fdb9ea842afebf83504117f37234d">09225</a> <span class="preprocessor">        #define ST_CSR_ENABLE                                (0x00000001u)</span>
<a name="l09226"></a><a class="code" href="regs_8h.html#a6c684eab769fd59988d4e1695fd6cefa">09226</a> <span class="preprocessor"></span><span class="preprocessor">        #define ST_CSR_ENABLE_MASK                           (0x00000001u)</span>
<a name="l09227"></a><a class="code" href="regs_8h.html#a765727a5107781c8a7db90daacf81a38">09227</a> <span class="preprocessor"></span><span class="preprocessor">        #define ST_CSR_ENABLE_BIT                            (0)</span>
<a name="l09228"></a><a class="code" href="regs_8h.html#a356f4e70bfd2a60dc97cbf1d5e35bd59">09228</a> <span class="preprocessor"></span><span class="preprocessor">        #define ST_CSR_ENABLE_BITS                           (1)</span>
<a name="l09229"></a>09229 <span class="preprocessor"></span>
<a name="l09230"></a><a class="code" href="regs_8h.html#a09109a98b191a13122eb04933da80d9e">09230</a> <span class="preprocessor">#define ST_RVR                                               *((volatile int32u *)0xE000E014u)</span>
<a name="l09231"></a><a class="code" href="regs_8h.html#af163afd483f517ca0ce10d6ca0dec096">09231</a> <span class="preprocessor"></span><span class="preprocessor">#define ST_RVR_REG                                           *((volatile int32u *)0xE000E014u)</span>
<a name="l09232"></a><a class="code" href="regs_8h.html#ab38d199b432325faa2ec940dcb412c31">09232</a> <span class="preprocessor"></span><span class="preprocessor">#define ST_RVR_ADDR                                          (0xE000E014u)</span>
<a name="l09233"></a><a class="code" href="regs_8h.html#acadcc6a8bc0dcd7e6381229bcea080c9">09233</a> <span class="preprocessor"></span><span class="preprocessor">#define ST_RVR_RESET                                         (0x00000000u)</span>
<a name="l09234"></a>09234 <span class="preprocessor"></span>        <span class="comment">/* RELOAD field */</span>
<a name="l09235"></a><a class="code" href="regs_8h.html#ae725c3a8c84fef9eb02f717d545cf783">09235</a> <span class="preprocessor">        #define ST_RVR_RELOAD                                (0x00FFFFFFu)</span>
<a name="l09236"></a><a class="code" href="regs_8h.html#a3bfe746e1f1ba01688f9853e7efc3124">09236</a> <span class="preprocessor"></span><span class="preprocessor">        #define ST_RVR_RELOAD_MASK                           (0x00FFFFFFu)</span>
<a name="l09237"></a><a class="code" href="regs_8h.html#a53f1b494735d00c358cd632067ef832a">09237</a> <span class="preprocessor"></span><span class="preprocessor">        #define ST_RVR_RELOAD_BIT                            (0)</span>
<a name="l09238"></a><a class="code" href="regs_8h.html#aa8a9fc7c4c4bd0dce181cd954b0204a4">09238</a> <span class="preprocessor"></span><span class="preprocessor">        #define ST_RVR_RELOAD_BITS                           (24)</span>
<a name="l09239"></a>09239 <span class="preprocessor"></span>
<a name="l09240"></a><a class="code" href="regs_8h.html#a956569855adcf74f18017e3bd1428466">09240</a> <span class="preprocessor">#define ST_CVR                                               *((volatile int32u *)0xE000E018u)</span>
<a name="l09241"></a><a class="code" href="regs_8h.html#a4aeea944dd9eb5cab3901f6c6d450556">09241</a> <span class="preprocessor"></span><span class="preprocessor">#define ST_CVR_REG                                           *((volatile int32u *)0xE000E018u)</span>
<a name="l09242"></a><a class="code" href="regs_8h.html#a54ef6b61a8f008417b28cdc438f3dd92">09242</a> <span class="preprocessor"></span><span class="preprocessor">#define ST_CVR_ADDR                                          (0xE000E018u)</span>
<a name="l09243"></a><a class="code" href="regs_8h.html#a42fda3a451505e1a5d4046c8b93ed97d">09243</a> <span class="preprocessor"></span><span class="preprocessor">#define ST_CVR_RESET                                         (0x00000000u)</span>
<a name="l09244"></a>09244 <span class="preprocessor"></span>        <span class="comment">/* CURRENT field */</span>
<a name="l09245"></a><a class="code" href="regs_8h.html#ad9f91fb0ca5f5b470cabfdb85f9f8181">09245</a> <span class="preprocessor">        #define ST_CVR_CURRENT                               (0xFFFFFFFFu)</span>
<a name="l09246"></a><a class="code" href="regs_8h.html#a0b7fffbc7ebd3266b2caeefa41f47555">09246</a> <span class="preprocessor"></span><span class="preprocessor">        #define ST_CVR_CURRENT_MASK                          (0xFFFFFFFFu)</span>
<a name="l09247"></a><a class="code" href="regs_8h.html#aab21a04bc39fa4a8ac62b3ed613be5ad">09247</a> <span class="preprocessor"></span><span class="preprocessor">        #define ST_CVR_CURRENT_BIT                           (0)</span>
<a name="l09248"></a><a class="code" href="regs_8h.html#a40f4d3f990b7ab34d0db4d895fef9153">09248</a> <span class="preprocessor"></span><span class="preprocessor">        #define ST_CVR_CURRENT_BITS                          (32)</span>
<a name="l09249"></a>09249 <span class="preprocessor"></span>
<a name="l09250"></a><a class="code" href="regs_8h.html#a8cae43b83972b0271acc8cc2a883b940">09250</a> <span class="preprocessor">#define ST_CALVR                                             *((volatile int32u *)0xE000E01Cu)</span>
<a name="l09251"></a><a class="code" href="regs_8h.html#adff865e667d5f6450d30a63dd6413a69">09251</a> <span class="preprocessor"></span><span class="preprocessor">#define ST_CALVR_REG                                         *((volatile int32u *)0xE000E01Cu)</span>
<a name="l09252"></a><a class="code" href="regs_8h.html#a079cf20c2546986ae4c51a4e936c71ab">09252</a> <span class="preprocessor"></span><span class="preprocessor">#define ST_CALVR_ADDR                                        (0xE000E01Cu)</span>
<a name="l09253"></a><a class="code" href="regs_8h.html#aab349bef6905b75a30c9aa13ea00f92b">09253</a> <span class="preprocessor"></span><span class="preprocessor">#define ST_CALVR_RESET                                       (0x00000000u)</span>
<a name="l09254"></a>09254 <span class="preprocessor"></span>        <span class="comment">/* NOREF field */</span>
<a name="l09255"></a><a class="code" href="regs_8h.html#a3c67d5ac0d0a19e97700281297f07ee5">09255</a> <span class="preprocessor">        #define ST_CALVR_NOREF                               (0x80000000u)</span>
<a name="l09256"></a><a class="code" href="regs_8h.html#a1dc00eaeffc3deb0b520548dd1ac23c9">09256</a> <span class="preprocessor"></span><span class="preprocessor">        #define ST_CALVR_NOREF_MASK                          (0x80000000u)</span>
<a name="l09257"></a><a class="code" href="regs_8h.html#afae898fdbc10a7c6dccc86e5b9103e5c">09257</a> <span class="preprocessor"></span><span class="preprocessor">        #define ST_CALVR_NOREF_BIT                           (31)</span>
<a name="l09258"></a><a class="code" href="regs_8h.html#a737daa35e07f8d01f5a12ede394538bb">09258</a> <span class="preprocessor"></span><span class="preprocessor">        #define ST_CALVR_NOREF_BITS                          (1)</span>
<a name="l09259"></a>09259 <span class="preprocessor"></span>        <span class="comment">/* SKEW field */</span>
<a name="l09260"></a><a class="code" href="regs_8h.html#a5c59c394c71cb70b1823a1715b80118f">09260</a> <span class="preprocessor">        #define ST_CALVR_SKEW                                (0x40000000u)</span>
<a name="l09261"></a><a class="code" href="regs_8h.html#adc2d84a5d58d2eb7e2b5551a0c916caf">09261</a> <span class="preprocessor"></span><span class="preprocessor">        #define ST_CALVR_SKEW_MASK                           (0x40000000u)</span>
<a name="l09262"></a><a class="code" href="regs_8h.html#aa2a88c8ce0307633cc9fd242b824b94d">09262</a> <span class="preprocessor"></span><span class="preprocessor">        #define ST_CALVR_SKEW_BIT                            (30)</span>
<a name="l09263"></a><a class="code" href="regs_8h.html#aff1a0a3a52a1b2876297bfbd5ee993fa">09263</a> <span class="preprocessor"></span><span class="preprocessor">        #define ST_CALVR_SKEW_BITS                           (1)</span>
<a name="l09264"></a>09264 <span class="preprocessor"></span>        <span class="comment">/* TENMS field */</span>
<a name="l09265"></a><a class="code" href="regs_8h.html#a0bda13fc78a70dfe412dd637b2a503cc">09265</a> <span class="preprocessor">        #define ST_CALVR_TENMS                               (0x00FFFFFFu)</span>
<a name="l09266"></a><a class="code" href="regs_8h.html#a3963e0f0d2cfa6a60a8b599c34fc983b">09266</a> <span class="preprocessor"></span><span class="preprocessor">        #define ST_CALVR_TENMS_MASK                          (0x00FFFFFFu)</span>
<a name="l09267"></a><a class="code" href="regs_8h.html#a49f2a586bb1c9d8eb1cdad1380524c41">09267</a> <span class="preprocessor"></span><span class="preprocessor">        #define ST_CALVR_TENMS_BIT                           (0)</span>
<a name="l09268"></a><a class="code" href="regs_8h.html#ae60e3a704c994653eef3175a5264f720">09268</a> <span class="preprocessor"></span><span class="preprocessor">        #define ST_CALVR_TENMS_BITS                          (24)</span>
<a name="l09269"></a>09269 <span class="preprocessor"></span>
<a name="l09270"></a><a class="code" href="regs_8h.html#a525cbdc1052b27f9778cf3048ae3f1a8">09270</a> <span class="preprocessor">#define INT_CFGSET                                           *((volatile int32u *)0xE000E100u)</span>
<a name="l09271"></a><a class="code" href="regs_8h.html#a0585befe062edcd0005037a432d5df02">09271</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_CFGSET_REG                                       *((volatile int32u *)0xE000E100u)</span>
<a name="l09272"></a><a class="code" href="regs_8h.html#ace6c13cba95807dee722e94ee5300f64">09272</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_CFGSET_ADDR                                      (0xE000E100u)</span>
<a name="l09273"></a><a class="code" href="regs_8h.html#a36b2a9ed800c019bf336f62c2a142904">09273</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_CFGSET_RESET                                     (0x00000000u)</span>
<a name="l09274"></a>09274 <span class="preprocessor"></span>        <span class="comment">/* INT_DEBUG field */</span>
<a name="l09275"></a>09275 <span class="preprocessor">        #define INT_DEBUG                                    (0x00010000u)</span>
<a name="l09276"></a>09276 <span class="preprocessor"></span><span class="preprocessor">        #define INT_DEBUG_MASK                               (0x00010000u)</span>
<a name="l09277"></a>09277 <span class="preprocessor"></span><span class="preprocessor">        #define INT_DEBUG_BIT                                (16)</span>
<a name="l09278"></a>09278 <span class="preprocessor"></span><span class="preprocessor">        #define INT_DEBUG_BITS                               (1)</span>
<a name="l09279"></a>09279 <span class="preprocessor"></span>        <span class="comment">/* INT_IRQD field */</span>
<a name="l09280"></a>09280 <span class="preprocessor">        #define INT_IRQD                                     (0x00008000u)</span>
<a name="l09281"></a>09281 <span class="preprocessor"></span><span class="preprocessor">        #define INT_IRQD_MASK                                (0x00008000u)</span>
<a name="l09282"></a>09282 <span class="preprocessor"></span><span class="preprocessor">        #define INT_IRQD_BIT                                 (15)</span>
<a name="l09283"></a>09283 <span class="preprocessor"></span><span class="preprocessor">        #define INT_IRQD_BITS                                (1)</span>
<a name="l09284"></a>09284 <span class="preprocessor"></span>        <span class="comment">/* INT_IRQC field */</span>
<a name="l09285"></a>09285 <span class="preprocessor">        #define INT_IRQC                                     (0x00004000u)</span>
<a name="l09286"></a>09286 <span class="preprocessor"></span><span class="preprocessor">        #define INT_IRQC_MASK                                (0x00004000u)</span>
<a name="l09287"></a>09287 <span class="preprocessor"></span><span class="preprocessor">        #define INT_IRQC_BIT                                 (14)</span>
<a name="l09288"></a>09288 <span class="preprocessor"></span><span class="preprocessor">        #define INT_IRQC_BITS                                (1)</span>
<a name="l09289"></a>09289 <span class="preprocessor"></span>        <span class="comment">/* INT_IRQB field */</span>
<a name="l09290"></a>09290 <span class="preprocessor">        #define INT_IRQB                                     (0x00002000u)</span>
<a name="l09291"></a>09291 <span class="preprocessor"></span><span class="preprocessor">        #define INT_IRQB_MASK                                (0x00002000u)</span>
<a name="l09292"></a>09292 <span class="preprocessor"></span><span class="preprocessor">        #define INT_IRQB_BIT                                 (13)</span>
<a name="l09293"></a>09293 <span class="preprocessor"></span><span class="preprocessor">        #define INT_IRQB_BITS                                (1)</span>
<a name="l09294"></a>09294 <span class="preprocessor"></span>        <span class="comment">/* INT_IRQA field */</span>
<a name="l09295"></a>09295 <span class="preprocessor">        #define INT_IRQA                                     (0x00001000u)</span>
<a name="l09296"></a>09296 <span class="preprocessor"></span><span class="preprocessor">        #define INT_IRQA_MASK                                (0x00001000u)</span>
<a name="l09297"></a>09297 <span class="preprocessor"></span><span class="preprocessor">        #define INT_IRQA_BIT                                 (12)</span>
<a name="l09298"></a>09298 <span class="preprocessor"></span><span class="preprocessor">        #define INT_IRQA_BITS                                (1)</span>
<a name="l09299"></a>09299 <span class="preprocessor"></span>        <span class="comment">/* INT_ADC field */</span>
<a name="l09300"></a>09300 <span class="preprocessor">        #define INT_ADC                                      (0x00000800u)</span>
<a name="l09301"></a>09301 <span class="preprocessor"></span><span class="preprocessor">        #define INT_ADC_MASK                                 (0x00000800u)</span>
<a name="l09302"></a>09302 <span class="preprocessor"></span><span class="preprocessor">        #define INT_ADC_BIT                                  (11)</span>
<a name="l09303"></a>09303 <span class="preprocessor"></span><span class="preprocessor">        #define INT_ADC_BITS                                 (1)</span>
<a name="l09304"></a>09304 <span class="preprocessor"></span>        <span class="comment">/* INT_MACRX field */</span>
<a name="l09305"></a>09305 <span class="preprocessor">        #define INT_MACRX                                    (0x00000400u)</span>
<a name="l09306"></a>09306 <span class="preprocessor"></span><span class="preprocessor">        #define INT_MACRX_MASK                               (0x00000400u)</span>
<a name="l09307"></a>09307 <span class="preprocessor"></span><span class="preprocessor">        #define INT_MACRX_BIT                                (10)</span>
<a name="l09308"></a>09308 <span class="preprocessor"></span><span class="preprocessor">        #define INT_MACRX_BITS                               (1)</span>
<a name="l09309"></a>09309 <span class="preprocessor"></span>        <span class="comment">/* INT_MACTX field */</span>
<a name="l09310"></a>09310 <span class="preprocessor">        #define INT_MACTX                                    (0x00000200u)</span>
<a name="l09311"></a>09311 <span class="preprocessor"></span><span class="preprocessor">        #define INT_MACTX_MASK                               (0x00000200u)</span>
<a name="l09312"></a>09312 <span class="preprocessor"></span><span class="preprocessor">        #define INT_MACTX_BIT                                (9)</span>
<a name="l09313"></a>09313 <span class="preprocessor"></span><span class="preprocessor">        #define INT_MACTX_BITS                               (1)</span>
<a name="l09314"></a>09314 <span class="preprocessor"></span>        <span class="comment">/* INT_MACTMR field */</span>
<a name="l09315"></a>09315 <span class="preprocessor">        #define INT_MACTMR                                   (0x00000100u)</span>
<a name="l09316"></a>09316 <span class="preprocessor"></span><span class="preprocessor">        #define INT_MACTMR_MASK                              (0x00000100u)</span>
<a name="l09317"></a>09317 <span class="preprocessor"></span><span class="preprocessor">        #define INT_MACTMR_BIT                               (8)</span>
<a name="l09318"></a>09318 <span class="preprocessor"></span><span class="preprocessor">        #define INT_MACTMR_BITS                              (1)</span>
<a name="l09319"></a>09319 <span class="preprocessor"></span>        <span class="comment">/* INT_SEC field */</span>
<a name="l09320"></a>09320 <span class="preprocessor">        #define INT_SEC                                      (0x00000080u)</span>
<a name="l09321"></a>09321 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SEC_MASK                                 (0x00000080u)</span>
<a name="l09322"></a>09322 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SEC_BIT                                  (7)</span>
<a name="l09323"></a>09323 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SEC_BITS                                 (1)</span>
<a name="l09324"></a>09324 <span class="preprocessor"></span>        <span class="comment">/* INT_SC2 field */</span>
<a name="l09325"></a>09325 <span class="preprocessor">        #define INT_SC2                                      (0x00000040u)</span>
<a name="l09326"></a>09326 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SC2_MASK                                 (0x00000040u)</span>
<a name="l09327"></a>09327 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SC2_BIT                                  (6)</span>
<a name="l09328"></a>09328 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SC2_BITS                                 (1)</span>
<a name="l09329"></a>09329 <span class="preprocessor"></span>        <span class="comment">/* INT_SC1 field */</span>
<a name="l09330"></a>09330 <span class="preprocessor">        #define INT_SC1                                      (0x00000020u)</span>
<a name="l09331"></a>09331 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SC1_MASK                                 (0x00000020u)</span>
<a name="l09332"></a>09332 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SC1_BIT                                  (5)</span>
<a name="l09333"></a>09333 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SC1_BITS                                 (1)</span>
<a name="l09334"></a>09334 <span class="preprocessor"></span>        <span class="comment">/* INT_SLEEPTMR field */</span>
<a name="l09335"></a>09335 <span class="preprocessor">        #define INT_SLEEPTMR                                 (0x00000010u)</span>
<a name="l09336"></a>09336 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SLEEPTMR_MASK                            (0x00000010u)</span>
<a name="l09337"></a>09337 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SLEEPTMR_BIT                             (4)</span>
<a name="l09338"></a>09338 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SLEEPTMR_BITS                            (1)</span>
<a name="l09339"></a>09339 <span class="preprocessor"></span>        <span class="comment">/* INT_BB field */</span>
<a name="l09340"></a>09340 <span class="preprocessor">        #define INT_BB                                       (0x00000008u)</span>
<a name="l09341"></a>09341 <span class="preprocessor"></span><span class="preprocessor">        #define INT_BB_MASK                                  (0x00000008u)</span>
<a name="l09342"></a>09342 <span class="preprocessor"></span><span class="preprocessor">        #define INT_BB_BIT                                   (3)</span>
<a name="l09343"></a>09343 <span class="preprocessor"></span><span class="preprocessor">        #define INT_BB_BITS                                  (1)</span>
<a name="l09344"></a>09344 <span class="preprocessor"></span>        <span class="comment">/* INT_MGMT field */</span>
<a name="l09345"></a>09345 <span class="preprocessor">        #define INT_MGMT                                     (0x00000004u)</span>
<a name="l09346"></a>09346 <span class="preprocessor"></span><span class="preprocessor">        #define INT_MGMT_MASK                                (0x00000004u)</span>
<a name="l09347"></a>09347 <span class="preprocessor"></span><span class="preprocessor">        #define INT_MGMT_BIT                                 (2)</span>
<a name="l09348"></a>09348 <span class="preprocessor"></span><span class="preprocessor">        #define INT_MGMT_BITS                                (1)</span>
<a name="l09349"></a>09349 <span class="preprocessor"></span>        <span class="comment">/* INT_TIM2 field */</span>
<a name="l09350"></a>09350 <span class="preprocessor">        #define INT_TIM2                                     (0x00000002u)</span>
<a name="l09351"></a>09351 <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIM2_MASK                                (0x00000002u)</span>
<a name="l09352"></a>09352 <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIM2_BIT                                 (1)</span>
<a name="l09353"></a>09353 <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIM2_BITS                                (1)</span>
<a name="l09354"></a>09354 <span class="preprocessor"></span>        <span class="comment">/* INT_TIM1 field */</span>
<a name="l09355"></a>09355 <span class="preprocessor">        #define INT_TIM1                                     (0x00000001u)</span>
<a name="l09356"></a>09356 <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIM1_MASK                                (0x00000001u)</span>
<a name="l09357"></a>09357 <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIM1_BIT                                 (0)</span>
<a name="l09358"></a>09358 <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIM1_BITS                                (1)</span>
<a name="l09359"></a>09359 <span class="preprocessor"></span>
<a name="l09360"></a><a class="code" href="regs_8h.html#a1d482f100610fd2c1d1c523e7e2324d2">09360</a> <span class="preprocessor">#define INT_CFGCLR                                           *((volatile int32u *)0xE000E180u)</span>
<a name="l09361"></a><a class="code" href="regs_8h.html#a30920118301e5ac846724f3c0a4db5f8">09361</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_CFGCLR_REG                                       *((volatile int32u *)0xE000E180u)</span>
<a name="l09362"></a><a class="code" href="regs_8h.html#af118d4dfe5cce49785924f6d39acc1b1">09362</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_CFGCLR_ADDR                                      (0xE000E180u)</span>
<a name="l09363"></a><a class="code" href="regs_8h.html#a57e90c30b1a8839149f797bced93dbbd">09363</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_CFGCLR_RESET                                     (0x00000000u)</span>
<a name="l09364"></a>09364 <span class="preprocessor"></span>        <span class="comment">/* INT_DEBUG field */</span>
<a name="l09365"></a>09365 <span class="preprocessor">        #define INT_DEBUG                                    (0x00010000u)</span>
<a name="l09366"></a>09366 <span class="preprocessor"></span><span class="preprocessor">        #define INT_DEBUG_MASK                               (0x00010000u)</span>
<a name="l09367"></a>09367 <span class="preprocessor"></span><span class="preprocessor">        #define INT_DEBUG_BIT                                (16)</span>
<a name="l09368"></a>09368 <span class="preprocessor"></span><span class="preprocessor">        #define INT_DEBUG_BITS                               (1)</span>
<a name="l09369"></a>09369 <span class="preprocessor"></span>        <span class="comment">/* INT_IRQD field */</span>
<a name="l09370"></a>09370 <span class="preprocessor">        #define INT_IRQD                                     (0x00008000u)</span>
<a name="l09371"></a>09371 <span class="preprocessor"></span><span class="preprocessor">        #define INT_IRQD_MASK                                (0x00008000u)</span>
<a name="l09372"></a>09372 <span class="preprocessor"></span><span class="preprocessor">        #define INT_IRQD_BIT                                 (15)</span>
<a name="l09373"></a>09373 <span class="preprocessor"></span><span class="preprocessor">        #define INT_IRQD_BITS                                (1)</span>
<a name="l09374"></a>09374 <span class="preprocessor"></span>        <span class="comment">/* INT_IRQC field */</span>
<a name="l09375"></a>09375 <span class="preprocessor">        #define INT_IRQC                                     (0x00004000u)</span>
<a name="l09376"></a>09376 <span class="preprocessor"></span><span class="preprocessor">        #define INT_IRQC_MASK                                (0x00004000u)</span>
<a name="l09377"></a>09377 <span class="preprocessor"></span><span class="preprocessor">        #define INT_IRQC_BIT                                 (14)</span>
<a name="l09378"></a>09378 <span class="preprocessor"></span><span class="preprocessor">        #define INT_IRQC_BITS                                (1)</span>
<a name="l09379"></a>09379 <span class="preprocessor"></span>        <span class="comment">/* INT_IRQB field */</span>
<a name="l09380"></a>09380 <span class="preprocessor">        #define INT_IRQB                                     (0x00002000u)</span>
<a name="l09381"></a>09381 <span class="preprocessor"></span><span class="preprocessor">        #define INT_IRQB_MASK                                (0x00002000u)</span>
<a name="l09382"></a>09382 <span class="preprocessor"></span><span class="preprocessor">        #define INT_IRQB_BIT                                 (13)</span>
<a name="l09383"></a>09383 <span class="preprocessor"></span><span class="preprocessor">        #define INT_IRQB_BITS                                (1)</span>
<a name="l09384"></a>09384 <span class="preprocessor"></span>        <span class="comment">/* INT_IRQA field */</span>
<a name="l09385"></a>09385 <span class="preprocessor">        #define INT_IRQA                                     (0x00001000u)</span>
<a name="l09386"></a>09386 <span class="preprocessor"></span><span class="preprocessor">        #define INT_IRQA_MASK                                (0x00001000u)</span>
<a name="l09387"></a>09387 <span class="preprocessor"></span><span class="preprocessor">        #define INT_IRQA_BIT                                 (12)</span>
<a name="l09388"></a>09388 <span class="preprocessor"></span><span class="preprocessor">        #define INT_IRQA_BITS                                (1)</span>
<a name="l09389"></a>09389 <span class="preprocessor"></span>        <span class="comment">/* INT_ADC field */</span>
<a name="l09390"></a>09390 <span class="preprocessor">        #define INT_ADC                                      (0x00000800u)</span>
<a name="l09391"></a>09391 <span class="preprocessor"></span><span class="preprocessor">        #define INT_ADC_MASK                                 (0x00000800u)</span>
<a name="l09392"></a>09392 <span class="preprocessor"></span><span class="preprocessor">        #define INT_ADC_BIT                                  (11)</span>
<a name="l09393"></a>09393 <span class="preprocessor"></span><span class="preprocessor">        #define INT_ADC_BITS                                 (1)</span>
<a name="l09394"></a>09394 <span class="preprocessor"></span>        <span class="comment">/* INT_MACRX field */</span>
<a name="l09395"></a>09395 <span class="preprocessor">        #define INT_MACRX                                    (0x00000400u)</span>
<a name="l09396"></a>09396 <span class="preprocessor"></span><span class="preprocessor">        #define INT_MACRX_MASK                               (0x00000400u)</span>
<a name="l09397"></a>09397 <span class="preprocessor"></span><span class="preprocessor">        #define INT_MACRX_BIT                                (10)</span>
<a name="l09398"></a>09398 <span class="preprocessor"></span><span class="preprocessor">        #define INT_MACRX_BITS                               (1)</span>
<a name="l09399"></a>09399 <span class="preprocessor"></span>        <span class="comment">/* INT_MACTX field */</span>
<a name="l09400"></a>09400 <span class="preprocessor">        #define INT_MACTX                                    (0x00000200u)</span>
<a name="l09401"></a>09401 <span class="preprocessor"></span><span class="preprocessor">        #define INT_MACTX_MASK                               (0x00000200u)</span>
<a name="l09402"></a>09402 <span class="preprocessor"></span><span class="preprocessor">        #define INT_MACTX_BIT                                (9)</span>
<a name="l09403"></a>09403 <span class="preprocessor"></span><span class="preprocessor">        #define INT_MACTX_BITS                               (1)</span>
<a name="l09404"></a>09404 <span class="preprocessor"></span>        <span class="comment">/* INT_MACTMR field */</span>
<a name="l09405"></a>09405 <span class="preprocessor">        #define INT_MACTMR                                   (0x00000100u)</span>
<a name="l09406"></a>09406 <span class="preprocessor"></span><span class="preprocessor">        #define INT_MACTMR_MASK                              (0x00000100u)</span>
<a name="l09407"></a>09407 <span class="preprocessor"></span><span class="preprocessor">        #define INT_MACTMR_BIT                               (8)</span>
<a name="l09408"></a>09408 <span class="preprocessor"></span><span class="preprocessor">        #define INT_MACTMR_BITS                              (1)</span>
<a name="l09409"></a>09409 <span class="preprocessor"></span>        <span class="comment">/* INT_SEC field */</span>
<a name="l09410"></a>09410 <span class="preprocessor">        #define INT_SEC                                      (0x00000080u)</span>
<a name="l09411"></a>09411 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SEC_MASK                                 (0x00000080u)</span>
<a name="l09412"></a>09412 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SEC_BIT                                  (7)</span>
<a name="l09413"></a>09413 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SEC_BITS                                 (1)</span>
<a name="l09414"></a>09414 <span class="preprocessor"></span>        <span class="comment">/* INT_SC2 field */</span>
<a name="l09415"></a>09415 <span class="preprocessor">        #define INT_SC2                                      (0x00000040u)</span>
<a name="l09416"></a>09416 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SC2_MASK                                 (0x00000040u)</span>
<a name="l09417"></a>09417 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SC2_BIT                                  (6)</span>
<a name="l09418"></a>09418 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SC2_BITS                                 (1)</span>
<a name="l09419"></a>09419 <span class="preprocessor"></span>        <span class="comment">/* INT_SC1 field */</span>
<a name="l09420"></a>09420 <span class="preprocessor">        #define INT_SC1                                      (0x00000020u)</span>
<a name="l09421"></a>09421 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SC1_MASK                                 (0x00000020u)</span>
<a name="l09422"></a>09422 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SC1_BIT                                  (5)</span>
<a name="l09423"></a>09423 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SC1_BITS                                 (1)</span>
<a name="l09424"></a>09424 <span class="preprocessor"></span>        <span class="comment">/* INT_SLEEPTMR field */</span>
<a name="l09425"></a>09425 <span class="preprocessor">        #define INT_SLEEPTMR                                 (0x00000010u)</span>
<a name="l09426"></a>09426 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SLEEPTMR_MASK                            (0x00000010u)</span>
<a name="l09427"></a>09427 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SLEEPTMR_BIT                             (4)</span>
<a name="l09428"></a>09428 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SLEEPTMR_BITS                            (1)</span>
<a name="l09429"></a>09429 <span class="preprocessor"></span>        <span class="comment">/* INT_BB field */</span>
<a name="l09430"></a>09430 <span class="preprocessor">        #define INT_BB                                       (0x00000008u)</span>
<a name="l09431"></a>09431 <span class="preprocessor"></span><span class="preprocessor">        #define INT_BB_MASK                                  (0x00000008u)</span>
<a name="l09432"></a>09432 <span class="preprocessor"></span><span class="preprocessor">        #define INT_BB_BIT                                   (3)</span>
<a name="l09433"></a>09433 <span class="preprocessor"></span><span class="preprocessor">        #define INT_BB_BITS                                  (1)</span>
<a name="l09434"></a>09434 <span class="preprocessor"></span>        <span class="comment">/* INT_MGMT field */</span>
<a name="l09435"></a>09435 <span class="preprocessor">        #define INT_MGMT                                     (0x00000004u)</span>
<a name="l09436"></a>09436 <span class="preprocessor"></span><span class="preprocessor">        #define INT_MGMT_MASK                                (0x00000004u)</span>
<a name="l09437"></a>09437 <span class="preprocessor"></span><span class="preprocessor">        #define INT_MGMT_BIT                                 (2)</span>
<a name="l09438"></a>09438 <span class="preprocessor"></span><span class="preprocessor">        #define INT_MGMT_BITS                                (1)</span>
<a name="l09439"></a>09439 <span class="preprocessor"></span>        <span class="comment">/* INT_TIM2 field */</span>
<a name="l09440"></a>09440 <span class="preprocessor">        #define INT_TIM2                                     (0x00000002u)</span>
<a name="l09441"></a>09441 <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIM2_MASK                                (0x00000002u)</span>
<a name="l09442"></a>09442 <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIM2_BIT                                 (1)</span>
<a name="l09443"></a>09443 <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIM2_BITS                                (1)</span>
<a name="l09444"></a>09444 <span class="preprocessor"></span>        <span class="comment">/* INT_TIM1 field */</span>
<a name="l09445"></a>09445 <span class="preprocessor">        #define INT_TIM1                                     (0x00000001u)</span>
<a name="l09446"></a>09446 <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIM1_MASK                                (0x00000001u)</span>
<a name="l09447"></a>09447 <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIM1_BIT                                 (0)</span>
<a name="l09448"></a>09448 <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIM1_BITS                                (1)</span>
<a name="l09449"></a>09449 <span class="preprocessor"></span>
<a name="l09450"></a><a class="code" href="regs_8h.html#a2d22ea7e3619fe3566e3ad0aa5c49c56">09450</a> <span class="preprocessor">#define INT_PENDSET                                          *((volatile int32u *)0xE000E200u)</span>
<a name="l09451"></a><a class="code" href="regs_8h.html#a549ababe751748d6642a546c30d90b69">09451</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_PENDSET_REG                                      *((volatile int32u *)0xE000E200u)</span>
<a name="l09452"></a><a class="code" href="regs_8h.html#af21743c0a0c13957d4a7f48ff428b7d2">09452</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_PENDSET_ADDR                                     (0xE000E200u)</span>
<a name="l09453"></a><a class="code" href="regs_8h.html#a4f6175dc5605a215f64e9777991bedd2">09453</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_PENDSET_RESET                                    (0x00000000u)</span>
<a name="l09454"></a>09454 <span class="preprocessor"></span>        <span class="comment">/* INT_DEBUG field */</span>
<a name="l09455"></a>09455 <span class="preprocessor">        #define INT_DEBUG                                    (0x00010000u)</span>
<a name="l09456"></a>09456 <span class="preprocessor"></span><span class="preprocessor">        #define INT_DEBUG_MASK                               (0x00010000u)</span>
<a name="l09457"></a>09457 <span class="preprocessor"></span><span class="preprocessor">        #define INT_DEBUG_BIT                                (16)</span>
<a name="l09458"></a>09458 <span class="preprocessor"></span><span class="preprocessor">        #define INT_DEBUG_BITS                               (1)</span>
<a name="l09459"></a>09459 <span class="preprocessor"></span>        <span class="comment">/* INT_IRQD field */</span>
<a name="l09460"></a>09460 <span class="preprocessor">        #define INT_IRQD                                     (0x00008000u)</span>
<a name="l09461"></a>09461 <span class="preprocessor"></span><span class="preprocessor">        #define INT_IRQD_MASK                                (0x00008000u)</span>
<a name="l09462"></a>09462 <span class="preprocessor"></span><span class="preprocessor">        #define INT_IRQD_BIT                                 (15)</span>
<a name="l09463"></a>09463 <span class="preprocessor"></span><span class="preprocessor">        #define INT_IRQD_BITS                                (1)</span>
<a name="l09464"></a>09464 <span class="preprocessor"></span>        <span class="comment">/* INT_IRQC field */</span>
<a name="l09465"></a>09465 <span class="preprocessor">        #define INT_IRQC                                     (0x00004000u)</span>
<a name="l09466"></a>09466 <span class="preprocessor"></span><span class="preprocessor">        #define INT_IRQC_MASK                                (0x00004000u)</span>
<a name="l09467"></a>09467 <span class="preprocessor"></span><span class="preprocessor">        #define INT_IRQC_BIT                                 (14)</span>
<a name="l09468"></a>09468 <span class="preprocessor"></span><span class="preprocessor">        #define INT_IRQC_BITS                                (1)</span>
<a name="l09469"></a>09469 <span class="preprocessor"></span>        <span class="comment">/* INT_IRQB field */</span>
<a name="l09470"></a>09470 <span class="preprocessor">        #define INT_IRQB                                     (0x00002000u)</span>
<a name="l09471"></a>09471 <span class="preprocessor"></span><span class="preprocessor">        #define INT_IRQB_MASK                                (0x00002000u)</span>
<a name="l09472"></a>09472 <span class="preprocessor"></span><span class="preprocessor">        #define INT_IRQB_BIT                                 (13)</span>
<a name="l09473"></a>09473 <span class="preprocessor"></span><span class="preprocessor">        #define INT_IRQB_BITS                                (1)</span>
<a name="l09474"></a>09474 <span class="preprocessor"></span>        <span class="comment">/* INT_IRQA field */</span>
<a name="l09475"></a>09475 <span class="preprocessor">        #define INT_IRQA                                     (0x00001000u)</span>
<a name="l09476"></a>09476 <span class="preprocessor"></span><span class="preprocessor">        #define INT_IRQA_MASK                                (0x00001000u)</span>
<a name="l09477"></a>09477 <span class="preprocessor"></span><span class="preprocessor">        #define INT_IRQA_BIT                                 (12)</span>
<a name="l09478"></a>09478 <span class="preprocessor"></span><span class="preprocessor">        #define INT_IRQA_BITS                                (1)</span>
<a name="l09479"></a>09479 <span class="preprocessor"></span>        <span class="comment">/* INT_ADC field */</span>
<a name="l09480"></a>09480 <span class="preprocessor">        #define INT_ADC                                      (0x00000800u)</span>
<a name="l09481"></a>09481 <span class="preprocessor"></span><span class="preprocessor">        #define INT_ADC_MASK                                 (0x00000800u)</span>
<a name="l09482"></a>09482 <span class="preprocessor"></span><span class="preprocessor">        #define INT_ADC_BIT                                  (11)</span>
<a name="l09483"></a>09483 <span class="preprocessor"></span><span class="preprocessor">        #define INT_ADC_BITS                                 (1)</span>
<a name="l09484"></a>09484 <span class="preprocessor"></span>        <span class="comment">/* INT_MACRX field */</span>
<a name="l09485"></a>09485 <span class="preprocessor">        #define INT_MACRX                                    (0x00000400u)</span>
<a name="l09486"></a>09486 <span class="preprocessor"></span><span class="preprocessor">        #define INT_MACRX_MASK                               (0x00000400u)</span>
<a name="l09487"></a>09487 <span class="preprocessor"></span><span class="preprocessor">        #define INT_MACRX_BIT                                (10)</span>
<a name="l09488"></a>09488 <span class="preprocessor"></span><span class="preprocessor">        #define INT_MACRX_BITS                               (1)</span>
<a name="l09489"></a>09489 <span class="preprocessor"></span>        <span class="comment">/* INT_MACTX field */</span>
<a name="l09490"></a>09490 <span class="preprocessor">        #define INT_MACTX                                    (0x00000200u)</span>
<a name="l09491"></a>09491 <span class="preprocessor"></span><span class="preprocessor">        #define INT_MACTX_MASK                               (0x00000200u)</span>
<a name="l09492"></a>09492 <span class="preprocessor"></span><span class="preprocessor">        #define INT_MACTX_BIT                                (9)</span>
<a name="l09493"></a>09493 <span class="preprocessor"></span><span class="preprocessor">        #define INT_MACTX_BITS                               (1)</span>
<a name="l09494"></a>09494 <span class="preprocessor"></span>        <span class="comment">/* INT_MACTMR field */</span>
<a name="l09495"></a>09495 <span class="preprocessor">        #define INT_MACTMR                                   (0x00000100u)</span>
<a name="l09496"></a>09496 <span class="preprocessor"></span><span class="preprocessor">        #define INT_MACTMR_MASK                              (0x00000100u)</span>
<a name="l09497"></a>09497 <span class="preprocessor"></span><span class="preprocessor">        #define INT_MACTMR_BIT                               (8)</span>
<a name="l09498"></a>09498 <span class="preprocessor"></span><span class="preprocessor">        #define INT_MACTMR_BITS                              (1)</span>
<a name="l09499"></a>09499 <span class="preprocessor"></span>        <span class="comment">/* INT_SEC field */</span>
<a name="l09500"></a>09500 <span class="preprocessor">        #define INT_SEC                                      (0x00000080u)</span>
<a name="l09501"></a>09501 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SEC_MASK                                 (0x00000080u)</span>
<a name="l09502"></a>09502 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SEC_BIT                                  (7)</span>
<a name="l09503"></a>09503 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SEC_BITS                                 (1)</span>
<a name="l09504"></a>09504 <span class="preprocessor"></span>        <span class="comment">/* INT_SC2 field */</span>
<a name="l09505"></a>09505 <span class="preprocessor">        #define INT_SC2                                      (0x00000040u)</span>
<a name="l09506"></a>09506 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SC2_MASK                                 (0x00000040u)</span>
<a name="l09507"></a>09507 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SC2_BIT                                  (6)</span>
<a name="l09508"></a>09508 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SC2_BITS                                 (1)</span>
<a name="l09509"></a>09509 <span class="preprocessor"></span>        <span class="comment">/* INT_SC1 field */</span>
<a name="l09510"></a>09510 <span class="preprocessor">        #define INT_SC1                                      (0x00000020u)</span>
<a name="l09511"></a>09511 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SC1_MASK                                 (0x00000020u)</span>
<a name="l09512"></a>09512 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SC1_BIT                                  (5)</span>
<a name="l09513"></a>09513 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SC1_BITS                                 (1)</span>
<a name="l09514"></a>09514 <span class="preprocessor"></span>        <span class="comment">/* INT_SLEEPTMR field */</span>
<a name="l09515"></a>09515 <span class="preprocessor">        #define INT_SLEEPTMR                                 (0x00000010u)</span>
<a name="l09516"></a>09516 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SLEEPTMR_MASK                            (0x00000010u)</span>
<a name="l09517"></a>09517 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SLEEPTMR_BIT                             (4)</span>
<a name="l09518"></a>09518 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SLEEPTMR_BITS                            (1)</span>
<a name="l09519"></a>09519 <span class="preprocessor"></span>        <span class="comment">/* INT_BB field */</span>
<a name="l09520"></a>09520 <span class="preprocessor">        #define INT_BB                                       (0x00000008u)</span>
<a name="l09521"></a>09521 <span class="preprocessor"></span><span class="preprocessor">        #define INT_BB_MASK                                  (0x00000008u)</span>
<a name="l09522"></a>09522 <span class="preprocessor"></span><span class="preprocessor">        #define INT_BB_BIT                                   (3)</span>
<a name="l09523"></a>09523 <span class="preprocessor"></span><span class="preprocessor">        #define INT_BB_BITS                                  (1)</span>
<a name="l09524"></a>09524 <span class="preprocessor"></span>        <span class="comment">/* INT_MGMT field */</span>
<a name="l09525"></a>09525 <span class="preprocessor">        #define INT_MGMT                                     (0x00000004u)</span>
<a name="l09526"></a>09526 <span class="preprocessor"></span><span class="preprocessor">        #define INT_MGMT_MASK                                (0x00000004u)</span>
<a name="l09527"></a>09527 <span class="preprocessor"></span><span class="preprocessor">        #define INT_MGMT_BIT                                 (2)</span>
<a name="l09528"></a>09528 <span class="preprocessor"></span><span class="preprocessor">        #define INT_MGMT_BITS                                (1)</span>
<a name="l09529"></a>09529 <span class="preprocessor"></span>        <span class="comment">/* INT_TIM2 field */</span>
<a name="l09530"></a>09530 <span class="preprocessor">        #define INT_TIM2                                     (0x00000002u)</span>
<a name="l09531"></a>09531 <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIM2_MASK                                (0x00000002u)</span>
<a name="l09532"></a>09532 <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIM2_BIT                                 (1)</span>
<a name="l09533"></a>09533 <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIM2_BITS                                (1)</span>
<a name="l09534"></a>09534 <span class="preprocessor"></span>        <span class="comment">/* INT_TIM1 field */</span>
<a name="l09535"></a>09535 <span class="preprocessor">        #define INT_TIM1                                     (0x00000001u)</span>
<a name="l09536"></a>09536 <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIM1_MASK                                (0x00000001u)</span>
<a name="l09537"></a>09537 <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIM1_BIT                                 (0)</span>
<a name="l09538"></a>09538 <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIM1_BITS                                (1)</span>
<a name="l09539"></a>09539 <span class="preprocessor"></span>
<a name="l09540"></a><a class="code" href="regs_8h.html#a44d9323f0b336e1b27eac1ede317a28d">09540</a> <span class="preprocessor">#define INT_PENDCLR                                          *((volatile int32u *)0xE000E280u)</span>
<a name="l09541"></a><a class="code" href="regs_8h.html#a58411808ce86dd5dd055a19254bfc2fc">09541</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_PENDCLR_REG                                      *((volatile int32u *)0xE000E280u)</span>
<a name="l09542"></a><a class="code" href="regs_8h.html#af00eed29a08daa125e754c62e12a9f1a">09542</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_PENDCLR_ADDR                                     (0xE000E280u)</span>
<a name="l09543"></a><a class="code" href="regs_8h.html#ae04f2f1aa95cac01263c77028a182897">09543</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_PENDCLR_RESET                                    (0x00000000u)</span>
<a name="l09544"></a>09544 <span class="preprocessor"></span>        <span class="comment">/* INT_DEBUG field */</span>
<a name="l09545"></a>09545 <span class="preprocessor">        #define INT_DEBUG                                    (0x00010000u)</span>
<a name="l09546"></a>09546 <span class="preprocessor"></span><span class="preprocessor">        #define INT_DEBUG_MASK                               (0x00010000u)</span>
<a name="l09547"></a>09547 <span class="preprocessor"></span><span class="preprocessor">        #define INT_DEBUG_BIT                                (16)</span>
<a name="l09548"></a>09548 <span class="preprocessor"></span><span class="preprocessor">        #define INT_DEBUG_BITS                               (1)</span>
<a name="l09549"></a>09549 <span class="preprocessor"></span>        <span class="comment">/* INT_IRQD field */</span>
<a name="l09550"></a>09550 <span class="preprocessor">        #define INT_IRQD                                     (0x00008000u)</span>
<a name="l09551"></a>09551 <span class="preprocessor"></span><span class="preprocessor">        #define INT_IRQD_MASK                                (0x00008000u)</span>
<a name="l09552"></a>09552 <span class="preprocessor"></span><span class="preprocessor">        #define INT_IRQD_BIT                                 (15)</span>
<a name="l09553"></a>09553 <span class="preprocessor"></span><span class="preprocessor">        #define INT_IRQD_BITS                                (1)</span>
<a name="l09554"></a>09554 <span class="preprocessor"></span>        <span class="comment">/* INT_IRQC field */</span>
<a name="l09555"></a>09555 <span class="preprocessor">        #define INT_IRQC                                     (0x00004000u)</span>
<a name="l09556"></a>09556 <span class="preprocessor"></span><span class="preprocessor">        #define INT_IRQC_MASK                                (0x00004000u)</span>
<a name="l09557"></a>09557 <span class="preprocessor"></span><span class="preprocessor">        #define INT_IRQC_BIT                                 (14)</span>
<a name="l09558"></a>09558 <span class="preprocessor"></span><span class="preprocessor">        #define INT_IRQC_BITS                                (1)</span>
<a name="l09559"></a>09559 <span class="preprocessor"></span>        <span class="comment">/* INT_IRQB field */</span>
<a name="l09560"></a>09560 <span class="preprocessor">        #define INT_IRQB                                     (0x00002000u)</span>
<a name="l09561"></a>09561 <span class="preprocessor"></span><span class="preprocessor">        #define INT_IRQB_MASK                                (0x00002000u)</span>
<a name="l09562"></a>09562 <span class="preprocessor"></span><span class="preprocessor">        #define INT_IRQB_BIT                                 (13)</span>
<a name="l09563"></a>09563 <span class="preprocessor"></span><span class="preprocessor">        #define INT_IRQB_BITS                                (1)</span>
<a name="l09564"></a>09564 <span class="preprocessor"></span>        <span class="comment">/* INT_IRQA field */</span>
<a name="l09565"></a>09565 <span class="preprocessor">        #define INT_IRQA                                     (0x00001000u)</span>
<a name="l09566"></a>09566 <span class="preprocessor"></span><span class="preprocessor">        #define INT_IRQA_MASK                                (0x00001000u)</span>
<a name="l09567"></a>09567 <span class="preprocessor"></span><span class="preprocessor">        #define INT_IRQA_BIT                                 (12)</span>
<a name="l09568"></a>09568 <span class="preprocessor"></span><span class="preprocessor">        #define INT_IRQA_BITS                                (1)</span>
<a name="l09569"></a>09569 <span class="preprocessor"></span>        <span class="comment">/* INT_ADC field */</span>
<a name="l09570"></a>09570 <span class="preprocessor">        #define INT_ADC                                      (0x00000800u)</span>
<a name="l09571"></a>09571 <span class="preprocessor"></span><span class="preprocessor">        #define INT_ADC_MASK                                 (0x00000800u)</span>
<a name="l09572"></a>09572 <span class="preprocessor"></span><span class="preprocessor">        #define INT_ADC_BIT                                  (11)</span>
<a name="l09573"></a>09573 <span class="preprocessor"></span><span class="preprocessor">        #define INT_ADC_BITS                                 (1)</span>
<a name="l09574"></a>09574 <span class="preprocessor"></span>        <span class="comment">/* INT_MACRX field */</span>
<a name="l09575"></a>09575 <span class="preprocessor">        #define INT_MACRX                                    (0x00000400u)</span>
<a name="l09576"></a>09576 <span class="preprocessor"></span><span class="preprocessor">        #define INT_MACRX_MASK                               (0x00000400u)</span>
<a name="l09577"></a>09577 <span class="preprocessor"></span><span class="preprocessor">        #define INT_MACRX_BIT                                (10)</span>
<a name="l09578"></a>09578 <span class="preprocessor"></span><span class="preprocessor">        #define INT_MACRX_BITS                               (1)</span>
<a name="l09579"></a>09579 <span class="preprocessor"></span>        <span class="comment">/* INT_MACTX field */</span>
<a name="l09580"></a>09580 <span class="preprocessor">        #define INT_MACTX                                    (0x00000200u)</span>
<a name="l09581"></a>09581 <span class="preprocessor"></span><span class="preprocessor">        #define INT_MACTX_MASK                               (0x00000200u)</span>
<a name="l09582"></a>09582 <span class="preprocessor"></span><span class="preprocessor">        #define INT_MACTX_BIT                                (9)</span>
<a name="l09583"></a>09583 <span class="preprocessor"></span><span class="preprocessor">        #define INT_MACTX_BITS                               (1)</span>
<a name="l09584"></a>09584 <span class="preprocessor"></span>        <span class="comment">/* INT_MACTMR field */</span>
<a name="l09585"></a>09585 <span class="preprocessor">        #define INT_MACTMR                                   (0x00000100u)</span>
<a name="l09586"></a>09586 <span class="preprocessor"></span><span class="preprocessor">        #define INT_MACTMR_MASK                              (0x00000100u)</span>
<a name="l09587"></a>09587 <span class="preprocessor"></span><span class="preprocessor">        #define INT_MACTMR_BIT                               (8)</span>
<a name="l09588"></a>09588 <span class="preprocessor"></span><span class="preprocessor">        #define INT_MACTMR_BITS                              (1)</span>
<a name="l09589"></a>09589 <span class="preprocessor"></span>        <span class="comment">/* INT_SEC field */</span>
<a name="l09590"></a>09590 <span class="preprocessor">        #define INT_SEC                                      (0x00000080u)</span>
<a name="l09591"></a>09591 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SEC_MASK                                 (0x00000080u)</span>
<a name="l09592"></a>09592 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SEC_BIT                                  (7)</span>
<a name="l09593"></a>09593 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SEC_BITS                                 (1)</span>
<a name="l09594"></a>09594 <span class="preprocessor"></span>        <span class="comment">/* INT_SC2 field */</span>
<a name="l09595"></a>09595 <span class="preprocessor">        #define INT_SC2                                      (0x00000040u)</span>
<a name="l09596"></a>09596 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SC2_MASK                                 (0x00000040u)</span>
<a name="l09597"></a>09597 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SC2_BIT                                  (6)</span>
<a name="l09598"></a>09598 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SC2_BITS                                 (1)</span>
<a name="l09599"></a>09599 <span class="preprocessor"></span>        <span class="comment">/* INT_SC1 field */</span>
<a name="l09600"></a>09600 <span class="preprocessor">        #define INT_SC1                                      (0x00000020u)</span>
<a name="l09601"></a>09601 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SC1_MASK                                 (0x00000020u)</span>
<a name="l09602"></a>09602 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SC1_BIT                                  (5)</span>
<a name="l09603"></a>09603 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SC1_BITS                                 (1)</span>
<a name="l09604"></a>09604 <span class="preprocessor"></span>        <span class="comment">/* INT_SLEEPTMR field */</span>
<a name="l09605"></a>09605 <span class="preprocessor">        #define INT_SLEEPTMR                                 (0x00000010u)</span>
<a name="l09606"></a>09606 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SLEEPTMR_MASK                            (0x00000010u)</span>
<a name="l09607"></a>09607 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SLEEPTMR_BIT                             (4)</span>
<a name="l09608"></a>09608 <span class="preprocessor"></span><span class="preprocessor">        #define INT_SLEEPTMR_BITS                            (1)</span>
<a name="l09609"></a>09609 <span class="preprocessor"></span>        <span class="comment">/* INT_BB field */</span>
<a name="l09610"></a>09610 <span class="preprocessor">        #define INT_BB                                       (0x00000008u)</span>
<a name="l09611"></a>09611 <span class="preprocessor"></span><span class="preprocessor">        #define INT_BB_MASK                                  (0x00000008u)</span>
<a name="l09612"></a>09612 <span class="preprocessor"></span><span class="preprocessor">        #define INT_BB_BIT                                   (3)</span>
<a name="l09613"></a>09613 <span class="preprocessor"></span><span class="preprocessor">        #define INT_BB_BITS                                  (1)</span>
<a name="l09614"></a>09614 <span class="preprocessor"></span>        <span class="comment">/* INT_MGMT field */</span>
<a name="l09615"></a>09615 <span class="preprocessor">        #define INT_MGMT                                     (0x00000004u)</span>
<a name="l09616"></a>09616 <span class="preprocessor"></span><span class="preprocessor">        #define INT_MGMT_MASK                                (0x00000004u)</span>
<a name="l09617"></a>09617 <span class="preprocessor"></span><span class="preprocessor">        #define INT_MGMT_BIT                                 (2)</span>
<a name="l09618"></a>09618 <span class="preprocessor"></span><span class="preprocessor">        #define INT_MGMT_BITS                                (1)</span>
<a name="l09619"></a>09619 <span class="preprocessor"></span>        <span class="comment">/* INT_TIM2 field */</span>
<a name="l09620"></a>09620 <span class="preprocessor">        #define INT_TIM2                                     (0x00000002u)</span>
<a name="l09621"></a>09621 <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIM2_MASK                                (0x00000002u)</span>
<a name="l09622"></a>09622 <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIM2_BIT                                 (1)</span>
<a name="l09623"></a>09623 <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIM2_BITS                                (1)</span>
<a name="l09624"></a>09624 <span class="preprocessor"></span>        <span class="comment">/* INT_TIM1 field */</span>
<a name="l09625"></a>09625 <span class="preprocessor">        #define INT_TIM1                                     (0x00000001u)</span>
<a name="l09626"></a>09626 <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIM1_MASK                                (0x00000001u)</span>
<a name="l09627"></a>09627 <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIM1_BIT                                 (0)</span>
<a name="l09628"></a>09628 <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIM1_BITS                                (1)</span>
<a name="l09629"></a>09629 <span class="preprocessor"></span>
<a name="l09630"></a><a class="code" href="regs_8h.html#ad72cf6cdada60d85d905fd85e236f685">09630</a> <span class="preprocessor">#define INT_ACTIVE                                           *((volatile int32u *)0xE000E300u)</span>
<a name="l09631"></a><a class="code" href="regs_8h.html#ac084ba188a56e7361c2bf998ccc91b15">09631</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_ACTIVE_REG                                       *((volatile int32u *)0xE000E300u)</span>
<a name="l09632"></a><a class="code" href="regs_8h.html#a635733f89c707d818a2c070573c1e946">09632</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_ACTIVE_ADDR                                      (0xE000E300u)</span>
<a name="l09633"></a><a class="code" href="regs_8h.html#a1841792578006f6e452091aee5634462">09633</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_ACTIVE_RESET                                     (0x00000000u)</span>
<a name="l09634"></a>09634 <span class="preprocessor"></span>        <span class="comment">/* INT_DEBUG field */</span>
<a name="l09635"></a><a class="code" href="regs_8h.html#ab9bb3933216489e6783ccfa3d979da54">09635</a> <span class="preprocessor">        #define INT_DEBUG                                    (0x00010000u)</span>
<a name="l09636"></a><a class="code" href="regs_8h.html#ac44f3124e5d5606e42ba1cc1628ce406">09636</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_DEBUG_MASK                               (0x00010000u)</span>
<a name="l09637"></a><a class="code" href="regs_8h.html#a79cb90693ed7fd44650d1f370e925bb1">09637</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_DEBUG_BIT                                (16)</span>
<a name="l09638"></a><a class="code" href="regs_8h.html#a3802f68ff42d49a3a1e81f27f033f24d">09638</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_DEBUG_BITS                               (1)</span>
<a name="l09639"></a>09639 <span class="preprocessor"></span>        <span class="comment">/* INT_IRQD field */</span>
<a name="l09640"></a><a class="code" href="regs_8h.html#a4287321d0195737257f8f7505db7467f">09640</a> <span class="preprocessor">        #define INT_IRQD                                     (0x00008000u)</span>
<a name="l09641"></a><a class="code" href="regs_8h.html#abef4a6aef889144fe88311c7e5a8326c">09641</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_IRQD_MASK                                (0x00008000u)</span>
<a name="l09642"></a><a class="code" href="regs_8h.html#ae64178618785573374b03215ea102313">09642</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_IRQD_BIT                                 (15)</span>
<a name="l09643"></a><a class="code" href="regs_8h.html#a64074a0af6500b68a3f7bdfa087e9c12">09643</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_IRQD_BITS                                (1)</span>
<a name="l09644"></a>09644 <span class="preprocessor"></span>        <span class="comment">/* INT_IRQC field */</span>
<a name="l09645"></a><a class="code" href="regs_8h.html#a2c52ce03f52c556c334da0e50b35b0cc">09645</a> <span class="preprocessor">        #define INT_IRQC                                     (0x00004000u)</span>
<a name="l09646"></a><a class="code" href="regs_8h.html#a064858cc75e1ea2e3f85c254f528af4e">09646</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_IRQC_MASK                                (0x00004000u)</span>
<a name="l09647"></a><a class="code" href="regs_8h.html#aea21a085175a910e7ae789291643ec1d">09647</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_IRQC_BIT                                 (14)</span>
<a name="l09648"></a><a class="code" href="regs_8h.html#a436aaabeb2f4e582eac0d3f20816e2d6">09648</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_IRQC_BITS                                (1)</span>
<a name="l09649"></a>09649 <span class="preprocessor"></span>        <span class="comment">/* INT_IRQB field */</span>
<a name="l09650"></a><a class="code" href="regs_8h.html#a446e6f8a12c8f44c40c6ff4514283e96">09650</a> <span class="preprocessor">        #define INT_IRQB                                     (0x00002000u)</span>
<a name="l09651"></a><a class="code" href="regs_8h.html#a7bdaba219307a9028f03557fd3ef05e1">09651</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_IRQB_MASK                                (0x00002000u)</span>
<a name="l09652"></a><a class="code" href="regs_8h.html#aa138fbf61d93fb71438fa798b36cbdbc">09652</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_IRQB_BIT                                 (13)</span>
<a name="l09653"></a><a class="code" href="regs_8h.html#a8951fb02c770ce2dcc5e3968dff60d8f">09653</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_IRQB_BITS                                (1)</span>
<a name="l09654"></a>09654 <span class="preprocessor"></span>        <span class="comment">/* INT_IRQA field */</span>
<a name="l09655"></a><a class="code" href="regs_8h.html#abd4ae66a74ea71c300c59e9e0f5913b5">09655</a> <span class="preprocessor">        #define INT_IRQA                                     (0x00001000u)</span>
<a name="l09656"></a><a class="code" href="regs_8h.html#af8572b8c849098f5020e53e94d6331ff">09656</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_IRQA_MASK                                (0x00001000u)</span>
<a name="l09657"></a><a class="code" href="regs_8h.html#a7181b13ef7c6f27e114c81b17fc62c60">09657</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_IRQA_BIT                                 (12)</span>
<a name="l09658"></a><a class="code" href="regs_8h.html#a3572a72785b8aff0f65cd901ec0ec560">09658</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_IRQA_BITS                                (1)</span>
<a name="l09659"></a>09659 <span class="preprocessor"></span>        <span class="comment">/* INT_ADC field */</span>
<a name="l09660"></a><a class="code" href="regs_8h.html#a06ff5ce8cfa576915ce9e083913926f2">09660</a> <span class="preprocessor">        #define INT_ADC                                      (0x00000800u)</span>
<a name="l09661"></a><a class="code" href="regs_8h.html#a8130e0d5aae76774075c3e1a80e6f6ee">09661</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_ADC_MASK                                 (0x00000800u)</span>
<a name="l09662"></a><a class="code" href="regs_8h.html#af30fea1e43a2068790ec4e4e1627bf2d">09662</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_ADC_BIT                                  (11)</span>
<a name="l09663"></a><a class="code" href="regs_8h.html#a1f92b75a2674984e86252652eb265dd1">09663</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_ADC_BITS                                 (1)</span>
<a name="l09664"></a>09664 <span class="preprocessor"></span>        <span class="comment">/* INT_MACRX field */</span>
<a name="l09665"></a><a class="code" href="regs_8h.html#af5aa6387478e2f096f2e7a9ed6f2f6df">09665</a> <span class="preprocessor">        #define INT_MACRX                                    (0x00000400u)</span>
<a name="l09666"></a><a class="code" href="regs_8h.html#a01842118871a060f4e795c26743c3395">09666</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_MACRX_MASK                               (0x00000400u)</span>
<a name="l09667"></a><a class="code" href="regs_8h.html#a1ab9660694dc4c9b3881abf0f214528f">09667</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_MACRX_BIT                                (10)</span>
<a name="l09668"></a><a class="code" href="regs_8h.html#aed3bbefce3d47346096ae975df3a4b19">09668</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_MACRX_BITS                               (1)</span>
<a name="l09669"></a>09669 <span class="preprocessor"></span>        <span class="comment">/* INT_MACTX field */</span>
<a name="l09670"></a><a class="code" href="regs_8h.html#a71e28e97950a55c15d19a1d7ef0006e2">09670</a> <span class="preprocessor">        #define INT_MACTX                                    (0x00000200u)</span>
<a name="l09671"></a><a class="code" href="regs_8h.html#a26032528020993485d2e29d6900c28fd">09671</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_MACTX_MASK                               (0x00000200u)</span>
<a name="l09672"></a><a class="code" href="regs_8h.html#abea08859b5d2ae0264a6f2b02e93c0e7">09672</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_MACTX_BIT                                (9)</span>
<a name="l09673"></a><a class="code" href="regs_8h.html#adf08fb01959ebfd2f7dbf75cca954dba">09673</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_MACTX_BITS                               (1)</span>
<a name="l09674"></a>09674 <span class="preprocessor"></span>        <span class="comment">/* INT_MACTMR field */</span>
<a name="l09675"></a><a class="code" href="regs_8h.html#abb3766a1ae5cd541578556fb9545ff95">09675</a> <span class="preprocessor">        #define INT_MACTMR                                   (0x00000100u)</span>
<a name="l09676"></a><a class="code" href="regs_8h.html#aca889513a6abfd20f16745e5dc5072d6">09676</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_MACTMR_MASK                              (0x00000100u)</span>
<a name="l09677"></a><a class="code" href="regs_8h.html#a34f3dafe8735a32952af9d1855b461e4">09677</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_MACTMR_BIT                               (8)</span>
<a name="l09678"></a><a class="code" href="regs_8h.html#a54c7f7a522d50b94c33f289b005f0d26">09678</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_MACTMR_BITS                              (1)</span>
<a name="l09679"></a>09679 <span class="preprocessor"></span>        <span class="comment">/* INT_SEC field */</span>
<a name="l09680"></a><a class="code" href="regs_8h.html#ad2aa0e5572055228664226ee05fff60f">09680</a> <span class="preprocessor">        #define INT_SEC                                      (0x00000080u)</span>
<a name="l09681"></a><a class="code" href="regs_8h.html#a1a3e6bb32f117451d84c3cb9678b1757">09681</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_SEC_MASK                                 (0x00000080u)</span>
<a name="l09682"></a><a class="code" href="regs_8h.html#add9dd06b57c3fcc8b5a0fa7ae74a4004">09682</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_SEC_BIT                                  (7)</span>
<a name="l09683"></a><a class="code" href="regs_8h.html#a35583ff327728e2dd72aa8ad0bb308c3">09683</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_SEC_BITS                                 (1)</span>
<a name="l09684"></a>09684 <span class="preprocessor"></span>        <span class="comment">/* INT_SC2 field */</span>
<a name="l09685"></a><a class="code" href="regs_8h.html#a3cdc75fdb38eb946bf4e25777d94868d">09685</a> <span class="preprocessor">        #define INT_SC2                                      (0x00000040u)</span>
<a name="l09686"></a><a class="code" href="regs_8h.html#a97a149218af7db72eebc528154636884">09686</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_SC2_MASK                                 (0x00000040u)</span>
<a name="l09687"></a><a class="code" href="regs_8h.html#a6f64fe8bc0652f4cd347b933f8b428f4">09687</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_SC2_BIT                                  (6)</span>
<a name="l09688"></a><a class="code" href="regs_8h.html#a6e3e5f58df2513b9e57375a99fc4b5bd">09688</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_SC2_BITS                                 (1)</span>
<a name="l09689"></a>09689 <span class="preprocessor"></span>        <span class="comment">/* INT_SC1 field */</span>
<a name="l09690"></a><a class="code" href="regs_8h.html#ac08c617bbfa2e19e5451e4221756677a">09690</a> <span class="preprocessor">        #define INT_SC1                                      (0x00000020u)</span>
<a name="l09691"></a><a class="code" href="regs_8h.html#a25f6fdca016c437c70cbe2ce00a6f141">09691</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_SC1_MASK                                 (0x00000020u)</span>
<a name="l09692"></a><a class="code" href="regs_8h.html#a92bfa0b6b66fa737fd15088fcd290286">09692</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_SC1_BIT                                  (5)</span>
<a name="l09693"></a><a class="code" href="regs_8h.html#a56b9d2eeb270ae24f8ab8033abcf389c">09693</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_SC1_BITS                                 (1)</span>
<a name="l09694"></a>09694 <span class="preprocessor"></span>        <span class="comment">/* INT_SLEEPTMR field */</span>
<a name="l09695"></a><a class="code" href="regs_8h.html#af81a6808df3b6f0f85a4b4b74fb26392">09695</a> <span class="preprocessor">        #define INT_SLEEPTMR                                 (0x00000010u)</span>
<a name="l09696"></a><a class="code" href="regs_8h.html#a4d0fe5648ede94e1b6fa10051eba7cd4">09696</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_SLEEPTMR_MASK                            (0x00000010u)</span>
<a name="l09697"></a><a class="code" href="regs_8h.html#a5e024c6e344fcdeb13ec6c541f16d188">09697</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_SLEEPTMR_BIT                             (4)</span>
<a name="l09698"></a><a class="code" href="regs_8h.html#a7da5a60ca4a3a6f5ed83f08ce41aae35">09698</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_SLEEPTMR_BITS                            (1)</span>
<a name="l09699"></a>09699 <span class="preprocessor"></span>        <span class="comment">/* INT_BB field */</span>
<a name="l09700"></a><a class="code" href="regs_8h.html#aa8f55e1c85a45b6678941ae8cd802716">09700</a> <span class="preprocessor">        #define INT_BB                                       (0x00000008u)</span>
<a name="l09701"></a><a class="code" href="regs_8h.html#ae52b6ca10af1ca6e306ee437b8a30a38">09701</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_BB_MASK                                  (0x00000008u)</span>
<a name="l09702"></a><a class="code" href="regs_8h.html#aa1982c7664a34f7416efec35e1976339">09702</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_BB_BIT                                   (3)</span>
<a name="l09703"></a><a class="code" href="regs_8h.html#a12c0e58cadcb3120001fe47f85b52d28">09703</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_BB_BITS                                  (1)</span>
<a name="l09704"></a>09704 <span class="preprocessor"></span>        <span class="comment">/* INT_MGMT field */</span>
<a name="l09705"></a><a class="code" href="regs_8h.html#a6f330ae3ff046deb5b589995fd8777f6">09705</a> <span class="preprocessor">        #define INT_MGMT                                     (0x00000004u)</span>
<a name="l09706"></a><a class="code" href="regs_8h.html#a91d5f07e74b58240439ebfe8f2d5268b">09706</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_MGMT_MASK                                (0x00000004u)</span>
<a name="l09707"></a><a class="code" href="regs_8h.html#af6a0a78199e098118b05cd1389038f40">09707</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_MGMT_BIT                                 (2)</span>
<a name="l09708"></a><a class="code" href="regs_8h.html#a92ff629c88e39eaae0e864eb523ff23f">09708</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_MGMT_BITS                                (1)</span>
<a name="l09709"></a>09709 <span class="preprocessor"></span>        <span class="comment">/* INT_TIM2 field */</span>
<a name="l09710"></a><a class="code" href="regs_8h.html#a4a78005568eeb80a94230627b4fcf4ed">09710</a> <span class="preprocessor">        #define INT_TIM2                                     (0x00000002u)</span>
<a name="l09711"></a><a class="code" href="regs_8h.html#a59c85e223324acfcb7f27a9a8b812918">09711</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIM2_MASK                                (0x00000002u)</span>
<a name="l09712"></a><a class="code" href="regs_8h.html#aa3972109259730dc13f2fffdc7dab438">09712</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIM2_BIT                                 (1)</span>
<a name="l09713"></a><a class="code" href="regs_8h.html#a255a9de2d7fdace3b38fcf6ebdf87608">09713</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIM2_BITS                                (1)</span>
<a name="l09714"></a>09714 <span class="preprocessor"></span>        <span class="comment">/* INT_TIM1 field */</span>
<a name="l09715"></a><a class="code" href="regs_8h.html#a8e6e6a5515f425c46b27dd3ea83dd0f9">09715</a> <span class="preprocessor">        #define INT_TIM1                                     (0x00000001u)</span>
<a name="l09716"></a><a class="code" href="regs_8h.html#aad572a01bea7dd84f461a66e70da8e7c">09716</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIM1_MASK                                (0x00000001u)</span>
<a name="l09717"></a><a class="code" href="regs_8h.html#a451b8309aeee0380ba04317edc89235d">09717</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIM1_BIT                                 (0)</span>
<a name="l09718"></a><a class="code" href="regs_8h.html#aa667a7897310126b1af1c1b51cd031bc">09718</a> <span class="preprocessor"></span><span class="preprocessor">        #define INT_TIM1_BITS                                (1)</span>
<a name="l09719"></a>09719 <span class="preprocessor"></span>
<a name="l09720"></a><a class="code" href="regs_8h.html#a0e3a54ed31c34c6b2a156c32c9109b17">09720</a> <span class="preprocessor">#define NVIC_IPR_3to0                                        *((volatile int32u *)0xE000E400u)</span>
<a name="l09721"></a><a class="code" href="regs_8h.html#a61735b7291b6f722cb75f4e4e8e2a42e">09721</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_IPR_3to0_REG                                    *((volatile int32u *)0xE000E400u)</span>
<a name="l09722"></a><a class="code" href="regs_8h.html#adf53961d2ab6ad2d755467fb81ebb355">09722</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_IPR_3to0_ADDR                                   (0xE000E400u)</span>
<a name="l09723"></a><a class="code" href="regs_8h.html#a36d164bb72b90f38f272246466955679">09723</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_IPR_3to0_RESET                                  (0x00000000u)</span>
<a name="l09724"></a>09724 <span class="preprocessor"></span>        <span class="comment">/* PRI_3 field */</span>
<a name="l09725"></a><a class="code" href="regs_8h.html#a3e7092ac7fe0c85f146f9c8ee399e291">09725</a> <span class="preprocessor">        #define NVIC_IPR_3to0_PRI_3                          (0xFF000000u)</span>
<a name="l09726"></a><a class="code" href="regs_8h.html#ae5ef86eb8d49fd01733039f81aa9ff71">09726</a> <span class="preprocessor"></span><span class="preprocessor">        #define NVIC_IPR_3to0_PRI_3_MASK                     (0xFF000000u)</span>
<a name="l09727"></a><a class="code" href="regs_8h.html#a093d1ac9c95bbe5594d3c9d630c673d5">09727</a> <span class="preprocessor"></span><span class="preprocessor">        #define NVIC_IPR_3to0_PRI_3_BIT                      (24)</span>
<a name="l09728"></a><a class="code" href="regs_8h.html#a4b23c8b75372d4cf7ac385865860f634">09728</a> <span class="preprocessor"></span><span class="preprocessor">        #define NVIC_IPR_3to0_PRI_3_BITS                     (8)</span>
<a name="l09729"></a>09729 <span class="preprocessor"></span>        <span class="comment">/* PRI_2 field */</span>
<a name="l09730"></a><a class="code" href="regs_8h.html#a07e13a01f28390ab4d77ffa1ffb7cc69">09730</a> <span class="preprocessor">        #define NVIC_IPR_3to0_PRI_2                          (0x00FF0000u)</span>
<a name="l09731"></a><a class="code" href="regs_8h.html#aa400776f63f6371774f6383f26c880e7">09731</a> <span class="preprocessor"></span><span class="preprocessor">        #define NVIC_IPR_3to0_PRI_2_MASK                     (0x00FF0000u)</span>
<a name="l09732"></a><a class="code" href="regs_8h.html#ac5527002320fbf436638a888fc75ef9a">09732</a> <span class="preprocessor"></span><span class="preprocessor">        #define NVIC_IPR_3to0_PRI_2_BIT                      (16)</span>
<a name="l09733"></a><a class="code" href="regs_8h.html#a7676e9f37119d434d8fa04bf5f684758">09733</a> <span class="preprocessor"></span><span class="preprocessor">        #define NVIC_IPR_3to0_PRI_2_BITS                     (8)</span>
<a name="l09734"></a>09734 <span class="preprocessor"></span>        <span class="comment">/* PRI_1 field */</span>
<a name="l09735"></a><a class="code" href="regs_8h.html#ab104231f0f1f00d53bdfdc9dc348a530">09735</a> <span class="preprocessor">        #define NVIC_IPR_3to0_PRI_1                          (0x0000FF00u)</span>
<a name="l09736"></a><a class="code" href="regs_8h.html#a385c5c8c6588d3431d664a0832718ed3">09736</a> <span class="preprocessor"></span><span class="preprocessor">        #define NVIC_IPR_3to0_PRI_1_MASK                     (0x0000FF00u)</span>
<a name="l09737"></a><a class="code" href="regs_8h.html#a62e91a401c582501fa6452b4e78c41c5">09737</a> <span class="preprocessor"></span><span class="preprocessor">        #define NVIC_IPR_3to0_PRI_1_BIT                      (8)</span>
<a name="l09738"></a><a class="code" href="regs_8h.html#ab46bdbcdc04c3ce384ca907f097ecd41">09738</a> <span class="preprocessor"></span><span class="preprocessor">        #define NVIC_IPR_3to0_PRI_1_BITS                     (8)</span>
<a name="l09739"></a>09739 <span class="preprocessor"></span>        <span class="comment">/* PRI_0 field */</span>
<a name="l09740"></a><a class="code" href="regs_8h.html#a6c77e06c7260013eff1d2fa8b557eb78">09740</a> <span class="preprocessor">        #define NVIC_IPR_3to0_PRI_0                          (0x000000FFu)</span>
<a name="l09741"></a><a class="code" href="regs_8h.html#a95bfa606e52c0afa65f49f9b9f1d1057">09741</a> <span class="preprocessor"></span><span class="preprocessor">        #define NVIC_IPR_3to0_PRI_0_MASK                     (0x000000FFu)</span>
<a name="l09742"></a><a class="code" href="regs_8h.html#a90ea6d027a91ec00655f6382d2853fcc">09742</a> <span class="preprocessor"></span><span class="preprocessor">        #define NVIC_IPR_3to0_PRI_0_BIT                      (0)</span>
<a name="l09743"></a><a class="code" href="regs_8h.html#a465c7fe5142992050746e9d049b5975b">09743</a> <span class="preprocessor"></span><span class="preprocessor">        #define NVIC_IPR_3to0_PRI_0_BITS                     (8)</span>
<a name="l09744"></a>09744 <span class="preprocessor"></span>
<a name="l09745"></a><a class="code" href="regs_8h.html#a4e0c4511221e62d3cd4f326fe5b3795b">09745</a> <span class="preprocessor">#define NVIC_IPR_7to4                                        *((volatile int32u *)0xE000E404u)</span>
<a name="l09746"></a><a class="code" href="regs_8h.html#a9abe22d6eacb95f276701e0559a48d63">09746</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_IPR_7to4_REG                                    *((volatile int32u *)0xE000E404u)</span>
<a name="l09747"></a><a class="code" href="regs_8h.html#a4557a8c37b713eec11bb198970d7d9c5">09747</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_IPR_7to4_ADDR                                   (0xE000E404u)</span>
<a name="l09748"></a><a class="code" href="regs_8h.html#ae01dc53b5a9b37e6a6fd036a7b21b25a">09748</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_IPR_7to4_RESET                                  (0x00000000u)</span>
<a name="l09749"></a>09749 <span class="preprocessor"></span>        <span class="comment">/* PRI_7 field */</span>
<a name="l09750"></a><a class="code" href="regs_8h.html#af2b1bf8a74d6f70db62b24122f58239e">09750</a> <span class="preprocessor">        #define NVIC_IPR_7to4_PRI_7                          (0xFF000000u)</span>
<a name="l09751"></a><a class="code" href="regs_8h.html#aa0fb22ad8a9eb7a427a33e12b2182644">09751</a> <span class="preprocessor"></span><span class="preprocessor">        #define NVIC_IPR_7to4_PRI_7_MASK                     (0xFF000000u)</span>
<a name="l09752"></a><a class="code" href="regs_8h.html#ac5a93bbf32eafa232fd6a6f5877a9c78">09752</a> <span class="preprocessor"></span><span class="preprocessor">        #define NVIC_IPR_7to4_PRI_7_BIT                      (24)</span>
<a name="l09753"></a><a class="code" href="regs_8h.html#a2211b4896522f0cca234cc4d3e2a92a5">09753</a> <span class="preprocessor"></span><span class="preprocessor">        #define NVIC_IPR_7to4_PRI_7_BITS                     (8)</span>
<a name="l09754"></a>09754 <span class="preprocessor"></span>        <span class="comment">/* PRI_6 field */</span>
<a name="l09755"></a><a class="code" href="regs_8h.html#abc2a04498624e7f42d5e9a3d00ffedbd">09755</a> <span class="preprocessor">        #define NVIC_IPR_7to4_PRI_6                          (0x00FF0000u)</span>
<a name="l09756"></a><a class="code" href="regs_8h.html#a59975af7e79f957ce9e452e784dd6aa1">09756</a> <span class="preprocessor"></span><span class="preprocessor">        #define NVIC_IPR_7to4_PRI_6_MASK                     (0x00FF0000u)</span>
<a name="l09757"></a><a class="code" href="regs_8h.html#a6eac864f248c09881e98ffeb01c8ed9b">09757</a> <span class="preprocessor"></span><span class="preprocessor">        #define NVIC_IPR_7to4_PRI_6_BIT                      (16)</span>
<a name="l09758"></a><a class="code" href="regs_8h.html#ad57d5729a5c9bc4899c5d2d2d19aa366">09758</a> <span class="preprocessor"></span><span class="preprocessor">        #define NVIC_IPR_7to4_PRI_6_BITS                     (8)</span>
<a name="l09759"></a>09759 <span class="preprocessor"></span>        <span class="comment">/* PRI_5 field */</span>
<a name="l09760"></a><a class="code" href="regs_8h.html#a606b41dcdf57369754e9e223c56a66f2">09760</a> <span class="preprocessor">        #define NVIC_IPR_7to4_PRI_5                          (0x0000FF00u)</span>
<a name="l09761"></a><a class="code" href="regs_8h.html#ac84e127bea5f91eea65862ce5e7fcdcd">09761</a> <span class="preprocessor"></span><span class="preprocessor">        #define NVIC_IPR_7to4_PRI_5_MASK                     (0x0000FF00u)</span>
<a name="l09762"></a><a class="code" href="regs_8h.html#ab0f82398028aca18f72c13b0b3810f1d">09762</a> <span class="preprocessor"></span><span class="preprocessor">        #define NVIC_IPR_7to4_PRI_5_BIT                      (8)</span>
<a name="l09763"></a><a class="code" href="regs_8h.html#a487c07d29ac0c2887eddde01271d343b">09763</a> <span class="preprocessor"></span><span class="preprocessor">        #define NVIC_IPR_7to4_PRI_5_BITS                     (8)</span>
<a name="l09764"></a>09764 <span class="preprocessor"></span>        <span class="comment">/* PRI_4 field */</span>
<a name="l09765"></a><a class="code" href="regs_8h.html#a4504fbd76e83700f0eba2db92150e6a7">09765</a> <span class="preprocessor">        #define NVIC_IPR_7to4_PRI_4                          (0x000000FFu)</span>
<a name="l09766"></a><a class="code" href="regs_8h.html#aa99957ff4fc6625501b53e3eb6f02fb8">09766</a> <span class="preprocessor"></span><span class="preprocessor">        #define NVIC_IPR_7to4_PRI_4_MASK                     (0x000000FFu)</span>
<a name="l09767"></a><a class="code" href="regs_8h.html#ac97ad974e4118e4931f8c904ce8087fe">09767</a> <span class="preprocessor"></span><span class="preprocessor">        #define NVIC_IPR_7to4_PRI_4_BIT                      (0)</span>
<a name="l09768"></a><a class="code" href="regs_8h.html#ad72d4ff5d6a0f2d5adae7c2883a50792">09768</a> <span class="preprocessor"></span><span class="preprocessor">        #define NVIC_IPR_7to4_PRI_4_BITS                     (8)</span>
<a name="l09769"></a>09769 <span class="preprocessor"></span>
<a name="l09770"></a><a class="code" href="regs_8h.html#afaee57d52a994291f1fd2f22b1013da9">09770</a> <span class="preprocessor">#define NVIC_IPR_11to8                                       *((volatile int32u *)0xE000E408u)</span>
<a name="l09771"></a><a class="code" href="regs_8h.html#a918ab82665c8c25648a0e72dbf0aad16">09771</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_IPR_11to8_REG                                   *((volatile int32u *)0xE000E408u)</span>
<a name="l09772"></a><a class="code" href="regs_8h.html#a389f295bdaa73dfb48d4dfe87fe1b793">09772</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_IPR_11to8_ADDR                                  (0xE000E408u)</span>
<a name="l09773"></a><a class="code" href="regs_8h.html#a07c40168892d9af389a44bdf6a4ad9cd">09773</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_IPR_11to8_RESET                                 (0x00000000u)</span>
<a name="l09774"></a>09774 <span class="preprocessor"></span>        <span class="comment">/* PRI_11 field */</span>
<a name="l09775"></a><a class="code" href="regs_8h.html#ad4e7466b31f8592ad3072a8ebd3cd16d">09775</a> <span class="preprocessor">        #define NVIC_IPR_11to8_PRI_11                        (0xFF000000u)</span>
<a name="l09776"></a><a class="code" href="regs_8h.html#a9e04bbbb98c44a05fa6156bdc75b3216">09776</a> <span class="preprocessor"></span><span class="preprocessor">        #define NVIC_IPR_11to8_PRI_11_MASK                   (0xFF000000u)</span>
<a name="l09777"></a><a class="code" href="regs_8h.html#abee77e749fe66b2cb09c9b8cfea5c106">09777</a> <span class="preprocessor"></span><span class="preprocessor">        #define NVIC_IPR_11to8_PRI_11_BIT                    (24)</span>
<a name="l09778"></a><a class="code" href="regs_8h.html#abbad9a6667355187e91a605a9f4f962f">09778</a> <span class="preprocessor"></span><span class="preprocessor">        #define NVIC_IPR_11to8_PRI_11_BITS                   (8)</span>
<a name="l09779"></a>09779 <span class="preprocessor"></span>        <span class="comment">/* PRI_10 field */</span>
<a name="l09780"></a><a class="code" href="regs_8h.html#a26182b60f3b317eb0f1119e07857fc73">09780</a> <span class="preprocessor">        #define NVIC_IPR_11to8_PRI_10                        (0x00FF0000u)</span>
<a name="l09781"></a><a class="code" href="regs_8h.html#aefa02b098e82f7d387074e615ff736ff">09781</a> <span class="preprocessor"></span><span class="preprocessor">        #define NVIC_IPR_11to8_PRI_10_MASK                   (0x00FF0000u)</span>
<a name="l09782"></a><a class="code" href="regs_8h.html#a6e52fd4b27c1fc0d8c5b1d32df504834">09782</a> <span class="preprocessor"></span><span class="preprocessor">        #define NVIC_IPR_11to8_PRI_10_BIT                    (16)</span>
<a name="l09783"></a><a class="code" href="regs_8h.html#a5cacf9fd4126e1b253ed7cdce96c06c5">09783</a> <span class="preprocessor"></span><span class="preprocessor">        #define NVIC_IPR_11to8_PRI_10_BITS                   (8)</span>
<a name="l09784"></a>09784 <span class="preprocessor"></span>        <span class="comment">/* PRI_9 field */</span>
<a name="l09785"></a><a class="code" href="regs_8h.html#aed7023e1161986854d37ee7ef42a8aee">09785</a> <span class="preprocessor">        #define NVIC_IPR_11to8_PRI_9                         (0x0000FF00u)</span>
<a name="l09786"></a><a class="code" href="regs_8h.html#a6e4bb1dca4fcdbc404e4819ef970ef97">09786</a> <span class="preprocessor"></span><span class="preprocessor">        #define NVIC_IPR_11to8_PRI_9_MASK                    (0x0000FF00u)</span>
<a name="l09787"></a><a class="code" href="regs_8h.html#a307648b6633aec8ae264870e66dd3ad0">09787</a> <span class="preprocessor"></span><span class="preprocessor">        #define NVIC_IPR_11to8_PRI_9_BIT                     (8)</span>
<a name="l09788"></a><a class="code" href="regs_8h.html#a73d5392776196e8f4537e1d9f33d97dc">09788</a> <span class="preprocessor"></span><span class="preprocessor">        #define NVIC_IPR_11to8_PRI_9_BITS                    (8)</span>
<a name="l09789"></a>09789 <span class="preprocessor"></span>        <span class="comment">/* PRI_8 field */</span>
<a name="l09790"></a><a class="code" href="regs_8h.html#a62964c6bb4915a03627b17c5ab73d01f">09790</a> <span class="preprocessor">        #define NVIC_IPR_11to8_PRI_8                         (0x000000FFu)</span>
<a name="l09791"></a><a class="code" href="regs_8h.html#a3d1a8904b0acd97a02b4aa54f0d72adc">09791</a> <span class="preprocessor"></span><span class="preprocessor">        #define NVIC_IPR_11to8_PRI_8_MASK                    (0x000000FFu)</span>
<a name="l09792"></a><a class="code" href="regs_8h.html#ab073ad43f071d96a6e356df456f0dfe3">09792</a> <span class="preprocessor"></span><span class="preprocessor">        #define NVIC_IPR_11to8_PRI_8_BIT                     (0)</span>
<a name="l09793"></a><a class="code" href="regs_8h.html#adc9e7bca95fed7e5ec6f2f448a88a8da">09793</a> <span class="preprocessor"></span><span class="preprocessor">        #define NVIC_IPR_11to8_PRI_8_BITS                    (8)</span>
<a name="l09794"></a>09794 <span class="preprocessor"></span>
<a name="l09795"></a><a class="code" href="regs_8h.html#a3e1dc55b82e801a3637d49f46ee4ef56">09795</a> <span class="preprocessor">#define NVIC_IPR_15to12                                      *((volatile int32u *)0xE000E40Cu)</span>
<a name="l09796"></a><a class="code" href="regs_8h.html#a6ccd67c355c770b31562c4b1dc6a7481">09796</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_IPR_15to12_REG                                  *((volatile int32u *)0xE000E40Cu)</span>
<a name="l09797"></a><a class="code" href="regs_8h.html#a215f95c0d73f65ddf23561f738cd4fe9">09797</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_IPR_15to12_ADDR                                 (0xE000E40Cu)</span>
<a name="l09798"></a><a class="code" href="regs_8h.html#a1d9b8ebbacd0f26aec0393532c514cdf">09798</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_IPR_15to12_RESET                                (0x00000000u)</span>
<a name="l09799"></a>09799 <span class="preprocessor"></span>        <span class="comment">/* PRI_15 field */</span>
<a name="l09800"></a><a class="code" href="regs_8h.html#a538bc7d06e65c739bb3535a1bb00a589">09800</a> <span class="preprocessor">        #define NVIC_IPR_15to12_PRI_15                       (0xFF000000u)</span>
<a name="l09801"></a><a class="code" href="regs_8h.html#ab635eae6376045348261cf405201ce38">09801</a> <span class="preprocessor"></span><span class="preprocessor">        #define NVIC_IPR_15to12_PRI_15_MASK                  (0xFF000000u)</span>
<a name="l09802"></a><a class="code" href="regs_8h.html#a3d12ed9ec8c82dc2b3ef2d7419298e4a">09802</a> <span class="preprocessor"></span><span class="preprocessor">        #define NVIC_IPR_15to12_PRI_15_BIT                   (24)</span>
<a name="l09803"></a><a class="code" href="regs_8h.html#a62d8d546ca826ff3a883b7f5fa5364f2">09803</a> <span class="preprocessor"></span><span class="preprocessor">        #define NVIC_IPR_15to12_PRI_15_BITS                  (8)</span>
<a name="l09804"></a>09804 <span class="preprocessor"></span>        <span class="comment">/* PRI_14 field */</span>
<a name="l09805"></a><a class="code" href="regs_8h.html#abbe0332c2b78e7f8e0409e111173d230">09805</a> <span class="preprocessor">        #define NVIC_IPR_15to12_PRI_14                       (0x00FF0000u)</span>
<a name="l09806"></a><a class="code" href="regs_8h.html#a59d2ec4c2713f9dbbf492b7d8d076ad7">09806</a> <span class="preprocessor"></span><span class="preprocessor">        #define NVIC_IPR_15to12_PRI_14_MASK                  (0x00FF0000u)</span>
<a name="l09807"></a><a class="code" href="regs_8h.html#a0563eb31fc042c6c97d9ce46f4bfedaa">09807</a> <span class="preprocessor"></span><span class="preprocessor">        #define NVIC_IPR_15to12_PRI_14_BIT                   (16)</span>
<a name="l09808"></a><a class="code" href="regs_8h.html#a3a1ff4929ab644fd213f64699401f72f">09808</a> <span class="preprocessor"></span><span class="preprocessor">        #define NVIC_IPR_15to12_PRI_14_BITS                  (8)</span>
<a name="l09809"></a>09809 <span class="preprocessor"></span>        <span class="comment">/* PRI_13 field */</span>
<a name="l09810"></a><a class="code" href="regs_8h.html#afb43ec7aae7a1677306827fc0783d58c">09810</a> <span class="preprocessor">        #define NVIC_IPR_15to12_PRI_13                       (0x0000FF00u)</span>
<a name="l09811"></a><a class="code" href="regs_8h.html#ad16577e910586404685fa0621ffef1cc">09811</a> <span class="preprocessor"></span><span class="preprocessor">        #define NVIC_IPR_15to12_PRI_13_MASK                  (0x0000FF00u)</span>
<a name="l09812"></a><a class="code" href="regs_8h.html#a753474343c64e839961f089d139e1ef3">09812</a> <span class="preprocessor"></span><span class="preprocessor">        #define NVIC_IPR_15to12_PRI_13_BIT                   (8)</span>
<a name="l09813"></a><a class="code" href="regs_8h.html#a35bfdc8e110ce6d9e5d443a4a5bcffb8">09813</a> <span class="preprocessor"></span><span class="preprocessor">        #define NVIC_IPR_15to12_PRI_13_BITS                  (8)</span>
<a name="l09814"></a>09814 <span class="preprocessor"></span>        <span class="comment">/* PRI_12 field */</span>
<a name="l09815"></a><a class="code" href="regs_8h.html#a31c6cff3c79ac31b4179753f4965587a">09815</a> <span class="preprocessor">        #define NVIC_IPR_15to12_PRI_12                       (0x000000FFu)</span>
<a name="l09816"></a><a class="code" href="regs_8h.html#a00b5f83755cdbb1834bc1e84d881554c">09816</a> <span class="preprocessor"></span><span class="preprocessor">        #define NVIC_IPR_15to12_PRI_12_MASK                  (0x000000FFu)</span>
<a name="l09817"></a><a class="code" href="regs_8h.html#a4a21ecdb8c3db671fdadf34aaffc2a75">09817</a> <span class="preprocessor"></span><span class="preprocessor">        #define NVIC_IPR_15to12_PRI_12_BIT                   (0)</span>
<a name="l09818"></a><a class="code" href="regs_8h.html#a781069dc452685343b068362193fde96">09818</a> <span class="preprocessor"></span><span class="preprocessor">        #define NVIC_IPR_15to12_PRI_12_BITS                  (8)</span>
<a name="l09819"></a>09819 <span class="preprocessor"></span>
<a name="l09820"></a><a class="code" href="regs_8h.html#a5e2eba31657cd64e494bf2c3bed849e3">09820</a> <span class="preprocessor">#define NVIC_IPR_19to16                                      *((volatile int32u *)0xE000E410u)</span>
<a name="l09821"></a><a class="code" href="regs_8h.html#aa4795df78c2e4f42849eb8984ef19baf">09821</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_IPR_19to16_REG                                  *((volatile int32u *)0xE000E410u)</span>
<a name="l09822"></a><a class="code" href="regs_8h.html#acddfc141dcc983c7cafc38f8b1a91e55">09822</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_IPR_19to16_ADDR                                 (0xE000E410u)</span>
<a name="l09823"></a><a class="code" href="regs_8h.html#a4a2b3dd48817a073117a6ed544f20daa">09823</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_IPR_19to16_RESET                                (0x00000000u)</span>
<a name="l09824"></a>09824 <span class="preprocessor"></span>        <span class="comment">/* PRI_19 field */</span>
<a name="l09825"></a><a class="code" href="regs_8h.html#ac87ec262c2b0d2154304aaeddcc65eed">09825</a> <span class="preprocessor">        #define NVIC_IPR_19to16_PRI_19                       (0xFF000000u)</span>
<a name="l09826"></a><a class="code" href="regs_8h.html#a8eec8a6421e82ad3c9993df8c337da62">09826</a> <span class="preprocessor"></span><span class="preprocessor">        #define NVIC_IPR_19to16_PRI_19_MASK                  (0xFF000000u)</span>
<a name="l09827"></a><a class="code" href="regs_8h.html#aedf008f32c3def3dc81fae5dce7937f2">09827</a> <span class="preprocessor"></span><span class="preprocessor">        #define NVIC_IPR_19to16_PRI_19_BIT                   (24)</span>
<a name="l09828"></a><a class="code" href="regs_8h.html#aefe7722f05ecda077eb7cfcef9d1d1ad">09828</a> <span class="preprocessor"></span><span class="preprocessor">        #define NVIC_IPR_19to16_PRI_19_BITS                  (8)</span>
<a name="l09829"></a>09829 <span class="preprocessor"></span>        <span class="comment">/* PRI_18 field */</span>
<a name="l09830"></a><a class="code" href="regs_8h.html#a014e502db0c4df0d942ddca91676521b">09830</a> <span class="preprocessor">        #define NVIC_IPR_19to16_PRI_18                       (0x00FF0000u)</span>
<a name="l09831"></a><a class="code" href="regs_8h.html#adcbca750d27924734fc6fea5fbcefade">09831</a> <span class="preprocessor"></span><span class="preprocessor">        #define NVIC_IPR_19to16_PRI_18_MASK                  (0x00FF0000u)</span>
<a name="l09832"></a><a class="code" href="regs_8h.html#a15c43002ac08970c405c584a39607ad1">09832</a> <span class="preprocessor"></span><span class="preprocessor">        #define NVIC_IPR_19to16_PRI_18_BIT                   (16)</span>
<a name="l09833"></a><a class="code" href="regs_8h.html#ac4d56a64e7359b8a3a6855f9c2a122ee">09833</a> <span class="preprocessor"></span><span class="preprocessor">        #define NVIC_IPR_19to16_PRI_18_BITS                  (8)</span>
<a name="l09834"></a>09834 <span class="preprocessor"></span>        <span class="comment">/* PRI_17 field */</span>
<a name="l09835"></a><a class="code" href="regs_8h.html#aa1948a72004816ea5533ed622ae55fcd">09835</a> <span class="preprocessor">        #define NVIC_IPR_19to16_PRI_17                       (0x0000FF00u)</span>
<a name="l09836"></a><a class="code" href="regs_8h.html#a90eca2dc3ddc859cf541327cc76ebd98">09836</a> <span class="preprocessor"></span><span class="preprocessor">        #define NVIC_IPR_19to16_PRI_17_MASK                  (0x0000FF00u)</span>
<a name="l09837"></a><a class="code" href="regs_8h.html#a85c47859bb562c04b7644f977a9c5333">09837</a> <span class="preprocessor"></span><span class="preprocessor">        #define NVIC_IPR_19to16_PRI_17_BIT                   (8)</span>
<a name="l09838"></a><a class="code" href="regs_8h.html#ab6204e9ddd1c361c8d3c7f7248c678fd">09838</a> <span class="preprocessor"></span><span class="preprocessor">        #define NVIC_IPR_19to16_PRI_17_BITS                  (8)</span>
<a name="l09839"></a>09839 <span class="preprocessor"></span>        <span class="comment">/* PRI_16 field */</span>
<a name="l09840"></a><a class="code" href="regs_8h.html#a7b3a9f5afce426f1479786eb0a83875a">09840</a> <span class="preprocessor">        #define NVIC_IPR_19to16_PRI_16                       (0x000000FFu)</span>
<a name="l09841"></a><a class="code" href="regs_8h.html#a609b2f71bb13fcc1a8f265dfdd802781">09841</a> <span class="preprocessor"></span><span class="preprocessor">        #define NVIC_IPR_19to16_PRI_16_MASK                  (0x000000FFu)</span>
<a name="l09842"></a><a class="code" href="regs_8h.html#ad2f609224313614b1082e78f1b62e360">09842</a> <span class="preprocessor"></span><span class="preprocessor">        #define NVIC_IPR_19to16_PRI_16_BIT                   (0)</span>
<a name="l09843"></a><a class="code" href="regs_8h.html#a8ac0cfcd9c6f485bdcca7ea4cebda66e">09843</a> <span class="preprocessor"></span><span class="preprocessor">        #define NVIC_IPR_19to16_PRI_16_BITS                  (8)</span>
<a name="l09844"></a>09844 <span class="preprocessor"></span>
<a name="l09845"></a><a class="code" href="regs_8h.html#acf40ec79f26f5d268eaf18c6f6413242">09845</a> <span class="preprocessor">#define SCS_CPUID                                            *((volatile int32u *)0xE000ED00u)</span>
<a name="l09846"></a><a class="code" href="regs_8h.html#afebe351a29605242ce56f9d0350b9f47">09846</a> <span class="preprocessor"></span><span class="preprocessor">#define SCS_CPUID_REG                                        *((volatile int32u *)0xE000ED00u)</span>
<a name="l09847"></a><a class="code" href="regs_8h.html#a1551449225f5f86592b1843732b457b6">09847</a> <span class="preprocessor"></span><span class="preprocessor">#define SCS_CPUID_ADDR                                       (0xE000ED00u)</span>
<a name="l09848"></a><a class="code" href="regs_8h.html#ac04fec9c892cf853e684c3b43ec99158">09848</a> <span class="preprocessor"></span><span class="preprocessor">#define SCS_CPUID_RESET                                      (0x411FC231u)</span>
<a name="l09849"></a>09849 <span class="preprocessor"></span>        <span class="comment">/* IMPLEMENTER field */</span>
<a name="l09850"></a><a class="code" href="regs_8h.html#a8efcc99f2b4b769cb8332f2d68dc75b7">09850</a> <span class="preprocessor">        #define SCS_CPUID_IMPLEMENTER                        (0xFF000000u)</span>
<a name="l09851"></a><a class="code" href="regs_8h.html#a3efd38e8ef0a30d3236e22064e59b2bc">09851</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_CPUID_IMPLEMENTER_MASK                   (0xFF000000u)</span>
<a name="l09852"></a><a class="code" href="regs_8h.html#a7738b2c16ea3f98658eaf30243e3e747">09852</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_CPUID_IMPLEMENTER_BIT                    (24)</span>
<a name="l09853"></a><a class="code" href="regs_8h.html#ac3b208fa4acf5fbe69b062dbd96a92e7">09853</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_CPUID_IMPLEMENTER_BITS                   (8)</span>
<a name="l09854"></a>09854 <span class="preprocessor"></span>        <span class="comment">/* VARIANT field */</span>
<a name="l09855"></a><a class="code" href="regs_8h.html#afa536e5b4d90d818d2e47e527c30b410">09855</a> <span class="preprocessor">        #define SCS_CPUID_VARIANT                            (0x00F00000u)</span>
<a name="l09856"></a><a class="code" href="regs_8h.html#a71e6977ca9a136c480ad4b16ca9bc9e4">09856</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_CPUID_VARIANT_MASK                       (0x00F00000u)</span>
<a name="l09857"></a><a class="code" href="regs_8h.html#a150754e00e3419e49d787829b24809f2">09857</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_CPUID_VARIANT_BIT                        (20)</span>
<a name="l09858"></a><a class="code" href="regs_8h.html#ad251046baf923a4b2c2fb0cad837767f">09858</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_CPUID_VARIANT_BITS                       (4)</span>
<a name="l09859"></a>09859 <span class="preprocessor"></span>        <span class="comment">/* CONSTANT field */</span>
<a name="l09860"></a><a class="code" href="regs_8h.html#a5a98b0b27450fdcc207b54d8aae507c9">09860</a> <span class="preprocessor">        #define SCS_CPUID_CONSTANT                           (0x000F0000u)</span>
<a name="l09861"></a><a class="code" href="regs_8h.html#aebc69f876659c5cf135e971dcc5f6327">09861</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_CPUID_CONSTANT_MASK                      (0x000F0000u)</span>
<a name="l09862"></a><a class="code" href="regs_8h.html#a60209190e11c738c659e2c6ebbf25f5e">09862</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_CPUID_CONSTANT_BIT                       (16)</span>
<a name="l09863"></a><a class="code" href="regs_8h.html#a8a974d50c6535a3b22836c4cc8a0f536">09863</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_CPUID_CONSTANT_BITS                      (4)</span>
<a name="l09864"></a>09864 <span class="preprocessor"></span>        <span class="comment">/* PARTNO field */</span>
<a name="l09865"></a><a class="code" href="regs_8h.html#a63a2c874a46f1e8223e66bb1d091bde8">09865</a> <span class="preprocessor">        #define SCS_CPUID_PARTNO                             (0x0000FFF0u)</span>
<a name="l09866"></a><a class="code" href="regs_8h.html#a3bc1b717108d9822f3e8250c7c58af18">09866</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_CPUID_PARTNO_MASK                        (0x0000FFF0u)</span>
<a name="l09867"></a><a class="code" href="regs_8h.html#a2632eb2e5c19bb7a4910b9f52fd02317">09867</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_CPUID_PARTNO_BIT                         (4)</span>
<a name="l09868"></a><a class="code" href="regs_8h.html#acc67ebe0266773fd29a8943ad7a094eb">09868</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_CPUID_PARTNO_BITS                        (12)</span>
<a name="l09869"></a>09869 <span class="preprocessor"></span>        <span class="comment">/* REVISION field */</span>
<a name="l09870"></a><a class="code" href="regs_8h.html#aecdbbc55240ffb7799f60c14832b539c">09870</a> <span class="preprocessor">        #define SCS_CPUID_REVISION                           (0x0000000Fu)</span>
<a name="l09871"></a><a class="code" href="regs_8h.html#adf08e5acd1e498589cd392192bf65bd1">09871</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_CPUID_REVISION_MASK                      (0x0000000Fu)</span>
<a name="l09872"></a><a class="code" href="regs_8h.html#ab85ef12697ba025829d31fd65c4d8b07">09872</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_CPUID_REVISION_BIT                       (0)</span>
<a name="l09873"></a><a class="code" href="regs_8h.html#a4ef22c6eeff7078b860ee908a48dc4cb">09873</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_CPUID_REVISION_BITS                      (4)</span>
<a name="l09874"></a>09874 <span class="preprocessor"></span>
<a name="l09875"></a><a class="code" href="regs_8h.html#a0b77a29790668aac74abcb8932e05829">09875</a> <span class="preprocessor">#define SCS_ICSR                                             *((volatile int32u *)0xE000ED04u)</span>
<a name="l09876"></a><a class="code" href="regs_8h.html#aaa656e14bb66130a14aa3c96f3525521">09876</a> <span class="preprocessor"></span><span class="preprocessor">#define SCS_ICSR_REG                                         *((volatile int32u *)0xE000ED04u)</span>
<a name="l09877"></a><a class="code" href="regs_8h.html#a6272f729e9b08da96fbae2d24c41d591">09877</a> <span class="preprocessor"></span><span class="preprocessor">#define SCS_ICSR_ADDR                                        (0xE000ED04u)</span>
<a name="l09878"></a><a class="code" href="regs_8h.html#aefafe9782f1de320a27b21941d1b1826">09878</a> <span class="preprocessor"></span><span class="preprocessor">#define SCS_ICSR_RESET                                       (0x00000000u)</span>
<a name="l09879"></a>09879 <span class="preprocessor"></span>        <span class="comment">/* NMIPENDSET field */</span>
<a name="l09880"></a><a class="code" href="regs_8h.html#a7000c6d829e99902938cac31b2bb7aac">09880</a> <span class="preprocessor">        #define SCS_ICSR_NMIPENDSET                          (0x80000000u)</span>
<a name="l09881"></a><a class="code" href="regs_8h.html#ad68ea11ae62164d637440d4610d2af87">09881</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_ICSR_NMIPENDSET_MASK                     (0x80000000u)</span>
<a name="l09882"></a><a class="code" href="regs_8h.html#a0a74268602f870b5ac52d9089647d990">09882</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_ICSR_NMIPENDSET_BIT                      (31)</span>
<a name="l09883"></a><a class="code" href="regs_8h.html#a8df0dbd93edda4fa50384e7fb044b39a">09883</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_ICSR_NMIPENDSET_BITS                     (1)</span>
<a name="l09884"></a>09884 <span class="preprocessor"></span>        <span class="comment">/* PENDSVSET field */</span>
<a name="l09885"></a><a class="code" href="regs_8h.html#aa87f587311e169cf8585750d2961273a">09885</a> <span class="preprocessor">        #define SCS_ICSR_PENDSVSET                           (0x10000000u)</span>
<a name="l09886"></a><a class="code" href="regs_8h.html#ac91b293049b8ba3536b1863c55555638">09886</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_ICSR_PENDSVSET_MASK                      (0x10000000u)</span>
<a name="l09887"></a><a class="code" href="regs_8h.html#a53f6d20ed601792f3f7f4102beb3d6d3">09887</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_ICSR_PENDSVSET_BIT                       (28)</span>
<a name="l09888"></a><a class="code" href="regs_8h.html#a440c0166b83175a028b929859e571971">09888</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_ICSR_PENDSVSET_BITS                      (1)</span>
<a name="l09889"></a>09889 <span class="preprocessor"></span>        <span class="comment">/* PENDSVCLR field */</span>
<a name="l09890"></a><a class="code" href="regs_8h.html#a5eabef3ee82432c83d4deeebbbce1812">09890</a> <span class="preprocessor">        #define SCS_ICSR_PENDSVCLR                           (0x08000000u)</span>
<a name="l09891"></a><a class="code" href="regs_8h.html#a0bf28d5abb18a8a952ff2b6acf4cb9d6">09891</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_ICSR_PENDSVCLR_MASK                      (0x08000000u)</span>
<a name="l09892"></a><a class="code" href="regs_8h.html#a405afeb7202ad707bdddea46bf94eaeb">09892</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_ICSR_PENDSVCLR_BIT                       (27)</span>
<a name="l09893"></a><a class="code" href="regs_8h.html#ac87cdf76ddb93f79370f876e6ce170e9">09893</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_ICSR_PENDSVCLR_BITS                      (1)</span>
<a name="l09894"></a>09894 <span class="preprocessor"></span>        <span class="comment">/* PENDSTSET field */</span>
<a name="l09895"></a><a class="code" href="regs_8h.html#a3456c2ab0e2e6aa48d59a22570991173">09895</a> <span class="preprocessor">        #define SCS_ICSR_PENDSTSET                           (0x04000000u)</span>
<a name="l09896"></a><a class="code" href="regs_8h.html#aacaf8f286d64d9f2b18f82ab5bfd133d">09896</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_ICSR_PENDSTSET_MASK                      (0x04000000u)</span>
<a name="l09897"></a><a class="code" href="regs_8h.html#a8bab1e82f8a170e66fb4a63185ecc265">09897</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_ICSR_PENDSTSET_BIT                       (26)</span>
<a name="l09898"></a><a class="code" href="regs_8h.html#af7251cad9fc6469486a483a951e51279">09898</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_ICSR_PENDSTSET_BITS                      (1)</span>
<a name="l09899"></a>09899 <span class="preprocessor"></span>        <span class="comment">/* PENDSTCLR field */</span>
<a name="l09900"></a><a class="code" href="regs_8h.html#ae3bb07dd6d92449b588726667aab8d6a">09900</a> <span class="preprocessor">        #define SCS_ICSR_PENDSTCLR                           (0x02000000u)</span>
<a name="l09901"></a><a class="code" href="regs_8h.html#a3189ff5172ae43cc5fe2f5bd5ef1a060">09901</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_ICSR_PENDSTCLR_MASK                      (0x02000000u)</span>
<a name="l09902"></a><a class="code" href="regs_8h.html#aeb44b0c01ec36969baa601cf133384b9">09902</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_ICSR_PENDSTCLR_BIT                       (25)</span>
<a name="l09903"></a><a class="code" href="regs_8h.html#a30827b73ac33338457f31961b683d633">09903</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_ICSR_PENDSTCLR_BITS                      (1)</span>
<a name="l09904"></a>09904 <span class="preprocessor"></span>        <span class="comment">/* ISRPREEMPT field */</span>
<a name="l09905"></a><a class="code" href="regs_8h.html#a9592e24f709623669b527255238be39f">09905</a> <span class="preprocessor">        #define SCS_ICSR_ISRPREEMPT                          (0x00800000u)</span>
<a name="l09906"></a><a class="code" href="regs_8h.html#a892dbb9b9cd65fb13349dc845efd832f">09906</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_ICSR_ISRPREEMPT_MASK                     (0x00800000u)</span>
<a name="l09907"></a><a class="code" href="regs_8h.html#acdb1bb717dfbdbf3c7ee0344a4e065db">09907</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_ICSR_ISRPREEMPT_BIT                      (23)</span>
<a name="l09908"></a><a class="code" href="regs_8h.html#a2fb2e5ca36ee0903046936bbc52872a6">09908</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_ICSR_ISRPREEMPT_BITS                     (1)</span>
<a name="l09909"></a>09909 <span class="preprocessor"></span>        <span class="comment">/* ISRPENDING field */</span>
<a name="l09910"></a><a class="code" href="regs_8h.html#aea5b98bc3b626b6704805cd4d51a749e">09910</a> <span class="preprocessor">        #define SCS_ICSR_ISRPENDING                          (0x00400000u)</span>
<a name="l09911"></a><a class="code" href="regs_8h.html#a7669d4b66dc0debfbd1366bf05643194">09911</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_ICSR_ISRPENDING_MASK                     (0x00400000u)</span>
<a name="l09912"></a><a class="code" href="regs_8h.html#a075445fa5b946cf28fd7018f9ecf627b">09912</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_ICSR_ISRPENDING_BIT                      (22)</span>
<a name="l09913"></a><a class="code" href="regs_8h.html#a209516edcb2e871772e10e36045a705a">09913</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_ICSR_ISRPENDING_BITS                     (1)</span>
<a name="l09914"></a>09914 <span class="preprocessor"></span>        <span class="comment">/* VECTPENDING field */</span>
<a name="l09915"></a><a class="code" href="regs_8h.html#a1824f91fe168ce438fc0cdd553fde59f">09915</a> <span class="preprocessor">        #define SCS_ICSR_VECTPENDING                         (0x001FF000u)</span>
<a name="l09916"></a><a class="code" href="regs_8h.html#a63034a810281163c10cce7f0a00d7a73">09916</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_ICSR_VECTPENDING_MASK                    (0x001FF000u)</span>
<a name="l09917"></a><a class="code" href="regs_8h.html#a693a20e5919bb5fbfc6890350adb61b0">09917</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_ICSR_VECTPENDING_BIT                     (12)</span>
<a name="l09918"></a><a class="code" href="regs_8h.html#ad537db2d15ac7bcd17cf2d654cc958dd">09918</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_ICSR_VECTPENDING_BITS                    (9)</span>
<a name="l09919"></a>09919 <span class="preprocessor"></span>        <span class="comment">/* RETTOBASE field */</span>
<a name="l09920"></a><a class="code" href="regs_8h.html#a059fcde35c1166eb686ce742e6b23045">09920</a> <span class="preprocessor">        #define SCS_ICSR_RETTOBASE                           (0x00000800u)</span>
<a name="l09921"></a><a class="code" href="regs_8h.html#a8082331048f4cdccbac8ce6f3e5d0ccb">09921</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_ICSR_RETTOBASE_MASK                      (0x00000800u)</span>
<a name="l09922"></a><a class="code" href="regs_8h.html#ae1306c5b9b4e8913715e202805a9cd49">09922</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_ICSR_RETTOBASE_BIT                       (11)</span>
<a name="l09923"></a><a class="code" href="regs_8h.html#a303bd71c6c0340de847ceb713d4ceefb">09923</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_ICSR_RETTOBASE_BITS                      (1)</span>
<a name="l09924"></a>09924 <span class="preprocessor"></span>        <span class="comment">/* VECACTIVE field */</span>
<a name="l09925"></a><a class="code" href="regs_8h.html#a8e8032bedac822f51e95ff2e2b7cc117">09925</a> <span class="preprocessor">        #define SCS_ICSR_VECACTIVE                           (0x000001FFu)</span>
<a name="l09926"></a><a class="code" href="regs_8h.html#ab7588774744458bbdbd396633546cf81">09926</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_ICSR_VECACTIVE_MASK                      (0x000001FFu)</span>
<a name="l09927"></a><a class="code" href="regs_8h.html#a44a1cd986df6c778a369fd12be507577">09927</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_ICSR_VECACTIVE_BIT                       (0)</span>
<a name="l09928"></a><a class="code" href="regs_8h.html#a11268425559b54052a971e3346f8c1eb">09928</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_ICSR_VECACTIVE_BITS                      (9)</span>
<a name="l09929"></a>09929 <span class="preprocessor"></span>
<a name="l09930"></a><a class="code" href="regs_8h.html#aeb5d00dbf8e4c6447700f1107a4ef452">09930</a> <span class="preprocessor">#define SCS_VTOR                                             *((volatile int32u *)0xE000ED08u)</span>
<a name="l09931"></a><a class="code" href="regs_8h.html#a7694daf7619f82060da77cc11ca799a0">09931</a> <span class="preprocessor"></span><span class="preprocessor">#define SCS_VTOR_REG                                         *((volatile int32u *)0xE000ED08u)</span>
<a name="l09932"></a><a class="code" href="regs_8h.html#ac9f9efe4ded045722b322a6d39a20602">09932</a> <span class="preprocessor"></span><span class="preprocessor">#define SCS_VTOR_ADDR                                        (0xE000ED08u)</span>
<a name="l09933"></a><a class="code" href="regs_8h.html#a03efc09a9a526b97189785d5097032df">09933</a> <span class="preprocessor"></span><span class="preprocessor">#define SCS_VTOR_RESET                                       (0x00000000u)</span>
<a name="l09934"></a>09934 <span class="preprocessor"></span>        <span class="comment">/* TBLBASE field */</span>
<a name="l09935"></a><a class="code" href="regs_8h.html#a300094993fe09936235797b241e7fa42">09935</a> <span class="preprocessor">        #define SCS_VTOR_TBLBASE                             (0x20000000u)</span>
<a name="l09936"></a><a class="code" href="regs_8h.html#a10e2238dcf70cb986d2f4cd8e7719d43">09936</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_VTOR_TBLBASE_MASK                        (0x20000000u)</span>
<a name="l09937"></a><a class="code" href="regs_8h.html#a1fa192838f15aab8584f76eb418d6c9a">09937</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_VTOR_TBLBASE_BIT                         (29)</span>
<a name="l09938"></a><a class="code" href="regs_8h.html#a0b9f41a5fb3b6812b2cea7ab259d91d6">09938</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_VTOR_TBLBASE_BITS                        (1)</span>
<a name="l09939"></a>09939 <span class="preprocessor"></span>        <span class="comment">/* TBLOFF field */</span>
<a name="l09940"></a><a class="code" href="regs_8h.html#ac84d199d619309913ab1277afd2d635c">09940</a> <span class="preprocessor">        #define SCS_VTOR_TBLOFF                              (0x1FFFFF00u)</span>
<a name="l09941"></a><a class="code" href="regs_8h.html#afc9e3b8ef524b444a4b2e7b201c932b5">09941</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_VTOR_TBLOFF_MASK                         (0x1FFFFF00u)</span>
<a name="l09942"></a><a class="code" href="regs_8h.html#ac4ef64b01e0fda42062b094cc048f8b4">09942</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_VTOR_TBLOFF_BIT                          (8)</span>
<a name="l09943"></a><a class="code" href="regs_8h.html#ad3cde1f118f609634697122a3221f88f">09943</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_VTOR_TBLOFF_BITS                         (21)</span>
<a name="l09944"></a>09944 <span class="preprocessor"></span>
<a name="l09945"></a><a class="code" href="regs_8h.html#aa39b9853e25a2c6bf7bcf031a2467db1">09945</a> <span class="preprocessor">#define SCS_AIRCR                                            *((volatile int32u *)0xE000ED0Cu)</span>
<a name="l09946"></a><a class="code" href="regs_8h.html#a9fe98912c4225b7e016f2d1b2f9236e1">09946</a> <span class="preprocessor"></span><span class="preprocessor">#define SCS_AIRCR_REG                                        *((volatile int32u *)0xE000ED0Cu)</span>
<a name="l09947"></a><a class="code" href="regs_8h.html#a20e55beac7cf4573541db40b23a0392e">09947</a> <span class="preprocessor"></span><span class="preprocessor">#define SCS_AIRCR_ADDR                                       (0xE000ED0Cu)</span>
<a name="l09948"></a><a class="code" href="regs_8h.html#a1e50cbf61d67c26502c5d80981728cd5">09948</a> <span class="preprocessor"></span><span class="preprocessor">#define SCS_AIRCR_RESET                                      (0x00000000u)</span>
<a name="l09949"></a>09949 <span class="preprocessor"></span>        <span class="comment">/* VECTKEYSTAT field */</span>
<a name="l09950"></a><a class="code" href="regs_8h.html#a94867839002a76d757f242a956cf11de">09950</a> <span class="preprocessor">        #define SCS_AIRCR_VECTKEYSTAT                        (0xFFFF0000u)</span>
<a name="l09951"></a><a class="code" href="regs_8h.html#a4b1040fac45d7ff5f18e888599858c27">09951</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_AIRCR_VECTKEYSTAT_MASK                   (0xFFFF0000u)</span>
<a name="l09952"></a><a class="code" href="regs_8h.html#a601e9678d71168fe278eddfd17f049f3">09952</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_AIRCR_VECTKEYSTAT_BIT                    (16)</span>
<a name="l09953"></a><a class="code" href="regs_8h.html#afa4af967048f684749de6dea758478d7">09953</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_AIRCR_VECTKEYSTAT_BITS                   (16)</span>
<a name="l09954"></a>09954 <span class="preprocessor"></span>        <span class="comment">/* VECTKEY field */</span>
<a name="l09955"></a><a class="code" href="regs_8h.html#a29f17b791b726ff97ed75d287de87075">09955</a> <span class="preprocessor">        #define SCS_AIRCR_VECTKEY                            (0xFFFF0000u)</span>
<a name="l09956"></a><a class="code" href="regs_8h.html#aa7121c8ba2307b8d91c5a6502992a452">09956</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_AIRCR_VECTKEY_MASK                       (0xFFFF0000u)</span>
<a name="l09957"></a><a class="code" href="regs_8h.html#ae527d78cf527fec37a85bd1ebbd1d3fe">09957</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_AIRCR_VECTKEY_BIT                        (16)</span>
<a name="l09958"></a><a class="code" href="regs_8h.html#ac9a90cf490197cf7240f8426604858cb">09958</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_AIRCR_VECTKEY_BITS                       (16)</span>
<a name="l09959"></a>09959 <span class="preprocessor"></span>        <span class="comment">/* ENDIANESS field */</span>
<a name="l09960"></a><a class="code" href="regs_8h.html#a4c809cdbe78fc21064edc53e4645367a">09960</a> <span class="preprocessor">        #define SCS_AIRCR_ENDIANESS                          (0x00008000u)</span>
<a name="l09961"></a><a class="code" href="regs_8h.html#a73c02a5609f01b7837d34d3b27ff1224">09961</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_AIRCR_ENDIANESS_MASK                     (0x00008000u)</span>
<a name="l09962"></a><a class="code" href="regs_8h.html#ad37f84d4a6b89b4441f3c560f7340460">09962</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_AIRCR_ENDIANESS_BIT                      (15)</span>
<a name="l09963"></a><a class="code" href="regs_8h.html#a0f1ad4eff37bc3c18503c531d58e2dc0">09963</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_AIRCR_ENDIANESS_BITS                     (1)</span>
<a name="l09964"></a>09964 <span class="preprocessor"></span>        <span class="comment">/* PRIGROUP field */</span>
<a name="l09965"></a><a class="code" href="regs_8h.html#a5f48b8bcb8197c05df996bd51b78b553">09965</a> <span class="preprocessor">        #define SCS_AIRCR_PRIGROUP                           (0x00000700u)</span>
<a name="l09966"></a><a class="code" href="regs_8h.html#a80eb11b6581213a3fb251b868f223f0e">09966</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_AIRCR_PRIGROUP_MASK                      (0x00000700u)</span>
<a name="l09967"></a><a class="code" href="regs_8h.html#ae1004259e187c97cf42ec39cb4f094fd">09967</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_AIRCR_PRIGROUP_BIT                       (8)</span>
<a name="l09968"></a><a class="code" href="regs_8h.html#a2e61111899c02ea13837f351ef7ed7a2">09968</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_AIRCR_PRIGROUP_BITS                      (3)</span>
<a name="l09969"></a>09969 <span class="preprocessor"></span>        <span class="comment">/* SYSRESETREQ field */</span>
<a name="l09970"></a><a class="code" href="regs_8h.html#a3026f0f1addb01339027451f2817c76a">09970</a> <span class="preprocessor">        #define SCS_AIRCR_SYSRESETREQ                        (0x00000004u)</span>
<a name="l09971"></a><a class="code" href="regs_8h.html#a45f17b86f12ba9361ab58a5581926c5a">09971</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_AIRCR_SYSRESETREQ_MASK                   (0x00000004u)</span>
<a name="l09972"></a><a class="code" href="regs_8h.html#a116a88c6e8a0bb320e76b8ac198aebba">09972</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_AIRCR_SYSRESETREQ_BIT                    (2)</span>
<a name="l09973"></a><a class="code" href="regs_8h.html#ad1dff33fa28ad00f5efae9d05f423151">09973</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_AIRCR_SYSRESETREQ_BITS                   (1)</span>
<a name="l09974"></a>09974 <span class="preprocessor"></span>        <span class="comment">/* VECTCLRACTIVE field */</span>
<a name="l09975"></a><a class="code" href="regs_8h.html#ab1fdcc051d38fbf53ecf357052b2ab6b">09975</a> <span class="preprocessor">        #define SCS_AIRCR_VECTCLRACTIVE                      (0x00000002u)</span>
<a name="l09976"></a><a class="code" href="regs_8h.html#a479211b4ca3db1fc02b747e819c6bfae">09976</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_AIRCR_VECTCLRACTIVE_MASK                 (0x00000002u)</span>
<a name="l09977"></a><a class="code" href="regs_8h.html#ad3dd3d3cc0401b09aeee9ea8b3f406c5">09977</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_AIRCR_VECTCLRACTIVE_BIT                  (1)</span>
<a name="l09978"></a><a class="code" href="regs_8h.html#a20fa71829e5eff2e645f52c8c201d02b">09978</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_AIRCR_VECTCLRACTIVE_BITS                 (1)</span>
<a name="l09979"></a>09979 <span class="preprocessor"></span>        <span class="comment">/* VECTRESET field */</span>
<a name="l09980"></a><a class="code" href="regs_8h.html#ad193ab697d5554830c4341fc5f3fdb37">09980</a> <span class="preprocessor">        #define SCS_AIRCR_VECTRESET                          (0x00000001u)</span>
<a name="l09981"></a><a class="code" href="regs_8h.html#a0a34b74fa1c3c54dc7b87b9ceb42ba7e">09981</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_AIRCR_VECTRESET_MASK                     (0x00000001u)</span>
<a name="l09982"></a><a class="code" href="regs_8h.html#a253ce8ee3d18f9a8412857d6cae2a8a3">09982</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_AIRCR_VECTRESET_BIT                      (0)</span>
<a name="l09983"></a><a class="code" href="regs_8h.html#ac6dcacd94a8474efd1a9d9bca6b7666d">09983</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_AIRCR_VECTRESET_BITS                     (1)</span>
<a name="l09984"></a>09984 <span class="preprocessor"></span>
<a name="l09985"></a><a class="code" href="regs_8h.html#a27cbbdc8dcd23d86b1ea0a5974319feb">09985</a> <span class="preprocessor">#define SCS_SCR                                              *((volatile int32u *)0xE000ED10u)</span>
<a name="l09986"></a><a class="code" href="regs_8h.html#ad398774a57ad808d83691e7fadccfa2b">09986</a> <span class="preprocessor"></span><span class="preprocessor">#define SCS_SCR_REG                                          *((volatile int32u *)0xE000ED10u)</span>
<a name="l09987"></a><a class="code" href="regs_8h.html#ad9c4458b2e750a1980e419b9ddb668fe">09987</a> <span class="preprocessor"></span><span class="preprocessor">#define SCS_SCR_ADDR                                         (0xE000ED10u)</span>
<a name="l09988"></a><a class="code" href="regs_8h.html#a1422a95e07b610fb3b41d68235553149">09988</a> <span class="preprocessor"></span><span class="preprocessor">#define SCS_SCR_RESET                                        (0x00000000u)</span>
<a name="l09989"></a>09989 <span class="preprocessor"></span>        <span class="comment">/* SEVONPEND field */</span>
<a name="l09990"></a><a class="code" href="regs_8h.html#af0e778f374815743035fa52dbc6f3d7e">09990</a> <span class="preprocessor">        #define SCS_SCR_SEVONPEND                            (0x00000010u)</span>
<a name="l09991"></a><a class="code" href="regs_8h.html#a46dc5bba9e916fc66fded92a456cc9b8">09991</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_SCR_SEVONPEND_MASK                       (0x00000010u)</span>
<a name="l09992"></a><a class="code" href="regs_8h.html#a944934627e0a9713378e2c813a56ec7d">09992</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_SCR_SEVONPEND_BIT                        (4)</span>
<a name="l09993"></a><a class="code" href="regs_8h.html#a6fbc77f9ab757009512f9fc3500bfdd4">09993</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_SCR_SEVONPEND_BITS                       (1)</span>
<a name="l09994"></a>09994 <span class="preprocessor"></span>        <span class="comment">/* SLEEPDEEP field */</span>
<a name="l09995"></a><a class="code" href="regs_8h.html#abed8be21fda0a6cab6a081ba991a64bd">09995</a> <span class="preprocessor">        #define SCS_SCR_SLEEPDEEP                            (0x00000004u)</span>
<a name="l09996"></a><a class="code" href="regs_8h.html#ad6dba9afd6ad1f09a0cf10c3d6086bd6">09996</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_SCR_SLEEPDEEP_MASK                       (0x00000004u)</span>
<a name="l09997"></a><a class="code" href="regs_8h.html#afeb13de1d794c4d1f3215b82e463e6ce">09997</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_SCR_SLEEPDEEP_BIT                        (2)</span>
<a name="l09998"></a><a class="code" href="regs_8h.html#a2c3e9bd1fb59f7ef9b0ae77096ce8cc8">09998</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_SCR_SLEEPDEEP_BITS                       (1)</span>
<a name="l09999"></a>09999 <span class="preprocessor"></span>        <span class="comment">/* SLEEPONEXIT field */</span>
<a name="l10000"></a><a class="code" href="regs_8h.html#a34d3ba5411d97b8e2ffdc33869f4e9ce">10000</a> <span class="preprocessor">        #define SCS_SCR_SLEEPONEXIT                          (0x00000002u)</span>
<a name="l10001"></a><a class="code" href="regs_8h.html#af1bd182d255ee06a54f5c099c537dae3">10001</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_SCR_SLEEPONEXIT_MASK                     (0x00000002u)</span>
<a name="l10002"></a><a class="code" href="regs_8h.html#a327d6e11d3aa677b846818bd22c79345">10002</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_SCR_SLEEPONEXIT_BIT                      (1)</span>
<a name="l10003"></a><a class="code" href="regs_8h.html#a6f5ceff31d9bd4fbe66372416b885d61">10003</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_SCR_SLEEPONEXIT_BITS                     (1)</span>
<a name="l10004"></a>10004 <span class="preprocessor"></span>
<a name="l10005"></a><a class="code" href="regs_8h.html#a8f32618b6b1d573681b819ca38d05bce">10005</a> <span class="preprocessor">#define SCS_CCR                                              *((volatile int32u *)0xE000ED14u)</span>
<a name="l10006"></a><a class="code" href="regs_8h.html#a845762d377c7d39982e8b1313e3e8345">10006</a> <span class="preprocessor"></span><span class="preprocessor">#define SCS_CCR_REG                                          *((volatile int32u *)0xE000ED14u)</span>
<a name="l10007"></a><a class="code" href="regs_8h.html#a8243f3dfe3bd3dcb94de00d0e29e559d">10007</a> <span class="preprocessor"></span><span class="preprocessor">#define SCS_CCR_ADDR                                         (0xE000ED14u)</span>
<a name="l10008"></a><a class="code" href="regs_8h.html#a85898b1413da55cee239f8e6fd90d797">10008</a> <span class="preprocessor"></span><span class="preprocessor">#define SCS_CCR_RESET                                        (0x00000000u)</span>
<a name="l10009"></a>10009 <span class="preprocessor"></span>        <span class="comment">/* STKALIGN field */</span>
<a name="l10010"></a><a class="code" href="regs_8h.html#a997fa00fd4f2a4e093362bca1de58fc0">10010</a> <span class="preprocessor">        #define SCS_CCR_STKALIGN                             (0x00000200u)</span>
<a name="l10011"></a><a class="code" href="regs_8h.html#a0a71e7bedba1b42bafe1578c89855ff0">10011</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_CCR_STKALIGN_MASK                        (0x00000200u)</span>
<a name="l10012"></a><a class="code" href="regs_8h.html#afb8162e3e389aa4e4e9660094a1ca06c">10012</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_CCR_STKALIGN_BIT                         (9)</span>
<a name="l10013"></a><a class="code" href="regs_8h.html#ab41c2ea905ab7bda73b101b39af9d7f4">10013</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_CCR_STKALIGN_BITS                        (1)</span>
<a name="l10014"></a>10014 <span class="preprocessor"></span>        <span class="comment">/* BFHFNMIGN field */</span>
<a name="l10015"></a><a class="code" href="regs_8h.html#a40cb99a725efcc8b47a96a958c39c65d">10015</a> <span class="preprocessor">        #define SCS_CCR_BFHFNMIGN                            (0x00000100u)</span>
<a name="l10016"></a><a class="code" href="regs_8h.html#a6aa9fad5aa94e9df2d4f828158b1261d">10016</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_CCR_BFHFNMIGN_MASK                       (0x00000100u)</span>
<a name="l10017"></a><a class="code" href="regs_8h.html#af7932b758565f2f0bfa7eeeed94d6c7a">10017</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_CCR_BFHFNMIGN_BIT                        (8)</span>
<a name="l10018"></a><a class="code" href="regs_8h.html#ac27b377a28c284f26bfbf66a0a372167">10018</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_CCR_BFHFNMIGN_BITS                       (1)</span>
<a name="l10019"></a>10019 <span class="preprocessor"></span>        <span class="comment">/* DIV_0_TRP field */</span>
<a name="l10020"></a><a class="code" href="regs_8h.html#a36919cb438ef50ffc6c580b97ad5eedf">10020</a> <span class="preprocessor">        #define SCS_CCR_DIV_0_TRP                            (0x00000010u)</span>
<a name="l10021"></a><a class="code" href="regs_8h.html#acadb2ac98d208d13e6f943fecda798ab">10021</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_CCR_DIV_0_TRP_MASK                       (0x00000010u)</span>
<a name="l10022"></a><a class="code" href="regs_8h.html#a8957b7f6754104a6c1e93ea109fb7f14">10022</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_CCR_DIV_0_TRP_BIT                        (4)</span>
<a name="l10023"></a><a class="code" href="regs_8h.html#ad6a5a8bf5de78565c31b8f4bcafcef19">10023</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_CCR_DIV_0_TRP_BITS                       (1)</span>
<a name="l10024"></a>10024 <span class="preprocessor"></span>        <span class="comment">/* UNALIGN_TRP field */</span>
<a name="l10025"></a><a class="code" href="regs_8h.html#a52daa35a9b3f6d4fa93eac1df476c509">10025</a> <span class="preprocessor">        #define SCS_CCR_UNALIGN_TRP                          (0x00000008u)</span>
<a name="l10026"></a><a class="code" href="regs_8h.html#ad7f1a60e06c0d6f6f4db5ac5b243cd7e">10026</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_CCR_UNALIGN_TRP_MASK                     (0x00000008u)</span>
<a name="l10027"></a><a class="code" href="regs_8h.html#aeb3c5b519d9662f32f0b3d36dbdb55d1">10027</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_CCR_UNALIGN_TRP_BIT                      (3)</span>
<a name="l10028"></a><a class="code" href="regs_8h.html#a6823574b1cf92485b1ee8c9407ba52e8">10028</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_CCR_UNALIGN_TRP_BITS                     (1)</span>
<a name="l10029"></a>10029 <span class="preprocessor"></span>        <span class="comment">/* USERSETMPEND field */</span>
<a name="l10030"></a><a class="code" href="regs_8h.html#a8c449a5a7b27a4c82164015c8099dc34">10030</a> <span class="preprocessor">        #define SCS_CCR_USERSETMPEND                         (0x00000002u)</span>
<a name="l10031"></a><a class="code" href="regs_8h.html#ac1e856c835c065c2a92c2cd6783f29a8">10031</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_CCR_USERSETMPEND_MASK                    (0x00000002u)</span>
<a name="l10032"></a><a class="code" href="regs_8h.html#a1f34fe90cc1dcc765cbe6e913ec95971">10032</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_CCR_USERSETMPEND_BIT                     (1)</span>
<a name="l10033"></a><a class="code" href="regs_8h.html#a9dfecdcbe4f5792940f09dcbe7c4a361">10033</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_CCR_USERSETMPEND_BITS                    (1)</span>
<a name="l10034"></a>10034 <span class="preprocessor"></span>        <span class="comment">/* NONBASETHRDENA field */</span>
<a name="l10035"></a><a class="code" href="regs_8h.html#ae1fc0c0b0ed0cad3f54fcef3848f1eb1">10035</a> <span class="preprocessor">        #define SCS_CCR_NONBASETHRDENA                       (0x00000001u)</span>
<a name="l10036"></a><a class="code" href="regs_8h.html#abbc3cc626ff7df80030b6d208b027bad">10036</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_CCR_NONBASETHRDENA_MASK                  (0x00000001u)</span>
<a name="l10037"></a><a class="code" href="regs_8h.html#abe9622d47ba1bbba3393aacbc2350dd7">10037</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_CCR_NONBASETHRDENA_BIT                   (0)</span>
<a name="l10038"></a><a class="code" href="regs_8h.html#a0c214ec4b5c4efe6d6648632e97af8f3">10038</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_CCR_NONBASETHRDENA_BITS                  (1)</span>
<a name="l10039"></a>10039 <span class="preprocessor"></span>
<a name="l10040"></a><a class="code" href="regs_8h.html#a253118ce625c97538c3b9f32d8ed88b5">10040</a> <span class="preprocessor">#define SCS_SHPR_7to4                                        *((volatile int32u *)0xE000ED18u)</span>
<a name="l10041"></a><a class="code" href="regs_8h.html#a8955ba66b1a9b2d3f855d24118baea53">10041</a> <span class="preprocessor"></span><span class="preprocessor">#define SCS_SHPR_7to4_REG                                    *((volatile int32u *)0xE000ED18u)</span>
<a name="l10042"></a><a class="code" href="regs_8h.html#a99cba0ef260972c3d54c8f3e936ab849">10042</a> <span class="preprocessor"></span><span class="preprocessor">#define SCS_SHPR_7to4_ADDR                                   (0xE000ED18u)</span>
<a name="l10043"></a><a class="code" href="regs_8h.html#a612da29fee71be88aeeea772f924aa62">10043</a> <span class="preprocessor"></span><span class="preprocessor">#define SCS_SHPR_7to4_RESET                                  (0x00000000u)</span>
<a name="l10044"></a>10044 <span class="preprocessor"></span>        <span class="comment">/* PRI_7 field */</span>
<a name="l10045"></a><a class="code" href="regs_8h.html#a9bf7a5710548c0d913af1c8d72ada3ac">10045</a> <span class="preprocessor">        #define SCS_SHPR_7to4_PRI_7                          (0xFF000000u)</span>
<a name="l10046"></a><a class="code" href="regs_8h.html#a9ff4115b1d18b72f68a23a9cf7925c8c">10046</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_SHPR_7to4_PRI_7_MASK                     (0xFF000000u)</span>
<a name="l10047"></a><a class="code" href="regs_8h.html#aa60ff42d92aea204f7fa1cf2906127f5">10047</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_SHPR_7to4_PRI_7_BIT                      (24)</span>
<a name="l10048"></a><a class="code" href="regs_8h.html#a26625236bbe0f2987aa1d96ae320ee49">10048</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_SHPR_7to4_PRI_7_BITS                     (8)</span>
<a name="l10049"></a>10049 <span class="preprocessor"></span>        <span class="comment">/* PRI_6 field */</span>
<a name="l10050"></a><a class="code" href="regs_8h.html#a70d1dfc5a3590dd5d7cb6cc5b9ad74e8">10050</a> <span class="preprocessor">        #define SCS_SHPR_7to4_PRI_6                          (0x00FF0000u)</span>
<a name="l10051"></a><a class="code" href="regs_8h.html#a9cd477c33c3cabbc6e529684fb900764">10051</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_SHPR_7to4_PRI_6_MASK                     (0x00FF0000u)</span>
<a name="l10052"></a><a class="code" href="regs_8h.html#a79b966d2d4faa166932d245e1af0577a">10052</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_SHPR_7to4_PRI_6_BIT                      (16)</span>
<a name="l10053"></a><a class="code" href="regs_8h.html#acc642c402d8163745c251ed4435cbdcb">10053</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_SHPR_7to4_PRI_6_BITS                     (8)</span>
<a name="l10054"></a>10054 <span class="preprocessor"></span>        <span class="comment">/* PRI_5 field */</span>
<a name="l10055"></a><a class="code" href="regs_8h.html#aa02db02572c074aeb7e33d3ca6723cb7">10055</a> <span class="preprocessor">        #define SCS_SHPR_7to4_PRI_5                          (0x0000FF00u)</span>
<a name="l10056"></a><a class="code" href="regs_8h.html#ab41435e7e85ebe145d45dc17e7e081dd">10056</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_SHPR_7to4_PRI_5_MASK                     (0x0000FF00u)</span>
<a name="l10057"></a><a class="code" href="regs_8h.html#ad726e2b6742b3dcb6fc12d59b8f93107">10057</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_SHPR_7to4_PRI_5_BIT                      (8)</span>
<a name="l10058"></a><a class="code" href="regs_8h.html#a17d6434c8a00e07b43264af9707cdcc1">10058</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_SHPR_7to4_PRI_5_BITS                     (8)</span>
<a name="l10059"></a>10059 <span class="preprocessor"></span>        <span class="comment">/* PRI_4 field */</span>
<a name="l10060"></a><a class="code" href="regs_8h.html#ab36220cf81659f2b091377c318fc1a2c">10060</a> <span class="preprocessor">        #define SCS_SHPR_7to4_PRI_4                          (0x000000FFu)</span>
<a name="l10061"></a><a class="code" href="regs_8h.html#acd06d2792f137d0dca53aad5b299bace">10061</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_SHPR_7to4_PRI_4_MASK                     (0x000000FFu)</span>
<a name="l10062"></a><a class="code" href="regs_8h.html#a9c7d09177239971808d33b9d17276d49">10062</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_SHPR_7to4_PRI_4_BIT                      (0)</span>
<a name="l10063"></a><a class="code" href="regs_8h.html#aadcec472f215c57d2ecc06f62e708583">10063</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_SHPR_7to4_PRI_4_BITS                     (8)</span>
<a name="l10064"></a>10064 <span class="preprocessor"></span>
<a name="l10065"></a><a class="code" href="regs_8h.html#ad9b0ac6e9e4a2cedf5c802ef3e6f626b">10065</a> <span class="preprocessor">#define SCS_SHPR_11to8                                       *((volatile int32u *)0xE000ED1Cu)</span>
<a name="l10066"></a><a class="code" href="regs_8h.html#a1051f9c5bbb98534b16ba8e71c09c181">10066</a> <span class="preprocessor"></span><span class="preprocessor">#define SCS_SHPR_11to8_REG                                   *((volatile int32u *)0xE000ED1Cu)</span>
<a name="l10067"></a><a class="code" href="regs_8h.html#a6a79e761b0bde78617700d64f6083ad7">10067</a> <span class="preprocessor"></span><span class="preprocessor">#define SCS_SHPR_11to8_ADDR                                  (0xE000ED1Cu)</span>
<a name="l10068"></a><a class="code" href="regs_8h.html#a4d2b43fb7ed6d8a3e359b3520f780a6c">10068</a> <span class="preprocessor"></span><span class="preprocessor">#define SCS_SHPR_11to8_RESET                                 (0x00000000u)</span>
<a name="l10069"></a>10069 <span class="preprocessor"></span>        <span class="comment">/* PRI_11 field */</span>
<a name="l10070"></a><a class="code" href="regs_8h.html#afcccec5041072ca3245efb52720f13bb">10070</a> <span class="preprocessor">        #define SCS_SHPR_11to8_PRI_11                        (0xFF000000u)</span>
<a name="l10071"></a><a class="code" href="regs_8h.html#a576a8902f7915cafccadc79c96028ff8">10071</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_SHPR_11to8_PRI_11_MASK                   (0xFF000000u)</span>
<a name="l10072"></a><a class="code" href="regs_8h.html#a418ecf590f1e1cb930c4d1afe3e2c672">10072</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_SHPR_11to8_PRI_11_BIT                    (24)</span>
<a name="l10073"></a><a class="code" href="regs_8h.html#a50619445b129896e7c5ed7b3ca35ce01">10073</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_SHPR_11to8_PRI_11_BITS                   (8)</span>
<a name="l10074"></a>10074 <span class="preprocessor"></span>        <span class="comment">/* PRI_10 field */</span>
<a name="l10075"></a><a class="code" href="regs_8h.html#a30b237453f843c552b0251602f5b06fb">10075</a> <span class="preprocessor">        #define SCS_SHPR_11to8_PRI_10                        (0x00FF0000u)</span>
<a name="l10076"></a><a class="code" href="regs_8h.html#a7016653cbfa2b6c6a0311268dc81f54d">10076</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_SHPR_11to8_PRI_10_MASK                   (0x00FF0000u)</span>
<a name="l10077"></a><a class="code" href="regs_8h.html#a32735695348cbea4dbcb91bd4ac82e73">10077</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_SHPR_11to8_PRI_10_BIT                    (16)</span>
<a name="l10078"></a><a class="code" href="regs_8h.html#a0215d9773ccaff03e3ed9432d48e9ecf">10078</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_SHPR_11to8_PRI_10_BITS                   (8)</span>
<a name="l10079"></a>10079 <span class="preprocessor"></span>        <span class="comment">/* PRI_9 field */</span>
<a name="l10080"></a><a class="code" href="regs_8h.html#a0adb9db4272a5064d5bb02dbc11244ae">10080</a> <span class="preprocessor">        #define SCS_SHPR_11to8_PRI_9                         (0x0000FF00u)</span>
<a name="l10081"></a><a class="code" href="regs_8h.html#ae8302841670778d61418b1ccceec14f6">10081</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_SHPR_11to8_PRI_9_MASK                    (0x0000FF00u)</span>
<a name="l10082"></a><a class="code" href="regs_8h.html#a94407cc1cbccc64281358b5d7dadcb46">10082</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_SHPR_11to8_PRI_9_BIT                     (8)</span>
<a name="l10083"></a><a class="code" href="regs_8h.html#aaa413d2cab208561ecf8c74f90f8f4ff">10083</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_SHPR_11to8_PRI_9_BITS                    (8)</span>
<a name="l10084"></a>10084 <span class="preprocessor"></span>        <span class="comment">/* PRI_8 field */</span>
<a name="l10085"></a><a class="code" href="regs_8h.html#a386f647480c97bf378a28c4c8d776217">10085</a> <span class="preprocessor">        #define SCS_SHPR_11to8_PRI_8                         (0x000000FFu)</span>
<a name="l10086"></a><a class="code" href="regs_8h.html#a140b2496fdfbb75f3fd1882a3d22c065">10086</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_SHPR_11to8_PRI_8_MASK                    (0x000000FFu)</span>
<a name="l10087"></a><a class="code" href="regs_8h.html#a631d914830e4149ee60295bd3010af6d">10087</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_SHPR_11to8_PRI_8_BIT                     (0)</span>
<a name="l10088"></a><a class="code" href="regs_8h.html#a35bc255d709c43ca655a7840d9934af0">10088</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_SHPR_11to8_PRI_8_BITS                    (8)</span>
<a name="l10089"></a>10089 <span class="preprocessor"></span>
<a name="l10090"></a><a class="code" href="regs_8h.html#a8ea2918161be79c61866509cc4c1dca4">10090</a> <span class="preprocessor">#define SCS_SHPR_15to12                                      *((volatile int32u *)0xE000ED20u)</span>
<a name="l10091"></a><a class="code" href="regs_8h.html#a832f64189d1dc0c875388e53ee65f948">10091</a> <span class="preprocessor"></span><span class="preprocessor">#define SCS_SHPR_15to12_REG                                  *((volatile int32u *)0xE000ED20u)</span>
<a name="l10092"></a><a class="code" href="regs_8h.html#a48fe6ab3c9ba7d6b116dcfced9d5d4e8">10092</a> <span class="preprocessor"></span><span class="preprocessor">#define SCS_SHPR_15to12_ADDR                                 (0xE000ED20u)</span>
<a name="l10093"></a><a class="code" href="regs_8h.html#a113ffd80799a0bc9013d08513c0c76ad">10093</a> <span class="preprocessor"></span><span class="preprocessor">#define SCS_SHPR_15to12_RESET                                (0x00000000u)</span>
<a name="l10094"></a>10094 <span class="preprocessor"></span>        <span class="comment">/* PRI_15 field */</span>
<a name="l10095"></a><a class="code" href="regs_8h.html#a4a1d0e91500aeaed645aad60e468ed8a">10095</a> <span class="preprocessor">        #define SCS_SHPR_15to12_PRI_15                       (0xFF000000u)</span>
<a name="l10096"></a><a class="code" href="regs_8h.html#a11543c794df16286f1dd4890dcc877d2">10096</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_SHPR_15to12_PRI_15_MASK                  (0xFF000000u)</span>
<a name="l10097"></a><a class="code" href="regs_8h.html#aa4b34f7b8f95f172ca25967f68628c4f">10097</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_SHPR_15to12_PRI_15_BIT                   (24)</span>
<a name="l10098"></a><a class="code" href="regs_8h.html#a1adb41bb45165d40b7668574da864bbd">10098</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_SHPR_15to12_PRI_15_BITS                  (8)</span>
<a name="l10099"></a>10099 <span class="preprocessor"></span>        <span class="comment">/* PRI_14 field */</span>
<a name="l10100"></a><a class="code" href="regs_8h.html#a4774cecb0316c5d42527a01b444b2cb9">10100</a> <span class="preprocessor">        #define SCS_SHPR_15to12_PRI_14                       (0x00FF0000u)</span>
<a name="l10101"></a><a class="code" href="regs_8h.html#a333fbe61ff54efcfad9a95f135754e9a">10101</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_SHPR_15to12_PRI_14_MASK                  (0x00FF0000u)</span>
<a name="l10102"></a><a class="code" href="regs_8h.html#a2e89a09970c640395399d517a9f9b7bb">10102</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_SHPR_15to12_PRI_14_BIT                   (16)</span>
<a name="l10103"></a><a class="code" href="regs_8h.html#a6782fe06202b329b7c11ba4aedbf5b88">10103</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_SHPR_15to12_PRI_14_BITS                  (8)</span>
<a name="l10104"></a>10104 <span class="preprocessor"></span>        <span class="comment">/* PRI_13 field */</span>
<a name="l10105"></a><a class="code" href="regs_8h.html#a82b1ccbfd68c79e47eac36dd736683ff">10105</a> <span class="preprocessor">        #define SCS_SHPR_15to12_PRI_13                       (0x0000FF00u)</span>
<a name="l10106"></a><a class="code" href="regs_8h.html#a319fa77162b384fbbf4700819ee5f0d3">10106</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_SHPR_15to12_PRI_13_MASK                  (0x0000FF00u)</span>
<a name="l10107"></a><a class="code" href="regs_8h.html#a2a29b4b3eaa0a816a8ea74e5d57f0e56">10107</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_SHPR_15to12_PRI_13_BIT                   (8)</span>
<a name="l10108"></a><a class="code" href="regs_8h.html#af979f4f899985da75a24d0a624fb65a9">10108</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_SHPR_15to12_PRI_13_BITS                  (8)</span>
<a name="l10109"></a>10109 <span class="preprocessor"></span>        <span class="comment">/* PRI_12 field */</span>
<a name="l10110"></a><a class="code" href="regs_8h.html#a4690f946d17e28699791db65dd27cdb7">10110</a> <span class="preprocessor">        #define SCS_SHPR_15to12_PRI_12                       (0x000000FFu)</span>
<a name="l10111"></a><a class="code" href="regs_8h.html#abc61da0b6e3252c7f184d34dcb33b2ae">10111</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_SHPR_15to12_PRI_12_MASK                  (0x000000FFu)</span>
<a name="l10112"></a><a class="code" href="regs_8h.html#a203b903796007cf00ac8e944118868db">10112</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_SHPR_15to12_PRI_12_BIT                   (0)</span>
<a name="l10113"></a><a class="code" href="regs_8h.html#a9bd3eab102496a2673dcae1d7559417f">10113</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_SHPR_15to12_PRI_12_BITS                  (8)</span>
<a name="l10114"></a>10114 <span class="preprocessor"></span>
<a name="l10115"></a><a class="code" href="regs_8h.html#a38550034b23eafdc52629b9493685b87">10115</a> <span class="preprocessor">#define SCS_SHCSR                                            *((volatile int32u *)0xE000ED24u)</span>
<a name="l10116"></a><a class="code" href="regs_8h.html#a21b240a405c87e0d639b81c214f26576">10116</a> <span class="preprocessor"></span><span class="preprocessor">#define SCS_SHCSR_REG                                        *((volatile int32u *)0xE000ED24u)</span>
<a name="l10117"></a><a class="code" href="regs_8h.html#a5caf382dfc762eb7f690de4a6783c533">10117</a> <span class="preprocessor"></span><span class="preprocessor">#define SCS_SHCSR_ADDR                                       (0xE000ED24u)</span>
<a name="l10118"></a><a class="code" href="regs_8h.html#a8c60af44eb3bd2ee32971a6a8298d17b">10118</a> <span class="preprocessor"></span><span class="preprocessor">#define SCS_SHCSR_RESET                                      (0x00000000u)</span>
<a name="l10119"></a>10119 <span class="preprocessor"></span>        <span class="comment">/* USGFAULTENA field */</span>
<a name="l10120"></a><a class="code" href="regs_8h.html#ae9c2d0ea07e3ab56f41c5fd0ee0b15d2">10120</a> <span class="preprocessor">        #define SCS_SHCSR_USGFAULTENA                        (0x00040000u)</span>
<a name="l10121"></a><a class="code" href="regs_8h.html#a186580c0aba214e54264410473cc22d8">10121</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_SHCSR_USGFAULTENA_MASK                   (0x00040000u)</span>
<a name="l10122"></a><a class="code" href="regs_8h.html#ad664ab078e90a73e01e4f4e5ea9f60b6">10122</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_SHCSR_USGFAULTENA_BIT                    (18)</span>
<a name="l10123"></a><a class="code" href="regs_8h.html#a5487d94127d6b4361d647775113d6e23">10123</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_SHCSR_USGFAULTENA_BITS                   (1)</span>
<a name="l10124"></a>10124 <span class="preprocessor"></span>        <span class="comment">/* BUSFAULTENA field */</span>
<a name="l10125"></a><a class="code" href="regs_8h.html#af061abe910eee083aa0c0e94de5607b9">10125</a> <span class="preprocessor">        #define SCS_SHCSR_BUSFAULTENA                        (0x00020000u)</span>
<a name="l10126"></a><a class="code" href="regs_8h.html#afb5d12d7e471971d3b9ca1df2f04fa5b">10126</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_SHCSR_BUSFAULTENA_MASK                   (0x00020000u)</span>
<a name="l10127"></a><a class="code" href="regs_8h.html#ada84fcd88b791e315adf51d85f0ebd68">10127</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_SHCSR_BUSFAULTENA_BIT                    (17)</span>
<a name="l10128"></a><a class="code" href="regs_8h.html#aac58c297bdaad8bfabf8483f76f76121">10128</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_SHCSR_BUSFAULTENA_BITS                   (1)</span>
<a name="l10129"></a>10129 <span class="preprocessor"></span>        <span class="comment">/* MEMFAULTENA field */</span>
<a name="l10130"></a><a class="code" href="regs_8h.html#a51f1ef45cd218465d4112590c932f30c">10130</a> <span class="preprocessor">        #define SCS_SHCSR_MEMFAULTENA                        (0x00010000u)</span>
<a name="l10131"></a><a class="code" href="regs_8h.html#aac329ec737532e7fe098a99941ae5e72">10131</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_SHCSR_MEMFAULTENA_MASK                   (0x00010000u)</span>
<a name="l10132"></a><a class="code" href="regs_8h.html#a8ffd153769814e6e26c0055fb493639e">10132</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_SHCSR_MEMFAULTENA_BIT                    (16)</span>
<a name="l10133"></a><a class="code" href="regs_8h.html#a82765ee3227c4b4bed13690200226184">10133</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_SHCSR_MEMFAULTENA_BITS                   (1)</span>
<a name="l10134"></a>10134 <span class="preprocessor"></span>        <span class="comment">/* SVCALLPENDED field */</span>
<a name="l10135"></a><a class="code" href="regs_8h.html#af90628f2e9643a0697723a8ef9879186">10135</a> <span class="preprocessor">        #define SCS_SHCSR_SVCALLPENDED                       (0x00008000u)</span>
<a name="l10136"></a><a class="code" href="regs_8h.html#acc0ac7f14dc235eb5d0e698b491f22c7">10136</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_SHCSR_SVCALLPENDED_MASK                  (0x00008000u)</span>
<a name="l10137"></a><a class="code" href="regs_8h.html#a1ba4eca4ea1889767f14919bbf99ffba">10137</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_SHCSR_SVCALLPENDED_BIT                   (15)</span>
<a name="l10138"></a><a class="code" href="regs_8h.html#a2a82db09fcaaac7cf98eb751b689e293">10138</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_SHCSR_SVCALLPENDED_BITS                  (1)</span>
<a name="l10139"></a>10139 <span class="preprocessor"></span>        <span class="comment">/* BUSFAULTPENDED field */</span>
<a name="l10140"></a><a class="code" href="regs_8h.html#a06b7470c005852601ad6e4716fd2368a">10140</a> <span class="preprocessor">        #define SCS_SHCSR_BUSFAULTPENDED                     (0x00004000u)</span>
<a name="l10141"></a><a class="code" href="regs_8h.html#a1f7a47f26cc7ee308608c477173ec934">10141</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_SHCSR_BUSFAULTPENDED_MASK                (0x00004000u)</span>
<a name="l10142"></a><a class="code" href="regs_8h.html#a94f6b2a96594a83fb069da0a3965f00a">10142</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_SHCSR_BUSFAULTPENDED_BIT                 (14)</span>
<a name="l10143"></a><a class="code" href="regs_8h.html#a86d06280f7afe0faced02ced32fbe6c4">10143</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_SHCSR_BUSFAULTPENDED_BITS                (1)</span>
<a name="l10144"></a>10144 <span class="preprocessor"></span>        <span class="comment">/* MEMFAULTPENDED field */</span>
<a name="l10145"></a><a class="code" href="regs_8h.html#ac9dd6bf7ba8e8148dedf15e2372cff89">10145</a> <span class="preprocessor">        #define SCS_SHCSR_MEMFAULTPENDED                     (0x00002000u)</span>
<a name="l10146"></a><a class="code" href="regs_8h.html#aea8dd8c4a49bd9b733258d5045f96532">10146</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_SHCSR_MEMFAULTPENDED_MASK                (0x00002000u)</span>
<a name="l10147"></a><a class="code" href="regs_8h.html#a1c6ab14d2fa38859235752bbbf7d388b">10147</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_SHCSR_MEMFAULTPENDED_BIT                 (13)</span>
<a name="l10148"></a><a class="code" href="regs_8h.html#ab1fbe5b03f6abeee03c0e7488824a7d4">10148</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_SHCSR_MEMFAULTPENDED_BITS                (1)</span>
<a name="l10149"></a>10149 <span class="preprocessor"></span>        <span class="comment">/* USGFAULTPENDED field */</span>
<a name="l10150"></a><a class="code" href="regs_8h.html#a93a1ac6426bb490fa5fa1d15f8008a64">10150</a> <span class="preprocessor">        #define SCS_SHCSR_USGFAULTPENDED                     (0x00001000u)</span>
<a name="l10151"></a><a class="code" href="regs_8h.html#ab3dd770d6dc7fd65aa48d4bc17b9f4ae">10151</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_SHCSR_USGFAULTPENDED_MASK                (0x00001000u)</span>
<a name="l10152"></a><a class="code" href="regs_8h.html#a0d563228040bcdd90b35fddeb1b32f0a">10152</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_SHCSR_USGFAULTPENDED_BIT                 (12)</span>
<a name="l10153"></a><a class="code" href="regs_8h.html#a24e1d856eb580bbeebdc05e07a880526">10153</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_SHCSR_USGFAULTPENDED_BITS                (1)</span>
<a name="l10154"></a>10154 <span class="preprocessor"></span>        <span class="comment">/* SYSTICKACT field */</span>
<a name="l10155"></a><a class="code" href="regs_8h.html#a433dfa427d902def7d34a9781b3bb502">10155</a> <span class="preprocessor">        #define SCS_SHCSR_SYSTICKACT                         (0x00000800u)</span>
<a name="l10156"></a><a class="code" href="regs_8h.html#a8320944f3a64016ad14c93fe686698a1">10156</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_SHCSR_SYSTICKACT_MASK                    (0x00000800u)</span>
<a name="l10157"></a><a class="code" href="regs_8h.html#a11546dec26504f9aece40ff190117167">10157</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_SHCSR_SYSTICKACT_BIT                     (11)</span>
<a name="l10158"></a><a class="code" href="regs_8h.html#ac264c7189865b8a3e582069af47fa290">10158</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_SHCSR_SYSTICKACT_BITS                    (1)</span>
<a name="l10159"></a>10159 <span class="preprocessor"></span>        <span class="comment">/* PENDSVACT field */</span>
<a name="l10160"></a><a class="code" href="regs_8h.html#abbf5d5f6abcb9f62f11525a048486896">10160</a> <span class="preprocessor">        #define SCS_SHCSR_PENDSVACT                          (0x00000400u)</span>
<a name="l10161"></a><a class="code" href="regs_8h.html#a0ece848a88208cf075a172fef549720b">10161</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_SHCSR_PENDSVACT_MASK                     (0x00000400u)</span>
<a name="l10162"></a><a class="code" href="regs_8h.html#a830873c63d5d915d7a2d95f184272394">10162</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_SHCSR_PENDSVACT_BIT                      (10)</span>
<a name="l10163"></a><a class="code" href="regs_8h.html#a7dc458b1541c59b6a5b723a62b21afff">10163</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_SHCSR_PENDSVACT_BITS                     (1)</span>
<a name="l10164"></a>10164 <span class="preprocessor"></span>        <span class="comment">/* MONITORACT field */</span>
<a name="l10165"></a><a class="code" href="regs_8h.html#ae7c3646ce92adf7a0d5af0962608d093">10165</a> <span class="preprocessor">        #define SCS_SHCSR_MONITORACT                         (0x00000100u)</span>
<a name="l10166"></a><a class="code" href="regs_8h.html#a7250e5d42e767d5210ac6dd5e2e2d7dc">10166</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_SHCSR_MONITORACT_MASK                    (0x00000100u)</span>
<a name="l10167"></a><a class="code" href="regs_8h.html#af4faa59afab8cce6486bba813d18e675">10167</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_SHCSR_MONITORACT_BIT                     (8)</span>
<a name="l10168"></a><a class="code" href="regs_8h.html#afa353506738bcbff54033b8ddfe5de4f">10168</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_SHCSR_MONITORACT_BITS                    (1)</span>
<a name="l10169"></a>10169 <span class="preprocessor"></span>        <span class="comment">/* SVCALLACT field */</span>
<a name="l10170"></a><a class="code" href="regs_8h.html#a7e70c1828a660c68075c357d5bd19879">10170</a> <span class="preprocessor">        #define SCS_SHCSR_SVCALLACT                          (0x00000080u)</span>
<a name="l10171"></a><a class="code" href="regs_8h.html#a16c4201a96d513e128f5adbf765c6536">10171</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_SHCSR_SVCALLACT_MASK                     (0x00000080u)</span>
<a name="l10172"></a><a class="code" href="regs_8h.html#a4253c930ccea366d013447efcd9f15f1">10172</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_SHCSR_SVCALLACT_BIT                      (7)</span>
<a name="l10173"></a><a class="code" href="regs_8h.html#a623c287593e1e1fe524e105babc975d8">10173</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_SHCSR_SVCALLACT_BITS                     (1)</span>
<a name="l10174"></a>10174 <span class="preprocessor"></span>        <span class="comment">/* USGFAULTACT field */</span>
<a name="l10175"></a><a class="code" href="regs_8h.html#aa7a3cf4f86eb88ef0ffc22bf6112287d">10175</a> <span class="preprocessor">        #define SCS_SHCSR_USGFAULTACT                        (0x00000008u)</span>
<a name="l10176"></a><a class="code" href="regs_8h.html#af26a51f9a5809836facaec84669efd97">10176</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_SHCSR_USGFAULTACT_MASK                   (0x00000008u)</span>
<a name="l10177"></a><a class="code" href="regs_8h.html#a4b6f04953ba368bd269343081da68236">10177</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_SHCSR_USGFAULTACT_BIT                    (3)</span>
<a name="l10178"></a><a class="code" href="regs_8h.html#af17af7ee34da67c371e8df3ab4148790">10178</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_SHCSR_USGFAULTACT_BITS                   (1)</span>
<a name="l10179"></a>10179 <span class="preprocessor"></span>        <span class="comment">/* BUSFAULTACT field */</span>
<a name="l10180"></a><a class="code" href="regs_8h.html#af7c117fcec7534ceacc9ed65153da5b4">10180</a> <span class="preprocessor">        #define SCS_SHCSR_BUSFAULTACT                        (0x00000002u)</span>
<a name="l10181"></a><a class="code" href="regs_8h.html#ab8c48de91f20fdd2fb048b34918af3ff">10181</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_SHCSR_BUSFAULTACT_MASK                   (0x00000002u)</span>
<a name="l10182"></a><a class="code" href="regs_8h.html#a27ee08d5ea240f8189da0ddbf0af2e8f">10182</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_SHCSR_BUSFAULTACT_BIT                    (1)</span>
<a name="l10183"></a><a class="code" href="regs_8h.html#a944573a914243638c5cdc5c798f61993">10183</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_SHCSR_BUSFAULTACT_BITS                   (1)</span>
<a name="l10184"></a>10184 <span class="preprocessor"></span>        <span class="comment">/* MEMFAULTACT field */</span>
<a name="l10185"></a><a class="code" href="regs_8h.html#aef6105d8666353931dbc055d1e610f50">10185</a> <span class="preprocessor">        #define SCS_SHCSR_MEMFAULTACT                        (0x00000001u)</span>
<a name="l10186"></a><a class="code" href="regs_8h.html#adb2ffbfe42dd752eb914e87ec151e7c5">10186</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_SHCSR_MEMFAULTACT_MASK                   (0x00000001u)</span>
<a name="l10187"></a><a class="code" href="regs_8h.html#a2a138f072030167ff1d94c9515e874ce">10187</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_SHCSR_MEMFAULTACT_BIT                    (0)</span>
<a name="l10188"></a><a class="code" href="regs_8h.html#a627f4bb4e5b0f4ac56412a9aa4881da6">10188</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_SHCSR_MEMFAULTACT_BITS                   (1)</span>
<a name="l10189"></a>10189 <span class="preprocessor"></span>
<a name="l10190"></a><a class="code" href="regs_8h.html#ae17f9f64905015c465e63a8054fb0d73">10190</a> <span class="preprocessor">#define SCS_CFSR                                             *((volatile int32u *)0xE000ED28u)</span>
<a name="l10191"></a><a class="code" href="regs_8h.html#a3e5b9d900c354c278762854506893715">10191</a> <span class="preprocessor"></span><span class="preprocessor">#define SCS_CFSR_REG                                         *((volatile int32u *)0xE000ED28u)</span>
<a name="l10192"></a><a class="code" href="regs_8h.html#a58a34315a5820da7a2e901dc11b84657">10192</a> <span class="preprocessor"></span><span class="preprocessor">#define SCS_CFSR_ADDR                                        (0xE000ED28u)</span>
<a name="l10193"></a><a class="code" href="regs_8h.html#a0284f9f12c286cb5fbde03004754ace1">10193</a> <span class="preprocessor"></span><span class="preprocessor">#define SCS_CFSR_RESET                                       (0x00000000u)</span>
<a name="l10194"></a>10194 <span class="preprocessor"></span>        <span class="comment">/* DIVBYZERO field */</span>
<a name="l10195"></a><a class="code" href="regs_8h.html#aeff8724e295071d24d630fdc36482aca">10195</a> <span class="preprocessor">        #define SCS_CFSR_DIVBYZERO                           (0x02000000u)</span>
<a name="l10196"></a><a class="code" href="regs_8h.html#a89f42b2321663292edcb1415fca602f6">10196</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_CFSR_DIVBYZERO_MASK                      (0x02000000u)</span>
<a name="l10197"></a><a class="code" href="regs_8h.html#a1e020f5ec8478acdc3b2a1f62bd6a576">10197</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_CFSR_DIVBYZERO_BIT                       (25)</span>
<a name="l10198"></a><a class="code" href="regs_8h.html#a1df36d78311497caa116d59df68c8b42">10198</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_CFSR_DIVBYZERO_BITS                      (1)</span>
<a name="l10199"></a>10199 <span class="preprocessor"></span>        <span class="comment">/* UNALIGNED field */</span>
<a name="l10200"></a><a class="code" href="regs_8h.html#a4126c311a1bed9f80998642f9b79f062">10200</a> <span class="preprocessor">        #define SCS_CFSR_UNALIGNED                           (0x01000000u)</span>
<a name="l10201"></a><a class="code" href="regs_8h.html#aaa6203278baa4750fba9e2d9fccb7205">10201</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_CFSR_UNALIGNED_MASK                      (0x01000000u)</span>
<a name="l10202"></a><a class="code" href="regs_8h.html#ae0620b70ae1e61b6b49af16951f9aa5e">10202</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_CFSR_UNALIGNED_BIT                       (24)</span>
<a name="l10203"></a><a class="code" href="regs_8h.html#aae5683e1250a1165881dab47322526c3">10203</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_CFSR_UNALIGNED_BITS                      (1)</span>
<a name="l10204"></a>10204 <span class="preprocessor"></span>        <span class="comment">/* NOCP field */</span>
<a name="l10205"></a><a class="code" href="regs_8h.html#ac15dba2d035ff1bf033b4d17468cca83">10205</a> <span class="preprocessor">        #define SCS_CFSR_NOCP                                (0x00080000u)</span>
<a name="l10206"></a><a class="code" href="regs_8h.html#a4e3a7ac667b54ecefbff1ccadb749fe8">10206</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_CFSR_NOCP_MASK                           (0x00080000u)</span>
<a name="l10207"></a><a class="code" href="regs_8h.html#aef411d4eea90700debc0c6693f11ae71">10207</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_CFSR_NOCP_BIT                            (19)</span>
<a name="l10208"></a><a class="code" href="regs_8h.html#adefc6df2b2761e07fe69340e0a55c532">10208</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_CFSR_NOCP_BITS                           (1)</span>
<a name="l10209"></a>10209 <span class="preprocessor"></span>        <span class="comment">/* INVPC field */</span>
<a name="l10210"></a><a class="code" href="regs_8h.html#afb7ba2ec87c0f360121b874229304f0f">10210</a> <span class="preprocessor">        #define SCS_CFSR_INVPC                               (0x00040000u)</span>
<a name="l10211"></a><a class="code" href="regs_8h.html#a0e3c2145eb335556a1a436fd21a60e39">10211</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_CFSR_INVPC_MASK                          (0x00040000u)</span>
<a name="l10212"></a><a class="code" href="regs_8h.html#ab1ceac7da175caf92862f89179f8c2c2">10212</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_CFSR_INVPC_BIT                           (18)</span>
<a name="l10213"></a><a class="code" href="regs_8h.html#ad99f54b8d71849fe736558597b7553f4">10213</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_CFSR_INVPC_BITS                          (1)</span>
<a name="l10214"></a>10214 <span class="preprocessor"></span>        <span class="comment">/* INVSTATE field */</span>
<a name="l10215"></a><a class="code" href="regs_8h.html#a7316399c88e304080fc80c89a055669a">10215</a> <span class="preprocessor">        #define SCS_CFSR_INVSTATE                            (0x00020000u)</span>
<a name="l10216"></a><a class="code" href="regs_8h.html#a7995ccfdfa92002dff52afa3acdabd06">10216</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_CFSR_INVSTATE_MASK                       (0x00020000u)</span>
<a name="l10217"></a><a class="code" href="regs_8h.html#a2789686dc025ee29e58217848bba7007">10217</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_CFSR_INVSTATE_BIT                        (17)</span>
<a name="l10218"></a><a class="code" href="regs_8h.html#aff97e7c30f023233c7b2d2ac53919c39">10218</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_CFSR_INVSTATE_BITS                       (1)</span>
<a name="l10219"></a>10219 <span class="preprocessor"></span>        <span class="comment">/* UNDEFINSTR field */</span>
<a name="l10220"></a><a class="code" href="regs_8h.html#a0e1d74fc53ef0e74ab918ca3c297bdab">10220</a> <span class="preprocessor">        #define SCS_CFSR_UNDEFINSTR                          (0x00010000u)</span>
<a name="l10221"></a><a class="code" href="regs_8h.html#a014b2ee89fae1417238f76b1d6bfaa24">10221</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_CFSR_UNDEFINSTR_MASK                     (0x00010000u)</span>
<a name="l10222"></a><a class="code" href="regs_8h.html#afe6b24272f221fa4a913d1ced86154a0">10222</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_CFSR_UNDEFINSTR_BIT                      (16)</span>
<a name="l10223"></a><a class="code" href="regs_8h.html#af0652705ebc6a071e457bf40ce902abc">10223</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_CFSR_UNDEFINSTR_BITS                     (1)</span>
<a name="l10224"></a>10224 <span class="preprocessor"></span>        <span class="comment">/* BFARVALID field */</span>
<a name="l10225"></a><a class="code" href="regs_8h.html#abde71164a40298feebe513baeea631d7">10225</a> <span class="preprocessor">        #define SCS_CFSR_BFARVALID                           (0x00008000u)</span>
<a name="l10226"></a><a class="code" href="regs_8h.html#ae909f0aa42a7a286bac7c70e3c33e28f">10226</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_CFSR_BFARVALID_MASK                      (0x00008000u)</span>
<a name="l10227"></a><a class="code" href="regs_8h.html#a24ed2da465c3844ce1acd6d6da07fbd7">10227</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_CFSR_BFARVALID_BIT                       (15)</span>
<a name="l10228"></a><a class="code" href="regs_8h.html#a019c25806e50a02659850ac956b1900c">10228</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_CFSR_BFARVALID_BITS                      (1)</span>
<a name="l10229"></a>10229 <span class="preprocessor"></span>        <span class="comment">/* STKERR field */</span>
<a name="l10230"></a><a class="code" href="regs_8h.html#af7480da665063f545450814923bf1fad">10230</a> <span class="preprocessor">        #define SCS_CFSR_STKERR                              (0x00001000u)</span>
<a name="l10231"></a><a class="code" href="regs_8h.html#aeb624fba83056374dcc84d2306d887a7">10231</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_CFSR_STKERR_MASK                         (0x00001000u)</span>
<a name="l10232"></a><a class="code" href="regs_8h.html#af7d552ab5f079326a3ea806eeb1fb9ae">10232</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_CFSR_STKERR_BIT                          (12)</span>
<a name="l10233"></a><a class="code" href="regs_8h.html#a1576b406539b5b2b26df92c6740c1ceb">10233</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_CFSR_STKERR_BITS                         (1)</span>
<a name="l10234"></a>10234 <span class="preprocessor"></span>        <span class="comment">/* UNSTKERR field */</span>
<a name="l10235"></a><a class="code" href="regs_8h.html#a4b2fdaa93f7dbce505007911cc2f00b7">10235</a> <span class="preprocessor">        #define SCS_CFSR_UNSTKERR                            (0x00000800u)</span>
<a name="l10236"></a><a class="code" href="regs_8h.html#a145bbd6cf30bb7b0a7e86525961da34a">10236</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_CFSR_UNSTKERR_MASK                       (0x00000800u)</span>
<a name="l10237"></a><a class="code" href="regs_8h.html#a88b887f1f73ef7b3ec5f8b0995292b86">10237</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_CFSR_UNSTKERR_BIT                        (11)</span>
<a name="l10238"></a><a class="code" href="regs_8h.html#af8a44d19b8343214e1c8fcc0b558d3cd">10238</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_CFSR_UNSTKERR_BITS                       (1)</span>
<a name="l10239"></a>10239 <span class="preprocessor"></span>        <span class="comment">/* IMPRECISERR field */</span>
<a name="l10240"></a><a class="code" href="regs_8h.html#a58ed9f87d4390cd8631e7ef5d36d0017">10240</a> <span class="preprocessor">        #define SCS_CFSR_IMPRECISERR                         (0x00000400u)</span>
<a name="l10241"></a><a class="code" href="regs_8h.html#a48c77ff19358a1778b547f8728b0f758">10241</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_CFSR_IMPRECISERR_MASK                    (0x00000400u)</span>
<a name="l10242"></a><a class="code" href="regs_8h.html#a128339316b6042dd75769858c8b16ba1">10242</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_CFSR_IMPRECISERR_BIT                     (10)</span>
<a name="l10243"></a><a class="code" href="regs_8h.html#aaa04f9e0c83c737b37e2bf5444a53b11">10243</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_CFSR_IMPRECISERR_BITS                    (1)</span>
<a name="l10244"></a>10244 <span class="preprocessor"></span>        <span class="comment">/* PRECISERR field */</span>
<a name="l10245"></a><a class="code" href="regs_8h.html#a9eb5cb63c90ee41bd0bb3725c0742111">10245</a> <span class="preprocessor">        #define SCS_CFSR_PRECISERR                           (0x00000200u)</span>
<a name="l10246"></a><a class="code" href="regs_8h.html#ac7d4ecf1938fb9e1a9ea6784de0bf9f8">10246</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_CFSR_PRECISERR_MASK                      (0x00000200u)</span>
<a name="l10247"></a><a class="code" href="regs_8h.html#acfaf8ae2cc21ac773601b77bd4803fc9">10247</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_CFSR_PRECISERR_BIT                       (9)</span>
<a name="l10248"></a><a class="code" href="regs_8h.html#aa0d11ed61f5c148cc1c90886dd472a83">10248</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_CFSR_PRECISERR_BITS                      (1)</span>
<a name="l10249"></a>10249 <span class="preprocessor"></span>        <span class="comment">/* IBUSERR field */</span>
<a name="l10250"></a><a class="code" href="regs_8h.html#a39ea7ec3236068486f75f5a8a0b79a9a">10250</a> <span class="preprocessor">        #define SCS_CFSR_IBUSERR                             (0x00000100u)</span>
<a name="l10251"></a><a class="code" href="regs_8h.html#a14fa9e1b87f67410f68da23d6ddf7e91">10251</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_CFSR_IBUSERR_MASK                        (0x00000100u)</span>
<a name="l10252"></a><a class="code" href="regs_8h.html#aad336c4f928836a9ad38b16283092f20">10252</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_CFSR_IBUSERR_BIT                         (8)</span>
<a name="l10253"></a><a class="code" href="regs_8h.html#a3c50a4cc202c261420bfc38dbff97f93">10253</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_CFSR_IBUSERR_BITS                        (1)</span>
<a name="l10254"></a>10254 <span class="preprocessor"></span>        <span class="comment">/* MMARVALID field */</span>
<a name="l10255"></a><a class="code" href="regs_8h.html#a47be4590c2d0a4ecd6e1890592c36554">10255</a> <span class="preprocessor">        #define SCS_CFSR_MMARVALID                           (0x00000080u)</span>
<a name="l10256"></a><a class="code" href="regs_8h.html#a556c070585df3eded8321ecc3167968c">10256</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_CFSR_MMARVALID_MASK                      (0x00000080u)</span>
<a name="l10257"></a><a class="code" href="regs_8h.html#a31825facf6308041e95e0870e3735b57">10257</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_CFSR_MMARVALID_BIT                       (7)</span>
<a name="l10258"></a><a class="code" href="regs_8h.html#ac6b0756785ee7a949d92f4e15e61e6e4">10258</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_CFSR_MMARVALID_BITS                      (1)</span>
<a name="l10259"></a>10259 <span class="preprocessor"></span>        <span class="comment">/* MSTKERR field */</span>
<a name="l10260"></a><a class="code" href="regs_8h.html#acd7887ae78027b32b3de10327404f812">10260</a> <span class="preprocessor">        #define SCS_CFSR_MSTKERR                             (0x00000010u)</span>
<a name="l10261"></a><a class="code" href="regs_8h.html#a13d3088bc02e3bacabf4bc2cb47896ac">10261</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_CFSR_MSTKERR_MASK                        (0x00000010u)</span>
<a name="l10262"></a><a class="code" href="regs_8h.html#af6fd94ae9a456a8701a52170d913d324">10262</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_CFSR_MSTKERR_BIT                         (4)</span>
<a name="l10263"></a><a class="code" href="regs_8h.html#a073def15554a97b8742e22d933fc56fb">10263</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_CFSR_MSTKERR_BITS                        (1)</span>
<a name="l10264"></a>10264 <span class="preprocessor"></span>        <span class="comment">/* MUNSTKERR field */</span>
<a name="l10265"></a><a class="code" href="regs_8h.html#a6ec8fdc9bab909514aedd53e6aff3e25">10265</a> <span class="preprocessor">        #define SCS_CFSR_MUNSTKERR                           (0x00000008u)</span>
<a name="l10266"></a><a class="code" href="regs_8h.html#aa3b5ece930214a3f6730ca89bde9e8a2">10266</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_CFSR_MUNSTKERR_MASK                      (0x00000008u)</span>
<a name="l10267"></a><a class="code" href="regs_8h.html#a292a974a6ae489bb7d6dd539cd9fc312">10267</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_CFSR_MUNSTKERR_BIT                       (3)</span>
<a name="l10268"></a><a class="code" href="regs_8h.html#a6620be5dbf2109fec7db9795b1cd1893">10268</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_CFSR_MUNSTKERR_BITS                      (1)</span>
<a name="l10269"></a>10269 <span class="preprocessor"></span>        <span class="comment">/* DACCVIOL field */</span>
<a name="l10270"></a><a class="code" href="regs_8h.html#a8ec985c263fd06abadf207832ebf27e5">10270</a> <span class="preprocessor">        #define SCS_CFSR_DACCVIOL                            (0x00000002u)</span>
<a name="l10271"></a><a class="code" href="regs_8h.html#a6cf7a396ca9c320c8273e071f192e4d1">10271</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_CFSR_DACCVIOL_MASK                       (0x00000002u)</span>
<a name="l10272"></a><a class="code" href="regs_8h.html#a5e9825364f0f7a6698236b5cd6bac1be">10272</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_CFSR_DACCVIOL_BIT                        (1)</span>
<a name="l10273"></a><a class="code" href="regs_8h.html#a11491fa2dca618b5b18609eac7f945ee">10273</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_CFSR_DACCVIOL_BITS                       (1)</span>
<a name="l10274"></a>10274 <span class="preprocessor"></span>        <span class="comment">/* IACCVIOL field */</span>
<a name="l10275"></a><a class="code" href="regs_8h.html#a300acd6be88152acadfdce32331facf7">10275</a> <span class="preprocessor">        #define SCS_CFSR_IACCVIOL                            (0x00000001u)</span>
<a name="l10276"></a><a class="code" href="regs_8h.html#a48cebe06bb69732349f52dabaac4b123">10276</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_CFSR_IACCVIOL_MASK                       (0x00000001u)</span>
<a name="l10277"></a><a class="code" href="regs_8h.html#aabe4cfbcf4fbc3009348a3625e17a206">10277</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_CFSR_IACCVIOL_BIT                        (0)</span>
<a name="l10278"></a><a class="code" href="regs_8h.html#ac79a2eeff9d7a889dbd57dc9bab8bab0">10278</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_CFSR_IACCVIOL_BITS                       (1)</span>
<a name="l10279"></a>10279 <span class="preprocessor"></span>
<a name="l10280"></a><a class="code" href="regs_8h.html#a912a047c5ac5bc55f0fbd9e9e8fcffd0">10280</a> <span class="preprocessor">#define SCS_HFSR                                             *((volatile int32u *)0xE000ED2Cu)</span>
<a name="l10281"></a><a class="code" href="regs_8h.html#ab87e4729d00106e9031ccb0e7c238e56">10281</a> <span class="preprocessor"></span><span class="preprocessor">#define SCS_HFSR_REG                                         *((volatile int32u *)0xE000ED2Cu)</span>
<a name="l10282"></a><a class="code" href="regs_8h.html#aedb26b6f9ca9fc5fdcc31a52ff7a9022">10282</a> <span class="preprocessor"></span><span class="preprocessor">#define SCS_HFSR_ADDR                                        (0xE000ED2Cu)</span>
<a name="l10283"></a><a class="code" href="regs_8h.html#afc0f5ff536f64c6f984e80cbaa6dbb5a">10283</a> <span class="preprocessor"></span><span class="preprocessor">#define SCS_HFSR_RESET                                       (0x00000000u)</span>
<a name="l10284"></a>10284 <span class="preprocessor"></span>        <span class="comment">/* DEBUGEVT field */</span>
<a name="l10285"></a><a class="code" href="regs_8h.html#a70f354bb89582c567fd1a845d4bf2c9d">10285</a> <span class="preprocessor">        #define SCS_HFSR_DEBUGEVT                            (0x80000000u)</span>
<a name="l10286"></a><a class="code" href="regs_8h.html#a7b89080dde024980d74bba790ed1a550">10286</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_HFSR_DEBUGEVT_MASK                       (0x80000000u)</span>
<a name="l10287"></a><a class="code" href="regs_8h.html#a807b448330f53bb5270295bdfb64e02c">10287</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_HFSR_DEBUGEVT_BIT                        (31)</span>
<a name="l10288"></a><a class="code" href="regs_8h.html#a4482b046302d6356b770311fbafb8ffa">10288</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_HFSR_DEBUGEVT_BITS                       (1)</span>
<a name="l10289"></a>10289 <span class="preprocessor"></span>        <span class="comment">/* FORCED field */</span>
<a name="l10290"></a><a class="code" href="regs_8h.html#aa7e6c37c75e250bb3a4cfbf1386d5c6b">10290</a> <span class="preprocessor">        #define SCS_HFSR_FORCED                              (0x40000000u)</span>
<a name="l10291"></a><a class="code" href="regs_8h.html#ac34ffd7ca581b0ccd74d0852c8ffdd8c">10291</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_HFSR_FORCED_MASK                         (0x40000000u)</span>
<a name="l10292"></a><a class="code" href="regs_8h.html#a95f2359b12d4f1e8e0f5e95faf8591fa">10292</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_HFSR_FORCED_BIT                          (30)</span>
<a name="l10293"></a><a class="code" href="regs_8h.html#a112a4d0f2464efd9ff442800b405741e">10293</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_HFSR_FORCED_BITS                         (1)</span>
<a name="l10294"></a>10294 <span class="preprocessor"></span>        <span class="comment">/* VECTTBL field */</span>
<a name="l10295"></a><a class="code" href="regs_8h.html#ae83769e3b4257c519151b8ea4e0dd13c">10295</a> <span class="preprocessor">        #define SCS_HFSR_VECTTBL                             (0x00000002u)</span>
<a name="l10296"></a><a class="code" href="regs_8h.html#a8a127135b6914f94c2b79bbc8ea8dd59">10296</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_HFSR_VECTTBL_MASK                        (0x00000002u)</span>
<a name="l10297"></a><a class="code" href="regs_8h.html#aa61047ccfc0f49fbc34bd261b65c8047">10297</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_HFSR_VECTTBL_BIT                         (1)</span>
<a name="l10298"></a><a class="code" href="regs_8h.html#a9f1bc1592dd310fb718fea19da06272a">10298</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_HFSR_VECTTBL_BITS                        (1)</span>
<a name="l10299"></a>10299 <span class="preprocessor"></span>
<a name="l10300"></a><a class="code" href="regs_8h.html#a5463640bb17d9c9d47df2726bd1edf3b">10300</a> <span class="preprocessor">#define SCS_DFSR                                             *((volatile int32u *)0xE000ED30u)</span>
<a name="l10301"></a><a class="code" href="regs_8h.html#a596986cada072a07545f971b9e06ae57">10301</a> <span class="preprocessor"></span><span class="preprocessor">#define SCS_DFSR_REG                                         *((volatile int32u *)0xE000ED30u)</span>
<a name="l10302"></a><a class="code" href="regs_8h.html#a5b4113b97df75dda6cd0db0c52c71755">10302</a> <span class="preprocessor"></span><span class="preprocessor">#define SCS_DFSR_ADDR                                        (0xE000ED30u)</span>
<a name="l10303"></a><a class="code" href="regs_8h.html#a2a24ba3478f1e8061a6a90058dc5f5b0">10303</a> <span class="preprocessor"></span><span class="preprocessor">#define SCS_DFSR_RESET                                       (0x00000000u)</span>
<a name="l10304"></a>10304 <span class="preprocessor"></span>        <span class="comment">/* EXTERNAL field */</span>
<a name="l10305"></a><a class="code" href="regs_8h.html#a552ba59edde43b9a261e37c29e3bb1a5">10305</a> <span class="preprocessor">        #define SCS_DFSR_EXTERNAL                            (0x00000010u)</span>
<a name="l10306"></a><a class="code" href="regs_8h.html#a2e961fd0df3c61b9b7cf1acdc6ce7a0b">10306</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_DFSR_EXTERNAL_MASK                       (0x00000010u)</span>
<a name="l10307"></a><a class="code" href="regs_8h.html#ae080ae26d9562dcc79ccfa14de3c2e76">10307</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_DFSR_EXTERNAL_BIT                        (4)</span>
<a name="l10308"></a><a class="code" href="regs_8h.html#a5e93b9fc0a54e1fa58a3e9ac76313ac7">10308</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_DFSR_EXTERNAL_BITS                       (1)</span>
<a name="l10309"></a>10309 <span class="preprocessor"></span>        <span class="comment">/* VCATCH field */</span>
<a name="l10310"></a><a class="code" href="regs_8h.html#a5f53a18736033f73de6877ba38b2a732">10310</a> <span class="preprocessor">        #define SCS_DFSR_VCATCH                              (0x00000008u)</span>
<a name="l10311"></a><a class="code" href="regs_8h.html#a0642578774678f943c3ed5d56368f539">10311</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_DFSR_VCATCH_MASK                         (0x00000008u)</span>
<a name="l10312"></a><a class="code" href="regs_8h.html#a95e7707ea2a5731951c6163bd6ad75b7">10312</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_DFSR_VCATCH_BIT                          (3)</span>
<a name="l10313"></a><a class="code" href="regs_8h.html#ad51ea6490107db96f377508656abd0ab">10313</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_DFSR_VCATCH_BITS                         (1)</span>
<a name="l10314"></a>10314 <span class="preprocessor"></span>        <span class="comment">/* DWTTRAP field */</span>
<a name="l10315"></a><a class="code" href="regs_8h.html#a9821c023f7a34eb0ef0ee781dc97f2cb">10315</a> <span class="preprocessor">        #define SCS_DFSR_DWTTRAP                             (0x00000004u)</span>
<a name="l10316"></a><a class="code" href="regs_8h.html#a891de2ac4e32bb55869408b30bf6acb0">10316</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_DFSR_DWTTRAP_MASK                        (0x00000004u)</span>
<a name="l10317"></a><a class="code" href="regs_8h.html#a1c5b34fb1e68cd53b99f382c047c827e">10317</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_DFSR_DWTTRAP_BIT                         (2)</span>
<a name="l10318"></a><a class="code" href="regs_8h.html#a738beccd2cd5447c0a4062397304d557">10318</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_DFSR_DWTTRAP_BITS                        (1)</span>
<a name="l10319"></a>10319 <span class="preprocessor"></span>        <span class="comment">/* BKPT field */</span>
<a name="l10320"></a><a class="code" href="regs_8h.html#aaedb2dd4b02c86b12f12b1b8850603c8">10320</a> <span class="preprocessor">        #define SCS_DFSR_BKPT                                (0x00000002u)</span>
<a name="l10321"></a><a class="code" href="regs_8h.html#a82a01f59f4e25377806d2eb9a7437e26">10321</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_DFSR_BKPT_MASK                           (0x00000002u)</span>
<a name="l10322"></a><a class="code" href="regs_8h.html#a3bb306a0d4af7ae68da554037321914a">10322</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_DFSR_BKPT_BIT                            (1)</span>
<a name="l10323"></a><a class="code" href="regs_8h.html#aecc9ad5fb97049c707b1c71ffdc85dd9">10323</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_DFSR_BKPT_BITS                           (1)</span>
<a name="l10324"></a>10324 <span class="preprocessor"></span>        <span class="comment">/* HALTED field */</span>
<a name="l10325"></a><a class="code" href="regs_8h.html#a51e70847625530ac244fb271ef5313fc">10325</a> <span class="preprocessor">        #define SCS_DFSR_HALTED                              (0x00000001u)</span>
<a name="l10326"></a><a class="code" href="regs_8h.html#aa4cd8b07ad020e90b60c4f672960ee04">10326</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_DFSR_HALTED_MASK                         (0x00000001u)</span>
<a name="l10327"></a><a class="code" href="regs_8h.html#a9ee8b6c431473290022e8471f8f6050d">10327</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_DFSR_HALTED_BIT                          (0)</span>
<a name="l10328"></a><a class="code" href="regs_8h.html#ae0d65454bcbaefeb924b71ccb43989e9">10328</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_DFSR_HALTED_BITS                         (1)</span>
<a name="l10329"></a>10329 <span class="preprocessor"></span>
<a name="l10330"></a><a class="code" href="regs_8h.html#a7eee039e866b762df2181b2aa1ce238b">10330</a> <span class="preprocessor">#define SCS_MMAR                                             *((volatile int32u *)0xE000ED34u)</span>
<a name="l10331"></a><a class="code" href="regs_8h.html#a40f837b3ff69f1fe1fb44d7b34aae04a">10331</a> <span class="preprocessor"></span><span class="preprocessor">#define SCS_MMAR_REG                                         *((volatile int32u *)0xE000ED34u)</span>
<a name="l10332"></a><a class="code" href="regs_8h.html#a17774d4283c1e3030082136f6fb72642">10332</a> <span class="preprocessor"></span><span class="preprocessor">#define SCS_MMAR_ADDR                                        (0xE000ED34u)</span>
<a name="l10333"></a><a class="code" href="regs_8h.html#a4337d41e37050b84b91fdfbace4aa295">10333</a> <span class="preprocessor"></span><span class="preprocessor">#define SCS_MMAR_RESET                                       (0x00000000u)</span>
<a name="l10334"></a>10334 <span class="preprocessor"></span>        <span class="comment">/* ADDRESS field */</span>
<a name="l10335"></a><a class="code" href="regs_8h.html#a167ed584b776744e50c2a5f975798b87">10335</a> <span class="preprocessor">        #define SCS_MMAR_ADDRESS                             (0xFFFFFFFFu)</span>
<a name="l10336"></a><a class="code" href="regs_8h.html#aab817ee8222cbed0e55a2c2e7848adfc">10336</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_MMAR_ADDRESS_MASK                        (0xFFFFFFFFu)</span>
<a name="l10337"></a><a class="code" href="regs_8h.html#ad2b2e3c1f91b352aef6e92b0e1303387">10337</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_MMAR_ADDRESS_BIT                         (0)</span>
<a name="l10338"></a><a class="code" href="regs_8h.html#aa52ef6f1ff90b32f82331662fcf3b3eb">10338</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_MMAR_ADDRESS_BITS                        (32)</span>
<a name="l10339"></a>10339 <span class="preprocessor"></span>
<a name="l10340"></a><a class="code" href="regs_8h.html#ae9283091b674da141c5e110618680fbd">10340</a> <span class="preprocessor">#define SCS_BFAR                                             *((volatile int32u *)0xE000ED38u)</span>
<a name="l10341"></a><a class="code" href="regs_8h.html#a0a7aa47d578438437590494b11fa4134">10341</a> <span class="preprocessor"></span><span class="preprocessor">#define SCS_BFAR_REG                                         *((volatile int32u *)0xE000ED38u)</span>
<a name="l10342"></a><a class="code" href="regs_8h.html#aedc053669f50c60a7b139e2893c34b15">10342</a> <span class="preprocessor"></span><span class="preprocessor">#define SCS_BFAR_ADDR                                        (0xE000ED38u)</span>
<a name="l10343"></a><a class="code" href="regs_8h.html#a6e972226e8fef4129db474cd55355810">10343</a> <span class="preprocessor"></span><span class="preprocessor">#define SCS_BFAR_RESET                                       (0x00000000u)</span>
<a name="l10344"></a>10344 <span class="preprocessor"></span>        <span class="comment">/* ADDRESS field */</span>
<a name="l10345"></a><a class="code" href="regs_8h.html#a270981aec32ba1d48d1a12d199ea22d8">10345</a> <span class="preprocessor">        #define SCS_BFAR_ADDRESS                             (0xFFFFFFFFu)</span>
<a name="l10346"></a><a class="code" href="regs_8h.html#af65f260b44769233147f2d7d0d2f5828">10346</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_BFAR_ADDRESS_MASK                        (0xFFFFFFFFu)</span>
<a name="l10347"></a><a class="code" href="regs_8h.html#a74b0db1060bc608a6193f3c40d1bd30b">10347</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_BFAR_ADDRESS_BIT                         (0)</span>
<a name="l10348"></a><a class="code" href="regs_8h.html#af756a3a82adab7293f08e017c846a98f">10348</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_BFAR_ADDRESS_BITS                        (32)</span>
<a name="l10349"></a>10349 <span class="preprocessor"></span>
<a name="l10350"></a><a class="code" href="regs_8h.html#a912d8ff7403f17c9f02b9d1f9ac74707">10350</a> <span class="preprocessor">#define SCS_AFSR                                             *((volatile int32u *)0xE000ED3Cu)</span>
<a name="l10351"></a><a class="code" href="regs_8h.html#acde1c7fcf05a5f83f9d7cd13f0faac37">10351</a> <span class="preprocessor"></span><span class="preprocessor">#define SCS_AFSR_REG                                         *((volatile int32u *)0xE000ED3Cu)</span>
<a name="l10352"></a><a class="code" href="regs_8h.html#adc2564d29579a5f4fdd1a3f3907dc379">10352</a> <span class="preprocessor"></span><span class="preprocessor">#define SCS_AFSR_ADDR                                        (0xE000ED3Cu)</span>
<a name="l10353"></a><a class="code" href="regs_8h.html#afcaaf8da63ab696add186fad46fb93fa">10353</a> <span class="preprocessor"></span><span class="preprocessor">#define SCS_AFSR_RESET                                       (0x00000000u)</span>
<a name="l10354"></a>10354 <span class="preprocessor"></span>        <span class="comment">/* WRONGSIZE field */</span>
<a name="l10355"></a><a class="code" href="regs_8h.html#a56a13cd73423aa5f2225883c2a78ef2a">10355</a> <span class="preprocessor">        #define SCS_AFSR_WRONGSIZE                           (0x00000008u)</span>
<a name="l10356"></a><a class="code" href="regs_8h.html#af8704891cbe514f690495fa0eb83e540">10356</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_AFSR_WRONGSIZE_MASK                      (0x00000008u)</span>
<a name="l10357"></a><a class="code" href="regs_8h.html#a802051a8373ce5fcbeb79c70c656b352">10357</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_AFSR_WRONGSIZE_BIT                       (3)</span>
<a name="l10358"></a><a class="code" href="regs_8h.html#abb9ae8510c4f4f3905dfbc9929259406">10358</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_AFSR_WRONGSIZE_BITS                      (1)</span>
<a name="l10359"></a>10359 <span class="preprocessor"></span>        <span class="comment">/* PROTECTED field */</span>
<a name="l10360"></a><a class="code" href="regs_8h.html#a14511b4328743a89a95e57cae31dddb0">10360</a> <span class="preprocessor">        #define SCS_AFSR_PROTECTED                           (0x00000004u)</span>
<a name="l10361"></a><a class="code" href="regs_8h.html#a0efd383ab53d0f8910a451277d9f6633">10361</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_AFSR_PROTECTED_MASK                      (0x00000004u)</span>
<a name="l10362"></a><a class="code" href="regs_8h.html#adf25438ed08e1dd328c02ad5889e013c">10362</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_AFSR_PROTECTED_BIT                       (2)</span>
<a name="l10363"></a><a class="code" href="regs_8h.html#a965a24e6ea1a59b3ad86346c1a79cbce">10363</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_AFSR_PROTECTED_BITS                      (1)</span>
<a name="l10364"></a>10364 <span class="preprocessor"></span>        <span class="comment">/* RESERVED field */</span>
<a name="l10365"></a><a class="code" href="regs_8h.html#a510cbbbade777bf246245b4a5444e56c">10365</a> <span class="preprocessor">        #define SCS_AFSR_RESERVED                            (0x00000002u)</span>
<a name="l10366"></a><a class="code" href="regs_8h.html#a85a54ee7493d18007e6f46289f9ec513">10366</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_AFSR_RESERVED_MASK                       (0x00000002u)</span>
<a name="l10367"></a><a class="code" href="regs_8h.html#a370a30374fc7355b31cf363dc7deff08">10367</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_AFSR_RESERVED_BIT                        (1)</span>
<a name="l10368"></a><a class="code" href="regs_8h.html#aef5eaa57c1e874d11a4fea601e039df6">10368</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_AFSR_RESERVED_BITS                       (1)</span>
<a name="l10369"></a>10369 <span class="preprocessor"></span>        <span class="comment">/* MISSED field */</span>
<a name="l10370"></a><a class="code" href="regs_8h.html#af392e956fc089940f77736e178dbdd05">10370</a> <span class="preprocessor">        #define SCS_AFSR_MISSED                              (0x00000001u)</span>
<a name="l10371"></a><a class="code" href="regs_8h.html#a1b81c29fd39980afbd693c930264c685">10371</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_AFSR_MISSED_MASK                         (0x00000001u)</span>
<a name="l10372"></a><a class="code" href="regs_8h.html#aaef621ffba6a9602be898c002050eccd">10372</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_AFSR_MISSED_BIT                          (0)</span>
<a name="l10373"></a><a class="code" href="regs_8h.html#a4cf57b4a565f110eccb8f6245188de49">10373</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_AFSR_MISSED_BITS                         (1)</span>
<a name="l10374"></a>10374 <span class="preprocessor"></span>
<a name="l10375"></a><a class="code" href="regs_8h.html#a718ac5e5de71b22575ed16060325f9dd">10375</a> <span class="preprocessor">#define SCS_PFR0                                             *((volatile int32u *)0xE000ED40u)</span>
<a name="l10376"></a><a class="code" href="regs_8h.html#a419bb4d1ab919ebe170a716127ecf90d">10376</a> <span class="preprocessor"></span><span class="preprocessor">#define SCS_PFR0_REG                                         *((volatile int32u *)0xE000ED40u)</span>
<a name="l10377"></a><a class="code" href="regs_8h.html#a738781736bd93c6f40a7497437ea83c0">10377</a> <span class="preprocessor"></span><span class="preprocessor">#define SCS_PFR0_ADDR                                        (0xE000ED40u)</span>
<a name="l10378"></a><a class="code" href="regs_8h.html#af9d91068d08a8c56b454535751f85dd8">10378</a> <span class="preprocessor"></span><span class="preprocessor">#define SCS_PFR0_RESET                                       (0x00000030u)</span>
<a name="l10379"></a>10379 <span class="preprocessor"></span>        <span class="comment">/* FEATURE field */</span>
<a name="l10380"></a><a class="code" href="regs_8h.html#aebba3ba2f0eb1a7710bb6297887bda88">10380</a> <span class="preprocessor">        #define SCS_PFR0_FEATURE                             (0xFFFFFFFFu)</span>
<a name="l10381"></a><a class="code" href="regs_8h.html#a0361b4aef66d79873e893fa5bad3fd4d">10381</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_PFR0_FEATURE_MASK                        (0xFFFFFFFFu)</span>
<a name="l10382"></a><a class="code" href="regs_8h.html#a915901f83ccf0342a1865f531bb5be73">10382</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_PFR0_FEATURE_BIT                         (0)</span>
<a name="l10383"></a><a class="code" href="regs_8h.html#a953f1fa37b7ff0695fc1e4484a6e4063">10383</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_PFR0_FEATURE_BITS                        (32)</span>
<a name="l10384"></a>10384 <span class="preprocessor"></span>
<a name="l10385"></a><a class="code" href="regs_8h.html#a655fd3b0e7b1fc6dbc7decd9cbb54fc1">10385</a> <span class="preprocessor">#define SCS_PFR1                                             *((volatile int32u *)0xE000ED44u)</span>
<a name="l10386"></a><a class="code" href="regs_8h.html#ac27b867ed9ee49572dca10de3453ac57">10386</a> <span class="preprocessor"></span><span class="preprocessor">#define SCS_PFR1_REG                                         *((volatile int32u *)0xE000ED44u)</span>
<a name="l10387"></a><a class="code" href="regs_8h.html#ac69f92a238fda163b75192c6cb5d9a3c">10387</a> <span class="preprocessor"></span><span class="preprocessor">#define SCS_PFR1_ADDR                                        (0xE000ED44u)</span>
<a name="l10388"></a><a class="code" href="regs_8h.html#ab2e123e938541f7ab4d7e1cafb40006a">10388</a> <span class="preprocessor"></span><span class="preprocessor">#define SCS_PFR1_RESET                                       (0x00000200u)</span>
<a name="l10389"></a>10389 <span class="preprocessor"></span>        <span class="comment">/* FEATURE field */</span>
<a name="l10390"></a><a class="code" href="regs_8h.html#aa186c8dd6e880ff13fe0bf7e11fb6bf9">10390</a> <span class="preprocessor">        #define SCS_PFR1_FEATURE                             (0xFFFFFFFFu)</span>
<a name="l10391"></a><a class="code" href="regs_8h.html#a1b3694c2e3c2f31a1c8197e2785986e2">10391</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_PFR1_FEATURE_MASK                        (0xFFFFFFFFu)</span>
<a name="l10392"></a><a class="code" href="regs_8h.html#a16056940254c1c623c29c275a2401f3e">10392</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_PFR1_FEATURE_BIT                         (0)</span>
<a name="l10393"></a><a class="code" href="regs_8h.html#a7a3be0f2e874cfc3515c563a3c1954a5">10393</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_PFR1_FEATURE_BITS                        (32)</span>
<a name="l10394"></a>10394 <span class="preprocessor"></span>
<a name="l10395"></a><a class="code" href="regs_8h.html#a331a8a95145c0423c0773d8c83a00e78">10395</a> <span class="preprocessor">#define SCS_DFR0                                             *((volatile int32u *)0xE000ED48u)</span>
<a name="l10396"></a><a class="code" href="regs_8h.html#a1f264c328d1035f7fb1ce69d5771c771">10396</a> <span class="preprocessor"></span><span class="preprocessor">#define SCS_DFR0_REG                                         *((volatile int32u *)0xE000ED48u)</span>
<a name="l10397"></a><a class="code" href="regs_8h.html#ab09dc4bbd7c4db5c0802cb78dd78ab96">10397</a> <span class="preprocessor"></span><span class="preprocessor">#define SCS_DFR0_ADDR                                        (0xE000ED48u)</span>
<a name="l10398"></a><a class="code" href="regs_8h.html#ab09b66cafff61ac44dc0b1a778df9eb8">10398</a> <span class="preprocessor"></span><span class="preprocessor">#define SCS_DFR0_RESET                                       (0x00100000u)</span>
<a name="l10399"></a>10399 <span class="preprocessor"></span>        <span class="comment">/* FEATURE field */</span>
<a name="l10400"></a><a class="code" href="regs_8h.html#a8366e2fba966750cdca8696e22437563">10400</a> <span class="preprocessor">        #define SCS_DFR0_FEATURE                             (0xFFFFFFFFu)</span>
<a name="l10401"></a><a class="code" href="regs_8h.html#ae5fa7ce4ea34a79c9f180c6fa5194f9e">10401</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_DFR0_FEATURE_MASK                        (0xFFFFFFFFu)</span>
<a name="l10402"></a><a class="code" href="regs_8h.html#a0e724632bb9b55f20398272633c3ae5c">10402</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_DFR0_FEATURE_BIT                         (0)</span>
<a name="l10403"></a><a class="code" href="regs_8h.html#a99fd2130bf16d55fd24bd400f7fecc4f">10403</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_DFR0_FEATURE_BITS                        (32)</span>
<a name="l10404"></a>10404 <span class="preprocessor"></span>
<a name="l10405"></a><a class="code" href="regs_8h.html#a9ac31948812cf3912454d3af8f3c8c77">10405</a> <span class="preprocessor">#define SCS_AFR0                                             *((volatile int32u *)0xE000ED4Cu)</span>
<a name="l10406"></a><a class="code" href="regs_8h.html#ab7f1f1a0b7f1bff824efcc98585a4318">10406</a> <span class="preprocessor"></span><span class="preprocessor">#define SCS_AFR0_REG                                         *((volatile int32u *)0xE000ED4Cu)</span>
<a name="l10407"></a><a class="code" href="regs_8h.html#aa51d9dd12a82afd0f3a3dcf0efd47836">10407</a> <span class="preprocessor"></span><span class="preprocessor">#define SCS_AFR0_ADDR                                        (0xE000ED4Cu)</span>
<a name="l10408"></a><a class="code" href="regs_8h.html#a8827f471c475e51a053a87f0a7b5b4a5">10408</a> <span class="preprocessor"></span><span class="preprocessor">#define SCS_AFR0_RESET                                       (0x00000000u)</span>
<a name="l10409"></a>10409 <span class="preprocessor"></span>        <span class="comment">/* FEATURE field */</span>
<a name="l10410"></a><a class="code" href="regs_8h.html#aa024d2c13f6abb3791cdd9b46c89cc65">10410</a> <span class="preprocessor">        #define SCS_AFR0_FEATURE                             (0xFFFFFFFFu)</span>
<a name="l10411"></a><a class="code" href="regs_8h.html#afc0c0a78f4c15d491b93e405a6b67b34">10411</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_AFR0_FEATURE_MASK                        (0xFFFFFFFFu)</span>
<a name="l10412"></a><a class="code" href="regs_8h.html#a0326dcf485940dede1b45cb758b81765">10412</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_AFR0_FEATURE_BIT                         (0)</span>
<a name="l10413"></a><a class="code" href="regs_8h.html#a3a4cf6c81ae294a4003df4e75ab35af5">10413</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_AFR0_FEATURE_BITS                        (32)</span>
<a name="l10414"></a>10414 <span class="preprocessor"></span>
<a name="l10415"></a><a class="code" href="regs_8h.html#aa49e81f5b814d9b304d2640d2521258b">10415</a> <span class="preprocessor">#define SCS_MMFR0                                            *((volatile int32u *)0xE000ED50u)</span>
<a name="l10416"></a><a class="code" href="regs_8h.html#a95e501eee1b10496586506fe39fbe6b5">10416</a> <span class="preprocessor"></span><span class="preprocessor">#define SCS_MMFR0_REG                                        *((volatile int32u *)0xE000ED50u)</span>
<a name="l10417"></a><a class="code" href="regs_8h.html#aba49cc20dc18f9005fa17fa4eab99fea">10417</a> <span class="preprocessor"></span><span class="preprocessor">#define SCS_MMFR0_ADDR                                       (0xE000ED50u)</span>
<a name="l10418"></a><a class="code" href="regs_8h.html#a8aeff38a83dfc009c625d2d6b55ef0ed">10418</a> <span class="preprocessor"></span><span class="preprocessor">#define SCS_MMFR0_RESET                                      (0x00000030u)</span>
<a name="l10419"></a>10419 <span class="preprocessor"></span>        <span class="comment">/* FEATURE field */</span>
<a name="l10420"></a><a class="code" href="regs_8h.html#ae94ae8308e7ea91366061b5d12f8cc2d">10420</a> <span class="preprocessor">        #define SCS_MMFR0_FEATURE                            (0xFFFFFFFFu)</span>
<a name="l10421"></a><a class="code" href="regs_8h.html#ac4a92cdd3a52da63ab349fcc66d005bb">10421</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_MMFR0_FEATURE_MASK                       (0xFFFFFFFFu)</span>
<a name="l10422"></a><a class="code" href="regs_8h.html#a83f6bb2eccc19dfed46dccaa631e1b42">10422</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_MMFR0_FEATURE_BIT                        (0)</span>
<a name="l10423"></a><a class="code" href="regs_8h.html#a79601e62d040b37b894893d07add51bc">10423</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_MMFR0_FEATURE_BITS                       (32)</span>
<a name="l10424"></a>10424 <span class="preprocessor"></span>
<a name="l10425"></a><a class="code" href="regs_8h.html#ade53ed51aef900b591867e3f21dc954f">10425</a> <span class="preprocessor">#define SCS_MMFR1                                            *((volatile int32u *)0xE000ED54u)</span>
<a name="l10426"></a><a class="code" href="regs_8h.html#ab3b17e8f8ea09208801c7a8868c7df1a">10426</a> <span class="preprocessor"></span><span class="preprocessor">#define SCS_MMFR1_REG                                        *((volatile int32u *)0xE000ED54u)</span>
<a name="l10427"></a><a class="code" href="regs_8h.html#a3da93951b40e26d1dd1c40ec637b795c">10427</a> <span class="preprocessor"></span><span class="preprocessor">#define SCS_MMFR1_ADDR                                       (0xE000ED54u)</span>
<a name="l10428"></a><a class="code" href="regs_8h.html#aa30d3908ddd89e2946556cabf7f7d9e1">10428</a> <span class="preprocessor"></span><span class="preprocessor">#define SCS_MMFR1_RESET                                      (0x00000000u)</span>
<a name="l10429"></a>10429 <span class="preprocessor"></span>        <span class="comment">/* FEATURE field */</span>
<a name="l10430"></a><a class="code" href="regs_8h.html#a25efce7a4a8e6f5e09a2c79b72ff4e9d">10430</a> <span class="preprocessor">        #define SCS_MMFR1_FEATURE                            (0xFFFFFFFFu)</span>
<a name="l10431"></a><a class="code" href="regs_8h.html#a190ad48ea21295489db841a527fe7a60">10431</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_MMFR1_FEATURE_MASK                       (0xFFFFFFFFu)</span>
<a name="l10432"></a><a class="code" href="regs_8h.html#a7426c240421d127ff83f6547b41f78d1">10432</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_MMFR1_FEATURE_BIT                        (0)</span>
<a name="l10433"></a><a class="code" href="regs_8h.html#ab94bd065194aee37423e464869b7d942">10433</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_MMFR1_FEATURE_BITS                       (32)</span>
<a name="l10434"></a>10434 <span class="preprocessor"></span>
<a name="l10435"></a><a class="code" href="regs_8h.html#a9128786687ce9b7176336c622813417f">10435</a> <span class="preprocessor">#define SCS_MMFR2                                            *((volatile int32u *)0xE000ED58u)</span>
<a name="l10436"></a><a class="code" href="regs_8h.html#ad49e3ad993702537cb7d387388719a65">10436</a> <span class="preprocessor"></span><span class="preprocessor">#define SCS_MMFR2_REG                                        *((volatile int32u *)0xE000ED58u)</span>
<a name="l10437"></a><a class="code" href="regs_8h.html#a25a67c6df3dbeb2308a79cf01ed9b482">10437</a> <span class="preprocessor"></span><span class="preprocessor">#define SCS_MMFR2_ADDR                                       (0xE000ED58u)</span>
<a name="l10438"></a><a class="code" href="regs_8h.html#a7b96e6d8739a17df0961982292ea8607">10438</a> <span class="preprocessor"></span><span class="preprocessor">#define SCS_MMFR2_RESET                                      (0x00000000u)</span>
<a name="l10439"></a>10439 <span class="preprocessor"></span>        <span class="comment">/* FEATURE field */</span>
<a name="l10440"></a><a class="code" href="regs_8h.html#a48ba66f1acc3ebc4e64b3966cb149cae">10440</a> <span class="preprocessor">        #define SCS_MMFR2_FEATURE                            (0xFFFFFFFFu)</span>
<a name="l10441"></a><a class="code" href="regs_8h.html#a06ffb6be2b92609704d1f30c7f17eb7c">10441</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_MMFR2_FEATURE_MASK                       (0xFFFFFFFFu)</span>
<a name="l10442"></a><a class="code" href="regs_8h.html#a19435bffd360df7250715af9e542032a">10442</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_MMFR2_FEATURE_BIT                        (0)</span>
<a name="l10443"></a><a class="code" href="regs_8h.html#a10551699d096318a6493f5cd30369b42">10443</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_MMFR2_FEATURE_BITS                       (32)</span>
<a name="l10444"></a>10444 <span class="preprocessor"></span>
<a name="l10445"></a><a class="code" href="regs_8h.html#a08d593dd90b4030c0035584f14a04782">10445</a> <span class="preprocessor">#define SCS_MMFR3                                            *((volatile int32u *)0xE000ED5Cu)</span>
<a name="l10446"></a><a class="code" href="regs_8h.html#a07661a0673262d01fe03aa994451ff8b">10446</a> <span class="preprocessor"></span><span class="preprocessor">#define SCS_MMFR3_REG                                        *((volatile int32u *)0xE000ED5Cu)</span>
<a name="l10447"></a><a class="code" href="regs_8h.html#a6ee81093c784080602fba8cfdf6b6635">10447</a> <span class="preprocessor"></span><span class="preprocessor">#define SCS_MMFR3_ADDR                                       (0xE000ED5Cu)</span>
<a name="l10448"></a><a class="code" href="regs_8h.html#aac0aa0eb5f3f7f16e6b6d42ed5f88960">10448</a> <span class="preprocessor"></span><span class="preprocessor">#define SCS_MMFR3_RESET                                      (0x00000000u)</span>
<a name="l10449"></a>10449 <span class="preprocessor"></span>        <span class="comment">/* FEATURE field */</span>
<a name="l10450"></a><a class="code" href="regs_8h.html#ab2561e4c4fcf0035009fad4c93af67a2">10450</a> <span class="preprocessor">        #define SCS_MMFR3_FEATURE                            (0xFFFFFFFFu)</span>
<a name="l10451"></a><a class="code" href="regs_8h.html#a90ba08fe1a765338cc9c4fdd9b7f0575">10451</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_MMFR3_FEATURE_MASK                       (0xFFFFFFFFu)</span>
<a name="l10452"></a><a class="code" href="regs_8h.html#a3ce2f374198af80e759d00665167db58">10452</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_MMFR3_FEATURE_BIT                        (0)</span>
<a name="l10453"></a><a class="code" href="regs_8h.html#ab7ceee03cdeb7b6ac3ffff97c9fe622a">10453</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_MMFR3_FEATURE_BITS                       (32)</span>
<a name="l10454"></a>10454 <span class="preprocessor"></span>
<a name="l10455"></a><a class="code" href="regs_8h.html#a91199df60fcad82533c323c5c8b350bf">10455</a> <span class="preprocessor">#define SCS_ISAFR0                                           *((volatile int32u *)0xE000ED60u)</span>
<a name="l10456"></a><a class="code" href="regs_8h.html#a1695ddb0e0ff36cf6826d7d5dfe44b99">10456</a> <span class="preprocessor"></span><span class="preprocessor">#define SCS_ISAFR0_REG                                       *((volatile int32u *)0xE000ED60u)</span>
<a name="l10457"></a><a class="code" href="regs_8h.html#a154b56368a9088162f2ffe6e37d3c0cf">10457</a> <span class="preprocessor"></span><span class="preprocessor">#define SCS_ISAFR0_ADDR                                      (0xE000ED60u)</span>
<a name="l10458"></a><a class="code" href="regs_8h.html#a6ce333e065834c3d10deddc84acf62b7">10458</a> <span class="preprocessor"></span><span class="preprocessor">#define SCS_ISAFR0_RESET                                     (0x01141110u)</span>
<a name="l10459"></a>10459 <span class="preprocessor"></span>        <span class="comment">/* FEATURE field */</span>
<a name="l10460"></a><a class="code" href="regs_8h.html#a7843224a28d5e9bcbb46362278babb88">10460</a> <span class="preprocessor">        #define SCS_ISAFR0_FEATURE                           (0xFFFFFFFFu)</span>
<a name="l10461"></a><a class="code" href="regs_8h.html#ac0f25bce475c141c56d92fdfb67f02e3">10461</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_ISAFR0_FEATURE_MASK                      (0xFFFFFFFFu)</span>
<a name="l10462"></a><a class="code" href="regs_8h.html#aae856d2bfc35a124240a85b15259630a">10462</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_ISAFR0_FEATURE_BIT                       (0)</span>
<a name="l10463"></a><a class="code" href="regs_8h.html#a591e1ec778ab215116ea3ba687daff11">10463</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_ISAFR0_FEATURE_BITS                      (32)</span>
<a name="l10464"></a>10464 <span class="preprocessor"></span>
<a name="l10465"></a><a class="code" href="regs_8h.html#abf847abe138d51c5aa1cc836093fea81">10465</a> <span class="preprocessor">#define SCS_ISAFR1                                           *((volatile int32u *)0xE000ED64u)</span>
<a name="l10466"></a><a class="code" href="regs_8h.html#acd0784f704aa0960decca54be6838466">10466</a> <span class="preprocessor"></span><span class="preprocessor">#define SCS_ISAFR1_REG                                       *((volatile int32u *)0xE000ED64u)</span>
<a name="l10467"></a><a class="code" href="regs_8h.html#a1bd0460f2fc2f7a6db85930ccb3fd56c">10467</a> <span class="preprocessor"></span><span class="preprocessor">#define SCS_ISAFR1_ADDR                                      (0xE000ED64u)</span>
<a name="l10468"></a><a class="code" href="regs_8h.html#a80e43a21d5d1784b38bb65164e385d6c">10468</a> <span class="preprocessor"></span><span class="preprocessor">#define SCS_ISAFR1_RESET                                     (0x02111000u)</span>
<a name="l10469"></a>10469 <span class="preprocessor"></span>        <span class="comment">/* FEATURE field */</span>
<a name="l10470"></a><a class="code" href="regs_8h.html#af8ee25b0406d446a0c86e55f68ff7b76">10470</a> <span class="preprocessor">        #define SCS_ISAFR1_FEATURE                           (0xFFFFFFFFu)</span>
<a name="l10471"></a><a class="code" href="regs_8h.html#a719f4e2d3e345c56680c468865938a1d">10471</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_ISAFR1_FEATURE_MASK                      (0xFFFFFFFFu)</span>
<a name="l10472"></a><a class="code" href="regs_8h.html#a2640a1ce20158e6745e4cbddae73a3b8">10472</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_ISAFR1_FEATURE_BIT                       (0)</span>
<a name="l10473"></a><a class="code" href="regs_8h.html#afc19097a5146182e9ad30a39212a0d06">10473</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_ISAFR1_FEATURE_BITS                      (32)</span>
<a name="l10474"></a>10474 <span class="preprocessor"></span>
<a name="l10475"></a><a class="code" href="regs_8h.html#aff52a9718b945f2b8b08ab063bef1e55">10475</a> <span class="preprocessor">#define SCS_ISAFR2                                           *((volatile int32u *)0xE000ED68u)</span>
<a name="l10476"></a><a class="code" href="regs_8h.html#a8a61d9bbee3765655d1fd64398d2979f">10476</a> <span class="preprocessor"></span><span class="preprocessor">#define SCS_ISAFR2_REG                                       *((volatile int32u *)0xE000ED68u)</span>
<a name="l10477"></a><a class="code" href="regs_8h.html#a15d7dedc0839cbb279cbc937978b7253">10477</a> <span class="preprocessor"></span><span class="preprocessor">#define SCS_ISAFR2_ADDR                                      (0xE000ED68u)</span>
<a name="l10478"></a><a class="code" href="regs_8h.html#a73e04862305eecc5b2de52be8e4e6909">10478</a> <span class="preprocessor"></span><span class="preprocessor">#define SCS_ISAFR2_RESET                                     (0x21112231u)</span>
<a name="l10479"></a>10479 <span class="preprocessor"></span>        <span class="comment">/* FEATURE field */</span>
<a name="l10480"></a><a class="code" href="regs_8h.html#a4148476d8915b4deb6eb937d70db78f7">10480</a> <span class="preprocessor">        #define SCS_ISAFR2_FEATURE                           (0xFFFFFFFFu)</span>
<a name="l10481"></a><a class="code" href="regs_8h.html#a5882de0b96c08f37495596770a06205f">10481</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_ISAFR2_FEATURE_MASK                      (0xFFFFFFFFu)</span>
<a name="l10482"></a><a class="code" href="regs_8h.html#a03613459b0f5052caa169c6c19933168">10482</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_ISAFR2_FEATURE_BIT                       (0)</span>
<a name="l10483"></a><a class="code" href="regs_8h.html#a1a0dc0b197e4fa95b41d13f8d3fe32aa">10483</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_ISAFR2_FEATURE_BITS                      (32)</span>
<a name="l10484"></a>10484 <span class="preprocessor"></span>
<a name="l10485"></a><a class="code" href="regs_8h.html#ac4bf472a41b5edf2cc01807975511ad9">10485</a> <span class="preprocessor">#define SCS_ISAFR3                                           *((volatile int32u *)0xE000ED6Cu)</span>
<a name="l10486"></a><a class="code" href="regs_8h.html#afc4ae6bf34d998c02c050861383ea280">10486</a> <span class="preprocessor"></span><span class="preprocessor">#define SCS_ISAFR3_REG                                       *((volatile int32u *)0xE000ED6Cu)</span>
<a name="l10487"></a><a class="code" href="regs_8h.html#a0788e72f6c5367523caeee138983b4f1">10487</a> <span class="preprocessor"></span><span class="preprocessor">#define SCS_ISAFR3_ADDR                                      (0xE000ED6Cu)</span>
<a name="l10488"></a><a class="code" href="regs_8h.html#ad2f4841b8093fc5f8b6a283eab04c53d">10488</a> <span class="preprocessor"></span><span class="preprocessor">#define SCS_ISAFR3_RESET                                     (0x11111110u)</span>
<a name="l10489"></a>10489 <span class="preprocessor"></span>        <span class="comment">/* FEATURE field */</span>
<a name="l10490"></a><a class="code" href="regs_8h.html#a37f07b4d2cbe6de2a394eafe0e5b180a">10490</a> <span class="preprocessor">        #define SCS_ISAFR3_FEATURE                           (0xFFFFFFFFu)</span>
<a name="l10491"></a><a class="code" href="regs_8h.html#aa85be5ce28422a0338668856add1ade1">10491</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_ISAFR3_FEATURE_MASK                      (0xFFFFFFFFu)</span>
<a name="l10492"></a><a class="code" href="regs_8h.html#aca689e3e08f5ae9e2c8c544210259415">10492</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_ISAFR3_FEATURE_BIT                       (0)</span>
<a name="l10493"></a><a class="code" href="regs_8h.html#ad0af8cd2caf4cae0e40ad8c9999dc728">10493</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_ISAFR3_FEATURE_BITS                      (32)</span>
<a name="l10494"></a>10494 <span class="preprocessor"></span>
<a name="l10495"></a><a class="code" href="regs_8h.html#a2b0f78392d84a8a55a889d4ec159b432">10495</a> <span class="preprocessor">#define SCS_ISAFR4                                           *((volatile int32u *)0xE000ED70u)</span>
<a name="l10496"></a><a class="code" href="regs_8h.html#a96c2adf3ce6ad7390ceac8d94d9e9e85">10496</a> <span class="preprocessor"></span><span class="preprocessor">#define SCS_ISAFR4_REG                                       *((volatile int32u *)0xE000ED70u)</span>
<a name="l10497"></a><a class="code" href="regs_8h.html#acc1a50f05ce525ef060333716b128b68">10497</a> <span class="preprocessor"></span><span class="preprocessor">#define SCS_ISAFR4_ADDR                                      (0xE000ED70u)</span>
<a name="l10498"></a><a class="code" href="regs_8h.html#a8e921381b0d97b291d207c170a41c3b8">10498</a> <span class="preprocessor"></span><span class="preprocessor">#define SCS_ISAFR4_RESET                                     (0x01310102u)</span>
<a name="l10499"></a>10499 <span class="preprocessor"></span>        <span class="comment">/* FEATURE field */</span>
<a name="l10500"></a><a class="code" href="regs_8h.html#aa1478eea87e34f08d6300fa94efc481e">10500</a> <span class="preprocessor">        #define SCS_ISAFR4_FEATURE                           (0xFFFFFFFFu)</span>
<a name="l10501"></a><a class="code" href="regs_8h.html#af0e86e010eb508f36e32d4d7fd95177c">10501</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_ISAFR4_FEATURE_MASK                      (0xFFFFFFFFu)</span>
<a name="l10502"></a><a class="code" href="regs_8h.html#af23ecc4932121eaba5279a540d8115ba">10502</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_ISAFR4_FEATURE_BIT                       (0)</span>
<a name="l10503"></a><a class="code" href="regs_8h.html#aa246f071c9bc2719db912b759a743ff2">10503</a> <span class="preprocessor"></span><span class="preprocessor">        #define SCS_ISAFR4_FEATURE_BITS                      (32)</span>
<a name="l10504"></a>10504 <span class="preprocessor"></span>
<a name="l10505"></a><a class="code" href="regs_8h.html#a447fb17881b11fe39f65bb79e5898d55">10505</a> <span class="preprocessor">#define MPU_TYPE                                             *((volatile int32u *)0xE000ED90u)</span>
<a name="l10506"></a><a class="code" href="regs_8h.html#a7b2b129cc31da34ea9570a4fd462ec8f">10506</a> <span class="preprocessor"></span><span class="preprocessor">#define MPU_TYPE_REG                                         *((volatile int32u *)0xE000ED90u)</span>
<a name="l10507"></a><a class="code" href="regs_8h.html#ad76933e2c8406d9d1e43ce30d8d8eff9">10507</a> <span class="preprocessor"></span><span class="preprocessor">#define MPU_TYPE_ADDR                                        (0xE000ED90u)</span>
<a name="l10508"></a><a class="code" href="regs_8h.html#ab9d825ecfed8fe87c392466929b80580">10508</a> <span class="preprocessor"></span><span class="preprocessor">#define MPU_TYPE_RESET                                       (0x00000800u)</span>
<a name="l10509"></a>10509 <span class="preprocessor"></span>        <span class="comment">/* IREGION field */</span>
<a name="l10510"></a><a class="code" href="regs_8h.html#ab5d535bf42471ae98caf7450a50d65a8">10510</a> <span class="preprocessor">        #define MPU_TYPE_IREGION                             (0x00FF0000u)</span>
<a name="l10511"></a><a class="code" href="regs_8h.html#affaa210f93a13881e0962b2507cf8734">10511</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_TYPE_IREGION_MASK                        (0x00FF0000u)</span>
<a name="l10512"></a><a class="code" href="regs_8h.html#a694700aaad9267ca9b610f0bf1d0c0c1">10512</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_TYPE_IREGION_BIT                         (16)</span>
<a name="l10513"></a><a class="code" href="regs_8h.html#a43d578c31424b88ce74f6c4e11958350">10513</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_TYPE_IREGION_BITS                        (8)</span>
<a name="l10514"></a>10514 <span class="preprocessor"></span>        <span class="comment">/* DREGION field */</span>
<a name="l10515"></a><a class="code" href="regs_8h.html#ac3998202404f0fa9004d7372c6e98859">10515</a> <span class="preprocessor">        #define MPU_TYPE_DREGION                             (0x0000FF00u)</span>
<a name="l10516"></a><a class="code" href="regs_8h.html#a92ba0ad60790d65412468ee7de092430">10516</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_TYPE_DREGION_MASK                        (0x0000FF00u)</span>
<a name="l10517"></a><a class="code" href="regs_8h.html#a5cc539a10f29db30a4451a7a0f268999">10517</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_TYPE_DREGION_BIT                         (8)</span>
<a name="l10518"></a><a class="code" href="regs_8h.html#ac0cf85ab532f7ef2f685126b8323f049">10518</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_TYPE_DREGION_BITS                        (8)</span>
<a name="l10519"></a>10519 <span class="preprocessor"></span>
<a name="l10520"></a><a class="code" href="regs_8h.html#ac59c1bae8f9382e6becd1c655b38506c">10520</a> <span class="preprocessor">#define MPU_CTRL                                             *((volatile int32u *)0xE000ED94u)</span>
<a name="l10521"></a><a class="code" href="regs_8h.html#aa70073d302057a1453822b39aeed43fc">10521</a> <span class="preprocessor"></span><span class="preprocessor">#define MPU_CTRL_REG                                         *((volatile int32u *)0xE000ED94u)</span>
<a name="l10522"></a><a class="code" href="regs_8h.html#a123a74d8d8edc47d0f35ffbb0e4843a5">10522</a> <span class="preprocessor"></span><span class="preprocessor">#define MPU_CTRL_ADDR                                        (0xE000ED94u)</span>
<a name="l10523"></a><a class="code" href="regs_8h.html#a348397147f062ad5898dfc0918124622">10523</a> <span class="preprocessor"></span><span class="preprocessor">#define MPU_CTRL_RESET                                       (0x00000000u)</span>
<a name="l10524"></a>10524 <span class="preprocessor"></span>        <span class="comment">/* PRIVDEFENA field */</span>
<a name="l10525"></a><a class="code" href="regs_8h.html#aab51c0ef4d298181c4658130e720c126">10525</a> <span class="preprocessor">        #define MPU_CTRL_PRIVDEFENA                          (0x00000004u)</span>
<a name="l10526"></a><a class="code" href="regs_8h.html#aee3387de9725b1c9c3b31838b64f4024">10526</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_CTRL_PRIVDEFENA_MASK                     (0x00000004u)</span>
<a name="l10527"></a><a class="code" href="regs_8h.html#a438e306d57f262295be6a9fc9a3be21f">10527</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_CTRL_PRIVDEFENA_BIT                      (2)</span>
<a name="l10528"></a><a class="code" href="regs_8h.html#af3e80f55a4482f69c1a0de5c5b40d710">10528</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_CTRL_PRIVDEFENA_BITS                     (1)</span>
<a name="l10529"></a>10529 <span class="preprocessor"></span>        <span class="comment">/* HFNMIENA field */</span>
<a name="l10530"></a><a class="code" href="regs_8h.html#ab7ed92a5600fdd190fb3ce6c8b9eef0a">10530</a> <span class="preprocessor">        #define MPU_CTRL_HFNMIENA                            (0x00000002u)</span>
<a name="l10531"></a><a class="code" href="regs_8h.html#a8c59b1367c51de80821881a09cc5e17d">10531</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_CTRL_HFNMIENA_MASK                       (0x00000002u)</span>
<a name="l10532"></a><a class="code" href="regs_8h.html#a0c5c9f84ad912350d910a5d3dd5aaba0">10532</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_CTRL_HFNMIENA_BIT                        (1)</span>
<a name="l10533"></a><a class="code" href="regs_8h.html#af46212616020e950a4b4ff52fe6fc942">10533</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_CTRL_HFNMIENA_BITS                       (1)</span>
<a name="l10534"></a>10534 <span class="preprocessor"></span>        <span class="comment">/* ENABLE field */</span>
<a name="l10535"></a><a class="code" href="regs_8h.html#ab3f1e7dbe648778e2401c0a579939585">10535</a> <span class="preprocessor">        #define MPU_CTRL_ENABLE                              (0x00000001u)</span>
<a name="l10536"></a><a class="code" href="regs_8h.html#ac0c2a583ab0356117e02f4c98695a0fa">10536</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_CTRL_ENABLE_MASK                         (0x00000001u)</span>
<a name="l10537"></a><a class="code" href="regs_8h.html#a1af3570ec966ec578d14ea1e99cafe0c">10537</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_CTRL_ENABLE_BIT                          (0)</span>
<a name="l10538"></a><a class="code" href="regs_8h.html#a8ee1ff7539461ac09e3a4357df63fc7c">10538</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_CTRL_ENABLE_BITS                         (1)</span>
<a name="l10539"></a>10539 <span class="preprocessor"></span>
<a name="l10540"></a><a class="code" href="regs_8h.html#a962709418923ee7ae8e803b35418e733">10540</a> <span class="preprocessor">#define MPU_REGION                                           *((volatile int32u *)0xE000ED98u)</span>
<a name="l10541"></a><a class="code" href="regs_8h.html#a4f333ca5c4a3f4a2593bf32e4a5d21cd">10541</a> <span class="preprocessor"></span><span class="preprocessor">#define MPU_REGION_REG                                       *((volatile int32u *)0xE000ED98u)</span>
<a name="l10542"></a><a class="code" href="regs_8h.html#adca1a367d71859228c06617ae47961d2">10542</a> <span class="preprocessor"></span><span class="preprocessor">#define MPU_REGION_ADDR                                      (0xE000ED98u)</span>
<a name="l10543"></a><a class="code" href="regs_8h.html#a26d98af06ba194fa1ccf921c091d713f">10543</a> <span class="preprocessor"></span><span class="preprocessor">#define MPU_REGION_RESET                                     (0x00000000u)</span>
<a name="l10544"></a>10544 <span class="preprocessor"></span>        <span class="comment">/* REGION field */</span>
<a name="l10545"></a><a class="code" href="regs_8h.html#aa73fdde183e76ff61d7176ce17e5bf5b">10545</a> <span class="preprocessor">        #define MPU_REGION_REGION                            (0x000000FFu)</span>
<a name="l10546"></a><a class="code" href="regs_8h.html#a0a65a7d8f09238ec24061ab8bf65b43d">10546</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_REGION_REGION_MASK                       (0x000000FFu)</span>
<a name="l10547"></a><a class="code" href="regs_8h.html#a8dc0bd0bcc86ae3c87ae7fc800ca23b1">10547</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_REGION_REGION_BIT                        (0)</span>
<a name="l10548"></a><a class="code" href="regs_8h.html#a06d0ff633865f3d5a1127b0778880558">10548</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_REGION_REGION_BITS                       (8)</span>
<a name="l10549"></a>10549 <span class="preprocessor"></span>
<a name="l10550"></a><a class="code" href="regs_8h.html#aa0805ccd2bc4e42d63adb0618d2af571">10550</a> <span class="preprocessor">#define MPU_BASE                                             *((volatile int32u *)0xE000ED9Cu)</span>
<a name="l10551"></a><a class="code" href="regs_8h.html#a33e0ad89cc838204f662a28cd0ad6cde">10551</a> <span class="preprocessor"></span><span class="preprocessor">#define MPU_BASE_REG                                         *((volatile int32u *)0xE000ED9Cu)</span>
<a name="l10552"></a><a class="code" href="regs_8h.html#a99ab916b6f357fa95b202fbfd156c0b1">10552</a> <span class="preprocessor"></span><span class="preprocessor">#define MPU_BASE_ADDR                                        (0xE000ED9Cu)</span>
<a name="l10553"></a><a class="code" href="regs_8h.html#ae26a1e3e60010cf580fe3bd9d12fe378">10553</a> <span class="preprocessor"></span><span class="preprocessor">#define MPU_BASE_RESET                                       (0x00000000u)</span>
<a name="l10554"></a>10554 <span class="preprocessor"></span>        <span class="comment">/* ADDRESS field */</span>
<a name="l10555"></a><a class="code" href="regs_8h.html#a872eea3e1f78673344a9c26456fa173a">10555</a> <span class="preprocessor">        #define MPU_BASE_ADDRESS                             (0xFFFFFFE0u)</span>
<a name="l10556"></a><a class="code" href="regs_8h.html#a459c3405b09349bb1928a5b315fe0a9c">10556</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_BASE_ADDRESS_MASK                        (0xFFFFFFE0u)</span>
<a name="l10557"></a><a class="code" href="regs_8h.html#a564fbea263b8d38093c409b6f2e77673">10557</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_BASE_ADDRESS_BIT                         (5)</span>
<a name="l10558"></a><a class="code" href="regs_8h.html#ae01ad641a16cbb9a5f3d958bd879d905">10558</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_BASE_ADDRESS_BITS                        (27)</span>
<a name="l10559"></a>10559 <span class="preprocessor"></span>        <span class="comment">/* VALID field */</span>
<a name="l10560"></a><a class="code" href="regs_8h.html#a06705ade71081d341e31c9efe0a9e183">10560</a> <span class="preprocessor">        #define MPU_BASE_VALID                               (0x00000010u)</span>
<a name="l10561"></a><a class="code" href="regs_8h.html#a9fec11bb3b96f59361c69bffe54e8a2a">10561</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_BASE_VALID_MASK                          (0x00000010u)</span>
<a name="l10562"></a><a class="code" href="regs_8h.html#a959a715a61b6e616284aa67a09a5a2d3">10562</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_BASE_VALID_BIT                           (4)</span>
<a name="l10563"></a><a class="code" href="regs_8h.html#a77602930fe74c7f7b7e27fa20177a293">10563</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_BASE_VALID_BITS                          (1)</span>
<a name="l10564"></a>10564 <span class="preprocessor"></span>        <span class="comment">/* REGION field */</span>
<a name="l10565"></a><a class="code" href="regs_8h.html#a08555567775ba485725fb12ed2d527fe">10565</a> <span class="preprocessor">        #define MPU_BASE_REGION                              (0x0000000Fu)</span>
<a name="l10566"></a><a class="code" href="regs_8h.html#aa0b02a324ef9e1ba172d8a8d0b036d6e">10566</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_BASE_REGION_MASK                         (0x0000000Fu)</span>
<a name="l10567"></a><a class="code" href="regs_8h.html#af11e4a6a61a423326f2cc9029fe46a65">10567</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_BASE_REGION_BIT                          (0)</span>
<a name="l10568"></a><a class="code" href="regs_8h.html#a114566fc43ca365b3927672669b341c1">10568</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_BASE_REGION_BITS                         (4)</span>
<a name="l10569"></a>10569 <span class="preprocessor"></span>
<a name="l10570"></a><a class="code" href="regs_8h.html#a6bbc084d0cbaaeaa2f34846e4e083a5e">10570</a> <span class="preprocessor">#define MPU_ATTR                                             *((volatile int32u *)0xE000EDA0u)</span>
<a name="l10571"></a><a class="code" href="regs_8h.html#af0f48641a8ca82a1b10d23089434e083">10571</a> <span class="preprocessor"></span><span class="preprocessor">#define MPU_ATTR_REG                                         *((volatile int32u *)0xE000EDA0u)</span>
<a name="l10572"></a><a class="code" href="regs_8h.html#ad8a21374c13bd325623073ce3007eb1e">10572</a> <span class="preprocessor"></span><span class="preprocessor">#define MPU_ATTR_ADDR                                        (0xE000EDA0u)</span>
<a name="l10573"></a><a class="code" href="regs_8h.html#aab8a030e429328f6670ed3394deb4f66">10573</a> <span class="preprocessor"></span><span class="preprocessor">#define MPU_ATTR_RESET                                       (0x00000000u)</span>
<a name="l10574"></a>10574 <span class="preprocessor"></span>        <span class="comment">/* XN field */</span>
<a name="l10575"></a><a class="code" href="regs_8h.html#aa720c90b4d35fbb3d3376cd25e73d0f0">10575</a> <span class="preprocessor">        #define MPU_ATTR_XN                                  (0x10000000u)</span>
<a name="l10576"></a><a class="code" href="regs_8h.html#ab64f80b4c82d1e3d3f36c2237577c30f">10576</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR_XN_MASK                             (0x10000000u)</span>
<a name="l10577"></a><a class="code" href="regs_8h.html#a72c0d5a9cc995d563fb42152ad60df1f">10577</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR_XN_BIT                              (28)</span>
<a name="l10578"></a><a class="code" href="regs_8h.html#abd248cf0b7e177d98cbd88f5634ab66b">10578</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR_XN_BITS                             (1)</span>
<a name="l10579"></a>10579 <span class="preprocessor"></span>        <span class="comment">/* AP field */</span>
<a name="l10580"></a><a class="code" href="regs_8h.html#a4c94ae31e8488af27f4323485f0d917e">10580</a> <span class="preprocessor">        #define MPU_ATTR_AP                                  (0x07000000u)</span>
<a name="l10581"></a><a class="code" href="regs_8h.html#a02975b2f350d999763819168774efe59">10581</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR_AP_MASK                             (0x07000000u)</span>
<a name="l10582"></a><a class="code" href="regs_8h.html#aeaf3f2fb3b91d87a42dbfe5f2bb31d54">10582</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR_AP_BIT                              (24)</span>
<a name="l10583"></a><a class="code" href="regs_8h.html#ac2e348643d9169f749eea3931a5340a5">10583</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR_AP_BITS                             (3)</span>
<a name="l10584"></a>10584 <span class="preprocessor"></span>        <span class="comment">/* TEX field */</span>
<a name="l10585"></a><a class="code" href="regs_8h.html#a375ed54cafc6f949b371c2ff81c4876a">10585</a> <span class="preprocessor">        #define MPU_ATTR_TEX                                 (0x00380000u)</span>
<a name="l10586"></a><a class="code" href="regs_8h.html#a10557d8957e8e77dc325098229f983f7">10586</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR_TEX_MASK                            (0x00380000u)</span>
<a name="l10587"></a><a class="code" href="regs_8h.html#a03a88b6f559fff28ce797b66a4750c27">10587</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR_TEX_BIT                             (19)</span>
<a name="l10588"></a><a class="code" href="regs_8h.html#af39a3d8f0bcbf6ec872e8ab9967b2b35">10588</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR_TEX_BITS                            (3)</span>
<a name="l10589"></a>10589 <span class="preprocessor"></span>        <span class="comment">/* S field */</span>
<a name="l10590"></a><a class="code" href="regs_8h.html#a58d6dd6f611aeaf81ab6fc6e23eeba2e">10590</a> <span class="preprocessor">        #define MPU_ATTR_S                                   (0x00040000u)</span>
<a name="l10591"></a><a class="code" href="regs_8h.html#a309950a7be2a64cc4c615e7001870d2a">10591</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR_S_MASK                              (0x00040000u)</span>
<a name="l10592"></a><a class="code" href="regs_8h.html#a4ebfbef22b65d7c00daa3a669c1543a2">10592</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR_S_BIT                               (18)</span>
<a name="l10593"></a><a class="code" href="regs_8h.html#a7c13fc5df9e52d598242de8422ff264e">10593</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR_S_BITS                              (1)</span>
<a name="l10594"></a>10594 <span class="preprocessor"></span>        <span class="comment">/* C field */</span>
<a name="l10595"></a><a class="code" href="regs_8h.html#afaf4470fb837152cd1a88ba522e22f09">10595</a> <span class="preprocessor">        #define MPU_ATTR_C                                   (0x00020000u)</span>
<a name="l10596"></a><a class="code" href="regs_8h.html#ac8c4163aa153873f29f9edb3fc435ce1">10596</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR_C_MASK                              (0x00020000u)</span>
<a name="l10597"></a><a class="code" href="regs_8h.html#acef8683829b38ab2495aead57023bfdd">10597</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR_C_BIT                               (17)</span>
<a name="l10598"></a><a class="code" href="regs_8h.html#aa8aa61446e7bf1e165d659c5d6766a1c">10598</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR_C_BITS                              (1)</span>
<a name="l10599"></a>10599 <span class="preprocessor"></span>        <span class="comment">/* B field */</span>
<a name="l10600"></a><a class="code" href="regs_8h.html#ad83ebdfca355e6811485239c625c1413">10600</a> <span class="preprocessor">        #define MPU_ATTR_B                                   (0x00010000u)</span>
<a name="l10601"></a><a class="code" href="regs_8h.html#a30d3cf2514cfebf82b604fcf54a58101">10601</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR_B_MASK                              (0x00010000u)</span>
<a name="l10602"></a><a class="code" href="regs_8h.html#a53e7d7c78498e7dbfbf1c5ee03dde0fc">10602</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR_B_BIT                               (16)</span>
<a name="l10603"></a><a class="code" href="regs_8h.html#a586c2eb89993c5d2b293f75d185ecab5">10603</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR_B_BITS                              (1)</span>
<a name="l10604"></a>10604 <span class="preprocessor"></span>        <span class="comment">/* SRD field */</span>
<a name="l10605"></a><a class="code" href="regs_8h.html#a95e49721df5382ca0719f33a2685a5e6">10605</a> <span class="preprocessor">        #define MPU_ATTR_SRD                                 (0x0000FF00u)</span>
<a name="l10606"></a><a class="code" href="regs_8h.html#a3a035e245aa838712137c26ea05fb43a">10606</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR_SRD_MASK                            (0x0000FF00u)</span>
<a name="l10607"></a><a class="code" href="regs_8h.html#a36825590799b40124dad25ba9c956cfa">10607</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR_SRD_BIT                             (8)</span>
<a name="l10608"></a><a class="code" href="regs_8h.html#ad9ecf85c74bf9a6802f41c6b15bedd7e">10608</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR_SRD_BITS                            (8)</span>
<a name="l10609"></a>10609 <span class="preprocessor"></span>        <span class="comment">/* SIZE field */</span>
<a name="l10610"></a><a class="code" href="regs_8h.html#a6297b7d7fdff7ca13c477a7020e61c7d">10610</a> <span class="preprocessor">        #define MPU_ATTR_SIZE                                (0x0000003Eu)</span>
<a name="l10611"></a><a class="code" href="regs_8h.html#a1d09a4c9d07c1d7accb1313f9735487c">10611</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR_SIZE_MASK                           (0x0000003Eu)</span>
<a name="l10612"></a><a class="code" href="regs_8h.html#a4d31f74ddbcc5b303e4d9ccaf527eec2">10612</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR_SIZE_BIT                            (1)</span>
<a name="l10613"></a><a class="code" href="regs_8h.html#a88c1ff97e536d1035ac1b96324eee21c">10613</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR_SIZE_BITS                           (5)</span>
<a name="l10614"></a>10614 <span class="preprocessor"></span>        <span class="comment">/* ENABLE field */</span>
<a name="l10615"></a><a class="code" href="regs_8h.html#aba55f15e0957a9d181c282181d31c7a8">10615</a> <span class="preprocessor">        #define MPU_ATTR_ENABLE                              (0x00000001u)</span>
<a name="l10616"></a><a class="code" href="regs_8h.html#a4dfef9cebda9cd99d13652f9200e1e84">10616</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR_ENABLE_MASK                         (0x00000001u)</span>
<a name="l10617"></a><a class="code" href="regs_8h.html#a914fbdf2ed7598f077b73853ef3fb64c">10617</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR_ENABLE_BIT                          (0)</span>
<a name="l10618"></a><a class="code" href="regs_8h.html#a990093fcefb7dcc1cc6c5d765a381ffc">10618</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR_ENABLE_BITS                         (1)</span>
<a name="l10619"></a>10619 <span class="preprocessor"></span>
<a name="l10620"></a><a class="code" href="regs_8h.html#a594077ffefc4faea766dd4d7ea895ac2">10620</a> <span class="preprocessor">#define MPU_BASE1                                            *((volatile int32u *)0xE000EDA4u)</span>
<a name="l10621"></a><a class="code" href="regs_8h.html#afcff3d44f924345501362b196640472d">10621</a> <span class="preprocessor"></span><span class="preprocessor">#define MPU_BASE1_REG                                        *((volatile int32u *)0xE000EDA4u)</span>
<a name="l10622"></a><a class="code" href="regs_8h.html#aa9fa106ebe564a53b377c8b16446ec9f">10622</a> <span class="preprocessor"></span><span class="preprocessor">#define MPU_BASE1_ADDR                                       (0xE000EDA4u)</span>
<a name="l10623"></a><a class="code" href="regs_8h.html#aca6b0c310be37b4b75787e085becec2e">10623</a> <span class="preprocessor"></span><span class="preprocessor">#define MPU_BASE1_RESET                                      (0x00000000u)</span>
<a name="l10624"></a>10624 <span class="preprocessor"></span>        <span class="comment">/* ADDRESS field */</span>
<a name="l10625"></a><a class="code" href="regs_8h.html#acf635ab312c8f076cdac566b7e7fcf67">10625</a> <span class="preprocessor">        #define MPU_BASE1_ADDRESS                            (0xFFFFFFE0u)</span>
<a name="l10626"></a><a class="code" href="regs_8h.html#afae33525c25c1d401a090272d72ed664">10626</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_BASE1_ADDRESS_MASK                       (0xFFFFFFE0u)</span>
<a name="l10627"></a><a class="code" href="regs_8h.html#a99b4177333169cacb6fd445253ec4380">10627</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_BASE1_ADDRESS_BIT                        (5)</span>
<a name="l10628"></a><a class="code" href="regs_8h.html#ad944379b69763accfa9f1ec16a8b6853">10628</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_BASE1_ADDRESS_BITS                       (27)</span>
<a name="l10629"></a>10629 <span class="preprocessor"></span>        <span class="comment">/* VALID field */</span>
<a name="l10630"></a><a class="code" href="regs_8h.html#a5bf8c10382dfd18d48462e34e9d692b5">10630</a> <span class="preprocessor">        #define MPU_BASE1_VALID                              (0x00000010u)</span>
<a name="l10631"></a><a class="code" href="regs_8h.html#a79d6bb8c371a1d616bee3f178ea40995">10631</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_BASE1_VALID_MASK                         (0x00000010u)</span>
<a name="l10632"></a><a class="code" href="regs_8h.html#a4928616d0d7dafcdc5f74da894507d5f">10632</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_BASE1_VALID_BIT                          (4)</span>
<a name="l10633"></a><a class="code" href="regs_8h.html#afea127c512a88845320b59674b43fbfe">10633</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_BASE1_VALID_BITS                         (1)</span>
<a name="l10634"></a>10634 <span class="preprocessor"></span>        <span class="comment">/* REGION field */</span>
<a name="l10635"></a><a class="code" href="regs_8h.html#a8a39d652355e2de9ceb1056c2775f47b">10635</a> <span class="preprocessor">        #define MPU_BASE1_REGION                             (0x0000000Fu)</span>
<a name="l10636"></a><a class="code" href="regs_8h.html#a9fa6098c7f23f16605d1c44804731643">10636</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_BASE1_REGION_MASK                        (0x0000000Fu)</span>
<a name="l10637"></a><a class="code" href="regs_8h.html#ad057e1629cce96062eeceb5d36002271">10637</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_BASE1_REGION_BIT                         (0)</span>
<a name="l10638"></a><a class="code" href="regs_8h.html#a5ec7133c230622d8ef2b0aa396679b79">10638</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_BASE1_REGION_BITS                        (4)</span>
<a name="l10639"></a>10639 <span class="preprocessor"></span>
<a name="l10640"></a><a class="code" href="regs_8h.html#a791340e8e65f272de58a986276f456bb">10640</a> <span class="preprocessor">#define MPU_ATTR1                                            *((volatile int32u *)0xE000EDA8u)</span>
<a name="l10641"></a><a class="code" href="regs_8h.html#af1a713474df5de50b7c427de7611dbfe">10641</a> <span class="preprocessor"></span><span class="preprocessor">#define MPU_ATTR1_REG                                        *((volatile int32u *)0xE000EDA8u)</span>
<a name="l10642"></a><a class="code" href="regs_8h.html#a1589cd5b27402ca158eef146bd117de0">10642</a> <span class="preprocessor"></span><span class="preprocessor">#define MPU_ATTR1_ADDR                                       (0xE000EDA8u)</span>
<a name="l10643"></a><a class="code" href="regs_8h.html#af6e8a629a0e4cbb0e6f0a5d948a1f95f">10643</a> <span class="preprocessor"></span><span class="preprocessor">#define MPU_ATTR1_RESET                                      (0x00000000u)</span>
<a name="l10644"></a>10644 <span class="preprocessor"></span>        <span class="comment">/* XN field */</span>
<a name="l10645"></a><a class="code" href="regs_8h.html#a1c2b591d01686cd9a3cd21e57573d6db">10645</a> <span class="preprocessor">        #define MPU_ATTR1_XN                                 (0x10000000u)</span>
<a name="l10646"></a><a class="code" href="regs_8h.html#a80f21968312c89c861e9e10bfe6c5301">10646</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR1_XN_MASK                            (0x10000000u)</span>
<a name="l10647"></a><a class="code" href="regs_8h.html#a5fe667cd2b8be232d37c85fc766a3e4b">10647</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR1_XN_BIT                             (28)</span>
<a name="l10648"></a><a class="code" href="regs_8h.html#aa06a0e2e13457ca0e0a605183444752a">10648</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR1_XN_BITS                            (1)</span>
<a name="l10649"></a>10649 <span class="preprocessor"></span>        <span class="comment">/* AP field */</span>
<a name="l10650"></a><a class="code" href="regs_8h.html#a1b959605c6d1cdc71b8deace899646a6">10650</a> <span class="preprocessor">        #define MPU_ATTR1_AP                                 (0x07000000u)</span>
<a name="l10651"></a><a class="code" href="regs_8h.html#ad5b6a69cd31284f26a5ac28602a4f30d">10651</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR1_AP_MASK                            (0x07000000u)</span>
<a name="l10652"></a><a class="code" href="regs_8h.html#a41019782790818d0a90e0cf545a4905d">10652</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR1_AP_BIT                             (24)</span>
<a name="l10653"></a><a class="code" href="regs_8h.html#aa3856054ef1f5a5a6ee792e6fcbcce8d">10653</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR1_AP_BITS                            (3)</span>
<a name="l10654"></a>10654 <span class="preprocessor"></span>        <span class="comment">/* TEX field */</span>
<a name="l10655"></a><a class="code" href="regs_8h.html#a4f7c2360fadafd45824d62b19ef894cb">10655</a> <span class="preprocessor">        #define MPU_ATTR1_TEX                                (0x00380000u)</span>
<a name="l10656"></a><a class="code" href="regs_8h.html#aea02472626c026ac911ed569022bd3db">10656</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR1_TEX_MASK                           (0x00380000u)</span>
<a name="l10657"></a><a class="code" href="regs_8h.html#aa87f07b20ebad51c603f5023a9c4605d">10657</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR1_TEX_BIT                            (19)</span>
<a name="l10658"></a><a class="code" href="regs_8h.html#aa6cc35c7ae7a45a3e1ebe73570fdc485">10658</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR1_TEX_BITS                           (3)</span>
<a name="l10659"></a>10659 <span class="preprocessor"></span>        <span class="comment">/* S field */</span>
<a name="l10660"></a><a class="code" href="regs_8h.html#a88297e4d2688959deb00fa8e05d845d6">10660</a> <span class="preprocessor">        #define MPU_ATTR1_S                                  (0x00040000u)</span>
<a name="l10661"></a><a class="code" href="regs_8h.html#a906b9ef2147206570814ec3fbc4b00a4">10661</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR1_S_MASK                             (0x00040000u)</span>
<a name="l10662"></a><a class="code" href="regs_8h.html#a79a632b3a598cd046bb93cc60f693546">10662</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR1_S_BIT                              (18)</span>
<a name="l10663"></a><a class="code" href="regs_8h.html#a99eec5c16f2f8f58ab8f433a06a89edf">10663</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR1_S_BITS                             (1)</span>
<a name="l10664"></a>10664 <span class="preprocessor"></span>        <span class="comment">/* C field */</span>
<a name="l10665"></a><a class="code" href="regs_8h.html#a51918443e692ad994a392ee02404e1da">10665</a> <span class="preprocessor">        #define MPU_ATTR1_C                                  (0x00020000u)</span>
<a name="l10666"></a><a class="code" href="regs_8h.html#ae9d09573bd9cc52f0ee047f1e687b6c9">10666</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR1_C_MASK                             (0x00020000u)</span>
<a name="l10667"></a><a class="code" href="regs_8h.html#a577aa6bd8296c1d48f707021fbdfd950">10667</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR1_C_BIT                              (17)</span>
<a name="l10668"></a><a class="code" href="regs_8h.html#a5d180af96438f8ed8b86bec7fbd7ba14">10668</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR1_C_BITS                             (1)</span>
<a name="l10669"></a>10669 <span class="preprocessor"></span>        <span class="comment">/* B field */</span>
<a name="l10670"></a><a class="code" href="regs_8h.html#a13fd9676de7a337f7f090d42caad5468">10670</a> <span class="preprocessor">        #define MPU_ATTR1_B                                  (0x00010000u)</span>
<a name="l10671"></a><a class="code" href="regs_8h.html#a47e60cd2db1826c21326709a8f805cab">10671</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR1_B_MASK                             (0x00010000u)</span>
<a name="l10672"></a><a class="code" href="regs_8h.html#a9293cb30b5ba9374b1d098e669bbfd48">10672</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR1_B_BIT                              (16)</span>
<a name="l10673"></a><a class="code" href="regs_8h.html#a4a95efa7421189adee25634e60b0d078">10673</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR1_B_BITS                             (1)</span>
<a name="l10674"></a>10674 <span class="preprocessor"></span>        <span class="comment">/* SRD field */</span>
<a name="l10675"></a><a class="code" href="regs_8h.html#a440504a40fa8d775c81c8ee52c281679">10675</a> <span class="preprocessor">        #define MPU_ATTR1_SRD                                (0x0000FF00u)</span>
<a name="l10676"></a><a class="code" href="regs_8h.html#a0ced246c8d386824a3005a138232342f">10676</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR1_SRD_MASK                           (0x0000FF00u)</span>
<a name="l10677"></a><a class="code" href="regs_8h.html#aa33a48dcbad601f5d7e9bb3b1ecdcbb5">10677</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR1_SRD_BIT                            (8)</span>
<a name="l10678"></a><a class="code" href="regs_8h.html#adaa9c18f542720c8b711acc78082fd13">10678</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR1_SRD_BITS                           (8)</span>
<a name="l10679"></a>10679 <span class="preprocessor"></span>        <span class="comment">/* SIZE field */</span>
<a name="l10680"></a><a class="code" href="regs_8h.html#add5203603c4e49094d77c79a2ec7e3c8">10680</a> <span class="preprocessor">        #define MPU_ATTR1_SIZE                               (0x0000003Eu)</span>
<a name="l10681"></a><a class="code" href="regs_8h.html#a587319f465ca49245cf8423bd55c66b1">10681</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR1_SIZE_MASK                          (0x0000003Eu)</span>
<a name="l10682"></a><a class="code" href="regs_8h.html#af0ded63649f4b6665f136eeddeb65d2f">10682</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR1_SIZE_BIT                           (1)</span>
<a name="l10683"></a><a class="code" href="regs_8h.html#a7ba8404368e5a047db967de9e363d15a">10683</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR1_SIZE_BITS                          (5)</span>
<a name="l10684"></a>10684 <span class="preprocessor"></span>        <span class="comment">/* ENABLE field */</span>
<a name="l10685"></a><a class="code" href="regs_8h.html#ad9bfd1c0f8646189b3e1197e01ff6e19">10685</a> <span class="preprocessor">        #define MPU_ATTR1_ENABLE                             (0x00000001u)</span>
<a name="l10686"></a><a class="code" href="regs_8h.html#a1f7d660f08fc73060ecf568219c7331e">10686</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR1_ENABLE_MASK                        (0x00000001u)</span>
<a name="l10687"></a><a class="code" href="regs_8h.html#a724d30bc516fd99f831db4e20141dfa7">10687</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR1_ENABLE_BIT                         (0)</span>
<a name="l10688"></a><a class="code" href="regs_8h.html#a9aa37bfbf5e0f0c6e73475b3a14e253c">10688</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR1_ENABLE_BITS                        (1)</span>
<a name="l10689"></a>10689 <span class="preprocessor"></span>
<a name="l10690"></a><a class="code" href="regs_8h.html#a533d1f7654a9cffa71fe55289e3c00d6">10690</a> <span class="preprocessor">#define MPU_BASE2                                            *((volatile int32u *)0xE000EDACu)</span>
<a name="l10691"></a><a class="code" href="regs_8h.html#a6b29e4866c63539913dace8090b705a8">10691</a> <span class="preprocessor"></span><span class="preprocessor">#define MPU_BASE2_REG                                        *((volatile int32u *)0xE000EDACu)</span>
<a name="l10692"></a><a class="code" href="regs_8h.html#a0e1d69c8e33eaafbdd387766ff8b1f6f">10692</a> <span class="preprocessor"></span><span class="preprocessor">#define MPU_BASE2_ADDR                                       (0xE000EDACu)</span>
<a name="l10693"></a><a class="code" href="regs_8h.html#af81fb0db3fd630a2f43f2e78e0f435b0">10693</a> <span class="preprocessor"></span><span class="preprocessor">#define MPU_BASE2_RESET                                      (0x00000000u)</span>
<a name="l10694"></a>10694 <span class="preprocessor"></span>        <span class="comment">/* ADDRESS field */</span>
<a name="l10695"></a><a class="code" href="regs_8h.html#afd9f1de03aba568526547c9781fb417f">10695</a> <span class="preprocessor">        #define MPU_BASE2_ADDRESS                            (0xFFFFFFE0u)</span>
<a name="l10696"></a><a class="code" href="regs_8h.html#a16930e1a1ab8b2c702aa9d4c95cbb528">10696</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_BASE2_ADDRESS_MASK                       (0xFFFFFFE0u)</span>
<a name="l10697"></a><a class="code" href="regs_8h.html#a20da3ddbc55320bcd633ba9105ea5619">10697</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_BASE2_ADDRESS_BIT                        (5)</span>
<a name="l10698"></a><a class="code" href="regs_8h.html#a4b5e3f5c7c63210d833dd1fd44021dc4">10698</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_BASE2_ADDRESS_BITS                       (27)</span>
<a name="l10699"></a>10699 <span class="preprocessor"></span>        <span class="comment">/* VALID field */</span>
<a name="l10700"></a><a class="code" href="regs_8h.html#ad90792bc84cbb787e27d63bb389f7e31">10700</a> <span class="preprocessor">        #define MPU_BASE2_VALID                              (0x00000010u)</span>
<a name="l10701"></a><a class="code" href="regs_8h.html#a4ca4dd791c3b30c2bafa7bc4154797a8">10701</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_BASE2_VALID_MASK                         (0x00000010u)</span>
<a name="l10702"></a><a class="code" href="regs_8h.html#abcd412ba938c35960f0860a399c204d8">10702</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_BASE2_VALID_BIT                          (4)</span>
<a name="l10703"></a><a class="code" href="regs_8h.html#a6f85a272da1c797329e45b1b22957858">10703</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_BASE2_VALID_BITS                         (1)</span>
<a name="l10704"></a>10704 <span class="preprocessor"></span>        <span class="comment">/* REGION field */</span>
<a name="l10705"></a><a class="code" href="regs_8h.html#ae7ff1ee305f75a18bf4b84f8319d1144">10705</a> <span class="preprocessor">        #define MPU_BASE2_REGION                             (0x0000000Fu)</span>
<a name="l10706"></a><a class="code" href="regs_8h.html#ab6f101bd8218800f8ef928a997faa376">10706</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_BASE2_REGION_MASK                        (0x0000000Fu)</span>
<a name="l10707"></a><a class="code" href="regs_8h.html#a89e547cd72d0362292e14aab2c6a8a81">10707</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_BASE2_REGION_BIT                         (0)</span>
<a name="l10708"></a><a class="code" href="regs_8h.html#aad98963e2ebfda68c7cfb9074562a5cb">10708</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_BASE2_REGION_BITS                        (4)</span>
<a name="l10709"></a>10709 <span class="preprocessor"></span>
<a name="l10710"></a><a class="code" href="regs_8h.html#a9285461dde8dd49995e34f8524219b6c">10710</a> <span class="preprocessor">#define MPU_ATTR2                                            *((volatile int32u *)0xE000EDB0u)</span>
<a name="l10711"></a><a class="code" href="regs_8h.html#adf64a52db94f024b61f7af71e49b65a0">10711</a> <span class="preprocessor"></span><span class="preprocessor">#define MPU_ATTR2_REG                                        *((volatile int32u *)0xE000EDB0u)</span>
<a name="l10712"></a><a class="code" href="regs_8h.html#a144a25f320b5c6be05720f8a9c345241">10712</a> <span class="preprocessor"></span><span class="preprocessor">#define MPU_ATTR2_ADDR                                       (0xE000EDB0u)</span>
<a name="l10713"></a><a class="code" href="regs_8h.html#ad57c5fa1eb0fa2dffa8ddba3c977260d">10713</a> <span class="preprocessor"></span><span class="preprocessor">#define MPU_ATTR2_RESET                                      (0x00000000u)</span>
<a name="l10714"></a>10714 <span class="preprocessor"></span>        <span class="comment">/* XN field */</span>
<a name="l10715"></a><a class="code" href="regs_8h.html#ad974e1da7d7876e27e44e032ae1e7b39">10715</a> <span class="preprocessor">        #define MPU_ATTR2_XN                                 (0x10000000u)</span>
<a name="l10716"></a><a class="code" href="regs_8h.html#a387c2d23348d68bbb23e2e7da7244e04">10716</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR2_XN_MASK                            (0x10000000u)</span>
<a name="l10717"></a><a class="code" href="regs_8h.html#a11e44b3eed82c26eb9066e931d683cd8">10717</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR2_XN_BIT                             (28)</span>
<a name="l10718"></a><a class="code" href="regs_8h.html#ab514bb73c361640be90681a67a7ca028">10718</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR2_XN_BITS                            (1)</span>
<a name="l10719"></a>10719 <span class="preprocessor"></span>        <span class="comment">/* AP field */</span>
<a name="l10720"></a><a class="code" href="regs_8h.html#aa87010a28a5aaf777292be4563d2d04b">10720</a> <span class="preprocessor">        #define MPU_ATTR2_AP                                 (0x1F000000u)</span>
<a name="l10721"></a><a class="code" href="regs_8h.html#aa356e38e61ac3a9fcc3c0e7e44e48166">10721</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR2_AP_MASK                            (0x1F000000u)</span>
<a name="l10722"></a><a class="code" href="regs_8h.html#ae7777dc9348d0cb40965dbb9337249fd">10722</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR2_AP_BIT                             (24)</span>
<a name="l10723"></a><a class="code" href="regs_8h.html#ae0e6b882df9e0ca06cd53c9de62fd364">10723</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR2_AP_BITS                            (5)</span>
<a name="l10724"></a>10724 <span class="preprocessor"></span>        <span class="comment">/* TEX field */</span>
<a name="l10725"></a><a class="code" href="regs_8h.html#a5033d19a55538f99ec73377e6f9b501c">10725</a> <span class="preprocessor">        #define MPU_ATTR2_TEX                                (0x00380000u)</span>
<a name="l10726"></a><a class="code" href="regs_8h.html#a939c1efc7779e2aadf4012b8bfb5c0b9">10726</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR2_TEX_MASK                           (0x00380000u)</span>
<a name="l10727"></a><a class="code" href="regs_8h.html#a9fbe97ece18e8c80e669b0f312873d68">10727</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR2_TEX_BIT                            (19)</span>
<a name="l10728"></a><a class="code" href="regs_8h.html#a6e03341c28a9c647a88dafb56c5d70f0">10728</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR2_TEX_BITS                           (3)</span>
<a name="l10729"></a>10729 <span class="preprocessor"></span>        <span class="comment">/* S field */</span>
<a name="l10730"></a><a class="code" href="regs_8h.html#a225e42ca1687eeeed6abd258e156ff87">10730</a> <span class="preprocessor">        #define MPU_ATTR2_S                                  (0x00040000u)</span>
<a name="l10731"></a><a class="code" href="regs_8h.html#a0c4d9bc75f73fff059a414fb7838aabb">10731</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR2_S_MASK                             (0x00040000u)</span>
<a name="l10732"></a><a class="code" href="regs_8h.html#a091ec68b2d8209fa2004d405b3ef879e">10732</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR2_S_BIT                              (18)</span>
<a name="l10733"></a><a class="code" href="regs_8h.html#afc9a248ec8ffea47e08ebb8f71a66985">10733</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR2_S_BITS                             (1)</span>
<a name="l10734"></a>10734 <span class="preprocessor"></span>        <span class="comment">/* C field */</span>
<a name="l10735"></a><a class="code" href="regs_8h.html#a6b3246bdeafb874a3eb693104801c05b">10735</a> <span class="preprocessor">        #define MPU_ATTR2_C                                  (0x00020000u)</span>
<a name="l10736"></a><a class="code" href="regs_8h.html#a7539b9c14fc59f70546d90a536587535">10736</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR2_C_MASK                             (0x00020000u)</span>
<a name="l10737"></a><a class="code" href="regs_8h.html#aadaf086e87cfd1e0ef19daff83fbf382">10737</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR2_C_BIT                              (17)</span>
<a name="l10738"></a><a class="code" href="regs_8h.html#ad983441279e25962235761d71c843791">10738</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR2_C_BITS                             (1)</span>
<a name="l10739"></a>10739 <span class="preprocessor"></span>        <span class="comment">/* B field */</span>
<a name="l10740"></a><a class="code" href="regs_8h.html#ab53fd62ce20af2a63b37771d5680d62e">10740</a> <span class="preprocessor">        #define MPU_ATTR2_B                                  (0x00010000u)</span>
<a name="l10741"></a><a class="code" href="regs_8h.html#ad0b13537c85cfa76678506c4db65c28e">10741</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR2_B_MASK                             (0x00010000u)</span>
<a name="l10742"></a><a class="code" href="regs_8h.html#a4f6fa95ad070ba3ed9822e12d84010a2">10742</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR2_B_BIT                              (16)</span>
<a name="l10743"></a><a class="code" href="regs_8h.html#a25f4cec994a28ebd30074f1cc0c1381c">10743</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR2_B_BITS                             (1)</span>
<a name="l10744"></a>10744 <span class="preprocessor"></span>        <span class="comment">/* SRD field */</span>
<a name="l10745"></a><a class="code" href="regs_8h.html#ad703ec0f43196eb90da95e224d56ee6b">10745</a> <span class="preprocessor">        #define MPU_ATTR2_SRD                                (0x0000FF00u)</span>
<a name="l10746"></a><a class="code" href="regs_8h.html#a7b5a5cfa12f10d7d987e8bfb9f6ccc57">10746</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR2_SRD_MASK                           (0x0000FF00u)</span>
<a name="l10747"></a><a class="code" href="regs_8h.html#a5f3d262be4c883f58af4fbc9c4547138">10747</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR2_SRD_BIT                            (8)</span>
<a name="l10748"></a><a class="code" href="regs_8h.html#a29875e94260c1f930cb66c003d3f7209">10748</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR2_SRD_BITS                           (8)</span>
<a name="l10749"></a>10749 <span class="preprocessor"></span>        <span class="comment">/* SIZE field */</span>
<a name="l10750"></a><a class="code" href="regs_8h.html#ad50c8e71252ac1c44c4fc21e7f28ecdb">10750</a> <span class="preprocessor">        #define MPU_ATTR2_SIZE                               (0x0000003Eu)</span>
<a name="l10751"></a><a class="code" href="regs_8h.html#a12d0f5126f1e7df552fb51104dc17f6e">10751</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR2_SIZE_MASK                          (0x0000003Eu)</span>
<a name="l10752"></a><a class="code" href="regs_8h.html#ac02de612afe0af244d03920ce6073c4b">10752</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR2_SIZE_BIT                           (1)</span>
<a name="l10753"></a><a class="code" href="regs_8h.html#aac157f046e1909e85efbb0516184c1b8">10753</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR2_SIZE_BITS                          (5)</span>
<a name="l10754"></a>10754 <span class="preprocessor"></span>        <span class="comment">/* ENABLE field */</span>
<a name="l10755"></a><a class="code" href="regs_8h.html#a7b26ce8f520f4aea20c0ba9e42875e41">10755</a> <span class="preprocessor">        #define MPU_ATTR2_ENABLE                             (0x00000003u)</span>
<a name="l10756"></a><a class="code" href="regs_8h.html#a49630575abb44118b6813dc20539f1ef">10756</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR2_ENABLE_MASK                        (0x00000003u)</span>
<a name="l10757"></a><a class="code" href="regs_8h.html#a61b55ce5584477ef1945868d88f9e015">10757</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR2_ENABLE_BIT                         (0)</span>
<a name="l10758"></a><a class="code" href="regs_8h.html#a84b0501345d24ee023baae163959d8f4">10758</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR2_ENABLE_BITS                        (2)</span>
<a name="l10759"></a>10759 <span class="preprocessor"></span>
<a name="l10760"></a><a class="code" href="regs_8h.html#a5d6ca0f4b61fd8a51408c6014d581f5f">10760</a> <span class="preprocessor">#define MPU_BASE3                                            *((volatile int32u *)0xE000EDB4u)</span>
<a name="l10761"></a><a class="code" href="regs_8h.html#a36c3132cffd0803e531e893ba7baa68c">10761</a> <span class="preprocessor"></span><span class="preprocessor">#define MPU_BASE3_REG                                        *((volatile int32u *)0xE000EDB4u)</span>
<a name="l10762"></a><a class="code" href="regs_8h.html#a38d23f4c35c4dd1606c5d87cdfdbb991">10762</a> <span class="preprocessor"></span><span class="preprocessor">#define MPU_BASE3_ADDR                                       (0xE000EDB4u)</span>
<a name="l10763"></a><a class="code" href="regs_8h.html#a1905457b9102fb1cfff50581620758c7">10763</a> <span class="preprocessor"></span><span class="preprocessor">#define MPU_BASE3_RESET                                      (0x00000000u)</span>
<a name="l10764"></a>10764 <span class="preprocessor"></span>        <span class="comment">/* ADDRESS field */</span>
<a name="l10765"></a><a class="code" href="regs_8h.html#a8c6f5847333c5b2f8b15d7e9060b5c10">10765</a> <span class="preprocessor">        #define MPU_BASE3_ADDRESS                            (0xFFFFFFE0u)</span>
<a name="l10766"></a><a class="code" href="regs_8h.html#af32ecfa63cde81127e5d5bc4ba7fab60">10766</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_BASE3_ADDRESS_MASK                       (0xFFFFFFE0u)</span>
<a name="l10767"></a><a class="code" href="regs_8h.html#a6b46dfd5fdf43e1ca845275370ec5f6d">10767</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_BASE3_ADDRESS_BIT                        (5)</span>
<a name="l10768"></a><a class="code" href="regs_8h.html#ac7cd048229488267913447b29418c4f0">10768</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_BASE3_ADDRESS_BITS                       (27)</span>
<a name="l10769"></a>10769 <span class="preprocessor"></span>        <span class="comment">/* VALID field */</span>
<a name="l10770"></a><a class="code" href="regs_8h.html#a22b12cb7a58b4fd861ea2ba6587e66c8">10770</a> <span class="preprocessor">        #define MPU_BASE3_VALID                              (0x00000010u)</span>
<a name="l10771"></a><a class="code" href="regs_8h.html#a75d7cdcb3484fd6cc574d415102cb7fb">10771</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_BASE3_VALID_MASK                         (0x00000010u)</span>
<a name="l10772"></a><a class="code" href="regs_8h.html#a3bb1b8c38511c908fcf8a6c3f4fd8226">10772</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_BASE3_VALID_BIT                          (4)</span>
<a name="l10773"></a><a class="code" href="regs_8h.html#a3df06aaeab20e4f2fedceb2214f791d7">10773</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_BASE3_VALID_BITS                         (1)</span>
<a name="l10774"></a>10774 <span class="preprocessor"></span>        <span class="comment">/* REGION field */</span>
<a name="l10775"></a><a class="code" href="regs_8h.html#a87a8f8e40282e6c59384c804274130b1">10775</a> <span class="preprocessor">        #define MPU_BASE3_REGION                             (0x0000000Fu)</span>
<a name="l10776"></a><a class="code" href="regs_8h.html#a67e2f797d8942b97a32490016dd1c1b6">10776</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_BASE3_REGION_MASK                        (0x0000000Fu)</span>
<a name="l10777"></a><a class="code" href="regs_8h.html#a06425c672b30d639eff05bd524411054">10777</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_BASE3_REGION_BIT                         (0)</span>
<a name="l10778"></a><a class="code" href="regs_8h.html#a95061d4aa93d6749f7fda753187452da">10778</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_BASE3_REGION_BITS                        (4)</span>
<a name="l10779"></a>10779 <span class="preprocessor"></span>
<a name="l10780"></a><a class="code" href="regs_8h.html#a90a8024cc6b87e109243cb99cda7c817">10780</a> <span class="preprocessor">#define MPU_ATTR3                                            *((volatile int32u *)0xE000EDBCu)</span>
<a name="l10781"></a><a class="code" href="regs_8h.html#a7054dc218cd8aa96c04534813c482bb0">10781</a> <span class="preprocessor"></span><span class="preprocessor">#define MPU_ATTR3_REG                                        *((volatile int32u *)0xE000EDBCu)</span>
<a name="l10782"></a><a class="code" href="regs_8h.html#a8d873b43a6f5c8d71c5e91cfdd593a69">10782</a> <span class="preprocessor"></span><span class="preprocessor">#define MPU_ATTR3_ADDR                                       (0xE000EDBCu)</span>
<a name="l10783"></a><a class="code" href="regs_8h.html#af7a87fa7aa2e026dff7127b23110354c">10783</a> <span class="preprocessor"></span><span class="preprocessor">#define MPU_ATTR3_RESET                                      (0x00000000u)</span>
<a name="l10784"></a>10784 <span class="preprocessor"></span>        <span class="comment">/* XN field */</span>
<a name="l10785"></a><a class="code" href="regs_8h.html#a80efb59519693011b8a77ff6c418e027">10785</a> <span class="preprocessor">        #define MPU_ATTR3_XN                                 (0x10000000u)</span>
<a name="l10786"></a><a class="code" href="regs_8h.html#a08bc5ce3b71fdbad67d4511c7799da3e">10786</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR3_XN_MASK                            (0x10000000u)</span>
<a name="l10787"></a><a class="code" href="regs_8h.html#ac30ebf141dcc78c43877fcf66a8226cb">10787</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR3_XN_BIT                             (28)</span>
<a name="l10788"></a><a class="code" href="regs_8h.html#a38c4d05fdf587c9f8830a9f6894ec81d">10788</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR3_XN_BITS                            (1)</span>
<a name="l10789"></a>10789 <span class="preprocessor"></span>        <span class="comment">/* AP field */</span>
<a name="l10790"></a><a class="code" href="regs_8h.html#a9ca0718026030d67e1b447d3c6ba68ae">10790</a> <span class="preprocessor">        #define MPU_ATTR3_AP                                 (0x1F000000u)</span>
<a name="l10791"></a><a class="code" href="regs_8h.html#a46bc5bc639aafc8e879e93fa88429c1a">10791</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR3_AP_MASK                            (0x1F000000u)</span>
<a name="l10792"></a><a class="code" href="regs_8h.html#ab9885785ca977de92ada536c30135d1c">10792</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR3_AP_BIT                             (24)</span>
<a name="l10793"></a><a class="code" href="regs_8h.html#acda93b965426fd3ce57ca31b946dfd9a">10793</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR3_AP_BITS                            (5)</span>
<a name="l10794"></a>10794 <span class="preprocessor"></span>        <span class="comment">/* TEX field */</span>
<a name="l10795"></a><a class="code" href="regs_8h.html#a378983ac658d82ceb8108d6536cfa435">10795</a> <span class="preprocessor">        #define MPU_ATTR3_TEX                                (0x00380000u)</span>
<a name="l10796"></a><a class="code" href="regs_8h.html#abff6084d11a28dc6858830cad734411f">10796</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR3_TEX_MASK                           (0x00380000u)</span>
<a name="l10797"></a><a class="code" href="regs_8h.html#a5d06c4486bcde1d22c862bec7383b567">10797</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR3_TEX_BIT                            (19)</span>
<a name="l10798"></a><a class="code" href="regs_8h.html#a11ff56943743cd9739e7df7dece51888">10798</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR3_TEX_BITS                           (3)</span>
<a name="l10799"></a>10799 <span class="preprocessor"></span>        <span class="comment">/* S field */</span>
<a name="l10800"></a><a class="code" href="regs_8h.html#aa42df29e7db1d3dfcce3c1dcbbc7dafe">10800</a> <span class="preprocessor">        #define MPU_ATTR3_S                                  (0x00040000u)</span>
<a name="l10801"></a><a class="code" href="regs_8h.html#a3d5671761a2a9abdc6aa83eb20bcd4a8">10801</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR3_S_MASK                             (0x00040000u)</span>
<a name="l10802"></a><a class="code" href="regs_8h.html#ac76a3d5d5fde313b504258bae8bc9578">10802</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR3_S_BIT                              (18)</span>
<a name="l10803"></a><a class="code" href="regs_8h.html#a7b29be69b9ded1803f7d5d176eb530e4">10803</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR3_S_BITS                             (1)</span>
<a name="l10804"></a>10804 <span class="preprocessor"></span>        <span class="comment">/* C field */</span>
<a name="l10805"></a><a class="code" href="regs_8h.html#a5d48bc4f92914ef25f3b369bdb55d210">10805</a> <span class="preprocessor">        #define MPU_ATTR3_C                                  (0x00020000u)</span>
<a name="l10806"></a><a class="code" href="regs_8h.html#aee3daae54029ae3e8a6b40d064ecc06b">10806</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR3_C_MASK                             (0x00020000u)</span>
<a name="l10807"></a><a class="code" href="regs_8h.html#adcb63ef9d90142e24c427330e589db2f">10807</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR3_C_BIT                              (17)</span>
<a name="l10808"></a><a class="code" href="regs_8h.html#a952a6d83ab9d556b154b5b987e6a5648">10808</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR3_C_BITS                             (1)</span>
<a name="l10809"></a>10809 <span class="preprocessor"></span>        <span class="comment">/* B field */</span>
<a name="l10810"></a><a class="code" href="regs_8h.html#af26b725f9194578e6d4d3ce9696721c1">10810</a> <span class="preprocessor">        #define MPU_ATTR3_B                                  (0x00010000u)</span>
<a name="l10811"></a><a class="code" href="regs_8h.html#a80a7373c6d833a95e622ded49bd956bf">10811</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR3_B_MASK                             (0x00010000u)</span>
<a name="l10812"></a><a class="code" href="regs_8h.html#aca51b1c8f42ab1c16a8695ed7e433e30">10812</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR3_B_BIT                              (16)</span>
<a name="l10813"></a><a class="code" href="regs_8h.html#a26196f99411752a6651809ea62db2195">10813</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR3_B_BITS                             (1)</span>
<a name="l10814"></a>10814 <span class="preprocessor"></span>        <span class="comment">/* SRD field */</span>
<a name="l10815"></a><a class="code" href="regs_8h.html#af62f8b863d28c80dc92f89f39be8bfce">10815</a> <span class="preprocessor">        #define MPU_ATTR3_SRD                                (0x0000FF00u)</span>
<a name="l10816"></a><a class="code" href="regs_8h.html#ad34e6d3dc2bd6b13e2bed29e6f65b60f">10816</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR3_SRD_MASK                           (0x0000FF00u)</span>
<a name="l10817"></a><a class="code" href="regs_8h.html#a634e3d1065ea28a90f1463018186138c">10817</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR3_SRD_BIT                            (8)</span>
<a name="l10818"></a><a class="code" href="regs_8h.html#a2e4d40c8da7a4d63b57682f286b6a2bf">10818</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR3_SRD_BITS                           (8)</span>
<a name="l10819"></a>10819 <span class="preprocessor"></span>        <span class="comment">/* SIZE field */</span>
<a name="l10820"></a><a class="code" href="regs_8h.html#a3ca99cbf347f8e82719773988f4026cd">10820</a> <span class="preprocessor">        #define MPU_ATTR3_SIZE                               (0x0000003Eu)</span>
<a name="l10821"></a><a class="code" href="regs_8h.html#aebd2dd62b62a4fc758eaaf9089a0eb0b">10821</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR3_SIZE_MASK                          (0x0000003Eu)</span>
<a name="l10822"></a><a class="code" href="regs_8h.html#a9f3316da2130443bc6311534931fe8c7">10822</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR3_SIZE_BIT                           (1)</span>
<a name="l10823"></a><a class="code" href="regs_8h.html#a0ceab3561c1f0f767be2c20b28bbc435">10823</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR3_SIZE_BITS                          (5)</span>
<a name="l10824"></a>10824 <span class="preprocessor"></span>        <span class="comment">/* ENABLE field */</span>
<a name="l10825"></a><a class="code" href="regs_8h.html#a687a51692fa8a0660d47bfeb4b83589f">10825</a> <span class="preprocessor">        #define MPU_ATTR3_ENABLE                             (0x00000003u)</span>
<a name="l10826"></a><a class="code" href="regs_8h.html#a0d6effa4cd7070a918c7c3593f586ab0">10826</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR3_ENABLE_MASK                        (0x00000003u)</span>
<a name="l10827"></a><a class="code" href="regs_8h.html#ae8b21bb778a1060fbe02053ad8c15803">10827</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR3_ENABLE_BIT                         (0)</span>
<a name="l10828"></a><a class="code" href="regs_8h.html#a4166efd40eb2bb53e4c1e45f58919bdb">10828</a> <span class="preprocessor"></span><span class="preprocessor">        #define MPU_ATTR3_ENABLE_BITS                        (2)</span>
<a name="l10829"></a>10829 <span class="preprocessor"></span>
<a name="l10830"></a><a class="code" href="regs_8h.html#abcc1429a3925a2dda787ac33185ecd9e">10830</a> <span class="preprocessor">#define DEBUG_HCSR                                           *((volatile int32u *)0xE000EDF0u)</span>
<a name="l10831"></a><a class="code" href="regs_8h.html#a6c400137ea9bfdec206e79731c2d9a13">10831</a> <span class="preprocessor"></span><span class="preprocessor">#define DEBUG_HCSR_REG                                       *((volatile int32u *)0xE000EDF0u)</span>
<a name="l10832"></a><a class="code" href="regs_8h.html#a896c2a13b157f1b598165b6d069a6795">10832</a> <span class="preprocessor"></span><span class="preprocessor">#define DEBUG_HCSR_ADDR                                      (0xE000EDF0u)</span>
<a name="l10833"></a><a class="code" href="regs_8h.html#a38e8d2093325f9ea728884c4bf8ff2c6">10833</a> <span class="preprocessor"></span><span class="preprocessor">#define DEBUG_HCSR_RESET                                     (0x00000000u)</span>
<a name="l10834"></a>10834 <span class="preprocessor"></span>        <span class="comment">/* S_RESET_ST field */</span>
<a name="l10835"></a><a class="code" href="regs_8h.html#acdf4518c01f7d6e6fb34c902e917635b">10835</a> <span class="preprocessor">        #define DEBUG_HCSR_S_RESET_ST                        (0x02000000u)</span>
<a name="l10836"></a><a class="code" href="regs_8h.html#a4ec8ae276699709d08c946739e3f1ec3">10836</a> <span class="preprocessor"></span><span class="preprocessor">        #define DEBUG_HCSR_S_RESET_ST_MASK                   (0x02000000u)</span>
<a name="l10837"></a><a class="code" href="regs_8h.html#a99b648a190ab4dab8b20ec393e97981d">10837</a> <span class="preprocessor"></span><span class="preprocessor">        #define DEBUG_HCSR_S_RESET_ST_BIT                    (25)</span>
<a name="l10838"></a><a class="code" href="regs_8h.html#a3b1413b74153e765305b86ec57e8df55">10838</a> <span class="preprocessor"></span><span class="preprocessor">        #define DEBUG_HCSR_S_RESET_ST_BITS                   (1)</span>
<a name="l10839"></a>10839 <span class="preprocessor"></span>        <span class="comment">/* S_RETIRE_ST field */</span>
<a name="l10840"></a><a class="code" href="regs_8h.html#a5c55b84633ffdb5d2cd9cc8636b827b4">10840</a> <span class="preprocessor">        #define DEBUG_HCSR_S_RETIRE_ST                       (0x01000000u)</span>
<a name="l10841"></a><a class="code" href="regs_8h.html#a56f20598e22ef9ce3190dc13c2e07d81">10841</a> <span class="preprocessor"></span><span class="preprocessor">        #define DEBUG_HCSR_S_RETIRE_ST_MASK                  (0x01000000u)</span>
<a name="l10842"></a><a class="code" href="regs_8h.html#aac2932112236124f5f8d28e624ba2073">10842</a> <span class="preprocessor"></span><span class="preprocessor">        #define DEBUG_HCSR_S_RETIRE_ST_BIT                   (24)</span>
<a name="l10843"></a><a class="code" href="regs_8h.html#a73891c8a224220c02569e9137dc2e687">10843</a> <span class="preprocessor"></span><span class="preprocessor">        #define DEBUG_HCSR_S_RETIRE_ST_BITS                  (1)</span>
<a name="l10844"></a>10844 <span class="preprocessor"></span>        <span class="comment">/* S_LOCKUP field */</span>
<a name="l10845"></a><a class="code" href="regs_8h.html#a7be5502e7d9883b3edf4fd36a1846b0b">10845</a> <span class="preprocessor">        #define DEBUG_HCSR_S_LOCKUP                          (0x00080000u)</span>
<a name="l10846"></a><a class="code" href="regs_8h.html#a37cbc94e985649f0558362df6b8a5734">10846</a> <span class="preprocessor"></span><span class="preprocessor">        #define DEBUG_HCSR_S_LOCKUP_MASK                     (0x00080000u)</span>
<a name="l10847"></a><a class="code" href="regs_8h.html#aed6d67bc26fddad12fe6593fab4a589d">10847</a> <span class="preprocessor"></span><span class="preprocessor">        #define DEBUG_HCSR_S_LOCKUP_BIT                      (19)</span>
<a name="l10848"></a><a class="code" href="regs_8h.html#a7f797fb06d96c4ab1b7fcc09f6f2d5c7">10848</a> <span class="preprocessor"></span><span class="preprocessor">        #define DEBUG_HCSR_S_LOCKUP_BITS                     (1)</span>
<a name="l10849"></a>10849 <span class="preprocessor"></span>        <span class="comment">/* S_SLEEP field */</span>
<a name="l10850"></a><a class="code" href="regs_8h.html#a7d43c04b7bbf70bd37b9de302f9816ef">10850</a> <span class="preprocessor">        #define DEBUG_HCSR_S_SLEEP                           (0x00040000u)</span>
<a name="l10851"></a><a class="code" href="regs_8h.html#a62d8245a1fb7d6cec3f49ebd003d0f6b">10851</a> <span class="preprocessor"></span><span class="preprocessor">        #define DEBUG_HCSR_S_SLEEP_MASK                      (0x00040000u)</span>
<a name="l10852"></a><a class="code" href="regs_8h.html#ac3bfc989b09a8d5001aa7a3d54ae2619">10852</a> <span class="preprocessor"></span><span class="preprocessor">        #define DEBUG_HCSR_S_SLEEP_BIT                       (18)</span>
<a name="l10853"></a><a class="code" href="regs_8h.html#acbd7dc518b770ed9b2a57dd17ee733f4">10853</a> <span class="preprocessor"></span><span class="preprocessor">        #define DEBUG_HCSR_S_SLEEP_BITS                      (1)</span>
<a name="l10854"></a>10854 <span class="preprocessor"></span>        <span class="comment">/* S_HALT field */</span>
<a name="l10855"></a><a class="code" href="regs_8h.html#a92d725721061cb14eaa70d0bb35d02da">10855</a> <span class="preprocessor">        #define DEBUG_HCSR_S_HALT                            (0x00020000u)</span>
<a name="l10856"></a><a class="code" href="regs_8h.html#a0d8f71df6507a18b56891b7d10092134">10856</a> <span class="preprocessor"></span><span class="preprocessor">        #define DEBUG_HCSR_S_HALT_MASK                       (0x00020000u)</span>
<a name="l10857"></a><a class="code" href="regs_8h.html#a1877024fd4d0589efde05ac91b90c121">10857</a> <span class="preprocessor"></span><span class="preprocessor">        #define DEBUG_HCSR_S_HALT_BIT                        (17)</span>
<a name="l10858"></a><a class="code" href="regs_8h.html#a57b6847baf02eb1ab95562b1dcd94365">10858</a> <span class="preprocessor"></span><span class="preprocessor">        #define DEBUG_HCSR_S_HALT_BITS                       (1)</span>
<a name="l10859"></a>10859 <span class="preprocessor"></span>        <span class="comment">/* S_REGRDY field */</span>
<a name="l10860"></a><a class="code" href="regs_8h.html#aba2c36b888f1fc29c8e8bbe7abac4496">10860</a> <span class="preprocessor">        #define DEBUG_HCSR_S_REGRDY                          (0x00010000u)</span>
<a name="l10861"></a><a class="code" href="regs_8h.html#a1c2c4aa8485150860a34b472969360eb">10861</a> <span class="preprocessor"></span><span class="preprocessor">        #define DEBUG_HCSR_S_REGRDY_MASK                     (0x00010000u)</span>
<a name="l10862"></a><a class="code" href="regs_8h.html#a34ec643e70ce5412f566f015f476b059">10862</a> <span class="preprocessor"></span><span class="preprocessor">        #define DEBUG_HCSR_S_REGRDY_BIT                      (16)</span>
<a name="l10863"></a><a class="code" href="regs_8h.html#a5c828650451d9679f41aba0a97664820">10863</a> <span class="preprocessor"></span><span class="preprocessor">        #define DEBUG_HCSR_S_REGRDY_BITS                     (1)</span>
<a name="l10864"></a>10864 <span class="preprocessor"></span>        <span class="comment">/* DBGKEY field */</span>
<a name="l10865"></a><a class="code" href="regs_8h.html#a6127a8be5b4acc45aa439adf2e30c0bf">10865</a> <span class="preprocessor">        #define DEBUG_HCSR_DBGKEY                            (0xFFFF0000u)</span>
<a name="l10866"></a><a class="code" href="regs_8h.html#a9b1b4475c224aa66831c66c5286db5da">10866</a> <span class="preprocessor"></span><span class="preprocessor">        #define DEBUG_HCSR_DBGKEY_MASK                       (0xFFFF0000u)</span>
<a name="l10867"></a><a class="code" href="regs_8h.html#a6ef47a46c11d57735f45f578442a339a">10867</a> <span class="preprocessor"></span><span class="preprocessor">        #define DEBUG_HCSR_DBGKEY_BIT                        (16)</span>
<a name="l10868"></a><a class="code" href="regs_8h.html#a2b646031a062e38250daf9eddeb54b29">10868</a> <span class="preprocessor"></span><span class="preprocessor">        #define DEBUG_HCSR_DBGKEY_BITS                       (16)</span>
<a name="l10869"></a>10869 <span class="preprocessor"></span>        <span class="comment">/* C_SNAPSTALL field */</span>
<a name="l10870"></a><a class="code" href="regs_8h.html#a940e8c126064efd841d436fab8e0dea4">10870</a> <span class="preprocessor">        #define DEBUG_HCSR_C_SNAPSTALL                       (0x00000020u)</span>
<a name="l10871"></a><a class="code" href="regs_8h.html#aaedae8527339a2f35a709b22bee6d3c3">10871</a> <span class="preprocessor"></span><span class="preprocessor">        #define DEBUG_HCSR_C_SNAPSTALL_MASK                  (0x00000020u)</span>
<a name="l10872"></a><a class="code" href="regs_8h.html#ae86b2c398ee90e8a90665cb88f3a48b5">10872</a> <span class="preprocessor"></span><span class="preprocessor">        #define DEBUG_HCSR_C_SNAPSTALL_BIT                   (5)</span>
<a name="l10873"></a><a class="code" href="regs_8h.html#a39f07b65e67479503a03a980f6b51cc5">10873</a> <span class="preprocessor"></span><span class="preprocessor">        #define DEBUG_HCSR_C_SNAPSTALL_BITS                  (1)</span>
<a name="l10874"></a>10874 <span class="preprocessor"></span>        <span class="comment">/* C_MASKINTS field */</span>
<a name="l10875"></a><a class="code" href="regs_8h.html#a18358034e329661fa8902e3a4d336e37">10875</a> <span class="preprocessor">        #define DEBUG_HCSR_C_MASKINTS                        (0x00000008u)</span>
<a name="l10876"></a><a class="code" href="regs_8h.html#ad2900dd603a4b3d576a15c5df5ce8e59">10876</a> <span class="preprocessor"></span><span class="preprocessor">        #define DEBUG_HCSR_C_MASKINTS_MASK                   (0x00000008u)</span>
<a name="l10877"></a><a class="code" href="regs_8h.html#a90ca8641ab3a47356cfb36425d386ddd">10877</a> <span class="preprocessor"></span><span class="preprocessor">        #define DEBUG_HCSR_C_MASKINTS_BIT                    (3)</span>
<a name="l10878"></a><a class="code" href="regs_8h.html#a2e473785a92e2395c0fa04082448eeb4">10878</a> <span class="preprocessor"></span><span class="preprocessor">        #define DEBUG_HCSR_C_MASKINTS_BITS                   (1)</span>
<a name="l10879"></a>10879 <span class="preprocessor"></span>        <span class="comment">/* C_STEP field */</span>
<a name="l10880"></a><a class="code" href="regs_8h.html#a296bd52d7106d1a2f67397d7ed045d9d">10880</a> <span class="preprocessor">        #define DEBUG_HCSR_C_STEP                            (0x00000004u)</span>
<a name="l10881"></a><a class="code" href="regs_8h.html#a0fa581f134810cdbfc4d1d3889bec7fa">10881</a> <span class="preprocessor"></span><span class="preprocessor">        #define DEBUG_HCSR_C_STEP_MASK                       (0x00000004u)</span>
<a name="l10882"></a><a class="code" href="regs_8h.html#a205079bd7f18fd8b0b21f1e8b50954ff">10882</a> <span class="preprocessor"></span><span class="preprocessor">        #define DEBUG_HCSR_C_STEP_BIT                        (2)</span>
<a name="l10883"></a><a class="code" href="regs_8h.html#a4b76a4fe0bef78a25def1d04791bfea1">10883</a> <span class="preprocessor"></span><span class="preprocessor">        #define DEBUG_HCSR_C_STEP_BITS                       (1)</span>
<a name="l10884"></a>10884 <span class="preprocessor"></span>        <span class="comment">/* C_HALT field */</span>
<a name="l10885"></a><a class="code" href="regs_8h.html#ae8df43678927a534d3f13c337523a180">10885</a> <span class="preprocessor">        #define DEBUG_HCSR_C_HALT                            (0x00000002u)</span>
<a name="l10886"></a><a class="code" href="regs_8h.html#ae4a2541581be80af9ee361fa41fc9169">10886</a> <span class="preprocessor"></span><span class="preprocessor">        #define DEBUG_HCSR_C_HALT_MASK                       (0x00000002u)</span>
<a name="l10887"></a><a class="code" href="regs_8h.html#aae1e30198ba95a4339059d4bccd50886">10887</a> <span class="preprocessor"></span><span class="preprocessor">        #define DEBUG_HCSR_C_HALT_BIT                        (1)</span>
<a name="l10888"></a><a class="code" href="regs_8h.html#ade3e1f4e76d96f46e8f1683c204a68e5">10888</a> <span class="preprocessor"></span><span class="preprocessor">        #define DEBUG_HCSR_C_HALT_BITS                       (1)</span>
<a name="l10889"></a>10889 <span class="preprocessor"></span>        <span class="comment">/* C_DEBUGEN field */</span>
<a name="l10890"></a><a class="code" href="regs_8h.html#a007088a9e63d2ec8bc688fe1af95e141">10890</a> <span class="preprocessor">        #define DEBUG_HCSR_C_DEBUGEN                         (0x00000001u)</span>
<a name="l10891"></a><a class="code" href="regs_8h.html#ae59093a807cdd83f73532ea965691bd8">10891</a> <span class="preprocessor"></span><span class="preprocessor">        #define DEBUG_HCSR_C_DEBUGEN_MASK                    (0x00000001u)</span>
<a name="l10892"></a><a class="code" href="regs_8h.html#a662a4f36442b6da20b55bddbaf119cee">10892</a> <span class="preprocessor"></span><span class="preprocessor">        #define DEBUG_HCSR_C_DEBUGEN_BIT                     (0)</span>
<a name="l10893"></a><a class="code" href="regs_8h.html#a73d7956a2a2288c8cbd718a73bd7359a">10893</a> <span class="preprocessor"></span><span class="preprocessor">        #define DEBUG_HCSR_C_DEBUGEN_BITS                    (1)</span>
<a name="l10894"></a>10894 <span class="preprocessor"></span>
<a name="l10895"></a><a class="code" href="regs_8h.html#ab4392a0c8a1c90b2fdde21c356436114">10895</a> <span class="preprocessor">#define DEBUG_CRSR                                           *((volatile int32u *)0xE000EDF4u)</span>
<a name="l10896"></a><a class="code" href="regs_8h.html#ac2908306bd904fac4a0fc3391c7968de">10896</a> <span class="preprocessor"></span><span class="preprocessor">#define DEBUG_CRSR_REG                                       *((volatile int32u *)0xE000EDF4u)</span>
<a name="l10897"></a><a class="code" href="regs_8h.html#a8d759e7c3b16dc1dd0bb5775a40dae05">10897</a> <span class="preprocessor"></span><span class="preprocessor">#define DEBUG_CRSR_ADDR                                      (0xE000EDF4u)</span>
<a name="l10898"></a><a class="code" href="regs_8h.html#a0f375121d46503ba53dc75fda10eb1a4">10898</a> <span class="preprocessor"></span><span class="preprocessor">#define DEBUG_CRSR_RESET                                     (0x00000000u)</span>
<a name="l10899"></a>10899 <span class="preprocessor"></span>        <span class="comment">/* REGWnR field */</span>
<a name="l10900"></a><a class="code" href="regs_8h.html#ad9b9647c7d701af2e57d865e0e892f5d">10900</a> <span class="preprocessor">        #define DEBUG_CRSR_REGWnR                            (0x00010000u)</span>
<a name="l10901"></a><a class="code" href="regs_8h.html#a419626cde7679fb40c106a4b4959ded1">10901</a> <span class="preprocessor"></span><span class="preprocessor">        #define DEBUG_CRSR_REGWnR_MASK                       (0x00010000u)</span>
<a name="l10902"></a><a class="code" href="regs_8h.html#a039b06d6b2c3688f3c2541f450aa23c0">10902</a> <span class="preprocessor"></span><span class="preprocessor">        #define DEBUG_CRSR_REGWnR_BIT                        (16)</span>
<a name="l10903"></a><a class="code" href="regs_8h.html#abbe573b818bc2856d6bb080246ef693b">10903</a> <span class="preprocessor"></span><span class="preprocessor">        #define DEBUG_CRSR_REGWnR_BITS                       (1)</span>
<a name="l10904"></a>10904 <span class="preprocessor"></span>        <span class="comment">/* REGSEL field */</span>
<a name="l10905"></a><a class="code" href="regs_8h.html#aed7e43b12f07b331961952209dc93d6b">10905</a> <span class="preprocessor">        #define DEBUG_CRSR_REGSEL                            (0x0000001Fu)</span>
<a name="l10906"></a><a class="code" href="regs_8h.html#ab18019e05344c3d02adb4400c8b253e6">10906</a> <span class="preprocessor"></span><span class="preprocessor">        #define DEBUG_CRSR_REGSEL_MASK                       (0x0000001Fu)</span>
<a name="l10907"></a><a class="code" href="regs_8h.html#a01aa43622868ea5c82ace6d485d74914">10907</a> <span class="preprocessor"></span><span class="preprocessor">        #define DEBUG_CRSR_REGSEL_BIT                        (0)</span>
<a name="l10908"></a><a class="code" href="regs_8h.html#ae4dac3bce67ab99818eef3c52fddc323">10908</a> <span class="preprocessor"></span><span class="preprocessor">        #define DEBUG_CRSR_REGSEL_BITS                       (5)</span>
<a name="l10909"></a>10909 <span class="preprocessor"></span>
<a name="l10910"></a><a class="code" href="regs_8h.html#a680412942ad1455d14e19df60daf79da">10910</a> <span class="preprocessor">#define DEBUG_CRDR                                           *((volatile int32u *)0xE000EDF8u)</span>
<a name="l10911"></a><a class="code" href="regs_8h.html#a2295beeb46ccff7bcbc93048cc67ff88">10911</a> <span class="preprocessor"></span><span class="preprocessor">#define DEBUG_CRDR_REG                                       *((volatile int32u *)0xE000EDF8u)</span>
<a name="l10912"></a><a class="code" href="regs_8h.html#a27da35325312f1edd365c18fdac96b4b">10912</a> <span class="preprocessor"></span><span class="preprocessor">#define DEBUG_CRDR_ADDR                                      (0xE000EDF8u)</span>
<a name="l10913"></a><a class="code" href="regs_8h.html#a2dd21cb13c93f61618917d7cba7a6790">10913</a> <span class="preprocessor"></span><span class="preprocessor">#define DEBUG_CRDR_RESET                                     (0x00000000u)</span>
<a name="l10914"></a>10914 <span class="preprocessor"></span>        <span class="comment">/* DBGTMP field */</span>
<a name="l10915"></a><a class="code" href="regs_8h.html#af0401e0d463d5033d7a3a8efac69f671">10915</a> <span class="preprocessor">        #define DEBUG_CRDR_DBGTMP                            (0xFFFFFFFFu)</span>
<a name="l10916"></a><a class="code" href="regs_8h.html#a24be134f8548ae29580d1487db915b35">10916</a> <span class="preprocessor"></span><span class="preprocessor">        #define DEBUG_CRDR_DBGTMP_MASK                       (0xFFFFFFFFu)</span>
<a name="l10917"></a><a class="code" href="regs_8h.html#a98e81bf901e04f8f0f8834a123665133">10917</a> <span class="preprocessor"></span><span class="preprocessor">        #define DEBUG_CRDR_DBGTMP_BIT                        (0)</span>
<a name="l10918"></a><a class="code" href="regs_8h.html#a273471642eab37c04417d113b8286261">10918</a> <span class="preprocessor"></span><span class="preprocessor">        #define DEBUG_CRDR_DBGTMP_BITS                       (32)</span>
<a name="l10919"></a>10919 <span class="preprocessor"></span>
<a name="l10920"></a><a class="code" href="regs_8h.html#ac6474a2ac51b9898d9f50e1e44962df9">10920</a> <span class="preprocessor">#define DEBUG_EMCR                                           *((volatile int32u *)0xE000EDFCu)</span>
<a name="l10921"></a><a class="code" href="regs_8h.html#a9a3ea62222882b16e0f37bb35c78fe4a">10921</a> <span class="preprocessor"></span><span class="preprocessor">#define DEBUG_EMCR_REG                                       *((volatile int32u *)0xE000EDFCu)</span>
<a name="l10922"></a><a class="code" href="regs_8h.html#af1dc65b7ea53201178affcf39d52cfc9">10922</a> <span class="preprocessor"></span><span class="preprocessor">#define DEBUG_EMCR_ADDR                                      (0xE000EDFCu)</span>
<a name="l10923"></a><a class="code" href="regs_8h.html#a8edb121b776560fc2ef63d7ea4d91d29">10923</a> <span class="preprocessor"></span><span class="preprocessor">#define DEBUG_EMCR_RESET                                     (0x00000000u)</span>
<a name="l10924"></a>10924 <span class="preprocessor"></span>        <span class="comment">/* TRCENA field */</span>
<a name="l10925"></a><a class="code" href="regs_8h.html#aaf0ed824fb16c36efa02ec7f81bb3943">10925</a> <span class="preprocessor">        #define DEBUG_EMCR_TRCENA                            (0x01000000u)</span>
<a name="l10926"></a><a class="code" href="regs_8h.html#aaeb2764c40c23126cc3e7f3374d2295c">10926</a> <span class="preprocessor"></span><span class="preprocessor">        #define DEBUG_EMCR_TRCENA_MASK                       (0x01000000u)</span>
<a name="l10927"></a><a class="code" href="regs_8h.html#a4c26630bf8faf7a4b81d068e2d32342d">10927</a> <span class="preprocessor"></span><span class="preprocessor">        #define DEBUG_EMCR_TRCENA_BIT                        (24)</span>
<a name="l10928"></a><a class="code" href="regs_8h.html#a29672cd01a6f67915a7f3c8bb476719d">10928</a> <span class="preprocessor"></span><span class="preprocessor">        #define DEBUG_EMCR_TRCENA_BITS                       (1)</span>
<a name="l10929"></a>10929 <span class="preprocessor"></span>        <span class="comment">/* MON_REQ field */</span>
<a name="l10930"></a><a class="code" href="regs_8h.html#abd41163d9628107a79b5a510384de718">10930</a> <span class="preprocessor">        #define DEBUG_EMCR_MON_REQ                           (0x00080000u)</span>
<a name="l10931"></a><a class="code" href="regs_8h.html#a93c1e3f01a84fa4c02a91748f0d598db">10931</a> <span class="preprocessor"></span><span class="preprocessor">        #define DEBUG_EMCR_MON_REQ_MASK                      (0x00080000u)</span>
<a name="l10932"></a><a class="code" href="regs_8h.html#a1d53d42214f4636e879d3cba209a097e">10932</a> <span class="preprocessor"></span><span class="preprocessor">        #define DEBUG_EMCR_MON_REQ_BIT                       (19)</span>
<a name="l10933"></a><a class="code" href="regs_8h.html#acfb1c94e9cf3fab54f1b74dcb9cf87fb">10933</a> <span class="preprocessor"></span><span class="preprocessor">        #define DEBUG_EMCR_MON_REQ_BITS                      (1)</span>
<a name="l10934"></a>10934 <span class="preprocessor"></span>        <span class="comment">/* MON_STEP field */</span>
<a name="l10935"></a><a class="code" href="regs_8h.html#a1a8aa5a65f06c8d893d9717cff2ffd50">10935</a> <span class="preprocessor">        #define DEBUG_EMCR_MON_STEP                          (0x00040000u)</span>
<a name="l10936"></a><a class="code" href="regs_8h.html#a14e755cbfe54c414dd54882ac5019379">10936</a> <span class="preprocessor"></span><span class="preprocessor">        #define DEBUG_EMCR_MON_STEP_MASK                     (0x00040000u)</span>
<a name="l10937"></a><a class="code" href="regs_8h.html#a3ef09b1bb4e7dcb85d222651efad5f4c">10937</a> <span class="preprocessor"></span><span class="preprocessor">        #define DEBUG_EMCR_MON_STEP_BIT                      (18)</span>
<a name="l10938"></a><a class="code" href="regs_8h.html#ae6ffdce7e1ab8cdcf45663791046288c">10938</a> <span class="preprocessor"></span><span class="preprocessor">        #define DEBUG_EMCR_MON_STEP_BITS                     (1)</span>
<a name="l10939"></a>10939 <span class="preprocessor"></span>        <span class="comment">/* MON_PEND field */</span>
<a name="l10940"></a><a class="code" href="regs_8h.html#a7bce2aa0ee66d2068d880e636f20680f">10940</a> <span class="preprocessor">        #define DEBUG_EMCR_MON_PEND                          (0x00020000u)</span>
<a name="l10941"></a><a class="code" href="regs_8h.html#ac8b74ff064d16149cead81863518d27e">10941</a> <span class="preprocessor"></span><span class="preprocessor">        #define DEBUG_EMCR_MON_PEND_MASK                     (0x00020000u)</span>
<a name="l10942"></a><a class="code" href="regs_8h.html#acce03bf111c543dc5d170a6a5827018b">10942</a> <span class="preprocessor"></span><span class="preprocessor">        #define DEBUG_EMCR_MON_PEND_BIT                      (17)</span>
<a name="l10943"></a><a class="code" href="regs_8h.html#a6cd32f6b3f3d7e221e963fa387cf7cde">10943</a> <span class="preprocessor"></span><span class="preprocessor">        #define DEBUG_EMCR_MON_PEND_BITS                     (1)</span>
<a name="l10944"></a>10944 <span class="preprocessor"></span>        <span class="comment">/* MON_EN field */</span>
<a name="l10945"></a><a class="code" href="regs_8h.html#aff74c463674a8234fb922df621f95b70">10945</a> <span class="preprocessor">        #define DEBUG_EMCR_MON_EN                            (0x00010000u)</span>
<a name="l10946"></a><a class="code" href="regs_8h.html#a2439dbb0bf82a3a8c52aca8f1ea959b8">10946</a> <span class="preprocessor"></span><span class="preprocessor">        #define DEBUG_EMCR_MON_EN_MASK                       (0x00010000u)</span>
<a name="l10947"></a><a class="code" href="regs_8h.html#a15c1abebd480e2e813471cfaa532014b">10947</a> <span class="preprocessor"></span><span class="preprocessor">        #define DEBUG_EMCR_MON_EN_BIT                        (16)</span>
<a name="l10948"></a><a class="code" href="regs_8h.html#a0f2819e7d3c0d5095024e461f327bc4a">10948</a> <span class="preprocessor"></span><span class="preprocessor">        #define DEBUG_EMCR_MON_EN_BITS                       (1)</span>
<a name="l10949"></a>10949 <span class="preprocessor"></span>        <span class="comment">/* VC_HARDERR field */</span>
<a name="l10950"></a><a class="code" href="regs_8h.html#a37049dd8859b87b8266fdd8a5cb7d631">10950</a> <span class="preprocessor">        #define DEBUG_EMCR_VC_HARDERR                        (0x00000400u)</span>
<a name="l10951"></a><a class="code" href="regs_8h.html#af782f81f1a46c61aedef549f688eab47">10951</a> <span class="preprocessor"></span><span class="preprocessor">        #define DEBUG_EMCR_VC_HARDERR_MASK                   (0x00000400u)</span>
<a name="l10952"></a><a class="code" href="regs_8h.html#addd1d5f9e2462d107ba02e4514d5b305">10952</a> <span class="preprocessor"></span><span class="preprocessor">        #define DEBUG_EMCR_VC_HARDERR_BIT                    (10)</span>
<a name="l10953"></a><a class="code" href="regs_8h.html#a5cbd202863088bda8cc1be1060947504">10953</a> <span class="preprocessor"></span><span class="preprocessor">        #define DEBUG_EMCR_VC_HARDERR_BITS                   (1)</span>
<a name="l10954"></a>10954 <span class="preprocessor"></span>        <span class="comment">/* VC_INTERR field */</span>
<a name="l10955"></a><a class="code" href="regs_8h.html#aae32ed5f716c36be1d843584dfda064f">10955</a> <span class="preprocessor">        #define DEBUG_EMCR_VC_INTERR                         (0x00000200u)</span>
<a name="l10956"></a><a class="code" href="regs_8h.html#ae3ad41375c3b9906d2d87625e2ea4243">10956</a> <span class="preprocessor"></span><span class="preprocessor">        #define DEBUG_EMCR_VC_INTERR_MASK                    (0x00000200u)</span>
<a name="l10957"></a><a class="code" href="regs_8h.html#a910f3871a256ee6ef4a1b15080fa0131">10957</a> <span class="preprocessor"></span><span class="preprocessor">        #define DEBUG_EMCR_VC_INTERR_BIT                     (9)</span>
<a name="l10958"></a><a class="code" href="regs_8h.html#a95075639dcf1ef1ba0f23e210153ed85">10958</a> <span class="preprocessor"></span><span class="preprocessor">        #define DEBUG_EMCR_VC_INTERR_BITS                    (1)</span>
<a name="l10959"></a>10959 <span class="preprocessor"></span>        <span class="comment">/* VC_BUSERR field */</span>
<a name="l10960"></a><a class="code" href="regs_8h.html#a6d90c4d63bac27d03ee7fff8a42e85fc">10960</a> <span class="preprocessor">        #define DEBUG_EMCR_VC_BUSERR                         (0x00000100u)</span>
<a name="l10961"></a><a class="code" href="regs_8h.html#ac25004a07d65cd0721d19e5a7ee5244d">10961</a> <span class="preprocessor"></span><span class="preprocessor">        #define DEBUG_EMCR_VC_BUSERR_MASK                    (0x00000100u)</span>
<a name="l10962"></a><a class="code" href="regs_8h.html#af3fc2f5c074cd6c0278bafd1e3fde30c">10962</a> <span class="preprocessor"></span><span class="preprocessor">        #define DEBUG_EMCR_VC_BUSERR_BIT                     (8)</span>
<a name="l10963"></a><a class="code" href="regs_8h.html#a5b991535b141596dfd44768ebdb665cc">10963</a> <span class="preprocessor"></span><span class="preprocessor">        #define DEBUG_EMCR_VC_BUSERR_BITS                    (1)</span>
<a name="l10964"></a>10964 <span class="preprocessor"></span>        <span class="comment">/* VC_STATERR field */</span>
<a name="l10965"></a><a class="code" href="regs_8h.html#a12aae538423d8b52952cb664956ad5c7">10965</a> <span class="preprocessor">        #define DEBUG_EMCR_VC_STATERR                        (0x00000080u)</span>
<a name="l10966"></a><a class="code" href="regs_8h.html#acfae7b7188538eab3cde5771e2f7324e">10966</a> <span class="preprocessor"></span><span class="preprocessor">        #define DEBUG_EMCR_VC_STATERR_MASK                   (0x00000080u)</span>
<a name="l10967"></a><a class="code" href="regs_8h.html#ab71dfad27d0cab9440d75c79a56cb0cd">10967</a> <span class="preprocessor"></span><span class="preprocessor">        #define DEBUG_EMCR_VC_STATERR_BIT                    (7)</span>
<a name="l10968"></a><a class="code" href="regs_8h.html#ac8a710578bc1e6b6b9d304dc0e54b6b6">10968</a> <span class="preprocessor"></span><span class="preprocessor">        #define DEBUG_EMCR_VC_STATERR_BITS                   (1)</span>
<a name="l10969"></a>10969 <span class="preprocessor"></span>        <span class="comment">/* VC_CHKERR field */</span>
<a name="l10970"></a><a class="code" href="regs_8h.html#aa6420740830a9a5037d0a31022e94466">10970</a> <span class="preprocessor">        #define DEBUG_EMCR_VC_CHKERR                         (0x00000040u)</span>
<a name="l10971"></a><a class="code" href="regs_8h.html#a8d0c512f9137bdd9770d007d08644ac1">10971</a> <span class="preprocessor"></span><span class="preprocessor">        #define DEBUG_EMCR_VC_CHKERR_MASK                    (0x00000040u)</span>
<a name="l10972"></a><a class="code" href="regs_8h.html#ae3cbb397d6137f0598de7c265f6f436f">10972</a> <span class="preprocessor"></span><span class="preprocessor">        #define DEBUG_EMCR_VC_CHKERR_BIT                     (6)</span>
<a name="l10973"></a><a class="code" href="regs_8h.html#aadbbf7f21f964c9a8d0eb9f84fd6f0fd">10973</a> <span class="preprocessor"></span><span class="preprocessor">        #define DEBUG_EMCR_VC_CHKERR_BITS                    (1)</span>
<a name="l10974"></a>10974 <span class="preprocessor"></span>        <span class="comment">/* VC_NOCPERR field */</span>
<a name="l10975"></a><a class="code" href="regs_8h.html#a4a9d360aad1ca3fedcbb399e9cfd6466">10975</a> <span class="preprocessor">        #define DEBUG_EMCR_VC_NOCPERR                        (0x00000020u)</span>
<a name="l10976"></a><a class="code" href="regs_8h.html#aa4d97602d2a04ab76a0b273e699df225">10976</a> <span class="preprocessor"></span><span class="preprocessor">        #define DEBUG_EMCR_VC_NOCPERR_MASK                   (0x00000020u)</span>
<a name="l10977"></a><a class="code" href="regs_8h.html#ace80255c4d23a396ca18038b12d6b463">10977</a> <span class="preprocessor"></span><span class="preprocessor">        #define DEBUG_EMCR_VC_NOCPERR_BIT                    (5)</span>
<a name="l10978"></a><a class="code" href="regs_8h.html#aa38162df0f6ee65b2e3545ae1d695a5b">10978</a> <span class="preprocessor"></span><span class="preprocessor">        #define DEBUG_EMCR_VC_NOCPERR_BITS                   (1)</span>
<a name="l10979"></a>10979 <span class="preprocessor"></span>        <span class="comment">/* VC_MMERR field */</span>
<a name="l10980"></a><a class="code" href="regs_8h.html#ade13d726902655faeabb26378a42e1fa">10980</a> <span class="preprocessor">        #define DEBUG_EMCR_VC_MMERR                          (0x00000010u)</span>
<a name="l10981"></a><a class="code" href="regs_8h.html#a876e4e8a2ba303b5771c6e66cf967bbe">10981</a> <span class="preprocessor"></span><span class="preprocessor">        #define DEBUG_EMCR_VC_MMERR_MASK                     (0x00000010u)</span>
<a name="l10982"></a><a class="code" href="regs_8h.html#a5ad4a0ba9d0864a7ce932b726d534614">10982</a> <span class="preprocessor"></span><span class="preprocessor">        #define DEBUG_EMCR_VC_MMERR_BIT                      (4)</span>
<a name="l10983"></a><a class="code" href="regs_8h.html#aeddf11a2b478b6309f941f7755e35d12">10983</a> <span class="preprocessor"></span><span class="preprocessor">        #define DEBUG_EMCR_VC_MMERR_BITS                     (1)</span>
<a name="l10984"></a>10984 <span class="preprocessor"></span>        <span class="comment">/* VC_CORERESET field */</span>
<a name="l10985"></a><a class="code" href="regs_8h.html#aeb4a655367df8f28bc0472c61afe68f0">10985</a> <span class="preprocessor">        #define DEBUG_EMCR_VC_CORERESET                      (0x00000001u)</span>
<a name="l10986"></a><a class="code" href="regs_8h.html#a7801f90110d51f943b032f9c44148f76">10986</a> <span class="preprocessor"></span><span class="preprocessor">        #define DEBUG_EMCR_VC_CORERESET_MASK                 (0x00000001u)</span>
<a name="l10987"></a><a class="code" href="regs_8h.html#aa4b772c1633dba0cc7166001a8385ea7">10987</a> <span class="preprocessor"></span><span class="preprocessor">        #define DEBUG_EMCR_VC_CORERESET_BIT                  (0)</span>
<a name="l10988"></a><a class="code" href="regs_8h.html#af1c4db1ad38c9ce5eb84cba3795632a7">10988</a> <span class="preprocessor"></span><span class="preprocessor">        #define DEBUG_EMCR_VC_CORERESET_BITS                 (1)</span>
<a name="l10989"></a>10989 <span class="preprocessor"></span>
<a name="l10990"></a><a class="code" href="regs_8h.html#aaa80bc30d455351b9231f252632d481b">10990</a> <span class="preprocessor">#define NVIC_STIR                                            *((volatile int32u *)0xE000EF00u)</span>
<a name="l10991"></a><a class="code" href="regs_8h.html#aa5b84db3bf9e5f31a4ce24f42b539a1d">10991</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_STIR_REG                                        *((volatile int32u *)0xE000EF00u)</span>
<a name="l10992"></a><a class="code" href="regs_8h.html#a323d07f47d0eb70fd4bb6381e8c150e2">10992</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_STIR_ADDR                                       (0xE000EF00u)</span>
<a name="l10993"></a><a class="code" href="regs_8h.html#add1a8e2c23560df26170b69d5a5171f5">10993</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_STIR_RESET                                      (0x00000000u)</span>
<a name="l10994"></a>10994 <span class="preprocessor"></span>        <span class="comment">/* INTID field */</span>
<a name="l10995"></a><a class="code" href="regs_8h.html#a9e88e7a9cd40356838adf76be5b97907">10995</a> <span class="preprocessor">        #define NVIC_STIR_INTID                              (0x000003FFu)</span>
<a name="l10996"></a><a class="code" href="regs_8h.html#ae952664a9f674335808d7228cbd5d01a">10996</a> <span class="preprocessor"></span><span class="preprocessor">        #define NVIC_STIR_INTID_MASK                         (0x000003FFu)</span>
<a name="l10997"></a><a class="code" href="regs_8h.html#aa647e580be3eaf9b12b010550200e135">10997</a> <span class="preprocessor"></span><span class="preprocessor">        #define NVIC_STIR_INTID_BIT                          (0)</span>
<a name="l10998"></a><a class="code" href="regs_8h.html#a79e99008db842852e60eca957e7bb557">10998</a> <span class="preprocessor"></span><span class="preprocessor">        #define NVIC_STIR_INTID_BITS                         (10)</span>
<a name="l10999"></a>10999 <span class="preprocessor"></span>
<a name="l11000"></a><a class="code" href="regs_8h.html#a363fbc638c55ef9f0f579400b55e176f">11000</a> <span class="preprocessor">#define NVIC_PERIPHID4                                       *((volatile int32u *)0xE000EFD0u)</span>
<a name="l11001"></a><a class="code" href="regs_8h.html#a32732f41b081c48779ae026b61bd50f6">11001</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PERIPHID4_REG                                   *((volatile int32u *)0xE000EFD0u)</span>
<a name="l11002"></a><a class="code" href="regs_8h.html#abe4f1ee749fd5cce5a4e886feded3a11">11002</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PERIPHID4_ADDR                                  (0xE000EFD0u)</span>
<a name="l11003"></a><a class="code" href="regs_8h.html#a2661e289a256d7cc2fa14df940faec9f">11003</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PERIPHID4_RESET                                 (0x00000004u)</span>
<a name="l11004"></a>11004 <span class="preprocessor"></span>        <span class="comment">/* PERIPHID field */</span>
<a name="l11005"></a><a class="code" href="regs_8h.html#a90a993561393ef3b844fd4bd8a293ce4">11005</a> <span class="preprocessor">        #define NVIC_PERIPHID4_PERIPHID                      (0xFFFFFFFFu)</span>
<a name="l11006"></a><a class="code" href="regs_8h.html#a49d2b5eaed1a3e366e839ecbdc694cee">11006</a> <span class="preprocessor"></span><span class="preprocessor">        #define NVIC_PERIPHID4_PERIPHID_MASK                 (0xFFFFFFFFu)</span>
<a name="l11007"></a><a class="code" href="regs_8h.html#ad31d2bc92d628312e558f932751b88c1">11007</a> <span class="preprocessor"></span><span class="preprocessor">        #define NVIC_PERIPHID4_PERIPHID_BIT                  (0)</span>
<a name="l11008"></a><a class="code" href="regs_8h.html#ab625490e07ddf5d7d6dc8cccd32444c1">11008</a> <span class="preprocessor"></span><span class="preprocessor">        #define NVIC_PERIPHID4_PERIPHID_BITS                 (32)</span>
<a name="l11009"></a>11009 <span class="preprocessor"></span>
<a name="l11010"></a><a class="code" href="regs_8h.html#a4c1111decdef7466e5bdff48c0f6226a">11010</a> <span class="preprocessor">#define NVIC_PERIPHID5                                       *((volatile int32u *)0xE000EFD4u)</span>
<a name="l11011"></a><a class="code" href="regs_8h.html#ac1d08a9320bfca210693d21c3b139990">11011</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PERIPHID5_REG                                   *((volatile int32u *)0xE000EFD4u)</span>
<a name="l11012"></a><a class="code" href="regs_8h.html#adedb761de7e8b46afdab34681bfaea0b">11012</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PERIPHID5_ADDR                                  (0xE000EFD4u)</span>
<a name="l11013"></a><a class="code" href="regs_8h.html#a261c2f5c60c3c6cc9609806a930a97e5">11013</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PERIPHID5_RESET                                 (0x00000000u)</span>
<a name="l11014"></a>11014 <span class="preprocessor"></span>        <span class="comment">/* PERIPHID field */</span>
<a name="l11015"></a><a class="code" href="regs_8h.html#a7619b46546faab7bb07f089706ded2cb">11015</a> <span class="preprocessor">        #define NVIC_PERIPHID5_PERIPHID                      (0xFFFFFFFFu)</span>
<a name="l11016"></a><a class="code" href="regs_8h.html#a686661c569e61afbc2319b9add9a5b53">11016</a> <span class="preprocessor"></span><span class="preprocessor">        #define NVIC_PERIPHID5_PERIPHID_MASK                 (0xFFFFFFFFu)</span>
<a name="l11017"></a><a class="code" href="regs_8h.html#a725326c8a30f265a97d424cf4b31431a">11017</a> <span class="preprocessor"></span><span class="preprocessor">        #define NVIC_PERIPHID5_PERIPHID_BIT                  (0)</span>
<a name="l11018"></a><a class="code" href="regs_8h.html#a41ac0a6d45de2f020b34a344b349d78c">11018</a> <span class="preprocessor"></span><span class="preprocessor">        #define NVIC_PERIPHID5_PERIPHID_BITS                 (32)</span>
<a name="l11019"></a>11019 <span class="preprocessor"></span>
<a name="l11020"></a><a class="code" href="regs_8h.html#a8601d9a40c8de9ffdf9fa276a392d642">11020</a> <span class="preprocessor">#define NVIC_PERIPHID6                                       *((volatile int32u *)0xE000EFD8u)</span>
<a name="l11021"></a><a class="code" href="regs_8h.html#ad64045ef47b23097569dd1d4ec96434f">11021</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PERIPHID6_REG                                   *((volatile int32u *)0xE000EFD8u)</span>
<a name="l11022"></a><a class="code" href="regs_8h.html#a145dec1fd3a7437f33482250328aa861">11022</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PERIPHID6_ADDR                                  (0xE000EFD8u)</span>
<a name="l11023"></a><a class="code" href="regs_8h.html#ab9d0ba52dc68e138100e6b55c9e4c9e5">11023</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PERIPHID6_RESET                                 (0x00000000u)</span>
<a name="l11024"></a>11024 <span class="preprocessor"></span>        <span class="comment">/* PERIPHID field */</span>
<a name="l11025"></a><a class="code" href="regs_8h.html#a60ac81ce249044cddf78188f551aa934">11025</a> <span class="preprocessor">        #define NVIC_PERIPHID6_PERIPHID                      (0xFFFFFFFFu)</span>
<a name="l11026"></a><a class="code" href="regs_8h.html#a8ec61aff4f1117edff540503ee7821e4">11026</a> <span class="preprocessor"></span><span class="preprocessor">        #define NVIC_PERIPHID6_PERIPHID_MASK                 (0xFFFFFFFFu)</span>
<a name="l11027"></a><a class="code" href="regs_8h.html#ab917e3106da66f55490c33776c337d4a">11027</a> <span class="preprocessor"></span><span class="preprocessor">        #define NVIC_PERIPHID6_PERIPHID_BIT                  (0)</span>
<a name="l11028"></a><a class="code" href="regs_8h.html#a69d6c6295b05ccb1d85e5a58146f9d46">11028</a> <span class="preprocessor"></span><span class="preprocessor">        #define NVIC_PERIPHID6_PERIPHID_BITS                 (32)</span>
<a name="l11029"></a>11029 <span class="preprocessor"></span>
<a name="l11030"></a><a class="code" href="regs_8h.html#aa482cc665f4a7a2f5f7091994ff739ae">11030</a> <span class="preprocessor">#define NVIC_PERIPHID7                                       *((volatile int32u *)0xE000EFDCu)</span>
<a name="l11031"></a><a class="code" href="regs_8h.html#a30bd1e10933933cd63d15487ce43768c">11031</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PERIPHID7_REG                                   *((volatile int32u *)0xE000EFDCu)</span>
<a name="l11032"></a><a class="code" href="regs_8h.html#aaf9a6459f0f92d71de0bc873dd151925">11032</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PERIPHID7_ADDR                                  (0xE000EFDCu)</span>
<a name="l11033"></a><a class="code" href="regs_8h.html#aaf0ed92fe8e274f42e3d822b5e49b30b">11033</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PERIPHID7_RESET                                 (0x00000000u)</span>
<a name="l11034"></a>11034 <span class="preprocessor"></span>        <span class="comment">/* PERIPHID field */</span>
<a name="l11035"></a><a class="code" href="regs_8h.html#ab01cffbca80d03df321c2f9747a3c8bc">11035</a> <span class="preprocessor">        #define NVIC_PERIPHID7_PERIPHID                      (0xFFFFFFFFu)</span>
<a name="l11036"></a><a class="code" href="regs_8h.html#a20d06dc8b87b9b43a78bd7261bdcf54b">11036</a> <span class="preprocessor"></span><span class="preprocessor">        #define NVIC_PERIPHID7_PERIPHID_MASK                 (0xFFFFFFFFu)</span>
<a name="l11037"></a><a class="code" href="regs_8h.html#a7308f9796a996d9ce4f068332c974ffe">11037</a> <span class="preprocessor"></span><span class="preprocessor">        #define NVIC_PERIPHID7_PERIPHID_BIT                  (0)</span>
<a name="l11038"></a><a class="code" href="regs_8h.html#af3361ca94dbb54b4b460320f5f1559be">11038</a> <span class="preprocessor"></span><span class="preprocessor">        #define NVIC_PERIPHID7_PERIPHID_BITS                 (32)</span>
<a name="l11039"></a>11039 <span class="preprocessor"></span>
<a name="l11040"></a><a class="code" href="regs_8h.html#a98a11804022d3a2c89c7c37c5c5f92ad">11040</a> <span class="preprocessor">#define NVIC_PERIPHID0                                       *((volatile int32u *)0xE000EFE0u)</span>
<a name="l11041"></a><a class="code" href="regs_8h.html#aaaad6f33b6ebfbaa03e97db891d0f41f">11041</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PERIPHID0_REG                                   *((volatile int32u *)0xE000EFE0u)</span>
<a name="l11042"></a><a class="code" href="regs_8h.html#a07362965963ffcfcace424e8e9f36ee0">11042</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PERIPHID0_ADDR                                  (0xE000EFE0u)</span>
<a name="l11043"></a><a class="code" href="regs_8h.html#ae0ee25bce98646a75895450d97232e53">11043</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PERIPHID0_RESET                                 (0x00000000u)</span>
<a name="l11044"></a>11044 <span class="preprocessor"></span>        <span class="comment">/* PERIPHID field */</span>
<a name="l11045"></a><a class="code" href="regs_8h.html#a022a61b815f3efdeb0a0c133957ec2e4">11045</a> <span class="preprocessor">        #define NVIC_PERIPHID0_PERIPHID                      (0xFFFFFFFFu)</span>
<a name="l11046"></a><a class="code" href="regs_8h.html#a4165bc100de4b2ec952a081f83cad9a3">11046</a> <span class="preprocessor"></span><span class="preprocessor">        #define NVIC_PERIPHID0_PERIPHID_MASK                 (0xFFFFFFFFu)</span>
<a name="l11047"></a><a class="code" href="regs_8h.html#a7caa5e63fdf41d5cc34ae716ababa416">11047</a> <span class="preprocessor"></span><span class="preprocessor">        #define NVIC_PERIPHID0_PERIPHID_BIT                  (0)</span>
<a name="l11048"></a><a class="code" href="regs_8h.html#a2d082ec5a20e911adacc38a226703fa7">11048</a> <span class="preprocessor"></span><span class="preprocessor">        #define NVIC_PERIPHID0_PERIPHID_BITS                 (32)</span>
<a name="l11049"></a>11049 <span class="preprocessor"></span>
<a name="l11050"></a><a class="code" href="regs_8h.html#ac2821056828759f6883723f7456a6da5">11050</a> <span class="preprocessor">#define NVIC_PERIPHID1                                       *((volatile int32u *)0xE000EFE4u)</span>
<a name="l11051"></a><a class="code" href="regs_8h.html#a114455ab3670adc1363694359a3b1345">11051</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PERIPHID1_REG                                   *((volatile int32u *)0xE000EFE4u)</span>
<a name="l11052"></a><a class="code" href="regs_8h.html#a372058b3ce3e2b5c83d6c9324b69d48d">11052</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PERIPHID1_ADDR                                  (0xE000EFE4u)</span>
<a name="l11053"></a><a class="code" href="regs_8h.html#a49c7c81d36f7eaecbd549bf50b7f2727">11053</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PERIPHID1_RESET                                 (0x000000B0u)</span>
<a name="l11054"></a>11054 <span class="preprocessor"></span>        <span class="comment">/* PERIPHID field */</span>
<a name="l11055"></a><a class="code" href="regs_8h.html#a39442b6723b37019082b7309e0be2602">11055</a> <span class="preprocessor">        #define NVIC_PERIPHID1_PERIPHID                      (0xFFFFFFFFu)</span>
<a name="l11056"></a><a class="code" href="regs_8h.html#af78dc115683f365c72cc465b1606261f">11056</a> <span class="preprocessor"></span><span class="preprocessor">        #define NVIC_PERIPHID1_PERIPHID_MASK                 (0xFFFFFFFFu)</span>
<a name="l11057"></a><a class="code" href="regs_8h.html#a8ce77059f09d6b1f94fb442e972aec23">11057</a> <span class="preprocessor"></span><span class="preprocessor">        #define NVIC_PERIPHID1_PERIPHID_BIT                  (0)</span>
<a name="l11058"></a><a class="code" href="regs_8h.html#af1f9e460c2baf71c2275cef683984171">11058</a> <span class="preprocessor"></span><span class="preprocessor">        #define NVIC_PERIPHID1_PERIPHID_BITS                 (32)</span>
<a name="l11059"></a>11059 <span class="preprocessor"></span>
<a name="l11060"></a><a class="code" href="regs_8h.html#a7ff205811fe0628cf36bac638d276b50">11060</a> <span class="preprocessor">#define NVIC_PERIPHID2                                       *((volatile int32u *)0xE000EFE8u)</span>
<a name="l11061"></a><a class="code" href="regs_8h.html#a78ede249ab005bb42b6bad4641c514c8">11061</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PERIPHID2_REG                                   *((volatile int32u *)0xE000EFE8u)</span>
<a name="l11062"></a><a class="code" href="regs_8h.html#a1e7c186eef204bf4462e6044f586790a">11062</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PERIPHID2_ADDR                                  (0xE000EFE8u)</span>
<a name="l11063"></a><a class="code" href="regs_8h.html#a845c554c3bdab92b3ff9a18cfaca7de5">11063</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PERIPHID2_RESET                                 (0x0000001Bu)</span>
<a name="l11064"></a>11064 <span class="preprocessor"></span>        <span class="comment">/* PERIPHID field */</span>
<a name="l11065"></a><a class="code" href="regs_8h.html#a1235a1a85f234e7ccf539aaa013fc439">11065</a> <span class="preprocessor">        #define NVIC_PERIPHID2_PERIPHID                      (0xFFFFFFFFu)</span>
<a name="l11066"></a><a class="code" href="regs_8h.html#ac324257ccef1bbc1b4888c30be0e6b32">11066</a> <span class="preprocessor"></span><span class="preprocessor">        #define NVIC_PERIPHID2_PERIPHID_MASK                 (0xFFFFFFFFu)</span>
<a name="l11067"></a><a class="code" href="regs_8h.html#acc3a9d486d577049c93b3f80939048a4">11067</a> <span class="preprocessor"></span><span class="preprocessor">        #define NVIC_PERIPHID2_PERIPHID_BIT                  (0)</span>
<a name="l11068"></a><a class="code" href="regs_8h.html#a06f1f969b6630644132dfd06c1868d19">11068</a> <span class="preprocessor"></span><span class="preprocessor">        #define NVIC_PERIPHID2_PERIPHID_BITS                 (32)</span>
<a name="l11069"></a>11069 <span class="preprocessor"></span>
<a name="l11070"></a><a class="code" href="regs_8h.html#af1c3d47e6a2c024539f466c862920af1">11070</a> <span class="preprocessor">#define NVIC_PERIPHID3                                       *((volatile int32u *)0xE000EFECu)</span>
<a name="l11071"></a><a class="code" href="regs_8h.html#aae1e612a2311b54dfcb177862a99c0f3">11071</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PERIPHID3_REG                                   *((volatile int32u *)0xE000EFECu)</span>
<a name="l11072"></a><a class="code" href="regs_8h.html#a198c2bf3ec48b36fb165ec3daf232411">11072</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PERIPHID3_ADDR                                  (0xE000EFECu)</span>
<a name="l11073"></a><a class="code" href="regs_8h.html#a68c04e206218b1ca6ba67a7c67b9bc43">11073</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PERIPHID3_RESET                                 (0x00000000u)</span>
<a name="l11074"></a>11074 <span class="preprocessor"></span>        <span class="comment">/* PERIPHID field */</span>
<a name="l11075"></a><a class="code" href="regs_8h.html#a475e5f3cae6726c8c667ecc54c783b0d">11075</a> <span class="preprocessor">        #define NVIC_PERIPHID3_PERIPHID                      (0xFFFFFFFFu)</span>
<a name="l11076"></a><a class="code" href="regs_8h.html#a084c6bcf0b84068fff5c4356604452d5">11076</a> <span class="preprocessor"></span><span class="preprocessor">        #define NVIC_PERIPHID3_PERIPHID_MASK                 (0xFFFFFFFFu)</span>
<a name="l11077"></a><a class="code" href="regs_8h.html#a223069d942435f2f6beb9af2e6f44219">11077</a> <span class="preprocessor"></span><span class="preprocessor">        #define NVIC_PERIPHID3_PERIPHID_BIT                  (0)</span>
<a name="l11078"></a><a class="code" href="regs_8h.html#ac8bba91ed0fa324c8c40dbcb264bbd81">11078</a> <span class="preprocessor"></span><span class="preprocessor">        #define NVIC_PERIPHID3_PERIPHID_BITS                 (32)</span>
<a name="l11079"></a>11079 <span class="preprocessor"></span>
<a name="l11080"></a><a class="code" href="regs_8h.html#ad2e8986ecae6c7c3f62491228681ae3a">11080</a> <span class="preprocessor">#define NVIC_PCELLID0                                        *((volatile int32u *)0xE000EFF0u)</span>
<a name="l11081"></a><a class="code" href="regs_8h.html#a402431d29087891cab5e27ab0d464f11">11081</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PCELLID0_REG                                    *((volatile int32u *)0xE000EFF0u)</span>
<a name="l11082"></a><a class="code" href="regs_8h.html#a91311353baf4d5bca23cf303f034f773">11082</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PCELLID0_ADDR                                   (0xE000EFF0u)</span>
<a name="l11083"></a><a class="code" href="regs_8h.html#abed0e0866ad08ec2da57ce0d8dc4d781">11083</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PCELLID0_RESET                                  (0x0000000Du)</span>
<a name="l11084"></a>11084 <span class="preprocessor"></span>        <span class="comment">/* PCELLID field */</span>
<a name="l11085"></a><a class="code" href="regs_8h.html#a37f78a8753f65c5e7f1f3773dee2173d">11085</a> <span class="preprocessor">        #define NVIC_PCELLID0_PCELLID                        (0xFFFFFFFFu)</span>
<a name="l11086"></a><a class="code" href="regs_8h.html#a06f8cb573ab760bf85a8d0eda8408eb5">11086</a> <span class="preprocessor"></span><span class="preprocessor">        #define NVIC_PCELLID0_PCELLID_MASK                   (0xFFFFFFFFu)</span>
<a name="l11087"></a><a class="code" href="regs_8h.html#a2b588dbb71a5091e5ba5db0f6199643f">11087</a> <span class="preprocessor"></span><span class="preprocessor">        #define NVIC_PCELLID0_PCELLID_BIT                    (0)</span>
<a name="l11088"></a><a class="code" href="regs_8h.html#a9393134f50e013bdf8fdba5344791358">11088</a> <span class="preprocessor"></span><span class="preprocessor">        #define NVIC_PCELLID0_PCELLID_BITS                   (32)</span>
<a name="l11089"></a>11089 <span class="preprocessor"></span>
<a name="l11090"></a><a class="code" href="regs_8h.html#a277c2909b005c0299c177e054578ccf1">11090</a> <span class="preprocessor">#define NVIC_PCELLID1                                        *((volatile int32u *)0xE000EFF4u)</span>
<a name="l11091"></a><a class="code" href="regs_8h.html#a7a9ad1ca8dc77078f01e12d71c460e7a">11091</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PCELLID1_REG                                    *((volatile int32u *)0xE000EFF4u)</span>
<a name="l11092"></a><a class="code" href="regs_8h.html#aab079d661595885c1d54fdba78504276">11092</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PCELLID1_ADDR                                   (0xE000EFF4u)</span>
<a name="l11093"></a><a class="code" href="regs_8h.html#ae385d1be387d775f12566494e2ce8336">11093</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PCELLID1_RESET                                  (0x000000E0u)</span>
<a name="l11094"></a>11094 <span class="preprocessor"></span>        <span class="comment">/* PCELLID field */</span>
<a name="l11095"></a><a class="code" href="regs_8h.html#a0193fcf8748bb063e1840c1771d96f52">11095</a> <span class="preprocessor">        #define NVIC_PCELLID1_PCELLID                        (0xFFFFFFFFu)</span>
<a name="l11096"></a><a class="code" href="regs_8h.html#a6272a6ecb38652e9ebcd3d14a9326e31">11096</a> <span class="preprocessor"></span><span class="preprocessor">        #define NVIC_PCELLID1_PCELLID_MASK                   (0xFFFFFFFFu)</span>
<a name="l11097"></a><a class="code" href="regs_8h.html#a28267744c63007cb26f31b582dee7f33">11097</a> <span class="preprocessor"></span><span class="preprocessor">        #define NVIC_PCELLID1_PCELLID_BIT                    (0)</span>
<a name="l11098"></a><a class="code" href="regs_8h.html#a001598be04b98488d8d308e4a417efd8">11098</a> <span class="preprocessor"></span><span class="preprocessor">        #define NVIC_PCELLID1_PCELLID_BITS                   (32)</span>
<a name="l11099"></a>11099 <span class="preprocessor"></span>
<a name="l11100"></a><a class="code" href="regs_8h.html#ad3c34ad465ef4d9792ad6c9aa3c73235">11100</a> <span class="preprocessor">#define NVIC_PCELLID2                                        *((volatile int32u *)0xE000EFF8u)</span>
<a name="l11101"></a><a class="code" href="regs_8h.html#aa3c44e64068c21a4bba1cdd28cd44f5f">11101</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PCELLID2_REG                                    *((volatile int32u *)0xE000EFF8u)</span>
<a name="l11102"></a><a class="code" href="regs_8h.html#a7f78f861c129df135e1a1bd1aa11643d">11102</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PCELLID2_ADDR                                   (0xE000EFF8u)</span>
<a name="l11103"></a><a class="code" href="regs_8h.html#ac552325f07ebbb881f0ed0aee08ca64e">11103</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PCELLID2_RESET                                  (0x00000005u)</span>
<a name="l11104"></a>11104 <span class="preprocessor"></span>        <span class="comment">/* PCELLID field */</span>
<a name="l11105"></a><a class="code" href="regs_8h.html#a015b937c91db87c0479ef224961e4c84">11105</a> <span class="preprocessor">        #define NVIC_PCELLID2_PCELLID                        (0xFFFFFFFFu)</span>
<a name="l11106"></a><a class="code" href="regs_8h.html#a5f31dd42e95ded825722d7435a02ef0a">11106</a> <span class="preprocessor"></span><span class="preprocessor">        #define NVIC_PCELLID2_PCELLID_MASK                   (0xFFFFFFFFu)</span>
<a name="l11107"></a><a class="code" href="regs_8h.html#ac32e84d4b83abda3b14259a6a27555f1">11107</a> <span class="preprocessor"></span><span class="preprocessor">        #define NVIC_PCELLID2_PCELLID_BIT                    (0)</span>
<a name="l11108"></a><a class="code" href="regs_8h.html#a1a4747a28b82b8a3197fe5694c653027">11108</a> <span class="preprocessor"></span><span class="preprocessor">        #define NVIC_PCELLID2_PCELLID_BITS                   (32)</span>
<a name="l11109"></a>11109 <span class="preprocessor"></span>
<a name="l11110"></a><a class="code" href="regs_8h.html#a822fef9d149cdd93b5ef0072d373c3bc">11110</a> <span class="preprocessor">#define NVIC_PCELLID3                                        *((volatile int32u *)0xE000EFFCu)</span>
<a name="l11111"></a><a class="code" href="regs_8h.html#ad435ba7bb145a3977302d4c5b7ce2120">11111</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PCELLID3_REG                                    *((volatile int32u *)0xE000EFFCu)</span>
<a name="l11112"></a><a class="code" href="regs_8h.html#a4138ee4d999414f01c048586b45ee015">11112</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PCELLID3_ADDR                                   (0xE000EFFCu)</span>
<a name="l11113"></a><a class="code" href="regs_8h.html#aa9d38f79f075f47fe06d30ee906319bb">11113</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PCELLID3_RESET                                  (0x000000B1u)</span>
<a name="l11114"></a>11114 <span class="preprocessor"></span>        <span class="comment">/* PCELLID field */</span>
<a name="l11115"></a><a class="code" href="regs_8h.html#a7e72157b508a462947f1197033c5388f">11115</a> <span class="preprocessor">        #define NVIC_PCELLID3_PCELLID                        (0xFFFFFFFFu)</span>
<a name="l11116"></a><a class="code" href="regs_8h.html#a09bcb6e95f72dafaca825c0784809f43">11116</a> <span class="preprocessor"></span><span class="preprocessor">        #define NVIC_PCELLID3_PCELLID_MASK                   (0xFFFFFFFFu)</span>
<a name="l11117"></a><a class="code" href="regs_8h.html#acc4fdc1f8ed20ad72f98ff42ba38004e">11117</a> <span class="preprocessor"></span><span class="preprocessor">        #define NVIC_PCELLID3_PCELLID_BIT                    (0)</span>
<a name="l11118"></a><a class="code" href="regs_8h.html#a5b884b79db252ce1c42b4b52d6e30b18">11118</a> <span class="preprocessor"></span><span class="preprocessor">        #define NVIC_PCELLID3_PCELLID_BITS                   (32)</span>
<a name="l11119"></a>11119 <span class="preprocessor"></span>
<a name="l11120"></a>11120 <span class="comment">/* TPIU block */</span>
<a name="l11121"></a><a class="code" href="regs_8h.html#a1e27ed1eb967cfe9b1f8498a120bb37f">11121</a> <span class="preprocessor">#define DATA_TPIU_BASE                                       (0xE0040000u)</span>
<a name="l11122"></a><a class="code" href="regs_8h.html#a94e5008ea7b32636b7d83c3646a3e914">11122</a> <span class="preprocessor"></span><span class="preprocessor">#define DATA_TPIU_END                                        (0xE0040EF8u)</span>
<a name="l11123"></a><a class="code" href="regs_8h.html#ae4f360f2c1cd9eeea97b29430c413c32">11123</a> <span class="preprocessor"></span><span class="preprocessor">#define DATA_TPIU_SIZE                                       (DATA_TPIU_END - DATA_TPIU_BASE + 1)</span>
<a name="l11124"></a>11124 <span class="preprocessor"></span>
<a name="l11125"></a><a class="code" href="regs_8h.html#a2ba2ee979d03610e4b2e8c9200de4ee1">11125</a> <span class="preprocessor">#define TPIU_SPS                                             *((volatile int32u *)0xE0040000u)</span>
<a name="l11126"></a><a class="code" href="regs_8h.html#ab87e4ad777c5d84ae74be2fe07b174db">11126</a> <span class="preprocessor"></span><span class="preprocessor">#define TPIU_SPS_REG                                         *((volatile int32u *)0xE0040000u)</span>
<a name="l11127"></a><a class="code" href="regs_8h.html#a4c8f6ebae03aad81b115dcbbc11aaceb">11127</a> <span class="preprocessor"></span><span class="preprocessor">#define TPIU_SPS_ADDR                                        (0xE0040000u)</span>
<a name="l11128"></a><a class="code" href="regs_8h.html#acf5e8bed9c8fec943cb5d8f6525c1dd9">11128</a> <span class="preprocessor"></span><span class="preprocessor">#define TPIU_SPS_RESET                                       (0x00000000u)</span>
<a name="l11129"></a>11129 <span class="preprocessor"></span>        <span class="comment">/* SPS_04 field */</span>
<a name="l11130"></a><a class="code" href="regs_8h.html#a6884db355a3d3618d04f0dd4b1dccca1">11130</a> <span class="preprocessor">        #define TPIU_SPS_SPS_04                              (0x00000008u)</span>
<a name="l11131"></a><a class="code" href="regs_8h.html#a43066f5b454cb52a522133360c780825">11131</a> <span class="preprocessor"></span><span class="preprocessor">        #define TPIU_SPS_SPS_04_MASK                         (0x00000008u)</span>
<a name="l11132"></a><a class="code" href="regs_8h.html#a1d77ebcad7467de04332545cbc2e9a0b">11132</a> <span class="preprocessor"></span><span class="preprocessor">        #define TPIU_SPS_SPS_04_BIT                          (3)</span>
<a name="l11133"></a><a class="code" href="regs_8h.html#a6950d10096354654ff36b9d16f9a473a">11133</a> <span class="preprocessor"></span><span class="preprocessor">        #define TPIU_SPS_SPS_04_BITS                         (1)</span>
<a name="l11134"></a>11134 <span class="preprocessor"></span>        <span class="comment">/* SPS_03 field */</span>
<a name="l11135"></a><a class="code" href="regs_8h.html#aecaa3432d7c70813923a48290036187c">11135</a> <span class="preprocessor">        #define TPIU_SPS_SPS_03                              (0x00000004u)</span>
<a name="l11136"></a><a class="code" href="regs_8h.html#a1ff931699a3495be2694dc1b1c1e28ea">11136</a> <span class="preprocessor"></span><span class="preprocessor">        #define TPIU_SPS_SPS_03_MASK                         (0x00000004u)</span>
<a name="l11137"></a><a class="code" href="regs_8h.html#a316839117fe44baee4b31634623ece8e">11137</a> <span class="preprocessor"></span><span class="preprocessor">        #define TPIU_SPS_SPS_03_BIT                          (2)</span>
<a name="l11138"></a><a class="code" href="regs_8h.html#a38a9f13c7a7f414005cd257be5f17dd2">11138</a> <span class="preprocessor"></span><span class="preprocessor">        #define TPIU_SPS_SPS_03_BITS                         (1)</span>
<a name="l11139"></a>11139 <span class="preprocessor"></span>        <span class="comment">/* SPS_02 field */</span>
<a name="l11140"></a><a class="code" href="regs_8h.html#a747bba70beec0da8d4c2dc28a5859925">11140</a> <span class="preprocessor">        #define TPIU_SPS_SPS_02                              (0x00000002u)</span>
<a name="l11141"></a><a class="code" href="regs_8h.html#a42ccfb146339f77192292baa495c8f21">11141</a> <span class="preprocessor"></span><span class="preprocessor">        #define TPIU_SPS_SPS_02_MASK                         (0x00000002u)</span>
<a name="l11142"></a><a class="code" href="regs_8h.html#af2f54ec79a748d9273f0fbad35b9fe39">11142</a> <span class="preprocessor"></span><span class="preprocessor">        #define TPIU_SPS_SPS_02_BIT                          (1)</span>
<a name="l11143"></a><a class="code" href="regs_8h.html#a072a11a14385c33d851736bde2ecc79b">11143</a> <span class="preprocessor"></span><span class="preprocessor">        #define TPIU_SPS_SPS_02_BITS                         (1)</span>
<a name="l11144"></a>11144 <span class="preprocessor"></span>        <span class="comment">/* SPS_01 field */</span>
<a name="l11145"></a><a class="code" href="regs_8h.html#aadd81e10baa58ab854e76833f85d9e54">11145</a> <span class="preprocessor">        #define TPIU_SPS_SPS_01                              (0x00000001u)</span>
<a name="l11146"></a><a class="code" href="regs_8h.html#a8e6c314d0148f205863ae29e8aa26e4e">11146</a> <span class="preprocessor"></span><span class="preprocessor">        #define TPIU_SPS_SPS_01_MASK                         (0x00000001u)</span>
<a name="l11147"></a><a class="code" href="regs_8h.html#a469dae1d219167f0f7763361c3c4a3ad">11147</a> <span class="preprocessor"></span><span class="preprocessor">        #define TPIU_SPS_SPS_01_BIT                          (0)</span>
<a name="l11148"></a><a class="code" href="regs_8h.html#a43f268ae2a3dee8e80ad59f14e79e53b">11148</a> <span class="preprocessor"></span><span class="preprocessor">        #define TPIU_SPS_SPS_01_BITS                         (1)</span>
<a name="l11149"></a>11149 <span class="preprocessor"></span>
<a name="l11150"></a><a class="code" href="regs_8h.html#a87527b6687d211dfdffd541dcb916895">11150</a> <span class="preprocessor">#define TPIU_CPS                                             *((volatile int32u *)0xE0040004u)</span>
<a name="l11151"></a><a class="code" href="regs_8h.html#a41b54f13298b9e571853994cf06c836a">11151</a> <span class="preprocessor"></span><span class="preprocessor">#define TPIU_CPS_REG                                         *((volatile int32u *)0xE0040004u)</span>
<a name="l11152"></a><a class="code" href="regs_8h.html#af7c50f69334ec04b5cb937fa7995bb25">11152</a> <span class="preprocessor"></span><span class="preprocessor">#define TPIU_CPS_ADDR                                        (0xE0040004u)</span>
<a name="l11153"></a><a class="code" href="regs_8h.html#afd731816732e2a4107e0f25069cb8737">11153</a> <span class="preprocessor"></span><span class="preprocessor">#define TPIU_CPS_RESET                                       (0x00000001u)</span>
<a name="l11154"></a>11154 <span class="preprocessor"></span>        <span class="comment">/* CPS_04 field */</span>
<a name="l11155"></a><a class="code" href="regs_8h.html#a2242d6a82d18eeae0a921d13aaeeed6e">11155</a> <span class="preprocessor">        #define TPIU_CPS_CPS_04                              (0x00000008u)</span>
<a name="l11156"></a><a class="code" href="regs_8h.html#a4a96997be59c2bf1b46b3827a9fc32a8">11156</a> <span class="preprocessor"></span><span class="preprocessor">        #define TPIU_CPS_CPS_04_MASK                         (0x00000008u)</span>
<a name="l11157"></a><a class="code" href="regs_8h.html#ab71baefa4aa8c3ae695ffc1000cfe0dc">11157</a> <span class="preprocessor"></span><span class="preprocessor">        #define TPIU_CPS_CPS_04_BIT                          (3)</span>
<a name="l11158"></a><a class="code" href="regs_8h.html#aee012cdc201a076e2fd92e62a8e6a620">11158</a> <span class="preprocessor"></span><span class="preprocessor">        #define TPIU_CPS_CPS_04_BITS                         (1)</span>
<a name="l11159"></a>11159 <span class="preprocessor"></span>        <span class="comment">/* CPS_03 field */</span>
<a name="l11160"></a><a class="code" href="regs_8h.html#abeb76381b926a33d16388b11ff1ac8ba">11160</a> <span class="preprocessor">        #define TPIU_CPS_CPS_03                              (0x00000004u)</span>
<a name="l11161"></a><a class="code" href="regs_8h.html#ab71abd88c69ad5827ffa3fc86264e085">11161</a> <span class="preprocessor"></span><span class="preprocessor">        #define TPIU_CPS_CPS_03_MASK                         (0x00000004u)</span>
<a name="l11162"></a><a class="code" href="regs_8h.html#a84ad5e521ecfe90139513ebfe41193ec">11162</a> <span class="preprocessor"></span><span class="preprocessor">        #define TPIU_CPS_CPS_03_BIT                          (2)</span>
<a name="l11163"></a><a class="code" href="regs_8h.html#a4acb3cebb9350bff511f86829f94f721">11163</a> <span class="preprocessor"></span><span class="preprocessor">        #define TPIU_CPS_CPS_03_BITS                         (1)</span>
<a name="l11164"></a>11164 <span class="preprocessor"></span>        <span class="comment">/* CPS_02 field */</span>
<a name="l11165"></a><a class="code" href="regs_8h.html#a1242aebba22c16c34117acf1dff74a42">11165</a> <span class="preprocessor">        #define TPIU_CPS_CPS_02                              (0x00000002u)</span>
<a name="l11166"></a><a class="code" href="regs_8h.html#abe695243e35c4170fd58f9a00e28072c">11166</a> <span class="preprocessor"></span><span class="preprocessor">        #define TPIU_CPS_CPS_02_MASK                         (0x00000002u)</span>
<a name="l11167"></a><a class="code" href="regs_8h.html#a209f97540bb4c2341cb0e5166ca2ddc7">11167</a> <span class="preprocessor"></span><span class="preprocessor">        #define TPIU_CPS_CPS_02_BIT                          (1)</span>
<a name="l11168"></a><a class="code" href="regs_8h.html#acebf9aae88bd09d394072dd84364403d">11168</a> <span class="preprocessor"></span><span class="preprocessor">        #define TPIU_CPS_CPS_02_BITS                         (1)</span>
<a name="l11169"></a>11169 <span class="preprocessor"></span>        <span class="comment">/* CPS_01 field */</span>
<a name="l11170"></a><a class="code" href="regs_8h.html#ab96eca9681c3fbaf3c36e3ee08133d51">11170</a> <span class="preprocessor">        #define TPIU_CPS_CPS_01                              (0x00000001u)</span>
<a name="l11171"></a><a class="code" href="regs_8h.html#a81b5a5cce301a441525898edc9a71bfd">11171</a> <span class="preprocessor"></span><span class="preprocessor">        #define TPIU_CPS_CPS_01_MASK                         (0x00000001u)</span>
<a name="l11172"></a><a class="code" href="regs_8h.html#a2da14113689a7047924605f49822ae01">11172</a> <span class="preprocessor"></span><span class="preprocessor">        #define TPIU_CPS_CPS_01_BIT                          (0)</span>
<a name="l11173"></a><a class="code" href="regs_8h.html#a15dd9638d07432c1cf8a0a31af397310">11173</a> <span class="preprocessor"></span><span class="preprocessor">        #define TPIU_CPS_CPS_01_BITS                         (1)</span>
<a name="l11174"></a>11174 <span class="preprocessor"></span>
<a name="l11175"></a><a class="code" href="regs_8h.html#a4cb995d774cf5139b770d17912e3a4c4">11175</a> <span class="preprocessor">#define TPIU_COSD                                            *((volatile int32u *)0xE0040010u)</span>
<a name="l11176"></a><a class="code" href="regs_8h.html#a1f113e125a0b7105aee576c093c2d3c7">11176</a> <span class="preprocessor"></span><span class="preprocessor">#define TPIU_COSD_REG                                        *((volatile int32u *)0xE0040010u)</span>
<a name="l11177"></a><a class="code" href="regs_8h.html#ab4ef9d4638cbd21014c182c06679c1a3">11177</a> <span class="preprocessor"></span><span class="preprocessor">#define TPIU_COSD_ADDR                                       (0xE0040010u)</span>
<a name="l11178"></a><a class="code" href="regs_8h.html#a859ea156996e9d01d487bca92110e883">11178</a> <span class="preprocessor"></span><span class="preprocessor">#define TPIU_COSD_RESET                                      (0x00000000u)</span>
<a name="l11179"></a>11179 <span class="preprocessor"></span>        <span class="comment">/* PRESCALER field */</span>
<a name="l11180"></a><a class="code" href="regs_8h.html#ae163401831db82357e444b476754f562">11180</a> <span class="preprocessor">        #define TPIU_COSD_PRESCALER                          (0x00001FFFu)</span>
<a name="l11181"></a><a class="code" href="regs_8h.html#a6bb90e57259f83472f56c510f931389b">11181</a> <span class="preprocessor"></span><span class="preprocessor">        #define TPIU_COSD_PRESCALER_MASK                     (0x00001FFFu)</span>
<a name="l11182"></a><a class="code" href="regs_8h.html#a6da9b843e0a0dd8dda5716fe604225a3">11182</a> <span class="preprocessor"></span><span class="preprocessor">        #define TPIU_COSD_PRESCALER_BIT                      (0)</span>
<a name="l11183"></a><a class="code" href="regs_8h.html#a8273decb344d9941c9e0b2485bb8f373">11183</a> <span class="preprocessor"></span><span class="preprocessor">        #define TPIU_COSD_PRESCALER_BITS                     (13)</span>
<a name="l11184"></a>11184 <span class="preprocessor"></span>
<a name="l11185"></a><a class="code" href="regs_8h.html#a0eeed0a3773122795a5d2c51b944bb70">11185</a> <span class="preprocessor">#define TPIU_SPP                                             *((volatile int32u *)0xE00400F0u)</span>
<a name="l11186"></a><a class="code" href="regs_8h.html#a26e517b75d19ec7f8d35a4e9de0cf6c7">11186</a> <span class="preprocessor"></span><span class="preprocessor">#define TPIU_SPP_REG                                         *((volatile int32u *)0xE00400F0u)</span>
<a name="l11187"></a><a class="code" href="regs_8h.html#a88e7fc4f762fb2dd81b16be1e7bd9b51">11187</a> <span class="preprocessor"></span><span class="preprocessor">#define TPIU_SPP_ADDR                                        (0xE00400F0u)</span>
<a name="l11188"></a><a class="code" href="regs_8h.html#a271e4ef1fcec03f8bd35eeec04f972ce">11188</a> <span class="preprocessor"></span><span class="preprocessor">#define TPIU_SPP_RESET                                       (0x00000001u)</span>
<a name="l11189"></a>11189 <span class="preprocessor"></span>        <span class="comment">/* PROTOCOL field */</span>
<a name="l11190"></a><a class="code" href="regs_8h.html#a36060b2e83550a65e94ee148f1fa6370">11190</a> <span class="preprocessor">        #define TPIU_SPP_PROTOCOL                            (0x00000003u)</span>
<a name="l11191"></a><a class="code" href="regs_8h.html#aa1d3576e6dffcb212ec77e20ca433f0b">11191</a> <span class="preprocessor"></span><span class="preprocessor">        #define TPIU_SPP_PROTOCOL_MASK                       (0x00000003u)</span>
<a name="l11192"></a><a class="code" href="regs_8h.html#a98b47611a4170ada9008ab18a8dc3559">11192</a> <span class="preprocessor"></span><span class="preprocessor">        #define TPIU_SPP_PROTOCOL_BIT                        (0)</span>
<a name="l11193"></a><a class="code" href="regs_8h.html#adb5b5e89e636f545469d59f362b2cbd1">11193</a> <span class="preprocessor"></span><span class="preprocessor">        #define TPIU_SPP_PROTOCOL_BITS                       (2)</span>
<a name="l11194"></a>11194 <span class="preprocessor"></span>
<a name="l11195"></a><a class="code" href="regs_8h.html#a1ab67f43a654281becff746094d969f7">11195</a> <span class="preprocessor">#define TPIU_FFS                                             *((volatile int32u *)0xE0040300u)</span>
<a name="l11196"></a><a class="code" href="regs_8h.html#a805d2bb113331f255e9c9f0db1d269f7">11196</a> <span class="preprocessor"></span><span class="preprocessor">#define TPIU_FFS_REG                                         *((volatile int32u *)0xE0040300u)</span>
<a name="l11197"></a><a class="code" href="regs_8h.html#a34e50dc75eec5ef7f44c9f151ff4f485">11197</a> <span class="preprocessor"></span><span class="preprocessor">#define TPIU_FFS_ADDR                                        (0xE0040300u)</span>
<a name="l11198"></a><a class="code" href="regs_8h.html#a9d48889b00593793d24f111bb4d1e802">11198</a> <span class="preprocessor"></span><span class="preprocessor">#define TPIU_FFS_RESET                                       (0x00000008u)</span>
<a name="l11199"></a>11199 <span class="preprocessor"></span>        <span class="comment">/* FTNONSTOP field */</span>
<a name="l11200"></a><a class="code" href="regs_8h.html#a3145e57adb3f3d782c1b7f7275eb4848">11200</a> <span class="preprocessor">        #define TPIU_FFS_FTNONSTOP                           (0x00000008u)</span>
<a name="l11201"></a><a class="code" href="regs_8h.html#a1126dcc1c6fd871534faf211c80f01ca">11201</a> <span class="preprocessor"></span><span class="preprocessor">        #define TPIU_FFS_FTNONSTOP_MASK                      (0x00000008u)</span>
<a name="l11202"></a><a class="code" href="regs_8h.html#aa30fb06b6ce927b6085bfa4cd3839837">11202</a> <span class="preprocessor"></span><span class="preprocessor">        #define TPIU_FFS_FTNONSTOP_BIT                       (3)</span>
<a name="l11203"></a><a class="code" href="regs_8h.html#a8918183b06223beb96a9089621b0665b">11203</a> <span class="preprocessor"></span><span class="preprocessor">        #define TPIU_FFS_FTNONSTOP_BITS                      (1)</span>
<a name="l11204"></a>11204 <span class="preprocessor"></span>        <span class="comment">/* TCPRESENT field */</span>
<a name="l11205"></a><a class="code" href="regs_8h.html#ae91c3d7946726a9fa7bee841c3dd2b0f">11205</a> <span class="preprocessor">        #define TPIU_FFS_TCPRESENT                           (0x00000004u)</span>
<a name="l11206"></a><a class="code" href="regs_8h.html#a57c702933fba2d49ff48eba06d93989c">11206</a> <span class="preprocessor"></span><span class="preprocessor">        #define TPIU_FFS_TCPRESENT_MASK                      (0x00000004u)</span>
<a name="l11207"></a><a class="code" href="regs_8h.html#a797f2386e6c368dcef19ab2df244c5d2">11207</a> <span class="preprocessor"></span><span class="preprocessor">        #define TPIU_FFS_TCPRESENT_BIT                       (2)</span>
<a name="l11208"></a><a class="code" href="regs_8h.html#a652cbf01cea04328ca4e539c4b4130b8">11208</a> <span class="preprocessor"></span><span class="preprocessor">        #define TPIU_FFS_TCPRESENT_BITS                      (1)</span>
<a name="l11209"></a>11209 <span class="preprocessor"></span>        <span class="comment">/* FTSTOPPED field */</span>
<a name="l11210"></a><a class="code" href="regs_8h.html#a904e849de79cf3d3dd7c479d55cf990a">11210</a> <span class="preprocessor">        #define TPIU_FFS_FTSTOPPED                           (0x00000002u)</span>
<a name="l11211"></a><a class="code" href="regs_8h.html#afc44eb71b04607cecb68e3970b1798b3">11211</a> <span class="preprocessor"></span><span class="preprocessor">        #define TPIU_FFS_FTSTOPPED_MASK                      (0x00000002u)</span>
<a name="l11212"></a><a class="code" href="regs_8h.html#a17433318d1d52e551a0103fcf9b87c93">11212</a> <span class="preprocessor"></span><span class="preprocessor">        #define TPIU_FFS_FTSTOPPED_BIT                       (1)</span>
<a name="l11213"></a><a class="code" href="regs_8h.html#abda3520d6c837dff4e2cf0322af5b3f8">11213</a> <span class="preprocessor"></span><span class="preprocessor">        #define TPIU_FFS_FTSTOPPED_BITS                      (1)</span>
<a name="l11214"></a>11214 <span class="preprocessor"></span>        <span class="comment">/* FLINPROG field */</span>
<a name="l11215"></a><a class="code" href="regs_8h.html#a4ebd7a229a876f334473efe1737bb06e">11215</a> <span class="preprocessor">        #define TPIU_FFS_FLINPROG                            (0x00000001u)</span>
<a name="l11216"></a><a class="code" href="regs_8h.html#a6823446c47c676633dbccf2d37e971d5">11216</a> <span class="preprocessor"></span><span class="preprocessor">        #define TPIU_FFS_FLINPROG_MASK                       (0x00000001u)</span>
<a name="l11217"></a><a class="code" href="regs_8h.html#a2c92d853ec1295001568c86884d1ccc7">11217</a> <span class="preprocessor"></span><span class="preprocessor">        #define TPIU_FFS_FLINPROG_BIT                        (0)</span>
<a name="l11218"></a><a class="code" href="regs_8h.html#a9824c42b54e924d0409bb30da4bd29ab">11218</a> <span class="preprocessor"></span><span class="preprocessor">        #define TPIU_FFS_FLINPROG_BITS                       (1)</span>
<a name="l11219"></a>11219 <span class="preprocessor"></span>
<a name="l11220"></a><a class="code" href="regs_8h.html#a6ca26df310cf80daa82998aa676a15e1">11220</a> <span class="preprocessor">#define TPIU_FFC                                             *((volatile int32u *)0xE0040304u)</span>
<a name="l11221"></a><a class="code" href="regs_8h.html#a8810d1b2069bddce70adda5280eaf0cf">11221</a> <span class="preprocessor"></span><span class="preprocessor">#define TPIU_FFC_REG                                         *((volatile int32u *)0xE0040304u)</span>
<a name="l11222"></a><a class="code" href="regs_8h.html#aab7cddc405548adb8756e27f9e58563e">11222</a> <span class="preprocessor"></span><span class="preprocessor">#define TPIU_FFC_ADDR                                        (0xE0040304u)</span>
<a name="l11223"></a><a class="code" href="regs_8h.html#a82b07e7838bd0a7a275566dc994ea9b5">11223</a> <span class="preprocessor"></span><span class="preprocessor">#define TPIU_FFC_RESET                                       (0x00000102u)</span>
<a name="l11224"></a>11224 <span class="preprocessor"></span>        <span class="comment">/* TRIGIN field */</span>
<a name="l11225"></a><a class="code" href="regs_8h.html#a3b20d95851aec9f8029f6ee67293fad2">11225</a> <span class="preprocessor">        #define TPIU_FFC_TRIGIN                              (0x00000100u)</span>
<a name="l11226"></a><a class="code" href="regs_8h.html#ab3ae98aca4bd6cfb22cdc0030183fa7c">11226</a> <span class="preprocessor"></span><span class="preprocessor">        #define TPIU_FFC_TRIGIN_MASK                         (0x00000100u)</span>
<a name="l11227"></a><a class="code" href="regs_8h.html#aa6d3ffd173383eeecf4b90c6f93752d5">11227</a> <span class="preprocessor"></span><span class="preprocessor">        #define TPIU_FFC_TRIGIN_BIT                          (8)</span>
<a name="l11228"></a><a class="code" href="regs_8h.html#ab8856237da6dd380c3c13f91399cbfc9">11228</a> <span class="preprocessor"></span><span class="preprocessor">        #define TPIU_FFC_TRIGIN_BITS                         (1)</span>
<a name="l11229"></a>11229 <span class="preprocessor"></span>        <span class="comment">/* ENFCONT field */</span>
<a name="l11230"></a><a class="code" href="regs_8h.html#abdd3a6d5fd406926f5ee4ca87acfb955">11230</a> <span class="preprocessor">        #define TPIU_FFC_ENFCONT                             (0x00000002u)</span>
<a name="l11231"></a><a class="code" href="regs_8h.html#afcc2c261a350bcb61dad29813f296587">11231</a> <span class="preprocessor"></span><span class="preprocessor">        #define TPIU_FFC_ENFCONT_MASK                        (0x00000002u)</span>
<a name="l11232"></a><a class="code" href="regs_8h.html#a2b749bf71b5291880872ef60825b573e">11232</a> <span class="preprocessor"></span><span class="preprocessor">        #define TPIU_FFC_ENFCONT_BIT                         (1)</span>
<a name="l11233"></a><a class="code" href="regs_8h.html#a8ac7aba9bd797d00e7699dd586afa0e2">11233</a> <span class="preprocessor"></span><span class="preprocessor">        #define TPIU_FFC_ENFCONT_BITS                        (1)</span>
<a name="l11234"></a>11234 <span class="preprocessor"></span>
<a name="l11235"></a><a class="code" href="regs_8h.html#aa7443d6e169ca5f31daa3b5508f1e7f3">11235</a> <span class="preprocessor">#define TPIU_FSC                                             *((volatile int32u *)0xE0040308u)</span>
<a name="l11236"></a><a class="code" href="regs_8h.html#aa362b496a6fd4be01fd469eba693e67b">11236</a> <span class="preprocessor"></span><span class="preprocessor">#define TPIU_FSC_REG                                         *((volatile int32u *)0xE0040308u)</span>
<a name="l11237"></a><a class="code" href="regs_8h.html#aa8cc5209ab60eb5a57c0fc9e4a3b532a">11237</a> <span class="preprocessor"></span><span class="preprocessor">#define TPIU_FSC_ADDR                                        (0xE0040308u)</span>
<a name="l11238"></a><a class="code" href="regs_8h.html#a56c34073feb2eef11056b1cb4b844cf7">11238</a> <span class="preprocessor"></span><span class="preprocessor">#define TPIU_FSC_RESET                                       (0x00000000u)</span>
<a name="l11239"></a>11239 <span class="preprocessor"></span>        <span class="comment">/* FSC field */</span>
<a name="l11240"></a><a class="code" href="regs_8h.html#abe2e6bf9e99fa88e2256127369c3ea94">11240</a> <span class="preprocessor">        #define TPIU_FSC_FSC                                 (0xFFFFFFFFu)</span>
<a name="l11241"></a><a class="code" href="regs_8h.html#a8c97c040f7f9bc2b1ba9cf11dc6f58cd">11241</a> <span class="preprocessor"></span><span class="preprocessor">        #define TPIU_FSC_FSC_MASK                            (0xFFFFFFFFu)</span>
<a name="l11242"></a><a class="code" href="regs_8h.html#a75b712160e4a4121a1c0b60f443eb2d5">11242</a> <span class="preprocessor"></span><span class="preprocessor">        #define TPIU_FSC_FSC_BIT                             (0)</span>
<a name="l11243"></a><a class="code" href="regs_8h.html#af1600d110d1a2c4557c87c2aa3bd1549">11243</a> <span class="preprocessor"></span><span class="preprocessor">        #define TPIU_FSC_FSC_BITS                            (32)</span>
<a name="l11244"></a>11244 <span class="preprocessor"></span>
<a name="l11245"></a><a class="code" href="regs_8h.html#a0374a2b7abbfc780f2f8d2688cc52cd8">11245</a> <span class="preprocessor">#define TPIU_ITATBCTR2                                       *((volatile int32u *)0xE0040EF0u)</span>
<a name="l11246"></a><a class="code" href="regs_8h.html#aea5afb7e70b7e6dbd43d64498e1a6f60">11246</a> <span class="preprocessor"></span><span class="preprocessor">#define TPIU_ITATBCTR2_REG                                   *((volatile int32u *)0xE0040EF0u)</span>
<a name="l11247"></a><a class="code" href="regs_8h.html#aa4f47d28cc19eaa0ff2cdd3b4419d5da">11247</a> <span class="preprocessor"></span><span class="preprocessor">#define TPIU_ITATBCTR2_ADDR                                  (0xE0040EF0u)</span>
<a name="l11248"></a><a class="code" href="regs_8h.html#a1d4694a40d319ce07438534b80941337">11248</a> <span class="preprocessor"></span><span class="preprocessor">#define TPIU_ITATBCTR2_RESET                                 (0x00000000u)</span>
<a name="l11249"></a>11249 <span class="preprocessor"></span>        <span class="comment">/* ATREADY1 field */</span>
<a name="l11250"></a><a class="code" href="regs_8h.html#a981ef85cb5112bd97cc2c7e8ba118058">11250</a> <span class="preprocessor">        #define TPIU_ITATBCTR2_ATREADY1                      (0x00000001u)</span>
<a name="l11251"></a><a class="code" href="regs_8h.html#ab2ee8e7eefda071e7840f79c4f9640fd">11251</a> <span class="preprocessor"></span><span class="preprocessor">        #define TPIU_ITATBCTR2_ATREADY1_MASK                 (0x00000001u)</span>
<a name="l11252"></a><a class="code" href="regs_8h.html#ac8d4989594cfaafe90081a3e58f0011d">11252</a> <span class="preprocessor"></span><span class="preprocessor">        #define TPIU_ITATBCTR2_ATREADY1_BIT                  (0)</span>
<a name="l11253"></a><a class="code" href="regs_8h.html#aac361caf30d31fbea8a6f0d1287af063">11253</a> <span class="preprocessor"></span><span class="preprocessor">        #define TPIU_ITATBCTR2_ATREADY1_BITS                 (1)</span>
<a name="l11254"></a>11254 <span class="preprocessor"></span>
<a name="l11255"></a><a class="code" href="regs_8h.html#ad4d36b3e743687bc954cf918a8f0a669">11255</a> <span class="preprocessor">#define TPIU_ITATBCTR0                                       *((volatile int32u *)0xE0040EF8u)</span>
<a name="l11256"></a><a class="code" href="regs_8h.html#a458e0f976ebc3be22340792bebcab356">11256</a> <span class="preprocessor"></span><span class="preprocessor">#define TPIU_ITATBCTR0_REG                                   *((volatile int32u *)0xE0040EF8u)</span>
<a name="l11257"></a><a class="code" href="regs_8h.html#a6393fd4ad18fa34ad7ff51f7cc3bd234">11257</a> <span class="preprocessor"></span><span class="preprocessor">#define TPIU_ITATBCTR0_ADDR                                  (0xE0040EF8u)</span>
<a name="l11258"></a><a class="code" href="regs_8h.html#ac394c57d9600e653de057b9da2110a50">11258</a> <span class="preprocessor"></span><span class="preprocessor">#define TPIU_ITATBCTR0_RESET                                 (0x00000000u)</span>
<a name="l11259"></a>11259 <span class="preprocessor"></span>        <span class="comment">/* ATREADY1 field */</span>
<a name="l11260"></a><a class="code" href="regs_8h.html#a529b0f3ce765752590e79685583d456b">11260</a> <span class="preprocessor">        #define TPIU_ITATBCTR0_ATREADY1                      (0x00000001u)</span>
<a name="l11261"></a><a class="code" href="regs_8h.html#aaf1a1b16d4c197c6e4e0232fc72d59f6">11261</a> <span class="preprocessor"></span><span class="preprocessor">        #define TPIU_ITATBCTR0_ATREADY1_MASK                 (0x00000001u)</span>
<a name="l11262"></a><a class="code" href="regs_8h.html#a2266ba2a78f5bcfb8b2d7e4f65b1a547">11262</a> <span class="preprocessor"></span><span class="preprocessor">        #define TPIU_ITATBCTR0_ATREADY1_BIT                  (0)</span>
<a name="l11263"></a><a class="code" href="regs_8h.html#aff79acdce013ff9f322935d2053ca3ee">11263</a> <span class="preprocessor"></span><span class="preprocessor">        #define TPIU_ITATBCTR0_ATREADY1_BITS                 (1)</span>
<a name="l11264"></a>11264 <span class="preprocessor"></span>
<a name="l11265"></a>11265 <span class="comment">/* ETM block */</span>
<a name="l11266"></a><a class="code" href="regs_8h.html#ac03ee2b7ecb4f01791405c94aad93f4a">11266</a> <span class="preprocessor">#define DATA_ETM_BASE                                        (0xE0041000u)</span>
<a name="l11267"></a><a class="code" href="regs_8h.html#adf0017551416e27411c3ae3876638576">11267</a> <span class="preprocessor"></span><span class="preprocessor">#define DATA_ETM_END                                         (0xE0041FFFu)</span>
<a name="l11268"></a><a class="code" href="regs_8h.html#ae4af60894a02c528a03018a072ff7235">11268</a> <span class="preprocessor"></span><span class="preprocessor">#define DATA_ETM_SIZE                                        (DATA_ETM_END - DATA_ETM_BASE + 1)</span>
<a name="l11269"></a>11269 <span class="preprocessor"></span>
<a name="l11270"></a>11270 <span class="comment">/* ROM_TAB block */</span>
<a name="l11271"></a><a class="code" href="regs_8h.html#a4e8004b13b1d85dc7fceb19daa30e744">11271</a> <span class="preprocessor">#define DATA_ROM_TAB_BASE                                    (0xE00FF000u)</span>
<a name="l11272"></a><a class="code" href="regs_8h.html#af73857c64519b72172e8d5c14e171228">11272</a> <span class="preprocessor"></span><span class="preprocessor">#define DATA_ROM_TAB_END                                     (0xE00FFFFFu)</span>
<a name="l11273"></a><a class="code" href="regs_8h.html#ac20eb6521bc8f731dced907449b1326c">11273</a> <span class="preprocessor"></span><span class="preprocessor">#define DATA_ROM_TAB_SIZE                                    (DATA_ROM_TAB_END - DATA_ROM_TAB_BASE + 1)</span>
<a name="l11274"></a>11274 <span class="preprocessor"></span>
<a name="l11275"></a><a class="code" href="regs_8h.html#ae29e5785f0e5b2ed2b5960f9ee7ed540">11275</a> <span class="preprocessor">#define ROM_SCS                                              *((volatile int32u *)0xE00FF000u)</span>
<a name="l11276"></a><a class="code" href="regs_8h.html#a744b7182177856e8e12cdfe2645091e3">11276</a> <span class="preprocessor"></span><span class="preprocessor">#define ROM_SCS_REG                                          *((volatile int32u *)0xE00FF000u)</span>
<a name="l11277"></a><a class="code" href="regs_8h.html#a1277cd097e849cb0f6824ee5c63c7f1d">11277</a> <span class="preprocessor"></span><span class="preprocessor">#define ROM_SCS_ADDR                                         (0xE00FF000u)</span>
<a name="l11278"></a><a class="code" href="regs_8h.html#aa29714cfcb8c0beb9f597ac514980a84">11278</a> <span class="preprocessor"></span><span class="preprocessor">#define ROM_SCS_RESET                                        (0xFFF0F003u)</span>
<a name="l11279"></a>11279 <span class="preprocessor"></span>        <span class="comment">/* ADDR_OFF field */</span>
<a name="l11280"></a><a class="code" href="regs_8h.html#a6f0c32f2d176888fa35145a79f2155fd">11280</a> <span class="preprocessor">        #define ROM_SCS_ADDR_OFF                             (0xFFFFF000u)</span>
<a name="l11281"></a><a class="code" href="regs_8h.html#a11d67d4e822958e81bc3e4ea8b12cfa0">11281</a> <span class="preprocessor"></span><span class="preprocessor">        #define ROM_SCS_ADDR_OFF_MASK                        (0xFFFFF000u)</span>
<a name="l11282"></a><a class="code" href="regs_8h.html#a9c6b80cf9593a7cda757cda962ac690f">11282</a> <span class="preprocessor"></span><span class="preprocessor">        #define ROM_SCS_ADDR_OFF_BIT                         (12)</span>
<a name="l11283"></a><a class="code" href="regs_8h.html#a046cf4c4d0dbc4f330ef54a556422c6d">11283</a> <span class="preprocessor"></span><span class="preprocessor">        #define ROM_SCS_ADDR_OFF_BITS                        (20)</span>
<a name="l11284"></a>11284 <span class="preprocessor"></span>        <span class="comment">/* FORMAT field */</span>
<a name="l11285"></a><a class="code" href="regs_8h.html#a42034b599b0b253355bd621ce1a74c5a">11285</a> <span class="preprocessor">        #define ROM_SCS_FORMAT                               (0x00000002u)</span>
<a name="l11286"></a><a class="code" href="regs_8h.html#a1e51358181d52e4fe8078a976e915dfc">11286</a> <span class="preprocessor"></span><span class="preprocessor">        #define ROM_SCS_FORMAT_MASK                          (0x00000002u)</span>
<a name="l11287"></a><a class="code" href="regs_8h.html#a4bae1d1667def8e99d7b8a96787bba1d">11287</a> <span class="preprocessor"></span><span class="preprocessor">        #define ROM_SCS_FORMAT_BIT                           (1)</span>
<a name="l11288"></a><a class="code" href="regs_8h.html#a36f76e824ca8f9260af11933b284d6b6">11288</a> <span class="preprocessor"></span><span class="preprocessor">        #define ROM_SCS_FORMAT_BITS                          (1)</span>
<a name="l11289"></a>11289 <span class="preprocessor"></span>        <span class="comment">/* ENTRY_PRES field */</span>
<a name="l11290"></a><a class="code" href="regs_8h.html#a1df1b4d33b4ce06d4ed31e976b5e91c3">11290</a> <span class="preprocessor">        #define ROM_SCS_ENTRY_PRES                           (0x00000001u)</span>
<a name="l11291"></a><a class="code" href="regs_8h.html#ab72b896b12f030bcc9b86a5fa7e20b3f">11291</a> <span class="preprocessor"></span><span class="preprocessor">        #define ROM_SCS_ENTRY_PRES_MASK                      (0x00000001u)</span>
<a name="l11292"></a><a class="code" href="regs_8h.html#af3998bdd1e4f1f92439e85edaeb32b40">11292</a> <span class="preprocessor"></span><span class="preprocessor">        #define ROM_SCS_ENTRY_PRES_BIT                       (0)</span>
<a name="l11293"></a><a class="code" href="regs_8h.html#a2b1789f75d2405c633ad8ed1bb6cd0cd">11293</a> <span class="preprocessor"></span><span class="preprocessor">        #define ROM_SCS_ENTRY_PRES_BITS                      (1)</span>
<a name="l11294"></a>11294 <span class="preprocessor"></span>
<a name="l11295"></a><a class="code" href="regs_8h.html#aa9f35edd3597714d5909de24b205d4e8">11295</a> <span class="preprocessor">#define ROM_DWT                                              *((volatile int32u *)0xE00FF004u)</span>
<a name="l11296"></a><a class="code" href="regs_8h.html#ad1378b24a66e259a08b361eabeb36905">11296</a> <span class="preprocessor"></span><span class="preprocessor">#define ROM_DWT_REG                                          *((volatile int32u *)0xE00FF004u)</span>
<a name="l11297"></a><a class="code" href="regs_8h.html#afc2c82c57defab6f657f7bc58213b9d2">11297</a> <span class="preprocessor"></span><span class="preprocessor">#define ROM_DWT_ADDR                                         (0xE00FF004u)</span>
<a name="l11298"></a><a class="code" href="regs_8h.html#a7964cc49fd70a8ef80cade8eb2f3daaa">11298</a> <span class="preprocessor"></span><span class="preprocessor">#define ROM_DWT_RESET                                        (0xFFF02003u)</span>
<a name="l11299"></a>11299 <span class="preprocessor"></span>        <span class="comment">/* ADDR_OFF field */</span>
<a name="l11300"></a><a class="code" href="regs_8h.html#aa96e1f55d5071c656c226c36c53b7fd7">11300</a> <span class="preprocessor">        #define ROM_DWT_ADDR_OFF                             (0xFFFFF000u)</span>
<a name="l11301"></a><a class="code" href="regs_8h.html#ad2eb2228ffed2a9a15e696a3d5a993ea">11301</a> <span class="preprocessor"></span><span class="preprocessor">        #define ROM_DWT_ADDR_OFF_MASK                        (0xFFFFF000u)</span>
<a name="l11302"></a><a class="code" href="regs_8h.html#a7f19761a979a19ba26d9cde3af1edf9e">11302</a> <span class="preprocessor"></span><span class="preprocessor">        #define ROM_DWT_ADDR_OFF_BIT                         (12)</span>
<a name="l11303"></a><a class="code" href="regs_8h.html#aed567bfb8aed5d761d2c63364db32874">11303</a> <span class="preprocessor"></span><span class="preprocessor">        #define ROM_DWT_ADDR_OFF_BITS                        (20)</span>
<a name="l11304"></a>11304 <span class="preprocessor"></span>        <span class="comment">/* FORMAT field */</span>
<a name="l11305"></a><a class="code" href="regs_8h.html#aaed8717152b9a434dc23d9300fc84390">11305</a> <span class="preprocessor">        #define ROM_DWT_FORMAT                               (0x00000002u)</span>
<a name="l11306"></a><a class="code" href="regs_8h.html#aa87cbcc26fdb7dc52d5e05929123ec5d">11306</a> <span class="preprocessor"></span><span class="preprocessor">        #define ROM_DWT_FORMAT_MASK                          (0x00000002u)</span>
<a name="l11307"></a><a class="code" href="regs_8h.html#a4263e3ef002e3eff7a3d962885909766">11307</a> <span class="preprocessor"></span><span class="preprocessor">        #define ROM_DWT_FORMAT_BIT                           (1)</span>
<a name="l11308"></a><a class="code" href="regs_8h.html#af16bf87811dac57cb06d6ec4196659b1">11308</a> <span class="preprocessor"></span><span class="preprocessor">        #define ROM_DWT_FORMAT_BITS                          (1)</span>
<a name="l11309"></a>11309 <span class="preprocessor"></span>        <span class="comment">/* ENTRY_PRES field */</span>
<a name="l11310"></a><a class="code" href="regs_8h.html#ac8a2bcafbdc87314c9e8d3622b263a6e">11310</a> <span class="preprocessor">        #define ROM_DWT_ENTRY_PRES                           (0x00000001u)</span>
<a name="l11311"></a><a class="code" href="regs_8h.html#a3fc425fdb8e753f3a5de0fac16039f83">11311</a> <span class="preprocessor"></span><span class="preprocessor">        #define ROM_DWT_ENTRY_PRES_MASK                      (0x00000001u)</span>
<a name="l11312"></a><a class="code" href="regs_8h.html#afbb26bc1cf0a566dc6fd99c46b7d2ff8">11312</a> <span class="preprocessor"></span><span class="preprocessor">        #define ROM_DWT_ENTRY_PRES_BIT                       (0)</span>
<a name="l11313"></a><a class="code" href="regs_8h.html#a89de0ac2306865b599e5033684aeb6e8">11313</a> <span class="preprocessor"></span><span class="preprocessor">        #define ROM_DWT_ENTRY_PRES_BITS                      (1)</span>
<a name="l11314"></a>11314 <span class="preprocessor"></span>
<a name="l11315"></a><a class="code" href="regs_8h.html#addcb97b3bf666ff18a76fe558c70ab63">11315</a> <span class="preprocessor">#define ROM_FPB                                              *((volatile int32u *)0xE00FF008u)</span>
<a name="l11316"></a><a class="code" href="regs_8h.html#a01832621875757501d5c3ec05a99034f">11316</a> <span class="preprocessor"></span><span class="preprocessor">#define ROM_FPB_REG                                          *((volatile int32u *)0xE00FF008u)</span>
<a name="l11317"></a><a class="code" href="regs_8h.html#a15e50a415a8a488d1b16a98a02f0082b">11317</a> <span class="preprocessor"></span><span class="preprocessor">#define ROM_FPB_ADDR                                         (0xE00FF008u)</span>
<a name="l11318"></a><a class="code" href="regs_8h.html#a542122e75a23a37c002496d4f2ac38eb">11318</a> <span class="preprocessor"></span><span class="preprocessor">#define ROM_FPB_RESET                                        (0xFFF03003u)</span>
<a name="l11319"></a>11319 <span class="preprocessor"></span>        <span class="comment">/* ADDR_OFF field */</span>
<a name="l11320"></a><a class="code" href="regs_8h.html#ad06bb4a914d75a404cfe25d08b438ce6">11320</a> <span class="preprocessor">        #define ROM_FPB_ADDR_OFF                             (0xFFFFF000u)</span>
<a name="l11321"></a><a class="code" href="regs_8h.html#aba90d7c376c93a420a2716f7b91abe09">11321</a> <span class="preprocessor"></span><span class="preprocessor">        #define ROM_FPB_ADDR_OFF_MASK                        (0xFFFFF000u)</span>
<a name="l11322"></a><a class="code" href="regs_8h.html#a194890b4b93937fead58b40b63763a77">11322</a> <span class="preprocessor"></span><span class="preprocessor">        #define ROM_FPB_ADDR_OFF_BIT                         (12)</span>
<a name="l11323"></a><a class="code" href="regs_8h.html#a3770965f0d9ac06115441cb56be2d506">11323</a> <span class="preprocessor"></span><span class="preprocessor">        #define ROM_FPB_ADDR_OFF_BITS                        (20)</span>
<a name="l11324"></a>11324 <span class="preprocessor"></span>        <span class="comment">/* FORMAT field */</span>
<a name="l11325"></a><a class="code" href="regs_8h.html#a1548ff12ea3950cfcd60c4f631d5d502">11325</a> <span class="preprocessor">        #define ROM_FPB_FORMAT                               (0x00000002u)</span>
<a name="l11326"></a><a class="code" href="regs_8h.html#a9865f0763f2cda5b7ec6a137692daafd">11326</a> <span class="preprocessor"></span><span class="preprocessor">        #define ROM_FPB_FORMAT_MASK                          (0x00000002u)</span>
<a name="l11327"></a><a class="code" href="regs_8h.html#a06e68b5d0d6cb37daa0f81ee2e0f17ba">11327</a> <span class="preprocessor"></span><span class="preprocessor">        #define ROM_FPB_FORMAT_BIT                           (1)</span>
<a name="l11328"></a><a class="code" href="regs_8h.html#af5b2571d5c46952816322bc5c6d94ee4">11328</a> <span class="preprocessor"></span><span class="preprocessor">        #define ROM_FPB_FORMAT_BITS                          (1)</span>
<a name="l11329"></a>11329 <span class="preprocessor"></span>        <span class="comment">/* ENTRY_PRES field */</span>
<a name="l11330"></a><a class="code" href="regs_8h.html#a69819e4afdb678b76b30e162dfab4084">11330</a> <span class="preprocessor">        #define ROM_FPB_ENTRY_PRES                           (0x00000001u)</span>
<a name="l11331"></a><a class="code" href="regs_8h.html#ad0e073da9f41b8afc0a832907d428eee">11331</a> <span class="preprocessor"></span><span class="preprocessor">        #define ROM_FPB_ENTRY_PRES_MASK                      (0x00000001u)</span>
<a name="l11332"></a><a class="code" href="regs_8h.html#a2be335b4213f28a37f0f04d94ac60895">11332</a> <span class="preprocessor"></span><span class="preprocessor">        #define ROM_FPB_ENTRY_PRES_BIT                       (0)</span>
<a name="l11333"></a><a class="code" href="regs_8h.html#a0a231f7e9a0160e1770abc06c5d3a19c">11333</a> <span class="preprocessor"></span><span class="preprocessor">        #define ROM_FPB_ENTRY_PRES_BITS                      (1)</span>
<a name="l11334"></a>11334 <span class="preprocessor"></span>
<a name="l11335"></a><a class="code" href="regs_8h.html#a44544733bc2c1e35ce13ed3c76bd07b2">11335</a> <span class="preprocessor">#define ROM_ITM                                              *((volatile int32u *)0xE00FF00Cu)</span>
<a name="l11336"></a><a class="code" href="regs_8h.html#aedbf7a7702b21297b88eeb601fbf0e35">11336</a> <span class="preprocessor"></span><span class="preprocessor">#define ROM_ITM_REG                                          *((volatile int32u *)0xE00FF00Cu)</span>
<a name="l11337"></a><a class="code" href="regs_8h.html#aeb595eb5737036c647b80147b41f4555">11337</a> <span class="preprocessor"></span><span class="preprocessor">#define ROM_ITM_ADDR                                         (0xE00FF00Cu)</span>
<a name="l11338"></a><a class="code" href="regs_8h.html#a7e0c9b133715bee3c7732ce8715a537f">11338</a> <span class="preprocessor"></span><span class="preprocessor">#define ROM_ITM_RESET                                        (0xFFF01003u)</span>
<a name="l11339"></a>11339 <span class="preprocessor"></span>        <span class="comment">/* ADDR_OFF field */</span>
<a name="l11340"></a><a class="code" href="regs_8h.html#a29e367c0ea43bfc78a024e16ab12d047">11340</a> <span class="preprocessor">        #define ROM_ITM_ADDR_OFF                             (0xFFFFF000u)</span>
<a name="l11341"></a><a class="code" href="regs_8h.html#a65a2d295cb4cee99f8a3ec87705e5fea">11341</a> <span class="preprocessor"></span><span class="preprocessor">        #define ROM_ITM_ADDR_OFF_MASK                        (0xFFFFF000u)</span>
<a name="l11342"></a><a class="code" href="regs_8h.html#a5292dc079b8ec2fdf7f8de6d8869efb6">11342</a> <span class="preprocessor"></span><span class="preprocessor">        #define ROM_ITM_ADDR_OFF_BIT                         (12)</span>
<a name="l11343"></a><a class="code" href="regs_8h.html#a589359e535fa14f4611dc68522f9cc6d">11343</a> <span class="preprocessor"></span><span class="preprocessor">        #define ROM_ITM_ADDR_OFF_BITS                        (20)</span>
<a name="l11344"></a>11344 <span class="preprocessor"></span>        <span class="comment">/* FORMAT field */</span>
<a name="l11345"></a><a class="code" href="regs_8h.html#a92bf547e475c2d988f5ebc26cc039f3d">11345</a> <span class="preprocessor">        #define ROM_ITM_FORMAT                               (0x00000002u)</span>
<a name="l11346"></a><a class="code" href="regs_8h.html#a37e4d180860a8bd43081879945ada0a1">11346</a> <span class="preprocessor"></span><span class="preprocessor">        #define ROM_ITM_FORMAT_MASK                          (0x00000002u)</span>
<a name="l11347"></a><a class="code" href="regs_8h.html#a9f37daf88eb453fcba0f0f4a0d20473e">11347</a> <span class="preprocessor"></span><span class="preprocessor">        #define ROM_ITM_FORMAT_BIT                           (1)</span>
<a name="l11348"></a><a class="code" href="regs_8h.html#a6874eefb5e0f6a3183962dea9cbc2d62">11348</a> <span class="preprocessor"></span><span class="preprocessor">        #define ROM_ITM_FORMAT_BITS                          (1)</span>
<a name="l11349"></a>11349 <span class="preprocessor"></span>        <span class="comment">/* ENTRY_PRES field */</span>
<a name="l11350"></a><a class="code" href="regs_8h.html#a31f1b1abb2fbbaaf01c52a3942d23193">11350</a> <span class="preprocessor">        #define ROM_ITM_ENTRY_PRES                           (0x00000001u)</span>
<a name="l11351"></a><a class="code" href="regs_8h.html#af78ba172899e3f4352963ab637f9e44e">11351</a> <span class="preprocessor"></span><span class="preprocessor">        #define ROM_ITM_ENTRY_PRES_MASK                      (0x00000001u)</span>
<a name="l11352"></a><a class="code" href="regs_8h.html#a54139036042044db8dc18e8f3225cc8a">11352</a> <span class="preprocessor"></span><span class="preprocessor">        #define ROM_ITM_ENTRY_PRES_BIT                       (0)</span>
<a name="l11353"></a><a class="code" href="regs_8h.html#ab3a4c479e09bacbdfbb4176ec13e6336">11353</a> <span class="preprocessor"></span><span class="preprocessor">        #define ROM_ITM_ENTRY_PRES_BITS                      (1)</span>
<a name="l11354"></a>11354 <span class="preprocessor"></span>
<a name="l11355"></a><a class="code" href="regs_8h.html#aade746c1d2a7414a9c7a7a244996443a">11355</a> <span class="preprocessor">#define ROM_TPIU                                             *((volatile int32u *)0xE00FF010u)</span>
<a name="l11356"></a><a class="code" href="regs_8h.html#a881ed9b6279231be9b89c405cd85c17d">11356</a> <span class="preprocessor"></span><span class="preprocessor">#define ROM_TPIU_REG                                         *((volatile int32u *)0xE00FF010u)</span>
<a name="l11357"></a><a class="code" href="regs_8h.html#a858917f243789ad048b564dbaea04516">11357</a> <span class="preprocessor"></span><span class="preprocessor">#define ROM_TPIU_ADDR                                        (0xE00FF010u)</span>
<a name="l11358"></a><a class="code" href="regs_8h.html#aff7ec71a8f179c6d02408fbc4e09a55b">11358</a> <span class="preprocessor"></span><span class="preprocessor">#define ROM_TPIU_RESET                                       (0xFFF0F003u)</span>
<a name="l11359"></a>11359 <span class="preprocessor"></span>        <span class="comment">/* ADDR_OFF field */</span>
<a name="l11360"></a><a class="code" href="regs_8h.html#a0c324ad876cf7ddd4e59535a3dcd5ae5">11360</a> <span class="preprocessor">        #define ROM_TPIU_ADDR_OFF                            (0xFFFFF000u)</span>
<a name="l11361"></a><a class="code" href="regs_8h.html#acb3baeda07fc3002340fb68b857bfd06">11361</a> <span class="preprocessor"></span><span class="preprocessor">        #define ROM_TPIU_ADDR_OFF_MASK                       (0xFFFFF000u)</span>
<a name="l11362"></a><a class="code" href="regs_8h.html#a5172f926962f8313ba40610c7d3989d9">11362</a> <span class="preprocessor"></span><span class="preprocessor">        #define ROM_TPIU_ADDR_OFF_BIT                        (12)</span>
<a name="l11363"></a><a class="code" href="regs_8h.html#ad88c23ffaaf48ad668d21e191fb28b3a">11363</a> <span class="preprocessor"></span><span class="preprocessor">        #define ROM_TPIU_ADDR_OFF_BITS                       (20)</span>
<a name="l11364"></a>11364 <span class="preprocessor"></span>        <span class="comment">/* FORMAT field */</span>
<a name="l11365"></a><a class="code" href="regs_8h.html#afebe3c7acb0bedd68c644b732f815d6b">11365</a> <span class="preprocessor">        #define ROM_TPIU_FORMAT                              (0x00000002u)</span>
<a name="l11366"></a><a class="code" href="regs_8h.html#ab1a8ee0da7402b85ef0df4c817e0c4ff">11366</a> <span class="preprocessor"></span><span class="preprocessor">        #define ROM_TPIU_FORMAT_MASK                         (0x00000002u)</span>
<a name="l11367"></a><a class="code" href="regs_8h.html#aaf9d928f7587571ace39a9f0d61e9dbd">11367</a> <span class="preprocessor"></span><span class="preprocessor">        #define ROM_TPIU_FORMAT_BIT                          (1)</span>
<a name="l11368"></a><a class="code" href="regs_8h.html#a79f4922b6a7825f7553d79f7cf552419">11368</a> <span class="preprocessor"></span><span class="preprocessor">        #define ROM_TPIU_FORMAT_BITS                         (1)</span>
<a name="l11369"></a>11369 <span class="preprocessor"></span>        <span class="comment">/* ENTRY_PRES field */</span>
<a name="l11370"></a><a class="code" href="regs_8h.html#a868e979fadddfc4ee5d6007aee68cb60">11370</a> <span class="preprocessor">        #define ROM_TPIU_ENTRY_PRES                          (0x00000001u)</span>
<a name="l11371"></a><a class="code" href="regs_8h.html#a326e2b2fd53737b556522d65b12327fb">11371</a> <span class="preprocessor"></span><span class="preprocessor">        #define ROM_TPIU_ENTRY_PRES_MASK                     (0x00000001u)</span>
<a name="l11372"></a><a class="code" href="regs_8h.html#aee0803264018b151f934e1f63def7c1c">11372</a> <span class="preprocessor"></span><span class="preprocessor">        #define ROM_TPIU_ENTRY_PRES_BIT                      (0)</span>
<a name="l11373"></a><a class="code" href="regs_8h.html#aedf96dfb3c9764655cfd84b280c8714d">11373</a> <span class="preprocessor"></span><span class="preprocessor">        #define ROM_TPIU_ENTRY_PRES_BITS                     (1)</span>
<a name="l11374"></a>11374 <span class="preprocessor"></span>
<a name="l11375"></a><a class="code" href="regs_8h.html#a9a7dca196929d4bbdce443e31aacdd43">11375</a> <span class="preprocessor">#define ROM_ETM                                              *((volatile int32u *)0xE00FF014u)</span>
<a name="l11376"></a><a class="code" href="regs_8h.html#a0cdb5117281d2756db59bf90a2e4bf59">11376</a> <span class="preprocessor"></span><span class="preprocessor">#define ROM_ETM_REG                                          *((volatile int32u *)0xE00FF014u)</span>
<a name="l11377"></a><a class="code" href="regs_8h.html#af5598a6c20d39a84428b8291457b8f0c">11377</a> <span class="preprocessor"></span><span class="preprocessor">#define ROM_ETM_ADDR                                         (0xE00FF014u)</span>
<a name="l11378"></a><a class="code" href="regs_8h.html#a0e391b5ce933ff9d44d276528061ff45">11378</a> <span class="preprocessor"></span><span class="preprocessor">#define ROM_ETM_RESET                                        (0xFFF0F002u)</span>
<a name="l11379"></a>11379 <span class="preprocessor"></span>        <span class="comment">/* ADDR_OFF field */</span>
<a name="l11380"></a><a class="code" href="regs_8h.html#a0e2d885073352e1260406d60ea8d1062">11380</a> <span class="preprocessor">        #define ROM_ETM_ADDR_OFF                             (0xFFFFF000u)</span>
<a name="l11381"></a><a class="code" href="regs_8h.html#a809953ecf625d89ed56e0756f7333afb">11381</a> <span class="preprocessor"></span><span class="preprocessor">        #define ROM_ETM_ADDR_OFF_MASK                        (0xFFFFF000u)</span>
<a name="l11382"></a><a class="code" href="regs_8h.html#aaa8f32d4004b061c1ccf3b2bb77caff1">11382</a> <span class="preprocessor"></span><span class="preprocessor">        #define ROM_ETM_ADDR_OFF_BIT                         (12)</span>
<a name="l11383"></a><a class="code" href="regs_8h.html#ad15adafac4600ba5ff0e85f14f956aef">11383</a> <span class="preprocessor"></span><span class="preprocessor">        #define ROM_ETM_ADDR_OFF_BITS                        (20)</span>
<a name="l11384"></a>11384 <span class="preprocessor"></span>        <span class="comment">/* FORMAT field */</span>
<a name="l11385"></a><a class="code" href="regs_8h.html#a18d726c0a0e9c9708fdbd66f6481f322">11385</a> <span class="preprocessor">        #define ROM_ETM_FORMAT                               (0x00000002u)</span>
<a name="l11386"></a><a class="code" href="regs_8h.html#a29667ad6181e85c05d6be521e1e6a446">11386</a> <span class="preprocessor"></span><span class="preprocessor">        #define ROM_ETM_FORMAT_MASK                          (0x00000002u)</span>
<a name="l11387"></a><a class="code" href="regs_8h.html#a64c889a9d75962cc95851fbb47aa98ad">11387</a> <span class="preprocessor"></span><span class="preprocessor">        #define ROM_ETM_FORMAT_BIT                           (1)</span>
<a name="l11388"></a><a class="code" href="regs_8h.html#afae8e38ab16c30758a3e518b4e5a6b09">11388</a> <span class="preprocessor"></span><span class="preprocessor">        #define ROM_ETM_FORMAT_BITS                          (1)</span>
<a name="l11389"></a>11389 <span class="preprocessor"></span>        <span class="comment">/* ENTRY_PRES field */</span>
<a name="l11390"></a><a class="code" href="regs_8h.html#a42bb1353203c2d5daac62a194509aa1b">11390</a> <span class="preprocessor">        #define ROM_ETM_ENTRY_PRES                           (0x00000001u)</span>
<a name="l11391"></a><a class="code" href="regs_8h.html#ae0aa76a2da7e6eb0e7199b358b975d50">11391</a> <span class="preprocessor"></span><span class="preprocessor">        #define ROM_ETM_ENTRY_PRES_MASK                      (0x00000001u)</span>
<a name="l11392"></a><a class="code" href="regs_8h.html#a0921b0b440a7a8dcb457e8b049eaa830">11392</a> <span class="preprocessor"></span><span class="preprocessor">        #define ROM_ETM_ENTRY_PRES_BIT                       (0)</span>
<a name="l11393"></a><a class="code" href="regs_8h.html#acc5ae721590eda05168a90d1e5d49b0a">11393</a> <span class="preprocessor"></span><span class="preprocessor">        #define ROM_ETM_ENTRY_PRES_BITS                      (1)</span>
<a name="l11394"></a>11394 <span class="preprocessor"></span>
<a name="l11395"></a><a class="code" href="regs_8h.html#a1fafdaede51f1a2092840264d1776522">11395</a> <span class="preprocessor">#define ROM_END                                              *((volatile int32u *)0xE00FF018u)</span>
<a name="l11396"></a><a class="code" href="regs_8h.html#a7d5d322f69cf6e3ff585872743f1ca20">11396</a> <span class="preprocessor"></span><span class="preprocessor">#define ROM_END_REG                                          *((volatile int32u *)0xE00FF018u)</span>
<a name="l11397"></a><a class="code" href="regs_8h.html#a1b3188c29fcc7f907c62b30e91334ada">11397</a> <span class="preprocessor"></span><span class="preprocessor">#define ROM_END_ADDR                                         (0xE00FF018u)</span>
<a name="l11398"></a><a class="code" href="regs_8h.html#aceaea9392f2887eb8bed57f741892c5e">11398</a> <span class="preprocessor"></span><span class="preprocessor">#define ROM_END_RESET                                        (0x00000000u)</span>
<a name="l11399"></a>11399 <span class="preprocessor"></span>        <span class="comment">/* END field */</span>
<a name="l11400"></a><a class="code" href="regs_8h.html#a4af0851e79b5cc9398c0955add31b160">11400</a> <span class="preprocessor">        #define ROM_END_END                                  (0xFFFFFFFFu)</span>
<a name="l11401"></a><a class="code" href="regs_8h.html#a33de62644782a3e497ec399acb7dd0f5">11401</a> <span class="preprocessor"></span><span class="preprocessor">        #define ROM_END_END_MASK                             (0xFFFFFFFFu)</span>
<a name="l11402"></a><a class="code" href="regs_8h.html#a121f82bd0b56ab60d0bd553040c0e414">11402</a> <span class="preprocessor"></span><span class="preprocessor">        #define ROM_END_END_BIT                              (0)</span>
<a name="l11403"></a><a class="code" href="regs_8h.html#ab05edc6c59e5970e79d52beef689e704">11403</a> <span class="preprocessor"></span><span class="preprocessor">        #define ROM_END_END_BITS                             (32)</span>
<a name="l11404"></a>11404 <span class="preprocessor"></span>
<a name="l11405"></a><a class="code" href="regs_8h.html#a520cd613a66e251cee00564d71e32a9b">11405</a> <span class="preprocessor">#define ROM_MEMTYPE                                          *((volatile int32u *)0xE00FFFCCu)</span>
<a name="l11406"></a><a class="code" href="regs_8h.html#a1e953190850422f34410ee47adf0fe9d">11406</a> <span class="preprocessor"></span><span class="preprocessor">#define ROM_MEMTYPE_REG                                      *((volatile int32u *)0xE00FFFCCu)</span>
<a name="l11407"></a><a class="code" href="regs_8h.html#adc9a697ffc77a81bf46f646d76073fde">11407</a> <span class="preprocessor"></span><span class="preprocessor">#define ROM_MEMTYPE_ADDR                                     (0xE00FFFCCu)</span>
<a name="l11408"></a><a class="code" href="regs_8h.html#a866d85e5a2f8bc643439aeef9c1ffee4">11408</a> <span class="preprocessor"></span><span class="preprocessor">#define ROM_MEMTYPE_RESET                                    (0x00000001u)</span>
<a name="l11409"></a>11409 <span class="preprocessor"></span>        <span class="comment">/* MEMTYPE field */</span>
<a name="l11410"></a><a class="code" href="regs_8h.html#a866141c25ec04631b859c57019695599">11410</a> <span class="preprocessor">        #define ROM_MEMTYPE_MEMTYPE                          (0x00000001u)</span>
<a name="l11411"></a><a class="code" href="regs_8h.html#a37630c893bb420322896c715de6d1f86">11411</a> <span class="preprocessor"></span><span class="preprocessor">        #define ROM_MEMTYPE_MEMTYPE_MASK                     (0x00000001u)</span>
<a name="l11412"></a><a class="code" href="regs_8h.html#af44edc0791e1fa50c6135fa78a56cae6">11412</a> <span class="preprocessor"></span><span class="preprocessor">        #define ROM_MEMTYPE_MEMTYPE_BIT                      (0)</span>
<a name="l11413"></a><a class="code" href="regs_8h.html#a003b5857cd99a4f56561de439038d69b">11413</a> <span class="preprocessor"></span><span class="preprocessor">        #define ROM_MEMTYPE_MEMTYPE_BITS                     (1)</span>
<a name="l11414"></a>11414 <span class="preprocessor"></span>
<a name="l11415"></a><a class="code" href="regs_8h.html#a73cb599c3514855c0b2abd6b570d43e4">11415</a> <span class="preprocessor">#define ROM_PID4                                             *((volatile int32u *)0xE00FFFD0u)</span>
<a name="l11416"></a><a class="code" href="regs_8h.html#ae17f39fdf7ca261c6fc66cf198679cf9">11416</a> <span class="preprocessor"></span><span class="preprocessor">#define ROM_PID4_REG                                         *((volatile int32u *)0xE00FFFD0u)</span>
<a name="l11417"></a><a class="code" href="regs_8h.html#aec219de688164ad8f49bfe8b6a7699ca">11417</a> <span class="preprocessor"></span><span class="preprocessor">#define ROM_PID4_ADDR                                        (0xE00FFFD0u)</span>
<a name="l11418"></a><a class="code" href="regs_8h.html#a8fc6e7c4fa374c666660f87ec8897907">11418</a> <span class="preprocessor"></span><span class="preprocessor">#define ROM_PID4_RESET                                       (0x00000000u)</span>
<a name="l11419"></a>11419 <span class="preprocessor"></span>        <span class="comment">/* PID field */</span>
<a name="l11420"></a><a class="code" href="regs_8h.html#adf0d2b09b53ac2be5d02ae56799af9cf">11420</a> <span class="preprocessor">        #define ROM_PID4_PID                                 (0x0000000Fu)</span>
<a name="l11421"></a><a class="code" href="regs_8h.html#a76c2b86784811f8c5dad747931a22e0f">11421</a> <span class="preprocessor"></span><span class="preprocessor">        #define ROM_PID4_PID_MASK                            (0x0000000Fu)</span>
<a name="l11422"></a><a class="code" href="regs_8h.html#a2a124b175258778b1a3e1eab110abeac">11422</a> <span class="preprocessor"></span><span class="preprocessor">        #define ROM_PID4_PID_BIT                             (0)</span>
<a name="l11423"></a><a class="code" href="regs_8h.html#ae4bd755c2b977a6c744987db84bd51de">11423</a> <span class="preprocessor"></span><span class="preprocessor">        #define ROM_PID4_PID_BITS                            (4)</span>
<a name="l11424"></a>11424 <span class="preprocessor"></span>
<a name="l11425"></a><a class="code" href="regs_8h.html#a798e75399da205d53f0b48755d8423bf">11425</a> <span class="preprocessor">#define ROM_PID5                                             *((volatile int32u *)0xE00FFFD4u)</span>
<a name="l11426"></a><a class="code" href="regs_8h.html#a611be87e34f3a738bb247e4bd37e9f82">11426</a> <span class="preprocessor"></span><span class="preprocessor">#define ROM_PID5_REG                                         *((volatile int32u *)0xE00FFFD4u)</span>
<a name="l11427"></a><a class="code" href="regs_8h.html#a0515b79dad9401a58b2ab930c6ffbac5">11427</a> <span class="preprocessor"></span><span class="preprocessor">#define ROM_PID5_ADDR                                        (0xE00FFFD4u)</span>
<a name="l11428"></a><a class="code" href="regs_8h.html#a97206964f48f4e715068ea3ad9ccd742">11428</a> <span class="preprocessor"></span><span class="preprocessor">#define ROM_PID5_RESET                                       (0x00000000u)</span>
<a name="l11429"></a>11429 <span class="preprocessor"></span>        <span class="comment">/* PID field */</span>
<a name="l11430"></a><a class="code" href="regs_8h.html#a37a875854063ffdc9598d8c3b57cc07a">11430</a> <span class="preprocessor">        #define ROM_PID5_PID                                 (0x0000000Fu)</span>
<a name="l11431"></a><a class="code" href="regs_8h.html#a14d65e5a95575fada5d4db1843bba25f">11431</a> <span class="preprocessor"></span><span class="preprocessor">        #define ROM_PID5_PID_MASK                            (0x0000000Fu)</span>
<a name="l11432"></a><a class="code" href="regs_8h.html#a5fc7ae958f624f4cbc00f882519ec222">11432</a> <span class="preprocessor"></span><span class="preprocessor">        #define ROM_PID5_PID_BIT                             (0)</span>
<a name="l11433"></a><a class="code" href="regs_8h.html#a92f3440089e32eb3e347f7b45ef189da">11433</a> <span class="preprocessor"></span><span class="preprocessor">        #define ROM_PID5_PID_BITS                            (4)</span>
<a name="l11434"></a>11434 <span class="preprocessor"></span>
<a name="l11435"></a><a class="code" href="regs_8h.html#a1fabe6befa72583499e8239f92c9f858">11435</a> <span class="preprocessor">#define ROM_PID6                                             *((volatile int32u *)0xE00FFFD8u)</span>
<a name="l11436"></a><a class="code" href="regs_8h.html#a6d0435973f69a95ebe11a910b6cb7844">11436</a> <span class="preprocessor"></span><span class="preprocessor">#define ROM_PID6_REG                                         *((volatile int32u *)0xE00FFFD8u)</span>
<a name="l11437"></a><a class="code" href="regs_8h.html#aea0d4a02bff1ec3755a13dfbe74225d9">11437</a> <span class="preprocessor"></span><span class="preprocessor">#define ROM_PID6_ADDR                                        (0xE00FFFD8u)</span>
<a name="l11438"></a><a class="code" href="regs_8h.html#adf6ada41a955cb9bb33578b41119a8d2">11438</a> <span class="preprocessor"></span><span class="preprocessor">#define ROM_PID6_RESET                                       (0x00000000u)</span>
<a name="l11439"></a>11439 <span class="preprocessor"></span>        <span class="comment">/* PID field */</span>
<a name="l11440"></a><a class="code" href="regs_8h.html#a2e79cce95b9a576d14157e06cd88edd0">11440</a> <span class="preprocessor">        #define ROM_PID6_PID                                 (0x0000000Fu)</span>
<a name="l11441"></a><a class="code" href="regs_8h.html#ae7c1c0b1cf848a672f68183875ab2866">11441</a> <span class="preprocessor"></span><span class="preprocessor">        #define ROM_PID6_PID_MASK                            (0x0000000Fu)</span>
<a name="l11442"></a><a class="code" href="regs_8h.html#a8cbb8b85342886d018bc84ca10fff44c">11442</a> <span class="preprocessor"></span><span class="preprocessor">        #define ROM_PID6_PID_BIT                             (0)</span>
<a name="l11443"></a><a class="code" href="regs_8h.html#a788ff0fb765a9e9eb601f9a6d6ce42f1">11443</a> <span class="preprocessor"></span><span class="preprocessor">        #define ROM_PID6_PID_BITS                            (4)</span>
<a name="l11444"></a>11444 <span class="preprocessor"></span>
<a name="l11445"></a><a class="code" href="regs_8h.html#a4cb9c38f8ca6349eeeca3c375950b441">11445</a> <span class="preprocessor">#define ROM_PID7                                             *((volatile int32u *)0xE00FFFDCu)</span>
<a name="l11446"></a><a class="code" href="regs_8h.html#a6a9c766bad6a9e3cb3bd46695214b074">11446</a> <span class="preprocessor"></span><span class="preprocessor">#define ROM_PID7_REG                                         *((volatile int32u *)0xE00FFFDCu)</span>
<a name="l11447"></a><a class="code" href="regs_8h.html#a253baa99eb6734959928192ce2a4512a">11447</a> <span class="preprocessor"></span><span class="preprocessor">#define ROM_PID7_ADDR                                        (0xE00FFFDCu)</span>
<a name="l11448"></a><a class="code" href="regs_8h.html#a76941bbc871d87a0c57a807ae8c8cc0f">11448</a> <span class="preprocessor"></span><span class="preprocessor">#define ROM_PID7_RESET                                       (0x00000000u)</span>
<a name="l11449"></a>11449 <span class="preprocessor"></span>        <span class="comment">/* PID field */</span>
<a name="l11450"></a><a class="code" href="regs_8h.html#a518692640e3e0d872ba6f012ecd48ee1">11450</a> <span class="preprocessor">        #define ROM_PID7_PID                                 (0x0000000Fu)</span>
<a name="l11451"></a><a class="code" href="regs_8h.html#a817ae072fef02931ce542b2becb53ec4">11451</a> <span class="preprocessor"></span><span class="preprocessor">        #define ROM_PID7_PID_MASK                            (0x0000000Fu)</span>
<a name="l11452"></a><a class="code" href="regs_8h.html#ae03a1f0a6a1733539b51049fe85500ea">11452</a> <span class="preprocessor"></span><span class="preprocessor">        #define ROM_PID7_PID_BIT                             (0)</span>
<a name="l11453"></a><a class="code" href="regs_8h.html#a41eccef904c23cac832b501b5de77ef1">11453</a> <span class="preprocessor"></span><span class="preprocessor">        #define ROM_PID7_PID_BITS                            (4)</span>
<a name="l11454"></a>11454 <span class="preprocessor"></span>
<a name="l11455"></a><a class="code" href="regs_8h.html#a8483f2c650642297ef17289bc6345a19">11455</a> <span class="preprocessor">#define ROM_PID0                                             *((volatile int32u *)0xE00FFFE0u)</span>
<a name="l11456"></a><a class="code" href="regs_8h.html#a544a488f2dd773ed728be4e05f297d48">11456</a> <span class="preprocessor"></span><span class="preprocessor">#define ROM_PID0_REG                                         *((volatile int32u *)0xE00FFFE0u)</span>
<a name="l11457"></a><a class="code" href="regs_8h.html#a62bbca1ed5c1b1c649c24719b164b963">11457</a> <span class="preprocessor"></span><span class="preprocessor">#define ROM_PID0_ADDR                                        (0xE00FFFE0u)</span>
<a name="l11458"></a><a class="code" href="regs_8h.html#ab9b92e3cb2d21102cb0cbb56420996b5">11458</a> <span class="preprocessor"></span><span class="preprocessor">#define ROM_PID0_RESET                                       (0x00000000u)</span>
<a name="l11459"></a>11459 <span class="preprocessor"></span>        <span class="comment">/* PID field */</span>
<a name="l11460"></a><a class="code" href="regs_8h.html#a9f598649b0e4cca16fd81228eee08663">11460</a> <span class="preprocessor">        #define ROM_PID0_PID                                 (0x0000000Fu)</span>
<a name="l11461"></a><a class="code" href="regs_8h.html#a4885cf1ece4194da38adc9063dc49967">11461</a> <span class="preprocessor"></span><span class="preprocessor">        #define ROM_PID0_PID_MASK                            (0x0000000Fu)</span>
<a name="l11462"></a><a class="code" href="regs_8h.html#afba459190a1ddae48dbf783ae70f1b03">11462</a> <span class="preprocessor"></span><span class="preprocessor">        #define ROM_PID0_PID_BIT                             (0)</span>
<a name="l11463"></a><a class="code" href="regs_8h.html#a0f302e37bbfa728a6d190f4b896f6bf6">11463</a> <span class="preprocessor"></span><span class="preprocessor">        #define ROM_PID0_PID_BITS                            (4)</span>
<a name="l11464"></a>11464 <span class="preprocessor"></span>
<a name="l11465"></a><a class="code" href="regs_8h.html#a9b85b4304dfb418764f3463f81351027">11465</a> <span class="preprocessor">#define ROM_PID1                                             *((volatile int32u *)0xE00FFFE4u)</span>
<a name="l11466"></a><a class="code" href="regs_8h.html#afaa55a7fd1987d28d4f17a33051e1830">11466</a> <span class="preprocessor"></span><span class="preprocessor">#define ROM_PID1_REG                                         *((volatile int32u *)0xE00FFFE4u)</span>
<a name="l11467"></a><a class="code" href="regs_8h.html#a0095a1b6481726cd9dbc29f5ecc08bcf">11467</a> <span class="preprocessor"></span><span class="preprocessor">#define ROM_PID1_ADDR                                        (0xE00FFFE4u)</span>
<a name="l11468"></a><a class="code" href="regs_8h.html#a5c07ebc7ebd95d3d3fbe538027036821">11468</a> <span class="preprocessor"></span><span class="preprocessor">#define ROM_PID1_RESET                                       (0x00000000u)</span>
<a name="l11469"></a>11469 <span class="preprocessor"></span>        <span class="comment">/* PID field */</span>
<a name="l11470"></a><a class="code" href="regs_8h.html#a0653f654648150e83aa444cd6805ac36">11470</a> <span class="preprocessor">        #define ROM_PID1_PID                                 (0x0000000Fu)</span>
<a name="l11471"></a><a class="code" href="regs_8h.html#a143b48326d75f2d30092d96d37974bd8">11471</a> <span class="preprocessor"></span><span class="preprocessor">        #define ROM_PID1_PID_MASK                            (0x0000000Fu)</span>
<a name="l11472"></a><a class="code" href="regs_8h.html#afd1c1ae0c5309bd45baf4ba87e76b4b4">11472</a> <span class="preprocessor"></span><span class="preprocessor">        #define ROM_PID1_PID_BIT                             (0)</span>
<a name="l11473"></a><a class="code" href="regs_8h.html#ac0de6d68258f1557882f5c2ce9b0f808">11473</a> <span class="preprocessor"></span><span class="preprocessor">        #define ROM_PID1_PID_BITS                            (4)</span>
<a name="l11474"></a>11474 <span class="preprocessor"></span>
<a name="l11475"></a><a class="code" href="regs_8h.html#a1d693051cc329cb3bfe738d0a36040ea">11475</a> <span class="preprocessor">#define ROM_PID2                                             *((volatile int32u *)0xE00FFFE8u)</span>
<a name="l11476"></a><a class="code" href="regs_8h.html#a728f8637d5ee296060ecb5b07e409e6c">11476</a> <span class="preprocessor"></span><span class="preprocessor">#define ROM_PID2_REG                                         *((volatile int32u *)0xE00FFFE8u)</span>
<a name="l11477"></a><a class="code" href="regs_8h.html#a1a842d112ec8d6b3612b709950adf0dd">11477</a> <span class="preprocessor"></span><span class="preprocessor">#define ROM_PID2_ADDR                                        (0xE00FFFE8u)</span>
<a name="l11478"></a><a class="code" href="regs_8h.html#a6f45eb95dd63c513b9e995ac4ae33d0e">11478</a> <span class="preprocessor"></span><span class="preprocessor">#define ROM_PID2_RESET                                       (0x00000000u)</span>
<a name="l11479"></a>11479 <span class="preprocessor"></span>        <span class="comment">/* PID field */</span>
<a name="l11480"></a><a class="code" href="regs_8h.html#a07c77cd55c0fc604fb66f7114bfa856d">11480</a> <span class="preprocessor">        #define ROM_PID2_PID                                 (0x0000000Fu)</span>
<a name="l11481"></a><a class="code" href="regs_8h.html#a6a53747dd4b4a2a8060b46424d8dd4cc">11481</a> <span class="preprocessor"></span><span class="preprocessor">        #define ROM_PID2_PID_MASK                            (0x0000000Fu)</span>
<a name="l11482"></a><a class="code" href="regs_8h.html#a49ee9c9bbf21678c09531551bdfd3464">11482</a> <span class="preprocessor"></span><span class="preprocessor">        #define ROM_PID2_PID_BIT                             (0)</span>
<a name="l11483"></a><a class="code" href="regs_8h.html#ace722ad1a32fd991eef8002e88121dc6">11483</a> <span class="preprocessor"></span><span class="preprocessor">        #define ROM_PID2_PID_BITS                            (4)</span>
<a name="l11484"></a>11484 <span class="preprocessor"></span>
<a name="l11485"></a><a class="code" href="regs_8h.html#a2987a9bc22945062510ff23b3b0a927e">11485</a> <span class="preprocessor">#define ROM_PID3                                             *((volatile int32u *)0xE00FFFECu)</span>
<a name="l11486"></a><a class="code" href="regs_8h.html#aa01fd04efc83486f55c3bf43e0276b68">11486</a> <span class="preprocessor"></span><span class="preprocessor">#define ROM_PID3_REG                                         *((volatile int32u *)0xE00FFFECu)</span>
<a name="l11487"></a><a class="code" href="regs_8h.html#aa13ccd87a0d63e0c93699968ec20d14d">11487</a> <span class="preprocessor"></span><span class="preprocessor">#define ROM_PID3_ADDR                                        (0xE00FFFECu)</span>
<a name="l11488"></a><a class="code" href="regs_8h.html#a7e1cb9edee7ec84f7473ad98752592ea">11488</a> <span class="preprocessor"></span><span class="preprocessor">#define ROM_PID3_RESET                                       (0x00000000u)</span>
<a name="l11489"></a>11489 <span class="preprocessor"></span>        <span class="comment">/* PID field */</span>
<a name="l11490"></a><a class="code" href="regs_8h.html#a3186549a2b252c215b221fd737098bc4">11490</a> <span class="preprocessor">        #define ROM_PID3_PID                                 (0x0000000Fu)</span>
<a name="l11491"></a><a class="code" href="regs_8h.html#a415223a9251347a6c1fd9b045c28b5be">11491</a> <span class="preprocessor"></span><span class="preprocessor">        #define ROM_PID3_PID_MASK                            (0x0000000Fu)</span>
<a name="l11492"></a><a class="code" href="regs_8h.html#a514faf42e74a8881fd697564766f6fc2">11492</a> <span class="preprocessor"></span><span class="preprocessor">        #define ROM_PID3_PID_BIT                             (0)</span>
<a name="l11493"></a><a class="code" href="regs_8h.html#ae523cd942bb565cc4718d33f90b66804">11493</a> <span class="preprocessor"></span><span class="preprocessor">        #define ROM_PID3_PID_BITS                            (4)</span>
<a name="l11494"></a>11494 <span class="preprocessor"></span>
<a name="l11495"></a><a class="code" href="regs_8h.html#ae0e6f4f32262348a4116af185a8abe9a">11495</a> <span class="preprocessor">#define ROM_CID0                                             *((volatile int32u *)0xE00FFFF0u)</span>
<a name="l11496"></a><a class="code" href="regs_8h.html#a28e3bef559145ffec317c325ff5f8f6a">11496</a> <span class="preprocessor"></span><span class="preprocessor">#define ROM_CID0_REG                                         *((volatile int32u *)0xE00FFFF0u)</span>
<a name="l11497"></a><a class="code" href="regs_8h.html#a6add17a173faadb88476a8b0f9c650df">11497</a> <span class="preprocessor"></span><span class="preprocessor">#define ROM_CID0_ADDR                                        (0xE00FFFF0u)</span>
<a name="l11498"></a><a class="code" href="regs_8h.html#a26674558d327f1abef9e434a5ff22548">11498</a> <span class="preprocessor"></span><span class="preprocessor">#define ROM_CID0_RESET                                       (0x0000000Du)</span>
<a name="l11499"></a>11499 <span class="preprocessor"></span>        <span class="comment">/* CID field */</span>
<a name="l11500"></a><a class="code" href="regs_8h.html#ad7a236dd10d31ea0767e716bdaa1616d">11500</a> <span class="preprocessor">        #define ROM_CID0_CID                                 (0x000000FFu)</span>
<a name="l11501"></a><a class="code" href="regs_8h.html#a33a2e88f96c734e7a3c633bdf6c83c60">11501</a> <span class="preprocessor"></span><span class="preprocessor">        #define ROM_CID0_CID_MASK                            (0x000000FFu)</span>
<a name="l11502"></a><a class="code" href="regs_8h.html#a566e289827d8aae8c1b8679be8269da8">11502</a> <span class="preprocessor"></span><span class="preprocessor">        #define ROM_CID0_CID_BIT                             (0)</span>
<a name="l11503"></a><a class="code" href="regs_8h.html#a2e376bfd1a6d18f86d8e6170cbfa4f2b">11503</a> <span class="preprocessor"></span><span class="preprocessor">        #define ROM_CID0_CID_BITS                            (8)</span>
<a name="l11504"></a>11504 <span class="preprocessor"></span>
<a name="l11505"></a><a class="code" href="regs_8h.html#a8cdf1d94ce98178cee2efa6d26219886">11505</a> <span class="preprocessor">#define ROM_CID1                                             *((volatile int32u *)0xE00FFFF4u)</span>
<a name="l11506"></a><a class="code" href="regs_8h.html#a6c1fb95dca9a93b81ae0cfd3f1f7d0c1">11506</a> <span class="preprocessor"></span><span class="preprocessor">#define ROM_CID1_REG                                         *((volatile int32u *)0xE00FFFF4u)</span>
<a name="l11507"></a><a class="code" href="regs_8h.html#a7ac1e2da437ee118d69f06d84f5eacfd">11507</a> <span class="preprocessor"></span><span class="preprocessor">#define ROM_CID1_ADDR                                        (0xE00FFFF4u)</span>
<a name="l11508"></a><a class="code" href="regs_8h.html#a7f7b7eea37273277714ec64e8957fecf">11508</a> <span class="preprocessor"></span><span class="preprocessor">#define ROM_CID1_RESET                                       (0x00000010u)</span>
<a name="l11509"></a>11509 <span class="preprocessor"></span>        <span class="comment">/* CID field */</span>
<a name="l11510"></a><a class="code" href="regs_8h.html#afe77642d30d0cb317e5ed329ac41fd25">11510</a> <span class="preprocessor">        #define ROM_CID1_CID                                 (0x000000FFu)</span>
<a name="l11511"></a><a class="code" href="regs_8h.html#ac4a0ea2951ad67253f8c63170961a8b1">11511</a> <span class="preprocessor"></span><span class="preprocessor">        #define ROM_CID1_CID_MASK                            (0x000000FFu)</span>
<a name="l11512"></a><a class="code" href="regs_8h.html#aa935c844f0029d9b99c7bc1f18255ca4">11512</a> <span class="preprocessor"></span><span class="preprocessor">        #define ROM_CID1_CID_BIT                             (0)</span>
<a name="l11513"></a><a class="code" href="regs_8h.html#aa375cd110e522b20baba906eba5c5d41">11513</a> <span class="preprocessor"></span><span class="preprocessor">        #define ROM_CID1_CID_BITS                            (8)</span>
<a name="l11514"></a>11514 <span class="preprocessor"></span>
<a name="l11515"></a><a class="code" href="regs_8h.html#aaabca929945111d64a9f2fa6ebd15b7a">11515</a> <span class="preprocessor">#define ROM_CID2                                             *((volatile int32u *)0xE00FFFF8u)</span>
<a name="l11516"></a><a class="code" href="regs_8h.html#a6b74b5d2321237b032674e95e73b11a5">11516</a> <span class="preprocessor"></span><span class="preprocessor">#define ROM_CID2_REG                                         *((volatile int32u *)0xE00FFFF8u)</span>
<a name="l11517"></a><a class="code" href="regs_8h.html#afe6ad7b30eea7545860562acc551c047">11517</a> <span class="preprocessor"></span><span class="preprocessor">#define ROM_CID2_ADDR                                        (0xE00FFFF8u)</span>
<a name="l11518"></a><a class="code" href="regs_8h.html#aabd7c4a07a6f60deec981d73c97d1ca1">11518</a> <span class="preprocessor"></span><span class="preprocessor">#define ROM_CID2_RESET                                       (0x00000005u)</span>
<a name="l11519"></a>11519 <span class="preprocessor"></span>        <span class="comment">/* CID field */</span>
<a name="l11520"></a><a class="code" href="regs_8h.html#ab025b1c0bb461b8fc6a1a8cadb092baa">11520</a> <span class="preprocessor">        #define ROM_CID2_CID                                 (0x000000FFu)</span>
<a name="l11521"></a><a class="code" href="regs_8h.html#a625fa32894df10e20fb46c6783293d7a">11521</a> <span class="preprocessor"></span><span class="preprocessor">        #define ROM_CID2_CID_MASK                            (0x000000FFu)</span>
<a name="l11522"></a><a class="code" href="regs_8h.html#a9e2f7ee6155cfbe6a9f18371f582fc54">11522</a> <span class="preprocessor"></span><span class="preprocessor">        #define ROM_CID2_CID_BIT                             (0)</span>
<a name="l11523"></a><a class="code" href="regs_8h.html#a07c89d535a9ec4db117f391940de7ebe">11523</a> <span class="preprocessor"></span><span class="preprocessor">        #define ROM_CID2_CID_BITS                            (8)</span>
<a name="l11524"></a>11524 <span class="preprocessor"></span>
<a name="l11525"></a><a class="code" href="regs_8h.html#a034a4a1da7a99e9f2bd058e7da4c953d">11525</a> <span class="preprocessor">#define ROM_CID3                                             *((volatile int32u *)0xE00FFFFCu)</span>
<a name="l11526"></a><a class="code" href="regs_8h.html#a53e52e0a3aba1289a9785f09ef3fed28">11526</a> <span class="preprocessor"></span><span class="preprocessor">#define ROM_CID3_REG                                         *((volatile int32u *)0xE00FFFFCu)</span>
<a name="l11527"></a><a class="code" href="regs_8h.html#aaacc9316492b0055c1dac95bc795f419">11527</a> <span class="preprocessor"></span><span class="preprocessor">#define ROM_CID3_ADDR                                        (0xE00FFFFCu)</span>
<a name="l11528"></a><a class="code" href="regs_8h.html#aecb74ccac56443e450073877dc23cbd5">11528</a> <span class="preprocessor"></span><span class="preprocessor">#define ROM_CID3_RESET                                       (0x000000B1u)</span>
<a name="l11529"></a>11529 <span class="preprocessor"></span>        <span class="comment">/* CID field */</span>
<a name="l11530"></a><a class="code" href="regs_8h.html#a90b3ec8d1821897119c56c2edaacb3ca">11530</a> <span class="preprocessor">        #define ROM_CID3_CID                                 (0x000000FFu)</span>
<a name="l11531"></a><a class="code" href="regs_8h.html#aacaa3cc3fe736a8a5b489dd38bddcc0d">11531</a> <span class="preprocessor"></span><span class="preprocessor">        #define ROM_CID3_CID_MASK                            (0x000000FFu)</span>
<a name="l11532"></a><a class="code" href="regs_8h.html#aa98090817fe666d5a05ed2569f5acf2b">11532</a> <span class="preprocessor"></span><span class="preprocessor">        #define ROM_CID3_CID_BIT                             (0)</span>
<a name="l11533"></a><a class="code" href="regs_8h.html#a9c0ce5b57b731fc55ab6416507d35356">11533</a> <span class="preprocessor"></span><span class="preprocessor">        #define ROM_CID3_CID_BITS                            (8)</span>
<a name="l11534"></a>11534 <span class="preprocessor"></span>
<a name="l11535"></a>11535 <span class="comment">/* VENDOR block */</span>
<a name="l11536"></a><a class="code" href="regs_8h.html#a8e322346b92910292d218e76fea9fa9c">11536</a> <span class="preprocessor">#define DATA_VENDOR_BASE                                     (0xE0100000u)</span>
<a name="l11537"></a><a class="code" href="regs_8h.html#acc1600c85fcd9e1a58f5f540ee7fe41a">11537</a> <span class="preprocessor"></span><span class="preprocessor">#define DATA_VENDOR_END                                      (0xFFFFFFFFu)</span>
<a name="l11538"></a><a class="code" href="regs_8h.html#a0c01ae02da234918bd0551ab9a404158">11538</a> <span class="preprocessor"></span><span class="preprocessor">#define DATA_VENDOR_SIZE                                     (DATA_VENDOR_END - DATA_VENDOR_BASE + 1)</span>
<a name="l11539"></a>11539 <span class="preprocessor"></span>
<a name="l11540"></a>11540 
<a name="l11541"></a>11541 <span class="preprocessor">#endif  </span><span class="comment">/*__REGS_H__*/</span>
</pre></div></div>
<hr size="1">

<table border="0" cellspacing="0" cellpadding="0" width=100%>

<tr>

<td><address><small>

Hardware Abstraction Layer. <br>

1.0.1.

</small></address>

</td>

<td align="right">

<address><small>

Copyright &copy; 2009 by STMicrolectronics. All rights reserved.<br>

Generated Wed Sep 1 13:41:51 2010 with <a href="http://www.doxygen.org/index.html">Doxygen</a> 1.6.1.

</small></address>

</td>

</tr>

</table>

</body>

</html>
