{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1635384848093 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1635384848094 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 27 21:33:57 2021 " "Processing started: Wed Oct 27 21:33:57 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1635384848094 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635384848094 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635384848094 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1635384848581 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TEST_IMAGE test_image lab2_tb.sv(106) " "Verilog HDL Declaration information at lab2_tb.sv(106): object \"TEST_IMAGE\" differs only in case from object \"test_image\" in the same scope" {  } { { "lab2_tb.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/lab2_tb.sv" 106 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1635384854317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab2_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab2_tb " "Found entity 1: lab2_tb" {  } { { "lab2_tb.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/lab2_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635384854318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635384854318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2.sv 3 3 " "Found 3 design units, including 3 entities, in source file lab2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab2 " "Found entity 1: lab2" {  } { { "lab2.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/lab2.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635384854319 ""} { "Info" "ISGN_ENTITY_NAME" "2 mult8x8 " "Found entity 2: mult8x8" {  } { { "lab2.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/lab2.sv" 212 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635384854319 ""} { "Info" "ISGN_ENTITY_NAME" "3 addr32p32 " "Found entity 3: addr32p32" {  } { { "lab2.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/lab2.sv" 235 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635384854319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635384854319 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab2 " "Elaborating entity \"lab2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1635384854360 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "r_f " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"r_f\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1635384855734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult8x8 mult8x8:convo_mult_0 " "Elaborating entity \"mult8x8\" for hierarchy \"mult8x8:convo_mult_0\"" {  } { { "lab2.sv" "convo_mult_0" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/lab2.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635384855943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr32p32 addr32p32:convo_addr_stage_1_0 " "Elaborating entity \"addr32p32\" for hierarchy \"addr32p32:convo_addr_stage_1_0\"" {  } { { "lab2.sv" "convo_addr_stage_1_0" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/lab2.sv" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635384855950 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1635384871314 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/output_files/lab2.map.smsg " "Generated suppressed messages file C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/output_files/lab2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635384872148 ""}
{ "Info" "ICUT_CUT_NUMBER_VIRTUAL_IO" "93 " "Design contains 93 virtual pins; timing numbers associated with paths containing virtual pins are estimates" { { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_y\[0\] " "Pin \"o_y\[0\]\" is virtual output pin" {  } { { "lab2.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/lab2.sv" 17 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1635384872681 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_y\[1\] " "Pin \"o_y\[1\]\" is virtual output pin" {  } { { "lab2.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/lab2.sv" 17 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1635384872681 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_y\[2\] " "Pin \"o_y\[2\]\" is virtual output pin" {  } { { "lab2.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/lab2.sv" 17 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1635384872681 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_y\[3\] " "Pin \"o_y\[3\]\" is virtual output pin" {  } { { "lab2.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/lab2.sv" 17 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1635384872681 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_y\[4\] " "Pin \"o_y\[4\]\" is virtual output pin" {  } { { "lab2.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/lab2.sv" 17 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1635384872681 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_y\[5\] " "Pin \"o_y\[5\]\" is virtual output pin" {  } { { "lab2.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/lab2.sv" 17 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1635384872681 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_y\[6\] " "Pin \"o_y\[6\]\" is virtual output pin" {  } { { "lab2.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/lab2.sv" 17 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1635384872681 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_y\[7\] " "Pin \"o_y\[7\]\" is virtual output pin" {  } { { "lab2.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/lab2.sv" 17 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1635384872681 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_valid " "Pin \"o_valid\" is virtual output pin" {  } { { "lab2.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/lab2.sv" 14 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1635384872681 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ready " "Pin \"o_ready\" is virtual output pin" {  } { { "lab2.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/lab2.sv" 15 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1635384872681 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_ready " "Pin \"i_ready\" is virtual input pin" {  } { { "lab2.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/lab2.sv" 12 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1635384872681 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "reset " "Pin \"reset\" is virtual input pin" {  } { { "lab2.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/lab2.sv" 9 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1635384872681 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_valid " "Pin \"i_valid\" is virtual input pin" {  } { { "lab2.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/lab2.sv" 11 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1635384872681 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_x\[0\] " "Pin \"i_x\[0\]\" is virtual input pin" {  } { { "lab2.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/lab2.sv" 13 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1635384872681 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_x\[1\] " "Pin \"i_x\[1\]\" is virtual input pin" {  } { { "lab2.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/lab2.sv" 13 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1635384872681 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_x\[2\] " "Pin \"i_x\[2\]\" is virtual input pin" {  } { { "lab2.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/lab2.sv" 13 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1635384872681 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_x\[3\] " "Pin \"i_x\[3\]\" is virtual input pin" {  } { { "lab2.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/lab2.sv" 13 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1635384872681 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_x\[4\] " "Pin \"i_x\[4\]\" is virtual input pin" {  } { { "lab2.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/lab2.sv" 13 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1635384872681 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_x\[5\] " "Pin \"i_x\[5\]\" is virtual input pin" {  } { { "lab2.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/lab2.sv" 13 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1635384872681 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_x\[6\] " "Pin \"i_x\[6\]\" is virtual input pin" {  } { { "lab2.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/lab2.sv" 13 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1635384872681 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_x\[7\] " "Pin \"i_x\[7\]\" is virtual input pin" {  } { { "lab2.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/lab2.sv" 13 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1635384872681 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_f\[64\] " "Pin \"i_f\[64\]\" is virtual input pin" {  } { { "lab2.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/lab2.sv" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1635384872681 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_f\[65\] " "Pin \"i_f\[65\]\" is virtual input pin" {  } { { "lab2.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/lab2.sv" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1635384872681 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_f\[66\] " "Pin \"i_f\[66\]\" is virtual input pin" {  } { { "lab2.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/lab2.sv" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1635384872681 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_f\[67\] " "Pin \"i_f\[67\]\" is virtual input pin" {  } { { "lab2.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/lab2.sv" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1635384872681 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_f\[68\] " "Pin \"i_f\[68\]\" is virtual input pin" {  } { { "lab2.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/lab2.sv" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1635384872681 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_f\[69\] " "Pin \"i_f\[69\]\" is virtual input pin" {  } { { "lab2.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/lab2.sv" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1635384872681 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_f\[70\] " "Pin \"i_f\[70\]\" is virtual input pin" {  } { { "lab2.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/lab2.sv" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1635384872681 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_f\[71\] " "Pin \"i_f\[71\]\" is virtual input pin" {  } { { "lab2.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/lab2.sv" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1635384872681 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_f\[0\] " "Pin \"i_f\[0\]\" is virtual input pin" {  } { { "lab2.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/lab2.sv" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1635384872681 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_f\[1\] " "Pin \"i_f\[1\]\" is virtual input pin" {  } { { "lab2.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/lab2.sv" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1635384872681 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_f\[2\] " "Pin \"i_f\[2\]\" is virtual input pin" {  } { { "lab2.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/lab2.sv" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1635384872681 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_f\[3\] " "Pin \"i_f\[3\]\" is virtual input pin" {  } { { "lab2.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/lab2.sv" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1635384872681 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_f\[4\] " "Pin \"i_f\[4\]\" is virtual input pin" {  } { { "lab2.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/lab2.sv" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1635384872681 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_f\[5\] " "Pin \"i_f\[5\]\" is virtual input pin" {  } { { "lab2.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/lab2.sv" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1635384872681 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_f\[6\] " "Pin \"i_f\[6\]\" is virtual input pin" {  } { { "lab2.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/lab2.sv" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1635384872681 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_f\[7\] " "Pin \"i_f\[7\]\" is virtual input pin" {  } { { "lab2.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/lab2.sv" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1635384872681 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_f\[8\] " "Pin \"i_f\[8\]\" is virtual input pin" {  } { { "lab2.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/lab2.sv" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1635384872681 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_f\[9\] " "Pin \"i_f\[9\]\" is virtual input pin" {  } { { "lab2.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/lab2.sv" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1635384872681 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_f\[10\] " "Pin \"i_f\[10\]\" is virtual input pin" {  } { { "lab2.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/lab2.sv" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1635384872681 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_f\[11\] " "Pin \"i_f\[11\]\" is virtual input pin" {  } { { "lab2.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/lab2.sv" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1635384872681 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_f\[12\] " "Pin \"i_f\[12\]\" is virtual input pin" {  } { { "lab2.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/lab2.sv" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1635384872681 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_f\[13\] " "Pin \"i_f\[13\]\" is virtual input pin" {  } { { "lab2.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/lab2.sv" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1635384872681 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_f\[14\] " "Pin \"i_f\[14\]\" is virtual input pin" {  } { { "lab2.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/lab2.sv" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1635384872681 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_f\[15\] " "Pin \"i_f\[15\]\" is virtual input pin" {  } { { "lab2.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/lab2.sv" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1635384872681 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_f\[16\] " "Pin \"i_f\[16\]\" is virtual input pin" {  } { { "lab2.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/lab2.sv" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1635384872681 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_f\[17\] " "Pin \"i_f\[17\]\" is virtual input pin" {  } { { "lab2.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/lab2.sv" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1635384872681 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_f\[18\] " "Pin \"i_f\[18\]\" is virtual input pin" {  } { { "lab2.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/lab2.sv" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1635384872681 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_f\[19\] " "Pin \"i_f\[19\]\" is virtual input pin" {  } { { "lab2.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/lab2.sv" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1635384872681 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_f\[20\] " "Pin \"i_f\[20\]\" is virtual input pin" {  } { { "lab2.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/lab2.sv" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1635384872681 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_f\[21\] " "Pin \"i_f\[21\]\" is virtual input pin" {  } { { "lab2.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/lab2.sv" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1635384872681 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_f\[22\] " "Pin \"i_f\[22\]\" is virtual input pin" {  } { { "lab2.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/lab2.sv" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1635384872681 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_f\[23\] " "Pin \"i_f\[23\]\" is virtual input pin" {  } { { "lab2.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/lab2.sv" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1635384872681 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_f\[24\] " "Pin \"i_f\[24\]\" is virtual input pin" {  } { { "lab2.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/lab2.sv" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1635384872681 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_f\[25\] " "Pin \"i_f\[25\]\" is virtual input pin" {  } { { "lab2.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/lab2.sv" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1635384872681 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_f\[26\] " "Pin \"i_f\[26\]\" is virtual input pin" {  } { { "lab2.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/lab2.sv" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1635384872681 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_f\[27\] " "Pin \"i_f\[27\]\" is virtual input pin" {  } { { "lab2.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/lab2.sv" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1635384872681 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_f\[28\] " "Pin \"i_f\[28\]\" is virtual input pin" {  } { { "lab2.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/lab2.sv" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1635384872681 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_f\[29\] " "Pin \"i_f\[29\]\" is virtual input pin" {  } { { "lab2.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/lab2.sv" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1635384872681 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_f\[30\] " "Pin \"i_f\[30\]\" is virtual input pin" {  } { { "lab2.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/lab2.sv" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1635384872681 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_f\[31\] " "Pin \"i_f\[31\]\" is virtual input pin" {  } { { "lab2.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/lab2.sv" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1635384872681 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_f\[32\] " "Pin \"i_f\[32\]\" is virtual input pin" {  } { { "lab2.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/lab2.sv" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1635384872681 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_f\[33\] " "Pin \"i_f\[33\]\" is virtual input pin" {  } { { "lab2.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/lab2.sv" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1635384872681 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_f\[34\] " "Pin \"i_f\[34\]\" is virtual input pin" {  } { { "lab2.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/lab2.sv" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1635384872681 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_f\[35\] " "Pin \"i_f\[35\]\" is virtual input pin" {  } { { "lab2.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/lab2.sv" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1635384872681 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_f\[36\] " "Pin \"i_f\[36\]\" is virtual input pin" {  } { { "lab2.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/lab2.sv" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1635384872681 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_f\[37\] " "Pin \"i_f\[37\]\" is virtual input pin" {  } { { "lab2.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/lab2.sv" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1635384872681 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_f\[38\] " "Pin \"i_f\[38\]\" is virtual input pin" {  } { { "lab2.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/lab2.sv" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1635384872681 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_f\[39\] " "Pin \"i_f\[39\]\" is virtual input pin" {  } { { "lab2.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/lab2.sv" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1635384872681 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_f\[40\] " "Pin \"i_f\[40\]\" is virtual input pin" {  } { { "lab2.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/lab2.sv" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1635384872681 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_f\[41\] " "Pin \"i_f\[41\]\" is virtual input pin" {  } { { "lab2.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/lab2.sv" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1635384872681 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_f\[42\] " "Pin \"i_f\[42\]\" is virtual input pin" {  } { { "lab2.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/lab2.sv" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1635384872681 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_f\[43\] " "Pin \"i_f\[43\]\" is virtual input pin" {  } { { "lab2.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/lab2.sv" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1635384872681 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_f\[44\] " "Pin \"i_f\[44\]\" is virtual input pin" {  } { { "lab2.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/lab2.sv" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1635384872681 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_f\[45\] " "Pin \"i_f\[45\]\" is virtual input pin" {  } { { "lab2.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/lab2.sv" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1635384872681 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_f\[46\] " "Pin \"i_f\[46\]\" is virtual input pin" {  } { { "lab2.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/lab2.sv" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1635384872681 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_f\[47\] " "Pin \"i_f\[47\]\" is virtual input pin" {  } { { "lab2.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/lab2.sv" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1635384872681 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_f\[48\] " "Pin \"i_f\[48\]\" is virtual input pin" {  } { { "lab2.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/lab2.sv" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1635384872681 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_f\[49\] " "Pin \"i_f\[49\]\" is virtual input pin" {  } { { "lab2.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/lab2.sv" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1635384872681 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_f\[50\] " "Pin \"i_f\[50\]\" is virtual input pin" {  } { { "lab2.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/lab2.sv" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1635384872681 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_f\[51\] " "Pin \"i_f\[51\]\" is virtual input pin" {  } { { "lab2.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/lab2.sv" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1635384872681 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_f\[52\] " "Pin \"i_f\[52\]\" is virtual input pin" {  } { { "lab2.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/lab2.sv" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1635384872681 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_f\[53\] " "Pin \"i_f\[53\]\" is virtual input pin" {  } { { "lab2.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/lab2.sv" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1635384872681 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_f\[54\] " "Pin \"i_f\[54\]\" is virtual input pin" {  } { { "lab2.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/lab2.sv" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1635384872681 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_f\[55\] " "Pin \"i_f\[55\]\" is virtual input pin" {  } { { "lab2.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/lab2.sv" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1635384872681 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_f\[56\] " "Pin \"i_f\[56\]\" is virtual input pin" {  } { { "lab2.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/lab2.sv" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1635384872681 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_f\[57\] " "Pin \"i_f\[57\]\" is virtual input pin" {  } { { "lab2.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/lab2.sv" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1635384872681 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_f\[58\] " "Pin \"i_f\[58\]\" is virtual input pin" {  } { { "lab2.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/lab2.sv" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1635384872681 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_f\[59\] " "Pin \"i_f\[59\]\" is virtual input pin" {  } { { "lab2.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/lab2.sv" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1635384872681 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_f\[60\] " "Pin \"i_f\[60\]\" is virtual input pin" {  } { { "lab2.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/lab2.sv" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1635384872681 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_f\[61\] " "Pin \"i_f\[61\]\" is virtual input pin" {  } { { "lab2.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/lab2.sv" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1635384872681 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_f\[62\] " "Pin \"i_f\[62\]\" is virtual input pin" {  } { { "lab2.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/lab2.sv" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1635384872681 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_f\[63\] " "Pin \"i_f\[63\]\" is virtual input pin" {  } { { "lab2.sv" "" { Text "C:/Users/ZaKaye/Desktop/Pixiv/MEng Study 2021 Fall/FPGA/lab2/lab2-fpga-1/lab2.sv" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1635384872681 ""}  } {  } 0 15717 "Design contains %1!d! virtual pins; timing numbers associated with paths containing virtual pins are estimates" 0 0 "Analysis & Synthesis" 0 -1 1635384872681 ""}
{ "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_valid~0 " "Ignored Virtual Pin assignment to node \"o_valid~0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635384872687 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9871 " "Implemented 9871 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1635384872840 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1635384872840 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9861 " "Implemented 9861 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1635384872840 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "9 " "Implemented 9 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1635384872840 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1635384872840 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4907 " "Peak virtual memory: 4907 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1635384872862 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 27 21:34:32 2021 " "Processing ended: Wed Oct 27 21:34:32 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1635384872862 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1635384872862 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1635384872862 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1635384872862 ""}
