// Seed: 193137993
module module_0 (
    input wand id_0,
    input supply1 id_1,
    input wand id_2,
    input tri id_3,
    input tri1 id_4,
    output wor id_5,
    input tri id_6,
    output supply1 id_7,
    output wire id_8,
    input wand id_9
);
  assign id_8 = 1;
endmodule
module module_1 (
    input wor id_0,
    output logic id_1,
    output tri id_2
    , id_37,
    input uwire id_3,
    input tri0 id_4
    , id_38,
    input wor id_5,
    output tri1 id_6,
    input uwire id_7,
    output wire id_8,
    output tri id_9,
    input tri id_10,
    input wand id_11,
    output wire id_12,
    output tri1 id_13,
    input wor id_14,
    output tri0 id_15,
    output wire id_16,
    output supply1 id_17,
    output uwire id_18,
    input wor id_19,
    output wor id_20,
    input logic id_21,
    input wand id_22,
    output supply1 id_23,
    output wor id_24,
    input supply1 id_25,
    input tri0 id_26,
    output wor id_27,
    output tri0 id_28,
    output wire id_29,
    input logic id_30,
    output wire id_31,
    output wire id_32,
    input wire id_33,
    input tri0 id_34,
    input supply0 id_35
);
  module_0(
      id_34, id_26, id_35, id_5, id_10, id_15, id_19, id_9, id_15, id_35
  );
  wire id_39;
  wire id_40;
  xnor (
      id_9,
      id_35,
      id_37,
      id_11,
      id_26,
      id_4,
      id_3,
      id_38,
      id_0,
      id_33,
      id_34,
      id_22,
      id_10,
      id_14,
      id_19,
      id_5,
      id_7,
      id_25,
      id_30,
      id_21
  );
  final begin
    #1 id_1 = id_21;
  end
  always @(*) id_1 <= id_30;
endmodule
