
*** Running vivado
    with args -log top_VGA_CAMERA.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_VGA_CAMERA.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top_VGA_CAMERA.tcl -notrace
Command: synth_design -top top_VGA_CAMERA -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21712
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1107.305 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_VGA_CAMERA' [D:/GitHub/verilog/Verilog/TeamProject_StereoDepth/TeamProject_StereoDepth.srcs/sources_1/imports/new/top_VGA_CAMERA.sv:3]
INFO: [Synth 8-6157] synthesizing module 'camera_configure' [D:/GitHub/verilog/Verilog/TeamProject_StereoDepth/TeamProject_StereoDepth.srcs/sources_1/imports/Downloads/camera_configure.v:23]
	Parameter CLK_FREQ bound to: 25000000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'OV7670_config_rom' [D:/GitHub/verilog/Verilog/TeamProject_StereoDepth/TeamProject_StereoDepth.srcs/sources_1/imports/Downloads/OV7670_config_rom.v:3]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_config_rom' (1#1) [D:/GitHub/verilog/Verilog/TeamProject_StereoDepth/TeamProject_StereoDepth.srcs/sources_1/imports/Downloads/OV7670_config_rom.v:3]
INFO: [Synth 8-6157] synthesizing module 'OV7670_config' [D:/GitHub/verilog/Verilog/TeamProject_StereoDepth/TeamProject_StereoDepth.srcs/sources_1/imports/Downloads/OV7670_config.v:23]
	Parameter CLK_FREQ bound to: 25000000 - type: integer 
	Parameter FSM_IDLE bound to: 0 - type: integer 
	Parameter FSM_SEND_CMD bound to: 1 - type: integer 
	Parameter FSM_DONE bound to: 2 - type: integer 
	Parameter FSM_TIMER bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/GitHub/verilog/Verilog/TeamProject_StereoDepth/TeamProject_StereoDepth.srcs/sources_1/imports/Downloads/OV7670_config.v:56]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_config' (2#1) [D:/GitHub/verilog/Verilog/TeamProject_StereoDepth/TeamProject_StereoDepth.srcs/sources_1/imports/Downloads/OV7670_config.v:23]
INFO: [Synth 8-6157] synthesizing module 'SCCB_interface' [D:/GitHub/verilog/Verilog/TeamProject_StereoDepth/TeamProject_StereoDepth.srcs/sources_1/imports/Downloads/SCCB_interface.v:23]
	Parameter CLK_FREQ bound to: 25000000 - type: integer 
	Parameter SCCB_FREQ bound to: 100000 - type: integer 
	Parameter CAMERA_ADDR bound to: 8'b01000010 
	Parameter FSM_IDLE bound to: 0 - type: integer 
	Parameter FSM_START_SIGNAL bound to: 1 - type: integer 
	Parameter FSM_LOAD_BYTE bound to: 2 - type: integer 
	Parameter FSM_TX_BYTE_1 bound to: 3 - type: integer 
	Parameter FSM_TX_BYTE_2 bound to: 4 - type: integer 
	Parameter FSM_TX_BYTE_3 bound to: 5 - type: integer 
	Parameter FSM_TX_BYTE_4 bound to: 6 - type: integer 
	Parameter FSM_END_SIGNAL_1 bound to: 7 - type: integer 
	Parameter FSM_END_SIGNAL_2 bound to: 8 - type: integer 
	Parameter FSM_END_SIGNAL_3 bound to: 9 - type: integer 
	Parameter FSM_END_SIGNAL_4 bound to: 10 - type: integer 
	Parameter FSM_DONE bound to: 11 - type: integer 
	Parameter FSM_TIMER bound to: 12 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/GitHub/verilog/Verilog/TeamProject_StereoDepth/TeamProject_StereoDepth.srcs/sources_1/imports/Downloads/SCCB_interface.v:72]
INFO: [Synth 8-6155] done synthesizing module 'SCCB_interface' (3#1) [D:/GitHub/verilog/Verilog/TeamProject_StereoDepth/TeamProject_StereoDepth.srcs/sources_1/imports/Downloads/SCCB_interface.v:23]
INFO: [Synth 8-6155] done synthesizing module 'camera_configure' (4#1) [D:/GitHub/verilog/Verilog/TeamProject_StereoDepth/TeamProject_StereoDepth.srcs/sources_1/imports/Downloads/camera_configure.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [D:/GitHub/verilog/Verilog/TeamProject_StereoDepth/TeamProject_StereoDepth.runs/synth_1/.Xil/Vivado-21140-DESKTOP-7CFQ9ND/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (5#1) [D:/GitHub/verilog/Verilog/TeamProject_StereoDepth/TeamProject_StereoDepth.runs/synth_1/.Xil/Vivado-21140-DESKTOP-7CFQ9ND/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'rbt2gray' [D:/GitHub/verilog/Verilog/TeamProject_StereoDepth/TeamProject_StereoDepth.srcs/sources_1/imports/new/top_VGA_CAMERA.sv:350]
	Parameter RW bound to: 8'b01001100 
	Parameter GW bound to: 8'b10010110 
	Parameter BW bound to: 8'b00011110 
INFO: [Synth 8-6155] done synthesizing module 'rbt2gray' (6#1) [D:/GitHub/verilog/Verilog/TeamProject_StereoDepth/TeamProject_StereoDepth.srcs/sources_1/imports/new/top_VGA_CAMERA.sv:350]
INFO: [Synth 8-6157] synthesizing module 'display_mux_2x1' [D:/GitHub/verilog/Verilog/TeamProject_StereoDepth/TeamProject_StereoDepth.srcs/sources_1/imports/new/top_VGA_CAMERA.sv:322]
INFO: [Synth 8-6155] done synthesizing module 'display_mux_2x1' (7#1) [D:/GitHub/verilog/Verilog/TeamProject_StereoDepth/TeamProject_StereoDepth.srcs/sources_1/imports/new/top_VGA_CAMERA.sv:322]
INFO: [Synth 8-6157] synthesizing module 'ov7670_SetData' [D:/GitHub/verilog/Verilog/TeamProject_StereoDepth/TeamProject_StereoDepth.srcs/sources_1/imports/new/ov7670_SetData.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ov7670_SetData' (8#1) [D:/GitHub/verilog/Verilog/TeamProject_StereoDepth/TeamProject_StereoDepth.srcs/sources_1/imports/new/ov7670_SetData.sv:3]
WARNING: [Synth 8-689] width (15) of port connection 'wAddr' does not match port width (17) of module 'ov7670_SetData' [D:/GitHub/verilog/Verilog/TeamProject_StereoDepth/TeamProject_StereoDepth.srcs/sources_1/imports/new/top_VGA_CAMERA.sv:123]
WARNING: [Synth 8-689] width (15) of port connection 'wAddr' does not match port width (17) of module 'ov7670_SetData' [D:/GitHub/verilog/Verilog/TeamProject_StereoDepth/TeamProject_StereoDepth.srcs/sources_1/imports/new/top_VGA_CAMERA.sv:134]
INFO: [Synth 8-6157] synthesizing module 'Disparity_Map' [D:/GitHub/verilog/Verilog/TeamProject_StereoDepth/TeamProject_StereoDepth.srcs/sources_1/new/Disparity_Map.sv:23]
	Parameter INIT bound to: 4'b0001 
	Parameter SAD_COMPUTE bound to: 4'b0010 
	Parameter STORE_RESULT bound to: 4'b0100 
	Parameter DONE bound to: 4'b1000 
INFO: [Synth 8-155] case statement is not full and has no default [D:/GitHub/verilog/Verilog/TeamProject_StereoDepth/TeamProject_StereoDepth.srcs/sources_1/new/Disparity_Map.sv:94]

*** Running vivado
    with args -log top_VGA_CAMERA.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_VGA_CAMERA.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top_VGA_CAMERA.tcl -notrace
Command: synth_design -top top_VGA_CAMERA -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7404
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1085.391 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_VGA_CAMERA' [D:/GitHub/verilog/Verilog/TeamProject_StereoDepth/TeamProject_StereoDepth.srcs/sources_1/imports/new/top_VGA_CAMERA.sv:3]
INFO: [Synth 8-6157] synthesizing module 'camera_configure' [D:/GitHub/verilog/Verilog/TeamProject_StereoDepth/TeamProject_StereoDepth.srcs/sources_1/imports/Downloads/camera_configure.v:23]
	Parameter CLK_FREQ bound to: 25000000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'OV7670_config_rom' [D:/GitHub/verilog/Verilog/TeamProject_StereoDepth/TeamProject_StereoDepth.srcs/sources_1/imports/Downloads/OV7670_config_rom.v:3]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_config_rom' (1#1) [D:/GitHub/verilog/Verilog/TeamProject_StereoDepth/TeamProject_StereoDepth.srcs/sources_1/imports/Downloads/OV7670_config_rom.v:3]
INFO: [Synth 8-6157] synthesizing module 'OV7670_config' [D:/GitHub/verilog/Verilog/TeamProject_StereoDepth/TeamProject_StereoDepth.srcs/sources_1/imports/Downloads/OV7670_config.v:23]
	Parameter CLK_FREQ bound to: 25000000 - type: integer 
	Parameter FSM_IDLE bound to: 0 - type: integer 
	Parameter FSM_SEND_CMD bound to: 1 - type: integer 
	Parameter FSM_DONE bound to: 2 - type: integer 
	Parameter FSM_TIMER bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/GitHub/verilog/Verilog/TeamProject_StereoDepth/TeamProject_StereoDepth.srcs/sources_1/imports/Downloads/OV7670_config.v:56]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_config' (2#1) [D:/GitHub/verilog/Verilog/TeamProject_StereoDepth/TeamProject_StereoDepth.srcs/sources_1/imports/Downloads/OV7670_config.v:23]
INFO: [Synth 8-6157] synthesizing module 'SCCB_interface' [D:/GitHub/verilog/Verilog/TeamProject_StereoDepth/TeamProject_StereoDepth.srcs/sources_1/imports/Downloads/SCCB_interface.v:23]
	Parameter CLK_FREQ bound to: 25000000 - type: integer 
	Parameter SCCB_FREQ bound to: 100000 - type: integer 
	Parameter CAMERA_ADDR bound to: 8'b01000010 
	Parameter FSM_IDLE bound to: 0 - type: integer 
	Parameter FSM_START_SIGNAL bound to: 1 - type: integer 
	Parameter FSM_LOAD_BYTE bound to: 2 - type: integer 
	Parameter FSM_TX_BYTE_1 bound to: 3 - type: integer 
	Parameter FSM_TX_BYTE_2 bound to: 4 - type: integer 
	Parameter FSM_TX_BYTE_3 bound to: 5 - type: integer 
	Parameter FSM_TX_BYTE_4 bound to: 6 - type: integer 
	Parameter FSM_END_SIGNAL_1 bound to: 7 - type: integer 
	Parameter FSM_END_SIGNAL_2 bound to: 8 - type: integer 
	Parameter FSM_END_SIGNAL_3 bound to: 9 - type: integer 
	Parameter FSM_END_SIGNAL_4 bound to: 10 - type: integer 
	Parameter FSM_DONE bound to: 11 - type: integer 
	Parameter FSM_TIMER bound to: 12 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/GitHub/verilog/Verilog/TeamProject_StereoDepth/TeamProject_StereoDepth.srcs/sources_1/imports/Downloads/SCCB_interface.v:72]
INFO: [Synth 8-6155] done synthesizing module 'SCCB_interface' (3#1) [D:/GitHub/verilog/Verilog/TeamProject_StereoDepth/TeamProject_StereoDepth.srcs/sources_1/imports/Downloads/SCCB_interface.v:23]
INFO: [Synth 8-6155] done synthesizing module 'camera_configure' (4#1) [D:/GitHub/verilog/Verilog/TeamProject_StereoDepth/TeamProject_StereoDepth.srcs/sources_1/imports/Downloads/camera_configure.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [D:/GitHub/verilog/Verilog/TeamProject_StereoDepth/TeamProject_StereoDepth.runs/synth_1/.Xil/Vivado-16708-DESKTOP-7CFQ9ND/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (5#1) [D:/GitHub/verilog/Verilog/TeamProject_StereoDepth/TeamProject_StereoDepth.runs/synth_1/.Xil/Vivado-16708-DESKTOP-7CFQ9ND/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'rbt2gray' [D:/GitHub/verilog/Verilog/TeamProject_StereoDepth/TeamProject_StereoDepth.srcs/sources_1/imports/new/top_VGA_CAMERA.sv:350]
	Parameter RW bound to: 8'b01001100 
	Parameter GW bound to: 8'b10010110 
	Parameter BW bound to: 8'b00011110 
INFO: [Synth 8-6155] done synthesizing module 'rbt2gray' (6#1) [D:/GitHub/verilog/Verilog/TeamProject_StereoDepth/TeamProject_StereoDepth.srcs/sources_1/imports/new/top_VGA_CAMERA.sv:350]
INFO: [Synth 8-6157] synthesizing module 'display_mux_2x1' [D:/GitHub/verilog/Verilog/TeamProject_StereoDepth/TeamProject_StereoDepth.srcs/sources_1/imports/new/top_VGA_CAMERA.sv:322]
INFO: [Synth 8-6155] done synthesizing module 'display_mux_2x1' (7#1) [D:/GitHub/verilog/Verilog/TeamProject_StereoDepth/TeamProject_StereoDepth.srcs/sources_1/imports/new/top_VGA_CAMERA.sv:322]
INFO: [Synth 8-6157] synthesizing module 'ov7670_SetData' [D:/GitHub/verilog/Verilog/TeamProject_StereoDepth/TeamProject_StereoDepth.srcs/sources_1/imports/new/ov7670_SetData.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ov7670_SetData' (8#1) [D:/GitHub/verilog/Verilog/TeamProject_StereoDepth/TeamProject_StereoDepth.srcs/sources_1/imports/new/ov7670_SetData.sv:3]
WARNING: [Synth 8-689] width (15) of port connection 'wAddr' does not match port width (17) of module 'ov7670_SetData' [D:/GitHub/verilog/Verilog/TeamProject_StereoDepth/TeamProject_StereoDepth.srcs/sources_1/imports/new/top_VGA_CAMERA.sv:123]
WARNING: [Synth 8-689] width (15) of port connection 'wAddr' does not match port width (17) of module 'ov7670_SetData' [D:/GitHub/verilog/Verilog/TeamProject_StereoDepth/TeamProject_StereoDepth.srcs/sources_1/imports/new/top_VGA_CAMERA.sv:134]
INFO: [Synth 8-6157] synthesizing module 'Disparity_Map' [D:/GitHub/verilog/Verilog/TeamProject_StereoDepth/TeamProject_StereoDepth.srcs/sources_1/new/Disparity_Map.sv:23]
	Parameter INIT bound to: 4'b0001 
	Parameter SAD_COMPUTE bound to: 4'b0010 
	Parameter STORE_RESULT bound to: 4'b0100 
	Parameter DONE bound to: 4'b1000 
INFO: [Synth 8-155] case statement is not full and has no default [D:/GitHub/verilog/Verilog/TeamProject_StereoDepth/TeamProject_StereoDepth.srcs/sources_1/new/Disparity_Map.sv:94]
