#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Dec 17 14:19:34 2020
# Process ID: 12584
# Current directory: D:/Facultate/SSC_Proiect/SSC_ESP32
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5392 D:\Facultate\SSC_Proiect\SSC_ESP32\SSC_ESP32.xpr
# Log file: D:/Facultate/SSC_Proiect/SSC_ESP32/vivado.log
# Journal file: D:/Facultate/SSC_Proiect/SSC_ESP32\vivado.jou
#-----------------------------------------------------------
start_gui
oopen_project D:/Facultate/SSC_Proiect/SSC_ESP32/SSC_ESP32.xprSScanning sources...FFinished scanning sourcesIINFO: [IP_Flow 19-234] Refreshing IP repositoriesIINFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Facultate/SSC_Proiect/vivado-library-2018.2-2.1'.INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 948.105 ; gain = 213.914
update_compile_order -fileset sources_1
launch_sdk -workspace D:/Facultate/SSC_Proiect/SSC_ESP32/SSC_ESP32.sdk -hwspec D:/Facultate/SSC_Proiect/SSC_ESP32/SSC_ESP32.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/Facultate/SSC_Proiect/SSC_ESP32/SSC_ESP32.sdk -hwspec D:/Facultate/SSC_Proiect/SSC_ESP32/SSC_ESP32.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {D:/Facultate/SSC_Proiect/SSC_ESP32/SSC_ESP32.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- digilentinc.com:user:PmodESP32:1.0 - PmodESP32_0
Adding cell -- xilinx.com:ip:microblaze:10.0 - microblaze_0
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_0_100M
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Successfully read diagram <design_1> from BD file <D:/Facultate/SSC_Proiect/SSC_ESP32/SSC_ESP32.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1059.730 ; gain = 100.863
exit
INFO: [Common 17-206] Exiting Vivado at Thu Dec 17 15:13:54 2020...
