Release 14.7 - par P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Tue Jun 24 15:17:32 2014

All signals are completely routed.

WARNING:ParHelpers:361 - There are 3 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   in_ADAT_Taktflanke<0>_IBUF
   in_ADAT_Taktwahl<0>_IBUF
   in_ADAT_Taktwahl<1>_IBUF


