

================================================================
== Vitis HLS Report for 'operator_Pipeline_VITIS_LOOP_92_2'
================================================================
* Date:           Tue Feb  8 15:34:39 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban_interface
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.100 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        5|  30.000 ns|  50.000 ns|    3|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_92_2  |        1|        3|         1|          1|          1|  1 ~ 3|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      35|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|      14|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      90|    -|
|Register         |        -|     -|     200|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     200|     139|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------+---------------+---------+----+---+----+-----+
    |      Instance     |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------+---------------+---------+----+---+----+-----+
    |mux_32_32_1_1_U94  |mux_32_32_1_1  |        0|   0|  0|  14|    0|
    +-------------------+---------------+---------+----+---+----+-----+
    |Total              |               |        0|   0|  0|  14|    0|
    +-------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln93_1_fu_187_p2  |         +|   0|  0|   9|           2|           1|
    |add_ln93_fu_205_p2    |         +|   0|  0|  10|           3|           1|
    |ap_condition_195      |       and|   0|  0|   2|           1|           1|
    |ap_condition_199      |       and|   0|  0|   2|           1|           1|
    |ap_condition_202      |       and|   0|  0|   2|           1|           1|
    |icmp_ln92_fu_182_p2   |      icmp|   0|  0|   8|           2|           2|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  35|          11|           9|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |base_fu_52               |   9|          2|    2|          4|
    |c_num_1_1_fu_64          |   9|          2|   32|         64|
    |c_num_1_2_fu_68          |   9|          2|   32|         64|
    |c_num_1_3_fu_72          |   9|          2|   32|         64|
    |c_num_1_4_fu_76          |   9|          2|   32|         64|
    |c_num_1_5_fu_80          |   9|          2|   32|         64|
    |c_num_1_fu_60            |   9|          2|   32|         64|
    |idx_fu_56                |   9|          2|    3|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  90|         20|  199|        398|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |base_fu_52               |   2|   0|    2|          0|
    |c_num_1_1_fu_64          |  32|   0|   32|          0|
    |c_num_1_2_fu_68          |  32|   0|   32|          0|
    |c_num_1_3_fu_72          |  32|   0|   32|          0|
    |c_num_1_4_fu_76          |  32|   0|   32|          0|
    |c_num_1_5_fu_80          |  32|   0|   32|          0|
    |c_num_1_fu_60            |  32|   0|   32|          0|
    |idx_fu_56                |   3|   0|    3|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 200|   0|  200|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+------------------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+---------------------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk                           |   in|    1|  ap_ctrl_hs|  operator/_Pipeline_VITIS_LOOP_92_2|  return value|
|ap_rst                           |   in|    1|  ap_ctrl_hs|  operator/_Pipeline_VITIS_LOOP_92_2|  return value|
|ap_start                         |   in|    1|  ap_ctrl_hs|  operator/_Pipeline_VITIS_LOOP_92_2|  return value|
|ap_done                          |  out|    1|  ap_ctrl_hs|  operator/_Pipeline_VITIS_LOOP_92_2|  return value|
|ap_idle                          |  out|    1|  ap_ctrl_hs|  operator/_Pipeline_VITIS_LOOP_92_2|  return value|
|ap_ready                         |  out|    1|  ap_ctrl_hs|  operator/_Pipeline_VITIS_LOOP_92_2|  return value|
|tmp_66                           |   in|   32|     ap_none|                              tmp_66|        scalar|
|tmp_65                           |   in|   32|     ap_none|                              tmp_65|        scalar|
|tmp_64                           |   in|   32|     ap_none|                              tmp_64|        scalar|
|zext_ln92                        |   in|    2|     ap_none|                           zext_ln92|        scalar|
|xor_ln92                         |   in|    2|     ap_none|                            xor_ln92|        scalar|
|c_num_load_221_out               |  out|   32|      ap_vld|                  c_num_load_221_out|       pointer|
|c_num_load_221_out_ap_vld        |  out|    1|      ap_vld|                  c_num_load_221_out|       pointer|
|c_num_load15_out                 |  out|   32|      ap_vld|                    c_num_load15_out|       pointer|
|c_num_load15_out_ap_vld          |  out|    1|      ap_vld|                    c_num_load15_out|       pointer|
|num_res_assign_load9_out         |  out|   32|      ap_vld|            num_res_assign_load9_out|       pointer|
|num_res_assign_load9_out_ap_vld  |  out|    1|      ap_vld|            num_res_assign_load9_out|       pointer|
+---------------------------------+-----+-----+------------+------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%base = alloca i32 1"   --->   Operation 4 'alloca' 'base' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 5 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%c_num_1 = alloca i32 1"   --->   Operation 6 'alloca' 'c_num_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%c_num_1_1 = alloca i32 1"   --->   Operation 7 'alloca' 'c_num_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%c_num_1_2 = alloca i32 1"   --->   Operation 8 'alloca' 'c_num_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%c_num_1_3 = alloca i32 1"   --->   Operation 9 'alloca' 'c_num_1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%c_num_1_4 = alloca i32 1"   --->   Operation 10 'alloca' 'c_num_1_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%c_num_1_5 = alloca i32 1"   --->   Operation 11 'alloca' 'c_num_1_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%xor_ln92_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %xor_ln92"   --->   Operation 12 'read' 'xor_ln92_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln92_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %zext_ln92"   --->   Operation 13 'read' 'zext_ln92_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_64_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_64"   --->   Operation 14 'read' 'tmp_64_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_65_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_65"   --->   Operation 15 'read' 'tmp_65_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_66_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_66"   --->   Operation 16 'read' 'tmp_66_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln92_cast = zext i2 %zext_ln92_read"   --->   Operation 17 'zext' 'zext_ln92_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %tmp_66_read, i32 %c_num_1_5"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %tmp_65_read, i32 %c_num_1_4"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %tmp_64_read, i32 %c_num_1_3"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %tmp_66_read, i32 %c_num_1_2"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %tmp_65_read, i32 %c_num_1_1"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 23 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %tmp_64_read, i32 %c_num_1"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 %zext_ln92_cast, i3 %idx"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln0 = store i2 0, i2 %base"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.09>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%base_1 = load i2 %base" [../src/ban.cpp:93]   --->   Operation 27 'load' 'base_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 28 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.44ns)   --->   "%icmp_ln92 = icmp_eq  i2 %base_1, i2 %xor_ln92_read" [../src/ban.cpp:92]   --->   Operation 29 'icmp' 'icmp_ln92' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 3, i64 0"   --->   Operation 30 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.54ns)   --->   "%add_ln93_1 = add i2 %base_1, i2 1" [../src/ban.cpp:93]   --->   Operation 31 'add' 'add_ln93_1' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln92 = br i1 %icmp_ln92, void %.split3, void %._crit_edge8.i.exitStub" [../src/ban.cpp:92]   --->   Operation 32 'br' 'br_ln92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%idx_load = load i3 %idx" [../src/ban.cpp:93]   --->   Operation 33 'load' 'idx_load' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%c_num_1_3_load = load i32 %c_num_1_3" [../src/ban.cpp:93]   --->   Operation 34 'load' 'c_num_1_3_load' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%c_num_1_4_load = load i32 %c_num_1_4" [../src/ban.cpp:93]   --->   Operation 35 'load' 'c_num_1_4_load' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%c_num_1_5_load = load i32 %c_num_1_5" [../src/ban.cpp:93]   --->   Operation 36 'load' 'c_num_1_5_load' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [../src/ban.cpp:81]   --->   Operation 37 'specloopname' 'specloopname_ln81' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.67ns)   --->   "%add_ln93 = add i3 %idx_load, i3 1" [../src/ban.cpp:93]   --->   Operation 38 'add' 'add_ln93' <Predicate = (!icmp_ln92)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln93 = trunc i3 %idx_load" [../src/ban.cpp:93]   --->   Operation 39 'trunc' 'trunc_ln93' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.47ns)   --->   "%c_num_1_7 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %c_num_1_3_load, i32 %c_num_1_4_load, i32 %c_num_1_5_load, i2 %trunc_ln93" [../src/ban.cpp:93]   --->   Operation 40 'mux' 'c_num_1_7' <Predicate = (!icmp_ln92)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.58ns)   --->   "%switch_ln93 = switch i2 %base_1, void %branch8, i2 0, void %.split3..split349_crit_edge, i2 1, void %.split3..split349_crit_edge7" [../src/ban.cpp:93]   --->   Operation 41 'switch' 'switch_ln93' <Predicate = (!icmp_ln92)> <Delay = 0.58>
ST_2 : Operation 42 [1/1] (0.42ns)   --->   "%store_ln93 = store i32 %c_num_1_7, i32 %c_num_1_4" [../src/ban.cpp:93]   --->   Operation 42 'store' 'store_ln93' <Predicate = (!icmp_ln92 & base_1 == 1)> <Delay = 0.42>
ST_2 : Operation 43 [1/1] (0.42ns)   --->   "%store_ln93 = store i32 %c_num_1_7, i32 %c_num_1_1" [../src/ban.cpp:93]   --->   Operation 43 'store' 'store_ln93' <Predicate = (!icmp_ln92 & base_1 == 1)> <Delay = 0.42>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln93 = br void %.split349" [../src/ban.cpp:93]   --->   Operation 44 'br' 'br_ln93' <Predicate = (!icmp_ln92 & base_1 == 1)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.42ns)   --->   "%store_ln93 = store i32 %c_num_1_7, i32 %c_num_1_3" [../src/ban.cpp:93]   --->   Operation 45 'store' 'store_ln93' <Predicate = (!icmp_ln92 & base_1 == 0)> <Delay = 0.42>
ST_2 : Operation 46 [1/1] (0.42ns)   --->   "%store_ln93 = store i32 %c_num_1_7, i32 %c_num_1" [../src/ban.cpp:93]   --->   Operation 46 'store' 'store_ln93' <Predicate = (!icmp_ln92 & base_1 == 0)> <Delay = 0.42>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln93 = br void %.split349" [../src/ban.cpp:93]   --->   Operation 47 'br' 'br_ln93' <Predicate = (!icmp_ln92 & base_1 == 0)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.42ns)   --->   "%store_ln93 = store i32 %c_num_1_7, i32 %c_num_1_5" [../src/ban.cpp:93]   --->   Operation 48 'store' 'store_ln93' <Predicate = (!icmp_ln92 & base_1 != 0 & base_1 != 1)> <Delay = 0.42>
ST_2 : Operation 49 [1/1] (0.42ns)   --->   "%store_ln93 = store i32 %c_num_1_7, i32 %c_num_1_2" [../src/ban.cpp:93]   --->   Operation 49 'store' 'store_ln93' <Predicate = (!icmp_ln92 & base_1 != 0 & base_1 != 1)> <Delay = 0.42>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln93 = br void %.split349" [../src/ban.cpp:93]   --->   Operation 50 'br' 'br_ln93' <Predicate = (!icmp_ln92 & base_1 != 0 & base_1 != 1)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.42ns)   --->   "%store_ln93 = store i3 %add_ln93, i3 %idx" [../src/ban.cpp:93]   --->   Operation 51 'store' 'store_ln93' <Predicate = (!icmp_ln92)> <Delay = 0.42>
ST_2 : Operation 52 [1/1] (0.42ns)   --->   "%store_ln93 = store i2 %add_ln93_1, i2 %base" [../src/ban.cpp:93]   --->   Operation 52 'store' 'store_ln93' <Predicate = (!icmp_ln92)> <Delay = 0.42>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 53 'br' 'br_ln0' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%c_num_1_load = load i32 %c_num_1"   --->   Operation 54 'load' 'c_num_1_load' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%c_num_1_1_load = load i32 %c_num_1_1"   --->   Operation 55 'load' 'c_num_1_1_load' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%c_num_1_2_load = load i32 %c_num_1_2"   --->   Operation 56 'load' 'c_num_1_2_load' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %c_num_load_221_out, i32 %c_num_1_2_load"   --->   Operation 57 'write' 'write_ln0' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %c_num_load15_out, i32 %c_num_1_1_load"   --->   Operation 58 'write' 'write_ln0' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %num_res_assign_load9_out, i32 %c_num_1_load"   --->   Operation 59 'write' 'write_ln0' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 60 'ret' 'ret_ln0' <Predicate = (icmp_ln92)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ tmp_66]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_65]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_64]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln92]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ xor_ln92]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c_num_load_221_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ c_num_load15_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ num_res_assign_load9_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
base              (alloca           ) [ 011]
idx               (alloca           ) [ 011]
c_num_1           (alloca           ) [ 011]
c_num_1_1         (alloca           ) [ 011]
c_num_1_2         (alloca           ) [ 011]
c_num_1_3         (alloca           ) [ 011]
c_num_1_4         (alloca           ) [ 011]
c_num_1_5         (alloca           ) [ 011]
xor_ln92_read     (read             ) [ 011]
zext_ln92_read    (read             ) [ 000]
tmp_64_read       (read             ) [ 000]
tmp_65_read       (read             ) [ 000]
tmp_66_read       (read             ) [ 000]
zext_ln92_cast    (zext             ) [ 000]
store_ln0         (store            ) [ 000]
store_ln0         (store            ) [ 000]
store_ln0         (store            ) [ 000]
store_ln0         (store            ) [ 000]
store_ln0         (store            ) [ 000]
store_ln0         (store            ) [ 000]
store_ln0         (store            ) [ 000]
store_ln0         (store            ) [ 000]
br_ln0            (br               ) [ 000]
base_1            (load             ) [ 011]
specpipeline_ln0  (specpipeline     ) [ 000]
icmp_ln92         (icmp             ) [ 011]
empty             (speclooptripcount) [ 000]
add_ln93_1        (add              ) [ 000]
br_ln92           (br               ) [ 000]
idx_load          (load             ) [ 000]
c_num_1_3_load    (load             ) [ 000]
c_num_1_4_load    (load             ) [ 000]
c_num_1_5_load    (load             ) [ 000]
specloopname_ln81 (specloopname     ) [ 000]
add_ln93          (add              ) [ 000]
trunc_ln93        (trunc            ) [ 000]
c_num_1_7         (mux              ) [ 000]
switch_ln93       (switch           ) [ 000]
store_ln93        (store            ) [ 000]
store_ln93        (store            ) [ 000]
br_ln93           (br               ) [ 000]
store_ln93        (store            ) [ 000]
store_ln93        (store            ) [ 000]
br_ln93           (br               ) [ 000]
store_ln93        (store            ) [ 000]
store_ln93        (store            ) [ 000]
br_ln93           (br               ) [ 000]
store_ln93        (store            ) [ 000]
store_ln93        (store            ) [ 000]
br_ln0            (br               ) [ 000]
c_num_1_load      (load             ) [ 000]
c_num_1_1_load    (load             ) [ 000]
c_num_1_2_load    (load             ) [ 000]
write_ln0         (write            ) [ 000]
write_ln0         (write            ) [ 000]
write_ln0         (write            ) [ 000]
ret_ln0           (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="tmp_66">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_66"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="tmp_65">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_65"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="tmp_64">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_64"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="zext_ln92">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln92"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="xor_ln92">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xor_ln92"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="c_num_load_221_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_num_load_221_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="c_num_load15_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_num_load15_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="num_res_assign_load9_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_res_assign_load9_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3float.i2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="base_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="base/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="idx_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="c_num_1_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c_num_1/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="c_num_1_1_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c_num_1_1/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="c_num_1_2_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c_num_1_2/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="c_num_1_3_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c_num_1_3/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="c_num_1_4_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c_num_1_4/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="c_num_1_5_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c_num_1_5/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="xor_ln92_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="2" slack="0"/>
<pin id="86" dir="0" index="1" bw="2" slack="0"/>
<pin id="87" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="xor_ln92_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="zext_ln92_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="2" slack="0"/>
<pin id="92" dir="0" index="1" bw="2" slack="0"/>
<pin id="93" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln92_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="tmp_64_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_64_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="tmp_65_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_65_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="tmp_66_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_66_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="write_ln0_write_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="0" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="0" index="2" bw="32" slack="0"/>
<pin id="118" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="write_ln0_write_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="0" slack="0"/>
<pin id="123" dir="0" index="1" bw="32" slack="0"/>
<pin id="124" dir="0" index="2" bw="32" slack="0"/>
<pin id="125" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="write_ln0_write_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="0" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="0" index="2" bw="32" slack="0"/>
<pin id="132" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="zext_ln92_cast_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="2" slack="0"/>
<pin id="137" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln92_cast/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="store_ln0_store_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="32" slack="0"/>
<pin id="142" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="store_ln0_store_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="store_ln0_store_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="0"/>
<pin id="151" dir="0" index="1" bw="32" slack="0"/>
<pin id="152" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="store_ln0_store_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="store_ln0_store_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="0" index="1" bw="32" slack="0"/>
<pin id="162" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="store_ln0_store_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="store_ln0_store_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="2" slack="0"/>
<pin id="171" dir="0" index="1" bw="3" slack="0"/>
<pin id="172" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="store_ln0_store_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="2" slack="0"/>
<pin id="177" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="base_1_load_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="2" slack="1"/>
<pin id="181" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="base_1/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="icmp_ln92_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="2" slack="0"/>
<pin id="184" dir="0" index="1" bw="2" slack="1"/>
<pin id="185" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln92/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="add_ln93_1_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="2" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln93_1/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="idx_load_load_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="3" slack="1"/>
<pin id="195" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx_load/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="c_num_1_3_load_load_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="1"/>
<pin id="198" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_num_1_3_load/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="c_num_1_4_load_load_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="1"/>
<pin id="201" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_num_1_4_load/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="c_num_1_5_load_load_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="1"/>
<pin id="204" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_num_1_5_load/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="add_ln93_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="3" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln93/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="trunc_ln93_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="3" slack="0"/>
<pin id="213" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln93/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="c_num_1_7_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="0"/>
<pin id="217" dir="0" index="1" bw="32" slack="0"/>
<pin id="218" dir="0" index="2" bw="32" slack="0"/>
<pin id="219" dir="0" index="3" bw="32" slack="0"/>
<pin id="220" dir="0" index="4" bw="2" slack="0"/>
<pin id="221" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="c_num_1_7/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="store_ln93_store_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="0"/>
<pin id="229" dir="0" index="1" bw="32" slack="1"/>
<pin id="230" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="store_ln93_store_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="1"/>
<pin id="235" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="store_ln93_store_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="0"/>
<pin id="239" dir="0" index="1" bw="32" slack="1"/>
<pin id="240" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="store_ln93_store_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="1"/>
<pin id="245" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="store_ln93_store_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="0"/>
<pin id="249" dir="0" index="1" bw="32" slack="1"/>
<pin id="250" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="store_ln93_store_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="1"/>
<pin id="255" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="store_ln93_store_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="3" slack="0"/>
<pin id="259" dir="0" index="1" bw="3" slack="1"/>
<pin id="260" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="store_ln93_store_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="2" slack="0"/>
<pin id="264" dir="0" index="1" bw="2" slack="1"/>
<pin id="265" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="c_num_1_load_load_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="1"/>
<pin id="269" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_num_1_load/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="c_num_1_1_load_load_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="1"/>
<pin id="273" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_num_1_1_load/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="c_num_1_2_load_load_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="1"/>
<pin id="277" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_num_1_2_load/2 "/>
</bind>
</comp>

<comp id="279" class="1005" name="base_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="2" slack="0"/>
<pin id="281" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="base "/>
</bind>
</comp>

<comp id="286" class="1005" name="idx_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="3" slack="0"/>
<pin id="288" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="idx "/>
</bind>
</comp>

<comp id="293" class="1005" name="c_num_1_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="0"/>
<pin id="295" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="c_num_1 "/>
</bind>
</comp>

<comp id="300" class="1005" name="c_num_1_1_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="0"/>
<pin id="302" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="c_num_1_1 "/>
</bind>
</comp>

<comp id="307" class="1005" name="c_num_1_2_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="0"/>
<pin id="309" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="c_num_1_2 "/>
</bind>
</comp>

<comp id="314" class="1005" name="c_num_1_3_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="0"/>
<pin id="316" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="c_num_1_3 "/>
</bind>
</comp>

<comp id="321" class="1005" name="c_num_1_4_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="0"/>
<pin id="323" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="c_num_1_4 "/>
</bind>
</comp>

<comp id="328" class="1005" name="c_num_1_5_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="0"/>
<pin id="330" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="c_num_1_5 "/>
</bind>
</comp>

<comp id="335" class="1005" name="xor_ln92_read_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="2" slack="1"/>
<pin id="337" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln92_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="16" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="16" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="16" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="16" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="16" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="16" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="16" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="16" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="88"><net_src comp="18" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="8" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="18" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="20" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="20" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="2" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="20" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="0" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="119"><net_src comp="50" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="10" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="50" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="12" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="50" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="14" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="90" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="143"><net_src comp="108" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="148"><net_src comp="102" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="153"><net_src comp="96" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="158"><net_src comp="108" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="163"><net_src comp="102" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="168"><net_src comp="96" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="173"><net_src comp="135" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="178"><net_src comp="22" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="186"><net_src comp="179" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="191"><net_src comp="179" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="40" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="209"><net_src comp="193" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="46" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="214"><net_src comp="193" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="222"><net_src comp="48" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="223"><net_src comp="196" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="224"><net_src comp="199" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="225"><net_src comp="202" pin="1"/><net_sink comp="215" pin=3"/></net>

<net id="226"><net_src comp="211" pin="1"/><net_sink comp="215" pin=4"/></net>

<net id="231"><net_src comp="215" pin="5"/><net_sink comp="227" pin=0"/></net>

<net id="236"><net_src comp="215" pin="5"/><net_sink comp="232" pin=0"/></net>

<net id="241"><net_src comp="215" pin="5"/><net_sink comp="237" pin=0"/></net>

<net id="246"><net_src comp="215" pin="5"/><net_sink comp="242" pin=0"/></net>

<net id="251"><net_src comp="215" pin="5"/><net_sink comp="247" pin=0"/></net>

<net id="256"><net_src comp="215" pin="5"/><net_sink comp="252" pin=0"/></net>

<net id="261"><net_src comp="205" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="266"><net_src comp="187" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="270"><net_src comp="267" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="274"><net_src comp="271" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="278"><net_src comp="275" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="282"><net_src comp="52" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="284"><net_src comp="279" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="285"><net_src comp="279" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="289"><net_src comp="56" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="291"><net_src comp="286" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="292"><net_src comp="286" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="296"><net_src comp="60" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="298"><net_src comp="293" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="299"><net_src comp="293" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="303"><net_src comp="64" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="305"><net_src comp="300" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="306"><net_src comp="300" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="310"><net_src comp="68" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="312"><net_src comp="307" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="313"><net_src comp="307" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="317"><net_src comp="72" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="319"><net_src comp="314" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="320"><net_src comp="314" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="324"><net_src comp="76" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="326"><net_src comp="321" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="327"><net_src comp="321" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="331"><net_src comp="80" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="333"><net_src comp="328" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="334"><net_src comp="328" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="338"><net_src comp="84" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="182" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: c_num_load_221_out | {2 }
	Port: c_num_load15_out | {2 }
	Port: num_res_assign_load9_out | {2 }
 - Input state : 
	Port: operator/_Pipeline_VITIS_LOOP_92_2 : tmp_66 | {1 }
	Port: operator/_Pipeline_VITIS_LOOP_92_2 : tmp_65 | {1 }
	Port: operator/_Pipeline_VITIS_LOOP_92_2 : tmp_64 | {1 }
	Port: operator/_Pipeline_VITIS_LOOP_92_2 : zext_ln92 | {1 }
	Port: operator/_Pipeline_VITIS_LOOP_92_2 : xor_ln92 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln92 : 1
		add_ln93_1 : 1
		br_ln92 : 2
		add_ln93 : 1
		trunc_ln93 : 1
		c_num_1_7 : 2
		switch_ln93 : 1
		store_ln93 : 3
		store_ln93 : 3
		store_ln93 : 3
		store_ln93 : 3
		store_ln93 : 3
		store_ln93 : 3
		store_ln93 : 2
		store_ln93 : 2
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|    add   |     add_ln93_1_fu_187     |    0    |    9    |
|          |      add_ln93_fu_205      |    0    |    10   |
|----------|---------------------------|---------|---------|
|    mux   |      c_num_1_7_fu_215     |    0    |    14   |
|----------|---------------------------|---------|---------|
|   icmp   |      icmp_ln92_fu_182     |    0    |    8    |
|----------|---------------------------|---------|---------|
|          |  xor_ln92_read_read_fu_84 |    0    |    0    |
|          | zext_ln92_read_read_fu_90 |    0    |    0    |
|   read   |   tmp_64_read_read_fu_96  |    0    |    0    |
|          |  tmp_65_read_read_fu_102  |    0    |    0    |
|          |  tmp_66_read_read_fu_108  |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |   write_ln0_write_fu_114  |    0    |    0    |
|   write  |   write_ln0_write_fu_121  |    0    |    0    |
|          |   write_ln0_write_fu_128  |    0    |    0    |
|----------|---------------------------|---------|---------|
|   zext   |   zext_ln92_cast_fu_135   |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |     trunc_ln93_fu_211     |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |    41   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|     base_reg_279    |    2   |
|  c_num_1_1_reg_300  |   32   |
|  c_num_1_2_reg_307  |   32   |
|  c_num_1_3_reg_314  |   32   |
|  c_num_1_4_reg_321  |   32   |
|  c_num_1_5_reg_328  |   32   |
|   c_num_1_reg_293   |   32   |
|     idx_reg_286     |    3   |
|xor_ln92_read_reg_335|    2   |
+---------------------+--------+
|        Total        |   199  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   41   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   199  |    -   |
+-----------+--------+--------+
|   Total   |   199  |   41   |
+-----------+--------+--------+
