# MAC-Datapath-for-Neural-Networks-
Designing a 45nm CMOS neural network accelerator with a 1GHz frequency, incorporating SRAM bit cells, decoders, multiplier-adder architecture, and registers, followed by simulation for DC and Transient analysis, including testing for noise margin in read and write operations.
