// Seed: 594796282
module module_0 (
    output wire id_0,
    output wire id_1,
    output tri0 id_2
);
  assign module_1.type_5 = 0;
endmodule
module module_1 (
    input  uwire id_0,
    input  wand  id_1,
    output uwire id_2,
    input  wand  id_3
);
  assign id_2 = id_3 ? id_3 : id_0;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2
  );
endmodule
module module_2;
  assign id_1 = 1;
  logic [7:0] id_2;
  assign #1 id_2[1 : 1] = id_2;
  id_3(
      .id_0(id_1), .id_1(1), .id_2(1)
  );
endmodule
module module_3;
  logic [7:0] id_1 = id_1;
  id_2(
      .id_0(id_1), .id_1(id_1[1&&1])
  );
  module_2 modCall_1 ();
endmodule
