Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 3793da7108c04713a73ae47216e17027 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mccomp_tb_behav xil_defaultlib.mccomp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mccu
Compiling module xil_defaultlib.dffe32
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.mux2x5
Compiling module xil_defaultlib.mux2x32
Compiling module xil_defaultlib.mux4x32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mccpu
Compiling module xil_defaultlib.mcmem
Compiling module xil_defaultlib.mccomp
Compiling module xil_defaultlib.mccomp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mccomp_tb_behav
