// Seed: 1838099181
`define pp_4 0
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout id_4;
  inout id_3;
  inout id_2;
  inout id_1;
  type_7(
      1, 1 && id_2 && 1'd0
  );
  assign id_3 = 1;
  logic id_4;
  defparam id_5.id_6 = 1'b0;
  always #1 id_3 <= 1;
endmodule
