Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Apr  1 11:05:47 2021
| Host         : DESKTOP-L5PSEKK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fpga_top_module_timing_summary_routed.rpt -pb fpga_top_module_timing_summary_routed.pb -rpx fpga_top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga_top_module
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (103)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (103)
--------------------------------
 There are 103 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.745        0.000                      0                  249        0.048        0.000                      0                  249        3.000        0.000                       0                   109  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
i_clk                   {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          5.745        0.000                      0                  249        0.125        0.000                      0                  249        3.750        0.000                       0                   105  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        5.746        0.000                      0                  249        0.125        0.000                      0                  249        3.750        0.000                       0                   105  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          5.745        0.000                      0                  249        0.048        0.000                      0                  249  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        5.745        0.000                      0                  249        0.048        0.000                      0                  249  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_clk
  To Clock:  i_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  clk_wiz_0_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  clk_wiz_0_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  clk_wiz_0_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  clk_wiz_0_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  clk_wiz_0_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  clk_wiz_0_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.745ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.745ns  (required time - arrival time)
  Source:                 top_module_inst/sync_fifo_inst/rd_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_module_inst/uart_tx_module/FSM_onehot_state_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.676ns  (logic 0.966ns (26.276%)  route 2.710ns (73.724%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.965ns = ( 8.035 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.166ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         1.808    -2.166    top_module_inst/sync_fifo_inst/CLK
    SLICE_X3Y102         FDRE                                         r  top_module_inst/sync_fifo_inst/rd_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.419    -1.747 r  top_module_inst/sync_fifo_inst/rd_ptr_reg[1]/Q
                         net (fo=15, routed)          0.954    -0.792    top_module_inst/sync_fifo_inst/bram_inst/Q[1]
    SLICE_X3Y101         LUT6 (Prop_lut6_I2_O)        0.299    -0.493 r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2_i_6/O
                         net (fo=2, routed)           0.446    -0.047    top_module_inst/sync_fifo_inst/bram_inst_n_2
    SLICE_X3Y101         LUT5 (Prop_lut5_I4_O)        0.124     0.077 r  top_module_inst/sync_fifo_inst/rd_ptr[6]_i_1/O
                         net (fo=8, routed)           0.742     0.818    top_module_inst/uart_tx_module/E[0]
    SLICE_X5Y99          LUT5 (Prop_lut5_I0_O)        0.124     0.942 r  top_module_inst/uart_tx_module/FSM_onehot_state[5]_i_1/O
                         net (fo=6, routed)           0.569     1.511    top_module_inst/uart_tx_module/FSM_onehot_state[5]_i_1_n_0
    SLICE_X5Y99          FDRE                                         r  top_module_inst/uart_tx_module/FSM_onehot_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.599    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736     4.863 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.439    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.530 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         1.505     8.035    top_module_inst/uart_tx_module/CLK
    SLICE_X5Y99          FDRE                                         r  top_module_inst/uart_tx_module/FSM_onehot_state_reg[4]/C
                         clock pessimism             -0.496     7.539    
                         clock uncertainty           -0.077     7.461    
    SLICE_X5Y99          FDRE (Setup_fdre_C_CE)      -0.205     7.256    top_module_inst/uart_tx_module/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                          7.256    
                         arrival time                          -1.511    
  -------------------------------------------------------------------
                         slack                                  5.745    

Slack (MET) :             5.745ns  (required time - arrival time)
  Source:                 top_module_inst/sync_fifo_inst/rd_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_module_inst/uart_tx_module/FSM_onehot_state_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.676ns  (logic 0.966ns (26.276%)  route 2.710ns (73.724%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.965ns = ( 8.035 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.166ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         1.808    -2.166    top_module_inst/sync_fifo_inst/CLK
    SLICE_X3Y102         FDRE                                         r  top_module_inst/sync_fifo_inst/rd_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.419    -1.747 r  top_module_inst/sync_fifo_inst/rd_ptr_reg[1]/Q
                         net (fo=15, routed)          0.954    -0.792    top_module_inst/sync_fifo_inst/bram_inst/Q[1]
    SLICE_X3Y101         LUT6 (Prop_lut6_I2_O)        0.299    -0.493 r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2_i_6/O
                         net (fo=2, routed)           0.446    -0.047    top_module_inst/sync_fifo_inst/bram_inst_n_2
    SLICE_X3Y101         LUT5 (Prop_lut5_I4_O)        0.124     0.077 r  top_module_inst/sync_fifo_inst/rd_ptr[6]_i_1/O
                         net (fo=8, routed)           0.742     0.818    top_module_inst/uart_tx_module/E[0]
    SLICE_X5Y99          LUT5 (Prop_lut5_I0_O)        0.124     0.942 r  top_module_inst/uart_tx_module/FSM_onehot_state[5]_i_1/O
                         net (fo=6, routed)           0.569     1.511    top_module_inst/uart_tx_module/FSM_onehot_state[5]_i_1_n_0
    SLICE_X5Y99          FDRE                                         r  top_module_inst/uart_tx_module/FSM_onehot_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.599    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736     4.863 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.439    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.530 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         1.505     8.035    top_module_inst/uart_tx_module/CLK
    SLICE_X5Y99          FDRE                                         r  top_module_inst/uart_tx_module/FSM_onehot_state_reg[5]/C
                         clock pessimism             -0.496     7.539    
                         clock uncertainty           -0.077     7.461    
    SLICE_X5Y99          FDRE (Setup_fdre_C_CE)      -0.205     7.256    top_module_inst/uart_tx_module/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                          7.256    
                         arrival time                          -1.511    
  -------------------------------------------------------------------
                         slack                                  5.745    

Slack (MET) :             5.812ns  (required time - arrival time)
  Source:                 top_module_inst/uart_rx_module/o_rx_byte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_module_inst/uart_rx_module/o_rx_byte_valid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.836ns  (logic 0.857ns (22.343%)  route 2.979ns (77.657%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.789ns = ( 8.211 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.167ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         1.807    -2.167    top_module_inst/uart_rx_module/CLK
    SLICE_X4Y100         FDRE                                         r  top_module_inst/uart_rx_module/o_rx_byte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.456    -1.711 r  top_module_inst/uart_rx_module/o_rx_byte_reg[2]/Q
                         net (fo=7, routed)           1.344    -0.366    top_module_inst/uart_rx_module/o_rx_byte[1]
    SLICE_X5Y100         LUT4 (Prop_lut4_I1_O)        0.124    -0.242 r  top_module_inst/uart_rx_module/o_rx_byte_valid_i_3/O
                         net (fo=1, routed)           0.665     0.423    top_module_inst/uart_rx_module/o_rx_byte_valid_i_3_n_0
    SLICE_X5Y100         LUT6 (Prop_lut6_I1_O)        0.124     0.547 f  top_module_inst/uart_rx_module/o_rx_byte_valid_i_2/O
                         net (fo=1, routed)           0.581     1.128    top_module_inst/uart_rx_module/o_rx_byte_valid_i_2_n_0
    SLICE_X4Y102         LUT5 (Prop_lut5_I4_O)        0.153     1.281 r  top_module_inst/uart_rx_module/o_rx_byte_valid_i_1/O
                         net (fo=1, routed)           0.388     1.669    top_module_inst/uart_rx_module/o_rx_byte_valid_i_1_n_0
    SLICE_X4Y102         FDRE                                         r  top_module_inst/uart_rx_module/o_rx_byte_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.599    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736     4.863 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.439    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.530 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         1.680     8.211    top_module_inst/uart_rx_module/CLK
    SLICE_X4Y102         FDRE                                         r  top_module_inst/uart_rx_module/o_rx_byte_valid_reg/C
                         clock pessimism             -0.402     7.808    
                         clock uncertainty           -0.077     7.731    
    SLICE_X4Y102         FDRE (Setup_fdre_C_D)       -0.250     7.481    top_module_inst/uart_rx_module/o_rx_byte_valid_reg
  -------------------------------------------------------------------
                         required time                          7.481    
                         arrival time                          -1.669    
  -------------------------------------------------------------------
                         slack                                  5.812    

Slack (MET) :             5.844ns  (required time - arrival time)
  Source:                 top_module_inst/uart_rx_module/o_rx_byte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_7_7/DP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.211ns  (logic 0.929ns (28.933%)  route 2.282ns (71.067%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.788ns = ( 8.212 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.167ns
    Clock Pessimism Removal (CPR):    -0.416ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         1.807    -2.167    top_module_inst/uart_rx_module/CLK
    SLICE_X4Y100         FDRE                                         r  top_module_inst/uart_rx_module/o_rx_byte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.456    -1.711 r  top_module_inst/uart_rx_module/o_rx_byte_reg[2]/Q
                         net (fo=7, routed)           1.344    -0.366    top_module_inst/uart_rx_module/o_rx_byte[1]
    SLICE_X5Y100         LUT5 (Prop_lut5_I4_O)        0.152    -0.214 r  top_module_inst/uart_rx_module/mem_reg_0_63_6_6_i_2/O
                         net (fo=2, routed)           0.458     0.243    top_module_inst/uart_rx_module/mem_reg_0_63_6_6_i_2_n_0
    SLICE_X5Y100         LUT4 (Prop_lut4_I2_O)        0.321     0.564 r  top_module_inst/uart_rx_module/mem_reg_0_63_7_7_i_1/O
                         net (fo=2, routed)           0.480     1.044    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_7_7/D
    SLICE_X2Y101         RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_7_7/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.599    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736     4.863 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.439    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.530 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         1.681     8.212    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_7_7/WCLK
    SLICE_X2Y101         RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_7_7/DP/CLK
                         clock pessimism             -0.416     7.795    
                         clock uncertainty           -0.077     7.718    
    SLICE_X2Y101         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.830     6.888    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_7_7/DP
  -------------------------------------------------------------------
                         required time                          6.888    
                         arrival time                          -1.044    
  -------------------------------------------------------------------
                         slack                                  5.844    

Slack (MET) :             5.925ns  (required time - arrival time)
  Source:                 top_module_inst/sync_fifo_inst/wr_ptr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.172ns  (logic 0.704ns (22.198%)  route 2.468ns (77.802%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.963ns = ( 8.037 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.167ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         1.807    -2.167    top_module_inst/sync_fifo_inst/CLK
    SLICE_X4Y101         FDRE                                         r  top_module_inst/sync_fifo_inst/wr_ptr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.456    -1.711 r  top_module_inst/sync_fifo_inst/wr_ptr_reg[5]/Q
                         net (fo=19, routed)          1.191    -0.520    top_module_inst/sync_fifo_inst/bram_inst/wr_ptr_reg[0]_0[5]
    SLICE_X3Y101         LUT6 (Prop_lut6_I3_O)        0.124    -0.396 f  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2_i_5/O
                         net (fo=2, routed)           0.476     0.080    top_module_inst/sync_fifo_inst/bram_inst/wr_ptr_reg[3]
    SLICE_X4Y101         LUT5 (Prop_lut5_I0_O)        0.124     0.204 r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2_i_4/O
                         net (fo=19, routed)          0.800     1.005    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/WE
    SLICE_X2Y99          RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.599    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736     4.863 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.439    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.530 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         1.507     8.037    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/WCLK
    SLICE_X2Y99          RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/RAMA/CLK
                         clock pessimism             -0.496     7.541    
                         clock uncertainty           -0.077     7.463    
    SLICE_X2Y99          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533     6.930    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          6.930    
                         arrival time                          -1.005    
  -------------------------------------------------------------------
                         slack                                  5.925    

Slack (MET) :             5.925ns  (required time - arrival time)
  Source:                 top_module_inst/sync_fifo_inst/wr_ptr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.172ns  (logic 0.704ns (22.198%)  route 2.468ns (77.802%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.963ns = ( 8.037 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.167ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         1.807    -2.167    top_module_inst/sync_fifo_inst/CLK
    SLICE_X4Y101         FDRE                                         r  top_module_inst/sync_fifo_inst/wr_ptr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.456    -1.711 r  top_module_inst/sync_fifo_inst/wr_ptr_reg[5]/Q
                         net (fo=19, routed)          1.191    -0.520    top_module_inst/sync_fifo_inst/bram_inst/wr_ptr_reg[0]_0[5]
    SLICE_X3Y101         LUT6 (Prop_lut6_I3_O)        0.124    -0.396 f  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2_i_5/O
                         net (fo=2, routed)           0.476     0.080    top_module_inst/sync_fifo_inst/bram_inst/wr_ptr_reg[3]
    SLICE_X4Y101         LUT5 (Prop_lut5_I0_O)        0.124     0.204 r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2_i_4/O
                         net (fo=19, routed)          0.800     1.005    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/WE
    SLICE_X2Y99          RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.599    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736     4.863 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.439    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.530 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         1.507     8.037    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/WCLK
    SLICE_X2Y99          RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/RAMB/CLK
                         clock pessimism             -0.496     7.541    
                         clock uncertainty           -0.077     7.463    
    SLICE_X2Y99          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533     6.930    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/RAMB
  -------------------------------------------------------------------
                         required time                          6.930    
                         arrival time                          -1.005    
  -------------------------------------------------------------------
                         slack                                  5.925    

Slack (MET) :             5.925ns  (required time - arrival time)
  Source:                 top_module_inst/sync_fifo_inst/wr_ptr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.172ns  (logic 0.704ns (22.198%)  route 2.468ns (77.802%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.963ns = ( 8.037 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.167ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         1.807    -2.167    top_module_inst/sync_fifo_inst/CLK
    SLICE_X4Y101         FDRE                                         r  top_module_inst/sync_fifo_inst/wr_ptr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.456    -1.711 r  top_module_inst/sync_fifo_inst/wr_ptr_reg[5]/Q
                         net (fo=19, routed)          1.191    -0.520    top_module_inst/sync_fifo_inst/bram_inst/wr_ptr_reg[0]_0[5]
    SLICE_X3Y101         LUT6 (Prop_lut6_I3_O)        0.124    -0.396 f  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2_i_5/O
                         net (fo=2, routed)           0.476     0.080    top_module_inst/sync_fifo_inst/bram_inst/wr_ptr_reg[3]
    SLICE_X4Y101         LUT5 (Prop_lut5_I0_O)        0.124     0.204 r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2_i_4/O
                         net (fo=19, routed)          0.800     1.005    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/WE
    SLICE_X2Y99          RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.599    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736     4.863 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.439    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.530 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         1.507     8.037    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/WCLK
    SLICE_X2Y99          RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/RAMC/CLK
                         clock pessimism             -0.496     7.541    
                         clock uncertainty           -0.077     7.463    
    SLICE_X2Y99          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533     6.930    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/RAMC
  -------------------------------------------------------------------
                         required time                          6.930    
                         arrival time                          -1.005    
  -------------------------------------------------------------------
                         slack                                  5.925    

Slack (MET) :             5.925ns  (required time - arrival time)
  Source:                 top_module_inst/sync_fifo_inst/wr_ptr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.172ns  (logic 0.704ns (22.198%)  route 2.468ns (77.802%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.963ns = ( 8.037 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.167ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         1.807    -2.167    top_module_inst/sync_fifo_inst/CLK
    SLICE_X4Y101         FDRE                                         r  top_module_inst/sync_fifo_inst/wr_ptr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.456    -1.711 r  top_module_inst/sync_fifo_inst/wr_ptr_reg[5]/Q
                         net (fo=19, routed)          1.191    -0.520    top_module_inst/sync_fifo_inst/bram_inst/wr_ptr_reg[0]_0[5]
    SLICE_X3Y101         LUT6 (Prop_lut6_I3_O)        0.124    -0.396 f  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2_i_5/O
                         net (fo=2, routed)           0.476     0.080    top_module_inst/sync_fifo_inst/bram_inst/wr_ptr_reg[3]
    SLICE_X4Y101         LUT5 (Prop_lut5_I0_O)        0.124     0.204 r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2_i_4/O
                         net (fo=19, routed)          0.800     1.005    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/WE
    SLICE_X2Y99          RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.599    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736     4.863 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.439    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.530 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         1.507     8.037    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/WCLK
    SLICE_X2Y99          RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/RAMD/CLK
                         clock pessimism             -0.496     7.541    
                         clock uncertainty           -0.077     7.463    
    SLICE_X2Y99          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533     6.930    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/RAMD
  -------------------------------------------------------------------
                         required time                          6.930    
                         arrival time                          -1.005    
  -------------------------------------------------------------------
                         slack                                  5.925    

Slack (MET) :             5.935ns  (required time - arrival time)
  Source:                 top_module_inst/sync_fifo_inst/rd_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_module_inst/uart_tx_module/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.487ns  (logic 0.966ns (27.702%)  route 2.521ns (72.298%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.965ns = ( 8.035 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.166ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         1.808    -2.166    top_module_inst/sync_fifo_inst/CLK
    SLICE_X3Y102         FDRE                                         r  top_module_inst/sync_fifo_inst/rd_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.419    -1.747 r  top_module_inst/sync_fifo_inst/rd_ptr_reg[1]/Q
                         net (fo=15, routed)          0.954    -0.792    top_module_inst/sync_fifo_inst/bram_inst/Q[1]
    SLICE_X3Y101         LUT6 (Prop_lut6_I2_O)        0.299    -0.493 r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2_i_6/O
                         net (fo=2, routed)           0.446    -0.047    top_module_inst/sync_fifo_inst/bram_inst_n_2
    SLICE_X3Y101         LUT5 (Prop_lut5_I4_O)        0.124     0.077 r  top_module_inst/sync_fifo_inst/rd_ptr[6]_i_1/O
                         net (fo=8, routed)           0.742     0.818    top_module_inst/uart_tx_module/E[0]
    SLICE_X5Y99          LUT5 (Prop_lut5_I0_O)        0.124     0.942 r  top_module_inst/uart_tx_module/FSM_onehot_state[5]_i_1/O
                         net (fo=6, routed)           0.379     1.322    top_module_inst/uart_tx_module/FSM_onehot_state[5]_i_1_n_0
    SLICE_X4Y99          FDSE                                         r  top_module_inst/uart_tx_module/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.599    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736     4.863 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.439    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.530 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         1.505     8.035    top_module_inst/uart_tx_module/CLK
    SLICE_X4Y99          FDSE                                         r  top_module_inst/uart_tx_module/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.496     7.539    
                         clock uncertainty           -0.077     7.461    
    SLICE_X4Y99          FDSE (Setup_fdse_C_CE)      -0.205     7.256    top_module_inst/uart_tx_module/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                          7.256    
                         arrival time                          -1.322    
  -------------------------------------------------------------------
                         slack                                  5.935    

Slack (MET) :             5.935ns  (required time - arrival time)
  Source:                 top_module_inst/sync_fifo_inst/rd_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_module_inst/uart_tx_module/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.487ns  (logic 0.966ns (27.702%)  route 2.521ns (72.298%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.965ns = ( 8.035 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.166ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         1.808    -2.166    top_module_inst/sync_fifo_inst/CLK
    SLICE_X3Y102         FDRE                                         r  top_module_inst/sync_fifo_inst/rd_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.419    -1.747 r  top_module_inst/sync_fifo_inst/rd_ptr_reg[1]/Q
                         net (fo=15, routed)          0.954    -0.792    top_module_inst/sync_fifo_inst/bram_inst/Q[1]
    SLICE_X3Y101         LUT6 (Prop_lut6_I2_O)        0.299    -0.493 r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2_i_6/O
                         net (fo=2, routed)           0.446    -0.047    top_module_inst/sync_fifo_inst/bram_inst_n_2
    SLICE_X3Y101         LUT5 (Prop_lut5_I4_O)        0.124     0.077 r  top_module_inst/sync_fifo_inst/rd_ptr[6]_i_1/O
                         net (fo=8, routed)           0.742     0.818    top_module_inst/uart_tx_module/E[0]
    SLICE_X5Y99          LUT5 (Prop_lut5_I0_O)        0.124     0.942 r  top_module_inst/uart_tx_module/FSM_onehot_state[5]_i_1/O
                         net (fo=6, routed)           0.379     1.322    top_module_inst/uart_tx_module/FSM_onehot_state[5]_i_1_n_0
    SLICE_X4Y99          FDRE                                         r  top_module_inst/uart_tx_module/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.599    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736     4.863 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.439    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.530 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         1.505     8.035    top_module_inst/uart_tx_module/CLK
    SLICE_X4Y99          FDRE                                         r  top_module_inst/uart_tx_module/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.496     7.539    
                         clock uncertainty           -0.077     7.461    
    SLICE_X4Y99          FDRE (Setup_fdre_C_CE)      -0.205     7.256    top_module_inst/uart_tx_module/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                          7.256    
                         arrival time                          -1.322    
  -------------------------------------------------------------------
                         slack                                  5.935    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 top_module_inst/sync_fifo_inst/wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.128ns (32.329%)  route 0.268ns (67.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         0.674    -0.421    top_module_inst/sync_fifo_inst/CLK
    SLICE_X1Y101         FDRE                                         r  top_module_inst/sync_fifo_inst/wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.128    -0.293 r  top_module_inst/sync_fifo_inst/wr_ptr_reg[1]/Q
                         net (fo=23, routed)          0.268    -0.025    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/ADDRD1
    SLICE_X2Y100         RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         0.949    -0.185    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/WCLK
    SLICE_X2Y100         RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/RAMA/CLK
                         clock pessimism             -0.220    -0.405    
    SLICE_X2Y100         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.255    -0.150    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          0.150    
                         arrival time                          -0.025    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 top_module_inst/sync_fifo_inst/wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.128ns (32.329%)  route 0.268ns (67.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         0.674    -0.421    top_module_inst/sync_fifo_inst/CLK
    SLICE_X1Y101         FDRE                                         r  top_module_inst/sync_fifo_inst/wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.128    -0.293 r  top_module_inst/sync_fifo_inst/wr_ptr_reg[1]/Q
                         net (fo=23, routed)          0.268    -0.025    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/ADDRD1
    SLICE_X2Y100         RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         0.949    -0.185    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/WCLK
    SLICE_X2Y100         RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/RAMB/CLK
                         clock pessimism             -0.220    -0.405    
    SLICE_X2Y100         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.255    -0.150    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          0.150    
                         arrival time                          -0.025    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 top_module_inst/sync_fifo_inst/wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/RAMC/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.128ns (32.329%)  route 0.268ns (67.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         0.674    -0.421    top_module_inst/sync_fifo_inst/CLK
    SLICE_X1Y101         FDRE                                         r  top_module_inst/sync_fifo_inst/wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.128    -0.293 r  top_module_inst/sync_fifo_inst/wr_ptr_reg[1]/Q
                         net (fo=23, routed)          0.268    -0.025    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/ADDRD1
    SLICE_X2Y100         RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         0.949    -0.185    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/WCLK
    SLICE_X2Y100         RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/RAMC/CLK
                         clock pessimism             -0.220    -0.405    
    SLICE_X2Y100         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.255    -0.150    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/RAMC
  -------------------------------------------------------------------
                         required time                          0.150    
                         arrival time                          -0.025    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 top_module_inst/sync_fifo_inst/wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/RAMD/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.128ns (32.329%)  route 0.268ns (67.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         0.674    -0.421    top_module_inst/sync_fifo_inst/CLK
    SLICE_X1Y101         FDRE                                         r  top_module_inst/sync_fifo_inst/wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.128    -0.293 r  top_module_inst/sync_fifo_inst/wr_ptr_reg[1]/Q
                         net (fo=23, routed)          0.268    -0.025    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/ADDRD1
    SLICE_X2Y100         RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/RAMD/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         0.949    -0.185    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/WCLK
    SLICE_X2Y100         RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/RAMD/CLK
                         clock pessimism             -0.220    -0.405    
    SLICE_X2Y100         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.255    -0.150    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/RAMD
  -------------------------------------------------------------------
                         required time                          0.150    
                         arrival time                          -0.025    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 top_module_inst/sync_fifo_inst/wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_6_6/DP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.582%)  route 0.267ns (65.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         0.674    -0.421    top_module_inst/sync_fifo_inst/CLK
    SLICE_X1Y101         FDRE                                         r  top_module_inst/sync_fifo_inst/wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.280 r  top_module_inst/sync_fifo_inst/wr_ptr_reg[2]/Q
                         net (fo=22, routed)          0.267    -0.013    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_6_6/A2
    SLICE_X2Y101         RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_6_6/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         0.949    -0.185    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_6_6/WCLK
    SLICE_X2Y101         RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_6_6/DP/CLK
                         clock pessimism             -0.220    -0.405    
    SLICE_X2Y101         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.151    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_6_6/DP
  -------------------------------------------------------------------
                         required time                          0.151    
                         arrival time                          -0.013    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 top_module_inst/sync_fifo_inst/wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_6_6/SP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.582%)  route 0.267ns (65.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         0.674    -0.421    top_module_inst/sync_fifo_inst/CLK
    SLICE_X1Y101         FDRE                                         r  top_module_inst/sync_fifo_inst/wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.280 r  top_module_inst/sync_fifo_inst/wr_ptr_reg[2]/Q
                         net (fo=22, routed)          0.267    -0.013    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_6_6/A2
    SLICE_X2Y101         RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_6_6/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         0.949    -0.185    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_6_6/WCLK
    SLICE_X2Y101         RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_6_6/SP/CLK
                         clock pessimism             -0.220    -0.405    
    SLICE_X2Y101         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.151    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_6_6/SP
  -------------------------------------------------------------------
                         required time                          0.151    
                         arrival time                          -0.013    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 top_module_inst/sync_fifo_inst/wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_7_7/DP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.582%)  route 0.267ns (65.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         0.674    -0.421    top_module_inst/sync_fifo_inst/CLK
    SLICE_X1Y101         FDRE                                         r  top_module_inst/sync_fifo_inst/wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.280 r  top_module_inst/sync_fifo_inst/wr_ptr_reg[2]/Q
                         net (fo=22, routed)          0.267    -0.013    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_7_7/A2
    SLICE_X2Y101         RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_7_7/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         0.949    -0.185    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_7_7/WCLK
    SLICE_X2Y101         RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_7_7/DP/CLK
                         clock pessimism             -0.220    -0.405    
    SLICE_X2Y101         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.151    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_7_7/DP
  -------------------------------------------------------------------
                         required time                          0.151    
                         arrival time                          -0.013    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 top_module_inst/sync_fifo_inst/wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_7_7/SP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.582%)  route 0.267ns (65.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         0.674    -0.421    top_module_inst/sync_fifo_inst/CLK
    SLICE_X1Y101         FDRE                                         r  top_module_inst/sync_fifo_inst/wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.280 r  top_module_inst/sync_fifo_inst/wr_ptr_reg[2]/Q
                         net (fo=22, routed)          0.267    -0.013    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_7_7/A2
    SLICE_X2Y101         RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_7_7/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         0.949    -0.185    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_7_7/WCLK
    SLICE_X2Y101         RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_7_7/SP/CLK
                         clock pessimism             -0.220    -0.405    
    SLICE_X2Y101         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.151    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_7_7/SP
  -------------------------------------------------------------------
                         required time                          0.151    
                         arrival time                          -0.013    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 top_module_inst/sync_fifo_inst/wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_6_6/DP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.531%)  route 0.280ns (66.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         0.673    -0.422    top_module_inst/sync_fifo_inst/CLK
    SLICE_X4Y101         FDRE                                         r  top_module_inst/sync_fifo_inst/wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.281 r  top_module_inst/sync_fifo_inst/wr_ptr_reg[3]/Q
                         net (fo=21, routed)          0.280    -0.001    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_6_6/A3
    SLICE_X2Y101         RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_6_6/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         0.949    -0.185    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_6_6/WCLK
    SLICE_X2Y101         RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_6_6/DP/CLK
                         clock pessimism             -0.199    -0.384    
    SLICE_X2Y101         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.144    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_6_6/DP
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                          -0.001    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 top_module_inst/sync_fifo_inst/wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_6_6/SP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.531%)  route 0.280ns (66.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         0.673    -0.422    top_module_inst/sync_fifo_inst/CLK
    SLICE_X4Y101         FDRE                                         r  top_module_inst/sync_fifo_inst/wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.281 r  top_module_inst/sync_fifo_inst/wr_ptr_reg[3]/Q
                         net (fo=21, routed)          0.280    -0.001    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_6_6/A3
    SLICE_X2Y101         RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_6_6/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         0.949    -0.185    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_6_6/WCLK
    SLICE_X2Y101         RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_6_6/SP/CLK
                         clock pessimism             -0.199    -0.384    
    SLICE_X2Y101         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.144    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_6_6/SP
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                          -0.001    
  -------------------------------------------------------------------
                         slack                                  0.143    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_wiz_0_inst/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X2Y100    top_module_inst/sync_fifo_inst/bram_inst/o_rd_data_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X2Y100    top_module_inst/sync_fifo_inst/bram_inst/o_rd_data_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X2Y100    top_module_inst/sync_fifo_inst/bram_inst/o_rd_data_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X2Y99     top_module_inst/sync_fifo_inst/bram_inst/o_rd_data_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X2Y99     top_module_inst/sync_fifo_inst/bram_inst/o_rd_data_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X2Y99     top_module_inst/sync_fifo_inst/bram_inst/o_rd_data_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X2Y101    top_module_inst/sync_fifo_inst/bram_inst/o_rd_data_reg[6]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X2Y101    top_module_inst/sync_fifo_inst/bram_inst/o_rd_data_reg[7]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X2Y100    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X2Y100    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X2Y100    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X2Y100    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X2Y101    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_6_6/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X2Y101    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_6_6/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X2Y101    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_7_7/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X2Y101    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_7_7/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X2Y100    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X2Y100    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X2Y100    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X2Y100    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X2Y100    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X2Y100    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X2Y99     top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X2Y99     top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X2Y99     top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X2Y99     top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X2Y99     top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X2Y99     top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  clk_wiz_0_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  clk_wiz_0_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  clk_wiz_0_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  clk_wiz_0_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  clk_wiz_0_inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  clk_wiz_0_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  clk_wiz_0_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  clk_wiz_0_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  clk_wiz_0_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  clk_wiz_0_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  clk_wiz_0_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.746ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.746ns  (required time - arrival time)
  Source:                 top_module_inst/sync_fifo_inst/rd_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_module_inst/uart_tx_module/FSM_onehot_state_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.676ns  (logic 0.966ns (26.276%)  route 2.710ns (73.724%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.965ns = ( 8.035 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.166ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         1.808    -2.166    top_module_inst/sync_fifo_inst/CLK
    SLICE_X3Y102         FDRE                                         r  top_module_inst/sync_fifo_inst/rd_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.419    -1.747 r  top_module_inst/sync_fifo_inst/rd_ptr_reg[1]/Q
                         net (fo=15, routed)          0.954    -0.792    top_module_inst/sync_fifo_inst/bram_inst/Q[1]
    SLICE_X3Y101         LUT6 (Prop_lut6_I2_O)        0.299    -0.493 r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2_i_6/O
                         net (fo=2, routed)           0.446    -0.047    top_module_inst/sync_fifo_inst/bram_inst_n_2
    SLICE_X3Y101         LUT5 (Prop_lut5_I4_O)        0.124     0.077 r  top_module_inst/sync_fifo_inst/rd_ptr[6]_i_1/O
                         net (fo=8, routed)           0.742     0.818    top_module_inst/uart_tx_module/E[0]
    SLICE_X5Y99          LUT5 (Prop_lut5_I0_O)        0.124     0.942 r  top_module_inst/uart_tx_module/FSM_onehot_state[5]_i_1/O
                         net (fo=6, routed)           0.569     1.511    top_module_inst/uart_tx_module/FSM_onehot_state[5]_i_1_n_0
    SLICE_X5Y99          FDRE                                         r  top_module_inst/uart_tx_module/FSM_onehot_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.599    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736     4.863 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.439    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.530 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         1.505     8.035    top_module_inst/uart_tx_module/CLK
    SLICE_X5Y99          FDRE                                         r  top_module_inst/uart_tx_module/FSM_onehot_state_reg[4]/C
                         clock pessimism             -0.496     7.539    
                         clock uncertainty           -0.077     7.462    
    SLICE_X5Y99          FDRE (Setup_fdre_C_CE)      -0.205     7.257    top_module_inst/uart_tx_module/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                          7.257    
                         arrival time                          -1.511    
  -------------------------------------------------------------------
                         slack                                  5.746    

Slack (MET) :             5.746ns  (required time - arrival time)
  Source:                 top_module_inst/sync_fifo_inst/rd_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_module_inst/uart_tx_module/FSM_onehot_state_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.676ns  (logic 0.966ns (26.276%)  route 2.710ns (73.724%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.965ns = ( 8.035 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.166ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         1.808    -2.166    top_module_inst/sync_fifo_inst/CLK
    SLICE_X3Y102         FDRE                                         r  top_module_inst/sync_fifo_inst/rd_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.419    -1.747 r  top_module_inst/sync_fifo_inst/rd_ptr_reg[1]/Q
                         net (fo=15, routed)          0.954    -0.792    top_module_inst/sync_fifo_inst/bram_inst/Q[1]
    SLICE_X3Y101         LUT6 (Prop_lut6_I2_O)        0.299    -0.493 r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2_i_6/O
                         net (fo=2, routed)           0.446    -0.047    top_module_inst/sync_fifo_inst/bram_inst_n_2
    SLICE_X3Y101         LUT5 (Prop_lut5_I4_O)        0.124     0.077 r  top_module_inst/sync_fifo_inst/rd_ptr[6]_i_1/O
                         net (fo=8, routed)           0.742     0.818    top_module_inst/uart_tx_module/E[0]
    SLICE_X5Y99          LUT5 (Prop_lut5_I0_O)        0.124     0.942 r  top_module_inst/uart_tx_module/FSM_onehot_state[5]_i_1/O
                         net (fo=6, routed)           0.569     1.511    top_module_inst/uart_tx_module/FSM_onehot_state[5]_i_1_n_0
    SLICE_X5Y99          FDRE                                         r  top_module_inst/uart_tx_module/FSM_onehot_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.599    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736     4.863 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.439    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.530 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         1.505     8.035    top_module_inst/uart_tx_module/CLK
    SLICE_X5Y99          FDRE                                         r  top_module_inst/uart_tx_module/FSM_onehot_state_reg[5]/C
                         clock pessimism             -0.496     7.539    
                         clock uncertainty           -0.077     7.462    
    SLICE_X5Y99          FDRE (Setup_fdre_C_CE)      -0.205     7.257    top_module_inst/uart_tx_module/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                          7.257    
                         arrival time                          -1.511    
  -------------------------------------------------------------------
                         slack                                  5.746    

Slack (MET) :             5.813ns  (required time - arrival time)
  Source:                 top_module_inst/uart_rx_module/o_rx_byte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_module_inst/uart_rx_module/o_rx_byte_valid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.836ns  (logic 0.857ns (22.343%)  route 2.979ns (77.657%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.789ns = ( 8.211 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.167ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         1.807    -2.167    top_module_inst/uart_rx_module/CLK
    SLICE_X4Y100         FDRE                                         r  top_module_inst/uart_rx_module/o_rx_byte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.456    -1.711 r  top_module_inst/uart_rx_module/o_rx_byte_reg[2]/Q
                         net (fo=7, routed)           1.344    -0.366    top_module_inst/uart_rx_module/o_rx_byte[1]
    SLICE_X5Y100         LUT4 (Prop_lut4_I1_O)        0.124    -0.242 r  top_module_inst/uart_rx_module/o_rx_byte_valid_i_3/O
                         net (fo=1, routed)           0.665     0.423    top_module_inst/uart_rx_module/o_rx_byte_valid_i_3_n_0
    SLICE_X5Y100         LUT6 (Prop_lut6_I1_O)        0.124     0.547 f  top_module_inst/uart_rx_module/o_rx_byte_valid_i_2/O
                         net (fo=1, routed)           0.581     1.128    top_module_inst/uart_rx_module/o_rx_byte_valid_i_2_n_0
    SLICE_X4Y102         LUT5 (Prop_lut5_I4_O)        0.153     1.281 r  top_module_inst/uart_rx_module/o_rx_byte_valid_i_1/O
                         net (fo=1, routed)           0.388     1.669    top_module_inst/uart_rx_module/o_rx_byte_valid_i_1_n_0
    SLICE_X4Y102         FDRE                                         r  top_module_inst/uart_rx_module/o_rx_byte_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.599    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736     4.863 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.439    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.530 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         1.680     8.211    top_module_inst/uart_rx_module/CLK
    SLICE_X4Y102         FDRE                                         r  top_module_inst/uart_rx_module/o_rx_byte_valid_reg/C
                         clock pessimism             -0.402     7.808    
                         clock uncertainty           -0.077     7.732    
    SLICE_X4Y102         FDRE (Setup_fdre_C_D)       -0.250     7.482    top_module_inst/uart_rx_module/o_rx_byte_valid_reg
  -------------------------------------------------------------------
                         required time                          7.482    
                         arrival time                          -1.669    
  -------------------------------------------------------------------
                         slack                                  5.813    

Slack (MET) :             5.845ns  (required time - arrival time)
  Source:                 top_module_inst/uart_rx_module/o_rx_byte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_7_7/DP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.211ns  (logic 0.929ns (28.933%)  route 2.282ns (71.067%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.788ns = ( 8.212 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.167ns
    Clock Pessimism Removal (CPR):    -0.416ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         1.807    -2.167    top_module_inst/uart_rx_module/CLK
    SLICE_X4Y100         FDRE                                         r  top_module_inst/uart_rx_module/o_rx_byte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.456    -1.711 r  top_module_inst/uart_rx_module/o_rx_byte_reg[2]/Q
                         net (fo=7, routed)           1.344    -0.366    top_module_inst/uart_rx_module/o_rx_byte[1]
    SLICE_X5Y100         LUT5 (Prop_lut5_I4_O)        0.152    -0.214 r  top_module_inst/uart_rx_module/mem_reg_0_63_6_6_i_2/O
                         net (fo=2, routed)           0.458     0.243    top_module_inst/uart_rx_module/mem_reg_0_63_6_6_i_2_n_0
    SLICE_X5Y100         LUT4 (Prop_lut4_I2_O)        0.321     0.564 r  top_module_inst/uart_rx_module/mem_reg_0_63_7_7_i_1/O
                         net (fo=2, routed)           0.480     1.044    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_7_7/D
    SLICE_X2Y101         RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_7_7/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.599    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736     4.863 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.439    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.530 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         1.681     8.212    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_7_7/WCLK
    SLICE_X2Y101         RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_7_7/DP/CLK
                         clock pessimism             -0.416     7.795    
                         clock uncertainty           -0.077     7.719    
    SLICE_X2Y101         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.830     6.889    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_7_7/DP
  -------------------------------------------------------------------
                         required time                          6.889    
                         arrival time                          -1.044    
  -------------------------------------------------------------------
                         slack                                  5.845    

Slack (MET) :             5.926ns  (required time - arrival time)
  Source:                 top_module_inst/sync_fifo_inst/wr_ptr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.172ns  (logic 0.704ns (22.198%)  route 2.468ns (77.802%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.963ns = ( 8.037 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.167ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         1.807    -2.167    top_module_inst/sync_fifo_inst/CLK
    SLICE_X4Y101         FDRE                                         r  top_module_inst/sync_fifo_inst/wr_ptr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.456    -1.711 r  top_module_inst/sync_fifo_inst/wr_ptr_reg[5]/Q
                         net (fo=19, routed)          1.191    -0.520    top_module_inst/sync_fifo_inst/bram_inst/wr_ptr_reg[0]_0[5]
    SLICE_X3Y101         LUT6 (Prop_lut6_I3_O)        0.124    -0.396 f  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2_i_5/O
                         net (fo=2, routed)           0.476     0.080    top_module_inst/sync_fifo_inst/bram_inst/wr_ptr_reg[3]
    SLICE_X4Y101         LUT5 (Prop_lut5_I0_O)        0.124     0.204 r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2_i_4/O
                         net (fo=19, routed)          0.800     1.005    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/WE
    SLICE_X2Y99          RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.599    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736     4.863 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.439    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.530 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         1.507     8.037    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/WCLK
    SLICE_X2Y99          RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/RAMA/CLK
                         clock pessimism             -0.496     7.541    
                         clock uncertainty           -0.077     7.464    
    SLICE_X2Y99          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533     6.931    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          6.931    
                         arrival time                          -1.005    
  -------------------------------------------------------------------
                         slack                                  5.926    

Slack (MET) :             5.926ns  (required time - arrival time)
  Source:                 top_module_inst/sync_fifo_inst/wr_ptr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.172ns  (logic 0.704ns (22.198%)  route 2.468ns (77.802%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.963ns = ( 8.037 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.167ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         1.807    -2.167    top_module_inst/sync_fifo_inst/CLK
    SLICE_X4Y101         FDRE                                         r  top_module_inst/sync_fifo_inst/wr_ptr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.456    -1.711 r  top_module_inst/sync_fifo_inst/wr_ptr_reg[5]/Q
                         net (fo=19, routed)          1.191    -0.520    top_module_inst/sync_fifo_inst/bram_inst/wr_ptr_reg[0]_0[5]
    SLICE_X3Y101         LUT6 (Prop_lut6_I3_O)        0.124    -0.396 f  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2_i_5/O
                         net (fo=2, routed)           0.476     0.080    top_module_inst/sync_fifo_inst/bram_inst/wr_ptr_reg[3]
    SLICE_X4Y101         LUT5 (Prop_lut5_I0_O)        0.124     0.204 r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2_i_4/O
                         net (fo=19, routed)          0.800     1.005    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/WE
    SLICE_X2Y99          RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.599    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736     4.863 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.439    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.530 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         1.507     8.037    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/WCLK
    SLICE_X2Y99          RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/RAMB/CLK
                         clock pessimism             -0.496     7.541    
                         clock uncertainty           -0.077     7.464    
    SLICE_X2Y99          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533     6.931    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/RAMB
  -------------------------------------------------------------------
                         required time                          6.931    
                         arrival time                          -1.005    
  -------------------------------------------------------------------
                         slack                                  5.926    

Slack (MET) :             5.926ns  (required time - arrival time)
  Source:                 top_module_inst/sync_fifo_inst/wr_ptr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.172ns  (logic 0.704ns (22.198%)  route 2.468ns (77.802%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.963ns = ( 8.037 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.167ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         1.807    -2.167    top_module_inst/sync_fifo_inst/CLK
    SLICE_X4Y101         FDRE                                         r  top_module_inst/sync_fifo_inst/wr_ptr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.456    -1.711 r  top_module_inst/sync_fifo_inst/wr_ptr_reg[5]/Q
                         net (fo=19, routed)          1.191    -0.520    top_module_inst/sync_fifo_inst/bram_inst/wr_ptr_reg[0]_0[5]
    SLICE_X3Y101         LUT6 (Prop_lut6_I3_O)        0.124    -0.396 f  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2_i_5/O
                         net (fo=2, routed)           0.476     0.080    top_module_inst/sync_fifo_inst/bram_inst/wr_ptr_reg[3]
    SLICE_X4Y101         LUT5 (Prop_lut5_I0_O)        0.124     0.204 r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2_i_4/O
                         net (fo=19, routed)          0.800     1.005    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/WE
    SLICE_X2Y99          RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.599    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736     4.863 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.439    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.530 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         1.507     8.037    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/WCLK
    SLICE_X2Y99          RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/RAMC/CLK
                         clock pessimism             -0.496     7.541    
                         clock uncertainty           -0.077     7.464    
    SLICE_X2Y99          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533     6.931    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/RAMC
  -------------------------------------------------------------------
                         required time                          6.931    
                         arrival time                          -1.005    
  -------------------------------------------------------------------
                         slack                                  5.926    

Slack (MET) :             5.926ns  (required time - arrival time)
  Source:                 top_module_inst/sync_fifo_inst/wr_ptr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.172ns  (logic 0.704ns (22.198%)  route 2.468ns (77.802%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.963ns = ( 8.037 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.167ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         1.807    -2.167    top_module_inst/sync_fifo_inst/CLK
    SLICE_X4Y101         FDRE                                         r  top_module_inst/sync_fifo_inst/wr_ptr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.456    -1.711 r  top_module_inst/sync_fifo_inst/wr_ptr_reg[5]/Q
                         net (fo=19, routed)          1.191    -0.520    top_module_inst/sync_fifo_inst/bram_inst/wr_ptr_reg[0]_0[5]
    SLICE_X3Y101         LUT6 (Prop_lut6_I3_O)        0.124    -0.396 f  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2_i_5/O
                         net (fo=2, routed)           0.476     0.080    top_module_inst/sync_fifo_inst/bram_inst/wr_ptr_reg[3]
    SLICE_X4Y101         LUT5 (Prop_lut5_I0_O)        0.124     0.204 r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2_i_4/O
                         net (fo=19, routed)          0.800     1.005    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/WE
    SLICE_X2Y99          RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.599    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736     4.863 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.439    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.530 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         1.507     8.037    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/WCLK
    SLICE_X2Y99          RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/RAMD/CLK
                         clock pessimism             -0.496     7.541    
                         clock uncertainty           -0.077     7.464    
    SLICE_X2Y99          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533     6.931    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/RAMD
  -------------------------------------------------------------------
                         required time                          6.931    
                         arrival time                          -1.005    
  -------------------------------------------------------------------
                         slack                                  5.926    

Slack (MET) :             5.936ns  (required time - arrival time)
  Source:                 top_module_inst/sync_fifo_inst/rd_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_module_inst/uart_tx_module/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.487ns  (logic 0.966ns (27.702%)  route 2.521ns (72.298%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.965ns = ( 8.035 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.166ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         1.808    -2.166    top_module_inst/sync_fifo_inst/CLK
    SLICE_X3Y102         FDRE                                         r  top_module_inst/sync_fifo_inst/rd_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.419    -1.747 r  top_module_inst/sync_fifo_inst/rd_ptr_reg[1]/Q
                         net (fo=15, routed)          0.954    -0.792    top_module_inst/sync_fifo_inst/bram_inst/Q[1]
    SLICE_X3Y101         LUT6 (Prop_lut6_I2_O)        0.299    -0.493 r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2_i_6/O
                         net (fo=2, routed)           0.446    -0.047    top_module_inst/sync_fifo_inst/bram_inst_n_2
    SLICE_X3Y101         LUT5 (Prop_lut5_I4_O)        0.124     0.077 r  top_module_inst/sync_fifo_inst/rd_ptr[6]_i_1/O
                         net (fo=8, routed)           0.742     0.818    top_module_inst/uart_tx_module/E[0]
    SLICE_X5Y99          LUT5 (Prop_lut5_I0_O)        0.124     0.942 r  top_module_inst/uart_tx_module/FSM_onehot_state[5]_i_1/O
                         net (fo=6, routed)           0.379     1.322    top_module_inst/uart_tx_module/FSM_onehot_state[5]_i_1_n_0
    SLICE_X4Y99          FDSE                                         r  top_module_inst/uart_tx_module/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.599    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736     4.863 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.439    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.530 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         1.505     8.035    top_module_inst/uart_tx_module/CLK
    SLICE_X4Y99          FDSE                                         r  top_module_inst/uart_tx_module/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.496     7.539    
                         clock uncertainty           -0.077     7.462    
    SLICE_X4Y99          FDSE (Setup_fdse_C_CE)      -0.205     7.257    top_module_inst/uart_tx_module/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                          7.257    
                         arrival time                          -1.322    
  -------------------------------------------------------------------
                         slack                                  5.936    

Slack (MET) :             5.936ns  (required time - arrival time)
  Source:                 top_module_inst/sync_fifo_inst/rd_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_module_inst/uart_tx_module/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.487ns  (logic 0.966ns (27.702%)  route 2.521ns (72.298%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.965ns = ( 8.035 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.166ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         1.808    -2.166    top_module_inst/sync_fifo_inst/CLK
    SLICE_X3Y102         FDRE                                         r  top_module_inst/sync_fifo_inst/rd_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.419    -1.747 r  top_module_inst/sync_fifo_inst/rd_ptr_reg[1]/Q
                         net (fo=15, routed)          0.954    -0.792    top_module_inst/sync_fifo_inst/bram_inst/Q[1]
    SLICE_X3Y101         LUT6 (Prop_lut6_I2_O)        0.299    -0.493 r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2_i_6/O
                         net (fo=2, routed)           0.446    -0.047    top_module_inst/sync_fifo_inst/bram_inst_n_2
    SLICE_X3Y101         LUT5 (Prop_lut5_I4_O)        0.124     0.077 r  top_module_inst/sync_fifo_inst/rd_ptr[6]_i_1/O
                         net (fo=8, routed)           0.742     0.818    top_module_inst/uart_tx_module/E[0]
    SLICE_X5Y99          LUT5 (Prop_lut5_I0_O)        0.124     0.942 r  top_module_inst/uart_tx_module/FSM_onehot_state[5]_i_1/O
                         net (fo=6, routed)           0.379     1.322    top_module_inst/uart_tx_module/FSM_onehot_state[5]_i_1_n_0
    SLICE_X4Y99          FDRE                                         r  top_module_inst/uart_tx_module/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.599    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736     4.863 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.439    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.530 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         1.505     8.035    top_module_inst/uart_tx_module/CLK
    SLICE_X4Y99          FDRE                                         r  top_module_inst/uart_tx_module/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.496     7.539    
                         clock uncertainty           -0.077     7.462    
    SLICE_X4Y99          FDRE (Setup_fdre_C_CE)      -0.205     7.257    top_module_inst/uart_tx_module/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                          7.257    
                         arrival time                          -1.322    
  -------------------------------------------------------------------
                         slack                                  5.936    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 top_module_inst/sync_fifo_inst/wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.128ns (32.329%)  route 0.268ns (67.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         0.674    -0.421    top_module_inst/sync_fifo_inst/CLK
    SLICE_X1Y101         FDRE                                         r  top_module_inst/sync_fifo_inst/wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.128    -0.293 r  top_module_inst/sync_fifo_inst/wr_ptr_reg[1]/Q
                         net (fo=23, routed)          0.268    -0.025    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/ADDRD1
    SLICE_X2Y100         RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         0.949    -0.185    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/WCLK
    SLICE_X2Y100         RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/RAMA/CLK
                         clock pessimism             -0.220    -0.405    
    SLICE_X2Y100         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.255    -0.150    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          0.150    
                         arrival time                          -0.025    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 top_module_inst/sync_fifo_inst/wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.128ns (32.329%)  route 0.268ns (67.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         0.674    -0.421    top_module_inst/sync_fifo_inst/CLK
    SLICE_X1Y101         FDRE                                         r  top_module_inst/sync_fifo_inst/wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.128    -0.293 r  top_module_inst/sync_fifo_inst/wr_ptr_reg[1]/Q
                         net (fo=23, routed)          0.268    -0.025    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/ADDRD1
    SLICE_X2Y100         RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         0.949    -0.185    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/WCLK
    SLICE_X2Y100         RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/RAMB/CLK
                         clock pessimism             -0.220    -0.405    
    SLICE_X2Y100         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.255    -0.150    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          0.150    
                         arrival time                          -0.025    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 top_module_inst/sync_fifo_inst/wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/RAMC/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.128ns (32.329%)  route 0.268ns (67.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         0.674    -0.421    top_module_inst/sync_fifo_inst/CLK
    SLICE_X1Y101         FDRE                                         r  top_module_inst/sync_fifo_inst/wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.128    -0.293 r  top_module_inst/sync_fifo_inst/wr_ptr_reg[1]/Q
                         net (fo=23, routed)          0.268    -0.025    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/ADDRD1
    SLICE_X2Y100         RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         0.949    -0.185    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/WCLK
    SLICE_X2Y100         RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/RAMC/CLK
                         clock pessimism             -0.220    -0.405    
    SLICE_X2Y100         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.255    -0.150    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/RAMC
  -------------------------------------------------------------------
                         required time                          0.150    
                         arrival time                          -0.025    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 top_module_inst/sync_fifo_inst/wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/RAMD/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.128ns (32.329%)  route 0.268ns (67.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         0.674    -0.421    top_module_inst/sync_fifo_inst/CLK
    SLICE_X1Y101         FDRE                                         r  top_module_inst/sync_fifo_inst/wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.128    -0.293 r  top_module_inst/sync_fifo_inst/wr_ptr_reg[1]/Q
                         net (fo=23, routed)          0.268    -0.025    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/ADDRD1
    SLICE_X2Y100         RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/RAMD/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         0.949    -0.185    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/WCLK
    SLICE_X2Y100         RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/RAMD/CLK
                         clock pessimism             -0.220    -0.405    
    SLICE_X2Y100         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.255    -0.150    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/RAMD
  -------------------------------------------------------------------
                         required time                          0.150    
                         arrival time                          -0.025    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 top_module_inst/sync_fifo_inst/wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_6_6/DP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.582%)  route 0.267ns (65.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         0.674    -0.421    top_module_inst/sync_fifo_inst/CLK
    SLICE_X1Y101         FDRE                                         r  top_module_inst/sync_fifo_inst/wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.280 r  top_module_inst/sync_fifo_inst/wr_ptr_reg[2]/Q
                         net (fo=22, routed)          0.267    -0.013    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_6_6/A2
    SLICE_X2Y101         RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_6_6/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         0.949    -0.185    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_6_6/WCLK
    SLICE_X2Y101         RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_6_6/DP/CLK
                         clock pessimism             -0.220    -0.405    
    SLICE_X2Y101         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.151    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_6_6/DP
  -------------------------------------------------------------------
                         required time                          0.151    
                         arrival time                          -0.013    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 top_module_inst/sync_fifo_inst/wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_6_6/SP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.582%)  route 0.267ns (65.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         0.674    -0.421    top_module_inst/sync_fifo_inst/CLK
    SLICE_X1Y101         FDRE                                         r  top_module_inst/sync_fifo_inst/wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.280 r  top_module_inst/sync_fifo_inst/wr_ptr_reg[2]/Q
                         net (fo=22, routed)          0.267    -0.013    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_6_6/A2
    SLICE_X2Y101         RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_6_6/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         0.949    -0.185    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_6_6/WCLK
    SLICE_X2Y101         RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_6_6/SP/CLK
                         clock pessimism             -0.220    -0.405    
    SLICE_X2Y101         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.151    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_6_6/SP
  -------------------------------------------------------------------
                         required time                          0.151    
                         arrival time                          -0.013    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 top_module_inst/sync_fifo_inst/wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_7_7/DP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.582%)  route 0.267ns (65.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         0.674    -0.421    top_module_inst/sync_fifo_inst/CLK
    SLICE_X1Y101         FDRE                                         r  top_module_inst/sync_fifo_inst/wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.280 r  top_module_inst/sync_fifo_inst/wr_ptr_reg[2]/Q
                         net (fo=22, routed)          0.267    -0.013    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_7_7/A2
    SLICE_X2Y101         RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_7_7/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         0.949    -0.185    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_7_7/WCLK
    SLICE_X2Y101         RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_7_7/DP/CLK
                         clock pessimism             -0.220    -0.405    
    SLICE_X2Y101         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.151    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_7_7/DP
  -------------------------------------------------------------------
                         required time                          0.151    
                         arrival time                          -0.013    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 top_module_inst/sync_fifo_inst/wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_7_7/SP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.582%)  route 0.267ns (65.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         0.674    -0.421    top_module_inst/sync_fifo_inst/CLK
    SLICE_X1Y101         FDRE                                         r  top_module_inst/sync_fifo_inst/wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.280 r  top_module_inst/sync_fifo_inst/wr_ptr_reg[2]/Q
                         net (fo=22, routed)          0.267    -0.013    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_7_7/A2
    SLICE_X2Y101         RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_7_7/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         0.949    -0.185    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_7_7/WCLK
    SLICE_X2Y101         RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_7_7/SP/CLK
                         clock pessimism             -0.220    -0.405    
    SLICE_X2Y101         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.151    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_7_7/SP
  -------------------------------------------------------------------
                         required time                          0.151    
                         arrival time                          -0.013    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 top_module_inst/sync_fifo_inst/wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_6_6/DP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.531%)  route 0.280ns (66.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         0.673    -0.422    top_module_inst/sync_fifo_inst/CLK
    SLICE_X4Y101         FDRE                                         r  top_module_inst/sync_fifo_inst/wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.281 r  top_module_inst/sync_fifo_inst/wr_ptr_reg[3]/Q
                         net (fo=21, routed)          0.280    -0.001    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_6_6/A3
    SLICE_X2Y101         RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_6_6/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         0.949    -0.185    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_6_6/WCLK
    SLICE_X2Y101         RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_6_6/DP/CLK
                         clock pessimism             -0.199    -0.384    
    SLICE_X2Y101         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.144    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_6_6/DP
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                          -0.001    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 top_module_inst/sync_fifo_inst/wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_6_6/SP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.531%)  route 0.280ns (66.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         0.673    -0.422    top_module_inst/sync_fifo_inst/CLK
    SLICE_X4Y101         FDRE                                         r  top_module_inst/sync_fifo_inst/wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.281 r  top_module_inst/sync_fifo_inst/wr_ptr_reg[3]/Q
                         net (fo=21, routed)          0.280    -0.001    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_6_6/A3
    SLICE_X2Y101         RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_6_6/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         0.949    -0.185    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_6_6/WCLK
    SLICE_X2Y101         RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_6_6/SP/CLK
                         clock pessimism             -0.199    -0.384    
    SLICE_X2Y101         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.144    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_6_6/SP
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                          -0.001    
  -------------------------------------------------------------------
                         slack                                  0.143    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_wiz_0_inst/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X2Y100    top_module_inst/sync_fifo_inst/bram_inst/o_rd_data_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X2Y100    top_module_inst/sync_fifo_inst/bram_inst/o_rd_data_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X2Y100    top_module_inst/sync_fifo_inst/bram_inst/o_rd_data_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X2Y99     top_module_inst/sync_fifo_inst/bram_inst/o_rd_data_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X2Y99     top_module_inst/sync_fifo_inst/bram_inst/o_rd_data_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X2Y99     top_module_inst/sync_fifo_inst/bram_inst/o_rd_data_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X2Y101    top_module_inst/sync_fifo_inst/bram_inst/o_rd_data_reg[6]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X2Y101    top_module_inst/sync_fifo_inst/bram_inst/o_rd_data_reg[7]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X2Y100    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X2Y100    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X2Y100    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X2Y100    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X2Y101    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_6_6/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X2Y101    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_6_6/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X2Y101    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_7_7/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X2Y101    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_7_7/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X2Y100    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X2Y100    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X2Y100    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X2Y100    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X2Y100    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X2Y100    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X2Y99     top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X2Y99     top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X2Y99     top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X2Y99     top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X2Y99     top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X2Y99     top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  clk_wiz_0_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  clk_wiz_0_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  clk_wiz_0_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  clk_wiz_0_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  clk_wiz_0_inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.745ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.745ns  (required time - arrival time)
  Source:                 top_module_inst/sync_fifo_inst/rd_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_module_inst/uart_tx_module/FSM_onehot_state_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.676ns  (logic 0.966ns (26.276%)  route 2.710ns (73.724%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.965ns = ( 8.035 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.166ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         1.808    -2.166    top_module_inst/sync_fifo_inst/CLK
    SLICE_X3Y102         FDRE                                         r  top_module_inst/sync_fifo_inst/rd_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.419    -1.747 r  top_module_inst/sync_fifo_inst/rd_ptr_reg[1]/Q
                         net (fo=15, routed)          0.954    -0.792    top_module_inst/sync_fifo_inst/bram_inst/Q[1]
    SLICE_X3Y101         LUT6 (Prop_lut6_I2_O)        0.299    -0.493 r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2_i_6/O
                         net (fo=2, routed)           0.446    -0.047    top_module_inst/sync_fifo_inst/bram_inst_n_2
    SLICE_X3Y101         LUT5 (Prop_lut5_I4_O)        0.124     0.077 r  top_module_inst/sync_fifo_inst/rd_ptr[6]_i_1/O
                         net (fo=8, routed)           0.742     0.818    top_module_inst/uart_tx_module/E[0]
    SLICE_X5Y99          LUT5 (Prop_lut5_I0_O)        0.124     0.942 r  top_module_inst/uart_tx_module/FSM_onehot_state[5]_i_1/O
                         net (fo=6, routed)           0.569     1.511    top_module_inst/uart_tx_module/FSM_onehot_state[5]_i_1_n_0
    SLICE_X5Y99          FDRE                                         r  top_module_inst/uart_tx_module/FSM_onehot_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.599    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736     4.863 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.439    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.530 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         1.505     8.035    top_module_inst/uart_tx_module/CLK
    SLICE_X5Y99          FDRE                                         r  top_module_inst/uart_tx_module/FSM_onehot_state_reg[4]/C
                         clock pessimism             -0.496     7.539    
                         clock uncertainty           -0.077     7.461    
    SLICE_X5Y99          FDRE (Setup_fdre_C_CE)      -0.205     7.256    top_module_inst/uart_tx_module/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                          7.256    
                         arrival time                          -1.511    
  -------------------------------------------------------------------
                         slack                                  5.745    

Slack (MET) :             5.745ns  (required time - arrival time)
  Source:                 top_module_inst/sync_fifo_inst/rd_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_module_inst/uart_tx_module/FSM_onehot_state_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.676ns  (logic 0.966ns (26.276%)  route 2.710ns (73.724%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.965ns = ( 8.035 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.166ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         1.808    -2.166    top_module_inst/sync_fifo_inst/CLK
    SLICE_X3Y102         FDRE                                         r  top_module_inst/sync_fifo_inst/rd_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.419    -1.747 r  top_module_inst/sync_fifo_inst/rd_ptr_reg[1]/Q
                         net (fo=15, routed)          0.954    -0.792    top_module_inst/sync_fifo_inst/bram_inst/Q[1]
    SLICE_X3Y101         LUT6 (Prop_lut6_I2_O)        0.299    -0.493 r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2_i_6/O
                         net (fo=2, routed)           0.446    -0.047    top_module_inst/sync_fifo_inst/bram_inst_n_2
    SLICE_X3Y101         LUT5 (Prop_lut5_I4_O)        0.124     0.077 r  top_module_inst/sync_fifo_inst/rd_ptr[6]_i_1/O
                         net (fo=8, routed)           0.742     0.818    top_module_inst/uart_tx_module/E[0]
    SLICE_X5Y99          LUT5 (Prop_lut5_I0_O)        0.124     0.942 r  top_module_inst/uart_tx_module/FSM_onehot_state[5]_i_1/O
                         net (fo=6, routed)           0.569     1.511    top_module_inst/uart_tx_module/FSM_onehot_state[5]_i_1_n_0
    SLICE_X5Y99          FDRE                                         r  top_module_inst/uart_tx_module/FSM_onehot_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.599    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736     4.863 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.439    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.530 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         1.505     8.035    top_module_inst/uart_tx_module/CLK
    SLICE_X5Y99          FDRE                                         r  top_module_inst/uart_tx_module/FSM_onehot_state_reg[5]/C
                         clock pessimism             -0.496     7.539    
                         clock uncertainty           -0.077     7.461    
    SLICE_X5Y99          FDRE (Setup_fdre_C_CE)      -0.205     7.256    top_module_inst/uart_tx_module/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                          7.256    
                         arrival time                          -1.511    
  -------------------------------------------------------------------
                         slack                                  5.745    

Slack (MET) :             5.812ns  (required time - arrival time)
  Source:                 top_module_inst/uart_rx_module/o_rx_byte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_module_inst/uart_rx_module/o_rx_byte_valid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.836ns  (logic 0.857ns (22.343%)  route 2.979ns (77.657%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.789ns = ( 8.211 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.167ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         1.807    -2.167    top_module_inst/uart_rx_module/CLK
    SLICE_X4Y100         FDRE                                         r  top_module_inst/uart_rx_module/o_rx_byte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.456    -1.711 r  top_module_inst/uart_rx_module/o_rx_byte_reg[2]/Q
                         net (fo=7, routed)           1.344    -0.366    top_module_inst/uart_rx_module/o_rx_byte[1]
    SLICE_X5Y100         LUT4 (Prop_lut4_I1_O)        0.124    -0.242 r  top_module_inst/uart_rx_module/o_rx_byte_valid_i_3/O
                         net (fo=1, routed)           0.665     0.423    top_module_inst/uart_rx_module/o_rx_byte_valid_i_3_n_0
    SLICE_X5Y100         LUT6 (Prop_lut6_I1_O)        0.124     0.547 f  top_module_inst/uart_rx_module/o_rx_byte_valid_i_2/O
                         net (fo=1, routed)           0.581     1.128    top_module_inst/uart_rx_module/o_rx_byte_valid_i_2_n_0
    SLICE_X4Y102         LUT5 (Prop_lut5_I4_O)        0.153     1.281 r  top_module_inst/uart_rx_module/o_rx_byte_valid_i_1/O
                         net (fo=1, routed)           0.388     1.669    top_module_inst/uart_rx_module/o_rx_byte_valid_i_1_n_0
    SLICE_X4Y102         FDRE                                         r  top_module_inst/uart_rx_module/o_rx_byte_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.599    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736     4.863 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.439    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.530 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         1.680     8.211    top_module_inst/uart_rx_module/CLK
    SLICE_X4Y102         FDRE                                         r  top_module_inst/uart_rx_module/o_rx_byte_valid_reg/C
                         clock pessimism             -0.402     7.808    
                         clock uncertainty           -0.077     7.731    
    SLICE_X4Y102         FDRE (Setup_fdre_C_D)       -0.250     7.481    top_module_inst/uart_rx_module/o_rx_byte_valid_reg
  -------------------------------------------------------------------
                         required time                          7.481    
                         arrival time                          -1.669    
  -------------------------------------------------------------------
                         slack                                  5.812    

Slack (MET) :             5.844ns  (required time - arrival time)
  Source:                 top_module_inst/uart_rx_module/o_rx_byte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_7_7/DP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.211ns  (logic 0.929ns (28.933%)  route 2.282ns (71.067%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.788ns = ( 8.212 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.167ns
    Clock Pessimism Removal (CPR):    -0.416ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         1.807    -2.167    top_module_inst/uart_rx_module/CLK
    SLICE_X4Y100         FDRE                                         r  top_module_inst/uart_rx_module/o_rx_byte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.456    -1.711 r  top_module_inst/uart_rx_module/o_rx_byte_reg[2]/Q
                         net (fo=7, routed)           1.344    -0.366    top_module_inst/uart_rx_module/o_rx_byte[1]
    SLICE_X5Y100         LUT5 (Prop_lut5_I4_O)        0.152    -0.214 r  top_module_inst/uart_rx_module/mem_reg_0_63_6_6_i_2/O
                         net (fo=2, routed)           0.458     0.243    top_module_inst/uart_rx_module/mem_reg_0_63_6_6_i_2_n_0
    SLICE_X5Y100         LUT4 (Prop_lut4_I2_O)        0.321     0.564 r  top_module_inst/uart_rx_module/mem_reg_0_63_7_7_i_1/O
                         net (fo=2, routed)           0.480     1.044    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_7_7/D
    SLICE_X2Y101         RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_7_7/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.599    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736     4.863 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.439    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.530 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         1.681     8.212    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_7_7/WCLK
    SLICE_X2Y101         RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_7_7/DP/CLK
                         clock pessimism             -0.416     7.795    
                         clock uncertainty           -0.077     7.718    
    SLICE_X2Y101         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.830     6.888    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_7_7/DP
  -------------------------------------------------------------------
                         required time                          6.888    
                         arrival time                          -1.044    
  -------------------------------------------------------------------
                         slack                                  5.844    

Slack (MET) :             5.925ns  (required time - arrival time)
  Source:                 top_module_inst/sync_fifo_inst/wr_ptr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.172ns  (logic 0.704ns (22.198%)  route 2.468ns (77.802%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.963ns = ( 8.037 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.167ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         1.807    -2.167    top_module_inst/sync_fifo_inst/CLK
    SLICE_X4Y101         FDRE                                         r  top_module_inst/sync_fifo_inst/wr_ptr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.456    -1.711 r  top_module_inst/sync_fifo_inst/wr_ptr_reg[5]/Q
                         net (fo=19, routed)          1.191    -0.520    top_module_inst/sync_fifo_inst/bram_inst/wr_ptr_reg[0]_0[5]
    SLICE_X3Y101         LUT6 (Prop_lut6_I3_O)        0.124    -0.396 f  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2_i_5/O
                         net (fo=2, routed)           0.476     0.080    top_module_inst/sync_fifo_inst/bram_inst/wr_ptr_reg[3]
    SLICE_X4Y101         LUT5 (Prop_lut5_I0_O)        0.124     0.204 r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2_i_4/O
                         net (fo=19, routed)          0.800     1.005    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/WE
    SLICE_X2Y99          RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.599    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736     4.863 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.439    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.530 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         1.507     8.037    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/WCLK
    SLICE_X2Y99          RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/RAMA/CLK
                         clock pessimism             -0.496     7.541    
                         clock uncertainty           -0.077     7.463    
    SLICE_X2Y99          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533     6.930    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          6.930    
                         arrival time                          -1.005    
  -------------------------------------------------------------------
                         slack                                  5.925    

Slack (MET) :             5.925ns  (required time - arrival time)
  Source:                 top_module_inst/sync_fifo_inst/wr_ptr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.172ns  (logic 0.704ns (22.198%)  route 2.468ns (77.802%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.963ns = ( 8.037 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.167ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         1.807    -2.167    top_module_inst/sync_fifo_inst/CLK
    SLICE_X4Y101         FDRE                                         r  top_module_inst/sync_fifo_inst/wr_ptr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.456    -1.711 r  top_module_inst/sync_fifo_inst/wr_ptr_reg[5]/Q
                         net (fo=19, routed)          1.191    -0.520    top_module_inst/sync_fifo_inst/bram_inst/wr_ptr_reg[0]_0[5]
    SLICE_X3Y101         LUT6 (Prop_lut6_I3_O)        0.124    -0.396 f  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2_i_5/O
                         net (fo=2, routed)           0.476     0.080    top_module_inst/sync_fifo_inst/bram_inst/wr_ptr_reg[3]
    SLICE_X4Y101         LUT5 (Prop_lut5_I0_O)        0.124     0.204 r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2_i_4/O
                         net (fo=19, routed)          0.800     1.005    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/WE
    SLICE_X2Y99          RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.599    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736     4.863 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.439    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.530 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         1.507     8.037    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/WCLK
    SLICE_X2Y99          RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/RAMB/CLK
                         clock pessimism             -0.496     7.541    
                         clock uncertainty           -0.077     7.463    
    SLICE_X2Y99          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533     6.930    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/RAMB
  -------------------------------------------------------------------
                         required time                          6.930    
                         arrival time                          -1.005    
  -------------------------------------------------------------------
                         slack                                  5.925    

Slack (MET) :             5.925ns  (required time - arrival time)
  Source:                 top_module_inst/sync_fifo_inst/wr_ptr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.172ns  (logic 0.704ns (22.198%)  route 2.468ns (77.802%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.963ns = ( 8.037 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.167ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         1.807    -2.167    top_module_inst/sync_fifo_inst/CLK
    SLICE_X4Y101         FDRE                                         r  top_module_inst/sync_fifo_inst/wr_ptr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.456    -1.711 r  top_module_inst/sync_fifo_inst/wr_ptr_reg[5]/Q
                         net (fo=19, routed)          1.191    -0.520    top_module_inst/sync_fifo_inst/bram_inst/wr_ptr_reg[0]_0[5]
    SLICE_X3Y101         LUT6 (Prop_lut6_I3_O)        0.124    -0.396 f  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2_i_5/O
                         net (fo=2, routed)           0.476     0.080    top_module_inst/sync_fifo_inst/bram_inst/wr_ptr_reg[3]
    SLICE_X4Y101         LUT5 (Prop_lut5_I0_O)        0.124     0.204 r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2_i_4/O
                         net (fo=19, routed)          0.800     1.005    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/WE
    SLICE_X2Y99          RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.599    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736     4.863 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.439    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.530 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         1.507     8.037    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/WCLK
    SLICE_X2Y99          RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/RAMC/CLK
                         clock pessimism             -0.496     7.541    
                         clock uncertainty           -0.077     7.463    
    SLICE_X2Y99          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533     6.930    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/RAMC
  -------------------------------------------------------------------
                         required time                          6.930    
                         arrival time                          -1.005    
  -------------------------------------------------------------------
                         slack                                  5.925    

Slack (MET) :             5.925ns  (required time - arrival time)
  Source:                 top_module_inst/sync_fifo_inst/wr_ptr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.172ns  (logic 0.704ns (22.198%)  route 2.468ns (77.802%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.963ns = ( 8.037 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.167ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         1.807    -2.167    top_module_inst/sync_fifo_inst/CLK
    SLICE_X4Y101         FDRE                                         r  top_module_inst/sync_fifo_inst/wr_ptr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.456    -1.711 r  top_module_inst/sync_fifo_inst/wr_ptr_reg[5]/Q
                         net (fo=19, routed)          1.191    -0.520    top_module_inst/sync_fifo_inst/bram_inst/wr_ptr_reg[0]_0[5]
    SLICE_X3Y101         LUT6 (Prop_lut6_I3_O)        0.124    -0.396 f  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2_i_5/O
                         net (fo=2, routed)           0.476     0.080    top_module_inst/sync_fifo_inst/bram_inst/wr_ptr_reg[3]
    SLICE_X4Y101         LUT5 (Prop_lut5_I0_O)        0.124     0.204 r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2_i_4/O
                         net (fo=19, routed)          0.800     1.005    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/WE
    SLICE_X2Y99          RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.599    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736     4.863 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.439    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.530 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         1.507     8.037    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/WCLK
    SLICE_X2Y99          RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/RAMD/CLK
                         clock pessimism             -0.496     7.541    
                         clock uncertainty           -0.077     7.463    
    SLICE_X2Y99          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533     6.930    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/RAMD
  -------------------------------------------------------------------
                         required time                          6.930    
                         arrival time                          -1.005    
  -------------------------------------------------------------------
                         slack                                  5.925    

Slack (MET) :             5.935ns  (required time - arrival time)
  Source:                 top_module_inst/sync_fifo_inst/rd_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_module_inst/uart_tx_module/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.487ns  (logic 0.966ns (27.702%)  route 2.521ns (72.298%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.965ns = ( 8.035 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.166ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         1.808    -2.166    top_module_inst/sync_fifo_inst/CLK
    SLICE_X3Y102         FDRE                                         r  top_module_inst/sync_fifo_inst/rd_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.419    -1.747 r  top_module_inst/sync_fifo_inst/rd_ptr_reg[1]/Q
                         net (fo=15, routed)          0.954    -0.792    top_module_inst/sync_fifo_inst/bram_inst/Q[1]
    SLICE_X3Y101         LUT6 (Prop_lut6_I2_O)        0.299    -0.493 r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2_i_6/O
                         net (fo=2, routed)           0.446    -0.047    top_module_inst/sync_fifo_inst/bram_inst_n_2
    SLICE_X3Y101         LUT5 (Prop_lut5_I4_O)        0.124     0.077 r  top_module_inst/sync_fifo_inst/rd_ptr[6]_i_1/O
                         net (fo=8, routed)           0.742     0.818    top_module_inst/uart_tx_module/E[0]
    SLICE_X5Y99          LUT5 (Prop_lut5_I0_O)        0.124     0.942 r  top_module_inst/uart_tx_module/FSM_onehot_state[5]_i_1/O
                         net (fo=6, routed)           0.379     1.322    top_module_inst/uart_tx_module/FSM_onehot_state[5]_i_1_n_0
    SLICE_X4Y99          FDSE                                         r  top_module_inst/uart_tx_module/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.599    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736     4.863 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.439    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.530 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         1.505     8.035    top_module_inst/uart_tx_module/CLK
    SLICE_X4Y99          FDSE                                         r  top_module_inst/uart_tx_module/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.496     7.539    
                         clock uncertainty           -0.077     7.461    
    SLICE_X4Y99          FDSE (Setup_fdse_C_CE)      -0.205     7.256    top_module_inst/uart_tx_module/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                          7.256    
                         arrival time                          -1.322    
  -------------------------------------------------------------------
                         slack                                  5.935    

Slack (MET) :             5.935ns  (required time - arrival time)
  Source:                 top_module_inst/sync_fifo_inst/rd_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_module_inst/uart_tx_module/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.487ns  (logic 0.966ns (27.702%)  route 2.521ns (72.298%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.965ns = ( 8.035 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.166ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         1.808    -2.166    top_module_inst/sync_fifo_inst/CLK
    SLICE_X3Y102         FDRE                                         r  top_module_inst/sync_fifo_inst/rd_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.419    -1.747 r  top_module_inst/sync_fifo_inst/rd_ptr_reg[1]/Q
                         net (fo=15, routed)          0.954    -0.792    top_module_inst/sync_fifo_inst/bram_inst/Q[1]
    SLICE_X3Y101         LUT6 (Prop_lut6_I2_O)        0.299    -0.493 r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2_i_6/O
                         net (fo=2, routed)           0.446    -0.047    top_module_inst/sync_fifo_inst/bram_inst_n_2
    SLICE_X3Y101         LUT5 (Prop_lut5_I4_O)        0.124     0.077 r  top_module_inst/sync_fifo_inst/rd_ptr[6]_i_1/O
                         net (fo=8, routed)           0.742     0.818    top_module_inst/uart_tx_module/E[0]
    SLICE_X5Y99          LUT5 (Prop_lut5_I0_O)        0.124     0.942 r  top_module_inst/uart_tx_module/FSM_onehot_state[5]_i_1/O
                         net (fo=6, routed)           0.379     1.322    top_module_inst/uart_tx_module/FSM_onehot_state[5]_i_1_n_0
    SLICE_X4Y99          FDRE                                         r  top_module_inst/uart_tx_module/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.599    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736     4.863 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.439    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.530 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         1.505     8.035    top_module_inst/uart_tx_module/CLK
    SLICE_X4Y99          FDRE                                         r  top_module_inst/uart_tx_module/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.496     7.539    
                         clock uncertainty           -0.077     7.461    
    SLICE_X4Y99          FDRE (Setup_fdre_C_CE)      -0.205     7.256    top_module_inst/uart_tx_module/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                          7.256    
                         arrival time                          -1.322    
  -------------------------------------------------------------------
                         slack                                  5.935    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 top_module_inst/sync_fifo_inst/wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.128ns (32.329%)  route 0.268ns (67.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         0.674    -0.421    top_module_inst/sync_fifo_inst/CLK
    SLICE_X1Y101         FDRE                                         r  top_module_inst/sync_fifo_inst/wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.128    -0.293 r  top_module_inst/sync_fifo_inst/wr_ptr_reg[1]/Q
                         net (fo=23, routed)          0.268    -0.025    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/ADDRD1
    SLICE_X2Y100         RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         0.949    -0.185    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/WCLK
    SLICE_X2Y100         RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/RAMA/CLK
                         clock pessimism             -0.220    -0.405    
                         clock uncertainty            0.077    -0.327    
    SLICE_X2Y100         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.255    -0.072    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          0.072    
                         arrival time                          -0.025    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 top_module_inst/sync_fifo_inst/wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.128ns (32.329%)  route 0.268ns (67.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         0.674    -0.421    top_module_inst/sync_fifo_inst/CLK
    SLICE_X1Y101         FDRE                                         r  top_module_inst/sync_fifo_inst/wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.128    -0.293 r  top_module_inst/sync_fifo_inst/wr_ptr_reg[1]/Q
                         net (fo=23, routed)          0.268    -0.025    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/ADDRD1
    SLICE_X2Y100         RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         0.949    -0.185    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/WCLK
    SLICE_X2Y100         RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/RAMB/CLK
                         clock pessimism             -0.220    -0.405    
                         clock uncertainty            0.077    -0.327    
    SLICE_X2Y100         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.255    -0.072    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          0.072    
                         arrival time                          -0.025    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 top_module_inst/sync_fifo_inst/wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/RAMC/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.128ns (32.329%)  route 0.268ns (67.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         0.674    -0.421    top_module_inst/sync_fifo_inst/CLK
    SLICE_X1Y101         FDRE                                         r  top_module_inst/sync_fifo_inst/wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.128    -0.293 r  top_module_inst/sync_fifo_inst/wr_ptr_reg[1]/Q
                         net (fo=23, routed)          0.268    -0.025    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/ADDRD1
    SLICE_X2Y100         RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         0.949    -0.185    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/WCLK
    SLICE_X2Y100         RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/RAMC/CLK
                         clock pessimism             -0.220    -0.405    
                         clock uncertainty            0.077    -0.327    
    SLICE_X2Y100         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.255    -0.072    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/RAMC
  -------------------------------------------------------------------
                         required time                          0.072    
                         arrival time                          -0.025    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 top_module_inst/sync_fifo_inst/wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/RAMD/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.128ns (32.329%)  route 0.268ns (67.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         0.674    -0.421    top_module_inst/sync_fifo_inst/CLK
    SLICE_X1Y101         FDRE                                         r  top_module_inst/sync_fifo_inst/wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.128    -0.293 r  top_module_inst/sync_fifo_inst/wr_ptr_reg[1]/Q
                         net (fo=23, routed)          0.268    -0.025    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/ADDRD1
    SLICE_X2Y100         RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/RAMD/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         0.949    -0.185    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/WCLK
    SLICE_X2Y100         RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/RAMD/CLK
                         clock pessimism             -0.220    -0.405    
                         clock uncertainty            0.077    -0.327    
    SLICE_X2Y100         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.255    -0.072    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/RAMD
  -------------------------------------------------------------------
                         required time                          0.072    
                         arrival time                          -0.025    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 top_module_inst/sync_fifo_inst/wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_6_6/DP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.582%)  route 0.267ns (65.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         0.674    -0.421    top_module_inst/sync_fifo_inst/CLK
    SLICE_X1Y101         FDRE                                         r  top_module_inst/sync_fifo_inst/wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.280 r  top_module_inst/sync_fifo_inst/wr_ptr_reg[2]/Q
                         net (fo=22, routed)          0.267    -0.013    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_6_6/A2
    SLICE_X2Y101         RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_6_6/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         0.949    -0.185    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_6_6/WCLK
    SLICE_X2Y101         RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_6_6/DP/CLK
                         clock pessimism             -0.220    -0.405    
                         clock uncertainty            0.077    -0.327    
    SLICE_X2Y101         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.073    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_6_6/DP
  -------------------------------------------------------------------
                         required time                          0.073    
                         arrival time                          -0.013    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 top_module_inst/sync_fifo_inst/wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_6_6/SP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.582%)  route 0.267ns (65.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         0.674    -0.421    top_module_inst/sync_fifo_inst/CLK
    SLICE_X1Y101         FDRE                                         r  top_module_inst/sync_fifo_inst/wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.280 r  top_module_inst/sync_fifo_inst/wr_ptr_reg[2]/Q
                         net (fo=22, routed)          0.267    -0.013    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_6_6/A2
    SLICE_X2Y101         RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_6_6/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         0.949    -0.185    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_6_6/WCLK
    SLICE_X2Y101         RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_6_6/SP/CLK
                         clock pessimism             -0.220    -0.405    
                         clock uncertainty            0.077    -0.327    
    SLICE_X2Y101         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.073    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_6_6/SP
  -------------------------------------------------------------------
                         required time                          0.073    
                         arrival time                          -0.013    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 top_module_inst/sync_fifo_inst/wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_7_7/DP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.582%)  route 0.267ns (65.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         0.674    -0.421    top_module_inst/sync_fifo_inst/CLK
    SLICE_X1Y101         FDRE                                         r  top_module_inst/sync_fifo_inst/wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.280 r  top_module_inst/sync_fifo_inst/wr_ptr_reg[2]/Q
                         net (fo=22, routed)          0.267    -0.013    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_7_7/A2
    SLICE_X2Y101         RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_7_7/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         0.949    -0.185    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_7_7/WCLK
    SLICE_X2Y101         RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_7_7/DP/CLK
                         clock pessimism             -0.220    -0.405    
                         clock uncertainty            0.077    -0.327    
    SLICE_X2Y101         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.073    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_7_7/DP
  -------------------------------------------------------------------
                         required time                          0.073    
                         arrival time                          -0.013    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 top_module_inst/sync_fifo_inst/wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_7_7/SP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.582%)  route 0.267ns (65.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         0.674    -0.421    top_module_inst/sync_fifo_inst/CLK
    SLICE_X1Y101         FDRE                                         r  top_module_inst/sync_fifo_inst/wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.280 r  top_module_inst/sync_fifo_inst/wr_ptr_reg[2]/Q
                         net (fo=22, routed)          0.267    -0.013    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_7_7/A2
    SLICE_X2Y101         RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_7_7/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         0.949    -0.185    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_7_7/WCLK
    SLICE_X2Y101         RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_7_7/SP/CLK
                         clock pessimism             -0.220    -0.405    
                         clock uncertainty            0.077    -0.327    
    SLICE_X2Y101         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.073    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_7_7/SP
  -------------------------------------------------------------------
                         required time                          0.073    
                         arrival time                          -0.013    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 top_module_inst/sync_fifo_inst/wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_6_6/DP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.531%)  route 0.280ns (66.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         0.673    -0.422    top_module_inst/sync_fifo_inst/CLK
    SLICE_X4Y101         FDRE                                         r  top_module_inst/sync_fifo_inst/wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.281 r  top_module_inst/sync_fifo_inst/wr_ptr_reg[3]/Q
                         net (fo=21, routed)          0.280    -0.001    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_6_6/A3
    SLICE_X2Y101         RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_6_6/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         0.949    -0.185    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_6_6/WCLK
    SLICE_X2Y101         RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_6_6/DP/CLK
                         clock pessimism             -0.199    -0.384    
                         clock uncertainty            0.077    -0.306    
    SLICE_X2Y101         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.066    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_6_6/DP
  -------------------------------------------------------------------
                         required time                          0.066    
                         arrival time                          -0.001    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 top_module_inst/sync_fifo_inst/wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_6_6/SP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.531%)  route 0.280ns (66.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         0.673    -0.422    top_module_inst/sync_fifo_inst/CLK
    SLICE_X4Y101         FDRE                                         r  top_module_inst/sync_fifo_inst/wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.281 r  top_module_inst/sync_fifo_inst/wr_ptr_reg[3]/Q
                         net (fo=21, routed)          0.280    -0.001    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_6_6/A3
    SLICE_X2Y101         RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_6_6/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         0.949    -0.185    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_6_6/WCLK
    SLICE_X2Y101         RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_6_6/SP/CLK
                         clock pessimism             -0.199    -0.384    
                         clock uncertainty            0.077    -0.306    
    SLICE_X2Y101         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.066    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_6_6/SP
  -------------------------------------------------------------------
                         required time                          0.066    
                         arrival time                          -0.001    
  -------------------------------------------------------------------
                         slack                                  0.065    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.745ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.745ns  (required time - arrival time)
  Source:                 top_module_inst/sync_fifo_inst/rd_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_module_inst/uart_tx_module/FSM_onehot_state_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.676ns  (logic 0.966ns (26.276%)  route 2.710ns (73.724%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.965ns = ( 8.035 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.166ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         1.808    -2.166    top_module_inst/sync_fifo_inst/CLK
    SLICE_X3Y102         FDRE                                         r  top_module_inst/sync_fifo_inst/rd_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.419    -1.747 r  top_module_inst/sync_fifo_inst/rd_ptr_reg[1]/Q
                         net (fo=15, routed)          0.954    -0.792    top_module_inst/sync_fifo_inst/bram_inst/Q[1]
    SLICE_X3Y101         LUT6 (Prop_lut6_I2_O)        0.299    -0.493 r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2_i_6/O
                         net (fo=2, routed)           0.446    -0.047    top_module_inst/sync_fifo_inst/bram_inst_n_2
    SLICE_X3Y101         LUT5 (Prop_lut5_I4_O)        0.124     0.077 r  top_module_inst/sync_fifo_inst/rd_ptr[6]_i_1/O
                         net (fo=8, routed)           0.742     0.818    top_module_inst/uart_tx_module/E[0]
    SLICE_X5Y99          LUT5 (Prop_lut5_I0_O)        0.124     0.942 r  top_module_inst/uart_tx_module/FSM_onehot_state[5]_i_1/O
                         net (fo=6, routed)           0.569     1.511    top_module_inst/uart_tx_module/FSM_onehot_state[5]_i_1_n_0
    SLICE_X5Y99          FDRE                                         r  top_module_inst/uart_tx_module/FSM_onehot_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.599    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736     4.863 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.439    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.530 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         1.505     8.035    top_module_inst/uart_tx_module/CLK
    SLICE_X5Y99          FDRE                                         r  top_module_inst/uart_tx_module/FSM_onehot_state_reg[4]/C
                         clock pessimism             -0.496     7.539    
                         clock uncertainty           -0.077     7.461    
    SLICE_X5Y99          FDRE (Setup_fdre_C_CE)      -0.205     7.256    top_module_inst/uart_tx_module/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                          7.256    
                         arrival time                          -1.511    
  -------------------------------------------------------------------
                         slack                                  5.745    

Slack (MET) :             5.745ns  (required time - arrival time)
  Source:                 top_module_inst/sync_fifo_inst/rd_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_module_inst/uart_tx_module/FSM_onehot_state_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.676ns  (logic 0.966ns (26.276%)  route 2.710ns (73.724%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.965ns = ( 8.035 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.166ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         1.808    -2.166    top_module_inst/sync_fifo_inst/CLK
    SLICE_X3Y102         FDRE                                         r  top_module_inst/sync_fifo_inst/rd_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.419    -1.747 r  top_module_inst/sync_fifo_inst/rd_ptr_reg[1]/Q
                         net (fo=15, routed)          0.954    -0.792    top_module_inst/sync_fifo_inst/bram_inst/Q[1]
    SLICE_X3Y101         LUT6 (Prop_lut6_I2_O)        0.299    -0.493 r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2_i_6/O
                         net (fo=2, routed)           0.446    -0.047    top_module_inst/sync_fifo_inst/bram_inst_n_2
    SLICE_X3Y101         LUT5 (Prop_lut5_I4_O)        0.124     0.077 r  top_module_inst/sync_fifo_inst/rd_ptr[6]_i_1/O
                         net (fo=8, routed)           0.742     0.818    top_module_inst/uart_tx_module/E[0]
    SLICE_X5Y99          LUT5 (Prop_lut5_I0_O)        0.124     0.942 r  top_module_inst/uart_tx_module/FSM_onehot_state[5]_i_1/O
                         net (fo=6, routed)           0.569     1.511    top_module_inst/uart_tx_module/FSM_onehot_state[5]_i_1_n_0
    SLICE_X5Y99          FDRE                                         r  top_module_inst/uart_tx_module/FSM_onehot_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.599    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736     4.863 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.439    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.530 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         1.505     8.035    top_module_inst/uart_tx_module/CLK
    SLICE_X5Y99          FDRE                                         r  top_module_inst/uart_tx_module/FSM_onehot_state_reg[5]/C
                         clock pessimism             -0.496     7.539    
                         clock uncertainty           -0.077     7.461    
    SLICE_X5Y99          FDRE (Setup_fdre_C_CE)      -0.205     7.256    top_module_inst/uart_tx_module/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                          7.256    
                         arrival time                          -1.511    
  -------------------------------------------------------------------
                         slack                                  5.745    

Slack (MET) :             5.812ns  (required time - arrival time)
  Source:                 top_module_inst/uart_rx_module/o_rx_byte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_module_inst/uart_rx_module/o_rx_byte_valid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.836ns  (logic 0.857ns (22.343%)  route 2.979ns (77.657%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.789ns = ( 8.211 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.167ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         1.807    -2.167    top_module_inst/uart_rx_module/CLK
    SLICE_X4Y100         FDRE                                         r  top_module_inst/uart_rx_module/o_rx_byte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.456    -1.711 r  top_module_inst/uart_rx_module/o_rx_byte_reg[2]/Q
                         net (fo=7, routed)           1.344    -0.366    top_module_inst/uart_rx_module/o_rx_byte[1]
    SLICE_X5Y100         LUT4 (Prop_lut4_I1_O)        0.124    -0.242 r  top_module_inst/uart_rx_module/o_rx_byte_valid_i_3/O
                         net (fo=1, routed)           0.665     0.423    top_module_inst/uart_rx_module/o_rx_byte_valid_i_3_n_0
    SLICE_X5Y100         LUT6 (Prop_lut6_I1_O)        0.124     0.547 f  top_module_inst/uart_rx_module/o_rx_byte_valid_i_2/O
                         net (fo=1, routed)           0.581     1.128    top_module_inst/uart_rx_module/o_rx_byte_valid_i_2_n_0
    SLICE_X4Y102         LUT5 (Prop_lut5_I4_O)        0.153     1.281 r  top_module_inst/uart_rx_module/o_rx_byte_valid_i_1/O
                         net (fo=1, routed)           0.388     1.669    top_module_inst/uart_rx_module/o_rx_byte_valid_i_1_n_0
    SLICE_X4Y102         FDRE                                         r  top_module_inst/uart_rx_module/o_rx_byte_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.599    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736     4.863 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.439    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.530 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         1.680     8.211    top_module_inst/uart_rx_module/CLK
    SLICE_X4Y102         FDRE                                         r  top_module_inst/uart_rx_module/o_rx_byte_valid_reg/C
                         clock pessimism             -0.402     7.808    
                         clock uncertainty           -0.077     7.731    
    SLICE_X4Y102         FDRE (Setup_fdre_C_D)       -0.250     7.481    top_module_inst/uart_rx_module/o_rx_byte_valid_reg
  -------------------------------------------------------------------
                         required time                          7.481    
                         arrival time                          -1.669    
  -------------------------------------------------------------------
                         slack                                  5.812    

Slack (MET) :             5.844ns  (required time - arrival time)
  Source:                 top_module_inst/uart_rx_module/o_rx_byte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_7_7/DP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.211ns  (logic 0.929ns (28.933%)  route 2.282ns (71.067%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.788ns = ( 8.212 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.167ns
    Clock Pessimism Removal (CPR):    -0.416ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         1.807    -2.167    top_module_inst/uart_rx_module/CLK
    SLICE_X4Y100         FDRE                                         r  top_module_inst/uart_rx_module/o_rx_byte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.456    -1.711 r  top_module_inst/uart_rx_module/o_rx_byte_reg[2]/Q
                         net (fo=7, routed)           1.344    -0.366    top_module_inst/uart_rx_module/o_rx_byte[1]
    SLICE_X5Y100         LUT5 (Prop_lut5_I4_O)        0.152    -0.214 r  top_module_inst/uart_rx_module/mem_reg_0_63_6_6_i_2/O
                         net (fo=2, routed)           0.458     0.243    top_module_inst/uart_rx_module/mem_reg_0_63_6_6_i_2_n_0
    SLICE_X5Y100         LUT4 (Prop_lut4_I2_O)        0.321     0.564 r  top_module_inst/uart_rx_module/mem_reg_0_63_7_7_i_1/O
                         net (fo=2, routed)           0.480     1.044    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_7_7/D
    SLICE_X2Y101         RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_7_7/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.599    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736     4.863 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.439    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.530 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         1.681     8.212    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_7_7/WCLK
    SLICE_X2Y101         RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_7_7/DP/CLK
                         clock pessimism             -0.416     7.795    
                         clock uncertainty           -0.077     7.718    
    SLICE_X2Y101         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.830     6.888    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_7_7/DP
  -------------------------------------------------------------------
                         required time                          6.888    
                         arrival time                          -1.044    
  -------------------------------------------------------------------
                         slack                                  5.844    

Slack (MET) :             5.925ns  (required time - arrival time)
  Source:                 top_module_inst/sync_fifo_inst/wr_ptr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.172ns  (logic 0.704ns (22.198%)  route 2.468ns (77.802%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.963ns = ( 8.037 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.167ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         1.807    -2.167    top_module_inst/sync_fifo_inst/CLK
    SLICE_X4Y101         FDRE                                         r  top_module_inst/sync_fifo_inst/wr_ptr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.456    -1.711 r  top_module_inst/sync_fifo_inst/wr_ptr_reg[5]/Q
                         net (fo=19, routed)          1.191    -0.520    top_module_inst/sync_fifo_inst/bram_inst/wr_ptr_reg[0]_0[5]
    SLICE_X3Y101         LUT6 (Prop_lut6_I3_O)        0.124    -0.396 f  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2_i_5/O
                         net (fo=2, routed)           0.476     0.080    top_module_inst/sync_fifo_inst/bram_inst/wr_ptr_reg[3]
    SLICE_X4Y101         LUT5 (Prop_lut5_I0_O)        0.124     0.204 r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2_i_4/O
                         net (fo=19, routed)          0.800     1.005    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/WE
    SLICE_X2Y99          RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.599    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736     4.863 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.439    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.530 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         1.507     8.037    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/WCLK
    SLICE_X2Y99          RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/RAMA/CLK
                         clock pessimism             -0.496     7.541    
                         clock uncertainty           -0.077     7.463    
    SLICE_X2Y99          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533     6.930    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          6.930    
                         arrival time                          -1.005    
  -------------------------------------------------------------------
                         slack                                  5.925    

Slack (MET) :             5.925ns  (required time - arrival time)
  Source:                 top_module_inst/sync_fifo_inst/wr_ptr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.172ns  (logic 0.704ns (22.198%)  route 2.468ns (77.802%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.963ns = ( 8.037 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.167ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         1.807    -2.167    top_module_inst/sync_fifo_inst/CLK
    SLICE_X4Y101         FDRE                                         r  top_module_inst/sync_fifo_inst/wr_ptr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.456    -1.711 r  top_module_inst/sync_fifo_inst/wr_ptr_reg[5]/Q
                         net (fo=19, routed)          1.191    -0.520    top_module_inst/sync_fifo_inst/bram_inst/wr_ptr_reg[0]_0[5]
    SLICE_X3Y101         LUT6 (Prop_lut6_I3_O)        0.124    -0.396 f  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2_i_5/O
                         net (fo=2, routed)           0.476     0.080    top_module_inst/sync_fifo_inst/bram_inst/wr_ptr_reg[3]
    SLICE_X4Y101         LUT5 (Prop_lut5_I0_O)        0.124     0.204 r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2_i_4/O
                         net (fo=19, routed)          0.800     1.005    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/WE
    SLICE_X2Y99          RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.599    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736     4.863 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.439    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.530 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         1.507     8.037    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/WCLK
    SLICE_X2Y99          RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/RAMB/CLK
                         clock pessimism             -0.496     7.541    
                         clock uncertainty           -0.077     7.463    
    SLICE_X2Y99          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533     6.930    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/RAMB
  -------------------------------------------------------------------
                         required time                          6.930    
                         arrival time                          -1.005    
  -------------------------------------------------------------------
                         slack                                  5.925    

Slack (MET) :             5.925ns  (required time - arrival time)
  Source:                 top_module_inst/sync_fifo_inst/wr_ptr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.172ns  (logic 0.704ns (22.198%)  route 2.468ns (77.802%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.963ns = ( 8.037 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.167ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         1.807    -2.167    top_module_inst/sync_fifo_inst/CLK
    SLICE_X4Y101         FDRE                                         r  top_module_inst/sync_fifo_inst/wr_ptr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.456    -1.711 r  top_module_inst/sync_fifo_inst/wr_ptr_reg[5]/Q
                         net (fo=19, routed)          1.191    -0.520    top_module_inst/sync_fifo_inst/bram_inst/wr_ptr_reg[0]_0[5]
    SLICE_X3Y101         LUT6 (Prop_lut6_I3_O)        0.124    -0.396 f  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2_i_5/O
                         net (fo=2, routed)           0.476     0.080    top_module_inst/sync_fifo_inst/bram_inst/wr_ptr_reg[3]
    SLICE_X4Y101         LUT5 (Prop_lut5_I0_O)        0.124     0.204 r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2_i_4/O
                         net (fo=19, routed)          0.800     1.005    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/WE
    SLICE_X2Y99          RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.599    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736     4.863 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.439    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.530 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         1.507     8.037    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/WCLK
    SLICE_X2Y99          RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/RAMC/CLK
                         clock pessimism             -0.496     7.541    
                         clock uncertainty           -0.077     7.463    
    SLICE_X2Y99          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533     6.930    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/RAMC
  -------------------------------------------------------------------
                         required time                          6.930    
                         arrival time                          -1.005    
  -------------------------------------------------------------------
                         slack                                  5.925    

Slack (MET) :             5.925ns  (required time - arrival time)
  Source:                 top_module_inst/sync_fifo_inst/wr_ptr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.172ns  (logic 0.704ns (22.198%)  route 2.468ns (77.802%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.963ns = ( 8.037 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.167ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         1.807    -2.167    top_module_inst/sync_fifo_inst/CLK
    SLICE_X4Y101         FDRE                                         r  top_module_inst/sync_fifo_inst/wr_ptr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.456    -1.711 r  top_module_inst/sync_fifo_inst/wr_ptr_reg[5]/Q
                         net (fo=19, routed)          1.191    -0.520    top_module_inst/sync_fifo_inst/bram_inst/wr_ptr_reg[0]_0[5]
    SLICE_X3Y101         LUT6 (Prop_lut6_I3_O)        0.124    -0.396 f  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2_i_5/O
                         net (fo=2, routed)           0.476     0.080    top_module_inst/sync_fifo_inst/bram_inst/wr_ptr_reg[3]
    SLICE_X4Y101         LUT5 (Prop_lut5_I0_O)        0.124     0.204 r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2_i_4/O
                         net (fo=19, routed)          0.800     1.005    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/WE
    SLICE_X2Y99          RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.599    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736     4.863 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.439    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.530 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         1.507     8.037    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/WCLK
    SLICE_X2Y99          RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/RAMD/CLK
                         clock pessimism             -0.496     7.541    
                         clock uncertainty           -0.077     7.463    
    SLICE_X2Y99          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533     6.930    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_3_5/RAMD
  -------------------------------------------------------------------
                         required time                          6.930    
                         arrival time                          -1.005    
  -------------------------------------------------------------------
                         slack                                  5.925    

Slack (MET) :             5.935ns  (required time - arrival time)
  Source:                 top_module_inst/sync_fifo_inst/rd_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_module_inst/uart_tx_module/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.487ns  (logic 0.966ns (27.702%)  route 2.521ns (72.298%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.965ns = ( 8.035 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.166ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         1.808    -2.166    top_module_inst/sync_fifo_inst/CLK
    SLICE_X3Y102         FDRE                                         r  top_module_inst/sync_fifo_inst/rd_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.419    -1.747 r  top_module_inst/sync_fifo_inst/rd_ptr_reg[1]/Q
                         net (fo=15, routed)          0.954    -0.792    top_module_inst/sync_fifo_inst/bram_inst/Q[1]
    SLICE_X3Y101         LUT6 (Prop_lut6_I2_O)        0.299    -0.493 r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2_i_6/O
                         net (fo=2, routed)           0.446    -0.047    top_module_inst/sync_fifo_inst/bram_inst_n_2
    SLICE_X3Y101         LUT5 (Prop_lut5_I4_O)        0.124     0.077 r  top_module_inst/sync_fifo_inst/rd_ptr[6]_i_1/O
                         net (fo=8, routed)           0.742     0.818    top_module_inst/uart_tx_module/E[0]
    SLICE_X5Y99          LUT5 (Prop_lut5_I0_O)        0.124     0.942 r  top_module_inst/uart_tx_module/FSM_onehot_state[5]_i_1/O
                         net (fo=6, routed)           0.379     1.322    top_module_inst/uart_tx_module/FSM_onehot_state[5]_i_1_n_0
    SLICE_X4Y99          FDSE                                         r  top_module_inst/uart_tx_module/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.599    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736     4.863 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.439    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.530 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         1.505     8.035    top_module_inst/uart_tx_module/CLK
    SLICE_X4Y99          FDSE                                         r  top_module_inst/uart_tx_module/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.496     7.539    
                         clock uncertainty           -0.077     7.461    
    SLICE_X4Y99          FDSE (Setup_fdse_C_CE)      -0.205     7.256    top_module_inst/uart_tx_module/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                          7.256    
                         arrival time                          -1.322    
  -------------------------------------------------------------------
                         slack                                  5.935    

Slack (MET) :             5.935ns  (required time - arrival time)
  Source:                 top_module_inst/sync_fifo_inst/rd_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_module_inst/uart_tx_module/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.487ns  (logic 0.966ns (27.702%)  route 2.521ns (72.298%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.965ns = ( 8.035 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.166ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         1.808    -2.166    top_module_inst/sync_fifo_inst/CLK
    SLICE_X3Y102         FDRE                                         r  top_module_inst/sync_fifo_inst/rd_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.419    -1.747 r  top_module_inst/sync_fifo_inst/rd_ptr_reg[1]/Q
                         net (fo=15, routed)          0.954    -0.792    top_module_inst/sync_fifo_inst/bram_inst/Q[1]
    SLICE_X3Y101         LUT6 (Prop_lut6_I2_O)        0.299    -0.493 r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2_i_6/O
                         net (fo=2, routed)           0.446    -0.047    top_module_inst/sync_fifo_inst/bram_inst_n_2
    SLICE_X3Y101         LUT5 (Prop_lut5_I4_O)        0.124     0.077 r  top_module_inst/sync_fifo_inst/rd_ptr[6]_i_1/O
                         net (fo=8, routed)           0.742     0.818    top_module_inst/uart_tx_module/E[0]
    SLICE_X5Y99          LUT5 (Prop_lut5_I0_O)        0.124     0.942 r  top_module_inst/uart_tx_module/FSM_onehot_state[5]_i_1/O
                         net (fo=6, routed)           0.379     1.322    top_module_inst/uart_tx_module/FSM_onehot_state[5]_i_1_n_0
    SLICE_X4Y99          FDRE                                         r  top_module_inst/uart_tx_module/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.599    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736     4.863 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.439    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.530 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         1.505     8.035    top_module_inst/uart_tx_module/CLK
    SLICE_X4Y99          FDRE                                         r  top_module_inst/uart_tx_module/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.496     7.539    
                         clock uncertainty           -0.077     7.461    
    SLICE_X4Y99          FDRE (Setup_fdre_C_CE)      -0.205     7.256    top_module_inst/uart_tx_module/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                          7.256    
                         arrival time                          -1.322    
  -------------------------------------------------------------------
                         slack                                  5.935    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 top_module_inst/sync_fifo_inst/wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.128ns (32.329%)  route 0.268ns (67.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         0.674    -0.421    top_module_inst/sync_fifo_inst/CLK
    SLICE_X1Y101         FDRE                                         r  top_module_inst/sync_fifo_inst/wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.128    -0.293 r  top_module_inst/sync_fifo_inst/wr_ptr_reg[1]/Q
                         net (fo=23, routed)          0.268    -0.025    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/ADDRD1
    SLICE_X2Y100         RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         0.949    -0.185    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/WCLK
    SLICE_X2Y100         RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/RAMA/CLK
                         clock pessimism             -0.220    -0.405    
                         clock uncertainty            0.077    -0.327    
    SLICE_X2Y100         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.255    -0.072    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          0.072    
                         arrival time                          -0.025    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 top_module_inst/sync_fifo_inst/wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.128ns (32.329%)  route 0.268ns (67.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         0.674    -0.421    top_module_inst/sync_fifo_inst/CLK
    SLICE_X1Y101         FDRE                                         r  top_module_inst/sync_fifo_inst/wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.128    -0.293 r  top_module_inst/sync_fifo_inst/wr_ptr_reg[1]/Q
                         net (fo=23, routed)          0.268    -0.025    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/ADDRD1
    SLICE_X2Y100         RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         0.949    -0.185    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/WCLK
    SLICE_X2Y100         RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/RAMB/CLK
                         clock pessimism             -0.220    -0.405    
                         clock uncertainty            0.077    -0.327    
    SLICE_X2Y100         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.255    -0.072    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          0.072    
                         arrival time                          -0.025    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 top_module_inst/sync_fifo_inst/wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/RAMC/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.128ns (32.329%)  route 0.268ns (67.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         0.674    -0.421    top_module_inst/sync_fifo_inst/CLK
    SLICE_X1Y101         FDRE                                         r  top_module_inst/sync_fifo_inst/wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.128    -0.293 r  top_module_inst/sync_fifo_inst/wr_ptr_reg[1]/Q
                         net (fo=23, routed)          0.268    -0.025    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/ADDRD1
    SLICE_X2Y100         RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         0.949    -0.185    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/WCLK
    SLICE_X2Y100         RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/RAMC/CLK
                         clock pessimism             -0.220    -0.405    
                         clock uncertainty            0.077    -0.327    
    SLICE_X2Y100         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.255    -0.072    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/RAMC
  -------------------------------------------------------------------
                         required time                          0.072    
                         arrival time                          -0.025    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 top_module_inst/sync_fifo_inst/wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/RAMD/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.128ns (32.329%)  route 0.268ns (67.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         0.674    -0.421    top_module_inst/sync_fifo_inst/CLK
    SLICE_X1Y101         FDRE                                         r  top_module_inst/sync_fifo_inst/wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.128    -0.293 r  top_module_inst/sync_fifo_inst/wr_ptr_reg[1]/Q
                         net (fo=23, routed)          0.268    -0.025    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/ADDRD1
    SLICE_X2Y100         RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/RAMD/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         0.949    -0.185    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/WCLK
    SLICE_X2Y100         RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/RAMD/CLK
                         clock pessimism             -0.220    -0.405    
                         clock uncertainty            0.077    -0.327    
    SLICE_X2Y100         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.255    -0.072    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_0_2/RAMD
  -------------------------------------------------------------------
                         required time                          0.072    
                         arrival time                          -0.025    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 top_module_inst/sync_fifo_inst/wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_6_6/DP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.582%)  route 0.267ns (65.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         0.674    -0.421    top_module_inst/sync_fifo_inst/CLK
    SLICE_X1Y101         FDRE                                         r  top_module_inst/sync_fifo_inst/wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.280 r  top_module_inst/sync_fifo_inst/wr_ptr_reg[2]/Q
                         net (fo=22, routed)          0.267    -0.013    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_6_6/A2
    SLICE_X2Y101         RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_6_6/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         0.949    -0.185    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_6_6/WCLK
    SLICE_X2Y101         RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_6_6/DP/CLK
                         clock pessimism             -0.220    -0.405    
                         clock uncertainty            0.077    -0.327    
    SLICE_X2Y101         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.073    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_6_6/DP
  -------------------------------------------------------------------
                         required time                          0.073    
                         arrival time                          -0.013    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 top_module_inst/sync_fifo_inst/wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_6_6/SP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.582%)  route 0.267ns (65.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         0.674    -0.421    top_module_inst/sync_fifo_inst/CLK
    SLICE_X1Y101         FDRE                                         r  top_module_inst/sync_fifo_inst/wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.280 r  top_module_inst/sync_fifo_inst/wr_ptr_reg[2]/Q
                         net (fo=22, routed)          0.267    -0.013    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_6_6/A2
    SLICE_X2Y101         RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_6_6/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         0.949    -0.185    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_6_6/WCLK
    SLICE_X2Y101         RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_6_6/SP/CLK
                         clock pessimism             -0.220    -0.405    
                         clock uncertainty            0.077    -0.327    
    SLICE_X2Y101         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.073    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_6_6/SP
  -------------------------------------------------------------------
                         required time                          0.073    
                         arrival time                          -0.013    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 top_module_inst/sync_fifo_inst/wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_7_7/DP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.582%)  route 0.267ns (65.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         0.674    -0.421    top_module_inst/sync_fifo_inst/CLK
    SLICE_X1Y101         FDRE                                         r  top_module_inst/sync_fifo_inst/wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.280 r  top_module_inst/sync_fifo_inst/wr_ptr_reg[2]/Q
                         net (fo=22, routed)          0.267    -0.013    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_7_7/A2
    SLICE_X2Y101         RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_7_7/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         0.949    -0.185    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_7_7/WCLK
    SLICE_X2Y101         RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_7_7/DP/CLK
                         clock pessimism             -0.220    -0.405    
                         clock uncertainty            0.077    -0.327    
    SLICE_X2Y101         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.073    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_7_7/DP
  -------------------------------------------------------------------
                         required time                          0.073    
                         arrival time                          -0.013    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 top_module_inst/sync_fifo_inst/wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_7_7/SP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.582%)  route 0.267ns (65.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         0.674    -0.421    top_module_inst/sync_fifo_inst/CLK
    SLICE_X1Y101         FDRE                                         r  top_module_inst/sync_fifo_inst/wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.280 r  top_module_inst/sync_fifo_inst/wr_ptr_reg[2]/Q
                         net (fo=22, routed)          0.267    -0.013    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_7_7/A2
    SLICE_X2Y101         RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_7_7/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         0.949    -0.185    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_7_7/WCLK
    SLICE_X2Y101         RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_7_7/SP/CLK
                         clock pessimism             -0.220    -0.405    
                         clock uncertainty            0.077    -0.327    
    SLICE_X2Y101         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.073    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_7_7/SP
  -------------------------------------------------------------------
                         required time                          0.073    
                         arrival time                          -0.013    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 top_module_inst/sync_fifo_inst/wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_6_6/DP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.531%)  route 0.280ns (66.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         0.673    -0.422    top_module_inst/sync_fifo_inst/CLK
    SLICE_X4Y101         FDRE                                         r  top_module_inst/sync_fifo_inst/wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.281 r  top_module_inst/sync_fifo_inst/wr_ptr_reg[3]/Q
                         net (fo=21, routed)          0.280    -0.001    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_6_6/A3
    SLICE_X2Y101         RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_6_6/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         0.949    -0.185    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_6_6/WCLK
    SLICE_X2Y101         RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_6_6/DP/CLK
                         clock pessimism             -0.199    -0.384    
                         clock uncertainty            0.077    -0.306    
    SLICE_X2Y101         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.066    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_6_6/DP
  -------------------------------------------------------------------
                         required time                          0.066    
                         arrival time                          -0.001    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 top_module_inst/sync_fifo_inst/wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_6_6/SP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.531%)  route 0.280ns (66.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         0.673    -0.422    top_module_inst/sync_fifo_inst/CLK
    SLICE_X4Y101         FDRE                                         r  top_module_inst/sync_fifo_inst/wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.281 r  top_module_inst/sync_fifo_inst/wr_ptr_reg[3]/Q
                         net (fo=21, routed)          0.280    -0.001    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_6_6/A3
    SLICE_X2Y101         RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_6_6/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=103, routed)         0.949    -0.185    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_6_6/WCLK
    SLICE_X2Y101         RAMD64E                                      r  top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_6_6/SP/CLK
                         clock pessimism             -0.199    -0.384    
                         clock uncertainty            0.077    -0.306    
    SLICE_X2Y101         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.066    top_module_inst/sync_fifo_inst/bram_inst/mem_reg_0_63_6_6/SP
  -------------------------------------------------------------------
                         required time                          0.066    
                         arrival time                          -0.001    
  -------------------------------------------------------------------
                         slack                                  0.065    





