Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Mon Jun  5 00:13:17 2023
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file EncenderLeds_timing_summary_routed.rpt -pb EncenderLeds_timing_summary_routed.pb -rpx EncenderLeds_timing_summary_routed.rpx -warn_on_violation
| Design       : EncenderLeds
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                       Violations  
---------  ----------------  --------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell       95          
HPDR-1     Warning           Port pin direction inconsistency  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (95)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (123)
5. checking no_input_delay (4)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (95)
-------------------------
 There are 76 register/latch pins with no clock driven by root clock pin: MatrizLED_inst/div/clk_state_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: div/clk_state_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (123)
--------------------------------------------------
 There are 123 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.499        0.000                      0                   78        0.231        0.000                      0                   78        4.500        0.000                       0                    41  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.499        0.000                      0                   78        0.231        0.000                      0                   78        4.500        0.000                       0                    41  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.499ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.231ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.499ns  (required time - arrival time)
  Source:                 MatrizLED_inst/div/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MatrizLED_inst/div/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.011ns  (logic 0.952ns (23.736%)  route 3.059ns (76.264%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.565     5.086    MatrizLED_inst/div/clk_IBUF_BUFG
    SLICE_X31Y43         FDRE                                         r  MatrizLED_inst/div/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  MatrizLED_inst/div/count_reg[6]/Q
                         net (fo=2, routed)           0.862     6.404    MatrizLED_inst/div/count_reg[6]
    SLICE_X30Y43         LUT6 (Prop_lut6_I3_O)        0.124     6.528 r  MatrizLED_inst/div/count[0]_i_8/O
                         net (fo=1, routed)           0.417     6.946    MatrizLED_inst/div/count[0]_i_8_n_0
    SLICE_X30Y44         LUT6 (Prop_lut6_I2_O)        0.124     7.070 f  MatrizLED_inst/div/count[0]_i_7/O
                         net (fo=1, routed)           0.417     7.487    MatrizLED_inst/div/count[0]_i_7_n_0
    SLICE_X30Y45         LUT6 (Prop_lut6_I3_O)        0.124     7.611 f  MatrizLED_inst/div/count[0]_i_5/O
                         net (fo=2, routed)           0.671     8.282    MatrizLED_inst/div/count[0]_i_5_n_0
    SLICE_X30Y46         LUT6 (Prop_lut6_I3_O)        0.124     8.406 r  MatrizLED_inst/div/count[0]_i_1/O
                         net (fo=24, routed)          0.691     9.097    MatrizLED_inst/div/clear
    SLICE_X31Y42         FDRE                                         r  MatrizLED_inst/div/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.444    14.785    MatrizLED_inst/div/clk_IBUF_BUFG
    SLICE_X31Y42         FDRE                                         r  MatrizLED_inst/div/count_reg[0]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X31Y42         FDRE (Setup_fdre_C_R)       -0.429    14.596    MatrizLED_inst/div/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -9.097    
  -------------------------------------------------------------------
                         slack                                  5.499    

Slack (MET) :             5.499ns  (required time - arrival time)
  Source:                 MatrizLED_inst/div/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MatrizLED_inst/div/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.011ns  (logic 0.952ns (23.736%)  route 3.059ns (76.264%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.565     5.086    MatrizLED_inst/div/clk_IBUF_BUFG
    SLICE_X31Y43         FDRE                                         r  MatrizLED_inst/div/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  MatrizLED_inst/div/count_reg[6]/Q
                         net (fo=2, routed)           0.862     6.404    MatrizLED_inst/div/count_reg[6]
    SLICE_X30Y43         LUT6 (Prop_lut6_I3_O)        0.124     6.528 r  MatrizLED_inst/div/count[0]_i_8/O
                         net (fo=1, routed)           0.417     6.946    MatrizLED_inst/div/count[0]_i_8_n_0
    SLICE_X30Y44         LUT6 (Prop_lut6_I2_O)        0.124     7.070 f  MatrizLED_inst/div/count[0]_i_7/O
                         net (fo=1, routed)           0.417     7.487    MatrizLED_inst/div/count[0]_i_7_n_0
    SLICE_X30Y45         LUT6 (Prop_lut6_I3_O)        0.124     7.611 f  MatrizLED_inst/div/count[0]_i_5/O
                         net (fo=2, routed)           0.671     8.282    MatrizLED_inst/div/count[0]_i_5_n_0
    SLICE_X30Y46         LUT6 (Prop_lut6_I3_O)        0.124     8.406 r  MatrizLED_inst/div/count[0]_i_1/O
                         net (fo=24, routed)          0.691     9.097    MatrizLED_inst/div/clear
    SLICE_X31Y42         FDRE                                         r  MatrizLED_inst/div/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.444    14.785    MatrizLED_inst/div/clk_IBUF_BUFG
    SLICE_X31Y42         FDRE                                         r  MatrizLED_inst/div/count_reg[1]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X31Y42         FDRE (Setup_fdre_C_R)       -0.429    14.596    MatrizLED_inst/div/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -9.097    
  -------------------------------------------------------------------
                         slack                                  5.499    

Slack (MET) :             5.499ns  (required time - arrival time)
  Source:                 MatrizLED_inst/div/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MatrizLED_inst/div/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.011ns  (logic 0.952ns (23.736%)  route 3.059ns (76.264%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.565     5.086    MatrizLED_inst/div/clk_IBUF_BUFG
    SLICE_X31Y43         FDRE                                         r  MatrizLED_inst/div/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  MatrizLED_inst/div/count_reg[6]/Q
                         net (fo=2, routed)           0.862     6.404    MatrizLED_inst/div/count_reg[6]
    SLICE_X30Y43         LUT6 (Prop_lut6_I3_O)        0.124     6.528 r  MatrizLED_inst/div/count[0]_i_8/O
                         net (fo=1, routed)           0.417     6.946    MatrizLED_inst/div/count[0]_i_8_n_0
    SLICE_X30Y44         LUT6 (Prop_lut6_I2_O)        0.124     7.070 f  MatrizLED_inst/div/count[0]_i_7/O
                         net (fo=1, routed)           0.417     7.487    MatrizLED_inst/div/count[0]_i_7_n_0
    SLICE_X30Y45         LUT6 (Prop_lut6_I3_O)        0.124     7.611 f  MatrizLED_inst/div/count[0]_i_5/O
                         net (fo=2, routed)           0.671     8.282    MatrizLED_inst/div/count[0]_i_5_n_0
    SLICE_X30Y46         LUT6 (Prop_lut6_I3_O)        0.124     8.406 r  MatrizLED_inst/div/count[0]_i_1/O
                         net (fo=24, routed)          0.691     9.097    MatrizLED_inst/div/clear
    SLICE_X31Y42         FDRE                                         r  MatrizLED_inst/div/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.444    14.785    MatrizLED_inst/div/clk_IBUF_BUFG
    SLICE_X31Y42         FDRE                                         r  MatrizLED_inst/div/count_reg[2]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X31Y42         FDRE (Setup_fdre_C_R)       -0.429    14.596    MatrizLED_inst/div/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -9.097    
  -------------------------------------------------------------------
                         slack                                  5.499    

Slack (MET) :             5.499ns  (required time - arrival time)
  Source:                 MatrizLED_inst/div/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MatrizLED_inst/div/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.011ns  (logic 0.952ns (23.736%)  route 3.059ns (76.264%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.565     5.086    MatrizLED_inst/div/clk_IBUF_BUFG
    SLICE_X31Y43         FDRE                                         r  MatrizLED_inst/div/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  MatrizLED_inst/div/count_reg[6]/Q
                         net (fo=2, routed)           0.862     6.404    MatrizLED_inst/div/count_reg[6]
    SLICE_X30Y43         LUT6 (Prop_lut6_I3_O)        0.124     6.528 r  MatrizLED_inst/div/count[0]_i_8/O
                         net (fo=1, routed)           0.417     6.946    MatrizLED_inst/div/count[0]_i_8_n_0
    SLICE_X30Y44         LUT6 (Prop_lut6_I2_O)        0.124     7.070 f  MatrizLED_inst/div/count[0]_i_7/O
                         net (fo=1, routed)           0.417     7.487    MatrizLED_inst/div/count[0]_i_7_n_0
    SLICE_X30Y45         LUT6 (Prop_lut6_I3_O)        0.124     7.611 f  MatrizLED_inst/div/count[0]_i_5/O
                         net (fo=2, routed)           0.671     8.282    MatrizLED_inst/div/count[0]_i_5_n_0
    SLICE_X30Y46         LUT6 (Prop_lut6_I3_O)        0.124     8.406 r  MatrizLED_inst/div/count[0]_i_1/O
                         net (fo=24, routed)          0.691     9.097    MatrizLED_inst/div/clear
    SLICE_X31Y42         FDRE                                         r  MatrizLED_inst/div/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.444    14.785    MatrizLED_inst/div/clk_IBUF_BUFG
    SLICE_X31Y42         FDRE                                         r  MatrizLED_inst/div/count_reg[3]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X31Y42         FDRE (Setup_fdre_C_R)       -0.429    14.596    MatrizLED_inst/div/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -9.097    
  -------------------------------------------------------------------
                         slack                                  5.499    

Slack (MET) :             5.499ns  (required time - arrival time)
  Source:                 MatrizLED_inst/div/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MatrizLED_inst/div/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.011ns  (logic 0.952ns (23.732%)  route 3.059ns (76.268%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.565     5.086    MatrizLED_inst/div/clk_IBUF_BUFG
    SLICE_X31Y43         FDRE                                         r  MatrizLED_inst/div/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  MatrizLED_inst/div/count_reg[6]/Q
                         net (fo=2, routed)           0.862     6.404    MatrizLED_inst/div/count_reg[6]
    SLICE_X30Y43         LUT6 (Prop_lut6_I3_O)        0.124     6.528 r  MatrizLED_inst/div/count[0]_i_8/O
                         net (fo=1, routed)           0.417     6.946    MatrizLED_inst/div/count[0]_i_8_n_0
    SLICE_X30Y44         LUT6 (Prop_lut6_I2_O)        0.124     7.070 f  MatrizLED_inst/div/count[0]_i_7/O
                         net (fo=1, routed)           0.417     7.487    MatrizLED_inst/div/count[0]_i_7_n_0
    SLICE_X30Y45         LUT6 (Prop_lut6_I3_O)        0.124     7.611 f  MatrizLED_inst/div/count[0]_i_5/O
                         net (fo=2, routed)           0.671     8.282    MatrizLED_inst/div/count[0]_i_5_n_0
    SLICE_X30Y46         LUT6 (Prop_lut6_I3_O)        0.124     8.406 r  MatrizLED_inst/div/count[0]_i_1/O
                         net (fo=24, routed)          0.692     9.098    MatrizLED_inst/div/clear
    SLICE_X31Y46         FDRE                                         r  MatrizLED_inst/div/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.445    14.786    MatrizLED_inst/div/clk_IBUF_BUFG
    SLICE_X31Y46         FDRE                                         r  MatrizLED_inst/div/count_reg[16]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X31Y46         FDRE (Setup_fdre_C_R)       -0.429    14.597    MatrizLED_inst/div/count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -9.098    
  -------------------------------------------------------------------
                         slack                                  5.499    

Slack (MET) :             5.499ns  (required time - arrival time)
  Source:                 MatrizLED_inst/div/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MatrizLED_inst/div/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.011ns  (logic 0.952ns (23.732%)  route 3.059ns (76.268%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.565     5.086    MatrizLED_inst/div/clk_IBUF_BUFG
    SLICE_X31Y43         FDRE                                         r  MatrizLED_inst/div/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  MatrizLED_inst/div/count_reg[6]/Q
                         net (fo=2, routed)           0.862     6.404    MatrizLED_inst/div/count_reg[6]
    SLICE_X30Y43         LUT6 (Prop_lut6_I3_O)        0.124     6.528 r  MatrizLED_inst/div/count[0]_i_8/O
                         net (fo=1, routed)           0.417     6.946    MatrizLED_inst/div/count[0]_i_8_n_0
    SLICE_X30Y44         LUT6 (Prop_lut6_I2_O)        0.124     7.070 f  MatrizLED_inst/div/count[0]_i_7/O
                         net (fo=1, routed)           0.417     7.487    MatrizLED_inst/div/count[0]_i_7_n_0
    SLICE_X30Y45         LUT6 (Prop_lut6_I3_O)        0.124     7.611 f  MatrizLED_inst/div/count[0]_i_5/O
                         net (fo=2, routed)           0.671     8.282    MatrizLED_inst/div/count[0]_i_5_n_0
    SLICE_X30Y46         LUT6 (Prop_lut6_I3_O)        0.124     8.406 r  MatrizLED_inst/div/count[0]_i_1/O
                         net (fo=24, routed)          0.692     9.098    MatrizLED_inst/div/clear
    SLICE_X31Y46         FDRE                                         r  MatrizLED_inst/div/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.445    14.786    MatrizLED_inst/div/clk_IBUF_BUFG
    SLICE_X31Y46         FDRE                                         r  MatrizLED_inst/div/count_reg[17]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X31Y46         FDRE (Setup_fdre_C_R)       -0.429    14.597    MatrizLED_inst/div/count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -9.098    
  -------------------------------------------------------------------
                         slack                                  5.499    

Slack (MET) :             5.499ns  (required time - arrival time)
  Source:                 MatrizLED_inst/div/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MatrizLED_inst/div/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.011ns  (logic 0.952ns (23.732%)  route 3.059ns (76.268%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.565     5.086    MatrizLED_inst/div/clk_IBUF_BUFG
    SLICE_X31Y43         FDRE                                         r  MatrizLED_inst/div/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  MatrizLED_inst/div/count_reg[6]/Q
                         net (fo=2, routed)           0.862     6.404    MatrizLED_inst/div/count_reg[6]
    SLICE_X30Y43         LUT6 (Prop_lut6_I3_O)        0.124     6.528 r  MatrizLED_inst/div/count[0]_i_8/O
                         net (fo=1, routed)           0.417     6.946    MatrizLED_inst/div/count[0]_i_8_n_0
    SLICE_X30Y44         LUT6 (Prop_lut6_I2_O)        0.124     7.070 f  MatrizLED_inst/div/count[0]_i_7/O
                         net (fo=1, routed)           0.417     7.487    MatrizLED_inst/div/count[0]_i_7_n_0
    SLICE_X30Y45         LUT6 (Prop_lut6_I3_O)        0.124     7.611 f  MatrizLED_inst/div/count[0]_i_5/O
                         net (fo=2, routed)           0.671     8.282    MatrizLED_inst/div/count[0]_i_5_n_0
    SLICE_X30Y46         LUT6 (Prop_lut6_I3_O)        0.124     8.406 r  MatrizLED_inst/div/count[0]_i_1/O
                         net (fo=24, routed)          0.692     9.098    MatrizLED_inst/div/clear
    SLICE_X31Y46         FDRE                                         r  MatrizLED_inst/div/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.445    14.786    MatrizLED_inst/div/clk_IBUF_BUFG
    SLICE_X31Y46         FDRE                                         r  MatrizLED_inst/div/count_reg[18]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X31Y46         FDRE (Setup_fdre_C_R)       -0.429    14.597    MatrizLED_inst/div/count_reg[18]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -9.098    
  -------------------------------------------------------------------
                         slack                                  5.499    

Slack (MET) :             5.499ns  (required time - arrival time)
  Source:                 MatrizLED_inst/div/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MatrizLED_inst/div/count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.011ns  (logic 0.952ns (23.732%)  route 3.059ns (76.268%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.565     5.086    MatrizLED_inst/div/clk_IBUF_BUFG
    SLICE_X31Y43         FDRE                                         r  MatrizLED_inst/div/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  MatrizLED_inst/div/count_reg[6]/Q
                         net (fo=2, routed)           0.862     6.404    MatrizLED_inst/div/count_reg[6]
    SLICE_X30Y43         LUT6 (Prop_lut6_I3_O)        0.124     6.528 r  MatrizLED_inst/div/count[0]_i_8/O
                         net (fo=1, routed)           0.417     6.946    MatrizLED_inst/div/count[0]_i_8_n_0
    SLICE_X30Y44         LUT6 (Prop_lut6_I2_O)        0.124     7.070 f  MatrizLED_inst/div/count[0]_i_7/O
                         net (fo=1, routed)           0.417     7.487    MatrizLED_inst/div/count[0]_i_7_n_0
    SLICE_X30Y45         LUT6 (Prop_lut6_I3_O)        0.124     7.611 f  MatrizLED_inst/div/count[0]_i_5/O
                         net (fo=2, routed)           0.671     8.282    MatrizLED_inst/div/count[0]_i_5_n_0
    SLICE_X30Y46         LUT6 (Prop_lut6_I3_O)        0.124     8.406 r  MatrizLED_inst/div/count[0]_i_1/O
                         net (fo=24, routed)          0.692     9.098    MatrizLED_inst/div/clear
    SLICE_X31Y46         FDRE                                         r  MatrizLED_inst/div/count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.445    14.786    MatrizLED_inst/div/clk_IBUF_BUFG
    SLICE_X31Y46         FDRE                                         r  MatrizLED_inst/div/count_reg[19]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X31Y46         FDRE (Setup_fdre_C_R)       -0.429    14.597    MatrizLED_inst/div/count_reg[19]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -9.098    
  -------------------------------------------------------------------
                         slack                                  5.499    

Slack (MET) :             5.654ns  (required time - arrival time)
  Source:                 MatrizLED_inst/div/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MatrizLED_inst/div/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.857ns  (logic 0.952ns (24.685%)  route 2.905ns (75.315%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.565     5.086    MatrizLED_inst/div/clk_IBUF_BUFG
    SLICE_X31Y43         FDRE                                         r  MatrizLED_inst/div/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  MatrizLED_inst/div/count_reg[6]/Q
                         net (fo=2, routed)           0.862     6.404    MatrizLED_inst/div/count_reg[6]
    SLICE_X30Y43         LUT6 (Prop_lut6_I3_O)        0.124     6.528 r  MatrizLED_inst/div/count[0]_i_8/O
                         net (fo=1, routed)           0.417     6.946    MatrizLED_inst/div/count[0]_i_8_n_0
    SLICE_X30Y44         LUT6 (Prop_lut6_I2_O)        0.124     7.070 f  MatrizLED_inst/div/count[0]_i_7/O
                         net (fo=1, routed)           0.417     7.487    MatrizLED_inst/div/count[0]_i_7_n_0
    SLICE_X30Y45         LUT6 (Prop_lut6_I3_O)        0.124     7.611 f  MatrizLED_inst/div/count[0]_i_5/O
                         net (fo=2, routed)           0.671     8.282    MatrizLED_inst/div/count[0]_i_5_n_0
    SLICE_X30Y46         LUT6 (Prop_lut6_I3_O)        0.124     8.406 r  MatrizLED_inst/div/count[0]_i_1/O
                         net (fo=24, routed)          0.537     8.943    MatrizLED_inst/div/clear
    SLICE_X31Y44         FDRE                                         r  MatrizLED_inst/div/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.445    14.786    MatrizLED_inst/div/clk_IBUF_BUFG
    SLICE_X31Y44         FDRE                                         r  MatrizLED_inst/div/count_reg[10]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X31Y44         FDRE (Setup_fdre_C_R)       -0.429    14.597    MatrizLED_inst/div/count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -8.943    
  -------------------------------------------------------------------
                         slack                                  5.654    

Slack (MET) :             5.654ns  (required time - arrival time)
  Source:                 MatrizLED_inst/div/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MatrizLED_inst/div/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.857ns  (logic 0.952ns (24.685%)  route 2.905ns (75.315%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.565     5.086    MatrizLED_inst/div/clk_IBUF_BUFG
    SLICE_X31Y43         FDRE                                         r  MatrizLED_inst/div/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  MatrizLED_inst/div/count_reg[6]/Q
                         net (fo=2, routed)           0.862     6.404    MatrizLED_inst/div/count_reg[6]
    SLICE_X30Y43         LUT6 (Prop_lut6_I3_O)        0.124     6.528 r  MatrizLED_inst/div/count[0]_i_8/O
                         net (fo=1, routed)           0.417     6.946    MatrizLED_inst/div/count[0]_i_8_n_0
    SLICE_X30Y44         LUT6 (Prop_lut6_I2_O)        0.124     7.070 f  MatrizLED_inst/div/count[0]_i_7/O
                         net (fo=1, routed)           0.417     7.487    MatrizLED_inst/div/count[0]_i_7_n_0
    SLICE_X30Y45         LUT6 (Prop_lut6_I3_O)        0.124     7.611 f  MatrizLED_inst/div/count[0]_i_5/O
                         net (fo=2, routed)           0.671     8.282    MatrizLED_inst/div/count[0]_i_5_n_0
    SLICE_X30Y46         LUT6 (Prop_lut6_I3_O)        0.124     8.406 r  MatrizLED_inst/div/count[0]_i_1/O
                         net (fo=24, routed)          0.537     8.943    MatrizLED_inst/div/clear
    SLICE_X31Y44         FDRE                                         r  MatrizLED_inst/div/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.445    14.786    MatrizLED_inst/div/clk_IBUF_BUFG
    SLICE_X31Y44         FDRE                                         r  MatrizLED_inst/div/count_reg[11]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X31Y44         FDRE (Setup_fdre_C_R)       -0.429    14.597    MatrizLED_inst/div/count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -8.943    
  -------------------------------------------------------------------
                         slack                                  5.654    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 MatrizLED_inst/div/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MatrizLED_inst/div/clk_state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.231ns (63.456%)  route 0.133ns (36.544%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.563     1.446    MatrizLED_inst/div/clk_IBUF_BUFG
    SLICE_X31Y46         FDRE                                         r  MatrizLED_inst/div/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  MatrizLED_inst/div/count_reg[17]/Q
                         net (fo=2, routed)           0.066     1.653    MatrizLED_inst/div/count_reg[17]
    SLICE_X30Y46         LUT3 (Prop_lut3_I2_O)        0.045     1.698 r  MatrizLED_inst/div/count[0]_i_4/O
                         net (fo=2, routed)           0.067     1.765    MatrizLED_inst/div/count[0]_i_4_n_0
    SLICE_X30Y46         LUT6 (Prop_lut6_I2_O)        0.045     1.810 r  MatrizLED_inst/div/clk_state_i_1/O
                         net (fo=1, routed)           0.000     1.810    MatrizLED_inst/div/clk_state_i_1_n_0
    SLICE_X30Y46         FDRE                                         r  MatrizLED_inst/div/clk_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.832     1.959    MatrizLED_inst/div/clk_IBUF_BUFG
    SLICE_X30Y46         FDRE                                         r  MatrizLED_inst/div/clk_state_reg/C
                         clock pessimism             -0.500     1.459    
    SLICE_X30Y46         FDRE (Hold_fdre_C_D)         0.120     1.579    MatrizLED_inst/div/clk_state_reg
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 MatrizLED_inst/div/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MatrizLED_inst/div/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.563     1.446    MatrizLED_inst/div/clk_IBUF_BUFG
    SLICE_X31Y45         FDRE                                         r  MatrizLED_inst/div/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  MatrizLED_inst/div/count_reg[15]/Q
                         net (fo=2, routed)           0.117     1.704    MatrizLED_inst/div/count_reg[15]
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  MatrizLED_inst/div/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    MatrizLED_inst/div/count_reg[12]_i_1_n_4
    SLICE_X31Y45         FDRE                                         r  MatrizLED_inst/div/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.832     1.959    MatrizLED_inst/div/clk_IBUF_BUFG
    SLICE_X31Y45         FDRE                                         r  MatrizLED_inst/div/count_reg[15]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X31Y45         FDRE (Hold_fdre_C_D)         0.105     1.551    MatrizLED_inst/div/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 MatrizLED_inst/div/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MatrizLED_inst/div/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.563     1.446    MatrizLED_inst/div/clk_IBUF_BUFG
    SLICE_X31Y44         FDRE                                         r  MatrizLED_inst/div/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  MatrizLED_inst/div/count_reg[11]/Q
                         net (fo=2, routed)           0.120     1.707    MatrizLED_inst/div/count_reg[11]
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  MatrizLED_inst/div/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.815    MatrizLED_inst/div/count_reg[8]_i_1_n_4
    SLICE_X31Y44         FDRE                                         r  MatrizLED_inst/div/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.832     1.959    MatrizLED_inst/div/clk_IBUF_BUFG
    SLICE_X31Y44         FDRE                                         r  MatrizLED_inst/div/count_reg[11]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X31Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    MatrizLED_inst/div/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 MatrizLED_inst/div/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MatrizLED_inst/div/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.564     1.447    MatrizLED_inst/div/clk_IBUF_BUFG
    SLICE_X31Y47         FDRE                                         r  MatrizLED_inst/div/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  MatrizLED_inst/div/count_reg[23]/Q
                         net (fo=3, routed)           0.120     1.708    MatrizLED_inst/div/count_reg[23]
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.816 r  MatrizLED_inst/div/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.816    MatrizLED_inst/div/count_reg[20]_i_1_n_4
    SLICE_X31Y47         FDRE                                         r  MatrizLED_inst/div/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.833     1.960    MatrizLED_inst/div/clk_IBUF_BUFG
    SLICE_X31Y47         FDRE                                         r  MatrizLED_inst/div/count_reg[23]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X31Y47         FDRE (Hold_fdre_C_D)         0.105     1.552    MatrizLED_inst/div/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 MatrizLED_inst/div/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MatrizLED_inst/div/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.562     1.445    MatrizLED_inst/div/clk_IBUF_BUFG
    SLICE_X31Y42         FDRE                                         r  MatrizLED_inst/div/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  MatrizLED_inst/div/count_reg[3]/Q
                         net (fo=2, routed)           0.120     1.706    MatrizLED_inst/div/count_reg[3]
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  MatrizLED_inst/div/count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.814    MatrizLED_inst/div/count_reg[0]_i_2_n_4
    SLICE_X31Y42         FDRE                                         r  MatrizLED_inst/div/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.831     1.958    MatrizLED_inst/div/clk_IBUF_BUFG
    SLICE_X31Y42         FDRE                                         r  MatrizLED_inst/div/count_reg[3]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X31Y42         FDRE (Hold_fdre_C_D)         0.105     1.550    MatrizLED_inst/div/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 MatrizLED_inst/div/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MatrizLED_inst/div/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.563     1.446    MatrizLED_inst/div/clk_IBUF_BUFG
    SLICE_X31Y43         FDRE                                         r  MatrizLED_inst/div/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  MatrizLED_inst/div/count_reg[7]/Q
                         net (fo=2, routed)           0.120     1.707    MatrizLED_inst/div/count_reg[7]
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  MatrizLED_inst/div/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.815    MatrizLED_inst/div/count_reg[4]_i_1_n_4
    SLICE_X31Y43         FDRE                                         r  MatrizLED_inst/div/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.832     1.959    MatrizLED_inst/div/clk_IBUF_BUFG
    SLICE_X31Y43         FDRE                                         r  MatrizLED_inst/div/count_reg[7]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X31Y43         FDRE (Hold_fdre_C_D)         0.105     1.551    MatrizLED_inst/div/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 MatrizLED_inst/div/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MatrizLED_inst/div/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.181%)  route 0.114ns (30.819%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.563     1.446    MatrizLED_inst/div/clk_IBUF_BUFG
    SLICE_X31Y45         FDRE                                         r  MatrizLED_inst/div/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  MatrizLED_inst/div/count_reg[12]/Q
                         net (fo=2, routed)           0.114     1.701    MatrizLED_inst/div/count_reg[12]
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.816 r  MatrizLED_inst/div/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.816    MatrizLED_inst/div/count_reg[12]_i_1_n_7
    SLICE_X31Y45         FDRE                                         r  MatrizLED_inst/div/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.832     1.959    MatrizLED_inst/div/clk_IBUF_BUFG
    SLICE_X31Y45         FDRE                                         r  MatrizLED_inst/div/count_reg[12]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X31Y45         FDRE (Hold_fdre_C_D)         0.105     1.551    MatrizLED_inst/div/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 MatrizLED_inst/div/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MatrizLED_inst/div/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.181%)  route 0.114ns (30.819%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.563     1.446    MatrizLED_inst/div/clk_IBUF_BUFG
    SLICE_X31Y44         FDRE                                         r  MatrizLED_inst/div/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  MatrizLED_inst/div/count_reg[8]/Q
                         net (fo=2, routed)           0.114     1.701    MatrizLED_inst/div/count_reg[8]
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.816 r  MatrizLED_inst/div/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.816    MatrizLED_inst/div/count_reg[8]_i_1_n_7
    SLICE_X31Y44         FDRE                                         r  MatrizLED_inst/div/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.832     1.959    MatrizLED_inst/div/clk_IBUF_BUFG
    SLICE_X31Y44         FDRE                                         r  MatrizLED_inst/div/count_reg[8]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X31Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    MatrizLED_inst/div/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 MatrizLED_inst/div/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MatrizLED_inst/div/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.563     1.446    MatrizLED_inst/div/clk_IBUF_BUFG
    SLICE_X31Y46         FDRE                                         r  MatrizLED_inst/div/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  MatrizLED_inst/div/count_reg[16]/Q
                         net (fo=2, routed)           0.116     1.703    MatrizLED_inst/div/count_reg[16]
    SLICE_X31Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.818 r  MatrizLED_inst/div/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.818    MatrizLED_inst/div/count_reg[16]_i_1_n_7
    SLICE_X31Y46         FDRE                                         r  MatrizLED_inst/div/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.832     1.959    MatrizLED_inst/div/clk_IBUF_BUFG
    SLICE_X31Y46         FDRE                                         r  MatrizLED_inst/div/count_reg[16]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X31Y46         FDRE (Hold_fdre_C_D)         0.105     1.551    MatrizLED_inst/div/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 MatrizLED_inst/div/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MatrizLED_inst/div/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.563     1.446    MatrizLED_inst/div/clk_IBUF_BUFG
    SLICE_X31Y43         FDRE                                         r  MatrizLED_inst/div/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  MatrizLED_inst/div/count_reg[4]/Q
                         net (fo=2, routed)           0.116     1.703    MatrizLED_inst/div/count_reg[4]
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.818 r  MatrizLED_inst/div/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.818    MatrizLED_inst/div/count_reg[4]_i_1_n_7
    SLICE_X31Y43         FDRE                                         r  MatrizLED_inst/div/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.832     1.959    MatrizLED_inst/div/clk_IBUF_BUFG
    SLICE_X31Y43         FDRE                                         r  MatrizLED_inst/div/count_reg[4]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X31Y43         FDRE (Hold_fdre_C_D)         0.105     1.551    MatrizLED_inst/div/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y46   MatrizLED_inst/div/clk_state_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y42   MatrizLED_inst/div/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y44   MatrizLED_inst/div/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y44   MatrizLED_inst/div/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y45   MatrizLED_inst/div/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y45   MatrizLED_inst/div/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y45   MatrizLED_inst/div/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y45   MatrizLED_inst/div/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y46   MatrizLED_inst/div/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y46   MatrizLED_inst/div/clk_state_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y46   MatrizLED_inst/div/clk_state_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y42   MatrizLED_inst/div/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y42   MatrizLED_inst/div/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y44   MatrizLED_inst/div/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y44   MatrizLED_inst/div/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y44   MatrizLED_inst/div/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y44   MatrizLED_inst/div/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y45   MatrizLED_inst/div/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y45   MatrizLED_inst/div/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y46   MatrizLED_inst/div/clk_state_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y46   MatrizLED_inst/div/clk_state_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y42   MatrizLED_inst/div/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y42   MatrizLED_inst/div/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y44   MatrizLED_inst/div/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y44   MatrizLED_inst/div/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y44   MatrizLED_inst/div/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y44   MatrizLED_inst/div/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y45   MatrizLED_inst/div/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y45   MatrizLED_inst/div/count_reg[12]/C



