
---------- Begin Simulation Statistics ----------
final_tick                                50543921000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 168417                       # Simulator instruction rate (inst/s)
host_mem_usage                                4481052                       # Number of bytes of host memory used
host_op_rate                                   341563                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    86.99                       # Real time elapsed on the host
host_tick_rate                              581004316                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14651242                       # Number of instructions simulated
sim_ops                                      29713920                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.050544                       # Number of seconds simulated
sim_ticks                                 50543921000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               30                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               68                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             21                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              21                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     68                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           12                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                    4651242                       # Number of instructions committed
system.cpu0.committedOps                      8736378                       # Number of ops (including micro ops) committed
system.cpu0.cpi                             21.733498                       # CPI: cycles per instruction
system.cpu0.discardedOps                      2869598                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                     739287                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         2025                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    4379075                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                        16664                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       86539343                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.046012                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    1821380                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          188                       # TLB misses on write requests
system.cpu0.numCycles                       101087759                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass               2098      0.02%      0.02% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                4149962     47.50%     47.53% # Class of committed instruction
system.cpu0.op_class_0::IntMult                   641      0.01%     47.53% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1317      0.02%     47.55% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                  189      0.00%     47.55% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     47.55% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                   96      0.00%     47.55% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     47.55% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     47.55% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     47.55% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     47.55% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     47.55% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                   916      0.01%     47.56% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     47.56% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                   943      0.01%     47.57% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     0      0.00%     47.57% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1230      0.01%     47.59% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                  843      0.01%     47.60% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     47.60% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     47.60% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 388      0.00%     47.60% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     47.60% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     47.60% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     47.60% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     47.60% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     47.60% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     47.60% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     47.60% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     47.60% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     47.60% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     47.60% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     47.60% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     47.60% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     47.60% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     47.60% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     47.60% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     47.60% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     47.60% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     47.60% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     47.60% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     47.60% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     47.60% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     47.60% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     47.60% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     47.60% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     47.60% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     47.60% # Class of committed instruction
system.cpu0.op_class_0::MemRead                199681      2.29%     49.89% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               133412      1.53%     51.41% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead             1610      0.02%     51.43% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite         4243052     48.57%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                 8736378                       # Class of committed instruction
system.cpu0.tickCycles                       14548416                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   30                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               92                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted              285                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             57                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              57                       # Number of indirect misses.
system.cpu1.branchPred.lookups                    285                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           39                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                   10000000                       # Number of instructions committed
system.cpu1.committedOps                     20977542                       # Number of ops (including micro ops) committed
system.cpu1.cpi                             10.108784                       # CPI: cycles per instruction
system.cpu1.discardedOps                      5684717                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    2458685                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                        35063                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    1493487                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                          536                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                29                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       60452981                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.098924                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    5340860                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          606                       # TLB misses on write requests
system.cpu1.numCycles                       101087842                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass             692868      3.30%      3.30% # Class of committed instruction
system.cpu1.op_class_0::IntAlu               16308207     77.74%     81.04% # Class of committed instruction
system.cpu1.op_class_0::IntMult                  2368      0.01%     81.06% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                 162889      0.78%     81.83% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                25090      0.12%     81.95% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     81.95% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                 2096      0.01%     81.96% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     81.96% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     81.96% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     81.96% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     81.96% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     81.96% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                 24906      0.12%     82.08% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     82.08% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                 86613      0.41%     82.49% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                  6936      0.03%     82.53% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                 95642      0.46%     82.98% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                89955      0.43%     83.41% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     83.41% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     83.41% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                6163      0.03%     83.44% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     83.44% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     83.44% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     83.44% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd             1714      0.01%     83.45% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     83.45% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     83.45% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt             8287      0.04%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult              82      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::MemRead               1890985      9.01%     92.50% # Class of committed instruction
system.cpu1.op_class_0::MemWrite              1365189      6.51%     99.01% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead           156640      0.75%     99.76% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           50912      0.24%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                20977542                       # Class of committed instruction
system.cpu1.tickCycles                       40634861                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   92                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       822795                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1646632                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2080983                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1615                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4162032                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1615                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             265714                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       563695                       # Transaction distribution
system.membus.trans_dist::CleanEvict           259100                       # Transaction distribution
system.membus.trans_dist::ReadExReq            558123                       # Transaction distribution
system.membus.trans_dist::ReadExResp           558122                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        265714                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2470468                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2470468                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2470468                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     88801984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     88801984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                88801984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            823837                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  823837    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              823837                       # Request fanout histogram
system.membus.reqLayer4.occupancy          4200578500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               8.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         4385082750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  50543921000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      1812456                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1812456                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      1812456                       # number of overall hits
system.cpu0.icache.overall_hits::total        1812456                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst         8881                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          8881                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst         8881                       # number of overall misses
system.cpu0.icache.overall_misses::total         8881                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    228223000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    228223000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    228223000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    228223000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      1821337                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1821337                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      1821337                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1821337                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.004876                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.004876                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.004876                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.004876                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 25697.894381                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 25697.894381                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 25697.894381                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 25697.894381                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks         8865                       # number of writebacks
system.cpu0.icache.writebacks::total             8865                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst         8881                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         8881                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst         8881                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         8881                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    219342000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    219342000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    219342000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    219342000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.004876                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.004876                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.004876                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.004876                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 24697.894381                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 24697.894381                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 24697.894381                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 24697.894381                       # average overall mshr miss latency
system.cpu0.icache.replacements                  8865                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      1812456                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1812456                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst         8881                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         8881                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    228223000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    228223000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      1821337                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1821337                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.004876                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.004876                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 25697.894381                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 25697.894381                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst         8881                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         8881                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    219342000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    219342000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.004876                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.004876                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 24697.894381                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 24697.894381                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  50543921000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999729                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            1821337                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             8881                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           205.082423                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999729                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999983                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999983                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         14579577                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        14579577                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  50543921000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  50543921000                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  50543921000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  50543921000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  50543921000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  50543921000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      4015931                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         4015931                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      4015931                       # number of overall hits
system.cpu0.dcache.overall_hits::total        4015931                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      1088999                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       1088999                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      1088999                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1088999                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  90155092000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  90155092000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  90155092000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  90155092000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      5104930                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      5104930                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      5104930                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      5104930                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.213323                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.213323                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.213323                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.213323                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 82787.121017                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 82787.121017                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 82787.121017                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 82787.121017                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       540017                       # number of writebacks
system.cpu0.dcache.writebacks::total           540017                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data       535279                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       535279                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data       535279                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       535279                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       553720                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       553720                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       553720                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       553720                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  44727561000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  44727561000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  44727561000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  44727561000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.108468                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.108468                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.108468                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.108468                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 80776.495341                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 80776.495341                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 80776.495341                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 80776.495341                       # average overall mshr miss latency
system.cpu0.dcache.replacements                553703                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data       720356                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         720356                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data        16396                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        16396                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data    414349500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    414349500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data       736752                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       736752                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.022254                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.022254                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 25271.377165                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 25271.377165                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          304                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          304                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data        16092                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        16092                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data    385334500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    385334500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.021842                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.021842                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 23945.718369                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 23945.718369                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      3295575                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       3295575                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1072603                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1072603                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  89740742500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  89740742500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      4368178                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4368178                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.245549                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.245549                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 83666.316895                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 83666.316895                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       534975                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       534975                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       537628                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       537628                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  44342226500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  44342226500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.123078                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.123078                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 82477.524422                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 82477.524422                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  50543921000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999747                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            4569650                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           553719                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             8.252652                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999747                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999984                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999984                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         41393159                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        41393159                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  50543921000                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  50543921000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  50543921000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      4209059                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         4209059                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      4209059                       # number of overall hits
system.cpu1.icache.overall_hits::total        4209059                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      1131643                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       1131643                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      1131643                       # number of overall misses
system.cpu1.icache.overall_misses::total      1131643                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst  30190314500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  30190314500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst  30190314500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  30190314500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5340702                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5340702                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5340702                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5340702                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.211890                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.211890                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.211890                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.211890                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 26678.302698                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 26678.302698                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 26678.302698                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 26678.302698                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      1131626                       # number of writebacks
system.cpu1.icache.writebacks::total          1131626                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      1131643                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      1131643                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      1131643                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      1131643                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst  29058672500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  29058672500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst  29058672500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  29058672500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.211890                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.211890                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.211890                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.211890                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 25678.303582                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 25678.303582                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 25678.303582                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 25678.303582                       # average overall mshr miss latency
system.cpu1.icache.replacements               1131626                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      4209059                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        4209059                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      1131643                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      1131643                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst  30190314500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  30190314500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5340702                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5340702                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.211890                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.211890                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 26678.302698                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 26678.302698                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      1131643                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      1131643                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst  29058672500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  29058672500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.211890                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.211890                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 25678.303582                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 25678.303582                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  50543921000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999718                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5340701                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          1131642                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             4.719426                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999718                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999982                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999982                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         43857258                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        43857258                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  50543921000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  50543921000                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  50543921000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  50543921000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  50543921000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  50543921000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      3325452                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         3325452                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      3326415                       # number of overall hits
system.cpu1.dcache.overall_hits::total        3326415                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       463565                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        463565                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       464656                       # number of overall misses
system.cpu1.dcache.overall_misses::total       464656                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  14446650500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  14446650500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  14446650500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  14446650500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      3789017                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      3789017                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      3791071                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      3791071                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.122344                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.122344                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.122566                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.122566                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 31164.239103                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 31164.239103                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 31091.066294                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 31091.066294                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs           36                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs           18                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       174323                       # number of writebacks
system.cpu1.dcache.writebacks::total           174323                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        77797                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        77797                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        77797                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        77797                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       385768                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       385768                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       386805                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       386805                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  11523041500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  11523041500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  11588862500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  11588862500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.101812                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.101812                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.102031                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.102031                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 29870.392308                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 29870.392308                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 29960.477502                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 29960.477502                       # average overall mshr miss latency
system.cpu1.dcache.replacements                386789                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      2074333                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2074333                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       297583                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       297583                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   8996713000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   8996713000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      2371916                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2371916                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.125461                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.125461                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 30232.617455                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 30232.617455                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data        12904                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        12904                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       284679                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       284679                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   8352902000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   8352902000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.120021                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.120021                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 29341.475838                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 29341.475838                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1251119                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1251119                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       165982                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       165982                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   5449937500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   5449937500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1417101                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1417101                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.117128                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.117128                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 32834.509164                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 32834.509164                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        64893                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        64893                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       101089                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       101089                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   3170139500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   3170139500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.071335                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.071335                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 31359.885843                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 31359.885843                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data          963                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total          963                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data         1091                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total         1091                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data         2054                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total         2054                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.531159                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.531159                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.cpu1.data         1037                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total         1037                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.cpu1.data     65821000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total     65821000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.cpu1.data     0.504869                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.504869                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu1.data 63472.516876                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 63472.516876                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  50543921000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999736                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            3713220                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           386805                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.599721                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999736                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999983                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999983                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         30715373                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        30715373                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  50543921000                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  50543921000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  50543921000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                7323                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data               18574                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              928952                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              302363                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1257212                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               7323                       # number of overall hits
system.l2.overall_hits::.cpu0.data              18574                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             928952                       # number of overall hits
system.l2.overall_hits::.cpu1.data             302363                       # number of overall hits
system.l2.overall_hits::total                 1257212                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              1558                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            535146                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst            202691                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             84442                       # number of demand (read+write) misses
system.l2.demand_misses::total                 823837                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             1558                       # number of overall misses
system.l2.overall_misses::.cpu0.data           535146                       # number of overall misses
system.l2.overall_misses::.cpu1.inst           202691                       # number of overall misses
system.l2.overall_misses::.cpu1.data            84442                       # number of overall misses
system.l2.overall_misses::total                823837                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    125041000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  43613316000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst  17371964000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   7771584500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      68881905500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    125041000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  43613316000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst  17371964000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   7771584500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     68881905500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst            8881                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          553720                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         1131643                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          386805                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2081049                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst           8881                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         553720                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        1131643                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         386805                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2081049                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.175431                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.966456                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.179112                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.218306                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.395876                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.175431                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.966456                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.179112                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.218306                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.395876                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80257.381258                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 81497.976253                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 85706.637197                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 92034.585870                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83611.085081                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80257.381258                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 81497.976253                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 85706.637197                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 92034.585870                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83611.085081                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              563695                       # number of writebacks
system.l2.writebacks::total                    563695                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         1558                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       535146                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst       202691                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        84442                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            823837                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         1558                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       535146                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst       202691                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        84442                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           823837                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    109461000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  38261866000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst  15345054000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   6927164500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  60643545500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    109461000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  38261866000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst  15345054000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   6927164500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  60643545500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.175431                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.966456                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.179112                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.218306                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.395876                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.175431                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.966456                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.179112                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.218306                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.395876                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70257.381258                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 71497.994940                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 75706.637197                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 82034.585870                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73611.097219                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70257.381258                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 71497.994940                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 75706.637197                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 82034.585870                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73611.097219                       # average overall mshr miss latency
system.l2.replacements                         823220                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       714340                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           714340                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       714340                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       714340                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1140491                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1140491                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1140491                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1140491                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         1190                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1190                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data             5140                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            75485                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 80625                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         532488                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          25635                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              558123                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  43394372000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2197386500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   45591758500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       537628                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       101120                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            638748                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.990439                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.253511                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.873777                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 81493.614880                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 85718.217281                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81687.653976                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       532488                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        25635                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         558123                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  38069502000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1941036500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  40010538500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.990439                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.253511                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.873777                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 71493.633659                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 75718.217281                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71687.671893                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          7323                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst        928952                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             936275                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         1558                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst       202691                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           204249                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    125041000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst  17371964000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  17497005000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst         8881                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      1131643                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1140524                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.175431                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.179112                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.179083                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80257.381258                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 85706.637197                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85665.070576                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         1558                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst       202691                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       204249                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    109461000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst  15345054000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  15454515000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.175431                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.179112                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.179083                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70257.381258                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 75706.637197                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75665.070576                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data        13434                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       226878                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            240312                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         2658                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        58807                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           61465                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    218944000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data   5574198000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5793142000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data        16092                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       285685                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        301777                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.165175                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.205846                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.203677                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 82371.708051                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 94788.001428                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 94251.069714                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         2658                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        58807                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        61465                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    192364000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data   4986128000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5178492000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.165175                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.205846                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.203677                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 72371.708051                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 84788.001428                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84251.069714                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  50543921000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.540982                       # Cycle average of tags in use
system.l2.tags.total_refs                     4160841                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    824244                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.048070                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      13.861191                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.826335                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      622.728509                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      229.159419                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      154.965529                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.013536                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.002760                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.608133                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.223788                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.151334                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999552                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          181                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          602                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           82                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          111                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           48                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  34120500                       # Number of tag accesses
system.l2.tags.data_accesses                 34120500                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  50543921000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst         99712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      34249344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst      12972224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       5404288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           52725568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst        99712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst     12972224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      13071936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     36076480                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        36076480                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           1558                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         535146                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst         202691                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          84442                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              823837                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       563695                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             563695                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          1972779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        677615494                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst        256652506                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        106922611                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1043163391                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      1972779                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst    256652506                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        258625286                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      713764965                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            713764965                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      713764965                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         1972779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       677615494                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst       256652506                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       106922611                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1756928355                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    563632.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      1558.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    535126.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples    202691.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     83204.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000247298500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        35145                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        35145                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2156063                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             529427                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      823837                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     563695                       # Number of write requests accepted
system.mem_ctrls.readBursts                    823837                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   563695                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1258                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    63                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             40665                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             39117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             54572                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             80710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             76259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             53252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             42607                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             57911                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             51446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             42309                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            38134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            46549                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            58557                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            41415                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            49260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            49816                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             34235                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             36355                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             35496                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             35432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             35105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             39423                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             34745                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             34738                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             34987                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             34007                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            34641                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            35979                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            35990                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            34359                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            33960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            34151                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.33                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.91                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  11231945500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 4112895000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             26655301750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13654.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32404.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   648736                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  506943                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.87                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.94                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                823837                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               563695                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  635936                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  178530                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    8005                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     106                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  32813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  35454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  35447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  35366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  35397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  35428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  35319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  35377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  35399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  35371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  35307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  35321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  35264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  35193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  35161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  35145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       230492                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    384.888256                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   203.698768                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   395.515914                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        96498     41.87%     41.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        34747     15.08%     56.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        14416      6.25%     63.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        10585      4.59%     67.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         7155      3.10%     70.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         5948      2.58%     73.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         4668      2.03%     75.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         4988      2.16%     77.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        51487     22.34%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       230492                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        35145                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.404780                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.758755                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.169293                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          34056     96.90%     96.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63          1022      2.91%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            32      0.09%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           12      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           11      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            9      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::864-895            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         35145                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        35145                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.036506                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.033669                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.318994                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            34654     98.60%     98.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               47      0.13%     98.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              125      0.36%     99.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              291      0.83%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               27      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         35145                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               52645056                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   80512                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                36070592                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                52725568                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             36076480                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1041.57                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       713.65                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1043.16                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    713.76                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.71                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.58                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   50543879000                       # Total gap between requests
system.mem_ctrls.avgGap                      36427.18                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst        99712                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     34248064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst     12972224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      5325056                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     36070592                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 1972779.278441813076                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 677590169.547788023949                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 256652506.243035644293                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 105355023.801972150803                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 713648472.187189459801                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         1558                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       535146                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst       202691                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        84442                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       563695                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     45542750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  16170488500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst   6999641750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   3439628750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1255369542000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29231.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     30216.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     34533.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     40733.62                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2227036.86                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    83.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            699555780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            371811330                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2695250040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1451546280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3989628240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      21969386880                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        908329440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        32085507990                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        634.804490                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2138810750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1687660000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  46717450250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            946235640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            502905810                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3177964020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1490461380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3989628240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      22304699070                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        625961280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        33037855440                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        653.646468                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1409962500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1687660000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  47446298500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  50543921000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp           1442300                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1278035                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1140491                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          485677                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           638748                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          638747                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1140524                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       301777                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        26627                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1661142                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      3394911                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1160399                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6243079                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1135744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     69999104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    144849152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     35912192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              251896192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          823220                       # Total snoops (count)
system.tol2bus.snoopTraffic                  36076480                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2904269                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000556                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.023575                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2902654     99.94%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1615      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2904269                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3935847000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.8                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         580292330                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        1697499926                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             3.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         834543055                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          13338466                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  50543921000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
