$date
	Wed Jul  9 20:14:56 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 ! \memory_array[0] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 " \memory_array[1] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 # \memory_array[2] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 $ \memory_array[3] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 % \memory_array[4] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 & \memory_array[5] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 ' \memory_array[6] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 ( \memory_array[7] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 ) \memory_array[8] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 * \memory_array[9] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 + \memory_array[10] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 , \memory_array[11] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 - \memory_array[12] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 . \memory_array[13] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 / \memory_array[14] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 0 \memory_array[15] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 1 \memory_array[16] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 2 \memory_array[17] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 3 \memory_array[18] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 4 \memory_array[19] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 5 \memory_array[20] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 6 \memory_array[21] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 7 \memory_array[22] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 8 \memory_array[23] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 9 \memory_array[24] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 : \memory_array[25] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 ; \memory_array[26] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 < \memory_array[27] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 = \memory_array[28] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 > \memory_array[29] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 ? \memory_array[30] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 @ \memory_array[31] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 A \memory_array[32] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 B \memory_array[33] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 C \memory_array[34] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 D \memory_array[35] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 E \memory_array[36] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 F \memory_array[37] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 G \memory_array[38] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 H \memory_array[39] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 I \memory_array[40] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 J \memory_array[41] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 K \memory_array[42] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 L \memory_array[43] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 M \memory_array[44] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 N \memory_array[45] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 O \memory_array[46] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 P \memory_array[47] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 Q \memory_array[48] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 R \memory_array[49] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 S \memory_array[50] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 T \memory_array[51] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 U \memory_array[52] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 V \memory_array[53] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 W \memory_array[54] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 X \memory_array[55] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 Y \memory_array[56] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 Z \memory_array[57] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 [ \memory_array[58] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 \ \memory_array[59] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 ] \memory_array[60] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 ^ \memory_array[61] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 _ \memory_array[62] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 ` \memory_array[63] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 a \memory_array[64] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 b \memory_array[65] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 c \memory_array[66] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 d \memory_array[67] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 e \memory_array[68] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 f \memory_array[69] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 g \memory_array[70] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 h \memory_array[71] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 i \memory_array[72] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 j \memory_array[73] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 k \memory_array[74] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 l \memory_array[75] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 m \memory_array[76] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 n \memory_array[77] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 o \memory_array[78] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 p \memory_array[79] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 q \memory_array[80] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 r \memory_array[81] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 s \memory_array[82] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 t \memory_array[83] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 u \memory_array[84] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 v \memory_array[85] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 w \memory_array[86] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 x \memory_array[87] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 y \memory_array[88] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 z \memory_array[89] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 { \memory_array[90] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 | \memory_array[91] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 } \memory_array[92] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 ~ \memory_array[93] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 !" \memory_array[94] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 "" \memory_array[95] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 #" \memory_array[96] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 $" \memory_array[97] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 %" \memory_array[98] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 &" \memory_array[99] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 '" \memory_array[100] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 (" \memory_array[101] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 )" \memory_array[102] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 *" \memory_array[103] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 +" \memory_array[104] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 ," \memory_array[105] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 -" \memory_array[106] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 ." \memory_array[107] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 /" \memory_array[108] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 0" \memory_array[109] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 1" \memory_array[110] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 2" \memory_array[111] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 3" \memory_array[112] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 4" \memory_array[113] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 5" \memory_array[114] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 6" \memory_array[115] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 7" \memory_array[116] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 8" \memory_array[117] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 9" \memory_array[118] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 :" \memory_array[119] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 ;" \memory_array[120] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 <" \memory_array[121] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 =" \memory_array[122] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 >" \memory_array[123] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 ?" \memory_array[124] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 @" \memory_array[125] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 A" \memory_array[126] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 B" \memory_array[127] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 C" \memory_array[128] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 D" \memory_array[129] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 E" \memory_array[130] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 F" \memory_array[131] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 G" \memory_array[132] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 H" \memory_array[133] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 I" \memory_array[134] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 J" \memory_array[135] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 K" \memory_array[136] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 L" \memory_array[137] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 M" \memory_array[138] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 N" \memory_array[139] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 O" \memory_array[140] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 P" \memory_array[141] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 Q" \memory_array[142] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 R" \memory_array[143] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 S" \memory_array[144] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 T" \memory_array[145] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 U" \memory_array[146] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 V" \memory_array[147] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 W" \memory_array[148] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 X" \memory_array[149] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 Y" \memory_array[150] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 Z" \memory_array[151] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 [" \memory_array[152] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 \" \memory_array[153] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 ]" \memory_array[154] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 ^" \memory_array[155] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 _" \memory_array[156] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 `" \memory_array[157] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 a" \memory_array[158] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 b" \memory_array[159] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 c" \memory_array[160] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 d" \memory_array[161] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 e" \memory_array[162] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 f" \memory_array[163] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 g" \memory_array[164] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 h" \memory_array[165] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 i" \memory_array[166] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 j" \memory_array[167] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 k" \memory_array[168] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 l" \memory_array[169] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 m" \memory_array[170] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 n" \memory_array[171] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 o" \memory_array[172] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 p" \memory_array[173] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 q" \memory_array[174] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 r" \memory_array[175] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 s" \memory_array[176] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 t" \memory_array[177] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 u" \memory_array[178] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 v" \memory_array[179] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 w" \memory_array[180] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 x" \memory_array[181] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 y" \memory_array[182] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 z" \memory_array[183] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 {" \memory_array[184] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 |" \memory_array[185] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 }" \memory_array[186] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 ~" \memory_array[187] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 !# \memory_array[188] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 "# \memory_array[189] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 ## \memory_array[190] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 $# \memory_array[191] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 %# \memory_array[192] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 &# \memory_array[193] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 '# \memory_array[194] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 (# \memory_array[195] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 )# \memory_array[196] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 *# \memory_array[197] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 +# \memory_array[198] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 ,# \memory_array[199] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 -# \memory_array[200] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 .# \memory_array[201] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 /# \memory_array[202] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 0# \memory_array[203] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 1# \memory_array[204] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 2# \memory_array[205] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 3# \memory_array[206] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 4# \memory_array[207] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 5# \memory_array[208] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 6# \memory_array[209] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 7# \memory_array[210] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 8# \memory_array[211] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 9# \memory_array[212] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 :# \memory_array[213] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 ;# \memory_array[214] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 <# \memory_array[215] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 =# \memory_array[216] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 ># \memory_array[217] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 ?# \memory_array[218] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 @# \memory_array[219] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 A# \memory_array[220] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 B# \memory_array[221] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 C# \memory_array[222] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 D# \memory_array[223] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 E# \memory_array[224] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 F# \memory_array[225] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 G# \memory_array[226] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 H# \memory_array[227] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 I# \memory_array[228] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 J# \memory_array[229] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 K# \memory_array[230] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 L# \memory_array[231] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 M# \memory_array[232] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 N# \memory_array[233] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 O# \memory_array[234] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 P# \memory_array[235] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 Q# \memory_array[236] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 R# \memory_array[237] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 S# \memory_array[238] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 T# \memory_array[239] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 U# \memory_array[240] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 V# \memory_array[241] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 W# \memory_array[242] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 X# \memory_array[243] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 Y# \memory_array[244] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 Z# \memory_array[245] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 [# \memory_array[246] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 \# \memory_array[247] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 ]# \memory_array[248] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 ^# \memory_array[249] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 _# \memory_array[250] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 `# \memory_array[251] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 a# \memory_array[252] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 b# \memory_array[253] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 c# \memory_array[254] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$var reg 8 d# \memory_array[255] [7:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$var wire 8 e# WRITEDATA [7:0] $end
$var wire 1 f# WRITE $end
$var wire 8 g# READDATA [7:0] $end
$var wire 1 h# READ $end
$var wire 32 i# PC [31:0] $end
$var wire 1 j# BUSYWAIT $end
$var wire 8 k# ADDRESS [7:0] $end
$var reg 1 l# CLK $end
$var reg 32 m# INSTRUCTION [31:0] $end
$var reg 1 n# RESET $end
$var reg 1 o# RESET_MEM $end
$scope module data_memory_unit $end
$var wire 1 l# clock $end
$var wire 1 o# reset $end
$var wire 8 p# writedata [7:0] $end
$var wire 1 f# write $end
$var wire 1 h# read $end
$var wire 8 q# address [7:0] $end
$var reg 1 j# busywait $end
$var reg 1 r# readaccess $end
$var reg 8 s# readdata [7:0] $end
$var reg 1 t# writeaccess $end
$var integer 32 u# i [31:0] $end
$upscope $end
$scope module mycpu $end
$var wire 8 v# ADDRESS [7:0] $end
$var wire 1 j# BUSYWAIT $end
$var wire 1 l# CLK $end
$var wire 32 w# INSTRUCTION [31:0] $end
$var wire 8 x# READDATA [7:0] $end
$var wire 1 n# RESET $end
$var wire 8 y# WRITEDATA [7:0] $end
$var wire 8 z# mux2_out [7:0] $end
$var wire 8 {# mux1_out [7:0] $end
$var wire 1 |# ZERO $end
$var wire 1 }# WRITESRC $end
$var wire 3 ~# WRITEREG [2:0] $end
$var wire 1 !$ WRITEENABLE $end
$var wire 1 f# WRITE $end
$var wire 8 "$ REGWRITEDATA [7:0] $end
$var wire 8 #$ REGOUT2 [7:0] $end
$var wire 8 $$ REGOUT1 [7:0] $end
$var wire 3 %$ READREG2 [2:0] $end
$var wire 3 &$ READREG1 [2:0] $end
$var wire 1 h# READ $end
$var wire 32 '$ PC [31:0] $end
$var wire 8 ($ OPCODE [7:0] $end
$var wire 8 )$ OFFSET [7:0] $end
$var wire 1 *$ NEMUX $end
$var wire 8 +$ NEGATIVENUMBER [7:0] $end
$var wire 8 ,$ IMMEDIATE [7:0] $end
$var wire 1 -$ HOLD $end
$var wire 2 .$ BRANCH [1:0] $end
$var wire 1 /$ ALUSRC $end
$var wire 8 0$ ALUOUTPUT [7:0] $end
$var wire 3 1$ ALUOP [2:0] $end
$scope module ALU $end
$var wire 1 |# ZERO $end
$var wire 3 2$ SELECT [2:0] $end
$var wire 8 3$ RESULT [7:0] $end
$var wire 8 4$ I7 [7:0] $end
$var wire 8 5$ I6 [7:0] $end
$var wire 8 6$ I5 [7:0] $end
$var wire 8 7$ I4 [7:0] $end
$var wire 8 8$ I3 [7:0] $end
$var wire 8 9$ I2 [7:0] $end
$var wire 8 :$ I1 [7:0] $end
$var wire 8 ;$ I0 [7:0] $end
$var wire 8 <$ DATA2 [7:0] $end
$var wire 8 =$ DATA1 [7:0] $end
$upscope $end
$scope module DECODER $end
$var wire 32 >$ INSTRUCTION [31:0] $end
$var reg 8 ?$ IMMEDIATE [7:0] $end
$var reg 8 @$ OFFSET [7:0] $end
$var reg 8 A$ OPCODE [7:0] $end
$var reg 3 B$ READREG1 [2:0] $end
$var reg 3 C$ READREG2 [2:0] $end
$var reg 3 D$ WRITEREG [2:0] $end
$upscope $end
$scope module MUX1 $end
$var wire 1 *$ select $end
$var wire 8 E$ OUTPUT [7:0] $end
$var wire 8 F$ DATA2 [7:0] $end
$var wire 8 G$ DATA1 [7:0] $end
$upscope $end
$scope module MUX2 $end
$var wire 8 H$ DATA1 [7:0] $end
$var wire 8 I$ DATA2 [7:0] $end
$var wire 1 /$ select $end
$var wire 8 J$ OUTPUT [7:0] $end
$upscope $end
$scope module PCUNIT $end
$var wire 1 K$ Branching $end
$var wire 1 l# CLK $end
$var wire 8 L$ OFFSET [7:0] $end
$var wire 1 n# RESET $end
$var wire 1 |# ZERO $end
$var wire 1 M$ selector $end
$var wire 32 N$ nextpc [31:0] $end
$var wire 32 O$ PC_plus_four [31:0] $end
$var wire 32 P$ OFFSET_EXTENDED [31:0] $end
$var wire 1 -$ HOLD $end
$var wire 32 Q$ BRANCH_TARGET [31:0] $end
$var wire 2 R$ BRANCH [1:0] $end
$var reg 32 S$ PC [31:0] $end
$upscope $end
$scope module REGFILE $end
$var wire 1 l# CLK $end
$var wire 3 T$ INADDRESS [2:0] $end
$var wire 8 U$ OUT1 [7:0] $end
$var wire 3 V$ OUT1ADDRESS [2:0] $end
$var wire 8 W$ OUT2 [7:0] $end
$var wire 3 X$ OUT2ADDRESS [2:0] $end
$var wire 1 n# RESET $end
$var wire 1 !$ WRITE $end
$var wire 8 Y$ IN [7:0] $end
$upscope $end
$scope module control $end
$var wire 1 j# BUSYWAIT $end
$var wire 8 Z$ OPCODE [7:0] $end
$var reg 3 [$ ALUOP [2:0] $end
$var reg 1 /$ ALUSRC $end
$var reg 2 \$ BRANCH [1:0] $end
$var reg 1 -$ HOLD $end
$var reg 1 *$ NEMUX $end
$var reg 1 h# READ $end
$var reg 1 f# WRITE $end
$var reg 1 !$ WRITEENABLE $end
$var reg 1 }# WRITESRC $end
$upscope $end
$scope module twos $end
$var wire 8 ]$ DATA_IN [7:0] $end
$var reg 8 ^$ DATA_OUT [7:0] $end
$upscope $end
$scope module writedataSelector $end
$var wire 8 _$ DATA1 [7:0] $end
$var wire 8 `$ DATA2 [7:0] $end
$var wire 1 }# select $end
$var wire 8 a$ OUTPUT [7:0] $end
$upscope $end
$upscope $end
$scope begin $ivl_for_loop1 $end
$var integer 32 b$ i [31:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module mycpu $end
$scope module REGFILE $end
$var reg 8 c$ \registers[0] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$upscope $end
$scope module mycpu $end
$scope module ALU $end
$upscope $end
$scope module DECODER $end
$upscope $end
$scope module MUX1 $end
$upscope $end
$scope module MUX2 $end
$upscope $end
$scope module PCUNIT $end
$upscope $end
$scope module REGFILE $end
$upscope $end
$scope module control $end
$upscope $end
$scope module twos $end
$upscope $end
$scope module writedataSelector $end
$upscope $end
$upscope $end
$scope begin $ivl_for_loop1 $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module mycpu $end
$scope module REGFILE $end
$var reg 8 d$ \registers[1] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$upscope $end
$scope module mycpu $end
$scope module ALU $end
$upscope $end
$scope module DECODER $end
$upscope $end
$scope module MUX1 $end
$upscope $end
$scope module MUX2 $end
$upscope $end
$scope module PCUNIT $end
$upscope $end
$scope module REGFILE $end
$upscope $end
$scope module control $end
$upscope $end
$scope module twos $end
$upscope $end
$scope module writedataSelector $end
$upscope $end
$upscope $end
$scope begin $ivl_for_loop1 $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module mycpu $end
$scope module REGFILE $end
$var reg 8 e$ \registers[2] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$upscope $end
$scope module mycpu $end
$scope module ALU $end
$upscope $end
$scope module DECODER $end
$upscope $end
$scope module MUX1 $end
$upscope $end
$scope module MUX2 $end
$upscope $end
$scope module PCUNIT $end
$upscope $end
$scope module REGFILE $end
$upscope $end
$scope module control $end
$upscope $end
$scope module twos $end
$upscope $end
$scope module writedataSelector $end
$upscope $end
$upscope $end
$scope begin $ivl_for_loop1 $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module mycpu $end
$scope module REGFILE $end
$var reg 8 f$ \registers[3] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$upscope $end
$scope module mycpu $end
$scope module ALU $end
$upscope $end
$scope module DECODER $end
$upscope $end
$scope module MUX1 $end
$upscope $end
$scope module MUX2 $end
$upscope $end
$scope module PCUNIT $end
$upscope $end
$scope module REGFILE $end
$upscope $end
$scope module control $end
$upscope $end
$scope module twos $end
$upscope $end
$scope module writedataSelector $end
$upscope $end
$upscope $end
$scope begin $ivl_for_loop1 $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module mycpu $end
$scope module REGFILE $end
$var reg 8 g$ \registers[4] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$upscope $end
$scope module mycpu $end
$scope module ALU $end
$upscope $end
$scope module DECODER $end
$upscope $end
$scope module MUX1 $end
$upscope $end
$scope module MUX2 $end
$upscope $end
$scope module PCUNIT $end
$upscope $end
$scope module REGFILE $end
$upscope $end
$scope module control $end
$upscope $end
$scope module twos $end
$upscope $end
$scope module writedataSelector $end
$upscope $end
$upscope $end
$scope begin $ivl_for_loop1 $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module mycpu $end
$scope module REGFILE $end
$var reg 8 h$ \registers[5] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$upscope $end
$scope module mycpu $end
$scope module ALU $end
$upscope $end
$scope module DECODER $end
$upscope $end
$scope module MUX1 $end
$upscope $end
$scope module MUX2 $end
$upscope $end
$scope module PCUNIT $end
$upscope $end
$scope module REGFILE $end
$upscope $end
$scope module control $end
$upscope $end
$scope module twos $end
$upscope $end
$scope module writedataSelector $end
$upscope $end
$upscope $end
$scope begin $ivl_for_loop1 $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module mycpu $end
$scope module REGFILE $end
$var reg 8 i$ \registers[6] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module data_memory_unit $end
$upscope $end
$scope module mycpu $end
$scope module ALU $end
$upscope $end
$scope module DECODER $end
$upscope $end
$scope module MUX1 $end
$upscope $end
$scope module MUX2 $end
$upscope $end
$scope module PCUNIT $end
$upscope $end
$scope module REGFILE $end
$upscope $end
$scope module control $end
$upscope $end
$scope module twos $end
$upscope $end
$scope module writedataSelector $end
$upscope $end
$upscope $end
$scope begin $ivl_for_loop1 $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module mycpu $end
$scope module REGFILE $end
$var reg 8 j$ \registers[7] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx j$
bx i$
bx h$
bx g$
bx f$
bx e$
bx d$
bx c$
b1000 b$
bx a$
bx `$
bx _$
bx ^$
bx ]$
bx \$
bx [$
bx Z$
bx Y$
bx X$
bx W$
bx V$
bx U$
bx T$
bx S$
bx R$
bx Q$
bx00 P$
bx O$
bx N$
xM$
bx L$
xK$
bx J$
bx I$
bx H$
bx G$
bx F$
bx E$
bx D$
bx C$
bx B$
bx A$
bx @$
bx ?$
bx >$
bx =$
bx <$
bx ;$
bx :$
bx 9$
bx 8$
bx 7$
bx 6$
bx 5$
bx 4$
bx 3$
bx 2$
bx 1$
bx 0$
x/$
bx .$
x-$
bx ,$
bx +$
x*$
bx )$
bx ($
bx '$
bx &$
bx %$
bx $$
bx #$
bx "$
x!$
bx ~#
x}#
x|#
bx {#
bx z#
bx y#
bx x#
bx w#
bx v#
b100000000 u#
xt#
bx s#
xr#
bx q#
bx p#
0o#
0n#
bx m#
0l#
bx k#
xj#
bx i#
xh#
bx g#
xf#
bx e#
bx d#
bx c#
bx b#
bx a#
bx `#
bx _#
bx ^#
bx ]#
bx \#
bx [#
bx Z#
bx Y#
bx X#
bx W#
bx V#
bx U#
bx T#
bx S#
bx R#
bx Q#
bx P#
bx O#
bx N#
bx M#
bx L#
bx K#
bx J#
bx I#
bx H#
bx G#
bx F#
bx E#
bx D#
bx C#
bx B#
bx A#
bx @#
bx ?#
bx >#
bx =#
bx <#
bx ;#
bx :#
bx 9#
bx 8#
bx 7#
bx 6#
bx 5#
bx 4#
bx 3#
bx 2#
bx 1#
bx 0#
bx /#
bx .#
bx -#
bx ,#
bx +#
bx *#
bx )#
bx (#
bx '#
bx &#
bx %#
bx $#
bx ##
bx "#
bx !#
bx ~"
bx }"
bx |"
bx {"
bx z"
bx y"
bx x"
bx w"
bx v"
bx u"
bx t"
bx s"
bx r"
bx q"
bx p"
bx o"
bx n"
bx m"
bx l"
bx k"
bx j"
bx i"
bx h"
bx g"
bx f"
bx e"
bx d"
bx c"
bx b"
bx a"
bx `"
bx _"
bx ^"
bx ]"
bx \"
bx ["
bx Z"
bx Y"
bx X"
bx W"
bx V"
bx U"
bx T"
bx S"
bx R"
bx Q"
bx P"
bx O"
bx N"
bx M"
bx L"
bx K"
bx J"
bx I"
bx H"
bx G"
bx F"
bx E"
bx D"
bx C"
bx B"
bx A"
bx @"
bx ?"
bx >"
bx ="
bx <"
bx ;"
bx :"
bx 9"
bx 8"
bx 7"
bx 6"
bx 5"
bx 4"
bx 3"
bx 2"
bx 1"
bx 0"
bx /"
bx ."
bx -"
bx ,"
bx +"
bx *"
bx )"
bx ("
bx '"
bx &"
bx %"
bx $"
bx #"
bx ""
bx !"
bx ~
bx }
bx |
bx {
bx z
bx y
bx x
bx w
bx v
bx u
bx t
bx s
bx r
bx q
bx p
bx o
bx n
bx m
bx l
bx k
bx j
bx i
bx h
bx g
bx f
bx e
bx d
bx c
bx b
bx a
bx `
bx _
bx ^
bx ]
bx \
bx [
bx Z
bx Y
bx X
bx W
bx V
bx U
bx T
bx S
bx R
bx Q
bx P
bx O
bx N
bx M
bx L
bx K
bx J
bx I
bx H
bx G
bx F
bx E
bx D
bx C
bx B
bx A
bx @
bx ?
bx >
bx =
bx <
bx ;
bx :
bx 9
bx 8
bx 7
bx 6
bx 5
bx 4
bx 3
bx 2
bx 1
bx 0
bx /
bx .
bx -
bx ,
bx +
bx *
bx )
bx (
bx '
bx &
bx %
bx $
bx #
bx "
bx !
$end
#2
0f#
0h#
0-$
0t#
0r#
0j#
b0 d#
b0 c#
b0 b#
b0 a#
b0 `#
b0 _#
b0 ^#
b0 ]#
b0 \#
b0 [#
b0 Z#
b0 Y#
b0 X#
b0 W#
b0 V#
b0 U#
b0 T#
b0 S#
b0 R#
b0 Q#
b0 P#
b0 O#
b0 N#
b0 M#
b0 L#
b0 K#
b0 J#
b0 I#
b0 H#
b0 G#
b0 F#
b0 E#
b0 D#
b0 C#
b0 B#
b0 A#
b0 @#
b0 ?#
b0 >#
b0 =#
b0 <#
b0 ;#
b0 :#
b0 9#
b0 8#
b0 7#
b0 6#
b0 5#
b0 4#
b0 3#
b0 2#
b0 1#
b0 0#
b0 /#
b0 .#
b0 -#
b0 ,#
b0 +#
b0 *#
b0 )#
b0 (#
b0 '#
b0 &#
b0 %#
b0 $#
b0 ##
b0 "#
b0 !#
b0 ~"
b0 }"
b0 |"
b0 {"
b0 z"
b0 y"
b0 x"
b0 w"
b0 v"
b0 u"
b0 t"
b0 s"
b0 r"
b0 q"
b0 p"
b0 o"
b0 n"
b0 m"
b0 l"
b0 k"
b0 j"
b0 i"
b0 h"
b0 g"
b0 f"
b0 e"
b0 d"
b0 c"
b0 b"
b0 a"
b0 `"
b0 _"
b0 ^"
b0 ]"
b0 \"
b0 ["
b0 Z"
b0 Y"
b0 X"
b0 W"
b0 V"
b0 U"
b0 T"
b0 S"
b0 R"
b0 Q"
b0 P"
b0 O"
b0 N"
b0 M"
b0 L"
b0 K"
b0 J"
b0 I"
b0 H"
b0 G"
b0 F"
b0 E"
b0 D"
b0 C"
b0 B"
b0 A"
b0 @"
b0 ?"
b0 >"
b0 ="
b0 <"
b0 ;"
b0 :"
b0 9"
b0 8"
b0 7"
b0 6"
b0 5"
b0 4"
b0 3"
b0 2"
b0 1"
b0 0"
b0 /"
b0 ."
b0 -"
b0 ,"
b0 +"
b0 *"
b0 )"
b0 ("
b0 '"
b0 &"
b0 %"
b0 $"
b0 #"
b0 ""
b0 !"
b0 ~
b0 }
b0 |
b0 {
b0 z
b0 y
b0 x
b0 w
b0 v
b0 u
b0 t
b0 s
b0 r
b0 q
b0 p
b0 o
b0 n
b0 m
b0 l
b0 k
b0 j
b0 i
b0 h
b0 g
b0 f
b0 e
b0 d
b0 c
b0 b
b0 a
b0 `
b0 _
b0 ^
b0 ]
b0 \
b0 [
b0 Z
b0 Y
b0 X
b0 W
b0 V
b0 U
b0 T
b0 S
b0 R
b0 Q
b0 P
b0 O
b0 N
b0 M
b0 L
b0 K
b0 J
b0 I
b0 H
b0 G
b0 F
b0 E
b0 D
b0 C
b0 B
b0 A
b0 @
b0 ?
b0 >
b0 =
b0 <
b0 ;
b0 :
b0 9
b0 8
b0 7
b0 6
b0 5
b0 4
b0 3
b0 2
b0 1
b0 0
b0 /
b0 .
b0 -
b0 ,
b0 +
b0 *
b0 )
b0 (
b0 '
b0 &
b0 %
b0 $
b0 #
b0 "
b0 !
b100000000 u#
1o#
1n#
#4
1l#
#5
b0 i#
b0 '$
b0 S$
b0 j$
b0 i$
b0 h$
b0 g$
b0 f$
b0 e$
b0 d$
b0 c$
#6
b100 O$
0o#
0n#
#7
b10000 P$
b100 )$
b100 @$
b100 L$
b101 ,$
b101 ?$
b101 H$
b100 ~#
b100 D$
b100 T$
b101 %$
b101 C$
b101 X$
b0 &$
b0 B$
b0 V$
b101 ($
b101 A$
b101 Z$
b101000001000000000000000101 m#
b101000001000000000000000101 w#
b101000001000000000000000101 >$
#8
b100 N$
0M$
0K$
b101 z#
b101 <$
b101 J$
0}#
b0 .$
b0 R$
b0 \$
0*$
0/$
b0 1$
b0 2$
b0 [$
1!$
0l#
#9
b101 "$
b101 Y$
b101 a$
0|#
b101 k#
b101 q#
b101 v#
b101 0$
b101 3$
b101 _$
b0 {#
b0 E$
b0 I$
b101 8$
b0 9$
b101 ;$
b10100 Q$
b0 #$
b0 G$
b0 W$
b0 ]$
b0 e#
b0 p#
b0 y#
b0 $$
b0 =$
b0 U$
#10
b0 +$
b0 F$
b0 ^$
b101 :$
#11
b0 6$
b0 5$
b0 4$
b0 7$
#12
1l#
#13
b100 i#
b100 '$
b100 S$
b101 g$
#14
b1000 N$
b1000 O$
#15
b10100 P$
b11 z#
b11 <$
b11 J$
b101 )$
b101 @$
b101 L$
b11 ,$
b11 ?$
b11 H$
b101 ~#
b101 D$
b101 T$
b11 %$
b11 C$
b11 X$
b101000001010000000000000011 m#
b101000001010000000000000011 w#
b101000001010000000000000011 >$
b11000 Q$
#16
b11 "$
b11 Y$
b11 a$
b11 k#
b11 q#
b11 v#
b11 0$
b11 3$
b11 _$
b11 8$
b11 ;$
0l#
#17
b11 :$
b11100 Q$
#20
1l#
#21
b11 h$
b1000 i#
b1000 '$
b1000 S$
#22
b1100 N$
b1100 O$
#23
b11100 P$
b111 z#
b111 <$
b111 J$
b111 )$
b111 @$
b111 L$
b111 ,$
b111 ?$
b111 H$
b111 ~#
b111 D$
b111 T$
b111 %$
b111 C$
b111 X$
b101000001110000000000000111 m#
b101000001110000000000000111 w#
b101000001110000000000000111 >$
b100000 Q$
#24
b111 "$
b111 Y$
b111 a$
b111 k#
b111 q#
b111 v#
b111 0$
b111 3$
b111 _$
b111 8$
b111 ;$
0l#
#25
b111 :$
b101000 Q$
#28
1l#
#29
b1100 i#
b1100 '$
b1100 S$
b111 j$
#30
b10000 N$
b10000 O$
#31
b0 P$
b0 z#
b0 <$
b0 J$
b0 )$
b0 @$
b0 L$
b0 ,$
b0 ?$
b0 H$
b0 ~#
b0 D$
b0 T$
b0 %$
b0 C$
b0 X$
b100 &$
b100 B$
b100 V$
b10001 ($
b10001 A$
b10001 Z$
b111 {#
b111 E$
b111 I$
b10001000000000000010000000000 m#
b10001000000000000010000000000 w#
b10001000000000000010000000000 >$
b101100 Q$
b111 #$
b111 G$
b111 W$
b111 ]$
#32
b0 "$
b0 Y$
b0 a$
1|#
1-$
b0 k#
b0 q#
b0 v#
b0 0$
b0 3$
b0 _$
1t#
1j#
b0 8$
b0 ;$
1f#
0!$
b11111001 +$
b11111001 F$
b11111001 ^$
0l#
#33
b0 {#
b0 E$
b0 I$
b101 :$
b10000 Q$
b0 #$
b0 G$
b0 W$
b0 ]$
b101 e#
b101 p#
b101 y#
b101 $$
b101 =$
b101 U$
#34
b0 +$
b0 F$
b0 ^$
b101 8$
#35
b101 6$
b101 5$
b101 4$
#36
1l#
#40
0l#
#44
1l#
#48
0l#
#52
1l#
#56
0l#
#60
1l#
#64
0l#
#68
1l#
#72
0l#
#76
0f#
0-$
1l#
0t#
0j#
b101 !
#77
b10000 i#
b10000 '$
b10000 S$
#78
b10100 N$
b10100 O$
#79
b11000 P$
b110 )$
b110 @$
b110 L$
b110 ~#
b110 D$
b110 T$
b0 &$
b0 B$
b0 V$
b1111 ($
b1111 A$
b1111 Z$
b1111000001100000000000000000 m#
b1111000001100000000000000000 w#
b1111000001100000000000000000 >$
b10100 Q$
#80
1-$
bx "$
bx Y$
bx a$
1r#
1j#
1}#
1h#
1!$
0l#
#81
b101100 Q$
b0 e#
b0 p#
b0 y#
b0 $$
b0 =$
b0 U$
#82
b0 8$
#83
b0 6$
b0 5$
b0 4$
b0 :$
#84
1l#
#85
bx i$
#88
0l#
#92
1l#
#93
bx i$
#96
0l#
#100
1l#
#101
bx i$
#104
0l#
#108
1l#
#109
bx i$
#112
0l#
#116
1l#
#117
bx i$
#120
0l#
#124
0h#
0-$
b101 "$
b101 Y$
b101 a$
1l#
0r#
0j#
b101 g#
b101 s#
b101 x#
b101 `$
#125
b10100 i#
b10100 '$
b10100 S$
b101 i$
#126
b11000 N$
b11000 O$
#127
bx00 P$
bx z#
bx <$
bx J$
bx )$
bx @$
bx L$
bx ,$
bx ?$
bx H$
bx ~#
bx D$
bx T$
bx %$
bx C$
bx X$
bx &$
bx B$
bx V$
bx ($
bx A$
bx Z$
bx m#
bx w#
bx >$
b110000 Q$
#128
x|#
bx k#
bx q#
bx v#
bx 0$
bx 3$
bx _$
bx 8$
bx ;$
0l#
#129
bx {#
bx E$
bx I$
bx :$
bx Q$
bx #$
bx G$
bx W$
bx ]$
bx e#
bx p#
bx y#
bx $$
bx =$
bx U$
#130
bx +$
bx F$
bx ^$
bx 9$
#131
bx 6$
bx 4$
bx 5$
bx 7$
#132
1l#
#133
b11000 i#
b11000 '$
b11000 S$
#134
b11100 N$
b11100 O$
#136
0l#
#140
1l#
#141
b11100 i#
b11100 '$
b11100 S$
#142
b100000 N$
b100000 O$
#144
0l#
#148
1l#
#149
b100000 i#
b100000 '$
b100000 S$
#150
b100100 N$
b100100 O$
#152
0l#
#156
1l#
#157
b100100 i#
b100100 '$
b100100 S$
#158
b101000 N$
b101000 O$
#160
0l#
#164
1l#
#165
b101000 i#
b101000 '$
b101000 S$
#166
b101100 N$
b101100 O$
#168
0l#
#172
1l#
#173
b101100 i#
b101100 '$
b101100 S$
#174
b110000 N$
b110000 O$
#176
0l#
#180
1l#
#181
b110000 i#
b110000 '$
b110000 S$
#182
b110100 N$
b110100 O$
#184
0l#
#188
1l#
#189
b110100 i#
b110100 '$
b110100 S$
#190
b111000 N$
b111000 O$
#192
0l#
#196
1l#
#197
b111000 i#
b111000 '$
b111000 S$
#198
b111100 N$
b111100 O$
#200
0l#
#204
1l#
#205
b111100 i#
b111100 '$
b111100 S$
#206
b1000000 N$
b1000000 O$
#208
0l#
#212
1l#
#213
b1000000 i#
b1000000 '$
b1000000 S$
#214
b1000100 N$
b1000100 O$
#216
0l#
#220
1l#
#221
b1000100 i#
b1000100 '$
b1000100 S$
#222
b1001000 N$
b1001000 O$
#224
0l#
#228
1l#
#229
b1001000 i#
b1001000 '$
b1001000 S$
#230
b1001100 N$
b1001100 O$
#232
0l#
#236
1l#
#237
b1001100 i#
b1001100 '$
b1001100 S$
#238
b1010000 N$
b1010000 O$
#240
0l#
#244
1l#
#245
b1010000 i#
b1010000 '$
b1010000 S$
#246
b1010100 N$
b1010100 O$
#248
0l#
#252
1l#
#253
b1010100 i#
b1010100 '$
b1010100 S$
#254
b1011000 N$
b1011000 O$
#256
0l#
#260
1l#
#261
b1011000 i#
b1011000 '$
b1011000 S$
#262
b1011100 N$
b1011100 O$
#264
0l#
#268
1l#
#269
b1011100 i#
b1011100 '$
b1011100 S$
#270
b1100000 N$
b1100000 O$
#272
0l#
#276
1l#
#277
b1100000 i#
b1100000 '$
b1100000 S$
#278
b1100100 N$
b1100100 O$
#280
0l#
#284
1l#
#285
b1100100 i#
b1100100 '$
b1100100 S$
#286
b1101000 N$
b1101000 O$
#288
0l#
#292
1l#
#293
b1101000 i#
b1101000 '$
b1101000 S$
#294
b1101100 N$
b1101100 O$
#296
0l#
#300
1l#
#301
b1101100 i#
b1101100 '$
b1101100 S$
#302
b1110000 N$
b1110000 O$
#304
0l#
#308
1l#
#309
b1110000 i#
b1110000 '$
b1110000 S$
#310
b1110100 N$
b1110100 O$
#312
0l#
#316
1l#
#317
b1110100 i#
b1110100 '$
b1110100 S$
#318
b1111000 N$
b1111000 O$
#320
0l#
#324
1l#
#325
b1111000 i#
b1111000 '$
b1111000 S$
#326
b1111100 N$
b1111100 O$
#328
0l#
#332
1l#
#333
b1111100 i#
b1111100 '$
b1111100 S$
#334
b10000000 N$
b10000000 O$
#336
0l#
#340
1l#
#341
b10000000 i#
b10000000 '$
b10000000 S$
#342
b10000100 N$
b10000100 O$
#344
0l#
#348
1l#
#349
b10000100 i#
b10000100 '$
b10000100 S$
#350
b10001000 N$
b10001000 O$
#352
0l#
#356
1l#
#357
b10001000 i#
b10001000 '$
b10001000 S$
#358
b10001100 N$
b10001100 O$
#360
0l#
#364
1l#
#365
b10001100 i#
b10001100 '$
b10001100 S$
#366
b10010000 N$
b10010000 O$
#368
0l#
#372
1l#
#373
b10010000 i#
b10010000 '$
b10010000 S$
#374
b10010100 N$
b10010100 O$
#376
0l#
#380
1l#
#381
b10010100 i#
b10010100 '$
b10010100 S$
#382
b10011000 N$
b10011000 O$
#384
0l#
#388
1l#
#389
b10011000 i#
b10011000 '$
b10011000 S$
#390
b10011100 N$
b10011100 O$
#392
0l#
#396
1l#
#397
b10011100 i#
b10011100 '$
b10011100 S$
#398
b10100000 N$
b10100000 O$
#400
0l#
#404
1l#
#405
b10100000 i#
b10100000 '$
b10100000 S$
#406
b10100100 N$
b10100100 O$
#408
0l#
#412
1l#
#413
b10100100 i#
b10100100 '$
b10100100 S$
#414
b10101000 N$
b10101000 O$
#416
0l#
#420
1l#
#421
b10101000 i#
b10101000 '$
b10101000 S$
#422
b10101100 N$
b10101100 O$
#424
0l#
#428
1l#
#429
b10101100 i#
b10101100 '$
b10101100 S$
#430
b10110000 N$
b10110000 O$
#432
0l#
#436
1l#
#437
b10110000 i#
b10110000 '$
b10110000 S$
#438
b10110100 N$
b10110100 O$
#440
0l#
#444
1l#
#445
b10110100 i#
b10110100 '$
b10110100 S$
#446
b10111000 N$
b10111000 O$
#448
0l#
#452
1l#
#453
b10111000 i#
b10111000 '$
b10111000 S$
#454
b10111100 N$
b10111100 O$
#456
0l#
#460
1l#
#461
b10111100 i#
b10111100 '$
b10111100 S$
#462
b11000000 N$
b11000000 O$
#464
0l#
#468
1l#
#469
b11000000 i#
b11000000 '$
b11000000 S$
#470
b11000100 N$
b11000100 O$
#472
0l#
#476
1l#
#477
b11000100 i#
b11000100 '$
b11000100 S$
#478
b11001000 N$
b11001000 O$
#480
0l#
#484
1l#
#485
b11001000 i#
b11001000 '$
b11001000 S$
#486
b11001100 N$
b11001100 O$
#488
0l#
#492
1l#
#493
b11001100 i#
b11001100 '$
b11001100 S$
#494
b11010000 N$
b11010000 O$
#496
0l#
#500
1l#
#501
b11010000 i#
b11010000 '$
b11010000 S$
#502
b11010100 N$
b11010100 O$
#504
0l#
#506
