
08_N298N_PWM_CONTROL.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000001e  00800100  00001054  000010e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001054  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000698  0080011e  0080011e  00001106  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001106  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00001164  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000001b0  00000000  00000000  000011a4  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000019d6  00000000  00000000  00001354  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000117e  00000000  00000000  00002d2a  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000f68  00000000  00000000  00003ea8  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000003e8  00000000  00000000  00004e10  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000770  00000000  00000000  000051f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000786  00000000  00000000  00005968  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000140  00000000  00000000  000060ee  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	45 c0       	rjmp	.+138    	; 0x8c <__ctors_end>
       2:	00 00       	nop
       4:	60 c0       	rjmp	.+192    	; 0xc6 <__bad_interrupt>
       6:	00 00       	nop
       8:	5e c0       	rjmp	.+188    	; 0xc6 <__bad_interrupt>
       a:	00 00       	nop
       c:	5c c0       	rjmp	.+184    	; 0xc6 <__bad_interrupt>
       e:	00 00       	nop
      10:	5a c0       	rjmp	.+180    	; 0xc6 <__bad_interrupt>
      12:	00 00       	nop
      14:	23 c3       	rjmp	.+1606   	; 0x65c <__vector_5>
      16:	00 00       	nop
      18:	56 c0       	rjmp	.+172    	; 0xc6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	54 c0       	rjmp	.+168    	; 0xc6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	52 c0       	rjmp	.+164    	; 0xc6 <__bad_interrupt>
      22:	00 00       	nop
      24:	50 c0       	rjmp	.+160    	; 0xc6 <__bad_interrupt>
      26:	00 00       	nop
      28:	4e c0       	rjmp	.+156    	; 0xc6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	4c c0       	rjmp	.+152    	; 0xc6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	4a c0       	rjmp	.+148    	; 0xc6 <__bad_interrupt>
      32:	00 00       	nop
      34:	48 c0       	rjmp	.+144    	; 0xc6 <__bad_interrupt>
      36:	00 00       	nop
      38:	46 c0       	rjmp	.+140    	; 0xc6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	44 c0       	rjmp	.+136    	; 0xc6 <__bad_interrupt>
      3e:	00 00       	nop
      40:	03 c1       	rjmp	.+518    	; 0x248 <__vector_16>
      42:	00 00       	nop
      44:	40 c0       	rjmp	.+128    	; 0xc6 <__bad_interrupt>
      46:	00 00       	nop
      48:	e3 c1       	rjmp	.+966    	; 0x410 <__vector_18>
      4a:	00 00       	nop
      4c:	3c c0       	rjmp	.+120    	; 0xc6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	3a c0       	rjmp	.+116    	; 0xc6 <__bad_interrupt>
      52:	00 00       	nop
      54:	38 c0       	rjmp	.+112    	; 0xc6 <__bad_interrupt>
      56:	00 00       	nop
      58:	36 c0       	rjmp	.+108    	; 0xc6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	34 c0       	rjmp	.+104    	; 0xc6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	32 c0       	rjmp	.+100    	; 0xc6 <__bad_interrupt>
      62:	00 00       	nop
      64:	30 c0       	rjmp	.+96     	; 0xc6 <__bad_interrupt>
      66:	00 00       	nop
      68:	2e c0       	rjmp	.+92     	; 0xc6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	2c c0       	rjmp	.+88     	; 0xc6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	2a c0       	rjmp	.+84     	; 0xc6 <__bad_interrupt>
      72:	00 00       	nop
      74:	28 c0       	rjmp	.+80     	; 0xc6 <__bad_interrupt>
      76:	00 00       	nop
      78:	5d c2       	rjmp	.+1210   	; 0x534 <__vector_30>
      7a:	00 00       	nop
      7c:	24 c0       	rjmp	.+72     	; 0xc6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	22 c0       	rjmp	.+68     	; 0xc6 <__bad_interrupt>
      82:	00 00       	nop
      84:	20 c0       	rjmp	.+64     	; 0xc6 <__bad_interrupt>
      86:	00 00       	nop
      88:	1e c0       	rjmp	.+60     	; 0xc6 <__bad_interrupt>
	...

0000008c <__ctors_end>:
      8c:	11 24       	eor	r1, r1
      8e:	1f be       	out	0x3f, r1	; 63
      90:	cf ef       	ldi	r28, 0xFF	; 255
      92:	d0 e1       	ldi	r29, 0x10	; 16
      94:	de bf       	out	0x3e, r29	; 62
      96:	cd bf       	out	0x3d, r28	; 61

00000098 <__do_copy_data>:
      98:	11 e0       	ldi	r17, 0x01	; 1
      9a:	a0 e0       	ldi	r26, 0x00	; 0
      9c:	b1 e0       	ldi	r27, 0x01	; 1
      9e:	e4 e5       	ldi	r30, 0x54	; 84
      a0:	f0 e1       	ldi	r31, 0x10	; 16
      a2:	00 e0       	ldi	r16, 0x00	; 0
      a4:	0b bf       	out	0x3b, r16	; 59
      a6:	02 c0       	rjmp	.+4      	; 0xac <__do_copy_data+0x14>
      a8:	07 90       	elpm	r0, Z+
      aa:	0d 92       	st	X+, r0
      ac:	ae 31       	cpi	r26, 0x1E	; 30
      ae:	b1 07       	cpc	r27, r17
      b0:	d9 f7       	brne	.-10     	; 0xa8 <__do_copy_data+0x10>

000000b2 <__do_clear_bss>:
      b2:	27 e0       	ldi	r18, 0x07	; 7
      b4:	ae e1       	ldi	r26, 0x1E	; 30
      b6:	b1 e0       	ldi	r27, 0x01	; 1
      b8:	01 c0       	rjmp	.+2      	; 0xbc <.do_clear_bss_start>

000000ba <.do_clear_bss_loop>:
      ba:	1d 92       	st	X+, r1

000000bc <.do_clear_bss_start>:
      bc:	a6 3b       	cpi	r26, 0xB6	; 182
      be:	b2 07       	cpc	r27, r18
      c0:	e1 f7       	brne	.-8      	; 0xba <.do_clear_bss_loop>
      c2:	18 d1       	rcall	.+560    	; 0x2f4 <main>
      c4:	c5 c7       	rjmp	.+3978   	; 0x1050 <_exit>

000000c6 <__bad_interrupt>:
      c6:	9c cf       	rjmp	.-200    	; 0x0 <__vectors>

000000c8 <init_button>:
// 00001111
// DDRD &= 0x0f; // 4, 5, 6, 7을 input. PORTD.4 가독성이 떨어진다.

void init_button(void)
{
	BUTTON_DDR &= ~(1 << BUTTON0PIN | 1 << BUTTON1PIN | 1 << BUTTON2PIN | 1 << BUTTON3PIN);
      c8:	81 b3       	in	r24, 0x11	; 17
      ca:	8f 70       	andi	r24, 0x0F	; 15
      cc:	81 bb       	out	0x11, r24	; 17
      ce:	08 95       	ret

000000d0 <get_button>:

	static unsigned char button_status[BUTTON_NUMBER] =
	{BUTTON_RELEASE, BUTTON_RELEASE, BUTTON_RELEASE, BUTTON_RELEASE}; // 지역변수에 static을 선언하면 전역변수처럼 활용가능
	//
	
	current_state = BUTTON_PIN & (1 << button_pin); // 버튼을 읽는다.
      d0:	20 b3       	in	r18, 0x10	; 16
      d2:	42 2f       	mov	r20, r18
      d4:	50 e0       	ldi	r21, 0x00	; 0
      d6:	21 e0       	ldi	r18, 0x01	; 1
      d8:	30 e0       	ldi	r19, 0x00	; 0
      da:	02 c0       	rjmp	.+4      	; 0xe0 <get_button+0x10>
      dc:	22 0f       	add	r18, r18
      de:	33 1f       	adc	r19, r19
      e0:	6a 95       	dec	r22
      e2:	e2 f7       	brpl	.-8      	; 0xdc <get_button+0xc>
      e4:	24 23       	and	r18, r20
      e6:	35 23       	and	r19, r21
	if (current_state && button_status[button_num] == BUTTON_RELEASE) // 버튼이 처음 눌려진 상태.
      e8:	21 15       	cp	r18, r1
      ea:	31 05       	cpc	r19, r1
      ec:	b9 f0       	breq	.+46     	; 0x11c <get_button+0x4c>
      ee:	fc 01       	movw	r30, r24
      f0:	e2 5e       	subi	r30, 0xE2	; 226
      f2:	fe 4f       	sbci	r31, 0xFE	; 254
      f4:	40 81       	ld	r20, Z
      f6:	41 11       	cpse	r20, r1
      f8:	11 c0       	rjmp	.+34     	; 0x11c <get_button+0x4c>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
      fa:	2f ef       	ldi	r18, 0xFF	; 255
      fc:	3d ee       	ldi	r19, 0xED	; 237
      fe:	42 e0       	ldi	r20, 0x02	; 2
     100:	21 50       	subi	r18, 0x01	; 1
     102:	30 40       	sbci	r19, 0x00	; 0
     104:	40 40       	sbci	r20, 0x00	; 0
     106:	e1 f7       	brne	.-8      	; 0x100 <get_button+0x30>
     108:	00 c0       	rjmp	.+0      	; 0x10a <get_button+0x3a>
     10a:	00 00       	nop
	{
		_delay_ms(60); // noise가 지나가기를 기다린다.
		button_status[button_num] = BUTTON_PRESS; // 처음 눌려진 상태가 아니다
     10c:	fc 01       	movw	r30, r24
     10e:	e2 5e       	subi	r30, 0xE2	; 226
     110:	fe 4f       	sbci	r31, 0xFE	; 254
     112:	21 e0       	ldi	r18, 0x01	; 1
     114:	20 83       	st	Z, r18
		return 0; // 아직은 완전히 눌렀다 땐 상태가 아니다.
     116:	80 e0       	ldi	r24, 0x00	; 0
     118:	90 e0       	ldi	r25, 0x00	; 0
     11a:	08 95       	ret
		
	}
	else if (button_status[button_num] == BUTTON_PRESS && current_state == BUTTON_RELEASE)
     11c:	fc 01       	movw	r30, r24
     11e:	e2 5e       	subi	r30, 0xE2	; 226
     120:	fe 4f       	sbci	r31, 0xFE	; 254
     122:	40 81       	ld	r20, Z
     124:	41 30       	cpi	r20, 0x01	; 1
     126:	91 f4       	brne	.+36     	; 0x14c <get_button+0x7c>
     128:	23 2b       	or	r18, r19
     12a:	99 f4       	brne	.+38     	; 0x152 <get_button+0x82>
	{	// 버튼이 이전에 눌려진 상태였으며 현재는 떼어진 상태이면
		button_status[button_num] = BUTTON_RELEASE; // 다음 버튼을 체크 하기위해서 초기화
     12c:	fc 01       	movw	r30, r24
     12e:	e2 5e       	subi	r30, 0xE2	; 226
     130:	fe 4f       	sbci	r31, 0xFE	; 254
     132:	10 82       	st	Z, r1
     134:	8f ef       	ldi	r24, 0xFF	; 255
     136:	9d ee       	ldi	r25, 0xED	; 237
     138:	22 e0       	ldi	r18, 0x02	; 2
     13a:	81 50       	subi	r24, 0x01	; 1
     13c:	90 40       	sbci	r25, 0x00	; 0
     13e:	20 40       	sbci	r18, 0x00	; 0
     140:	e1 f7       	brne	.-8      	; 0x13a <get_button+0x6a>
     142:	00 c0       	rjmp	.+0      	; 0x144 <get_button+0x74>
     144:	00 00       	nop
		_delay_ms(60); // 뗀 상태의 noise가 지나가기를 기다린다.
		return 1; // 완전히 1번 눌렀다 땐 상태로 인정
     146:	81 e0       	ldi	r24, 0x01	; 1
     148:	90 e0       	ldi	r25, 0x00	; 0
     14a:	08 95       	ret
	}
	
	return 0; // 버튼이 open 상태
     14c:	80 e0       	ldi	r24, 0x00	; 0
     14e:	90 e0       	ldi	r25, 0x00	; 0
     150:	08 95       	ret
     152:	80 e0       	ldi	r24, 0x00	; 0
     154:	90 e0       	ldi	r25, 0x00	; 0
     156:	08 95       	ret

00000158 <shift_left_keep_ledon>:
void shift_left_keep_ledon(void)
{
	#if 1
	static int i = 0;

	if (msec_count >= 100)
     158:	80 91 30 01 	lds	r24, 0x0130	; 0x800130 <msec_count>
     15c:	90 91 31 01 	lds	r25, 0x0131	; 0x800131 <msec_count+0x1>
     160:	a0 91 32 01 	lds	r26, 0x0132	; 0x800132 <msec_count+0x2>
     164:	b0 91 33 01 	lds	r27, 0x0133	; 0x800133 <msec_count+0x3>
     168:	84 36       	cpi	r24, 0x64	; 100
     16a:	91 05       	cpc	r25, r1
     16c:	a1 05       	cpc	r26, r1
     16e:	b1 05       	cpc	r27, r1
     170:	70 f1       	brcs	.+92     	; 0x1ce <shift_left_keep_ledon+0x76>
	{
		msec_count = 0;
     172:	10 92 30 01 	sts	0x0130, r1	; 0x800130 <msec_count>
     176:	10 92 31 01 	sts	0x0131, r1	; 0x800131 <msec_count+0x1>
     17a:	10 92 32 01 	sts	0x0132, r1	; 0x800132 <msec_count+0x2>
     17e:	10 92 33 01 	sts	0x0133, r1	; 0x800133 <msec_count+0x3>
		if (i >= 8)
     182:	20 91 24 01 	lds	r18, 0x0124	; 0x800124 <i.1752>
     186:	30 91 25 01 	lds	r19, 0x0125	; 0x800125 <i.1752+0x1>
     18a:	28 30       	cpi	r18, 0x08	; 8
     18c:	31 05       	cpc	r19, r1
     18e:	7c f0       	brlt	.+30     	; 0x1ae <shift_left_keep_ledon+0x56>
		{
			i = 0;
     190:	10 92 25 01 	sts	0x0125, r1	; 0x800125 <i.1752+0x1>
     194:	10 92 24 01 	sts	0x0124, r1	; 0x800124 <i.1752>
			PORTA = 0x00;
     198:	1b ba       	out	0x1b, r1	; 27
			state++; // state를 천이(transition)
     19a:	80 91 26 01 	lds	r24, 0x0126	; 0x800126 <state>
     19e:	90 91 27 01 	lds	r25, 0x0127	; 0x800127 <state+0x1>
     1a2:	01 96       	adiw	r24, 0x01	; 1
     1a4:	90 93 27 01 	sts	0x0127, r25	; 0x800127 <state+0x1>
     1a8:	80 93 26 01 	sts	0x0126, r24	; 0x800126 <state>
     1ac:	08 95       	ret
		}
		else
		{
			PORTA |= 0b00000001 << i++;
     1ae:	c9 01       	movw	r24, r18
     1b0:	01 96       	adiw	r24, 0x01	; 1
     1b2:	90 93 25 01 	sts	0x0125, r25	; 0x800125 <i.1752+0x1>
     1b6:	80 93 24 01 	sts	0x0124, r24	; 0x800124 <i.1752>
     1ba:	81 e0       	ldi	r24, 0x01	; 1
     1bc:	90 e0       	ldi	r25, 0x00	; 0
     1be:	02 c0       	rjmp	.+4      	; 0x1c4 <shift_left_keep_ledon+0x6c>
     1c0:	88 0f       	add	r24, r24
     1c2:	99 1f       	adc	r25, r25
     1c4:	2a 95       	dec	r18
     1c6:	e2 f7       	brpl	.-8      	; 0x1c0 <shift_left_keep_ledon+0x68>
     1c8:	9b b3       	in	r25, 0x1b	; 27
     1ca:	89 2b       	or	r24, r25
     1cc:	8b bb       	out	0x1b, r24	; 27
     1ce:	08 95       	ret

000001d0 <shift_right_keep_ledon>:
void shift_right_keep_ledon(void)
{
	#if 1
	static int i = 0;

	if (msec_count >= 100)
     1d0:	80 91 30 01 	lds	r24, 0x0130	; 0x800130 <msec_count>
     1d4:	90 91 31 01 	lds	r25, 0x0131	; 0x800131 <msec_count+0x1>
     1d8:	a0 91 32 01 	lds	r26, 0x0132	; 0x800132 <msec_count+0x2>
     1dc:	b0 91 33 01 	lds	r27, 0x0133	; 0x800133 <msec_count+0x3>
     1e0:	84 36       	cpi	r24, 0x64	; 100
     1e2:	91 05       	cpc	r25, r1
     1e4:	a1 05       	cpc	r26, r1
     1e6:	b1 05       	cpc	r27, r1
     1e8:	70 f1       	brcs	.+92     	; 0x246 <shift_right_keep_ledon+0x76>
	{
		msec_count = 0;
     1ea:	10 92 30 01 	sts	0x0130, r1	; 0x800130 <msec_count>
     1ee:	10 92 31 01 	sts	0x0131, r1	; 0x800131 <msec_count+0x1>
     1f2:	10 92 32 01 	sts	0x0132, r1	; 0x800132 <msec_count+0x2>
     1f6:	10 92 33 01 	sts	0x0133, r1	; 0x800133 <msec_count+0x3>
		if (i >= 8)
     1fa:	20 91 22 01 	lds	r18, 0x0122	; 0x800122 <i.1756>
     1fe:	30 91 23 01 	lds	r19, 0x0123	; 0x800123 <i.1756+0x1>
     202:	28 30       	cpi	r18, 0x08	; 8
     204:	31 05       	cpc	r19, r1
     206:	7c f0       	brlt	.+30     	; 0x226 <shift_right_keep_ledon+0x56>
		{
			i = 0;
     208:	10 92 23 01 	sts	0x0123, r1	; 0x800123 <i.1756+0x1>
     20c:	10 92 22 01 	sts	0x0122, r1	; 0x800122 <i.1756>
			PORTA = 0x00;
     210:	1b ba       	out	0x1b, r1	; 27
			state++; // state를 천이(transition)
     212:	80 91 26 01 	lds	r24, 0x0126	; 0x800126 <state>
     216:	90 91 27 01 	lds	r25, 0x0127	; 0x800127 <state+0x1>
     21a:	01 96       	adiw	r24, 0x01	; 1
     21c:	90 93 27 01 	sts	0x0127, r25	; 0x800127 <state+0x1>
     220:	80 93 26 01 	sts	0x0126, r24	; 0x800126 <state>
     224:	08 95       	ret
		}
		else
		{
			PORTA |= 0b10000000 >> i++;
     226:	c9 01       	movw	r24, r18
     228:	01 96       	adiw	r24, 0x01	; 1
     22a:	90 93 23 01 	sts	0x0123, r25	; 0x800123 <i.1756+0x1>
     22e:	80 93 22 01 	sts	0x0122, r24	; 0x800122 <i.1756>
     232:	80 e8       	ldi	r24, 0x80	; 128
     234:	90 e0       	ldi	r25, 0x00	; 0
     236:	02 c0       	rjmp	.+4      	; 0x23c <shift_right_keep_ledon+0x6c>
     238:	95 95       	asr	r25
     23a:	87 95       	ror	r24
     23c:	2a 95       	dec	r18
     23e:	e2 f7       	brpl	.-8      	; 0x238 <shift_right_keep_ledon+0x68>
     240:	9b b3       	in	r25, 0x1b	; 27
     242:	89 2b       	or	r24, r25
     244:	8b bb       	out	0x1b, r24	; 27
     246:	08 95       	ret

00000248 <__vector_16>:

// for printf
FILE OUTPUT = FDEV_SETUP_STREAM(UART0_transmit, NULL, _FDEV_SETUP_WRITE);

ISR(TIMER0_OVF_vect)
{
     248:	1f 92       	push	r1
     24a:	0f 92       	push	r0
     24c:	0f b6       	in	r0, 0x3f	; 63
     24e:	0f 92       	push	r0
     250:	11 24       	eor	r1, r1
     252:	8f 93       	push	r24
     254:	9f 93       	push	r25
     256:	af 93       	push	r26
     258:	bf 93       	push	r27
	TCNT0=6;  // 6~256 : 250(1ms) 그래서 TCNT0를 6으로 설정
     25a:	86 e0       	ldi	r24, 0x06	; 6
     25c:	82 bf       	out	0x32, r24	; 50
	msec_count++;  // 1ms마다 ms_count가 1씩 증가
     25e:	80 91 30 01 	lds	r24, 0x0130	; 0x800130 <msec_count>
     262:	90 91 31 01 	lds	r25, 0x0131	; 0x800131 <msec_count+0x1>
     266:	a0 91 32 01 	lds	r26, 0x0132	; 0x800132 <msec_count+0x2>
     26a:	b0 91 33 01 	lds	r27, 0x0133	; 0x800133 <msec_count+0x3>
     26e:	01 96       	adiw	r24, 0x01	; 1
     270:	a1 1d       	adc	r26, r1
     272:	b1 1d       	adc	r27, r1
     274:	80 93 30 01 	sts	0x0130, r24	; 0x800130 <msec_count>
     278:	90 93 31 01 	sts	0x0131, r25	; 0x800131 <msec_count+0x1>
     27c:	a0 93 32 01 	sts	0x0132, r26	; 0x800132 <msec_count+0x2>
     280:	b0 93 33 01 	sts	0x0133, r27	; 0x800133 <msec_count+0x3>
	fnd_dis++;   // fnd 잔상효과 유지 하기 위한 timer 2ms
     284:	80 91 2c 01 	lds	r24, 0x012C	; 0x80012c <fnd_dis>
     288:	90 91 2d 01 	lds	r25, 0x012D	; 0x80012d <fnd_dis+0x1>
     28c:	a0 91 2e 01 	lds	r26, 0x012E	; 0x80012e <fnd_dis+0x2>
     290:	b0 91 2f 01 	lds	r27, 0x012F	; 0x80012f <fnd_dis+0x3>
     294:	01 96       	adiw	r24, 0x01	; 1
     296:	a1 1d       	adc	r26, r1
     298:	b1 1d       	adc	r27, r1
     29a:	80 93 2c 01 	sts	0x012C, r24	; 0x80012c <fnd_dis>
     29e:	90 93 2d 01 	sts	0x012D, r25	; 0x80012d <fnd_dis+0x1>
     2a2:	a0 93 2e 01 	sts	0x012E, r26	; 0x80012e <fnd_dis+0x2>
     2a6:	b0 93 2f 01 	sts	0x012F, r27	; 0x80012f <fnd_dis+0x3>
	ultrasonic_check_timer++;
     2aa:	80 91 28 01 	lds	r24, 0x0128	; 0x800128 <ultrasonic_check_timer>
     2ae:	90 91 29 01 	lds	r25, 0x0129	; 0x800129 <ultrasonic_check_timer+0x1>
     2b2:	a0 91 2a 01 	lds	r26, 0x012A	; 0x80012a <ultrasonic_check_timer+0x2>
     2b6:	b0 91 2b 01 	lds	r27, 0x012B	; 0x80012b <ultrasonic_check_timer+0x3>
     2ba:	01 96       	adiw	r24, 0x01	; 1
     2bc:	a1 1d       	adc	r26, r1
     2be:	b1 1d       	adc	r27, r1
     2c0:	80 93 28 01 	sts	0x0128, r24	; 0x800128 <ultrasonic_check_timer>
     2c4:	90 93 29 01 	sts	0x0129, r25	; 0x800129 <ultrasonic_check_timer+0x1>
     2c8:	a0 93 2a 01 	sts	0x012A, r26	; 0x80012a <ultrasonic_check_timer+0x2>
     2cc:	b0 93 2b 01 	sts	0x012B, r27	; 0x80012b <ultrasonic_check_timer+0x3>
}
     2d0:	bf 91       	pop	r27
     2d2:	af 91       	pop	r26
     2d4:	9f 91       	pop	r25
     2d6:	8f 91       	pop	r24
     2d8:	0f 90       	pop	r0
     2da:	0f be       	out	0x3f, r0	; 63
     2dc:	0f 90       	pop	r0
     2de:	1f 90       	pop	r1
     2e0:	18 95       	reti

000002e2 <init_timer0>:
	// 1. 분주비 계산
	// 16000000HZ/64 ==> 250,000HZ
	// 2. T(주기) 1가 잡아 먹는 시간 : 1/f = 1/250,000 ==> 0.000004sec(4us) : 0.004ms
	// 3. 8bit timer OV(OVflow) : 0.004ms x 256 = 0.001024sec --> 1.024ms
	// 그러면 정확히 1ms 를 재고 싶다면 0.004ms x 250개 = 0.001sec ==> 1ms
	TCNT0 = 6;   // TCNT : 0~256 ==> 1ms마다 TIMER0_OVF_vect로 진입한다.
     2e2:	86 e0       	ldi	r24, 0x06	; 6
     2e4:	82 bf       	out	0x32, r24	; 50
	// TCNT0 = 6로 설정을 한이유: 6~256 : 250개를 count(정확히 1MS를맞추기 위해서)
	//
	// 4 분주비를 설정 (250khz)
	TCCR0 |= 1 << CS02 | 0 << CS01 | 0 << CS00;
     2e6:	83 b7       	in	r24, 0x33	; 51
     2e8:	84 60       	ori	r24, 0x04	; 4
     2ea:	83 bf       	out	0x33, r24	; 51
	// 5. TIMER0 OVERFLOW를 허용(enable)
	TIMSK |= 1 << TOIE0;  // TIMSK |= 0x01;
     2ec:	87 b7       	in	r24, 0x37	; 55
     2ee:	81 60       	ori	r24, 0x01	; 1
     2f0:	87 bf       	out	0x37, r24	; 55
     2f2:	08 95       	ret

000002f4 <main>:
	ultrasonic_check_timer++;
}

int main(void)
{
	init_timer0();
     2f4:	f6 df       	rcall	.-20     	; 0x2e2 <init_timer0>
	init_uart0();
     2f6:	0a d1       	rcall	.+532    	; 0x50c <init_uart0>
	init_uart1();
     2f8:	9c d1       	rcall	.+824    	; 0x632 <init_uart1>
     2fa:	0c d2       	rcall	.+1048   	; 0x714 <init_ultrasonic>
	init_ultrasonic();
     2fc:	80 e0       	ldi	r24, 0x00	; 0
     2fe:	91 e0       	ldi	r25, 0x01	; 1
	stdout = &OUTPUT;  // printf가 동작 될 수 있도록 stdout에 OUTPUT화일 포인터 assign
     300:	90 93 b3 07 	sts	0x07B3, r25	; 0x8007b3 <__iob+0x3>
     304:	80 93 b2 07 	sts	0x07B2, r24	; 0x8007b2 <__iob+0x2>
     308:	8f ef       	ldi	r24, 0xFF	; 255
	
	DDRA=0xff;   // led를 출력 모드로
     30a:	8a bb       	out	0x1a, r24	; 26
     30c:	78 94       	sei
	sei();     // 전역적으로 interrupt 허용
     30e:	27 d0       	rcall	.+78     	; 0x35e <n298n_dcmotor_pwm_control>
	
	//hw_pwm_fan_control();
	
	//make_pwm_led_control();
	n298n_dcmotor_pwm_control();
     310:	ff cf       	rjmp	.-2      	; 0x310 <main+0x1c>

00000312 <init_timer3_pwm>:
     312:	82 b1       	in	r24, 0x02	; 2
     314:	88 62       	ori	r24, 0x28	; 40
*/

void init_timer3_pwm(void)
{
	// DDRE |= 1 << 3 | 1 << 4 | 1 << 5; 현재 4번에 초음파가 연결되어 있다.
	DDRE |= 1 << 3 | 1 << 5;
     316:	82 b9       	out	0x02, r24	; 2
	// 모드 5 : 8비트 고속 pwm    TCCR3A레지스터 WGM30과 TCCR3B레지스터 WGM32를 1로 만든다.
	TCCR3A |= 1 << WGM30;
     318:	ab e8       	ldi	r26, 0x8B	; 139
     31a:	b0 e0       	ldi	r27, 0x00	; 0
     31c:	8c 91       	ld	r24, X
     31e:	81 60       	ori	r24, 0x01	; 1
     320:	8c 93       	st	X, r24
	TCCR3B |= 1 << WGM32;
     322:	ea e8       	ldi	r30, 0x8A	; 138
     324:	f0 e0       	ldi	r31, 0x00	; 0
     326:	80 81       	ld	r24, Z
     328:	88 60       	ori	r24, 0x08	; 8
     32a:	80 83       	st	Z, r24
	// 비반전모드 top : 0x00ff  비교일치값(pwm)지정 : OCR3C
	// TCCR3A레지스터의 COM3C1을 1로 set
	// 비교일치 발생시 OC3C의 출력 핀은 LOw로 바뀌고 BOTTOM에서 HIGH로 바뀐다.
	TCCR3A |= 1 << COM3C1;
     32c:	8c 91       	ld	r24, X
     32e:	88 60       	ori	r24, 0x08	; 8
     330:	8c 93       	st	X, r24
	// 분주비 : 64   16,000,000hz -> 250,000hz         TCCR3B의 CS30, CS31을 1로 set
	// 주기 : 1 / 250,000 -> 4us
	// 250000hz에서 256개의 펄스를 count하면 소요시간 : 1.02ms
	//			    127개의 펄스를 count하면 소요시간 : 0.51ms
	TCCR3B |= 1 << CS31 | 1 << CS30;
     332:	80 81       	ld	r24, Z
     334:	83 60       	ori	r24, 0x03	; 3
     336:	80 83       	st	Z, r24
	OCR3C = 0; // 비교일치값 (Output Compare Register : PWM 값
     338:	10 92 83 00 	sts	0x0083, r1	; 0x800083 <__TEXT_REGION_LENGTH__+0x7e0083>
     33c:	10 92 82 00 	sts	0x0082, r1	; 0x800082 <__TEXT_REGION_LENGTH__+0x7e0082>
     340:	08 95       	ret

00000342 <init_n289n>:

void init_n289n(void)
{
	//PF6 : IN1 (N298N)
	//PF7 : IN2 (N298N)
	DDRF |= 1 << 6 | 1 << 7;
     342:	e1 e6       	ldi	r30, 0x61	; 97
     344:	f0 e0       	ldi	r31, 0x00	; 0
     346:	80 81       	ld	r24, Z
     348:	80 6c       	ori	r24, 0xC0	; 192
     34a:	80 83       	st	Z, r24
	PORTF &= ~(1 << 6 | 1 << 7);  // 6, 7 reset
     34c:	e2 e6       	ldi	r30, 0x62	; 98
     34e:	f0 e0       	ldi	r31, 0x00	; 0
     350:	80 81       	ld	r24, Z
     352:	8f 73       	andi	r24, 0x3F	; 63
     354:	80 83       	st	Z, r24
	PORTF |= 1 << 6; // 정회전
     356:	80 81       	ld	r24, Z
     358:	80 64       	ori	r24, 0x40	; 64
     35a:	80 83       	st	Z, r24
     35c:	08 95       	ret

0000035e <n298n_dcmotor_pwm_control>:
{
	int start_button = 0;
	int forward = 1; // !forward ==> backward
	int led_state = 0;
	
	init_button();
     35e:	b4 de       	rcall	.-664    	; 0xc8 <init_button>
	init_timer3_pwm();
     360:	d8 df       	rcall	.-80     	; 0x312 <init_timer3_pwm>
	init_n289n();
     362:	ef df       	rcall	.-34     	; 0x342 <init_n289n>
     364:	c0 e0       	ldi	r28, 0x00	; 0
*/
void n298n_dcmotor_pwm_control(void)
{
	int start_button = 0;
	int forward = 1; // !forward ==> backward
	int led_state = 0;
     366:	d0 e0       	ldi	r29, 0x00	; 0
     368:	ee 24       	eor	r14, r14
	1	1	STOP // 둘 다 1인데 멈추는 이유는 둘다 5v가 걸리면 전압차가 없어서 멈춘다.
*/
void n298n_dcmotor_pwm_control(void)
{
	int start_button = 0;
	int forward = 1; // !forward ==> backward
     36a:	e3 94       	inc	r14
     36c:	f1 2c       	mov	r15, r1
     36e:	00 e0       	ldi	r16, 0x00	; 0
	1	0	정회전
	1	1	STOP // 둘 다 1인데 멈추는 이유는 둘다 5v가 걸리면 전압차가 없어서 멈춘다.
*/
void n298n_dcmotor_pwm_control(void)
{
	int start_button = 0;
     370:	10 e0       	ldi	r17, 0x00	; 0
     372:	64 e0       	ldi	r22, 0x04	; 4
	init_timer3_pwm();
	init_n289n();
	
	while(1)
	{
		if (get_button(BUTTON0, BUTTON0PIN)) // start/stop
     374:	70 e0       	ldi	r23, 0x00	; 0
     376:	80 e0       	ldi	r24, 0x00	; 0
     378:	90 e0       	ldi	r25, 0x00	; 0
     37a:	aa de       	rcall	.-684    	; 0xd0 <get_button>
     37c:	89 2b       	or	r24, r25
     37e:	d9 f0       	breq	.+54     	; 0x3b6 <n298n_dcmotor_pwm_control+0x58>
     380:	81 e0       	ldi	r24, 0x01	; 1
		{
			start_button = !start_button; // 반전 toggle
     382:	01 15       	cp	r16, r1
     384:	11 05       	cpc	r17, r1
     386:	09 f0       	breq	.+2      	; 0x38a <n298n_dcmotor_pwm_control+0x2c>
     388:	80 e0       	ldi	r24, 0x00	; 0
     38a:	90 e0       	ldi	r25, 0x00	; 0
     38c:	01 2b       	or	r16, r17
			if (start_button)
     38e:	41 f4       	brne	.+16     	; 0x3a0 <n298n_dcmotor_pwm_control+0x42>
     390:	2a ef       	ldi	r18, 0xFA	; 250
			{
				OCR3C = 250; // 시작
     392:	30 e0       	ldi	r19, 0x00	; 0
     394:	30 93 83 00 	sts	0x0083, r19	; 0x800083 <__TEXT_REGION_LENGTH__+0x7e0083>
     398:	20 93 82 00 	sts	0x0082, r18	; 0x800082 <__TEXT_REGION_LENGTH__+0x7e0082>
     39c:	8c 01       	movw	r16, r24
	
	while(1)
	{
		if (get_button(BUTTON0, BUTTON0PIN)) // start/stop
		{
			start_button = !start_button; // 반전 toggle
     39e:	2e c0       	rjmp	.+92     	; 0x3fc <n298n_dcmotor_pwm_control+0x9e>
     3a0:	e2 e6       	ldi	r30, 0x62	; 98
			{
				OCR3C = 250; // 시작
			}
			else
			{
				PORTF &= ~(1 << 6 | 1 << 7);  // 6, 7 reset
     3a2:	f0 e0       	ldi	r31, 0x00	; 0
     3a4:	20 81       	ld	r18, Z
     3a6:	2f 73       	andi	r18, 0x3F	; 63
     3a8:	20 83       	st	Z, r18
     3aa:	10 92 83 00 	sts	0x0083, r1	; 0x800083 <__TEXT_REGION_LENGTH__+0x7e0083>
				OCR3C = 0; // 중지
     3ae:	10 92 82 00 	sts	0x0082, r1	; 0x800082 <__TEXT_REGION_LENGTH__+0x7e0082>
     3b2:	8c 01       	movw	r16, r24
	
	while(1)
	{
		if (get_button(BUTTON0, BUTTON0PIN)) // start/stop
		{
			start_button = !start_button; // 반전 toggle
     3b4:	23 c0       	rjmp	.+70     	; 0x3fc <n298n_dcmotor_pwm_control+0x9e>
     3b6:	67 e0       	ldi	r22, 0x07	; 7
			{
				PORTF &= ~(1 << 6 | 1 << 7);  // 6, 7 reset
				OCR3C = 0; // 중지
			}
		}
		else if (get_button(BUTTON3, BUTTON3PIN)) // 방향 설정
     3b8:	70 e0       	ldi	r23, 0x00	; 0
     3ba:	83 e0       	ldi	r24, 0x03	; 3
     3bc:	90 e0       	ldi	r25, 0x00	; 0
     3be:	88 de       	rcall	.-752    	; 0xd0 <get_button>
     3c0:	89 2b       	or	r24, r25
     3c2:	e1 f0       	breq	.+56     	; 0x3fc <n298n_dcmotor_pwm_control+0x9e>
     3c4:	81 e0       	ldi	r24, 0x01	; 1
		{
			forward = !forward;
     3c6:	e1 14       	cp	r14, r1
     3c8:	f1 04       	cpc	r15, r1
     3ca:	09 f0       	breq	.+2      	; 0x3ce <n298n_dcmotor_pwm_control+0x70>
     3cc:	80 e0       	ldi	r24, 0x00	; 0
     3ce:	90 e0       	ldi	r25, 0x00	; 0
     3d0:	e2 e6       	ldi	r30, 0x62	; 98
			PORTF &= ~(1 << 6 | 1 << 7);  // 6, 7 reset
     3d2:	f0 e0       	ldi	r31, 0x00	; 0
     3d4:	20 81       	ld	r18, Z
     3d6:	2f 73       	andi	r18, 0x3F	; 63
     3d8:	20 83       	st	Z, r18
     3da:	ef 28       	or	r14, r15
			
			if (forward)
     3dc:	39 f4       	brne	.+14     	; 0x3ec <n298n_dcmotor_pwm_control+0x8e>
     3de:	20 81       	ld	r18, Z
			{	
				led_state = 1;
				PORTF |= 1 << 6; // 정회전
     3e0:	20 64       	ori	r18, 0x40	; 64
     3e2:	20 83       	st	Z, r18
     3e4:	7c 01       	movw	r14, r24
				OCR3C = 0; // 중지
			}
		}
		else if (get_button(BUTTON3, BUTTON3PIN)) // 방향 설정
		{
			forward = !forward;
     3e6:	c1 e0       	ldi	r28, 0x01	; 1
			PORTF &= ~(1 << 6 | 1 << 7);  // 6, 7 reset
			
			if (forward)
			{	
				led_state = 1;
     3e8:	d0 e0       	ldi	r29, 0x00	; 0
     3ea:	08 c0       	rjmp	.+16     	; 0x3fc <n298n_dcmotor_pwm_control+0x9e>
     3ec:	e2 e6       	ldi	r30, 0x62	; 98
				PORTF |= 1 << 6; // 정회전
			}
			else
			{
				led_state = 2;
				PORTF |= 1 << 7; // 역회전
     3ee:	f0 e0       	ldi	r31, 0x00	; 0
     3f0:	20 81       	ld	r18, Z
     3f2:	20 68       	ori	r18, 0x80	; 128
     3f4:	20 83       	st	Z, r18
     3f6:	7c 01       	movw	r14, r24
				OCR3C = 0; // 중지
			}
		}
		else if (get_button(BUTTON3, BUTTON3PIN)) // 방향 설정
		{
			forward = !forward;
     3f8:	c2 e0       	ldi	r28, 0x02	; 2
				led_state = 1;
				PORTF |= 1 << 6; // 정회전
			}
			else
			{
				led_state = 2;
     3fa:	d0 e0       	ldi	r29, 0x00	; 0
				PORTF |= 1 << 7; // 역회전
			}
		}
		if (led_state == 1)
     3fc:	c1 30       	cpi	r28, 0x01	; 1
     3fe:	d1 05       	cpc	r29, r1
     400:	09 f4       	brne	.+2      	; 0x404 <__LOCK_REGION_LENGTH__+0x4>
		{
			shift_right_keep_ledon();
     402:	e6 de       	rcall	.-564    	; 0x1d0 <shift_right_keep_ledon>
		}
		if (led_state == 2)
     404:	c2 30       	cpi	r28, 0x02	; 2
     406:	d1 05       	cpc	r29, r1
     408:	09 f0       	breq	.+2      	; 0x40c <__LOCK_REGION_LENGTH__+0xc>
     40a:	b3 cf       	rjmp	.-154    	; 0x372 <n298n_dcmotor_pwm_control+0x14>
		{
			shift_left_keep_ledon();
     40c:	a5 de       	rcall	.-694    	; 0x158 <shift_left_keep_ledon>
     40e:	b1 cf       	rjmp	.-158    	; 0x372 <n298n_dcmotor_pwm_control+0x14>

00000410 <__vector_18>:
     410:	1f 92       	push	r1

// PC로 부터 1 byte가 들어올때 마다 이곳으로 들어온다 (RX INT)
// 예) led_all_on\n --> 이곳 11번이 들어온다 
//     led_all_off\n
ISR(USART0_RX_vect)
{
     412:	0f 92       	push	r0
     414:	0f b6       	in	r0, 0x3f	; 63
     416:	0f 92       	push	r0
     418:	11 24       	eor	r1, r1
     41a:	0b b6       	in	r0, 0x3b	; 59
     41c:	0f 92       	push	r0
     41e:	2f 93       	push	r18
     420:	3f 93       	push	r19
     422:	4f 93       	push	r20
     424:	5f 93       	push	r21
     426:	6f 93       	push	r22
     428:	7f 93       	push	r23
     42a:	8f 93       	push	r24
     42c:	9f 93       	push	r25
     42e:	af 93       	push	r26
     430:	bf 93       	push	r27
     432:	ef 93       	push	r30
     434:	ff 93       	push	r31
     436:	cf 93       	push	r28
     438:	df 93       	push	r29
     43a:	1f 92       	push	r1
     43c:	cd b7       	in	r28, 0x3d	; 61
     43e:	de b7       	in	r29, 0x3e	; 62
	volatile static int i=0;
	volatile uint8_t data;
	
	data = UDR0;  // uart0의 H/W register(UDR0)로 부터 1 byte를 읽어 간다. 
     440:	8c b1       	in	r24, 0x0c	; 12
     442:	89 83       	std	Y+1, r24	; 0x01
	              // data = UDR0를 실행 하면 UDR0의 내용이 빈다(empty)
	if (data == '\r' || data == '\n')
     444:	89 81       	ldd	r24, Y+1	; 0x01
     446:	8d 30       	cpi	r24, 0x0D	; 13
     448:	19 f0       	breq	.+6      	; 0x450 <__vector_18+0x40>
     44a:	89 81       	ldd	r24, Y+1	; 0x01
     44c:	8a 30       	cpi	r24, 0x0A	; 10
     44e:	61 f5       	brne	.+88     	; 0x4a8 <__vector_18+0x98>
	{
		rx_buff[rear][i] = '\0';   // \n --> \0(문장의 끝을 알리는 indicator)
     450:	20 91 36 01 	lds	r18, 0x0136	; 0x800136 <rear>
     454:	30 91 37 01 	lds	r19, 0x0137	; 0x800137 <rear+0x1>
     458:	80 91 34 01 	lds	r24, 0x0134	; 0x800134 <i.1894>
     45c:	90 91 35 01 	lds	r25, 0x0135	; 0x800135 <i.1894+0x1>
     460:	40 e5       	ldi	r20, 0x50	; 80
     462:	42 9f       	mul	r20, r18
     464:	f0 01       	movw	r30, r0
     466:	43 9f       	mul	r20, r19
     468:	f0 0d       	add	r31, r0
     46a:	11 24       	eor	r1, r1
     46c:	e2 5c       	subi	r30, 0xC2	; 194
     46e:	fe 4f       	sbci	r31, 0xFE	; 254
     470:	e8 0f       	add	r30, r24
     472:	f9 1f       	adc	r31, r25
     474:	10 82       	st	Z, r1
		i=0;   // 다음 string을 저장 하기 위해 index값을 0으로 만든다. 
     476:	10 92 35 01 	sts	0x0135, r1	; 0x800135 <i.1894+0x1>
     47a:	10 92 34 01 	sts	0x0134, r1	; 0x800134 <i.1894>
		rear++;
     47e:	80 91 36 01 	lds	r24, 0x0136	; 0x800136 <rear>
     482:	90 91 37 01 	lds	r25, 0x0137	; 0x800137 <rear+0x1>
     486:	01 96       	adiw	r24, 0x01	; 1
     488:	90 93 37 01 	sts	0x0137, r25	; 0x800137 <rear+0x1>
     48c:	80 93 36 01 	sts	0x0136, r24	; 0x800136 <rear>
		rear %= COMMAND_NUMBER;   // 0 ~ 9 if (rear >= 9) rear =0;
     490:	80 91 36 01 	lds	r24, 0x0136	; 0x800136 <rear>
     494:	90 91 37 01 	lds	r25, 0x0137	; 0x800137 <rear+0x1>
     498:	6a e0       	ldi	r22, 0x0A	; 10
     49a:	70 e0       	ldi	r23, 0x00	; 0
     49c:	d7 d2       	rcall	.+1454   	; 0xa4c <__divmodhi4>
     49e:	90 93 37 01 	sts	0x0137, r25	; 0x800137 <rear+0x1>
     4a2:	80 93 36 01 	sts	0x0136, r24	; 0x800136 <rear>
     4a6:	1c c0       	rjmp	.+56     	; 0x4e0 <__vector_18+0xd0>
		// !!!! 이곳에 queue full (rx_buff) 상태를 check하는 로직이 들어 가야 한다. !!!!!
	}
	else
	{
		// !!!!! COMMAND_LENGTH를 check 하는 로직 추가 !!!!
		rx_buff[rear][i++] = data;
     4a8:	60 91 36 01 	lds	r22, 0x0136	; 0x800136 <rear>
     4ac:	70 91 37 01 	lds	r23, 0x0137	; 0x800137 <rear+0x1>
     4b0:	80 91 34 01 	lds	r24, 0x0134	; 0x800134 <i.1894>
     4b4:	90 91 35 01 	lds	r25, 0x0135	; 0x800135 <i.1894+0x1>
     4b8:	9c 01       	movw	r18, r24
     4ba:	2f 5f       	subi	r18, 0xFF	; 255
     4bc:	3f 4f       	sbci	r19, 0xFF	; 255
     4be:	30 93 35 01 	sts	0x0135, r19	; 0x800135 <i.1894+0x1>
     4c2:	20 93 34 01 	sts	0x0134, r18	; 0x800134 <i.1894>
     4c6:	49 81       	ldd	r20, Y+1	; 0x01
     4c8:	50 e5       	ldi	r21, 0x50	; 80
     4ca:	56 9f       	mul	r21, r22
     4cc:	90 01       	movw	r18, r0
     4ce:	57 9f       	mul	r21, r23
     4d0:	30 0d       	add	r19, r0
     4d2:	11 24       	eor	r1, r1
     4d4:	22 5c       	subi	r18, 0xC2	; 194
     4d6:	3e 4f       	sbci	r19, 0xFE	; 254
     4d8:	f9 01       	movw	r30, r18
     4da:	e8 0f       	add	r30, r24
     4dc:	f9 1f       	adc	r31, r25
     4de:	40 83       	st	Z, r20
	}
		  
}
     4e0:	0f 90       	pop	r0
     4e2:	df 91       	pop	r29
     4e4:	cf 91       	pop	r28
     4e6:	ff 91       	pop	r31
     4e8:	ef 91       	pop	r30
     4ea:	bf 91       	pop	r27
     4ec:	af 91       	pop	r26
     4ee:	9f 91       	pop	r25
     4f0:	8f 91       	pop	r24
     4f2:	7f 91       	pop	r23
     4f4:	6f 91       	pop	r22
     4f6:	5f 91       	pop	r21
     4f8:	4f 91       	pop	r20
     4fa:	3f 91       	pop	r19
     4fc:	2f 91       	pop	r18
     4fe:	0f 90       	pop	r0
     500:	0b be       	out	0x3b, r0	; 59
     502:	0f 90       	pop	r0
     504:	0f be       	out	0x3f, r0	; 63
     506:	0f 90       	pop	r0
     508:	1f 90       	pop	r1
     50a:	18 95       	reti

0000050c <init_uart0>:
3. RX(수신) : interrupt 방식 
*/
void init_uart0(void)
{
	// 1. 9600bps 설정
	UBRR0H = 0x00;
     50c:	10 92 90 00 	sts	0x0090, r1	; 0x800090 <__TEXT_REGION_LENGTH__+0x7e0090>
	UBRR0L = 207;   // 9600bps 표9-9
     510:	8f ec       	ldi	r24, 0xCF	; 207
     512:	89 b9       	out	0x09, r24	; 9
	// 2배속 통신
	UCSR0A |= 1 << U2X0; // 2배속 통신
     514:	8b b1       	in	r24, 0x0b	; 11
     516:	82 60       	ori	r24, 0x02	; 2
     518:	8b b9       	out	0x0b, r24	; 11
	UCSR0C |= 0x06; // 비동기(ASYNC)/data8bits/none parity
     51a:	e5 e9       	ldi	r30, 0x95	; 149
     51c:	f0 e0       	ldi	r31, 0x00	; 0
     51e:	80 81       	ld	r24, Z
     520:	86 60       	ori	r24, 0x06	; 6
     522:	80 83       	st	Z, r24
	// RXEN0 : UART0으로 부터 수신이 가능 하도록
	// TXEN0 : UART0으로 부터 송신이 가능 하도록 한다. 
	// RXCIE0 : UART0로 부터 1byte가 들어 오면(stop bit가 들어오면) rx interrupt를 발생 시켜라 
    UCSR0B |= 1 << RXEN0 | 1 << TXEN0 | 1 << RXCIE0;
     524:	8a b1       	in	r24, 0x0a	; 10
     526:	88 69       	ori	r24, 0x98	; 152
     528:	8a b9       	out	0x0a, r24	; 10
     52a:	08 95       	ret

0000052c <UART0_transmit>:
}

// UART0로 1byte를 전송 하는 함수
void UART0_transmit(uint8_t data)
{
	while( !(UCSR0A & 1 << UDRE0) )   // 데이터가 전송 중이면 전송이 끝날떄 까지 기다린다. 
     52c:	5d 9b       	sbis	0x0b, 5	; 11
     52e:	fe cf       	rjmp	.-4      	; 0x52c <UART0_transmit>
		;   // no operation NOP
	
	UDR0 = data;   // HW전송 register(UDR0)에 data를 쏴준다.  
     530:	8c b9       	out	0x0c, r24	; 12
     532:	08 95       	ret

00000534 <__vector_30>:

// BT로 부터 1 byte가 들어올때 마다 이곳으로 들어온다 (RX INT)
// 예) led_all_on\n --> 이곳 11번이 들어온다 
//     led_all_off\n
ISR(USART1_RX_vect)
{
     534:	1f 92       	push	r1
     536:	0f 92       	push	r0
     538:	0f b6       	in	r0, 0x3f	; 63
     53a:	0f 92       	push	r0
     53c:	11 24       	eor	r1, r1
     53e:	0b b6       	in	r0, 0x3b	; 59
     540:	0f 92       	push	r0
     542:	2f 93       	push	r18
     544:	3f 93       	push	r19
     546:	4f 93       	push	r20
     548:	5f 93       	push	r21
     54a:	6f 93       	push	r22
     54c:	7f 93       	push	r23
     54e:	8f 93       	push	r24
     550:	9f 93       	push	r25
     552:	af 93       	push	r26
     554:	bf 93       	push	r27
     556:	ef 93       	push	r30
     558:	ff 93       	push	r31
     55a:	cf 93       	push	r28
     55c:	df 93       	push	r29
     55e:	1f 92       	push	r1
     560:	cd b7       	in	r28, 0x3d	; 61
     562:	de b7       	in	r29, 0x3e	; 62
	volatile static int i=0;
	volatile uint8_t data;
	
	data = UDR1;  // uart0의 H/W register(UDR1)로 부터 1 byte를 읽어 간다. 
     564:	80 91 9c 00 	lds	r24, 0x009C	; 0x80009c <__TEXT_REGION_LENGTH__+0x7e009c>
     568:	89 83       	std	Y+1, r24	; 0x01
	              // data = UDR1를 실행 하면 UDR1의 내용이 빈다(empty)
	if (data == '\r' || data == '\n')
     56a:	89 81       	ldd	r24, Y+1	; 0x01
     56c:	8d 30       	cpi	r24, 0x0D	; 13
     56e:	19 f0       	breq	.+6      	; 0x576 <__vector_30+0x42>
     570:	89 81       	ldd	r24, Y+1	; 0x01
     572:	8a 30       	cpi	r24, 0x0A	; 10
     574:	61 f5       	brne	.+88     	; 0x5ce <__vector_30+0x9a>
	{
		rx1_buff[rear1][i] = '\0';   // \n --> \0(문장의 끝을 알리는 indicator)
     576:	20 91 3a 01 	lds	r18, 0x013A	; 0x80013a <rear1>
     57a:	30 91 3b 01 	lds	r19, 0x013B	; 0x80013b <rear1+0x1>
     57e:	80 91 38 01 	lds	r24, 0x0138	; 0x800138 <i.1896>
     582:	90 91 39 01 	lds	r25, 0x0139	; 0x800139 <i.1896+0x1>
     586:	40 e5       	ldi	r20, 0x50	; 80
     588:	42 9f       	mul	r20, r18
     58a:	f0 01       	movw	r30, r0
     58c:	43 9f       	mul	r20, r19
     58e:	f0 0d       	add	r31, r0
     590:	11 24       	eor	r1, r1
     592:	e2 5a       	subi	r30, 0xA2	; 162
     594:	fb 4f       	sbci	r31, 0xFB	; 251
     596:	e8 0f       	add	r30, r24
     598:	f9 1f       	adc	r31, r25
     59a:	10 82       	st	Z, r1
		i=0;   // 다음 string을 저장 하기 위해 index값을 0으로 만든다. 
     59c:	10 92 39 01 	sts	0x0139, r1	; 0x800139 <i.1896+0x1>
     5a0:	10 92 38 01 	sts	0x0138, r1	; 0x800138 <i.1896>
		rear1++;
     5a4:	80 91 3a 01 	lds	r24, 0x013A	; 0x80013a <rear1>
     5a8:	90 91 3b 01 	lds	r25, 0x013B	; 0x80013b <rear1+0x1>
     5ac:	01 96       	adiw	r24, 0x01	; 1
     5ae:	90 93 3b 01 	sts	0x013B, r25	; 0x80013b <rear1+0x1>
     5b2:	80 93 3a 01 	sts	0x013A, r24	; 0x80013a <rear1>
		rear1 %= COMMAND_NUMBER;   // 0 ~ 9 if (rear1 >= 9) rear1 =0;
     5b6:	80 91 3a 01 	lds	r24, 0x013A	; 0x80013a <rear1>
     5ba:	90 91 3b 01 	lds	r25, 0x013B	; 0x80013b <rear1+0x1>
     5be:	6a e0       	ldi	r22, 0x0A	; 10
     5c0:	70 e0       	ldi	r23, 0x00	; 0
     5c2:	44 d2       	rcall	.+1160   	; 0xa4c <__divmodhi4>
     5c4:	90 93 3b 01 	sts	0x013B, r25	; 0x80013b <rear1+0x1>
     5c8:	80 93 3a 01 	sts	0x013A, r24	; 0x80013a <rear1>
     5cc:	1c c0       	rjmp	.+56     	; 0x606 <__vector_30+0xd2>
		// !!!! 이곳에 queue full (rx1_buff) 상태를 check하는 로직이 들어 가야 한다. !!!!!
	}
	else
	{
		// !!!!! COMMAND_LENGTH를 check 하는 로직 추가 !!!!
		rx1_buff[rear1][i++] = data;
     5ce:	60 91 3a 01 	lds	r22, 0x013A	; 0x80013a <rear1>
     5d2:	70 91 3b 01 	lds	r23, 0x013B	; 0x80013b <rear1+0x1>
     5d6:	80 91 38 01 	lds	r24, 0x0138	; 0x800138 <i.1896>
     5da:	90 91 39 01 	lds	r25, 0x0139	; 0x800139 <i.1896+0x1>
     5de:	9c 01       	movw	r18, r24
     5e0:	2f 5f       	subi	r18, 0xFF	; 255
     5e2:	3f 4f       	sbci	r19, 0xFF	; 255
     5e4:	30 93 39 01 	sts	0x0139, r19	; 0x800139 <i.1896+0x1>
     5e8:	20 93 38 01 	sts	0x0138, r18	; 0x800138 <i.1896>
     5ec:	49 81       	ldd	r20, Y+1	; 0x01
     5ee:	50 e5       	ldi	r21, 0x50	; 80
     5f0:	56 9f       	mul	r21, r22
     5f2:	90 01       	movw	r18, r0
     5f4:	57 9f       	mul	r21, r23
     5f6:	30 0d       	add	r19, r0
     5f8:	11 24       	eor	r1, r1
     5fa:	22 5a       	subi	r18, 0xA2	; 162
     5fc:	3b 4f       	sbci	r19, 0xFB	; 251
     5fe:	f9 01       	movw	r30, r18
     600:	e8 0f       	add	r30, r24
     602:	f9 1f       	adc	r31, r25
     604:	40 83       	st	Z, r20
	}
		  
}
     606:	0f 90       	pop	r0
     608:	df 91       	pop	r29
     60a:	cf 91       	pop	r28
     60c:	ff 91       	pop	r31
     60e:	ef 91       	pop	r30
     610:	bf 91       	pop	r27
     612:	af 91       	pop	r26
     614:	9f 91       	pop	r25
     616:	8f 91       	pop	r24
     618:	7f 91       	pop	r23
     61a:	6f 91       	pop	r22
     61c:	5f 91       	pop	r21
     61e:	4f 91       	pop	r20
     620:	3f 91       	pop	r19
     622:	2f 91       	pop	r18
     624:	0f 90       	pop	r0
     626:	0b be       	out	0x3b, r0	; 59
     628:	0f 90       	pop	r0
     62a:	0f be       	out	0x3f, r0	; 63
     62c:	0f 90       	pop	r0
     62e:	1f 90       	pop	r1
     630:	18 95       	reti

00000632 <init_uart1>:
3. RX(수신) : interrupt 방식 
*/
void init_uart1(void)
{
	// 1. 9600bps 설정
	UBRR1H = 0x00;
     632:	10 92 98 00 	sts	0x0098, r1	; 0x800098 <__TEXT_REGION_LENGTH__+0x7e0098>
	UBRR1L = 207;   // 9600bps 표9-9
     636:	8f ec       	ldi	r24, 0xCF	; 207
     638:	80 93 99 00 	sts	0x0099, r24	; 0x800099 <__TEXT_REGION_LENGTH__+0x7e0099>
	// 2배속 통신
	UCSR1A |= 1 << U2X1; // 2배속 통신
     63c:	eb e9       	ldi	r30, 0x9B	; 155
     63e:	f0 e0       	ldi	r31, 0x00	; 0
     640:	80 81       	ld	r24, Z
     642:	82 60       	ori	r24, 0x02	; 2
     644:	80 83       	st	Z, r24
	UCSR1C |= 0x06; // 비동기(ASYNC)/data8bits/none parity
     646:	ed e9       	ldi	r30, 0x9D	; 157
     648:	f0 e0       	ldi	r31, 0x00	; 0
     64a:	80 81       	ld	r24, Z
     64c:	86 60       	ori	r24, 0x06	; 6
     64e:	80 83       	st	Z, r24
	// RXEN1 : UART1으로 부터 수신이 가능 하도록
	// TXEN1 : UART1으로 부터 송신이 가능 하도록 한다. 
	// RXCIE1 : UART1로 부터 1byte가 들어 오면(stop bit가 들어오면) rx interrupt를 발생 시켜라 
    UCSR1B |= 1 << RXEN1 | 1 << TXEN1 | 1 << RXCIE1;
     650:	ea e9       	ldi	r30, 0x9A	; 154
     652:	f0 e0       	ldi	r31, 0x00	; 0
     654:	80 81       	ld	r24, Z
     656:	88 69       	ori	r24, 0x98	; 152
     658:	80 83       	st	Z, r24
     65a:	08 95       	ret

0000065c <__vector_5>:
char scm[50];

// PE4 : 외부 INT4 초음파 센서 상승, 하강 edge 둘 다 이곳으로 들어온다.
//결국은 상승edge에서 1번, 하강edge에서 1번씩 이곳으로 들어온다.
ISR(INT4_vect)
{
     65c:	1f 92       	push	r1
     65e:	0f 92       	push	r0
     660:	0f b6       	in	r0, 0x3f	; 63
     662:	0f 92       	push	r0
     664:	11 24       	eor	r1, r1
     666:	0b b6       	in	r0, 0x3b	; 59
     668:	0f 92       	push	r0
     66a:	2f 93       	push	r18
     66c:	3f 93       	push	r19
     66e:	4f 93       	push	r20
     670:	5f 93       	push	r21
     672:	6f 93       	push	r22
     674:	7f 93       	push	r23
     676:	8f 93       	push	r24
     678:	9f 93       	push	r25
     67a:	af 93       	push	r26
     67c:	bf 93       	push	r27
     67e:	ef 93       	push	r30
     680:	ff 93       	push	r31
	// 1. 상승 edge
	if (ECHO_PIN & (1 << ECHO))
     682:	0c 9b       	sbis	0x01, 4	; 1
     684:	03 c0       	rjmp	.+6      	; 0x68c <__vector_5+0x30>
	{
		TCNT1 = 0;
     686:	1d bc       	out	0x2d, r1	; 45
     688:	1c bc       	out	0x2c, r1	; 44
     68a:	31 c0       	rjmp	.+98     	; 0x6ee <__vector_5+0x92>
	}
	// 2. 하강 edge
	else
	{
		// ECHO 핀에 들어온 펄스 길이를 us로 환산
		ultrasonic_distance = 1000000.0 * TCNT1 * 1024 / F_CPU;
     68c:	6c b5       	in	r22, 0x2c	; 44
     68e:	7d b5       	in	r23, 0x2d	; 45
     690:	80 e0       	ldi	r24, 0x00	; 0
     692:	90 e0       	ldi	r25, 0x00	; 0
     694:	ea d0       	rcall	.+468    	; 0x86a <__floatunsisf>
     696:	20 e0       	ldi	r18, 0x00	; 0
     698:	34 e2       	ldi	r19, 0x24	; 36
     69a:	44 e7       	ldi	r20, 0x74	; 116
     69c:	59 e4       	ldi	r21, 0x49	; 73
     69e:	73 d1       	rcall	.+742    	; 0x986 <__mulsf3>
     6a0:	20 e0       	ldi	r18, 0x00	; 0
     6a2:	30 e0       	ldi	r19, 0x00	; 0
     6a4:	40 e8       	ldi	r20, 0x80	; 128
     6a6:	54 e4       	ldi	r21, 0x44	; 68
     6a8:	6e d1       	rcall	.+732    	; 0x986 <__mulsf3>
     6aa:	20 e0       	ldi	r18, 0x00	; 0
     6ac:	34 e2       	ldi	r19, 0x24	; 36
     6ae:	44 e7       	ldi	r20, 0x74	; 116
     6b0:	5b e4       	ldi	r21, 0x4B	; 75
     6b2:	42 d0       	rcall	.+132    	; 0x738 <__divsf3>
     6b4:	a9 d0       	rcall	.+338    	; 0x808 <__fixsfsi>
     6b6:	70 93 3d 01 	sts	0x013D, r23	; 0x80013d <ultrasonic_distance+0x1>
     6ba:	60 93 3c 01 	sts	0x013C, r22	; 0x80013c <ultrasonic_distance>
		
		// 예) TCNT1에 10이 들어 있다고 가정하자
		// 15.625khz의 1주기가 64us이다.
		// 64us * 10 == 640us
		// 640us / 58us (58us는 초음파 센서에서 1cm이동하는데 58us가 소요됨). ==> 11cm 
		sprintf(scm, "dis : %dcm\n", ultrasonic_distance / 58); // sprintf는 버퍼에 찍는 것
     6be:	80 91 3c 01 	lds	r24, 0x013C	; 0x80013c <ultrasonic_distance>
     6c2:	90 91 3d 01 	lds	r25, 0x013D	; 0x80013d <ultrasonic_distance+0x1>
     6c6:	6a e3       	ldi	r22, 0x3A	; 58
     6c8:	70 e0       	ldi	r23, 0x00	; 0
     6ca:	c0 d1       	rcall	.+896    	; 0xa4c <__divmodhi4>
     6cc:	7f 93       	push	r23
     6ce:	6f 93       	push	r22
     6d0:	8e e0       	ldi	r24, 0x0E	; 14
     6d2:	91 e0       	ldi	r25, 0x01	; 1
     6d4:	9f 93       	push	r25
     6d6:	8f 93       	push	r24
     6d8:	8e e7       	ldi	r24, 0x7E	; 126
     6da:	97 e0       	ldi	r25, 0x07	; 7
     6dc:	9f 93       	push	r25
     6de:	8f 93       	push	r24
     6e0:	dc d1       	rcall	.+952    	; 0xa9a <sprintf>
     6e2:	0f 90       	pop	r0
     6e4:	0f 90       	pop	r0
     6e6:	0f 90       	pop	r0
     6e8:	0f 90       	pop	r0
     6ea:	0f 90       	pop	r0
     6ec:	0f 90       	pop	r0
	}
}
     6ee:	ff 91       	pop	r31
     6f0:	ef 91       	pop	r30
     6f2:	bf 91       	pop	r27
     6f4:	af 91       	pop	r26
     6f6:	9f 91       	pop	r25
     6f8:	8f 91       	pop	r24
     6fa:	7f 91       	pop	r23
     6fc:	6f 91       	pop	r22
     6fe:	5f 91       	pop	r21
     700:	4f 91       	pop	r20
     702:	3f 91       	pop	r19
     704:	2f 91       	pop	r18
     706:	0f 90       	pop	r0
     708:	0b be       	out	0x3b, r0	; 59
     70a:	0f 90       	pop	r0
     70c:	0f be       	out	0x3f, r0	; 63
     70e:	0f 90       	pop	r0
     710:	1f 90       	pop	r1
     712:	18 95       	reti

00000714 <init_ultrasonic>:

void init_ultrasonic()
{
	TRIG_DDR |= 1 << TRIG; // output mode로 설정
     714:	e4 e6       	ldi	r30, 0x64	; 100
     716:	f0 e0       	ldi	r31, 0x00	; 0
     718:	80 81       	ld	r24, Z
     71a:	80 61       	ori	r24, 0x10	; 16
     71c:	80 83       	st	Z, r24
	ECHO_DDR &= ~(1 << ECHO); // input mode로 설정
     71e:	82 b1       	in	r24, 0x02	; 2
     720:	8f 7e       	andi	r24, 0xEF	; 239
     722:	82 b9       	out	0x02, r24	; 2
	
	// 0 1 : 상승, 하강 edge에 둘 다 INT를 띄우도록 설정
	// INT0~3은 EICRA, INT4~7은 EICRB 레지스터
	EICRB |= 0 << ISC41 | 1 << ISC40; // INT4니까 EICRB에서 ISC41, 40
     724:	8a b7       	in	r24, 0x3a	; 58
     726:	81 60       	ori	r24, 0x01	; 1
     728:	8a bf       	out	0x3a, r24	; 58
	
	// 16bit timer1을 설정해서 사용 16비트는 0~65535(0xffff)가 최대
	// 16Mhz를 1024로 분주 16000000/1024 --> 15625hz --> 15.625khz
	// 1주기 (1개의 펄스 소요시간) 1/15625 = 0.000064sec = 64us	
	TCCR1B |=  1 << CS12 | 1 << CS10; // 1024로 분주
     72a:	8e b5       	in	r24, 0x2e	; 46
     72c:	85 60       	ori	r24, 0x05	; 5
     72e:	8e bd       	out	0x2e, r24	; 46
	EIMSK |= 1 << INT4; // 외부 인터럽트4번 (ECHO) 사용
     730:	89 b7       	in	r24, 0x39	; 57
     732:	80 61       	ori	r24, 0x10	; 16
     734:	89 bf       	out	0x39, r24	; 57
     736:	08 95       	ret

00000738 <__divsf3>:
     738:	0c d0       	rcall	.+24     	; 0x752 <__divsf3x>
     73a:	eb c0       	rjmp	.+470    	; 0x912 <__fp_round>
     73c:	e3 d0       	rcall	.+454    	; 0x904 <__fp_pscB>
     73e:	40 f0       	brcs	.+16     	; 0x750 <__divsf3+0x18>
     740:	da d0       	rcall	.+436    	; 0x8f6 <__fp_pscA>
     742:	30 f0       	brcs	.+12     	; 0x750 <__divsf3+0x18>
     744:	21 f4       	brne	.+8      	; 0x74e <__divsf3+0x16>
     746:	5f 3f       	cpi	r21, 0xFF	; 255
     748:	19 f0       	breq	.+6      	; 0x750 <__divsf3+0x18>
     74a:	cc c0       	rjmp	.+408    	; 0x8e4 <__fp_inf>
     74c:	51 11       	cpse	r21, r1
     74e:	15 c1       	rjmp	.+554    	; 0x97a <__fp_szero>
     750:	cf c0       	rjmp	.+414    	; 0x8f0 <__fp_nan>

00000752 <__divsf3x>:
     752:	f0 d0       	rcall	.+480    	; 0x934 <__fp_split3>
     754:	98 f3       	brcs	.-26     	; 0x73c <__divsf3+0x4>

00000756 <__divsf3_pse>:
     756:	99 23       	and	r25, r25
     758:	c9 f3       	breq	.-14     	; 0x74c <__divsf3+0x14>
     75a:	55 23       	and	r21, r21
     75c:	b1 f3       	breq	.-20     	; 0x74a <__divsf3+0x12>
     75e:	95 1b       	sub	r25, r21
     760:	55 0b       	sbc	r21, r21
     762:	bb 27       	eor	r27, r27
     764:	aa 27       	eor	r26, r26
     766:	62 17       	cp	r22, r18
     768:	73 07       	cpc	r23, r19
     76a:	84 07       	cpc	r24, r20
     76c:	38 f0       	brcs	.+14     	; 0x77c <__divsf3_pse+0x26>
     76e:	9f 5f       	subi	r25, 0xFF	; 255
     770:	5f 4f       	sbci	r21, 0xFF	; 255
     772:	22 0f       	add	r18, r18
     774:	33 1f       	adc	r19, r19
     776:	44 1f       	adc	r20, r20
     778:	aa 1f       	adc	r26, r26
     77a:	a9 f3       	breq	.-22     	; 0x766 <__divsf3_pse+0x10>
     77c:	33 d0       	rcall	.+102    	; 0x7e4 <__divsf3_pse+0x8e>
     77e:	0e 2e       	mov	r0, r30
     780:	3a f0       	brmi	.+14     	; 0x790 <__divsf3_pse+0x3a>
     782:	e0 e8       	ldi	r30, 0x80	; 128
     784:	30 d0       	rcall	.+96     	; 0x7e6 <__divsf3_pse+0x90>
     786:	91 50       	subi	r25, 0x01	; 1
     788:	50 40       	sbci	r21, 0x00	; 0
     78a:	e6 95       	lsr	r30
     78c:	00 1c       	adc	r0, r0
     78e:	ca f7       	brpl	.-14     	; 0x782 <__divsf3_pse+0x2c>
     790:	29 d0       	rcall	.+82     	; 0x7e4 <__divsf3_pse+0x8e>
     792:	fe 2f       	mov	r31, r30
     794:	27 d0       	rcall	.+78     	; 0x7e4 <__divsf3_pse+0x8e>
     796:	66 0f       	add	r22, r22
     798:	77 1f       	adc	r23, r23
     79a:	88 1f       	adc	r24, r24
     79c:	bb 1f       	adc	r27, r27
     79e:	26 17       	cp	r18, r22
     7a0:	37 07       	cpc	r19, r23
     7a2:	48 07       	cpc	r20, r24
     7a4:	ab 07       	cpc	r26, r27
     7a6:	b0 e8       	ldi	r27, 0x80	; 128
     7a8:	09 f0       	breq	.+2      	; 0x7ac <__divsf3_pse+0x56>
     7aa:	bb 0b       	sbc	r27, r27
     7ac:	80 2d       	mov	r24, r0
     7ae:	bf 01       	movw	r22, r30
     7b0:	ff 27       	eor	r31, r31
     7b2:	93 58       	subi	r25, 0x83	; 131
     7b4:	5f 4f       	sbci	r21, 0xFF	; 255
     7b6:	2a f0       	brmi	.+10     	; 0x7c2 <__divsf3_pse+0x6c>
     7b8:	9e 3f       	cpi	r25, 0xFE	; 254
     7ba:	51 05       	cpc	r21, r1
     7bc:	68 f0       	brcs	.+26     	; 0x7d8 <__divsf3_pse+0x82>
     7be:	92 c0       	rjmp	.+292    	; 0x8e4 <__fp_inf>
     7c0:	dc c0       	rjmp	.+440    	; 0x97a <__fp_szero>
     7c2:	5f 3f       	cpi	r21, 0xFF	; 255
     7c4:	ec f3       	brlt	.-6      	; 0x7c0 <__divsf3_pse+0x6a>
     7c6:	98 3e       	cpi	r25, 0xE8	; 232
     7c8:	dc f3       	brlt	.-10     	; 0x7c0 <__divsf3_pse+0x6a>
     7ca:	86 95       	lsr	r24
     7cc:	77 95       	ror	r23
     7ce:	67 95       	ror	r22
     7d0:	b7 95       	ror	r27
     7d2:	f7 95       	ror	r31
     7d4:	9f 5f       	subi	r25, 0xFF	; 255
     7d6:	c9 f7       	brne	.-14     	; 0x7ca <__divsf3_pse+0x74>
     7d8:	88 0f       	add	r24, r24
     7da:	91 1d       	adc	r25, r1
     7dc:	96 95       	lsr	r25
     7de:	87 95       	ror	r24
     7e0:	97 f9       	bld	r25, 7
     7e2:	08 95       	ret
     7e4:	e1 e0       	ldi	r30, 0x01	; 1
     7e6:	66 0f       	add	r22, r22
     7e8:	77 1f       	adc	r23, r23
     7ea:	88 1f       	adc	r24, r24
     7ec:	bb 1f       	adc	r27, r27
     7ee:	62 17       	cp	r22, r18
     7f0:	73 07       	cpc	r23, r19
     7f2:	84 07       	cpc	r24, r20
     7f4:	ba 07       	cpc	r27, r26
     7f6:	20 f0       	brcs	.+8      	; 0x800 <__divsf3_pse+0xaa>
     7f8:	62 1b       	sub	r22, r18
     7fa:	73 0b       	sbc	r23, r19
     7fc:	84 0b       	sbc	r24, r20
     7fe:	ba 0b       	sbc	r27, r26
     800:	ee 1f       	adc	r30, r30
     802:	88 f7       	brcc	.-30     	; 0x7e6 <__divsf3_pse+0x90>
     804:	e0 95       	com	r30
     806:	08 95       	ret

00000808 <__fixsfsi>:
     808:	04 d0       	rcall	.+8      	; 0x812 <__fixunssfsi>
     80a:	68 94       	set
     80c:	b1 11       	cpse	r27, r1
     80e:	b5 c0       	rjmp	.+362    	; 0x97a <__fp_szero>
     810:	08 95       	ret

00000812 <__fixunssfsi>:
     812:	98 d0       	rcall	.+304    	; 0x944 <__fp_splitA>
     814:	88 f0       	brcs	.+34     	; 0x838 <__fixunssfsi+0x26>
     816:	9f 57       	subi	r25, 0x7F	; 127
     818:	90 f0       	brcs	.+36     	; 0x83e <__fixunssfsi+0x2c>
     81a:	b9 2f       	mov	r27, r25
     81c:	99 27       	eor	r25, r25
     81e:	b7 51       	subi	r27, 0x17	; 23
     820:	a0 f0       	brcs	.+40     	; 0x84a <__fixunssfsi+0x38>
     822:	d1 f0       	breq	.+52     	; 0x858 <__fixunssfsi+0x46>
     824:	66 0f       	add	r22, r22
     826:	77 1f       	adc	r23, r23
     828:	88 1f       	adc	r24, r24
     82a:	99 1f       	adc	r25, r25
     82c:	1a f0       	brmi	.+6      	; 0x834 <__fixunssfsi+0x22>
     82e:	ba 95       	dec	r27
     830:	c9 f7       	brne	.-14     	; 0x824 <__fixunssfsi+0x12>
     832:	12 c0       	rjmp	.+36     	; 0x858 <__fixunssfsi+0x46>
     834:	b1 30       	cpi	r27, 0x01	; 1
     836:	81 f0       	breq	.+32     	; 0x858 <__fixunssfsi+0x46>
     838:	9f d0       	rcall	.+318    	; 0x978 <__fp_zero>
     83a:	b1 e0       	ldi	r27, 0x01	; 1
     83c:	08 95       	ret
     83e:	9c c0       	rjmp	.+312    	; 0x978 <__fp_zero>
     840:	67 2f       	mov	r22, r23
     842:	78 2f       	mov	r23, r24
     844:	88 27       	eor	r24, r24
     846:	b8 5f       	subi	r27, 0xF8	; 248
     848:	39 f0       	breq	.+14     	; 0x858 <__fixunssfsi+0x46>
     84a:	b9 3f       	cpi	r27, 0xF9	; 249
     84c:	cc f3       	brlt	.-14     	; 0x840 <__fixunssfsi+0x2e>
     84e:	86 95       	lsr	r24
     850:	77 95       	ror	r23
     852:	67 95       	ror	r22
     854:	b3 95       	inc	r27
     856:	d9 f7       	brne	.-10     	; 0x84e <__fixunssfsi+0x3c>
     858:	3e f4       	brtc	.+14     	; 0x868 <__fixunssfsi+0x56>
     85a:	90 95       	com	r25
     85c:	80 95       	com	r24
     85e:	70 95       	com	r23
     860:	61 95       	neg	r22
     862:	7f 4f       	sbci	r23, 0xFF	; 255
     864:	8f 4f       	sbci	r24, 0xFF	; 255
     866:	9f 4f       	sbci	r25, 0xFF	; 255
     868:	08 95       	ret

0000086a <__floatunsisf>:
     86a:	e8 94       	clt
     86c:	09 c0       	rjmp	.+18     	; 0x880 <__floatsisf+0x12>

0000086e <__floatsisf>:
     86e:	97 fb       	bst	r25, 7
     870:	3e f4       	brtc	.+14     	; 0x880 <__floatsisf+0x12>
     872:	90 95       	com	r25
     874:	80 95       	com	r24
     876:	70 95       	com	r23
     878:	61 95       	neg	r22
     87a:	7f 4f       	sbci	r23, 0xFF	; 255
     87c:	8f 4f       	sbci	r24, 0xFF	; 255
     87e:	9f 4f       	sbci	r25, 0xFF	; 255
     880:	99 23       	and	r25, r25
     882:	a9 f0       	breq	.+42     	; 0x8ae <__floatsisf+0x40>
     884:	f9 2f       	mov	r31, r25
     886:	96 e9       	ldi	r25, 0x96	; 150
     888:	bb 27       	eor	r27, r27
     88a:	93 95       	inc	r25
     88c:	f6 95       	lsr	r31
     88e:	87 95       	ror	r24
     890:	77 95       	ror	r23
     892:	67 95       	ror	r22
     894:	b7 95       	ror	r27
     896:	f1 11       	cpse	r31, r1
     898:	f8 cf       	rjmp	.-16     	; 0x88a <__floatsisf+0x1c>
     89a:	fa f4       	brpl	.+62     	; 0x8da <__floatsisf+0x6c>
     89c:	bb 0f       	add	r27, r27
     89e:	11 f4       	brne	.+4      	; 0x8a4 <__floatsisf+0x36>
     8a0:	60 ff       	sbrs	r22, 0
     8a2:	1b c0       	rjmp	.+54     	; 0x8da <__floatsisf+0x6c>
     8a4:	6f 5f       	subi	r22, 0xFF	; 255
     8a6:	7f 4f       	sbci	r23, 0xFF	; 255
     8a8:	8f 4f       	sbci	r24, 0xFF	; 255
     8aa:	9f 4f       	sbci	r25, 0xFF	; 255
     8ac:	16 c0       	rjmp	.+44     	; 0x8da <__floatsisf+0x6c>
     8ae:	88 23       	and	r24, r24
     8b0:	11 f0       	breq	.+4      	; 0x8b6 <__floatsisf+0x48>
     8b2:	96 e9       	ldi	r25, 0x96	; 150
     8b4:	11 c0       	rjmp	.+34     	; 0x8d8 <__floatsisf+0x6a>
     8b6:	77 23       	and	r23, r23
     8b8:	21 f0       	breq	.+8      	; 0x8c2 <__floatsisf+0x54>
     8ba:	9e e8       	ldi	r25, 0x8E	; 142
     8bc:	87 2f       	mov	r24, r23
     8be:	76 2f       	mov	r23, r22
     8c0:	05 c0       	rjmp	.+10     	; 0x8cc <__floatsisf+0x5e>
     8c2:	66 23       	and	r22, r22
     8c4:	71 f0       	breq	.+28     	; 0x8e2 <__floatsisf+0x74>
     8c6:	96 e8       	ldi	r25, 0x86	; 134
     8c8:	86 2f       	mov	r24, r22
     8ca:	70 e0       	ldi	r23, 0x00	; 0
     8cc:	60 e0       	ldi	r22, 0x00	; 0
     8ce:	2a f0       	brmi	.+10     	; 0x8da <__floatsisf+0x6c>
     8d0:	9a 95       	dec	r25
     8d2:	66 0f       	add	r22, r22
     8d4:	77 1f       	adc	r23, r23
     8d6:	88 1f       	adc	r24, r24
     8d8:	da f7       	brpl	.-10     	; 0x8d0 <__floatsisf+0x62>
     8da:	88 0f       	add	r24, r24
     8dc:	96 95       	lsr	r25
     8de:	87 95       	ror	r24
     8e0:	97 f9       	bld	r25, 7
     8e2:	08 95       	ret

000008e4 <__fp_inf>:
     8e4:	97 f9       	bld	r25, 7
     8e6:	9f 67       	ori	r25, 0x7F	; 127
     8e8:	80 e8       	ldi	r24, 0x80	; 128
     8ea:	70 e0       	ldi	r23, 0x00	; 0
     8ec:	60 e0       	ldi	r22, 0x00	; 0
     8ee:	08 95       	ret

000008f0 <__fp_nan>:
     8f0:	9f ef       	ldi	r25, 0xFF	; 255
     8f2:	80 ec       	ldi	r24, 0xC0	; 192
     8f4:	08 95       	ret

000008f6 <__fp_pscA>:
     8f6:	00 24       	eor	r0, r0
     8f8:	0a 94       	dec	r0
     8fa:	16 16       	cp	r1, r22
     8fc:	17 06       	cpc	r1, r23
     8fe:	18 06       	cpc	r1, r24
     900:	09 06       	cpc	r0, r25
     902:	08 95       	ret

00000904 <__fp_pscB>:
     904:	00 24       	eor	r0, r0
     906:	0a 94       	dec	r0
     908:	12 16       	cp	r1, r18
     90a:	13 06       	cpc	r1, r19
     90c:	14 06       	cpc	r1, r20
     90e:	05 06       	cpc	r0, r21
     910:	08 95       	ret

00000912 <__fp_round>:
     912:	09 2e       	mov	r0, r25
     914:	03 94       	inc	r0
     916:	00 0c       	add	r0, r0
     918:	11 f4       	brne	.+4      	; 0x91e <__fp_round+0xc>
     91a:	88 23       	and	r24, r24
     91c:	52 f0       	brmi	.+20     	; 0x932 <__fp_round+0x20>
     91e:	bb 0f       	add	r27, r27
     920:	40 f4       	brcc	.+16     	; 0x932 <__fp_round+0x20>
     922:	bf 2b       	or	r27, r31
     924:	11 f4       	brne	.+4      	; 0x92a <__fp_round+0x18>
     926:	60 ff       	sbrs	r22, 0
     928:	04 c0       	rjmp	.+8      	; 0x932 <__fp_round+0x20>
     92a:	6f 5f       	subi	r22, 0xFF	; 255
     92c:	7f 4f       	sbci	r23, 0xFF	; 255
     92e:	8f 4f       	sbci	r24, 0xFF	; 255
     930:	9f 4f       	sbci	r25, 0xFF	; 255
     932:	08 95       	ret

00000934 <__fp_split3>:
     934:	57 fd       	sbrc	r21, 7
     936:	90 58       	subi	r25, 0x80	; 128
     938:	44 0f       	add	r20, r20
     93a:	55 1f       	adc	r21, r21
     93c:	59 f0       	breq	.+22     	; 0x954 <__fp_splitA+0x10>
     93e:	5f 3f       	cpi	r21, 0xFF	; 255
     940:	71 f0       	breq	.+28     	; 0x95e <__fp_splitA+0x1a>
     942:	47 95       	ror	r20

00000944 <__fp_splitA>:
     944:	88 0f       	add	r24, r24
     946:	97 fb       	bst	r25, 7
     948:	99 1f       	adc	r25, r25
     94a:	61 f0       	breq	.+24     	; 0x964 <__fp_splitA+0x20>
     94c:	9f 3f       	cpi	r25, 0xFF	; 255
     94e:	79 f0       	breq	.+30     	; 0x96e <__fp_splitA+0x2a>
     950:	87 95       	ror	r24
     952:	08 95       	ret
     954:	12 16       	cp	r1, r18
     956:	13 06       	cpc	r1, r19
     958:	14 06       	cpc	r1, r20
     95a:	55 1f       	adc	r21, r21
     95c:	f2 cf       	rjmp	.-28     	; 0x942 <__fp_split3+0xe>
     95e:	46 95       	lsr	r20
     960:	f1 df       	rcall	.-30     	; 0x944 <__fp_splitA>
     962:	08 c0       	rjmp	.+16     	; 0x974 <__fp_splitA+0x30>
     964:	16 16       	cp	r1, r22
     966:	17 06       	cpc	r1, r23
     968:	18 06       	cpc	r1, r24
     96a:	99 1f       	adc	r25, r25
     96c:	f1 cf       	rjmp	.-30     	; 0x950 <__fp_splitA+0xc>
     96e:	86 95       	lsr	r24
     970:	71 05       	cpc	r23, r1
     972:	61 05       	cpc	r22, r1
     974:	08 94       	sec
     976:	08 95       	ret

00000978 <__fp_zero>:
     978:	e8 94       	clt

0000097a <__fp_szero>:
     97a:	bb 27       	eor	r27, r27
     97c:	66 27       	eor	r22, r22
     97e:	77 27       	eor	r23, r23
     980:	cb 01       	movw	r24, r22
     982:	97 f9       	bld	r25, 7
     984:	08 95       	ret

00000986 <__mulsf3>:
     986:	0b d0       	rcall	.+22     	; 0x99e <__mulsf3x>
     988:	c4 cf       	rjmp	.-120    	; 0x912 <__fp_round>
     98a:	b5 df       	rcall	.-150    	; 0x8f6 <__fp_pscA>
     98c:	28 f0       	brcs	.+10     	; 0x998 <__mulsf3+0x12>
     98e:	ba df       	rcall	.-140    	; 0x904 <__fp_pscB>
     990:	18 f0       	brcs	.+6      	; 0x998 <__mulsf3+0x12>
     992:	95 23       	and	r25, r21
     994:	09 f0       	breq	.+2      	; 0x998 <__mulsf3+0x12>
     996:	a6 cf       	rjmp	.-180    	; 0x8e4 <__fp_inf>
     998:	ab cf       	rjmp	.-170    	; 0x8f0 <__fp_nan>
     99a:	11 24       	eor	r1, r1
     99c:	ee cf       	rjmp	.-36     	; 0x97a <__fp_szero>

0000099e <__mulsf3x>:
     99e:	ca df       	rcall	.-108    	; 0x934 <__fp_split3>
     9a0:	a0 f3       	brcs	.-24     	; 0x98a <__mulsf3+0x4>

000009a2 <__mulsf3_pse>:
     9a2:	95 9f       	mul	r25, r21
     9a4:	d1 f3       	breq	.-12     	; 0x99a <__mulsf3+0x14>
     9a6:	95 0f       	add	r25, r21
     9a8:	50 e0       	ldi	r21, 0x00	; 0
     9aa:	55 1f       	adc	r21, r21
     9ac:	62 9f       	mul	r22, r18
     9ae:	f0 01       	movw	r30, r0
     9b0:	72 9f       	mul	r23, r18
     9b2:	bb 27       	eor	r27, r27
     9b4:	f0 0d       	add	r31, r0
     9b6:	b1 1d       	adc	r27, r1
     9b8:	63 9f       	mul	r22, r19
     9ba:	aa 27       	eor	r26, r26
     9bc:	f0 0d       	add	r31, r0
     9be:	b1 1d       	adc	r27, r1
     9c0:	aa 1f       	adc	r26, r26
     9c2:	64 9f       	mul	r22, r20
     9c4:	66 27       	eor	r22, r22
     9c6:	b0 0d       	add	r27, r0
     9c8:	a1 1d       	adc	r26, r1
     9ca:	66 1f       	adc	r22, r22
     9cc:	82 9f       	mul	r24, r18
     9ce:	22 27       	eor	r18, r18
     9d0:	b0 0d       	add	r27, r0
     9d2:	a1 1d       	adc	r26, r1
     9d4:	62 1f       	adc	r22, r18
     9d6:	73 9f       	mul	r23, r19
     9d8:	b0 0d       	add	r27, r0
     9da:	a1 1d       	adc	r26, r1
     9dc:	62 1f       	adc	r22, r18
     9de:	83 9f       	mul	r24, r19
     9e0:	a0 0d       	add	r26, r0
     9e2:	61 1d       	adc	r22, r1
     9e4:	22 1f       	adc	r18, r18
     9e6:	74 9f       	mul	r23, r20
     9e8:	33 27       	eor	r19, r19
     9ea:	a0 0d       	add	r26, r0
     9ec:	61 1d       	adc	r22, r1
     9ee:	23 1f       	adc	r18, r19
     9f0:	84 9f       	mul	r24, r20
     9f2:	60 0d       	add	r22, r0
     9f4:	21 1d       	adc	r18, r1
     9f6:	82 2f       	mov	r24, r18
     9f8:	76 2f       	mov	r23, r22
     9fa:	6a 2f       	mov	r22, r26
     9fc:	11 24       	eor	r1, r1
     9fe:	9f 57       	subi	r25, 0x7F	; 127
     a00:	50 40       	sbci	r21, 0x00	; 0
     a02:	8a f0       	brmi	.+34     	; 0xa26 <__mulsf3_pse+0x84>
     a04:	e1 f0       	breq	.+56     	; 0xa3e <__mulsf3_pse+0x9c>
     a06:	88 23       	and	r24, r24
     a08:	4a f0       	brmi	.+18     	; 0xa1c <__mulsf3_pse+0x7a>
     a0a:	ee 0f       	add	r30, r30
     a0c:	ff 1f       	adc	r31, r31
     a0e:	bb 1f       	adc	r27, r27
     a10:	66 1f       	adc	r22, r22
     a12:	77 1f       	adc	r23, r23
     a14:	88 1f       	adc	r24, r24
     a16:	91 50       	subi	r25, 0x01	; 1
     a18:	50 40       	sbci	r21, 0x00	; 0
     a1a:	a9 f7       	brne	.-22     	; 0xa06 <__mulsf3_pse+0x64>
     a1c:	9e 3f       	cpi	r25, 0xFE	; 254
     a1e:	51 05       	cpc	r21, r1
     a20:	70 f0       	brcs	.+28     	; 0xa3e <__mulsf3_pse+0x9c>
     a22:	60 cf       	rjmp	.-320    	; 0x8e4 <__fp_inf>
     a24:	aa cf       	rjmp	.-172    	; 0x97a <__fp_szero>
     a26:	5f 3f       	cpi	r21, 0xFF	; 255
     a28:	ec f3       	brlt	.-6      	; 0xa24 <__mulsf3_pse+0x82>
     a2a:	98 3e       	cpi	r25, 0xE8	; 232
     a2c:	dc f3       	brlt	.-10     	; 0xa24 <__mulsf3_pse+0x82>
     a2e:	86 95       	lsr	r24
     a30:	77 95       	ror	r23
     a32:	67 95       	ror	r22
     a34:	b7 95       	ror	r27
     a36:	f7 95       	ror	r31
     a38:	e7 95       	ror	r30
     a3a:	9f 5f       	subi	r25, 0xFF	; 255
     a3c:	c1 f7       	brne	.-16     	; 0xa2e <__mulsf3_pse+0x8c>
     a3e:	fe 2b       	or	r31, r30
     a40:	88 0f       	add	r24, r24
     a42:	91 1d       	adc	r25, r1
     a44:	96 95       	lsr	r25
     a46:	87 95       	ror	r24
     a48:	97 f9       	bld	r25, 7
     a4a:	08 95       	ret

00000a4c <__divmodhi4>:
     a4c:	97 fb       	bst	r25, 7
     a4e:	07 2e       	mov	r0, r23
     a50:	16 f4       	brtc	.+4      	; 0xa56 <__divmodhi4+0xa>
     a52:	00 94       	com	r0
     a54:	06 d0       	rcall	.+12     	; 0xa62 <__divmodhi4_neg1>
     a56:	77 fd       	sbrc	r23, 7
     a58:	08 d0       	rcall	.+16     	; 0xa6a <__divmodhi4_neg2>
     a5a:	0b d0       	rcall	.+22     	; 0xa72 <__udivmodhi4>
     a5c:	07 fc       	sbrc	r0, 7
     a5e:	05 d0       	rcall	.+10     	; 0xa6a <__divmodhi4_neg2>
     a60:	3e f4       	brtc	.+14     	; 0xa70 <__divmodhi4_exit>

00000a62 <__divmodhi4_neg1>:
     a62:	90 95       	com	r25
     a64:	81 95       	neg	r24
     a66:	9f 4f       	sbci	r25, 0xFF	; 255
     a68:	08 95       	ret

00000a6a <__divmodhi4_neg2>:
     a6a:	70 95       	com	r23
     a6c:	61 95       	neg	r22
     a6e:	7f 4f       	sbci	r23, 0xFF	; 255

00000a70 <__divmodhi4_exit>:
     a70:	08 95       	ret

00000a72 <__udivmodhi4>:
     a72:	aa 1b       	sub	r26, r26
     a74:	bb 1b       	sub	r27, r27
     a76:	51 e1       	ldi	r21, 0x11	; 17
     a78:	07 c0       	rjmp	.+14     	; 0xa88 <__udivmodhi4_ep>

00000a7a <__udivmodhi4_loop>:
     a7a:	aa 1f       	adc	r26, r26
     a7c:	bb 1f       	adc	r27, r27
     a7e:	a6 17       	cp	r26, r22
     a80:	b7 07       	cpc	r27, r23
     a82:	10 f0       	brcs	.+4      	; 0xa88 <__udivmodhi4_ep>
     a84:	a6 1b       	sub	r26, r22
     a86:	b7 0b       	sbc	r27, r23

00000a88 <__udivmodhi4_ep>:
     a88:	88 1f       	adc	r24, r24
     a8a:	99 1f       	adc	r25, r25
     a8c:	5a 95       	dec	r21
     a8e:	a9 f7       	brne	.-22     	; 0xa7a <__udivmodhi4_loop>
     a90:	80 95       	com	r24
     a92:	90 95       	com	r25
     a94:	bc 01       	movw	r22, r24
     a96:	cd 01       	movw	r24, r26
     a98:	08 95       	ret

00000a9a <sprintf>:
     a9a:	0f 93       	push	r16
     a9c:	1f 93       	push	r17
     a9e:	cf 93       	push	r28
     aa0:	df 93       	push	r29
     aa2:	cd b7       	in	r28, 0x3d	; 61
     aa4:	de b7       	in	r29, 0x3e	; 62
     aa6:	2e 97       	sbiw	r28, 0x0e	; 14
     aa8:	0f b6       	in	r0, 0x3f	; 63
     aaa:	f8 94       	cli
     aac:	de bf       	out	0x3e, r29	; 62
     aae:	0f be       	out	0x3f, r0	; 63
     ab0:	cd bf       	out	0x3d, r28	; 61
     ab2:	0d 89       	ldd	r16, Y+21	; 0x15
     ab4:	1e 89       	ldd	r17, Y+22	; 0x16
     ab6:	86 e0       	ldi	r24, 0x06	; 6
     ab8:	8c 83       	std	Y+4, r24	; 0x04
     aba:	1a 83       	std	Y+2, r17	; 0x02
     abc:	09 83       	std	Y+1, r16	; 0x01
     abe:	8f ef       	ldi	r24, 0xFF	; 255
     ac0:	9f e7       	ldi	r25, 0x7F	; 127
     ac2:	9e 83       	std	Y+6, r25	; 0x06
     ac4:	8d 83       	std	Y+5, r24	; 0x05
     ac6:	ae 01       	movw	r20, r28
     ac8:	47 5e       	subi	r20, 0xE7	; 231
     aca:	5f 4f       	sbci	r21, 0xFF	; 255
     acc:	6f 89       	ldd	r22, Y+23	; 0x17
     ace:	78 8d       	ldd	r23, Y+24	; 0x18
     ad0:	ce 01       	movw	r24, r28
     ad2:	01 96       	adiw	r24, 0x01	; 1
     ad4:	10 d0       	rcall	.+32     	; 0xaf6 <vfprintf>
     ad6:	ef 81       	ldd	r30, Y+7	; 0x07
     ad8:	f8 85       	ldd	r31, Y+8	; 0x08
     ada:	e0 0f       	add	r30, r16
     adc:	f1 1f       	adc	r31, r17
     ade:	10 82       	st	Z, r1
     ae0:	2e 96       	adiw	r28, 0x0e	; 14
     ae2:	0f b6       	in	r0, 0x3f	; 63
     ae4:	f8 94       	cli
     ae6:	de bf       	out	0x3e, r29	; 62
     ae8:	0f be       	out	0x3f, r0	; 63
     aea:	cd bf       	out	0x3d, r28	; 61
     aec:	df 91       	pop	r29
     aee:	cf 91       	pop	r28
     af0:	1f 91       	pop	r17
     af2:	0f 91       	pop	r16
     af4:	08 95       	ret

00000af6 <vfprintf>:
     af6:	2f 92       	push	r2
     af8:	3f 92       	push	r3
     afa:	4f 92       	push	r4
     afc:	5f 92       	push	r5
     afe:	6f 92       	push	r6
     b00:	7f 92       	push	r7
     b02:	8f 92       	push	r8
     b04:	9f 92       	push	r9
     b06:	af 92       	push	r10
     b08:	bf 92       	push	r11
     b0a:	cf 92       	push	r12
     b0c:	df 92       	push	r13
     b0e:	ef 92       	push	r14
     b10:	ff 92       	push	r15
     b12:	0f 93       	push	r16
     b14:	1f 93       	push	r17
     b16:	cf 93       	push	r28
     b18:	df 93       	push	r29
     b1a:	cd b7       	in	r28, 0x3d	; 61
     b1c:	de b7       	in	r29, 0x3e	; 62
     b1e:	2b 97       	sbiw	r28, 0x0b	; 11
     b20:	0f b6       	in	r0, 0x3f	; 63
     b22:	f8 94       	cli
     b24:	de bf       	out	0x3e, r29	; 62
     b26:	0f be       	out	0x3f, r0	; 63
     b28:	cd bf       	out	0x3d, r28	; 61
     b2a:	6c 01       	movw	r12, r24
     b2c:	7b 01       	movw	r14, r22
     b2e:	8a 01       	movw	r16, r20
     b30:	fc 01       	movw	r30, r24
     b32:	17 82       	std	Z+7, r1	; 0x07
     b34:	16 82       	std	Z+6, r1	; 0x06
     b36:	83 81       	ldd	r24, Z+3	; 0x03
     b38:	81 ff       	sbrs	r24, 1
     b3a:	bf c1       	rjmp	.+894    	; 0xeba <vfprintf+0x3c4>
     b3c:	ce 01       	movw	r24, r28
     b3e:	01 96       	adiw	r24, 0x01	; 1
     b40:	3c 01       	movw	r6, r24
     b42:	f6 01       	movw	r30, r12
     b44:	93 81       	ldd	r25, Z+3	; 0x03
     b46:	f7 01       	movw	r30, r14
     b48:	93 fd       	sbrc	r25, 3
     b4a:	85 91       	lpm	r24, Z+
     b4c:	93 ff       	sbrs	r25, 3
     b4e:	81 91       	ld	r24, Z+
     b50:	7f 01       	movw	r14, r30
     b52:	88 23       	and	r24, r24
     b54:	09 f4       	brne	.+2      	; 0xb58 <vfprintf+0x62>
     b56:	ad c1       	rjmp	.+858    	; 0xeb2 <vfprintf+0x3bc>
     b58:	85 32       	cpi	r24, 0x25	; 37
     b5a:	39 f4       	brne	.+14     	; 0xb6a <vfprintf+0x74>
     b5c:	93 fd       	sbrc	r25, 3
     b5e:	85 91       	lpm	r24, Z+
     b60:	93 ff       	sbrs	r25, 3
     b62:	81 91       	ld	r24, Z+
     b64:	7f 01       	movw	r14, r30
     b66:	85 32       	cpi	r24, 0x25	; 37
     b68:	21 f4       	brne	.+8      	; 0xb72 <vfprintf+0x7c>
     b6a:	b6 01       	movw	r22, r12
     b6c:	90 e0       	ldi	r25, 0x00	; 0
     b6e:	d6 d1       	rcall	.+940    	; 0xf1c <fputc>
     b70:	e8 cf       	rjmp	.-48     	; 0xb42 <vfprintf+0x4c>
     b72:	91 2c       	mov	r9, r1
     b74:	21 2c       	mov	r2, r1
     b76:	31 2c       	mov	r3, r1
     b78:	ff e1       	ldi	r31, 0x1F	; 31
     b7a:	f3 15       	cp	r31, r3
     b7c:	d8 f0       	brcs	.+54     	; 0xbb4 <vfprintf+0xbe>
     b7e:	8b 32       	cpi	r24, 0x2B	; 43
     b80:	79 f0       	breq	.+30     	; 0xba0 <vfprintf+0xaa>
     b82:	38 f4       	brcc	.+14     	; 0xb92 <vfprintf+0x9c>
     b84:	80 32       	cpi	r24, 0x20	; 32
     b86:	79 f0       	breq	.+30     	; 0xba6 <vfprintf+0xb0>
     b88:	83 32       	cpi	r24, 0x23	; 35
     b8a:	a1 f4       	brne	.+40     	; 0xbb4 <vfprintf+0xbe>
     b8c:	23 2d       	mov	r18, r3
     b8e:	20 61       	ori	r18, 0x10	; 16
     b90:	1d c0       	rjmp	.+58     	; 0xbcc <vfprintf+0xd6>
     b92:	8d 32       	cpi	r24, 0x2D	; 45
     b94:	61 f0       	breq	.+24     	; 0xbae <vfprintf+0xb8>
     b96:	80 33       	cpi	r24, 0x30	; 48
     b98:	69 f4       	brne	.+26     	; 0xbb4 <vfprintf+0xbe>
     b9a:	23 2d       	mov	r18, r3
     b9c:	21 60       	ori	r18, 0x01	; 1
     b9e:	16 c0       	rjmp	.+44     	; 0xbcc <vfprintf+0xd6>
     ba0:	83 2d       	mov	r24, r3
     ba2:	82 60       	ori	r24, 0x02	; 2
     ba4:	38 2e       	mov	r3, r24
     ba6:	e3 2d       	mov	r30, r3
     ba8:	e4 60       	ori	r30, 0x04	; 4
     baa:	3e 2e       	mov	r3, r30
     bac:	2a c0       	rjmp	.+84     	; 0xc02 <vfprintf+0x10c>
     bae:	f3 2d       	mov	r31, r3
     bb0:	f8 60       	ori	r31, 0x08	; 8
     bb2:	1d c0       	rjmp	.+58     	; 0xbee <vfprintf+0xf8>
     bb4:	37 fc       	sbrc	r3, 7
     bb6:	2d c0       	rjmp	.+90     	; 0xc12 <vfprintf+0x11c>
     bb8:	20 ed       	ldi	r18, 0xD0	; 208
     bba:	28 0f       	add	r18, r24
     bbc:	2a 30       	cpi	r18, 0x0A	; 10
     bbe:	40 f0       	brcs	.+16     	; 0xbd0 <vfprintf+0xda>
     bc0:	8e 32       	cpi	r24, 0x2E	; 46
     bc2:	b9 f4       	brne	.+46     	; 0xbf2 <vfprintf+0xfc>
     bc4:	36 fc       	sbrc	r3, 6
     bc6:	75 c1       	rjmp	.+746    	; 0xeb2 <vfprintf+0x3bc>
     bc8:	23 2d       	mov	r18, r3
     bca:	20 64       	ori	r18, 0x40	; 64
     bcc:	32 2e       	mov	r3, r18
     bce:	19 c0       	rjmp	.+50     	; 0xc02 <vfprintf+0x10c>
     bd0:	36 fe       	sbrs	r3, 6
     bd2:	06 c0       	rjmp	.+12     	; 0xbe0 <vfprintf+0xea>
     bd4:	8a e0       	ldi	r24, 0x0A	; 10
     bd6:	98 9e       	mul	r9, r24
     bd8:	20 0d       	add	r18, r0
     bda:	11 24       	eor	r1, r1
     bdc:	92 2e       	mov	r9, r18
     bde:	11 c0       	rjmp	.+34     	; 0xc02 <vfprintf+0x10c>
     be0:	ea e0       	ldi	r30, 0x0A	; 10
     be2:	2e 9e       	mul	r2, r30
     be4:	20 0d       	add	r18, r0
     be6:	11 24       	eor	r1, r1
     be8:	22 2e       	mov	r2, r18
     bea:	f3 2d       	mov	r31, r3
     bec:	f0 62       	ori	r31, 0x20	; 32
     bee:	3f 2e       	mov	r3, r31
     bf0:	08 c0       	rjmp	.+16     	; 0xc02 <vfprintf+0x10c>
     bf2:	8c 36       	cpi	r24, 0x6C	; 108
     bf4:	21 f4       	brne	.+8      	; 0xbfe <vfprintf+0x108>
     bf6:	83 2d       	mov	r24, r3
     bf8:	80 68       	ori	r24, 0x80	; 128
     bfa:	38 2e       	mov	r3, r24
     bfc:	02 c0       	rjmp	.+4      	; 0xc02 <vfprintf+0x10c>
     bfe:	88 36       	cpi	r24, 0x68	; 104
     c00:	41 f4       	brne	.+16     	; 0xc12 <vfprintf+0x11c>
     c02:	f7 01       	movw	r30, r14
     c04:	93 fd       	sbrc	r25, 3
     c06:	85 91       	lpm	r24, Z+
     c08:	93 ff       	sbrs	r25, 3
     c0a:	81 91       	ld	r24, Z+
     c0c:	7f 01       	movw	r14, r30
     c0e:	81 11       	cpse	r24, r1
     c10:	b3 cf       	rjmp	.-154    	; 0xb78 <vfprintf+0x82>
     c12:	98 2f       	mov	r25, r24
     c14:	9f 7d       	andi	r25, 0xDF	; 223
     c16:	95 54       	subi	r25, 0x45	; 69
     c18:	93 30       	cpi	r25, 0x03	; 3
     c1a:	28 f4       	brcc	.+10     	; 0xc26 <vfprintf+0x130>
     c1c:	0c 5f       	subi	r16, 0xFC	; 252
     c1e:	1f 4f       	sbci	r17, 0xFF	; 255
     c20:	9f e3       	ldi	r25, 0x3F	; 63
     c22:	99 83       	std	Y+1, r25	; 0x01
     c24:	0d c0       	rjmp	.+26     	; 0xc40 <vfprintf+0x14a>
     c26:	83 36       	cpi	r24, 0x63	; 99
     c28:	31 f0       	breq	.+12     	; 0xc36 <vfprintf+0x140>
     c2a:	83 37       	cpi	r24, 0x73	; 115
     c2c:	71 f0       	breq	.+28     	; 0xc4a <vfprintf+0x154>
     c2e:	83 35       	cpi	r24, 0x53	; 83
     c30:	09 f0       	breq	.+2      	; 0xc34 <vfprintf+0x13e>
     c32:	55 c0       	rjmp	.+170    	; 0xcde <vfprintf+0x1e8>
     c34:	20 c0       	rjmp	.+64     	; 0xc76 <vfprintf+0x180>
     c36:	f8 01       	movw	r30, r16
     c38:	80 81       	ld	r24, Z
     c3a:	89 83       	std	Y+1, r24	; 0x01
     c3c:	0e 5f       	subi	r16, 0xFE	; 254
     c3e:	1f 4f       	sbci	r17, 0xFF	; 255
     c40:	88 24       	eor	r8, r8
     c42:	83 94       	inc	r8
     c44:	91 2c       	mov	r9, r1
     c46:	53 01       	movw	r10, r6
     c48:	12 c0       	rjmp	.+36     	; 0xc6e <vfprintf+0x178>
     c4a:	28 01       	movw	r4, r16
     c4c:	f2 e0       	ldi	r31, 0x02	; 2
     c4e:	4f 0e       	add	r4, r31
     c50:	51 1c       	adc	r5, r1
     c52:	f8 01       	movw	r30, r16
     c54:	a0 80       	ld	r10, Z
     c56:	b1 80       	ldd	r11, Z+1	; 0x01
     c58:	36 fe       	sbrs	r3, 6
     c5a:	03 c0       	rjmp	.+6      	; 0xc62 <vfprintf+0x16c>
     c5c:	69 2d       	mov	r22, r9
     c5e:	70 e0       	ldi	r23, 0x00	; 0
     c60:	02 c0       	rjmp	.+4      	; 0xc66 <vfprintf+0x170>
     c62:	6f ef       	ldi	r22, 0xFF	; 255
     c64:	7f ef       	ldi	r23, 0xFF	; 255
     c66:	c5 01       	movw	r24, r10
     c68:	4e d1       	rcall	.+668    	; 0xf06 <strnlen>
     c6a:	4c 01       	movw	r8, r24
     c6c:	82 01       	movw	r16, r4
     c6e:	f3 2d       	mov	r31, r3
     c70:	ff 77       	andi	r31, 0x7F	; 127
     c72:	3f 2e       	mov	r3, r31
     c74:	15 c0       	rjmp	.+42     	; 0xca0 <vfprintf+0x1aa>
     c76:	28 01       	movw	r4, r16
     c78:	22 e0       	ldi	r18, 0x02	; 2
     c7a:	42 0e       	add	r4, r18
     c7c:	51 1c       	adc	r5, r1
     c7e:	f8 01       	movw	r30, r16
     c80:	a0 80       	ld	r10, Z
     c82:	b1 80       	ldd	r11, Z+1	; 0x01
     c84:	36 fe       	sbrs	r3, 6
     c86:	03 c0       	rjmp	.+6      	; 0xc8e <vfprintf+0x198>
     c88:	69 2d       	mov	r22, r9
     c8a:	70 e0       	ldi	r23, 0x00	; 0
     c8c:	02 c0       	rjmp	.+4      	; 0xc92 <vfprintf+0x19c>
     c8e:	6f ef       	ldi	r22, 0xFF	; 255
     c90:	7f ef       	ldi	r23, 0xFF	; 255
     c92:	c5 01       	movw	r24, r10
     c94:	2d d1       	rcall	.+602    	; 0xef0 <strnlen_P>
     c96:	4c 01       	movw	r8, r24
     c98:	f3 2d       	mov	r31, r3
     c9a:	f0 68       	ori	r31, 0x80	; 128
     c9c:	3f 2e       	mov	r3, r31
     c9e:	82 01       	movw	r16, r4
     ca0:	33 fc       	sbrc	r3, 3
     ca2:	19 c0       	rjmp	.+50     	; 0xcd6 <vfprintf+0x1e0>
     ca4:	82 2d       	mov	r24, r2
     ca6:	90 e0       	ldi	r25, 0x00	; 0
     ca8:	88 16       	cp	r8, r24
     caa:	99 06       	cpc	r9, r25
     cac:	a0 f4       	brcc	.+40     	; 0xcd6 <vfprintf+0x1e0>
     cae:	b6 01       	movw	r22, r12
     cb0:	80 e2       	ldi	r24, 0x20	; 32
     cb2:	90 e0       	ldi	r25, 0x00	; 0
     cb4:	33 d1       	rcall	.+614    	; 0xf1c <fputc>
     cb6:	2a 94       	dec	r2
     cb8:	f5 cf       	rjmp	.-22     	; 0xca4 <vfprintf+0x1ae>
     cba:	f5 01       	movw	r30, r10
     cbc:	37 fc       	sbrc	r3, 7
     cbe:	85 91       	lpm	r24, Z+
     cc0:	37 fe       	sbrs	r3, 7
     cc2:	81 91       	ld	r24, Z+
     cc4:	5f 01       	movw	r10, r30
     cc6:	b6 01       	movw	r22, r12
     cc8:	90 e0       	ldi	r25, 0x00	; 0
     cca:	28 d1       	rcall	.+592    	; 0xf1c <fputc>
     ccc:	21 10       	cpse	r2, r1
     cce:	2a 94       	dec	r2
     cd0:	21 e0       	ldi	r18, 0x01	; 1
     cd2:	82 1a       	sub	r8, r18
     cd4:	91 08       	sbc	r9, r1
     cd6:	81 14       	cp	r8, r1
     cd8:	91 04       	cpc	r9, r1
     cda:	79 f7       	brne	.-34     	; 0xcba <vfprintf+0x1c4>
     cdc:	e1 c0       	rjmp	.+450    	; 0xea0 <vfprintf+0x3aa>
     cde:	84 36       	cpi	r24, 0x64	; 100
     ce0:	11 f0       	breq	.+4      	; 0xce6 <vfprintf+0x1f0>
     ce2:	89 36       	cpi	r24, 0x69	; 105
     ce4:	39 f5       	brne	.+78     	; 0xd34 <vfprintf+0x23e>
     ce6:	f8 01       	movw	r30, r16
     ce8:	37 fe       	sbrs	r3, 7
     cea:	07 c0       	rjmp	.+14     	; 0xcfa <vfprintf+0x204>
     cec:	60 81       	ld	r22, Z
     cee:	71 81       	ldd	r23, Z+1	; 0x01
     cf0:	82 81       	ldd	r24, Z+2	; 0x02
     cf2:	93 81       	ldd	r25, Z+3	; 0x03
     cf4:	0c 5f       	subi	r16, 0xFC	; 252
     cf6:	1f 4f       	sbci	r17, 0xFF	; 255
     cf8:	08 c0       	rjmp	.+16     	; 0xd0a <vfprintf+0x214>
     cfa:	60 81       	ld	r22, Z
     cfc:	71 81       	ldd	r23, Z+1	; 0x01
     cfe:	07 2e       	mov	r0, r23
     d00:	00 0c       	add	r0, r0
     d02:	88 0b       	sbc	r24, r24
     d04:	99 0b       	sbc	r25, r25
     d06:	0e 5f       	subi	r16, 0xFE	; 254
     d08:	1f 4f       	sbci	r17, 0xFF	; 255
     d0a:	f3 2d       	mov	r31, r3
     d0c:	ff 76       	andi	r31, 0x6F	; 111
     d0e:	3f 2e       	mov	r3, r31
     d10:	97 ff       	sbrs	r25, 7
     d12:	09 c0       	rjmp	.+18     	; 0xd26 <vfprintf+0x230>
     d14:	90 95       	com	r25
     d16:	80 95       	com	r24
     d18:	70 95       	com	r23
     d1a:	61 95       	neg	r22
     d1c:	7f 4f       	sbci	r23, 0xFF	; 255
     d1e:	8f 4f       	sbci	r24, 0xFF	; 255
     d20:	9f 4f       	sbci	r25, 0xFF	; 255
     d22:	f0 68       	ori	r31, 0x80	; 128
     d24:	3f 2e       	mov	r3, r31
     d26:	2a e0       	ldi	r18, 0x0A	; 10
     d28:	30 e0       	ldi	r19, 0x00	; 0
     d2a:	a3 01       	movw	r20, r6
     d2c:	33 d1       	rcall	.+614    	; 0xf94 <__ultoa_invert>
     d2e:	88 2e       	mov	r8, r24
     d30:	86 18       	sub	r8, r6
     d32:	44 c0       	rjmp	.+136    	; 0xdbc <vfprintf+0x2c6>
     d34:	85 37       	cpi	r24, 0x75	; 117
     d36:	31 f4       	brne	.+12     	; 0xd44 <vfprintf+0x24e>
     d38:	23 2d       	mov	r18, r3
     d3a:	2f 7e       	andi	r18, 0xEF	; 239
     d3c:	b2 2e       	mov	r11, r18
     d3e:	2a e0       	ldi	r18, 0x0A	; 10
     d40:	30 e0       	ldi	r19, 0x00	; 0
     d42:	25 c0       	rjmp	.+74     	; 0xd8e <vfprintf+0x298>
     d44:	93 2d       	mov	r25, r3
     d46:	99 7f       	andi	r25, 0xF9	; 249
     d48:	b9 2e       	mov	r11, r25
     d4a:	8f 36       	cpi	r24, 0x6F	; 111
     d4c:	c1 f0       	breq	.+48     	; 0xd7e <vfprintf+0x288>
     d4e:	18 f4       	brcc	.+6      	; 0xd56 <vfprintf+0x260>
     d50:	88 35       	cpi	r24, 0x58	; 88
     d52:	79 f0       	breq	.+30     	; 0xd72 <vfprintf+0x27c>
     d54:	ae c0       	rjmp	.+348    	; 0xeb2 <vfprintf+0x3bc>
     d56:	80 37       	cpi	r24, 0x70	; 112
     d58:	19 f0       	breq	.+6      	; 0xd60 <vfprintf+0x26a>
     d5a:	88 37       	cpi	r24, 0x78	; 120
     d5c:	21 f0       	breq	.+8      	; 0xd66 <vfprintf+0x270>
     d5e:	a9 c0       	rjmp	.+338    	; 0xeb2 <vfprintf+0x3bc>
     d60:	e9 2f       	mov	r30, r25
     d62:	e0 61       	ori	r30, 0x10	; 16
     d64:	be 2e       	mov	r11, r30
     d66:	b4 fe       	sbrs	r11, 4
     d68:	0d c0       	rjmp	.+26     	; 0xd84 <vfprintf+0x28e>
     d6a:	fb 2d       	mov	r31, r11
     d6c:	f4 60       	ori	r31, 0x04	; 4
     d6e:	bf 2e       	mov	r11, r31
     d70:	09 c0       	rjmp	.+18     	; 0xd84 <vfprintf+0x28e>
     d72:	34 fe       	sbrs	r3, 4
     d74:	0a c0       	rjmp	.+20     	; 0xd8a <vfprintf+0x294>
     d76:	29 2f       	mov	r18, r25
     d78:	26 60       	ori	r18, 0x06	; 6
     d7a:	b2 2e       	mov	r11, r18
     d7c:	06 c0       	rjmp	.+12     	; 0xd8a <vfprintf+0x294>
     d7e:	28 e0       	ldi	r18, 0x08	; 8
     d80:	30 e0       	ldi	r19, 0x00	; 0
     d82:	05 c0       	rjmp	.+10     	; 0xd8e <vfprintf+0x298>
     d84:	20 e1       	ldi	r18, 0x10	; 16
     d86:	30 e0       	ldi	r19, 0x00	; 0
     d88:	02 c0       	rjmp	.+4      	; 0xd8e <vfprintf+0x298>
     d8a:	20 e1       	ldi	r18, 0x10	; 16
     d8c:	32 e0       	ldi	r19, 0x02	; 2
     d8e:	f8 01       	movw	r30, r16
     d90:	b7 fe       	sbrs	r11, 7
     d92:	07 c0       	rjmp	.+14     	; 0xda2 <vfprintf+0x2ac>
     d94:	60 81       	ld	r22, Z
     d96:	71 81       	ldd	r23, Z+1	; 0x01
     d98:	82 81       	ldd	r24, Z+2	; 0x02
     d9a:	93 81       	ldd	r25, Z+3	; 0x03
     d9c:	0c 5f       	subi	r16, 0xFC	; 252
     d9e:	1f 4f       	sbci	r17, 0xFF	; 255
     da0:	06 c0       	rjmp	.+12     	; 0xdae <vfprintf+0x2b8>
     da2:	60 81       	ld	r22, Z
     da4:	71 81       	ldd	r23, Z+1	; 0x01
     da6:	80 e0       	ldi	r24, 0x00	; 0
     da8:	90 e0       	ldi	r25, 0x00	; 0
     daa:	0e 5f       	subi	r16, 0xFE	; 254
     dac:	1f 4f       	sbci	r17, 0xFF	; 255
     dae:	a3 01       	movw	r20, r6
     db0:	f1 d0       	rcall	.+482    	; 0xf94 <__ultoa_invert>
     db2:	88 2e       	mov	r8, r24
     db4:	86 18       	sub	r8, r6
     db6:	fb 2d       	mov	r31, r11
     db8:	ff 77       	andi	r31, 0x7F	; 127
     dba:	3f 2e       	mov	r3, r31
     dbc:	36 fe       	sbrs	r3, 6
     dbe:	0d c0       	rjmp	.+26     	; 0xdda <vfprintf+0x2e4>
     dc0:	23 2d       	mov	r18, r3
     dc2:	2e 7f       	andi	r18, 0xFE	; 254
     dc4:	a2 2e       	mov	r10, r18
     dc6:	89 14       	cp	r8, r9
     dc8:	58 f4       	brcc	.+22     	; 0xde0 <vfprintf+0x2ea>
     dca:	34 fe       	sbrs	r3, 4
     dcc:	0b c0       	rjmp	.+22     	; 0xde4 <vfprintf+0x2ee>
     dce:	32 fc       	sbrc	r3, 2
     dd0:	09 c0       	rjmp	.+18     	; 0xde4 <vfprintf+0x2ee>
     dd2:	83 2d       	mov	r24, r3
     dd4:	8e 7e       	andi	r24, 0xEE	; 238
     dd6:	a8 2e       	mov	r10, r24
     dd8:	05 c0       	rjmp	.+10     	; 0xde4 <vfprintf+0x2ee>
     dda:	b8 2c       	mov	r11, r8
     ddc:	a3 2c       	mov	r10, r3
     dde:	03 c0       	rjmp	.+6      	; 0xde6 <vfprintf+0x2f0>
     de0:	b8 2c       	mov	r11, r8
     de2:	01 c0       	rjmp	.+2      	; 0xde6 <vfprintf+0x2f0>
     de4:	b9 2c       	mov	r11, r9
     de6:	a4 fe       	sbrs	r10, 4
     de8:	0f c0       	rjmp	.+30     	; 0xe08 <vfprintf+0x312>
     dea:	fe 01       	movw	r30, r28
     dec:	e8 0d       	add	r30, r8
     dee:	f1 1d       	adc	r31, r1
     df0:	80 81       	ld	r24, Z
     df2:	80 33       	cpi	r24, 0x30	; 48
     df4:	21 f4       	brne	.+8      	; 0xdfe <vfprintf+0x308>
     df6:	9a 2d       	mov	r25, r10
     df8:	99 7e       	andi	r25, 0xE9	; 233
     dfa:	a9 2e       	mov	r10, r25
     dfc:	09 c0       	rjmp	.+18     	; 0xe10 <vfprintf+0x31a>
     dfe:	a2 fe       	sbrs	r10, 2
     e00:	06 c0       	rjmp	.+12     	; 0xe0e <vfprintf+0x318>
     e02:	b3 94       	inc	r11
     e04:	b3 94       	inc	r11
     e06:	04 c0       	rjmp	.+8      	; 0xe10 <vfprintf+0x31a>
     e08:	8a 2d       	mov	r24, r10
     e0a:	86 78       	andi	r24, 0x86	; 134
     e0c:	09 f0       	breq	.+2      	; 0xe10 <vfprintf+0x31a>
     e0e:	b3 94       	inc	r11
     e10:	a3 fc       	sbrc	r10, 3
     e12:	10 c0       	rjmp	.+32     	; 0xe34 <vfprintf+0x33e>
     e14:	a0 fe       	sbrs	r10, 0
     e16:	06 c0       	rjmp	.+12     	; 0xe24 <vfprintf+0x32e>
     e18:	b2 14       	cp	r11, r2
     e1a:	80 f4       	brcc	.+32     	; 0xe3c <vfprintf+0x346>
     e1c:	28 0c       	add	r2, r8
     e1e:	92 2c       	mov	r9, r2
     e20:	9b 18       	sub	r9, r11
     e22:	0d c0       	rjmp	.+26     	; 0xe3e <vfprintf+0x348>
     e24:	b2 14       	cp	r11, r2
     e26:	58 f4       	brcc	.+22     	; 0xe3e <vfprintf+0x348>
     e28:	b6 01       	movw	r22, r12
     e2a:	80 e2       	ldi	r24, 0x20	; 32
     e2c:	90 e0       	ldi	r25, 0x00	; 0
     e2e:	76 d0       	rcall	.+236    	; 0xf1c <fputc>
     e30:	b3 94       	inc	r11
     e32:	f8 cf       	rjmp	.-16     	; 0xe24 <vfprintf+0x32e>
     e34:	b2 14       	cp	r11, r2
     e36:	18 f4       	brcc	.+6      	; 0xe3e <vfprintf+0x348>
     e38:	2b 18       	sub	r2, r11
     e3a:	02 c0       	rjmp	.+4      	; 0xe40 <vfprintf+0x34a>
     e3c:	98 2c       	mov	r9, r8
     e3e:	21 2c       	mov	r2, r1
     e40:	a4 fe       	sbrs	r10, 4
     e42:	0f c0       	rjmp	.+30     	; 0xe62 <vfprintf+0x36c>
     e44:	b6 01       	movw	r22, r12
     e46:	80 e3       	ldi	r24, 0x30	; 48
     e48:	90 e0       	ldi	r25, 0x00	; 0
     e4a:	68 d0       	rcall	.+208    	; 0xf1c <fputc>
     e4c:	a2 fe       	sbrs	r10, 2
     e4e:	16 c0       	rjmp	.+44     	; 0xe7c <vfprintf+0x386>
     e50:	a1 fc       	sbrc	r10, 1
     e52:	03 c0       	rjmp	.+6      	; 0xe5a <vfprintf+0x364>
     e54:	88 e7       	ldi	r24, 0x78	; 120
     e56:	90 e0       	ldi	r25, 0x00	; 0
     e58:	02 c0       	rjmp	.+4      	; 0xe5e <vfprintf+0x368>
     e5a:	88 e5       	ldi	r24, 0x58	; 88
     e5c:	90 e0       	ldi	r25, 0x00	; 0
     e5e:	b6 01       	movw	r22, r12
     e60:	0c c0       	rjmp	.+24     	; 0xe7a <vfprintf+0x384>
     e62:	8a 2d       	mov	r24, r10
     e64:	86 78       	andi	r24, 0x86	; 134
     e66:	51 f0       	breq	.+20     	; 0xe7c <vfprintf+0x386>
     e68:	a1 fe       	sbrs	r10, 1
     e6a:	02 c0       	rjmp	.+4      	; 0xe70 <vfprintf+0x37a>
     e6c:	8b e2       	ldi	r24, 0x2B	; 43
     e6e:	01 c0       	rjmp	.+2      	; 0xe72 <vfprintf+0x37c>
     e70:	80 e2       	ldi	r24, 0x20	; 32
     e72:	a7 fc       	sbrc	r10, 7
     e74:	8d e2       	ldi	r24, 0x2D	; 45
     e76:	b6 01       	movw	r22, r12
     e78:	90 e0       	ldi	r25, 0x00	; 0
     e7a:	50 d0       	rcall	.+160    	; 0xf1c <fputc>
     e7c:	89 14       	cp	r8, r9
     e7e:	30 f4       	brcc	.+12     	; 0xe8c <vfprintf+0x396>
     e80:	b6 01       	movw	r22, r12
     e82:	80 e3       	ldi	r24, 0x30	; 48
     e84:	90 e0       	ldi	r25, 0x00	; 0
     e86:	4a d0       	rcall	.+148    	; 0xf1c <fputc>
     e88:	9a 94       	dec	r9
     e8a:	f8 cf       	rjmp	.-16     	; 0xe7c <vfprintf+0x386>
     e8c:	8a 94       	dec	r8
     e8e:	f3 01       	movw	r30, r6
     e90:	e8 0d       	add	r30, r8
     e92:	f1 1d       	adc	r31, r1
     e94:	80 81       	ld	r24, Z
     e96:	b6 01       	movw	r22, r12
     e98:	90 e0       	ldi	r25, 0x00	; 0
     e9a:	40 d0       	rcall	.+128    	; 0xf1c <fputc>
     e9c:	81 10       	cpse	r8, r1
     e9e:	f6 cf       	rjmp	.-20     	; 0xe8c <vfprintf+0x396>
     ea0:	22 20       	and	r2, r2
     ea2:	09 f4       	brne	.+2      	; 0xea6 <vfprintf+0x3b0>
     ea4:	4e ce       	rjmp	.-868    	; 0xb42 <vfprintf+0x4c>
     ea6:	b6 01       	movw	r22, r12
     ea8:	80 e2       	ldi	r24, 0x20	; 32
     eaa:	90 e0       	ldi	r25, 0x00	; 0
     eac:	37 d0       	rcall	.+110    	; 0xf1c <fputc>
     eae:	2a 94       	dec	r2
     eb0:	f7 cf       	rjmp	.-18     	; 0xea0 <vfprintf+0x3aa>
     eb2:	f6 01       	movw	r30, r12
     eb4:	86 81       	ldd	r24, Z+6	; 0x06
     eb6:	97 81       	ldd	r25, Z+7	; 0x07
     eb8:	02 c0       	rjmp	.+4      	; 0xebe <vfprintf+0x3c8>
     eba:	8f ef       	ldi	r24, 0xFF	; 255
     ebc:	9f ef       	ldi	r25, 0xFF	; 255
     ebe:	2b 96       	adiw	r28, 0x0b	; 11
     ec0:	0f b6       	in	r0, 0x3f	; 63
     ec2:	f8 94       	cli
     ec4:	de bf       	out	0x3e, r29	; 62
     ec6:	0f be       	out	0x3f, r0	; 63
     ec8:	cd bf       	out	0x3d, r28	; 61
     eca:	df 91       	pop	r29
     ecc:	cf 91       	pop	r28
     ece:	1f 91       	pop	r17
     ed0:	0f 91       	pop	r16
     ed2:	ff 90       	pop	r15
     ed4:	ef 90       	pop	r14
     ed6:	df 90       	pop	r13
     ed8:	cf 90       	pop	r12
     eda:	bf 90       	pop	r11
     edc:	af 90       	pop	r10
     ede:	9f 90       	pop	r9
     ee0:	8f 90       	pop	r8
     ee2:	7f 90       	pop	r7
     ee4:	6f 90       	pop	r6
     ee6:	5f 90       	pop	r5
     ee8:	4f 90       	pop	r4
     eea:	3f 90       	pop	r3
     eec:	2f 90       	pop	r2
     eee:	08 95       	ret

00000ef0 <strnlen_P>:
     ef0:	fc 01       	movw	r30, r24
     ef2:	05 90       	lpm	r0, Z+
     ef4:	61 50       	subi	r22, 0x01	; 1
     ef6:	70 40       	sbci	r23, 0x00	; 0
     ef8:	01 10       	cpse	r0, r1
     efa:	d8 f7       	brcc	.-10     	; 0xef2 <strnlen_P+0x2>
     efc:	80 95       	com	r24
     efe:	90 95       	com	r25
     f00:	8e 0f       	add	r24, r30
     f02:	9f 1f       	adc	r25, r31
     f04:	08 95       	ret

00000f06 <strnlen>:
     f06:	fc 01       	movw	r30, r24
     f08:	61 50       	subi	r22, 0x01	; 1
     f0a:	70 40       	sbci	r23, 0x00	; 0
     f0c:	01 90       	ld	r0, Z+
     f0e:	01 10       	cpse	r0, r1
     f10:	d8 f7       	brcc	.-10     	; 0xf08 <strnlen+0x2>
     f12:	80 95       	com	r24
     f14:	90 95       	com	r25
     f16:	8e 0f       	add	r24, r30
     f18:	9f 1f       	adc	r25, r31
     f1a:	08 95       	ret

00000f1c <fputc>:
     f1c:	0f 93       	push	r16
     f1e:	1f 93       	push	r17
     f20:	cf 93       	push	r28
     f22:	df 93       	push	r29
     f24:	fb 01       	movw	r30, r22
     f26:	23 81       	ldd	r18, Z+3	; 0x03
     f28:	21 fd       	sbrc	r18, 1
     f2a:	03 c0       	rjmp	.+6      	; 0xf32 <fputc+0x16>
     f2c:	8f ef       	ldi	r24, 0xFF	; 255
     f2e:	9f ef       	ldi	r25, 0xFF	; 255
     f30:	2c c0       	rjmp	.+88     	; 0xf8a <fputc+0x6e>
     f32:	22 ff       	sbrs	r18, 2
     f34:	16 c0       	rjmp	.+44     	; 0xf62 <fputc+0x46>
     f36:	46 81       	ldd	r20, Z+6	; 0x06
     f38:	57 81       	ldd	r21, Z+7	; 0x07
     f3a:	24 81       	ldd	r18, Z+4	; 0x04
     f3c:	35 81       	ldd	r19, Z+5	; 0x05
     f3e:	42 17       	cp	r20, r18
     f40:	53 07       	cpc	r21, r19
     f42:	44 f4       	brge	.+16     	; 0xf54 <fputc+0x38>
     f44:	a0 81       	ld	r26, Z
     f46:	b1 81       	ldd	r27, Z+1	; 0x01
     f48:	9d 01       	movw	r18, r26
     f4a:	2f 5f       	subi	r18, 0xFF	; 255
     f4c:	3f 4f       	sbci	r19, 0xFF	; 255
     f4e:	31 83       	std	Z+1, r19	; 0x01
     f50:	20 83       	st	Z, r18
     f52:	8c 93       	st	X, r24
     f54:	26 81       	ldd	r18, Z+6	; 0x06
     f56:	37 81       	ldd	r19, Z+7	; 0x07
     f58:	2f 5f       	subi	r18, 0xFF	; 255
     f5a:	3f 4f       	sbci	r19, 0xFF	; 255
     f5c:	37 83       	std	Z+7, r19	; 0x07
     f5e:	26 83       	std	Z+6, r18	; 0x06
     f60:	14 c0       	rjmp	.+40     	; 0xf8a <fputc+0x6e>
     f62:	8b 01       	movw	r16, r22
     f64:	ec 01       	movw	r28, r24
     f66:	fb 01       	movw	r30, r22
     f68:	00 84       	ldd	r0, Z+8	; 0x08
     f6a:	f1 85       	ldd	r31, Z+9	; 0x09
     f6c:	e0 2d       	mov	r30, r0
     f6e:	09 95       	icall
     f70:	89 2b       	or	r24, r25
     f72:	e1 f6       	brne	.-72     	; 0xf2c <fputc+0x10>
     f74:	d8 01       	movw	r26, r16
     f76:	16 96       	adiw	r26, 0x06	; 6
     f78:	8d 91       	ld	r24, X+
     f7a:	9c 91       	ld	r25, X
     f7c:	17 97       	sbiw	r26, 0x07	; 7
     f7e:	01 96       	adiw	r24, 0x01	; 1
     f80:	17 96       	adiw	r26, 0x07	; 7
     f82:	9c 93       	st	X, r25
     f84:	8e 93       	st	-X, r24
     f86:	16 97       	sbiw	r26, 0x06	; 6
     f88:	ce 01       	movw	r24, r28
     f8a:	df 91       	pop	r29
     f8c:	cf 91       	pop	r28
     f8e:	1f 91       	pop	r17
     f90:	0f 91       	pop	r16
     f92:	08 95       	ret

00000f94 <__ultoa_invert>:
     f94:	fa 01       	movw	r30, r20
     f96:	aa 27       	eor	r26, r26
     f98:	28 30       	cpi	r18, 0x08	; 8
     f9a:	51 f1       	breq	.+84     	; 0xff0 <__ultoa_invert+0x5c>
     f9c:	20 31       	cpi	r18, 0x10	; 16
     f9e:	81 f1       	breq	.+96     	; 0x1000 <__DATA_REGION_LENGTH__>
     fa0:	e8 94       	clt
     fa2:	6f 93       	push	r22
     fa4:	6e 7f       	andi	r22, 0xFE	; 254
     fa6:	6e 5f       	subi	r22, 0xFE	; 254
     fa8:	7f 4f       	sbci	r23, 0xFF	; 255
     faa:	8f 4f       	sbci	r24, 0xFF	; 255
     fac:	9f 4f       	sbci	r25, 0xFF	; 255
     fae:	af 4f       	sbci	r26, 0xFF	; 255
     fb0:	b1 e0       	ldi	r27, 0x01	; 1
     fb2:	3e d0       	rcall	.+124    	; 0x1030 <__DATA_REGION_LENGTH__+0x30>
     fb4:	b4 e0       	ldi	r27, 0x04	; 4
     fb6:	3c d0       	rcall	.+120    	; 0x1030 <__DATA_REGION_LENGTH__+0x30>
     fb8:	67 0f       	add	r22, r23
     fba:	78 1f       	adc	r23, r24
     fbc:	89 1f       	adc	r24, r25
     fbe:	9a 1f       	adc	r25, r26
     fc0:	a1 1d       	adc	r26, r1
     fc2:	68 0f       	add	r22, r24
     fc4:	79 1f       	adc	r23, r25
     fc6:	8a 1f       	adc	r24, r26
     fc8:	91 1d       	adc	r25, r1
     fca:	a1 1d       	adc	r26, r1
     fcc:	6a 0f       	add	r22, r26
     fce:	71 1d       	adc	r23, r1
     fd0:	81 1d       	adc	r24, r1
     fd2:	91 1d       	adc	r25, r1
     fd4:	a1 1d       	adc	r26, r1
     fd6:	20 d0       	rcall	.+64     	; 0x1018 <__DATA_REGION_LENGTH__+0x18>
     fd8:	09 f4       	brne	.+2      	; 0xfdc <__ultoa_invert+0x48>
     fda:	68 94       	set
     fdc:	3f 91       	pop	r19
     fde:	2a e0       	ldi	r18, 0x0A	; 10
     fe0:	26 9f       	mul	r18, r22
     fe2:	11 24       	eor	r1, r1
     fe4:	30 19       	sub	r19, r0
     fe6:	30 5d       	subi	r19, 0xD0	; 208
     fe8:	31 93       	st	Z+, r19
     fea:	de f6       	brtc	.-74     	; 0xfa2 <__ultoa_invert+0xe>
     fec:	cf 01       	movw	r24, r30
     fee:	08 95       	ret
     ff0:	46 2f       	mov	r20, r22
     ff2:	47 70       	andi	r20, 0x07	; 7
     ff4:	40 5d       	subi	r20, 0xD0	; 208
     ff6:	41 93       	st	Z+, r20
     ff8:	b3 e0       	ldi	r27, 0x03	; 3
     ffa:	0f d0       	rcall	.+30     	; 0x101a <__DATA_REGION_LENGTH__+0x1a>
     ffc:	c9 f7       	brne	.-14     	; 0xff0 <__ultoa_invert+0x5c>
     ffe:	f6 cf       	rjmp	.-20     	; 0xfec <__ultoa_invert+0x58>
    1000:	46 2f       	mov	r20, r22
    1002:	4f 70       	andi	r20, 0x0F	; 15
    1004:	40 5d       	subi	r20, 0xD0	; 208
    1006:	4a 33       	cpi	r20, 0x3A	; 58
    1008:	18 f0       	brcs	.+6      	; 0x1010 <__DATA_REGION_LENGTH__+0x10>
    100a:	49 5d       	subi	r20, 0xD9	; 217
    100c:	31 fd       	sbrc	r19, 1
    100e:	40 52       	subi	r20, 0x20	; 32
    1010:	41 93       	st	Z+, r20
    1012:	02 d0       	rcall	.+4      	; 0x1018 <__DATA_REGION_LENGTH__+0x18>
    1014:	a9 f7       	brne	.-22     	; 0x1000 <__DATA_REGION_LENGTH__>
    1016:	ea cf       	rjmp	.-44     	; 0xfec <__ultoa_invert+0x58>
    1018:	b4 e0       	ldi	r27, 0x04	; 4
    101a:	a6 95       	lsr	r26
    101c:	97 95       	ror	r25
    101e:	87 95       	ror	r24
    1020:	77 95       	ror	r23
    1022:	67 95       	ror	r22
    1024:	ba 95       	dec	r27
    1026:	c9 f7       	brne	.-14     	; 0x101a <__DATA_REGION_LENGTH__+0x1a>
    1028:	00 97       	sbiw	r24, 0x00	; 0
    102a:	61 05       	cpc	r22, r1
    102c:	71 05       	cpc	r23, r1
    102e:	08 95       	ret
    1030:	9b 01       	movw	r18, r22
    1032:	ac 01       	movw	r20, r24
    1034:	0a 2e       	mov	r0, r26
    1036:	06 94       	lsr	r0
    1038:	57 95       	ror	r21
    103a:	47 95       	ror	r20
    103c:	37 95       	ror	r19
    103e:	27 95       	ror	r18
    1040:	ba 95       	dec	r27
    1042:	c9 f7       	brne	.-14     	; 0x1036 <__DATA_REGION_LENGTH__+0x36>
    1044:	62 0f       	add	r22, r18
    1046:	73 1f       	adc	r23, r19
    1048:	84 1f       	adc	r24, r20
    104a:	95 1f       	adc	r25, r21
    104c:	a0 1d       	adc	r26, r0
    104e:	08 95       	ret

00001050 <_exit>:
    1050:	f8 94       	cli

00001052 <__stop_program>:
    1052:	ff cf       	rjmp	.-2      	; 0x1052 <__stop_program>
