{
  "design": {
    "design_info": {
      "boundary_crc": "0x11799A968303D6EE",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../FPGA_projekt.gen/sources_1/bd/SPI",
      "name": "SPI",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.2",
      "validated": "true"
    },
    "design_tree": {
      "shift_register_input": "",
      "latch_0": "",
      "Prescaler": "",
      "NOT_gate_0": ""
    },
    "ports": {
      "mosi": {
        "direction": "I"
      },
      "SPI_chip_select": {
        "direction": "I"
      },
      "rst": {
        "direction": "I"
      },
      "encoder_in": {
        "type": "data",
        "direction": "I",
        "left": "15",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "miso": {
        "direction": "O"
      },
      "SPI_sample": {
        "direction": "I"
      },
      "SPI_out": {
        "direction": "O",
        "left": "15",
        "right": "0"
      }
    },
    "components": {
      "shift_register_input": {
        "vlnv": "xilinx.com:module_ref:shift_register_generic:1.0",
        "ip_revision": "1",
        "xci_name": "SPI_shift_register_input_1",
        "xci_path": "ip\\SPI_shift_register_input_1\\SPI_shift_register_input_1.xci",
        "inst_hier_path": "shift_register_input",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "shift_register_generic",
          "boundary_crc": "0x0"
        },
        "ports": {
          "sample": {
            "direction": "I"
          },
          "chip_select": {
            "direction": "I"
          },
          "register_in": {
            "direction": "I",
            "left": "15",
            "right": "0",
            "parameters": {
              "LAYERED_METADATA": {
                "value": "undef",
                "value_src": "default_prop"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "data": {
            "direction": "I"
          },
          "register_out": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "carry_out": {
            "direction": "O"
          }
        }
      },
      "latch_0": {
        "vlnv": "xilinx.com:module_ref:latch:1.0",
        "ip_revision": "1",
        "xci_name": "SPI_latch_0_0",
        "xci_path": "ip\\SPI_latch_0_0\\SPI_latch_0_0.xci",
        "inst_hier_path": "latch_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "latch",
          "boundary_crc": "0x0"
        },
        "ports": {
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "cnt": {
            "direction": "I"
          },
          "D": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "Q": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "Prescaler": {
        "vlnv": "xilinx.com:module_ref:enable_counter:1.0",
        "ip_revision": "1",
        "xci_name": "SPI_enable_counter_0_0",
        "xci_path": "ip\\SPI_enable_counter_0_0\\SPI_enable_counter_0_0.xci",
        "inst_hier_path": "Prescaler",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "enable_counter",
          "boundary_crc": "0x0"
        },
        "ports": {
          "en": {
            "direction": "I"
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "sample": {
            "direction": "I"
          },
          "cnt": {
            "direction": "O"
          }
        }
      },
      "NOT_gate_0": {
        "vlnv": "xilinx.com:module_ref:NOT_gate:1.0",
        "ip_revision": "1",
        "xci_name": "SPI_NOT_gate_0_0",
        "xci_path": "ip\\SPI_NOT_gate_0_0\\SPI_NOT_gate_0_0.xci",
        "inst_hier_path": "NOT_gate_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "NOT_gate",
          "boundary_crc": "0x0"
        },
        "ports": {
          "A": {
            "direction": "I"
          },
          "B": {
            "direction": "O"
          }
        }
      }
    },
    "nets": {
      "MC_data_1": {
        "ports": [
          "mosi",
          "shift_register_input/data"
        ]
      },
      "NOT_gate_0_B": {
        "ports": [
          "NOT_gate_0/B",
          "Prescaler/en"
        ]
      },
      "SPI_chip_select_1": {
        "ports": [
          "SPI_chip_select",
          "NOT_gate_0/A",
          "shift_register_input/chip_select"
        ]
      },
      "clock_1": {
        "ports": [
          "SPI_sample",
          "shift_register_input/sample",
          "Prescaler/sample"
        ]
      },
      "enable_counter_0_cnt": {
        "ports": [
          "Prescaler/cnt",
          "latch_0/cnt"
        ]
      },
      "encoder_in_1": {
        "ports": [
          "encoder_in",
          "shift_register_input/register_in"
        ]
      },
      "latch_0_Q": {
        "ports": [
          "latch_0/Q",
          "SPI_out"
        ]
      },
      "rst_1": {
        "ports": [
          "rst",
          "latch_0/rst",
          "shift_register_input/rst",
          "Prescaler/rst"
        ]
      },
      "shift_register_input_carry_out": {
        "ports": [
          "shift_register_input/carry_out",
          "miso"
        ]
      },
      "shift_register_input_register_out": {
        "ports": [
          "shift_register_input/register_out",
          "latch_0/D"
        ]
      }
    }
  }
}