# Generated by Yosys 0.60 (git sha1 5bafeb77d, clang++ 18.1.8 -fPIC -O3)
autoidx 9
module \gold.simple_immediate_assert_statement
  attribute \keep 1
  wire \clk
  attribute \keep 1
  wire input 1 \__pi_clk
  connect \clk \__pi_clk
end
module \gate.simple_immediate_assert_statement
  attribute \keep 1
  wire \clk
  attribute \keep 1
  wire input 1 \__pi_clk
  connect \clk \__pi_clk
end
