Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Thu Oct 26 15:02:45 2023
| Host         : DESKTOP-9A79UKU running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7k325tl
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    66 |
|    Minimum number of control sets                        |    66 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   124 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    66 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     2 |
| >= 16              |    45 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              84 |           44 |
| No           | No                    | Yes                    |             205 |           66 |
| No           | Yes                   | No                     |              68 |           26 |
| Yes          | No                    | No                     |            1445 |          675 |
| Yes          | No                    | Yes                    |            1092 |          469 |
| Yes          | Yes                   | No                     |              62 |           17 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+-----------------------------------------------------+------------------------------------------------+------------------+----------------+--------------+
|    Clock Signal   |                    Enable Signal                    |                Set/Reset Signal                | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------+-----------------------------------------------------+------------------------------------------------+------------------+----------------+--------------+
|  debug_clk        |                                                     |                                                |                2 |              4 |         2.00 |
| ~debug_clk        | core/exp_unit/FSM_onehot_next_state[1]_i_2_n_0      | core/exp_unit/FSM_onehot_next_state[1]_i_1_n_0 |                1 |              4 |         4.00 |
| ~debug_clk        | core/exp_unit/csr/E[0]                              | core/exp_unit/csr_raddr0                       |                3 |              4 |         1.33 |
|  CLK_GEN/CLK_OUT3 | DISPLAY/P2S_LED/data_count[3]_i_1__0_n_0            | rst_all                                        |                1 |              4 |         4.00 |
| ~debug_clk        | core/exp_unit/csr/FSM_onehot_next_state_reg[0][0]   |                                                |                2 |              5 |         2.50 |
|  CLK_GEN/CLK_OUT3 | BTN_SCAN/p_0_in                                     |                                                |                1 |              5 |         5.00 |
|  CLK_GEN/CLK_OUT1 |                                                     | vga/U12/v_count_reg[8]_0                       |                2 |              5 |         2.50 |
| ~debug_clk        |                                                     |                                                |                4 |              6 |         1.50 |
|  CLK_GEN/CLK_OUT3 | DISPLAY/P2S_SEG/next_data_count                     | rst_all                                        |                2 |              6 |         3.00 |
|  CLK_GEN/CLK_OUT1 | vga/U12/E[0]                                        |                                                |                6 |              7 |         1.17 |
|  CLK_GEN/CLK_OUT3 | DISPLAY/P2S_LED/buff_0                              | DISPLAY/P2S_LED/buff[16]_i_1_n_0               |                1 |              7 |         7.00 |
|  debug_clk        | core/reg_IF_ID/rst_all_reg                          | core/reg_IF_ID/rst_all_reg_0                   |                3 |              9 |         3.00 |
|  debug_clk        | core/reg_IF_ID/flush_def_reg[0]                     | rst_all                                        |                3 |             10 |         3.33 |
|  CLK_GEN/CLK_OUT3 |                                                     | vga/U12/h_count[9]_i_1_n_0                     |                5 |             10 |         2.00 |
|  CLK_GEN/CLK_OUT3 | vga/U12/v_count__30                                 |                                                |                5 |             10 |         2.00 |
|  CLK_GEN/CLK_OUT3 | DISPLAY/P2S_LED/buff_0                              |                                                |                3 |             10 |         3.33 |
|  CLK_GEN/CLK_OUT3 |                                                     | vga/U12/rdn_reg_n_0                            |                2 |             12 |         6.00 |
|  CLK_GEN/CLK_OUT3 | DISPLAY/P2S_SEG/buff                                | DISPLAY/P2S_SEG/buff[64]_i_1_n_0               |                3 |             13 |         4.33 |
|  CLK_GEN/CLK_OUT1 |                                                     | vga/U12/v_count_reg[8]_15                      |                8 |             13 |         1.62 |
|  CLK_GEN/CLK_OUT3 | DISPLAY/P2S_SEG/buff                                |                                                |                2 |             14 |         7.00 |
|  CLK_GEN/CLK_OUT3 | DISPLAY/P2S_SEG/buff                                | DISPLAY/P2S_SEG/buff[63]_i_1_n_0               |                3 |             15 |         5.00 |
|  CLK_GEN/CLK_OUT4 |                                                     |                                                |                6 |             17 |         2.83 |
|  CLK_GEN/CLK_OUT3 |                                                     |                                                |               11 |             26 |         2.36 |
|  CLK_GEN/CLK_OUT3 |                                                     | rst_all                                        |                9 |             28 |         3.11 |
|  CLK_GEN/CLK_OUT1 |                                                     |                                                |               21 |             31 |         1.48 |
|  debug_clk        | core/exp_unit/csr/CSR[15][31]_i_1_n_0               | rst_all                                        |               12 |             32 |         2.67 |
|  debug_clk        | core/exp_unit/csr/CSR[3][31]_i_1_n_0                | rst_all                                        |               16 |             32 |         2.00 |
| ~debug_clk        | core/reg_MEM_WB/RegWrite_WB_reg_0[0]                | rst_all                                        |               13 |             32 |         2.46 |
| ~debug_clk        | core/reg_MEM_WB/RegWrite_WB_reg_1[0]                | rst_all                                        |               12 |             32 |         2.67 |
| ~debug_clk        | core/reg_MEM_WB/RegWrite_WB_reg_10[0]               | rst_all                                        |               12 |             32 |         2.67 |
| ~debug_clk        | core/reg_MEM_WB/RegWrite_WB_reg_11[0]               | rst_all                                        |               14 |             32 |         2.29 |
| ~debug_clk        | core/reg_MEM_WB/RegWrite_WB_reg_12[0]               | rst_all                                        |               15 |             32 |         2.13 |
| ~debug_clk        | core/reg_MEM_WB/RegWrite_WB_reg_13[0]               | rst_all                                        |               11 |             32 |         2.91 |
|  debug_clk        | core/exp_unit/csr/CSR[7][31]_i_1_n_0                | rst_all                                        |               15 |             32 |         2.13 |
| ~debug_clk        | core/reg_MEM_WB/RegWrite_WB_reg_2[0]                | rst_all                                        |               13 |             32 |         2.46 |
| ~debug_clk        | core/reg_MEM_WB/RegWrite_WB_reg_3[0]                | rst_all                                        |               13 |             32 |         2.46 |
| ~debug_clk        | core/reg_MEM_WB/RegWrite_WB_reg_4[0]                | rst_all                                        |               12 |             32 |         2.67 |
| ~debug_clk        | core/reg_MEM_WB/RegWrite_WB_reg_5[0]                | rst_all                                        |               13 |             32 |         2.46 |
| ~debug_clk        | core/reg_MEM_WB/RegWrite_WB_reg_8[0]                | rst_all                                        |               12 |             32 |         2.67 |
| ~debug_clk        | core/reg_MEM_WB/RegWrite_WB_reg_9[0]                | rst_all                                        |               13 |             32 |         2.46 |
| ~debug_clk        | core/reg_MEM_WB/RegWrite_WB_reg_7[0]                | rst_all                                        |               11 |             32 |         2.91 |
| ~debug_clk        | core/reg_MEM_WB/RegWrite_WB_reg_6[0]                | rst_all                                        |               12 |             32 |         2.67 |
| ~debug_clk        | core/exp_unit/csr/FSM_onehot_next_state_reg[0]_0[0] |                                                |               18 |             32 |         1.78 |
|  debug_clk        | core/reg_IF_ID/PCurrent_ID[31]_i_1_n_0              | rst_all                                        |               19 |             32 |         1.68 |
|  debug_clk        | core/exp_unit/csr/CSR[0][31]_i_1_n_0                | rst_all                                        |               13 |             32 |         2.46 |
|  debug_clk        | core/exp_unit/csr/CSR[9][31]_i_1_n_0                | rst_all                                        |               14 |             32 |         2.29 |
|  debug_clk        | core/exp_unit/csr/CSR[1][31]_i_1_n_0                | rst_all                                        |               13 |             32 |         2.46 |
|  debug_clk        | core/exp_unit/csr/CSR[2][31]_i_1_n_0                | rst_all                                        |               13 |             32 |         2.46 |
|  debug_clk        | core/exp_unit/csr/CSR[13][31]_i_1_n_0               | rst_all                                        |               15 |             32 |         2.13 |
|  debug_clk        | core/exp_unit/csr/CSR[4][31]_i_1_n_0                | rst_all                                        |               15 |             32 |         2.13 |
| ~debug_clk        | core/reg_MEM_WB/RegWrite_WB_reg_14[0]               | rst_all                                        |               12 |             32 |         2.67 |
|  debug_clk        | core/exp_unit/csr/CSR[5][31]_i_1_n_0                | rst_all                                        |               18 |             32 |         1.78 |
|  debug_clk        | core/exp_unit/csr/CSR[12][31]_i_1_n_0               | rst_all                                        |               14 |             32 |         2.29 |
|  debug_clk        | core/exp_unit/csr/CSR[6][31]_i_1_n_0                | rst_all                                        |               14 |             32 |         2.29 |
|  debug_clk        | core/exp_unit/csr/CSR[10][31]_i_1_n_0               | rst_all                                        |               15 |             32 |         2.13 |
|  debug_clk        | core/exp_unit/csr/CSR[11][31]_i_1_n_0               | rst_all                                        |               14 |             32 |         2.29 |
|  debug_clk        | core/exp_unit/csr/CSR[14][31]_i_1_n_0               | rst_all                                        |               15 |             32 |         2.13 |
|  debug_clk        | core/exp_unit/csr/CSR[8][31]_i_1_n_0                | rst_all                                        |               16 |             32 |         2.00 |
| ~debug_clk        | core/exp_unit/csr/FSM_onehot_next_state_reg[2][0]   |                                                |               22 |             38 |         1.73 |
|  CLK_GEN/CLK_OUT1 | vga/U12/should_latch_debug_data                     |                                                |                6 |             44 |         7.33 |
|  debug_clk        | core/reg_IF_ID/E[0]                                 | rst_all                                        |               27 |             58 |         2.15 |
|  debug_clk        | core/reg_EXE_MEM/E[0]                               |                                                |               21 |             65 |         3.10 |
|  debug_clk        | core/reg_IF_ID/rst_all_reg                          |                                                |               46 |             97 |         2.11 |
|  debug_clk        | core/reg_ID_EX/rst_all_reg                          |                                                |               78 |            145 |         1.86 |
|  debug_clk        |                                                     | rst_all                                        |               66 |            205 |         3.11 |
| ~debug_clk        | core/reg_EXE_MEM/ALUO_MEM_reg[26]_0[0]              |                                                |              471 |           1024 |         2.17 |
+-------------------+-----------------------------------------------------+------------------------------------------------+------------------+----------------+--------------+


