Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Jun  4 14:38:15 2019
| Host         : X220Arch running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file blink_timing_summary_routed.rpt -pb blink_timing_summary_routed.pb -rpx blink_timing_summary_routed.rpx -warn_on_violation
| Design       : blink
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.589        0.000                      0                   26        0.261        0.000                      0                   26        3.500        0.000                       0                    27  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.589        0.000                      0                   26        0.261        0.000                      0                   26        3.500        0.000                       0                    27  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.589ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.589ns  (required time - arrival time)
  Source:                 cnt23_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt23_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.412ns  (logic 1.920ns (79.615%)  route 0.492ns (20.384%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.625ns = ( 13.625 - 8.000 ) 
    Source Clock Delay      (SCD):    6.132ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          2.058     6.132    CLK_IBUF_BUFG
    SLICE_X113Y101       FDRE                                         r  cnt23_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y101       FDRE (Prop_fdre_C_Q)         0.456     6.588 r  cnt23_reg[1]/Q
                         net (fo=2, routed)           0.492     7.079    cnt23_reg[1]
    SLICE_X113Y101       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.753 r  cnt23_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.753    cnt23_reg[0]_i_1_n_0
    SLICE_X113Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.867 r  cnt23_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.867    cnt23_reg[4]_i_1_n_0
    SLICE_X113Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.981 r  cnt23_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.981    cnt23_reg[8]_i_1_n_0
    SLICE_X113Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.095 r  cnt23_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.095    cnt23_reg[12]_i_1_n_0
    SLICE_X113Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.209 r  cnt23_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.209    cnt23_reg[16]_i_1_n_0
    SLICE_X113Y106       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.543 r  cnt23_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.543    cnt23_reg[20]_i_1_n_6
    SLICE_X113Y106       FDRE                                         r  cnt23_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.860    13.625    CLK_IBUF_BUFG
    SLICE_X113Y106       FDRE                                         r  cnt23_reg[21]/C
                         clock pessimism              0.481    14.106    
                         clock uncertainty           -0.035    14.070    
    SLICE_X113Y106       FDRE (Setup_fdre_C_D)        0.062    14.132    cnt23_reg[21]
  -------------------------------------------------------------------
                         required time                         14.132    
                         arrival time                          -8.543    
  -------------------------------------------------------------------
                         slack                                  5.589    

Slack (MET) :             5.597ns  (required time - arrival time)
  Source:                 cnt23_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.425ns  (logic 0.704ns (29.033%)  route 1.721ns (70.967%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.626ns = ( 13.626 - 8.000 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          2.057     6.131    CLK_IBUF_BUFG
    SLICE_X113Y103       FDRE                                         r  cnt23_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y103       FDRE (Prop_fdre_C_Q)         0.456     6.587 r  cnt23_reg[10]/Q
                         net (fo=2, routed)           0.890     7.477    cnt23_reg[10]
    SLICE_X112Y103       LUT6 (Prop_lut6_I1_O)        0.124     7.601 r  cnt3[2]_i_5/O
                         net (fo=3, routed)           0.831     8.431    cnt3[2]_i_5_n_0
    SLICE_X112Y102       LUT6 (Prop_lut6_I3_O)        0.124     8.555 r  cnt3[2]_i_1/O
                         net (fo=1, routed)           0.000     8.555    cnt3[2]_i_1_n_0
    SLICE_X112Y102       FDRE                                         r  cnt3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.861    13.626    CLK_IBUF_BUFG
    SLICE_X112Y102       FDRE                                         r  cnt3_reg[2]/C
                         clock pessimism              0.481    14.107    
                         clock uncertainty           -0.035    14.071    
    SLICE_X112Y102       FDRE (Setup_fdre_C_D)        0.081    14.152    cnt3_reg[2]
  -------------------------------------------------------------------
                         required time                         14.152    
                         arrival time                          -8.555    
  -------------------------------------------------------------------
                         slack                                  5.597    

Slack (MET) :             5.606ns  (required time - arrival time)
  Source:                 cnt23_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.412ns  (logic 0.704ns (29.187%)  route 1.708ns (70.813%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.626ns = ( 13.626 - 8.000 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          2.057     6.131    CLK_IBUF_BUFG
    SLICE_X113Y105       FDRE                                         r  cnt23_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y105       FDRE (Prop_fdre_C_Q)         0.456     6.587 f  cnt23_reg[17]/Q
                         net (fo=2, routed)           0.881     7.467    cnt23_reg[17]
    SLICE_X112Y104       LUT6 (Prop_lut6_I5_O)        0.124     7.591 r  cnt3[2]_i_3/O
                         net (fo=3, routed)           0.827     8.419    cnt3[2]_i_3_n_0
    SLICE_X112Y102       LUT6 (Prop_lut6_I1_O)        0.124     8.543 r  cnt3[1]_i_1/O
                         net (fo=1, routed)           0.000     8.543    cnt3[1]_i_1_n_0
    SLICE_X112Y102       FDRE                                         r  cnt3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.861    13.626    CLK_IBUF_BUFG
    SLICE_X112Y102       FDRE                                         r  cnt3_reg[1]/C
                         clock pessimism              0.481    14.107    
                         clock uncertainty           -0.035    14.071    
    SLICE_X112Y102       FDRE (Setup_fdre_C_D)        0.077    14.148    cnt3_reg[1]
  -------------------------------------------------------------------
                         required time                         14.148    
                         arrival time                          -8.543    
  -------------------------------------------------------------------
                         slack                                  5.606    

Slack (MET) :             5.609ns  (required time - arrival time)
  Source:                 cnt23_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.409ns  (logic 0.704ns (29.218%)  route 1.705ns (70.782%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.625ns = ( 13.625 - 8.000 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          2.057     6.131    CLK_IBUF_BUFG
    SLICE_X113Y106       FDRE                                         r  cnt23_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y106       FDRE (Prop_fdre_C_Q)         0.456     6.587 r  cnt23_reg[21]/Q
                         net (fo=2, routed)           0.881     7.467    cnt23_reg[21]
    SLICE_X112Y105       LUT5 (Prop_lut5_I3_O)        0.124     7.591 r  cnt3[2]_i_4/O
                         net (fo=3, routed)           0.825     8.416    cnt3[2]_i_4_n_0
    SLICE_X112Y103       LUT6 (Prop_lut6_I2_O)        0.124     8.540 r  cnt3[0]_i_1/O
                         net (fo=1, routed)           0.000     8.540    cnt3[0]_i_1_n_0
    SLICE_X112Y103       FDRE                                         r  cnt3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.860    13.625    CLK_IBUF_BUFG
    SLICE_X112Y103       FDRE                                         r  cnt3_reg[0]/C
                         clock pessimism              0.481    14.106    
                         clock uncertainty           -0.035    14.070    
    SLICE_X112Y103       FDRE (Setup_fdre_C_D)        0.079    14.149    cnt3_reg[0]
  -------------------------------------------------------------------
                         required time                         14.149    
                         arrival time                          -8.540    
  -------------------------------------------------------------------
                         slack                                  5.609    

Slack (MET) :             5.684ns  (required time - arrival time)
  Source:                 cnt23_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt23_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.317ns  (logic 1.825ns (78.780%)  route 0.492ns (21.220%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.625ns = ( 13.625 - 8.000 ) 
    Source Clock Delay      (SCD):    6.132ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          2.058     6.132    CLK_IBUF_BUFG
    SLICE_X113Y101       FDRE                                         r  cnt23_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y101       FDRE (Prop_fdre_C_Q)         0.456     6.588 r  cnt23_reg[1]/Q
                         net (fo=2, routed)           0.492     7.079    cnt23_reg[1]
    SLICE_X113Y101       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.753 r  cnt23_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.753    cnt23_reg[0]_i_1_n_0
    SLICE_X113Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.867 r  cnt23_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.867    cnt23_reg[4]_i_1_n_0
    SLICE_X113Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.981 r  cnt23_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.981    cnt23_reg[8]_i_1_n_0
    SLICE_X113Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.095 r  cnt23_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.095    cnt23_reg[12]_i_1_n_0
    SLICE_X113Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.209 r  cnt23_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.209    cnt23_reg[16]_i_1_n_0
    SLICE_X113Y106       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.448 r  cnt23_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.448    cnt23_reg[20]_i_1_n_5
    SLICE_X113Y106       FDRE                                         r  cnt23_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.860    13.625    CLK_IBUF_BUFG
    SLICE_X113Y106       FDRE                                         r  cnt23_reg[22]/C
                         clock pessimism              0.481    14.106    
                         clock uncertainty           -0.035    14.070    
    SLICE_X113Y106       FDRE (Setup_fdre_C_D)        0.062    14.132    cnt23_reg[22]
  -------------------------------------------------------------------
                         required time                         14.132    
                         arrival time                          -8.448    
  -------------------------------------------------------------------
                         slack                                  5.684    

Slack (MET) :             5.700ns  (required time - arrival time)
  Source:                 cnt23_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt23_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.301ns  (logic 1.809ns (78.632%)  route 0.492ns (21.368%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.625ns = ( 13.625 - 8.000 ) 
    Source Clock Delay      (SCD):    6.132ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          2.058     6.132    CLK_IBUF_BUFG
    SLICE_X113Y101       FDRE                                         r  cnt23_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y101       FDRE (Prop_fdre_C_Q)         0.456     6.588 r  cnt23_reg[1]/Q
                         net (fo=2, routed)           0.492     7.079    cnt23_reg[1]
    SLICE_X113Y101       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.753 r  cnt23_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.753    cnt23_reg[0]_i_1_n_0
    SLICE_X113Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.867 r  cnt23_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.867    cnt23_reg[4]_i_1_n_0
    SLICE_X113Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.981 r  cnt23_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.981    cnt23_reg[8]_i_1_n_0
    SLICE_X113Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.095 r  cnt23_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.095    cnt23_reg[12]_i_1_n_0
    SLICE_X113Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.209 r  cnt23_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.209    cnt23_reg[16]_i_1_n_0
    SLICE_X113Y106       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.432 r  cnt23_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.432    cnt23_reg[20]_i_1_n_7
    SLICE_X113Y106       FDRE                                         r  cnt23_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.860    13.625    CLK_IBUF_BUFG
    SLICE_X113Y106       FDRE                                         r  cnt23_reg[20]/C
                         clock pessimism              0.481    14.106    
                         clock uncertainty           -0.035    14.070    
    SLICE_X113Y106       FDRE (Setup_fdre_C_D)        0.062    14.132    cnt23_reg[20]
  -------------------------------------------------------------------
                         required time                         14.132    
                         arrival time                          -8.432    
  -------------------------------------------------------------------
                         slack                                  5.700    

Slack (MET) :             5.703ns  (required time - arrival time)
  Source:                 cnt23_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt23_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.298ns  (logic 1.806ns (78.604%)  route 0.492ns (21.396%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.625ns = ( 13.625 - 8.000 ) 
    Source Clock Delay      (SCD):    6.132ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          2.058     6.132    CLK_IBUF_BUFG
    SLICE_X113Y101       FDRE                                         r  cnt23_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y101       FDRE (Prop_fdre_C_Q)         0.456     6.588 r  cnt23_reg[1]/Q
                         net (fo=2, routed)           0.492     7.079    cnt23_reg[1]
    SLICE_X113Y101       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.753 r  cnt23_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.753    cnt23_reg[0]_i_1_n_0
    SLICE_X113Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.867 r  cnt23_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.867    cnt23_reg[4]_i_1_n_0
    SLICE_X113Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.981 r  cnt23_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.981    cnt23_reg[8]_i_1_n_0
    SLICE_X113Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.095 r  cnt23_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.095    cnt23_reg[12]_i_1_n_0
    SLICE_X113Y105       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.429 r  cnt23_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.429    cnt23_reg[16]_i_1_n_6
    SLICE_X113Y105       FDRE                                         r  cnt23_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.860    13.625    CLK_IBUF_BUFG
    SLICE_X113Y105       FDRE                                         r  cnt23_reg[17]/C
                         clock pessimism              0.481    14.106    
                         clock uncertainty           -0.035    14.070    
    SLICE_X113Y105       FDRE (Setup_fdre_C_D)        0.062    14.132    cnt23_reg[17]
  -------------------------------------------------------------------
                         required time                         14.132    
                         arrival time                          -8.429    
  -------------------------------------------------------------------
                         slack                                  5.703    

Slack (MET) :             5.724ns  (required time - arrival time)
  Source:                 cnt23_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt23_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.277ns  (logic 1.785ns (78.407%)  route 0.492ns (21.593%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.625ns = ( 13.625 - 8.000 ) 
    Source Clock Delay      (SCD):    6.132ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          2.058     6.132    CLK_IBUF_BUFG
    SLICE_X113Y101       FDRE                                         r  cnt23_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y101       FDRE (Prop_fdre_C_Q)         0.456     6.588 r  cnt23_reg[1]/Q
                         net (fo=2, routed)           0.492     7.079    cnt23_reg[1]
    SLICE_X113Y101       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.753 r  cnt23_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.753    cnt23_reg[0]_i_1_n_0
    SLICE_X113Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.867 r  cnt23_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.867    cnt23_reg[4]_i_1_n_0
    SLICE_X113Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.981 r  cnt23_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.981    cnt23_reg[8]_i_1_n_0
    SLICE_X113Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.095 r  cnt23_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.095    cnt23_reg[12]_i_1_n_0
    SLICE_X113Y105       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.408 r  cnt23_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.408    cnt23_reg[16]_i_1_n_4
    SLICE_X113Y105       FDRE                                         r  cnt23_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.860    13.625    CLK_IBUF_BUFG
    SLICE_X113Y105       FDRE                                         r  cnt23_reg[19]/C
                         clock pessimism              0.481    14.106    
                         clock uncertainty           -0.035    14.070    
    SLICE_X113Y105       FDRE (Setup_fdre_C_D)        0.062    14.132    cnt23_reg[19]
  -------------------------------------------------------------------
                         required time                         14.132    
                         arrival time                          -8.408    
  -------------------------------------------------------------------
                         slack                                  5.724    

Slack (MET) :             5.798ns  (required time - arrival time)
  Source:                 cnt23_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt23_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.203ns  (logic 1.711ns (77.681%)  route 0.492ns (22.319%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.625ns = ( 13.625 - 8.000 ) 
    Source Clock Delay      (SCD):    6.132ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          2.058     6.132    CLK_IBUF_BUFG
    SLICE_X113Y101       FDRE                                         r  cnt23_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y101       FDRE (Prop_fdre_C_Q)         0.456     6.588 r  cnt23_reg[1]/Q
                         net (fo=2, routed)           0.492     7.079    cnt23_reg[1]
    SLICE_X113Y101       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.753 r  cnt23_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.753    cnt23_reg[0]_i_1_n_0
    SLICE_X113Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.867 r  cnt23_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.867    cnt23_reg[4]_i_1_n_0
    SLICE_X113Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.981 r  cnt23_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.981    cnt23_reg[8]_i_1_n_0
    SLICE_X113Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.095 r  cnt23_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.095    cnt23_reg[12]_i_1_n_0
    SLICE_X113Y105       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.334 r  cnt23_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.334    cnt23_reg[16]_i_1_n_5
    SLICE_X113Y105       FDRE                                         r  cnt23_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.860    13.625    CLK_IBUF_BUFG
    SLICE_X113Y105       FDRE                                         r  cnt23_reg[18]/C
                         clock pessimism              0.481    14.106    
                         clock uncertainty           -0.035    14.070    
    SLICE_X113Y105       FDRE (Setup_fdre_C_D)        0.062    14.132    cnt23_reg[18]
  -------------------------------------------------------------------
                         required time                         14.132    
                         arrival time                          -8.334    
  -------------------------------------------------------------------
                         slack                                  5.798    

Slack (MET) :             5.814ns  (required time - arrival time)
  Source:                 cnt23_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt23_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.187ns  (logic 1.695ns (77.518%)  route 0.492ns (22.482%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.625ns = ( 13.625 - 8.000 ) 
    Source Clock Delay      (SCD):    6.132ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          2.058     6.132    CLK_IBUF_BUFG
    SLICE_X113Y101       FDRE                                         r  cnt23_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y101       FDRE (Prop_fdre_C_Q)         0.456     6.588 r  cnt23_reg[1]/Q
                         net (fo=2, routed)           0.492     7.079    cnt23_reg[1]
    SLICE_X113Y101       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.753 r  cnt23_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.753    cnt23_reg[0]_i_1_n_0
    SLICE_X113Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.867 r  cnt23_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.867    cnt23_reg[4]_i_1_n_0
    SLICE_X113Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.981 r  cnt23_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.981    cnt23_reg[8]_i_1_n_0
    SLICE_X113Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.095 r  cnt23_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.095    cnt23_reg[12]_i_1_n_0
    SLICE_X113Y105       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.318 r  cnt23_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.318    cnt23_reg[16]_i_1_n_7
    SLICE_X113Y105       FDRE                                         r  cnt23_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.860    13.625    CLK_IBUF_BUFG
    SLICE_X113Y105       FDRE                                         r  cnt23_reg[16]/C
                         clock pessimism              0.481    14.106    
                         clock uncertainty           -0.035    14.070    
    SLICE_X113Y105       FDRE (Setup_fdre_C_D)        0.062    14.132    cnt23_reg[16]
  -------------------------------------------------------------------
                         required time                         14.132    
                         arrival time                          -8.318    
  -------------------------------------------------------------------
                         slack                                  5.814    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 cnt23_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt23_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.718     1.805    CLK_IBUF_BUFG
    SLICE_X113Y104       FDRE                                         r  cnt23_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y104       FDRE (Prop_fdre_C_Q)         0.141     1.946 r  cnt23_reg[15]/Q
                         net (fo=2, routed)           0.117     2.063    cnt23_reg[15]
    SLICE_X113Y104       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.171 r  cnt23_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.171    cnt23_reg[12]_i_1_n_4
    SLICE_X113Y104       FDRE                                         r  cnt23_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.994     2.336    CLK_IBUF_BUFG
    SLICE_X113Y104       FDRE                                         r  cnt23_reg[15]/C
                         clock pessimism             -0.532     1.805    
    SLICE_X113Y104       FDRE (Hold_fdre_C_D)         0.105     1.910    cnt23_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 cnt23_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt23_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.718     1.805    CLK_IBUF_BUFG
    SLICE_X113Y105       FDRE                                         r  cnt23_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y105       FDRE (Prop_fdre_C_Q)         0.141     1.946 r  cnt23_reg[19]/Q
                         net (fo=2, routed)           0.117     2.063    cnt23_reg[19]
    SLICE_X113Y105       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.171 r  cnt23_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.171    cnt23_reg[16]_i_1_n_4
    SLICE_X113Y105       FDRE                                         r  cnt23_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.994     2.336    CLK_IBUF_BUFG
    SLICE_X113Y105       FDRE                                         r  cnt23_reg[19]/C
                         clock pessimism             -0.532     1.805    
    SLICE_X113Y105       FDRE (Hold_fdre_C_D)         0.105     1.910    cnt23_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 cnt23_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt23_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.719     1.806    CLK_IBUF_BUFG
    SLICE_X113Y101       FDRE                                         r  cnt23_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y101       FDRE (Prop_fdre_C_Q)         0.141     1.947 r  cnt23_reg[3]/Q
                         net (fo=2, routed)           0.117     2.064    cnt23_reg[3]
    SLICE_X113Y101       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.172 r  cnt23_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.172    cnt23_reg[0]_i_1_n_4
    SLICE_X113Y101       FDRE                                         r  cnt23_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.995     2.337    CLK_IBUF_BUFG
    SLICE_X113Y101       FDRE                                         r  cnt23_reg[3]/C
                         clock pessimism             -0.532     1.806    
    SLICE_X113Y101       FDRE (Hold_fdre_C_D)         0.105     1.911    cnt23_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 cnt23_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.231ns (58.288%)  route 0.165ns (41.712%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.718     1.805    CLK_IBUF_BUFG
    SLICE_X113Y103       FDRE                                         r  cnt23_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y103       FDRE (Prop_fdre_C_Q)         0.141     1.946 r  cnt23_reg[9]/Q
                         net (fo=2, routed)           0.064     2.010    cnt23_reg[9]
    SLICE_X112Y103       LUT6 (Prop_lut6_I0_O)        0.045     2.055 r  cnt3[2]_i_5/O
                         net (fo=3, routed)           0.101     2.156    cnt3[2]_i_5_n_0
    SLICE_X112Y103       LUT6 (Prop_lut6_I3_O)        0.045     2.201 r  cnt3[0]_i_1/O
                         net (fo=1, routed)           0.000     2.201    cnt3[0]_i_1_n_0
    SLICE_X112Y103       FDRE                                         r  cnt3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.994     2.336    CLK_IBUF_BUFG
    SLICE_X112Y103       FDRE                                         r  cnt3_reg[0]/C
                         clock pessimism             -0.519     1.818    
    SLICE_X112Y103       FDRE (Hold_fdre_C_D)         0.121     1.939    cnt3_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           2.201    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 cnt23_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt23_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.718     1.805    CLK_IBUF_BUFG
    SLICE_X113Y103       FDRE                                         r  cnt23_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y103       FDRE (Prop_fdre_C_Q)         0.141     1.946 r  cnt23_reg[11]/Q
                         net (fo=2, routed)           0.119     2.065    cnt23_reg[11]
    SLICE_X113Y103       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.173 r  cnt23_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.173    cnt23_reg[8]_i_1_n_4
    SLICE_X113Y103       FDRE                                         r  cnt23_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.994     2.336    CLK_IBUF_BUFG
    SLICE_X113Y103       FDRE                                         r  cnt23_reg[11]/C
                         clock pessimism             -0.532     1.805    
    SLICE_X113Y103       FDRE (Hold_fdre_C_D)         0.105     1.910    cnt23_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.173    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 cnt23_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt23_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.719     1.806    CLK_IBUF_BUFG
    SLICE_X113Y102       FDRE                                         r  cnt23_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y102       FDRE (Prop_fdre_C_Q)         0.141     1.947 r  cnt23_reg[7]/Q
                         net (fo=2, routed)           0.120     2.067    cnt23_reg[7]
    SLICE_X113Y102       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.175 r  cnt23_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.175    cnt23_reg[4]_i_1_n_4
    SLICE_X113Y102       FDRE                                         r  cnt23_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.995     2.337    CLK_IBUF_BUFG
    SLICE_X113Y102       FDRE                                         r  cnt23_reg[7]/C
                         clock pessimism             -0.532     1.806    
    SLICE_X113Y102       FDRE (Hold_fdre_C_D)         0.105     1.911    cnt23_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 cnt23_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt23_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.150%)  route 0.114ns (30.850%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.718     1.805    CLK_IBUF_BUFG
    SLICE_X113Y103       FDRE                                         r  cnt23_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y103       FDRE (Prop_fdre_C_Q)         0.141     1.946 r  cnt23_reg[8]/Q
                         net (fo=2, routed)           0.114     2.060    cnt23_reg[8]
    SLICE_X113Y103       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.175 r  cnt23_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.175    cnt23_reg[8]_i_1_n_7
    SLICE_X113Y103       FDRE                                         r  cnt23_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.994     2.336    CLK_IBUF_BUFG
    SLICE_X113Y103       FDRE                                         r  cnt23_reg[8]/C
                         clock pessimism             -0.532     1.805    
    SLICE_X113Y103       FDRE (Hold_fdre_C_D)         0.105     1.910    cnt23_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 cnt23_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt23_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.718     1.805    CLK_IBUF_BUFG
    SLICE_X113Y104       FDRE                                         r  cnt23_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y104       FDRE (Prop_fdre_C_Q)         0.141     1.946 r  cnt23_reg[12]/Q
                         net (fo=2, routed)           0.116     2.062    cnt23_reg[12]
    SLICE_X113Y104       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.177 r  cnt23_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.177    cnt23_reg[12]_i_1_n_7
    SLICE_X113Y104       FDRE                                         r  cnt23_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.994     2.336    CLK_IBUF_BUFG
    SLICE_X113Y104       FDRE                                         r  cnt23_reg[12]/C
                         clock pessimism             -0.532     1.805    
    SLICE_X113Y104       FDRE (Hold_fdre_C_D)         0.105     1.910    cnt23_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 cnt23_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt23_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.718     1.805    CLK_IBUF_BUFG
    SLICE_X113Y104       FDRE                                         r  cnt23_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y104       FDRE (Prop_fdre_C_Q)         0.141     1.946 r  cnt23_reg[14]/Q
                         net (fo=2, routed)           0.120     2.066    cnt23_reg[14]
    SLICE_X113Y104       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.177 r  cnt23_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.177    cnt23_reg[12]_i_1_n_5
    SLICE_X113Y104       FDRE                                         r  cnt23_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.994     2.336    CLK_IBUF_BUFG
    SLICE_X113Y104       FDRE                                         r  cnt23_reg[14]/C
                         clock pessimism             -0.532     1.805    
    SLICE_X113Y104       FDRE (Hold_fdre_C_D)         0.105     1.910    cnt23_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 cnt23_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt23_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.719     1.806    CLK_IBUF_BUFG
    SLICE_X113Y101       FDRE                                         r  cnt23_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y101       FDRE (Prop_fdre_C_Q)         0.141     1.947 r  cnt23_reg[2]/Q
                         net (fo=2, routed)           0.120     2.067    cnt23_reg[2]
    SLICE_X113Y101       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.178 r  cnt23_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.178    cnt23_reg[0]_i_1_n_5
    SLICE_X113Y101       FDRE                                         r  cnt23_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.995     2.337    CLK_IBUF_BUFG
    SLICE_X113Y101       FDRE                                         r  cnt23_reg[2]/C
                         clock pessimism             -0.532     1.806    
    SLICE_X113Y101       FDRE (Hold_fdre_C_D)         0.105     1.911    cnt23_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y101  cnt23_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y103  cnt23_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y103  cnt23_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y104  cnt23_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y104  cnt23_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y104  cnt23_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y104  cnt23_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y105  cnt23_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y105  cnt23_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y101  cnt23_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y101  cnt23_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y103  cnt23_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y103  cnt23_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y103  cnt23_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y103  cnt23_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y104  cnt23_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y104  cnt23_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y104  cnt23_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y104  cnt23_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y101  cnt23_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y101  cnt23_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y103  cnt23_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y103  cnt23_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y103  cnt23_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y103  cnt23_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y104  cnt23_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y104  cnt23_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y104  cnt23_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y104  cnt23_reg[13]/C



