# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--cc --exe --top-module SimTop +define+VERILATOR=1 +define+PRINTF_COND=1 +define+RANDOMIZE_REG_INIT +define+RANDOMIZE_MEM_INIT +define+RANDOMIZE_GARBAGE_ASSIGN +define+RANDOMIZE_DELAY=0 -I/mnt/d/WorkSpace/Git_Project/RSIC-V_CPU/build/../vsrc --x-assign unique -O3 -CFLAGS -g -std=c++11 -static -Wall -I/mnt/d/WorkSpace/Git_Project/RSIC-V_CPU/difftest/src/test/csrc -I/mnt/d/WorkSpace/Git_Project/RSIC-V_CPU/difftest/src/test/csrc/common -I/mnt/d/WorkSpace/Git_Project/RSIC-V_CPU/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized  -DNUM_CORES=1 -LDFLAGS -lpthread -lSDL2 -ldl -lz --trace --assert --stats-vars --output-split 30000 --output-split-cfuncs 30000 --trace-fst --trace-structs --no-trace-params -Wno-STMTDLY -Wno-WIDTH -o /mnt/d/WorkSpace/Git_Project/RSIC-V_CPU/build/emu -Mdir ../build/emu-compile ../build/../vsrc/SimTop.sv ./src/test/vsrc/common/assert.v ./src/test/vsrc/common/difftest.v ./src/test/vsrc/common/EICG_wrapper.v ./src/test/vsrc/common/ram.sv ./src/test/vsrc/common/ram.v ./src/test/vsrc/common/ref.v ./src/test/vsrc/common/SimJTAG.v /mnt/d/WorkSpace/Git_Project/RSIC-V_CPU/difftest/src/test/csrc/common/axi4.cpp /mnt/d/WorkSpace/Git_Project/RSIC-V_CPU/difftest/src/test/csrc/common/common.cpp /mnt/d/WorkSpace/Git_Project/RSIC-V_CPU/difftest/src/test/csrc/common/compress.cpp /mnt/d/WorkSpace/Git_Project/RSIC-V_CPU/difftest/src/test/csrc/common/device.cpp /mnt/d/WorkSpace/Git_Project/RSIC-V_CPU/difftest/src/test/csrc/common/flash.cpp /mnt/d/WorkSpace/Git_Project/RSIC-V_CPU/difftest/src/test/csrc/common/keyboard.cpp /mnt/d/WorkSpace/Git_Project/RSIC-V_CPU/difftest/src/test/csrc/common/ram.cpp /mnt/d/WorkSpace/Git_Project/RSIC-V_CPU/difftest/src/test/csrc/common/remote_bitbang.cpp /mnt/d/WorkSpace/Git_Project/RSIC-V_CPU/difftest/src/test/csrc/common/sdcard.cpp /mnt/d/WorkSpace/Git_Project/RSIC-V_CPU/difftest/src/test/csrc/common/SimJTAG.cpp /mnt/d/WorkSpace/Git_Project/RSIC-V_CPU/difftest/src/test/csrc/common/uart.cpp /mnt/d/WorkSpace/Git_Project/RSIC-V_CPU/difftest/src/test/csrc/common/vga.cpp /mnt/d/WorkSpace/Git_Project/RSIC-V_CPU/difftest/src/test/csrc/difftest/difftest.cpp /mnt/d/WorkSpace/Git_Project/RSIC-V_CPU/difftest/src/test/csrc/difftest/goldenmem.cpp /mnt/d/WorkSpace/Git_Project/RSIC-V_CPU/difftest/src/test/csrc/difftest/interface.cpp /mnt/d/WorkSpace/Git_Project/RSIC-V_CPU/difftest/src/test/csrc/difftest/nemuproxy.cpp /mnt/d/WorkSpace/Git_Project/RSIC-V_CPU/difftest/src/test/csrc/difftest/ref.cpp /mnt/d/WorkSpace/Git_Project/RSIC-V_CPU/difftest/src/test/csrc/difftest/spikedasm.cpp /mnt/d/WorkSpace/Git_Project/RSIC-V_CPU/difftest/src/test/csrc/vcs/main.cpp /mnt/d/WorkSpace/Git_Project/RSIC-V_CPU/difftest/src/test/csrc/verilator/emu.cpp /mnt/d/WorkSpace/Git_Project/RSIC-V_CPU/difftest/src/test/csrc/verilator/main.cpp /mnt/d/WorkSpace/Git_Project/RSIC-V_CPU/difftest/src/test/csrc/verilator/snapshot.cpp /mnt/d/WorkSpace/Git_Project/RSIC-V_CPU/difftest/src/test/csrc/common/axi4.cpp /mnt/d/WorkSpace/Git_Project/RSIC-V_CPU/difftest/src/test/csrc/common/common.cpp /mnt/d/WorkSpace/Git_Project/RSIC-V_CPU/difftest/src/test/csrc/common/compress.cpp /mnt/d/WorkSpace/Git_Project/RSIC-V_CPU/difftest/src/test/csrc/common/device.cpp /mnt/d/WorkSpace/Git_Project/RSIC-V_CPU/difftest/src/test/csrc/common/flash.cpp /mnt/d/WorkSpace/Git_Project/RSIC-V_CPU/difftest/src/test/csrc/common/keyboard.cpp /mnt/d/WorkSpace/Git_Project/RSIC-V_CPU/difftest/src/test/csrc/common/ram.cpp /mnt/d/WorkSpace/Git_Project/RSIC-V_CPU/difftest/src/test/csrc/common/remote_bitbang.cpp /mnt/d/WorkSpace/Git_Project/RSIC-V_CPU/difftest/src/test/csrc/common/sdcard.cpp /mnt/d/WorkSpace/Git_Project/RSIC-V_CPU/difftest/src/test/csrc/common/SimJTAG.cpp /mnt/d/WorkSpace/Git_Project/RSIC-V_CPU/difftest/src/test/csrc/common/uart.cpp /mnt/d/WorkSpace/Git_Project/RSIC-V_CPU/difftest/src/test/csrc/common/vga.cpp /mnt/d/WorkSpace/Git_Project/RSIC-V_CPU/difftest/src/test/csrc/difftest/difftest.cpp /mnt/d/WorkSpace/Git_Project/RSIC-V_CPU/difftest/src/test/csrc/difftest/goldenmem.cpp /mnt/d/WorkSpace/Git_Project/RSIC-V_CPU/difftest/src/test/csrc/difftest/interface.cpp /mnt/d/WorkSpace/Git_Project/RSIC-V_CPU/difftest/src/test/csrc/difftest/nemuproxy.cpp /mnt/d/WorkSpace/Git_Project/RSIC-V_CPU/difftest/src/test/csrc/difftest/ref.cpp /mnt/d/WorkSpace/Git_Project/RSIC-V_CPU/difftest/src/test/csrc/difftest/spikedasm.cpp"
T      5896 1125899906949867  1648017520   254435400  1648017520   254435400 "../build/emu-compile/VSimTop.cpp"
T      3113 1125899906949866  1648017520   249424800  1648017520   249424800 "../build/emu-compile/VSimTop.h"
T      6199 1125899906949882  1648017520   315441000  1648017520   315441000 "../build/emu-compile/VSimTop.mk"
T       678 1125899906949865  1648017520   244439900  1648017520   244439900 "../build/emu-compile/VSimTop__Dpi.cpp"
T      6067 1125899906949864  1648017520   240422900  1648017520   240422900 "../build/emu-compile/VSimTop__Dpi.h"
T      1328 1125899906949848  1648017520   229435100  1648017520   229435100 "../build/emu-compile/VSimTop__Syms.cpp"
T      1379 1125899906949850  1648017520   235422500  1648017520   235422500 "../build/emu-compile/VSimTop__Syms.h"
T     55091 1125899906949870  1648017520   268442800  1648017520   268442800 "../build/emu-compile/VSimTop__Trace.cpp"
T     97624 1125899906949869  1648017520   262436100  1648017520   262436100 "../build/emu-compile/VSimTop__Trace__Slow.cpp"
T     94904 1125899906949874  1648017520   286440400  1648017520   286440400 "../build/emu-compile/VSimTop___024root.cpp"
T      2336 1125899906949871  1648017520   273430300  1648017520   273430300 "../build/emu-compile/VSimTop___024root.h"
T     75077 1125899906949873  1648017520   279439500  1648017520   279439500 "../build/emu-compile/VSimTop___024root__Slow.cpp"
T     47088 1125899906949878  1648017520   298443300  1648017520   298443300 "../build/emu-compile/VSimTop___024unit.cpp"
T       770 1125899906949875  1648017520   291435200  1648017520   291435200 "../build/emu-compile/VSimTop___024unit.h"
T       963 1125899906949877  1648017520   293434600  1648017520   293434600 "../build/emu-compile/VSimTop___024unit__Slow.cpp"
T     93344 1125899906949879  1648017520   308437600  1648017520   308437600 "../build/emu-compile/VSimTop__stats.txt"
T      1836 1125899906949883  1648017520   321441500  1648017520   321441500 "../build/emu-compile/VSimTop__ver.d"
T         0        0  1648017520   325442400  1648017520   325442400 "../build/emu-compile/VSimTop__verFiles.dat"
T      1765 1125899906949881  1648017520   314440500  1648017520   314440500 "../build/emu-compile/VSimTop_classes.mk"
S      1002 9851624184981870  1648017001   418097500  1648017001   418097500 "/mnt/d/WorkSpace/Git_Project/RSIC-V_CPU/build/../vsrc/../build/../vsrc/SimTop.sv"
S      7254 1125899906951921  1648017001   420098200  1648017001   420098200 "/mnt/d/WorkSpace/Git_Project/RSIC-V_CPU/build/../vsrc/include/common.sv"
S       388 1125899906951922  1648017001   421098400  1648017001   421098400 "/mnt/d/WorkSpace/Git_Project/RSIC-V_CPU/build/../vsrc/include/config.sv"
S      1734 7318349394586367  1648017001   421098400  1648017001   421098400 "/mnt/d/WorkSpace/Git_Project/RSIC-V_CPU/build/../vsrc/include/pipes.sv"
S      5343 7318349394586429  1648017001   423098600  1648017001   423098600 "/mnt/d/WorkSpace/Git_Project/RSIC-V_CPU/build/../vsrc/pipeline/core.sv"
S      1139 4785074604190579  1648017001   423098600  1648017001   423098600 "/mnt/d/WorkSpace/Git_Project/RSIC-V_CPU/build/../vsrc/pipeline/decode/decode.sv"
S      2394 1688849860373372  1648017001   424098900  1648017001   424098900 "/mnt/d/WorkSpace/Git_Project/RSIC-V_CPU/build/../vsrc/pipeline/decode/decoder.sv"
S      2003 1970324837084185  1648017001   424098900  1648017001   424098900 "/mnt/d/WorkSpace/Git_Project/RSIC-V_CPU/build/../vsrc/pipeline/decode/extend.sv"
S       386 1970324837101945  1648017001   426099800  1648017001   426099800 "/mnt/d/WorkSpace/Git_Project/RSIC-V_CPU/build/../vsrc/pipeline/fetch/fetch.sv"
S       275 2251799813812602  1648017001   427099400  1648017001   427099400 "/mnt/d/WorkSpace/Git_Project/RSIC-V_CPU/build/../vsrc/pipeline/fetch/pcselect.sv"
S      1092 4503599627497890  1648017001   428099900  1648017001   428099900 "/mnt/d/WorkSpace/Git_Project/RSIC-V_CPU/build/../vsrc/pipeline/regfile/regfile.sv"
S  10309096 1407374884513843  1647347066    24420400  1647347066    24420400 "/usr/local/bin/verilator_bin"
S       323 844424930239471  1648017001   396092700  1648017001   396092700 "src/test/vsrc/common/EICG_wrapper.v"
S      2542 1125899906950128  1648017001   397092500  1648017001   397092500 "src/test/vsrc/common/SimJTAG.v"
S       884 1125899906950129  1648017001   397092500  1648017001   397092500 "src/test/vsrc/common/assert.v"
S     17884 1125899906950130  1648017001   398093200  1648017001   398093200 "src/test/vsrc/common/difftest.v"
S      5579 1125899906950131  1648017001   398093200  1648017001   398093200 "src/test/vsrc/common/ram.sv"
S      1486 1125899906950132  1648017001   398093200  1648017001   398093200 "src/test/vsrc/common/ram.v"
S      1794 1125899906950133  1648017001   399093100  1648017001   399093100 "src/test/vsrc/common/ref.v"
