{"Source Block": ["oh/emesh/hdl/emesh_if.v@84:95@HdlStmAssign", "\t\t\t\t                       xmesh_packet_in[PW-1:0];\n   \n   assign cmesh_wait_out = (cmesh_access_in & emesh_wait_in);\n   \n\n   assign rmesh_wait_out = rmesh_access_in & \n\t\t\t   (emesh_wait_in | cmesh_access_in);\n\t\t\t\t\n\n   assign xmesh_wait_out = xmesh_access_in & \n\t\t\t   (emesh_wait_in | cmesh_access_in | rmesh_access_in);\n   \n"], "Clone Blocks": [["oh/emesh/hdl/emesh_if.v@81:91", "   //TODO: Make round robin?? (Fancify)\n   assign emesh_packet_out[PW-1:0] = cmesh_access_in ? cmesh_packet_in[PW-1:0] :\n\t\t\t\t     rmesh_access_in ? rmesh_packet_in[PW-1:0] :\n\t\t\t\t                       xmesh_packet_in[PW-1:0];\n   \n   assign cmesh_wait_out = (cmesh_access_in & emesh_wait_in);\n   \n\n   assign rmesh_wait_out = rmesh_access_in & \n\t\t\t   (emesh_wait_in | cmesh_access_in);\n\t\t\t\t\n"], ["oh/emesh/hdl/emesh_if.v@77:89", "\t\t\t     rmesh_access_in |\n\t\t\t     xmesh_access_in;\n   \n\n   //TODO: Make round robin?? (Fancify)\n   assign emesh_packet_out[PW-1:0] = cmesh_access_in ? cmesh_packet_in[PW-1:0] :\n\t\t\t\t     rmesh_access_in ? rmesh_packet_in[PW-1:0] :\n\t\t\t\t                       xmesh_packet_in[PW-1:0];\n   \n   assign cmesh_wait_out = (cmesh_access_in & emesh_wait_in);\n   \n\n   assign rmesh_wait_out = rmesh_access_in & \n"]], "Diff Content": {"Delete": [[89, "   assign rmesh_wait_out = rmesh_access_in & \n"], [90, "\t\t\t   (emesh_wait_in | cmesh_access_in);\n"]], "Add": [[90, "   assign rmesh_ready_out = ~(rmesh_access_in & \n"], [90, "\t\t\t    (~emesh_ready_in | ~cmesh_ready_in));\n"]]}}