Release 14.7 - xst P.20131013 (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> 
Reading design: run_light.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "run_light.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "run_light"
Output Format                      : NGC
Target Device                      : xc3sd1800a-4-fg676

---- Source Options
Top Module Name                    : run_light
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/capplab10/Schreibtisch/bpti/sheet1/run_light/modi_selector.vhd" in Library work.
Architecture modi_selector_behav of Entity modi_selector is up to date.
Compiling vhdl file "/home/capplab10/Schreibtisch/bpti/sheet1/run_light/set_led.vhd" in Library work.
Architecture set_led_behav of Entity set_led is up to date.
Compiling vhdl file "/home/capplab10/Schreibtisch/bpti/sheet1/run_light/counter.vhd" in Library work.
Entity <counter_ent> compiled.
Entity <counter_ent> (Architecture <behaviour_counter>) compiled.
Compiling vhdl file "/home/capplab10/Schreibtisch/bpti/sheet1/run_light/21_not.vhd" in Library work.
Architecture behaviour_not of Entity not_ent is up to date.
Compiling vhdl file "/home/capplab10/Schreibtisch/bpti/sheet1/run_light/myDCM2.vhd" in Library work.
Architecture behavioral of Entity mydcm2 is up to date.
Compiling vhdl file "/home/capplab10/Schreibtisch/bpti/sheet1/run_light/led_test.vhd" in Library work.
Architecture struct_led of Entity led_ent is up to date.
Compiling vhdl file "/home/capplab10/Schreibtisch/bpti/sheet1/run_light/modi.vhd" in Library work.
Architecture modi_struct of Entity modi is up to date.
Compiling vhdl file "/home/capplab10/Schreibtisch/bpti/sheet1/run_light/run_light.vhd" in Library work.
Architecture run_light_struct of Entity run_light is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <run_light> in library <work> (architecture <run_light_struct>).

Analyzing hierarchy for entity <led_ent> in library <work> (architecture <struct_led>).

Analyzing hierarchy for entity <modi> in library <work> (architecture <modi_struct>).

Analyzing hierarchy for entity <counter_ent> in library <work> (architecture <behaviour_counter>).

Analyzing hierarchy for entity <not_ent> in library <work> (architecture <behaviour_not>).

Analyzing hierarchy for entity <myDCM2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <set_led> in library <work> (architecture <set_led_behav>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <run_light> in library <work> (Architecture <run_light_struct>).
Entity <run_light> analyzed. Unit <run_light> generated.

Analyzing Entity <led_ent> in library <work> (Architecture <struct_led>).
WARNING:Xst:753 - "/home/capplab10/Schreibtisch/bpti/sheet1/run_light/led_test.vhd" line 43: Unconnected output port 'CLK0_OUT' of component 'myDCM2'.
WARNING:Xst:753 - "/home/capplab10/Schreibtisch/bpti/sheet1/run_light/led_test.vhd" line 43: Unconnected output port 'LOCKED_OUT' of component 'myDCM2'.
WARNING:Xst:753 - "/home/capplab10/Schreibtisch/bpti/sheet1/run_light/led_test.vhd" line 43: Unconnected output port 'CLKIN_IBUFG_OUT' of component 'myDCM2'.
Entity <led_ent> analyzed. Unit <led_ent> generated.

Analyzing Entity <counter_ent> in library <work> (Architecture <behaviour_counter>).
Entity <counter_ent> analyzed. Unit <counter_ent> generated.

Analyzing Entity <not_ent> in library <work> (Architecture <behaviour_not>).
Entity <not_ent> analyzed. Unit <not_ent> generated.

Analyzing Entity <myDCM2> in library <work> (Architecture <behavioral>).
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <CLKIN_IBUFG_INST> in unit <myDCM2>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <CLKIN_IBUFG_INST> in unit <myDCM2>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <CLKIN_IBUFG_INST> in unit <myDCM2>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <CLKIN_IBUFG_INST> in unit <myDCM2>.
    Set user-defined property "CLKDV_DIVIDE =  16.0000000000000000" for instance <DCM_SP_INST> in unit <myDCM2>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <DCM_SP_INST> in unit <myDCM2>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <DCM_SP_INST> in unit <myDCM2>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_SP_INST> in unit <myDCM2>.
    Set user-defined property "CLKIN_PERIOD =  8.0000000000000000" for instance <DCM_SP_INST> in unit <myDCM2>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_SP_INST> in unit <myDCM2>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_SP_INST> in unit <myDCM2>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_SP_INST> in unit <myDCM2>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <myDCM2>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <myDCM2>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_SP_INST> in unit <myDCM2>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_SP_INST> in unit <myDCM2>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_SP_INST> in unit <myDCM2>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_SP_INST> in unit <myDCM2>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_SP_INST> in unit <myDCM2>.
Entity <myDCM2> analyzed. Unit <myDCM2> generated.

Analyzing Entity <modi> in library <work> (Architecture <modi_struct>).
WARNING:Xst:2211 - "/home/capplab10/Schreibtisch/bpti/sheet1/run_light/modi.vhd" line 50: Instantiating black box module <modi_selector>.
Entity <modi> analyzed. Unit <modi> generated.

Analyzing Entity <set_led> in library <work> (Architecture <set_led_behav>).
Entity <set_led> analyzed. Unit <set_led> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <counter_ent>.
    Related source file is "/home/capplab10/Schreibtisch/bpti/sheet1/run_light/counter.vhd".
WARNING:Xst:737 - Found 32-bit latch for signal <speed>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit register for signal <b>.
    Found 25-bit up counter for signal <cnt>.
    Found 32-bit comparator equal for signal <cnt$cmp_eq0000> created at line 29.
    Found 32-bit addsub for signal <speed$mux0002>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <counter_ent> synthesized.


Synthesizing Unit <not_ent>.
    Related source file is "/home/capplab10/Schreibtisch/bpti/sheet1/run_light/21_not.vhd".
Unit <not_ent> synthesized.


Synthesizing Unit <set_led>.
    Related source file is "/home/capplab10/Schreibtisch/bpti/sheet1/run_light/set_led.vhd".
Unit <set_led> synthesized.


Synthesizing Unit <modi>.
    Related source file is "/home/capplab10/Schreibtisch/bpti/sheet1/run_light/modi.vhd".
Unit <modi> synthesized.


Synthesizing Unit <myDCM2>.
    Related source file is "/home/capplab10/Schreibtisch/bpti/sheet1/run_light/myDCM2.vhd".
Unit <myDCM2> synthesized.


Synthesizing Unit <led_ent>.
    Related source file is "/home/capplab10/Schreibtisch/bpti/sheet1/run_light/led_test.vhd".
Unit <led_ent> synthesized.


Synthesizing Unit <run_light>.
    Related source file is "/home/capplab10/Schreibtisch/bpti/sheet1/run_light/run_light.vhd".
Unit <run_light> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 32-bit addsub                                         : 1
# Counters                                             : 1
 25-bit up counter                                     : 1
# Registers                                            : 1
 1-bit register                                        : 1
# Latches                                              : 1
 32-bit latch                                          : 1
# Comparators                                          : 1
 32-bit comparator equal                               : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 32-bit addsub                                         : 1
# Counters                                             : 1
 25-bit up counter                                     : 1
# Registers                                            : 1
 Flip-Flops                                            : 1
# Latches                                              : 1
 32-bit latch                                          : 1
# Comparators                                          : 1
 32-bit comparator equal                               : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <run_light> ...

Mapping all equations...
WARNING:Xst:2036 - Inserting OBUF on port <led8_out> driven by black box <modi_selector>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <led4_out> driven by black box <modi_selector>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <led5_out> driven by black box <modi_selector>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <led1_out> driven by black box <modi_selector>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <led6_out> driven by black box <modi_selector>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <led2_out> driven by black box <modi_selector>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <led7_out> driven by black box <modi_selector>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <led3_out> driven by black box <modi_selector>. Possible simulation mismatch.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block run_light, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 26
 Flip-Flops                                            : 26

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : run_light.ngr
Top Level Output File Name         : run_light
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 14

Cell Usage :
# BELS                             : 269
#      GND                         : 1
#      INV                         : 2
#      LUT2                        : 51
#      LUT3                        : 73
#      LUT4                        : 13
#      MUXCY                       : 71
#      VCC                         : 1
#      XORCY                       : 57
# FlipFlops/Latches                : 58
#      FDC                         : 26
#      LDCP                        : 32
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 13
#      IBUF                        : 4
#      IBUFG                       : 1
#      OBUF                        : 8
# DCMs                             : 1
#      DCM_SP                      : 1
# Others                           : 1
#      modi_selector               : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3sd1800afg676-4 

 Number of Slices:                       75  out of  16640     0%  
 Number of Slice Flip Flops:             58  out of  33280     0%  
 Number of 4 input LUTs:                139  out of  33280     0%  
 Number of IOs:                          14
 Number of bonded IOBs:                  14  out of    519     2%  
 Number of GCLKs:                         3  out of     24    12%  
 Number of DCMs:                          1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-----------------------------+-------+
Clock Signal                       | Clock buffer(FF name)       | Load  |
-----------------------------------+-----------------------------+-------+
clock_in                           | led/my_dcm/DCM_SP_INST:CLKDV| 26    |
reset_in                           | BUFGP                       | 32    |
-----------------------------------+-----------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------------+------------------------+-------+
Control Signal                                         | Buffer(FF name)        | Load  |
-------------------------------------------------------+------------------------+-------+
led/cnt/rst_inv(led/cnt/rst_inv1_INV_0:O)              | NONE(led/cnt/b)        | 26    |
led/cnt/speed_0__and0000(led/cnt/speed_0__and00001:O)  | NONE(led/cnt/speed_0)  | 1     |
led/cnt/speed_0__or0000(led/cnt/speed_0__or00001:O)    | NONE(led/cnt/speed_0)  | 1     |
led/cnt/speed_10__and0000(led/cnt/speed_10__and00001:O)| NONE(led/cnt/speed_10) | 1     |
led/cnt/speed_10__or0000(led/cnt/speed_10__or00001:O)  | NONE(led/cnt/speed_10) | 1     |
led/cnt/speed_11__and0000(led/cnt/speed_11__and00001:O)| NONE(led/cnt/speed_11) | 1     |
led/cnt/speed_11__or0000(led/cnt/speed_11__or00001:O)  | NONE(led/cnt/speed_11) | 1     |
led/cnt/speed_12__and0000(led/cnt/speed_12__and00001:O)| NONE(led/cnt/speed_12) | 1     |
led/cnt/speed_12__or0000(led/cnt/speed_12__or00001:O)  | NONE(led/cnt/speed_12) | 1     |
led/cnt/speed_13__and0000(led/cnt/speed_13__and00001:O)| NONE(led/cnt/speed_13) | 1     |
led/cnt/speed_13__or0000(led/cnt/speed_13__or00001:O)  | NONE(led/cnt/speed_13) | 1     |
led/cnt/speed_14__and0000(led/cnt/speed_14__and00001:O)| NONE(led/cnt/speed_14) | 1     |
led/cnt/speed_14__or0000(led/cnt/speed_14__or00001:O)  | NONE(led/cnt/speed_14) | 1     |
led/cnt/speed_15__and0000(led/cnt/speed_15__and00001:O)| NONE(led/cnt/speed_15) | 1     |
led/cnt/speed_15__or0000(led/cnt/speed_15__or00001:O)  | NONE(led/cnt/speed_15) | 1     |
led/cnt/speed_16__and0000(led/cnt/speed_16__and00001:O)| NONE(led/cnt/speed_16) | 1     |
led/cnt/speed_16__or0000(led/cnt/speed_16__or00001:O)  | NONE(led/cnt/speed_16) | 1     |
led/cnt/speed_17__and0000(led/cnt/speed_17__and00001:O)| NONE(led/cnt/speed_17) | 1     |
led/cnt/speed_17__or0000(led/cnt/speed_17__or00001:O)  | NONE(led/cnt/speed_17) | 1     |
led/cnt/speed_18__and0000(led/cnt/speed_18__and00001:O)| NONE(led/cnt/speed_18) | 1     |
led/cnt/speed_18__or0000(led/cnt/speed_18__or00001:O)  | NONE(led/cnt/speed_18) | 1     |
led/cnt/speed_19__and0000(led/cnt/speed_19__and00001:O)| NONE(led/cnt/speed_19) | 1     |
led/cnt/speed_19__or0000(led/cnt/speed_19__or00001:O)  | NONE(led/cnt/speed_19) | 1     |
led/cnt/speed_1__and0000(led/cnt/speed_1__and00001:O)  | NONE(led/cnt/speed_1)  | 1     |
led/cnt/speed_1__or0000(led/cnt/speed_1__or00001:O)    | NONE(led/cnt/speed_1)  | 1     |
led/cnt/speed_20__and0000(led/cnt/speed_20__and00001:O)| NONE(led/cnt/speed_20) | 1     |
led/cnt/speed_20__or0000(led/cnt/speed_20__or00001:O)  | NONE(led/cnt/speed_20) | 1     |
led/cnt/speed_21__and0000(led/cnt/speed_21__and00001:O)| NONE(led/cnt/speed_21) | 1     |
led/cnt/speed_21__or0000(led/cnt/speed_21__or00001:O)  | NONE(led/cnt/speed_21) | 1     |
led/cnt/speed_22__and0000(led/cnt/speed_22__and00001:O)| NONE(led/cnt/speed_22) | 1     |
led/cnt/speed_22__or0000(led/cnt/speed_22__or00001:O)  | NONE(led/cnt/speed_22) | 1     |
led/cnt/speed_23__and0000(led/cnt/speed_23__and00001:O)| NONE(led/cnt/speed_23) | 1     |
led/cnt/speed_23__or0000(led/cnt/speed_23__or00001:O)  | NONE(led/cnt/speed_23) | 1     |
led/cnt/speed_24__and0000(led/cnt/speed_24__and00001:O)| NONE(led/cnt/speed_24) | 1     |
led/cnt/speed_24__or0000(led/cnt/speed_24__or00001:O)  | NONE(led/cnt/speed_24) | 1     |
led/cnt/speed_25__and0000(led/cnt/speed_25__and00001:O)| NONE(led/cnt/speed_25) | 1     |
led/cnt/speed_25__or0000(led/cnt/speed_25__or00001:O)  | NONE(led/cnt/speed_25) | 1     |
led/cnt/speed_26__and0000(led/cnt/speed_26__and00001:O)| NONE(led/cnt/speed_26) | 1     |
led/cnt/speed_26__or0000(led/cnt/speed_26__or00001:O)  | NONE(led/cnt/speed_26) | 1     |
led/cnt/speed_27__and0000(led/cnt/speed_27__and00001:O)| NONE(led/cnt/speed_27) | 1     |
led/cnt/speed_27__or0000(led/cnt/speed_27__or00001:O)  | NONE(led/cnt/speed_27) | 1     |
led/cnt/speed_28__and0000(led/cnt/speed_28__and00001:O)| NONE(led/cnt/speed_28) | 1     |
led/cnt/speed_28__or0000(led/cnt/speed_28__or00001:O)  | NONE(led/cnt/speed_28) | 1     |
led/cnt/speed_29__and0000(led/cnt/speed_29__and00001:O)| NONE(led/cnt/speed_29) | 1     |
led/cnt/speed_29__or0000(led/cnt/speed_29__or00001:O)  | NONE(led/cnt/speed_29) | 1     |
led/cnt/speed_2__and0000(led/cnt/speed_2__and00001:O)  | NONE(led/cnt/speed_2)  | 1     |
led/cnt/speed_2__or0000(led/cnt/speed_2__or00001:O)    | NONE(led/cnt/speed_2)  | 1     |
led/cnt/speed_30__and0000(led/cnt/speed_30__and00001:O)| NONE(led/cnt/speed_30) | 1     |
led/cnt/speed_30__or0000(led/cnt/speed_30__or00001:O)  | NONE(led/cnt/speed_30) | 1     |
led/cnt/speed_31__and0000(led/cnt/speed_31__and00001:O)| NONE(led/cnt/speed_31) | 1     |
led/cnt/speed_31__or0000(led/cnt/speed_31__or00001:O)  | NONE(led/cnt/speed_31) | 1     |
led/cnt/speed_3__and0000(led/cnt/speed_3__and00001:O)  | NONE(led/cnt/speed_3)  | 1     |
led/cnt/speed_3__or0000(led/cnt/speed_3__or00001:O)    | NONE(led/cnt/speed_3)  | 1     |
led/cnt/speed_4__and0000(led/cnt/speed_4__and00001:O)  | NONE(led/cnt/speed_4)  | 1     |
led/cnt/speed_4__or0000(led/cnt/speed_4__or00001:O)    | NONE(led/cnt/speed_4)  | 1     |
led/cnt/speed_5__and0000(led/cnt/speed_5__and00001:O)  | NONE(led/cnt/speed_5)  | 1     |
led/cnt/speed_5__or0000(led/cnt/speed_5__or00001:O)    | NONE(led/cnt/speed_5)  | 1     |
led/cnt/speed_6__and0000(led/cnt/speed_6__and00001:O)  | NONE(led/cnt/speed_6)  | 1     |
led/cnt/speed_6__or0000(led/cnt/speed_6__or00001:O)    | NONE(led/cnt/speed_6)  | 1     |
led/cnt/speed_7__and0000(led/cnt/speed_7__and00001:O)  | NONE(led/cnt/speed_7)  | 1     |
led/cnt/speed_7__or0000(led/cnt/speed_7__or00001:O)    | NONE(led/cnt/speed_7)  | 1     |
led/cnt/speed_8__and0000(led/cnt/speed_8__and00001:O)  | NONE(led/cnt/speed_8)  | 1     |
led/cnt/speed_8__or0000(led/cnt/speed_8__or00001:O)    | NONE(led/cnt/speed_8)  | 1     |
led/cnt/speed_9__and0000(led/cnt/speed_9__and00001:O)  | NONE(led/cnt/speed_9)  | 1     |
led/cnt/speed_9__or0000(led/cnt/speed_9__or00001:O)    | NONE(led/cnt/speed_9)  | 1     |
-------------------------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 5.576ns (Maximum Frequency: 179.340MHz)
   Minimum input arrival time before clock: 6.601ns
   Maximum output required time after clock: 0.591ns
   Maximum combinational path delay: 4.940ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_in'
  Clock period: 0.549ns (frequency: 1820.948MHz)
  Total number of paths / destination ports: 9100 / 26
-------------------------------------------------------------------------
Delay:               8.787ns (Levels of Logic = 43)
  Source:            led/cnt/cnt_0 (FF)
  Destination:       led/cnt/cnt_24 (FF)
  Source Clock:      clock_in rising 0.1X
  Destination Clock: clock_in rising 0.1X

  Data Path: led/cnt/cnt_0 to led/cnt/cnt_24
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.591   0.590  led/cnt/cnt_0 (led/cnt/cnt_0)
     LUT4:I0->O            1   0.648   0.000  led/cnt/Mcompar_cnt_cmp_eq0000_lut<0> (led/cnt/Mcompar_cnt_cmp_eq0000_lut<0>)
     MUXCY:S->O            1   0.632   0.000  led/cnt/Mcompar_cnt_cmp_eq0000_cy<0> (led/cnt/Mcompar_cnt_cmp_eq0000_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Mcompar_cnt_cmp_eq0000_cy<1> (led/cnt/Mcompar_cnt_cmp_eq0000_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Mcompar_cnt_cmp_eq0000_cy<2> (led/cnt/Mcompar_cnt_cmp_eq0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Mcompar_cnt_cmp_eq0000_cy<3> (led/cnt/Mcompar_cnt_cmp_eq0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Mcompar_cnt_cmp_eq0000_cy<4> (led/cnt/Mcompar_cnt_cmp_eq0000_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Mcompar_cnt_cmp_eq0000_cy<5> (led/cnt/Mcompar_cnt_cmp_eq0000_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Mcompar_cnt_cmp_eq0000_cy<6> (led/cnt/Mcompar_cnt_cmp_eq0000_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Mcompar_cnt_cmp_eq0000_cy<7> (led/cnt/Mcompar_cnt_cmp_eq0000_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Mcompar_cnt_cmp_eq0000_cy<8> (led/cnt/Mcompar_cnt_cmp_eq0000_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Mcompar_cnt_cmp_eq0000_cy<9> (led/cnt/Mcompar_cnt_cmp_eq0000_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Mcompar_cnt_cmp_eq0000_cy<10> (led/cnt/Mcompar_cnt_cmp_eq0000_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Mcompar_cnt_cmp_eq0000_cy<11> (led/cnt/Mcompar_cnt_cmp_eq0000_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Mcompar_cnt_cmp_eq0000_cy<12> (led/cnt/Mcompar_cnt_cmp_eq0000_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Mcompar_cnt_cmp_eq0000_cy<13> (led/cnt/Mcompar_cnt_cmp_eq0000_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Mcompar_cnt_cmp_eq0000_cy<14> (led/cnt/Mcompar_cnt_cmp_eq0000_cy<14>)
     MUXCY:CI->O          27   0.141   1.404  led/cnt/Mcompar_cnt_cmp_eq0000_cy<15> (led/cnt/Mcompar_cnt_cmp_eq0000_cy<15>)
     LUT3:I0->O            1   0.648   0.000  led/cnt/Mcount_cnt_lut<0> (led/cnt/Mcount_cnt_lut<0>)
     MUXCY:S->O            1   0.632   0.000  led/cnt/Mcount_cnt_cy<0> (led/cnt/Mcount_cnt_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Mcount_cnt_cy<1> (led/cnt/Mcount_cnt_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Mcount_cnt_cy<2> (led/cnt/Mcount_cnt_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Mcount_cnt_cy<3> (led/cnt/Mcount_cnt_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Mcount_cnt_cy<4> (led/cnt/Mcount_cnt_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Mcount_cnt_cy<5> (led/cnt/Mcount_cnt_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Mcount_cnt_cy<6> (led/cnt/Mcount_cnt_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Mcount_cnt_cy<7> (led/cnt/Mcount_cnt_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Mcount_cnt_cy<8> (led/cnt/Mcount_cnt_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Mcount_cnt_cy<9> (led/cnt/Mcount_cnt_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Mcount_cnt_cy<10> (led/cnt/Mcount_cnt_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Mcount_cnt_cy<11> (led/cnt/Mcount_cnt_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Mcount_cnt_cy<12> (led/cnt/Mcount_cnt_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Mcount_cnt_cy<13> (led/cnt/Mcount_cnt_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Mcount_cnt_cy<14> (led/cnt/Mcount_cnt_cy<14>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Mcount_cnt_cy<15> (led/cnt/Mcount_cnt_cy<15>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Mcount_cnt_cy<16> (led/cnt/Mcount_cnt_cy<16>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Mcount_cnt_cy<17> (led/cnt/Mcount_cnt_cy<17>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Mcount_cnt_cy<18> (led/cnt/Mcount_cnt_cy<18>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Mcount_cnt_cy<19> (led/cnt/Mcount_cnt_cy<19>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Mcount_cnt_cy<20> (led/cnt/Mcount_cnt_cy<20>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Mcount_cnt_cy<21> (led/cnt/Mcount_cnt_cy<21>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Mcount_cnt_cy<22> (led/cnt/Mcount_cnt_cy<22>)
     MUXCY:CI->O           0   0.065   0.000  led/cnt/Mcount_cnt_cy<23> (led/cnt/Mcount_cnt_cy<23>)
     XORCY:CI->O           1   0.844   0.000  led/cnt/Mcount_cnt_xor<24> (led/cnt/Mcount_cnt24)
     FDC:D                     0.252          led/cnt/cnt_24
    ----------------------------------------
    Total                      8.787ns (6.793ns logic, 1.994ns route)
                                       (77.3% logic, 22.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset_in'
  Clock period: 5.576ns (frequency: 179.340MHz)
  Total number of paths / destination ports: 1024 / 32
-------------------------------------------------------------------------
Delay:               5.576ns (Levels of Logic = 33)
  Source:            led/cnt/speed_0 (LATCH)
  Destination:       led/cnt/speed_31 (LATCH)
  Source Clock:      reset_in falling
  Destination Clock: reset_in falling

  Data Path: led/cnt/speed_0 to led/cnt/speed_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCP:G->Q             2   0.728   0.527  led/cnt/speed_0 (led/cnt/speed_0)
     LUT2:I1->O            1   0.643   0.000  led/cnt/Maddsub_speed_mux0002_lut<0> (led/cnt/Maddsub_speed_mux0002_lut<0>)
     MUXCY:S->O            1   0.632   0.000  led/cnt/Maddsub_speed_mux0002_cy<0> (led/cnt/Maddsub_speed_mux0002_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Maddsub_speed_mux0002_cy<1> (led/cnt/Maddsub_speed_mux0002_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Maddsub_speed_mux0002_cy<2> (led/cnt/Maddsub_speed_mux0002_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Maddsub_speed_mux0002_cy<3> (led/cnt/Maddsub_speed_mux0002_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Maddsub_speed_mux0002_cy<4> (led/cnt/Maddsub_speed_mux0002_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Maddsub_speed_mux0002_cy<5> (led/cnt/Maddsub_speed_mux0002_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Maddsub_speed_mux0002_cy<6> (led/cnt/Maddsub_speed_mux0002_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Maddsub_speed_mux0002_cy<7> (led/cnt/Maddsub_speed_mux0002_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Maddsub_speed_mux0002_cy<8> (led/cnt/Maddsub_speed_mux0002_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Maddsub_speed_mux0002_cy<9> (led/cnt/Maddsub_speed_mux0002_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Maddsub_speed_mux0002_cy<10> (led/cnt/Maddsub_speed_mux0002_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Maddsub_speed_mux0002_cy<11> (led/cnt/Maddsub_speed_mux0002_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Maddsub_speed_mux0002_cy<12> (led/cnt/Maddsub_speed_mux0002_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Maddsub_speed_mux0002_cy<13> (led/cnt/Maddsub_speed_mux0002_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Maddsub_speed_mux0002_cy<14> (led/cnt/Maddsub_speed_mux0002_cy<14>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Maddsub_speed_mux0002_cy<15> (led/cnt/Maddsub_speed_mux0002_cy<15>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Maddsub_speed_mux0002_cy<16> (led/cnt/Maddsub_speed_mux0002_cy<16>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Maddsub_speed_mux0002_cy<17> (led/cnt/Maddsub_speed_mux0002_cy<17>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Maddsub_speed_mux0002_cy<18> (led/cnt/Maddsub_speed_mux0002_cy<18>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Maddsub_speed_mux0002_cy<19> (led/cnt/Maddsub_speed_mux0002_cy<19>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Maddsub_speed_mux0002_cy<20> (led/cnt/Maddsub_speed_mux0002_cy<20>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Maddsub_speed_mux0002_cy<21> (led/cnt/Maddsub_speed_mux0002_cy<21>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Maddsub_speed_mux0002_cy<22> (led/cnt/Maddsub_speed_mux0002_cy<22>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Maddsub_speed_mux0002_cy<23> (led/cnt/Maddsub_speed_mux0002_cy<23>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Maddsub_speed_mux0002_cy<24> (led/cnt/Maddsub_speed_mux0002_cy<24>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Maddsub_speed_mux0002_cy<25> (led/cnt/Maddsub_speed_mux0002_cy<25>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Maddsub_speed_mux0002_cy<26> (led/cnt/Maddsub_speed_mux0002_cy<26>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Maddsub_speed_mux0002_cy<27> (led/cnt/Maddsub_speed_mux0002_cy<27>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Maddsub_speed_mux0002_cy<28> (led/cnt/Maddsub_speed_mux0002_cy<28>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Maddsub_speed_mux0002_cy<29> (led/cnt/Maddsub_speed_mux0002_cy<29>)
     MUXCY:CI->O           0   0.065   0.000  led/cnt/Maddsub_speed_mux0002_cy<30> (led/cnt/Maddsub_speed_mux0002_cy<30>)
     XORCY:CI->O           3   0.844   0.000  led/cnt/Maddsub_speed_mux0002_xor<31> (led/cnt/speed_mux0002<31>)
     LDCP:D                    0.252          led/cnt/speed_31
    ----------------------------------------
    Total                      5.576ns (5.049ns logic, 0.527ns route)
                                       (90.5% logic, 9.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'reset_in'
  Total number of paths / destination ports: 560 / 32
-------------------------------------------------------------------------
Offset:              6.601ns (Levels of Logic = 34)
  Source:            speed_down_in (PAD)
  Destination:       led/cnt/speed_31 (LATCH)
  Destination Clock: reset_in falling

  Data Path: speed_down_in to led/cnt/speed_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            97   0.849   1.426  speed_down_in_IBUF (speed_down_in1)
     LUT2:I0->O            1   0.648   0.000  led/cnt/Maddsub_speed_mux0002_lut<0> (led/cnt/Maddsub_speed_mux0002_lut<0>)
     MUXCY:S->O            1   0.632   0.000  led/cnt/Maddsub_speed_mux0002_cy<0> (led/cnt/Maddsub_speed_mux0002_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Maddsub_speed_mux0002_cy<1> (led/cnt/Maddsub_speed_mux0002_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Maddsub_speed_mux0002_cy<2> (led/cnt/Maddsub_speed_mux0002_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Maddsub_speed_mux0002_cy<3> (led/cnt/Maddsub_speed_mux0002_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Maddsub_speed_mux0002_cy<4> (led/cnt/Maddsub_speed_mux0002_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Maddsub_speed_mux0002_cy<5> (led/cnt/Maddsub_speed_mux0002_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Maddsub_speed_mux0002_cy<6> (led/cnt/Maddsub_speed_mux0002_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Maddsub_speed_mux0002_cy<7> (led/cnt/Maddsub_speed_mux0002_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Maddsub_speed_mux0002_cy<8> (led/cnt/Maddsub_speed_mux0002_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Maddsub_speed_mux0002_cy<9> (led/cnt/Maddsub_speed_mux0002_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Maddsub_speed_mux0002_cy<10> (led/cnt/Maddsub_speed_mux0002_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Maddsub_speed_mux0002_cy<11> (led/cnt/Maddsub_speed_mux0002_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Maddsub_speed_mux0002_cy<12> (led/cnt/Maddsub_speed_mux0002_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Maddsub_speed_mux0002_cy<13> (led/cnt/Maddsub_speed_mux0002_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Maddsub_speed_mux0002_cy<14> (led/cnt/Maddsub_speed_mux0002_cy<14>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Maddsub_speed_mux0002_cy<15> (led/cnt/Maddsub_speed_mux0002_cy<15>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Maddsub_speed_mux0002_cy<16> (led/cnt/Maddsub_speed_mux0002_cy<16>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Maddsub_speed_mux0002_cy<17> (led/cnt/Maddsub_speed_mux0002_cy<17>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Maddsub_speed_mux0002_cy<18> (led/cnt/Maddsub_speed_mux0002_cy<18>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Maddsub_speed_mux0002_cy<19> (led/cnt/Maddsub_speed_mux0002_cy<19>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Maddsub_speed_mux0002_cy<20> (led/cnt/Maddsub_speed_mux0002_cy<20>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Maddsub_speed_mux0002_cy<21> (led/cnt/Maddsub_speed_mux0002_cy<21>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Maddsub_speed_mux0002_cy<22> (led/cnt/Maddsub_speed_mux0002_cy<22>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Maddsub_speed_mux0002_cy<23> (led/cnt/Maddsub_speed_mux0002_cy<23>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Maddsub_speed_mux0002_cy<24> (led/cnt/Maddsub_speed_mux0002_cy<24>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Maddsub_speed_mux0002_cy<25> (led/cnt/Maddsub_speed_mux0002_cy<25>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Maddsub_speed_mux0002_cy<26> (led/cnt/Maddsub_speed_mux0002_cy<26>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Maddsub_speed_mux0002_cy<27> (led/cnt/Maddsub_speed_mux0002_cy<27>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Maddsub_speed_mux0002_cy<28> (led/cnt/Maddsub_speed_mux0002_cy<28>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Maddsub_speed_mux0002_cy<29> (led/cnt/Maddsub_speed_mux0002_cy<29>)
     MUXCY:CI->O           0   0.065   0.000  led/cnt/Maddsub_speed_mux0002_cy<30> (led/cnt/Maddsub_speed_mux0002_cy<30>)
     XORCY:CI->O           3   0.844   0.000  led/cnt/Maddsub_speed_mux0002_xor<31> (led/cnt/speed_mux0002<31>)
     LDCP:D                    0.252          led/cnt/speed_31
    ----------------------------------------
    Total                      6.601ns (5.175ns logic, 1.426ns route)
                                       (78.4% logic, 21.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_in'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.591ns (Levels of Logic = 0)
  Source:            led/cnt/b (FF)
  Destination:       my_modi/my_modi_sel:clock_sel (PAD)
  Source Clock:      clock_in rising 0.1X

  Data Path: led/cnt/b to my_modi/my_modi_sel:clock_sel
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              0   0.591   0.000  led/cnt/b (led/cnt/b)
    modi_selector:clock_sel        0.000          my_modi/my_modi_sel
    ----------------------------------------
    Total                      0.591ns (0.591ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Delay:               4.940ns (Levels of Logic = 1)
  Source:            my_modi/my_modi_sel:vector_sel<7> (PAD)
  Destination:       led8_out (PAD)

  Data Path: my_modi/my_modi_sel:vector_sel<7> to led8_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    modi_selector:vector_sel<7>    1   0.000   0.420  my_modi/my_modi_sel (led8_out_OBUF)
     OBUF:I->O                 4.520          led8_out_OBUF (led8_out)
    ----------------------------------------
    Total                      4.940ns (4.520ns logic, 0.420ns route)
                                       (91.5% logic, 8.5% route)

=========================================================================


Total REAL time to Xst completion: 17.00 secs
Total CPU time to Xst completion: 15.94 secs
 
--> 


Total memory usage is 184512 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   13 (   0 filtered)
Number of infos    :    1 (   0 filtered)

