var group___a_l_t___p_i_n_m_u_x___f_p_g_a___e_m_a_c0___u_s_e_f_p_g_a =
[
    [ "ALT_PINMUX_FPGA_EMAC0_USEFPGA_s", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___e_m_a_c0___u_s_e_f_p_g_a.html#struct_a_l_t___p_i_n_m_u_x___f_p_g_a___e_m_a_c0___u_s_e_f_p_g_a__s", [
      [ "sel", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___e_m_a_c0___u_s_e_f_p_g_a.html#af460f5a9bb80fcb02af00b4962aa3c5e", null ],
      [ "Reserved", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___e_m_a_c0___u_s_e_f_p_g_a.html#a790aad66ef1659d46d661dfe4c1fb28f", null ]
    ] ],
    [ "ALT_PINMUX_FPGA_EMAC0_USEFPGA_SEL_LSB", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___e_m_a_c0___u_s_e_f_p_g_a.html#gad7ee13c7e30068afdec930d46dd98a9b", null ],
    [ "ALT_PINMUX_FPGA_EMAC0_USEFPGA_SEL_MSB", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___e_m_a_c0___u_s_e_f_p_g_a.html#gae30fdba16ef4e784034ee95031161745", null ],
    [ "ALT_PINMUX_FPGA_EMAC0_USEFPGA_SEL_WIDTH", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___e_m_a_c0___u_s_e_f_p_g_a.html#ga4c890d2ffd3bbb5b64cc1001d54bdbac", null ],
    [ "ALT_PINMUX_FPGA_EMAC0_USEFPGA_SEL_SET_MSK", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___e_m_a_c0___u_s_e_f_p_g_a.html#gab189201a28d6555f607889dc3abc0b62", null ],
    [ "ALT_PINMUX_FPGA_EMAC0_USEFPGA_SEL_CLR_MSK", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___e_m_a_c0___u_s_e_f_p_g_a.html#gaa339369035c835e54f01ea7c11b96da7", null ],
    [ "ALT_PINMUX_FPGA_EMAC0_USEFPGA_SEL_RESET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___e_m_a_c0___u_s_e_f_p_g_a.html#gaeb54786cfd4c4ecfda6855b09bc0e90a", null ],
    [ "ALT_PINMUX_FPGA_EMAC0_USEFPGA_SEL_GET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___e_m_a_c0___u_s_e_f_p_g_a.html#gae4c672690641ab4daf52d23b672bccf9", null ],
    [ "ALT_PINMUX_FPGA_EMAC0_USEFPGA_SEL_SET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___e_m_a_c0___u_s_e_f_p_g_a.html#ga3c88ffa4dfccc30eda2ff40d46cd4cde", null ],
    [ "ALT_PINMUX_FPGA_EMAC0_USEFPGA_RSVD_LSB", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___e_m_a_c0___u_s_e_f_p_g_a.html#gafb2a7dc63430f40dddc680dca9533a3c", null ],
    [ "ALT_PINMUX_FPGA_EMAC0_USEFPGA_RSVD_MSB", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___e_m_a_c0___u_s_e_f_p_g_a.html#ga6202f72d78177f6c0f0ec981ab342556", null ],
    [ "ALT_PINMUX_FPGA_EMAC0_USEFPGA_RSVD_WIDTH", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___e_m_a_c0___u_s_e_f_p_g_a.html#gab3603b65ad53b370dc3c0e2606d0c152", null ],
    [ "ALT_PINMUX_FPGA_EMAC0_USEFPGA_RSVD_SET_MSK", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___e_m_a_c0___u_s_e_f_p_g_a.html#ga38061658bda73f5f7db2017852caa354", null ],
    [ "ALT_PINMUX_FPGA_EMAC0_USEFPGA_RSVD_CLR_MSK", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___e_m_a_c0___u_s_e_f_p_g_a.html#ga58c50e861b3e15a36433b6e22e9fbda2", null ],
    [ "ALT_PINMUX_FPGA_EMAC0_USEFPGA_RSVD_RESET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___e_m_a_c0___u_s_e_f_p_g_a.html#gaeb5a03bbfd2c2d81df01dd0d15af83cf", null ],
    [ "ALT_PINMUX_FPGA_EMAC0_USEFPGA_RSVD_GET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___e_m_a_c0___u_s_e_f_p_g_a.html#ga8159a3c1bf97c5d8fc4a73488d908ac6", null ],
    [ "ALT_PINMUX_FPGA_EMAC0_USEFPGA_RSVD_SET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___e_m_a_c0___u_s_e_f_p_g_a.html#ga6651d8c619ec19dfb4f840af39b24703", null ],
    [ "ALT_PINMUX_FPGA_EMAC0_USEFPGA_RESET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___e_m_a_c0___u_s_e_f_p_g_a.html#ga35ba1048096c98d33d5b8cad52fd7843", null ],
    [ "ALT_PINMUX_FPGA_EMAC0_USEFPGA_OFST", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___e_m_a_c0___u_s_e_f_p_g_a.html#gae202e3fbe829b7838c682de426ffb00a", null ],
    [ "ALT_PINMUX_FPGA_EMAC0_USEFPGA_t", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___e_m_a_c0___u_s_e_f_p_g_a.html#ga7c5e16ecab45efb99ed73556f56e63ad", null ]
];