INFO: [VRFC 10-2263] Analyzing Verilog file "h:/fpga-neural-network-/fpga/fpga.srcs/sources_1/bd/bram/ip/bram_blk_mem_gen_0_0/sim/bram_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "h:/fpga-neural-network-/ip_repo/axis_fifo_1.0/hdl/axis_fifo_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_fifo_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "h:/fpga-neural-network-/fpga/fpga.srcs/sources_1/bd/bram/sim/bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram
INFO: [VRFC 10-2263] Analyzing Verilog file "h:/fpga-neural-network-/fpga/fpga.srcs/sources_1/bd/bram/hdl/bram_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "h:/fpga-neural-network-/fpga/fpga.srcs/sources_1/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "h:/fpga-neural-network-/fpga/fpga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "h:/fpga-neural-network-/fpga/fpga.srcs/sources_1/new/Buffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Buffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "h:/fpga-neural-network-/fpga/fpga.srcs/sources_1/new/ConvEngine.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvEngine
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "h:/fpga-neural-network-/fpga/fpga.srcs/sources_1/new/ConvWrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvWrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "h:/fpga-neural-network-/fpga/fpga.srcs/sources_1/new/DDR_Shiftreg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDR_Shiftreg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "h:/fpga-neural-network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg
