# ğŸŒŸ 5b.2ï¼šåŸºæ¿ãƒ»ã‚¦ã‚§ãƒ«ãƒ»ãƒãƒ£ãƒãƒ«æ§‹é€ ã«ã‚ˆã‚‹ä½ãƒã‚¤ã‚ºåŒ–  
 *5b.2: Low Noise via Substrate, Well, and Channel Engineering*

---

## ğŸ¯ ç¯€ã®ç‹™ã„ / Objective

æœ¬ç¯€ã§ã¯ã€MOSãƒˆãƒ©ãƒ³ã‚¸ã‚¹ã‚¿ã®1/fãƒã‚¤ã‚ºã®ä¸»ãªç™ºç”Ÿæºã§ã‚ã‚‹ã€Œãƒãƒ£ãƒãƒ«ã¨ç•Œé¢ã€å‘¨è¾ºã®æ§‹é€ ã‚’ã€  
**åŸºæ¿é¸å®šã‚„ã‚¦ã‚§ãƒ«æ¿ƒåº¦ã€ãƒãƒ£ãƒãƒ«æ§‹é€ ã®å·¥å¤«ã«ã‚ˆã‚Šç‰©ç†çš„ã«æŠ‘åˆ¶ã™ã‚‹æ‰‹æ³•**ã‚’ç¤ºã™ã€‚  

ã“ã‚Œã‚‰ã®å·¥å¤«ã¯è¨­è¨ˆæ®µéšã§ã¯åˆ¶å¾¡ã—ãã‚Œãªã„é ˜åŸŸã§ã‚ã‚Šã€  
**è£½é€ æŠ€è¡“ã«ã‚ˆã‚‹ç´ å­æ€§èƒ½ã®å·®åˆ¥åŒ–**ã«ç›´çµã™ã‚‹é‡è¦è¦ç´ ã§ã‚ã‚‹ã€‚

*This section presents methods to suppress 1/f noise by optimizing the substrate, well concentration, and channel structure.  
These approaches focus on areas that cannot be effectively controlled at the design stage,  
and are key to differentiation through manufacturing technology.*

---

## ğŸ”§ å¯¾ç­–â‘ ï¼šEpiåŸºæ¿ã®æ¡ç”¨ / Use of Epitaxial Substrate

- âœ… Epiï¼ˆã‚¨ãƒ”ã‚¿ã‚­ã‚·ãƒ£ãƒ«ï¼‰åŸºæ¿ã¯ã€è¡¨é¢å±¤ã®çµæ™¶å“è³ªãŒé«˜ãã€ãƒãƒ£ãƒãƒ«ç›´ä¸‹ã«çµæ™¶æ¬ é™¥ãŒå°‘ãªã„ã€‚  
â€ƒ*Epitaxial wafers provide a high-quality crystalline surface with minimal defects beneath the channel.*  
- ğŸ”½ ãƒˆãƒ©ãƒƒãƒ—ã®ç™ºç”Ÿèµ·ç‚¹ãŒæ¸›ã‚‹ãŸã‚ã€**ãƒˆãƒ©ãƒƒãƒ—å¯†åº¦ãŒä½ãã€ãƒã‚¤ã‚ºãŒå°‘ãªã„**ã€‚  
â€ƒ*Fewer trap centers result in reduced trap density and lower noise.*  
- âš–ï¸ æ·±ã•æ–¹å‘ã«ä¸ç´”ç‰©ãŒå‡ä¸€ã§ã€é›»å ´åˆ†å¸ƒãŒå®‰å®šã€‚  
â€ƒ*Uniform doping in depth ensures stable electric field distribution.*

---

## ğŸ”§ å¯¾ç­–â‘¡ï¼šNWellæ¿ƒåº¦ã®æœ€é©åŒ– / Optimization of N-Well Doping

- âœ… PMOSãƒˆãƒ©ãƒ³ã‚¸ã‚¹ã‚¿ã«ãŠã‘ã‚‹NWellæ¿ƒåº¦ã‚’ä¸‹ã’ã‚‹ã“ã¨ã§ã€ãƒãƒ£ãƒãƒ«ä¸‹ã®é›»å ´å¼·åº¦ãŒç·©ã‚„ã‹ã«ãªã‚‹ã€‚  
â€ƒ*Reducing N-well doping in PMOS results in a gentler electric field under the channel.*  
- ğŸ”½ é›»ç•ŒãŒå¼±ããªã‚‹ã“ã¨ã§ã€**ãƒˆãƒ©ãƒƒãƒ—æ´»æ€§åŒ–ã‚¨ãƒãƒ«ã‚®ãƒ¼ãŒæŠ‘ãˆã‚‰ã‚Œã€ãƒã‚¤ã‚ºãŒå‡ºã«ãããªã‚‹**ã€‚  
â€ƒ*Lower fields reduce trap activation energy and suppress noise generation.*  
- âš ï¸ ãƒ‘ãƒ³ãƒã‚¹ãƒ«ãƒ¼ã‚„ã‚¹ãƒ”ãƒ¼ãƒ‰ã¨ã®ãƒãƒ©ãƒ³ã‚¹ãŒå¿…è¦ã€‚  
â€ƒ*Careful trade-off with punch-through tolerance and speed is required.*

---

## ğŸ”§ å¯¾ç­–â‘¢ï¼šPMOSæ§‹é€ ã®é¸æŠ / Preference for PMOS Devices

- âœ… PMOSã¯ãƒ›ãƒ¼ãƒ«ãƒãƒ£ãƒãƒ«ã§ã‚ã‚Šã€é›»å­ãƒãƒ£ãƒãƒ«ï¼ˆNMOSï¼‰ã‚ˆã‚Šã‚‚**ãƒˆãƒ©ãƒƒãƒ—ã«å¯¾ã™ã‚‹æ„Ÿå—æ€§ãŒä½ã„**ã€‚  
â€ƒ*PMOS has a hole channel, which is less sensitive to traps than electron channels in NMOS.*  
- ğŸ”½ ä½å‘¨æ³¢åŸŸã§ã®ãƒã‚¤ã‚ºãŒå•é¡Œã¨ãªã‚‹ç”¨é€”ã§ã¯ã€PMOSä¸»ä½“ã®æ§‹æˆã«ã‚ˆã‚Šãƒã‚¤ã‚ºã‚’æŠ‘ãˆã‚‰ã‚Œã‚‹ã€‚  
â€ƒ*In low-frequency applications, PMOS-centric designs help reduce 1/f noise.*  
- ğŸ’¡ BGRï¼ˆãƒãƒ³ãƒ‰ã‚®ãƒ£ãƒƒãƒ—ãƒªãƒ•ã‚¡ãƒ¬ãƒ³ã‚¹ï¼‰ãªã©ã«ãŠã„ã¦æœ‰åŠ¹ã€‚  
â€ƒ*This is especially useful for BGR (bandgap reference) circuits.*

---

## ğŸ”§ å¯¾ç­–â‘£ï¼šW/Læ¯”ã®æœ€é©åŒ– / Optimizing W/L Ratio

- âœ… ãƒˆãƒ©ãƒ³ã‚¸ã‚¹ã‚¿å¹…ï¼ˆWï¼‰ã¨é•·ã•ï¼ˆLï¼‰ã®æ¯”ç‡ã‚’èª¿æ•´ã™ã‚‹ã“ã¨ã§ã€ãƒãƒ£ãƒãƒ«ã®é›»è·å¯†åº¦ã‚„é›»ç•Œåˆ†å¸ƒã‚’åˆ¶å¾¡ã§ãã‚‹ã€‚  
â€ƒ*Adjusting W/L ratio allows control of charge density and field gradient in the channel.*  
- ğŸ”½ Lã‚’é•·ã‚ã«å–ã‚‹ã“ã¨ã§ã€é›»ç•Œå‹¾é…ãŒç·©ã‚„ã‹ã«ãªã‚Šã€**ãƒã‚¤ã‚ºæºã¨ãªã‚‹ç•Œé¢ã®åˆºæ¿€ãŒæ¸›å°‘**ã€‚  
â€ƒ*A longer channel length reduces electric field gradients and interface disturbance.*  
- âš–ï¸ å®Ÿè£…é¢ç©ã¨ã®ãƒãƒ©ãƒ³ã‚¹ã‚’è¦‹ãªãŒã‚‰ã€ç©æ¥µçš„ã«ãƒã‚¤ã‚ºä½æ¸›è¨­è¨ˆã‚’è¡Œã†ã€‚  
â€ƒ*Optimization must balance noise reduction and layout area constraints.*

---

## âœ… æœ¬ç¯€ã®ã¾ã¨ã‚ / Summary

| ğŸ§© é …ç›®ï½œItem | âœ¨ ä¸»ãªåŠ¹æœï½œMain Effect | ğŸ“ å‚™è€ƒï½œNotes |
|-------------|-----------------------------|----------------------------|
| EpiåŸºæ¿<br>*Epi Substrate* | ãƒãƒ£ãƒãƒ«ç›´ä¸‹ã®çµæ™¶å“è³ªæ”¹å–„ã€ãƒˆãƒ©ãƒƒãƒ—ä½æ¸›<br>*Improved crystal quality and fewer traps* | æ­©ç•™ã¾ã‚Šãƒ»ã‚³ã‚¹ãƒˆè¦æ³¨æ„<br>*Check yield/cost balance* |
| NWellæ¿ƒåº¦åˆ¶å¾¡<br>*N-Well Control* | é›»ç•Œåˆ†å¸ƒã®æ”¹å–„ã€ãƒˆãƒ©ãƒƒãƒ—æ´»æ€§æŠ‘åˆ¶<br>*Weaker field reduces trap activity* | è€åœ§ã‚„é€Ÿåº¦ã¨è¦ãƒãƒ©ãƒ³ã‚¹<br>*Balance with Vds/speed* |
| PMOSä¸»ä½“æ§‹æˆ<br>*PMOS Preference* | æ„Ÿå—æ€§ä½ä¸‹ã«ã‚ˆã‚‹ãƒã‚¤ã‚ºæŠ‘åˆ¶<br>*Reduced sensitivity to traps* | BGRç”¨é€”ã«æœ‰åŠ¹<br>*Useful in BGR etc.* |
| W/Læœ€é©åŒ–<br>*W/L Optimization* | é›»ç•Œç·©å’Œã€ç•Œé¢åˆºæ¿€ä½æ¸›<br>*Lower field and interface disturbance* | é¢ç©ã¨ã®ãƒˆãƒ¬ãƒ¼ãƒ‰ã‚ªãƒ•<br>*Layout area trade-off* |

---

## ğŸ”— æ¬¡ç¯€ãƒ»READMEã¸ã®ãƒªãƒ³ã‚¯ / Links

- â–¶ï¸ [5b.3ï¼šé…¸åŒ–è†œãƒ»ã‚¢ãƒ‹ãƒ¼ãƒ«ãƒ»å‰å‡¦ç†ã«ã‚ˆã‚‹ç•Œé¢å“è³ªæ”¹å–„](5b_3_oxide_interface_control.md)  
- ğŸ“˜ [READMEï¼š5bç«  å…¨ä½“æ§‹æˆã¸æˆ»ã‚‹](README.md)
