
---------- Begin Simulation Statistics ----------
final_tick                                  353276000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  33356                       # Simulator instruction rate (inst/s)
host_mem_usage                                 860020                       # Number of bytes of host memory used
host_op_rate                                    33731                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     7.50                       # Real time elapsed on the host
host_tick_rate                               47134498                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      250002                       # Number of instructions simulated
sim_ops                                        252812                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000353                       # Number of seconds simulated
sim_ticks                                   353276000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.972472                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  101426                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               102479                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             34763                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            138809                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  9                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             167                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              158                       # Number of indirect misses.
system.cpu.branchPred.lookups                  241979                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    1714                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           50                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    206715                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   206877                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             34531                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      36797                       # Number of branches committed
system.cpu.commit.bw_lim_events                   792                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              16                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         1285808                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               250049                       # Number of instructions committed
system.cpu.commit.committedOps                 252859                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       496345                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.509442                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.975325                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       357213     71.97%     71.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        68507     13.80%     85.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        34507      6.95%     92.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        33718      6.79%     99.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4          910      0.18%     99.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5          168      0.03%     99.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          342      0.07%     99.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          188      0.04%     99.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8          792      0.16%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       496345                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  241                       # Number of function calls committed.
system.cpu.commit.int_insts                    216805                       # Number of committed integer instructions.
system.cpu.commit.loads                         68977                       # Number of loads committed
system.cpu.commit.membars                           8                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           10      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           146675     58.01%     58.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              98      0.04%     58.05% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                7      0.00%     58.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             30      0.01%     58.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp            120      0.05%     58.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             53      0.02%     58.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult           165      0.07%     58.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc          165      0.07%     58.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              8      0.00%     58.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc            24      0.01%     58.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     58.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              32      0.01%     58.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     58.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              37      0.01%     58.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              40      0.02%     58.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     58.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             45      0.02%     58.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     58.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     58.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     58.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     58.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     58.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     58.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     58.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     58.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     58.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     58.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     58.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     58.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     58.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     58.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     58.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     58.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     58.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     58.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     58.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     58.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     58.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     58.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     58.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     58.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     58.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     58.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     58.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     58.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     58.34% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           68977     27.28%     85.62% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          36373     14.38%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            252859                       # Class of committed instruction
system.cpu.commit.refs                         105350                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                      1241                       # Number of committed Vector instructions.
system.cpu.committedInsts                      250002                       # Number of Instructions Simulated
system.cpu.committedOps                        252812                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.826193                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.826193                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                142109                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   237                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                68406                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                2015449                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   181989                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    273458                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  34558                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   794                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 34274                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      241979                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    206442                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        379608                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   660                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           57                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        2102820                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                   69580                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.342478                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             251930                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             103149                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        2.976163                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             666388                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.181625                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.527960                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   290534     43.60%     43.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    67688     10.16%     53.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      792      0.12%     53.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    66825     10.03%     63.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                      602      0.09%     63.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     1021      0.15%     64.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    34112      5.12%     69.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                      247      0.04%     69.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   204567     30.70%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               666388                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           40166                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                34627                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   137455                       # Number of branches executed
system.cpu.iew.exec_nop                         33278                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.502151                       # Inst execution rate
system.cpu.iew.exec_refs                       342652                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      39759                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  135609                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                336578                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 41                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               150                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                80603                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1538559                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                302893                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              4256                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1061351                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      7                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   317                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  34558                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   228                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           525                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               71                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           16                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           43                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       267593                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        44229                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             16                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        34556                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             71                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    960551                       # num instructions consuming a value
system.cpu.iew.wb_count                        960362                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.742222                       # average fanout of values written-back
system.cpu.iew.wb_producers                    712942                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.359220                       # insts written-back per cycle
system.cpu.iew.wb_sent                         994305                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   997154                       # number of integer regfile reads
system.cpu.int_regfile_writes                  816905                       # number of integer regfile writes
system.cpu.ipc                               0.353833                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.353833                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                10      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                719096     67.48%     67.48% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   98      0.01%     67.49% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    10      0.00%     67.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  30      0.00%     67.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                 120      0.01%     67.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  53      0.00%     67.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                218      0.02%     67.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc             165      0.02%     67.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   8      0.00%     67.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                 53      0.00%     67.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     67.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   36      0.00%     67.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     67.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   41      0.00%     67.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   40      0.00%     67.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     67.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  49      0.00%     67.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     67.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     67.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     67.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     67.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     67.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     67.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     67.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     67.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     67.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     67.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     67.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     67.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     67.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     67.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     67.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     67.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     67.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     67.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     67.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     67.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     67.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     67.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     67.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     67.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     67.57% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               303253     28.46%     96.03% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               42335      3.97%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1065615                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                        1054                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.000989                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     175     16.60%     16.60% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     16.60% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     16.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     16.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     16.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     16.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                   11      1.04%     17.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     17.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     17.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    1      0.09%     17.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     17.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     17.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     17.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      3      0.28%     18.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     18.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     18.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     18.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     18.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     18.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     18.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     18.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     18.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     18.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     18.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     18.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     18.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     18.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     18.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     18.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     18.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     18.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     18.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     18.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     18.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     18.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     18.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     18.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     18.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     18.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     18.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     18.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     18.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     18.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     18.03% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    115     10.91%     28.94% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   749     71.06%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1059986                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            2786013                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       956999                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           2737091                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1505240                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1065615                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  41                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         1252430                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              2425                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             25                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       968058                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        666388                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.599091                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.367298                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              422922     63.46%     63.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                2357      0.35%     63.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               35581      5.34%     69.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               35020      5.26%     74.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               67661     10.15%     84.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               67840     10.18%     94.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                1295      0.19%     94.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 274      0.04%     94.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               33438      5.02%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          666388                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.508186                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                   6673                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads              15076                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses         3363                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes             20631                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads                 6                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               12                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               336578                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               80603                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  766464                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    574                       # number of misc regfile writes
system.cpu.numCycles                           706554                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  137197                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                286713                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     11                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   216238                       # Number of cycles rename is idle
system.cpu.rename.ROBFullEvents                    18                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               2394286                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1744609                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1734969                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    273452                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1080                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  34558                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  1204                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1448212                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          2046647                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           3739                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                164                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      2010                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             44                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups            12315                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      2033973                       # The number of ROB reads
system.cpu.rob.rob_writes                     3247442                       # The number of ROB writes
system.cpu.timesIdled                             407                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                     4148                       # number of vector regfile reads
system.cpu.vec_regfile_writes                    1088                       # number of vector regfile writes
system.cpu.workload.numSyscalls                     7                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1226                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests          484                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         1897                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                588                       # Transaction distribution
system.membus.trans_dist::ReadExReq               121                       # Transaction distribution
system.membus.trans_dist::ReadExResp              121                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           588                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           517                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1935                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1935                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        45376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   45376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1226                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1226    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1226                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1535000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3764000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    353276000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               712                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          139                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          330                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              15                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              184                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             184                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           573                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          139                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          517                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          517                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1476                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         1834                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  3310                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        57792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        29568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  87360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             1413                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000708                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.026603                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   1412     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               1413                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            1417500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            743000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            859500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    353276000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                   86                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  101                       # number of demand (read+write) hits
system.l2.demand_hits::total                      187                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  86                       # number of overall hits
system.l2.overall_hits::.cpu.data                 101                       # number of overall hits
system.l2.overall_hits::total                     187                       # number of overall hits
system.l2.demand_misses::.cpu.inst                487                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                222                       # number of demand (read+write) misses
system.l2.demand_misses::total                    709                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               487                       # number of overall misses
system.l2.overall_misses::.cpu.data               222                       # number of overall misses
system.l2.overall_misses::total                   709                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     39427000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     19081500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         58508500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     39427000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     19081500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        58508500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              573                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              323                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  896                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             573                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             323                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 896                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.849913                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.687307                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.791295                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.849913                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.687307                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.791295                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 80958.932238                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 85952.702703                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82522.566996                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 80958.932238                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 85952.702703                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82522.566996                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           487                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           222                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               709                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          487                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          222                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              709                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     34557000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     16861500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     51418500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     34557000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     16861500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     51418500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.849913                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.687307                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.791295                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.849913                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.687307                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.791295                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 70958.932238                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 75952.702703                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72522.566996                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 70958.932238                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 75952.702703                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72522.566996                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          139                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              139                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          139                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          139                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          330                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              330                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          330                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          330                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                63                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    63                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             121                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 121                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     10019500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      10019500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           184                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               184                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.657609                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.657609                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 82805.785124                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82805.785124                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          121                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            121                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      8809500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      8809500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.657609                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.657609                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 72805.785124                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72805.785124                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             86                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 86                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          487                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              487                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     39427000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     39427000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          573                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            573                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.849913                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.849913                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 80958.932238                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80958.932238                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          487                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          487                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     34557000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     34557000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.849913                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.849913                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 70958.932238                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70958.932238                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            38                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                38                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          101                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             101                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      9062000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      9062000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          139                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           139                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.726619                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.726619                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 89722.772277                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89722.772277                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          101                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          101                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      8052000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      8052000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.726619                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.726619                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79722.772277                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79722.772277                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data          517                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             517                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          517                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           517                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data          517                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          517                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      9822500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      9822500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 18999.032882                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 18999.032882                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    353276000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   665.539556                       # Cycle average of tags in use
system.l2.tags.total_refs                        1379                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       728                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.894231                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      14.087583                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       445.883731                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       205.568241                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000430                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.013607                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.006273                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.020311                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           728                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          711                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.022217                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     15896                       # Number of tag accesses
system.l2.tags.data_accesses                    15896                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    353276000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          31168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          14208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              45376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        31168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         31168                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             487                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             222                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 709                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          88225637                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          40217847                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             128443483                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     88225637                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         88225637                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         88225637                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         40217847                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            128443483                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       487.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       222.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000577000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1462                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         709                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       709                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                54                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                69                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                71                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                83                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                31                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                42                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               30                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               30                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               87                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      8908000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    3545000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                22201750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12564.17                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31314.17                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      530                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.75                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   709                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     385                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     213                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      82                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          179                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    253.497207                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   165.354787                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   269.603774                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           60     33.52%     33.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           54     30.17%     63.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           35     19.55%     83.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            4      2.23%     85.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            4      2.23%     87.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            5      2.79%     90.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            4      2.23%     92.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      1.12%     93.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           11      6.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          179                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  45376                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   45376                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       128.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    128.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     349321000                       # Total gap between requests
system.mem_ctrls.avgGap                     492695.35                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        31168                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        14208                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 88225636.612733379006                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 40217846.669459566474                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          487                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          222                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     14507000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      7694750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29788.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34661.04                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    74.75                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               335580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               178365                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             1720740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     27658800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         23479440                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        115885920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          169258845                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        479.112210                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    301082750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     11700000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     40493250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               942480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               500940                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             3341520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     27658800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         29457600                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        110851680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          172753020                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        489.002989                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    287844000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     11700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     53732000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    353276000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       205635                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           205635                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       205635                       # number of overall hits
system.cpu.icache.overall_hits::total          205635                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          807                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            807                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          807                       # number of overall misses
system.cpu.icache.overall_misses::total           807                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     58741499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     58741499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     58741499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     58741499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       206442                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       206442                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       206442                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       206442                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003909                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003909                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003909                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003909                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 72789.961586                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72789.961586                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 72789.961586                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72789.961586                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1111                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          396                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   158.714286                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          396                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          330                       # number of writebacks
system.cpu.icache.writebacks::total               330                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          234                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          234                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          234                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          234                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          573                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          573                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          573                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          573                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     41205499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     41205499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     41205499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     41205499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002776                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002776                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002776                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002776                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 71911.865620                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 71911.865620                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 71911.865620                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 71911.865620                       # average overall mshr miss latency
system.cpu.icache.replacements                    330                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       205635                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          205635                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          807                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           807                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     58741499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     58741499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       206442                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       206442                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003909                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003909                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 72789.961586                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72789.961586                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          234                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          234                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          573                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          573                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     41205499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     41205499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002776                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002776                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 71911.865620                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 71911.865620                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    353276000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           228.361169                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              206208                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               573                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            359.874346                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   228.361169                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.892036                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.892036                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          243                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.949219                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            413457                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           413457                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    353276000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    353276000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    353276000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    353276000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    353276000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       337386                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           337386                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       337404                       # number of overall hits
system.cpu.dcache.overall_hits::total          337404                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1541                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1541                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1543                       # number of overall misses
system.cpu.dcache.overall_misses::total          1543                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     75556486                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     75556486                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     75556486                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     75556486                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       338927                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       338927                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       338947                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       338947                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004547                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004547                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004552                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004552                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 49030.815055                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 49030.815055                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48967.262476                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48967.262476                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         9052                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               541                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    16.731978                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          139                       # number of writebacks
system.cpu.dcache.writebacks::total               139                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          703                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          703                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          703                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          703                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          838                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          838                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          840                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          840                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     36525018                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     36525018                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     36687518                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     36687518                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002473                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002473                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002478                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002478                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 43585.940334                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 43585.940334                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 43675.616667                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 43675.616667                       # average overall mshr miss latency
system.cpu.dcache.replacements                    154                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       302274                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          302274                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          288                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           288                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     18394000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     18394000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       302562                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       302562                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000952                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000952                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 63868.055556                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 63868.055556                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          151                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          151                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          137                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          137                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      9513000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9513000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000453                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000453                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 69437.956204                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 69437.956204                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        35112                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          35112                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          737                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          737                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     40630465                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     40630465                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        35849                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        35849                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.020558                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.020558                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 55129.531886                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 55129.531886                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          552                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          552                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          185                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          185                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     10995997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     10995997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.005161                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005161                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59437.821622                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59437.821622                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           18                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            18                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           20                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           20                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.100000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.100000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       162500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       162500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.100000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.100000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        81250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        81250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data          516                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          516                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data     16532021                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total     16532021                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          516                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          516                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 32038.800388                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32038.800388                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          516                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          516                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data     16016021                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total     16016021                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 31038.800388                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31038.800388                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data            9                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total            9                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data            8                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total            8                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data            8                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total            8                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    353276000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           633.211994                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              338261                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               840                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            402.691667                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   633.211994                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.618371                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.618371                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          686                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          660                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.669922                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            678768                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           678768                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    353276000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    353276000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
