/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az1427-402
+ date
Fri Nov 10 23:33:44 UTC 2023
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1699659224
+ CACTUS_STARTTIME=1699659224
+ '[' 1 = 1 ']'
+ '[' 0 -eq 0 ']'
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.14.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.14.0
Compile date:      Nov 10 2023 (23:27:22)
Run date:          Nov 10 2023 (23:33:45+0000)
Run host:          fv-az1427-402.ftqghr0h53yelcozmorifnlbzb.ex.internal.cloudapp.net (pid=130086)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.7.0, API version 0x20500
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: fv-az1427-402
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=16365036KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=3717d3d2-d8ca-254b-a6f1-00a397e8ffe1, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/system.slice/runner-provisioner.service, OSName=Linux, OSRelease=6.2.0-1015-azure, OSVersion="#15~22.04.1-Ubuntu SMP Fri Oct  6 13:20:44 UTC 2023", HostName=fv-az1427-402, Architecture=x86_64, hwlocVersion=2.7.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=16365036KB, CPUVendor=AuthenticAMD, CPUFamilyNumber=25, CPUModelNumber=1, CPUModel="AMD EPYC 7763 64-Core Processor                ", CPUStepping=1)
    L3Cache L#0: (P#0, size=32768KB, linesize=64, ways=16, Inclusive=0)
      L2Cache L#0: (P#0, size=512KB, linesize=64, ways=8, Inclusive=1)
        L1dCache L#0: (P#0, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
            PU L#1: (P#1)
      L2Cache L#1: (P#1, size=512KB, linesize=64, ways=8, Inclusive=1)
        L1dCache L#1: (P#1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#2: (P#2)
            PU L#3: (P#3)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-3} P#{0-3}
    OpenMP thread 1: PU set L#{0-3} P#{0-3}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{2} P#{2}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 2 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 2 PUs
  Cache (unknown name) has type "unified" depth 2
    size 524288 linesize 64 associativity 8 stride 65536, for 2 PUs
  Cache (unknown name) has type "unified" depth 3
    size 33554432 linesize 64 associativity 16 stride 2097152, for 4 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00123474 sec
      iterations=10000000... time=0.012452 sec
      iterations=100000000... time=0.123823 sec
      iterations=900000000... time=1.11577 sec
      iterations=900000000... time=0.835307 sec
      result: 6.41797 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00197045 sec
      iterations=10000000... time=0.0197571 sec
      iterations=100000000... time=0.197222 sec
      iterations=600000000... time=1.18376 sec
      result: 16.2195 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.0018634 sec
      iterations=10000000... time=0.0185723 sec
      iterations=100000000... time=0.185404 sec
      iterations=600000000... time=1.11457 sec
      result: 8.61315 Giop/sec
    Read latency of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000123451 sec
      iterations=10000... time=0.00123401 sec
      iterations=100000... time=0.0123758 sec
      iterations=1000000... time=0.123652 sec
      iterations=9000000... time=1.13714 sec
      result: 1.26349 nsec
    Read latency of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1000... time=0.00062007 sec
      iterations=10000... time=0.0057023 sec
      iterations=100000... time=0.0551599 sec
      iterations=1000000... time=0.555199 sec
      iterations=2000000... time=1.11474 sec
      result: 5.57368 nsec
    Read latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1... time=3.31e-07 sec
      iterations=10... time=2.535e-06 sec
      iterations=100... time=2.4156e-05 sec
      iterations=1000... time=0.000242414 sec
      iterations=10000... time=0.00244239 sec
      iterations=100000... time=0.0242458 sec
      iterations=1000000... time=0.24233 sec
      iterations=5000000... time=1.21903 sec
      result: 100.801 GByte/sec
    Read bandwidth of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1... time=5.661e-06 sec
      iterations=10... time=5.0134e-05 sec
      iterations=100... time=0.000493233 sec
      iterations=1000... time=0.00473063 sec
      iterations=10000... time=0.0478436 sec
      iterations=100000... time=0.484327 sec
      iterations=200000... time=0.968019 sec
      iterations=400000... time=1.93787 sec
      result: 81.1647 GByte/sec
    Read bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1000... time=2.575e-06 sec
      iterations=10000... time=2.4756e-05 sec
      iterations=100000... time=0.000246692 sec
      iterations=1000000... time=0.00247561 sec
      iterations=10000000... time=0.0247766 sec
      iterations=100000000... time=0.247513 sec
      iterations=400000000... time=0.989563 sec
      iterations=800000000... time=1.97893 sec
      result: 0.309208 nsec
    Write latency of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1000... time=9.147e-06 sec
      iterations=10000... time=9.107e-05 sec
      iterations=100000... time=0.000980134 sec
      iterations=1000000... time=0.00970675 sec
      iterations=10000000... time=0.100849 sec
      iterations=100000000... time=1.00459 sec
      result: 1.25574 nsec
    Write latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1... time=3e-07 sec
      iterations=10... time=2.685e-06 sec
      iterations=100... time=2.5998e-05 sec
      iterations=1000... time=0.000259606 sec
      iterations=10000... time=0.00260955 sec
      iterations=100000... time=0.0260227 sec
      iterations=1000000... time=0.260916 sec
      iterations=4000000... time=1.04242 sec
      result: 94.3039 GByte/sec
    Write bandwidth of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1... time=9.678e-06 sec
      iterations=10... time=4.5475e-05 sec
      iterations=100... time=0.00044396 sec
      iterations=1000... time=0.00435047 sec
      iterations=10000... time=0.0434935 sec
      iterations=100000... time=0.435487 sec
      iterations=300000... time=1.30678 sec
      result: 90.2712 GByte/sec
    Write bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 2 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=4.5405e-05 sec
      iterations=10... time=0.000428863 sec
      iterations=100... time=0.00407658 sec
      iterations=1000... time=0.0407395 sec
      iterations=10000... time=0.406162 sec
      iterations=30000... time=1.21971 sec
      result: 0.0425021 Gupdates/sec
    Stencil code performance of L2 cache (for 2 PUs) (using 1*29^3 grid points, 1*390224 bytes):
      iterations=1... time=0.000153627 sec
      iterations=10... time=0.00160147 sec
      iterations=100... time=0.0157514 sec
      iterations=1000... time=0.157671 sec
      iterations=7000... time=1.10881 sec
      result: 0.15397 Gupdates/sec
    Stencil code performance of L3 cache (for 4 PUs) (using 1*116^3 grid points, 1*24974336 bytes):
      iterations=1... time=0.00370895 sec
      iterations=10... time=0.0361081 sec
      iterations=100... time=0.378736 sec
      iterations=300... time=1.07275 sec
      result: 0.436514 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00135719 sec
      iterations=10000000... time=0.0123949 sec
      iterations=100000000... time=0.123887 sec
      iterations=900000000... time=1.11536 sec
      iterations=900000000... time=0.835638 sec
      result: 6.43492 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00196946 sec
      iterations=10000000... time=0.0197447 sec
      iterations=100000000... time=0.19731 sec
      iterations=600000000... time=1.18382 sec
      result: 16.2186 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00185995 sec
      iterations=10000000... time=0.0185569 sec
      iterations=100000000... time=0.186306 sec
      iterations=600000000... time=1.11446 sec
      result: 8.61406 Giop/sec
    Read latency of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000124498 sec
      iterations=10000... time=0.00123617 sec
      iterations=100000... time=0.0123737 sec
      iterations=1000000... time=0.123644 sec
      iterations=9000000... time=1.11374 sec
      result: 1.23749 nsec
    Read latency of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1000... time=0.000458818 sec
      iterations=10000... time=0.0044305 sec
      iterations=100000... time=0.044032 sec
      iterations=1000000... time=0.43796 sec
      iterations=3000000... time=1.31165 sec
      result: 4.37215 nsec
    Read latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1... time=4.61e-07 sec
      iterations=10... time=3.0705e-06 sec
      iterations=100... time=2.9961e-05 sec
      iterations=1000... time=0.00027532 sec
      iterations=10000... time=0.00248695 sec
      iterations=100000... time=0.0242188 sec
      iterations=1000000... time=0.242663 sec
      iterations=5000000... time=1.21262 sec
      result: 101.334 GByte/sec
    Read bandwidth of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1... time=9.493e-06 sec
      iterations=10... time=5.4557e-05 sec
      iterations=100... time=0.000493198 sec
      iterations=1000... time=0.00491367 sec
      iterations=10000... time=0.0501416 sec
      iterations=100000... time=0.491202 sec
      iterations=200000... time=0.98217 sec
      iterations=400000... time=1.96547 sec
      result: 80.0248 GByte/sec
    Read bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1000... time=3.226e-06 sec
      iterations=10000... time=3.1138e-05 sec
      iterations=100000... time=0.000281017 sec
      iterations=1000000... time=0.00255126 sec
      iterations=10000000... time=0.0247402 sec
      iterations=100000000... time=0.247506 sec
      iterations=400000000... time=0.991467 sec
      iterations=800000000... time=2.01584 sec
      result: 0.314974 nsec
    Write latency of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1000... time=1.0825e-05 sec
      iterations=10000... time=9.8575e-05 sec
      iterations=100000... time=0.00105094 sec
      iterations=1000000... time=0.00917289 sec
      iterations=10000000... time=0.0917613 sec
      iterations=100000000... time=0.927119 sec
      iterations=200000000... time=1.85224 sec
      result: 1.15765 nsec
    Write latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1... time=4.76e-07 sec
      iterations=10... time=3.557e-06 sec
      iterations=100... time=3.55415e-05 sec
      iterations=1000... time=0.000306423 sec
      iterations=10000... time=0.00281741 sec
      iterations=100000... time=0.0268463 sec
      iterations=1000000... time=0.269544 sec
      iterations=4000000... time=1.07645 sec
      result: 91.3227 GByte/sec
    Write bandwidth of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1... time=1.03445e-05 sec
      iterations=10... time=5.97625e-05 sec
      iterations=100... time=0.000506878 sec
      iterations=1000... time=0.00453657 sec
      iterations=10000... time=0.0441536 sec
      iterations=100000... time=0.44069 sec
      iterations=200000... time=0.883174 sec
      iterations=400000... time=1.79729 sec
      result: 87.513 GByte/sec
    Write bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 2 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=1.04145e-05 sec
      iterations=10... time=0.000116192 sec
      iterations=100... time=0.00117155 sec
      iterations=1000... time=0.0112081 sec
      iterations=10000... time=0.108295 sec
      iterations=100000... time=1.06445 sec
      result: 0.162337 Gupdates/sec
    Stencil code performance of L2 cache (for 2 PUs) (using 1*29^3 grid points, 1*390224 bytes):
      iterations=1... time=3.8567e-05 sec
      iterations=10... time=0.000412942 sec
      iterations=100... time=0.00409012 sec
      iterations=1000... time=0.0412131 sec
      iterations=10000... time=0.410228 sec
      iterations=30000... time=1.24097 sec
      result: 0.589596 Gupdates/sec
    Stencil code performance of L3 cache (for 4 PUs) (using 1*116^3 grid points, 1*24974336 bytes):
      iterations=1... time=0.000952998 sec
      iterations=10... time=0.0113464 sec
      iterations=100... time=0.110332 sec
      iterations=1000... time=1.12951 sec
      result: 1.38192 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 1 x 1 x 1
INFO (PUGH):   Local load: 1000   [10 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Fri Nov 10 23:34:42 UTC 2023
+ echo Done.
Done.
  Elapsed time: 57.6 s
