---
title: About
layout: page
---
![Profile Image]({{ site.url }}/{{ site.picture }})

<h2>About me<hr></h2>
<p>I am a 4th-year Ph.D student at UT Austin majoring in computer architecture and I am getting research advice from <a href="https://lph.ece.utexas.edu/merez/MattanErez/MattanErez" style="text-decoration : none;color: #cc0000"> Professor Mattan Erez</a>. My current research interests are i) machine learning acceleration, ii) energy efficient and high-performance memory system, and iii) system fault resilience .
</p>


<h2>Research and Work Experience<hr></h2>
<ul> 
    <li>
    <b>The University of Texas at Austin (Austin, Tx)</b>
    <br>
    <div style="float: left"><b><i>Graduate Research Assistant @<a href="https://lph.ece.utexas.edu/merez/MattanErez/Research" style="text-decoration : none;color: #cc0000">LPH Group</a></i></b></div>
    <div style="float: right">08/2015 - Present</div>
    <br>Machine learning acceleration (Algorithm, SW implementation, workload scheduling, and HW optimization)
    <br>High performance and energy efficient memory system design
    <br>(Micro)Architecture level fault injection modeling and application fault tolerance analysis
    </li><br>

    <li>
    <b>NVIDIA (Santa Clara, CA)</b>
    <br>
    <div style="float: left"><b><i>Deep Learinng Architecture Intern @Deep Learning Architecture Group</i></b></div>
    <div style="float: right">05/2018 - 08/2018</div>
    <br>Deep learning workload analysis, GPU architecture & kernel optimization for fast network model training
    </li><br>

    <li>
    <b>NVIDIA Research (Austin, TX)</b>
    <br>
    <div style="float: left"><b><i>Research Intern @Architecture Group</i></b></div>
    <div style="float: right">05/2017 - 08/2017</div>
    <br>Deep learning workload analysis, GPU memory system modeling and optimization for CNN model training
    </li><br>

    <li>
    <b>Hewlett Packard Labs (Palo Alto, CA)</b >
    <br>
    <div style="float: left"><b><i>Research Intern @Platform Architecture Group</i></b></div>
    <div style="float: right">05/2016 - 08/2016</div>
    <br>Persistent memory system architecture, Memory centric computing, DRAM cache simulator design
    </li><br>

    <li>
    <b>SK hynix (Ichon, Republic of Korea)</b>
    <br>
    <div style="float: left"><b><i>DRAM design & performance evaluation engineer @DRAM Product Planning and Enabling Team</i></b></div>
    <div style="float: right">04/2012 - 07/2015</div>
    <br>DDR4-Extension features development and evaluation for memory system parallelism
    <br>Next generation DRAM features evaluation and proposal
    <br>Major contribution to DDR4 & DDR4-Extension JEDEC standardization as the representative of SK hynix
    </li><br>

    <li>
    <b>SK hynix (Ichon, Republic of Korea)</b>
    <br>
    <div style="float: left"><b><i>PCRAM architecture & circuit design engineer @Next Generation Memory Design Team</i></b></div>
    <div style="float: right">12/2007 - 04/2012</div>
    <br>PCRAM architecture design and memory core functionality optimization
    <br>PCRAM data interface design and physical layout design
    <br>Wafer level PCRAM functionality analysis and SLC and MLC cell transition characteristic evaluation
    </li>
</ul>

<h2>Publication<hr></h2>
<ul>

    <li>
    <b>Mini-batch Serialization: CNN Training with Inter-layer Data Reuse,</b>
    <br><b>Sangkug Lym</b>, Armand Behroozi, Wei Wen, Ge Li, Yongkee Kwon, Mattan Erez 
    <br><a href="https://arxiv.org/pdf/1810.00307.pdf" style="text-decoration : none;color: #cc0000">[PDF]</a>
    </li><br>


    <li>
    <b>Evaluating and Accelerating High-Fidelity Error Injection for HPC,</b>
    <br>Chun-Kai Chang, <b>Sangkug Lym</b>, Nicholas Kelly, Michael B. Sullivan, Mattan Erez
    <br><i>To be appeared in the proceedings of SC18, Nov 2018</i>
    <a href="http://lph.ece.utexas.edu/merez/uploads/MattanErez/sc18_hamartia.pdf" style="text-decoration : none;color: #cc0000">[PDF]</a>
    </li><br>

    <li>
    <b>Hamartia: A Fast and Accurate Error Injection Framework,</b>
    <br>Chun-Kai Chang, <b>Sangkug Lym</b>, Nicholas Kelly, Michael B. Sullivan, Mattan Erez
    <br><i>SELSE (invited to best SELSE papers session in DSN 2018), Apr 2018</i>
    <a href="https://lph.ece.utexas.edu/users/hamartia/index.htm" style="text-decoration : none;color: #cc0000">[Code]</a>
    <a href="https://ieeexplore.ieee.org/abstract/document/8416231/" style="text-decoration : none;color: #cc0000">[PDF]</a>
    </li><br>

    <li>
    <b>ERUCA: Efficient DRAM Resource Utilization and Resource Conflict Avoidance for Memory System Parallelism,</b>
    <br><b>Sangkug Lym</b>, Heonjae Ha, Yongkee Kwon, Chun-Kai Chang, Jungrae Kim, and Mattan Erez
    <br><i>International Symposium on High-Performance Computer Architecture (HPCA), Feb 2018</i>
    <a href="http://lph.ece.utexas.edu/merez/uploads/MattanErez/eruca_hpca18.pdf" style="text-decoration : none;color: #cc0000">[PDF]</a>
    <a href="https://drive.google.com/open?id=1fCXr7KSISGBi3Z6_SOUPa9Sl-MrrCla1" style="text-decoration : none;color: #cc0000">[Slides]</a>
    </li><br>

    <li>
    <b>DUO: Exposing On-chip Redundancy to Rank-Level ECC for High Reliability,</b>
    <br>Seong-Lyong Gong, Jungrae Kim, <b>Sangkug Lym</b>, Michael Sullivan, Howard David, and Mattan Erez
    <br><i>International Symposium on High-Performance Computer Architecture (HPCA), Feb 2018</i>
    <a href="http://lph.ece.utexas.edu/merez/uploads/MattanErez/duo_hpca18.pdf" style="text-decoration : none;color: #cc0000">[PDF]</a>
    </li><br>

    <li>
    <b>All-Inclusive ECC: Thorough End-to- End Protection for Reliable Computer Memory,</b>
    <br>Jungrae Kim, Michael Sullivan, <b>Sangkug Lym</b>, and Mattan Erez
    <br><i>International Symposium on Computer Architecture (ISCA), June 2016.</i>
    <a href="http://lph.ece.utexas.edu/merez/uploads/MattanErez/isca2016_aiecc.pdf" style="text-decoration : none;color: #cc0000">[PDF]</a>
    </li>
</ul>

<h2>Invited Talks<hr></h2>
<ul>
    <li>
    <b>Sangkug Lym, "ERUCA: Efficient DRAM Resource Utilization and Resource Conflict Avoidance for Memory System Parallelism", </b> HPCA'18, Vienna, Austria
    </li>
    <li>
    <b>Sangkug Lym, "JEDEC DDR4 Workshop: DDR4 Operation Specifics", </b> 2013 DDR4 Workshop, Santa Clara, CA <a href="https://www.jedec.org/ddr4workshop" style="text-decoration : none;color: #cc0000">[VIDEO]</a>
    </li>
</ul>

<!--
<h2>Education<hr></h2>
<ul>
    <li>
    <div style="float: left"><b>Ph.D.</b> in Electrical and Computer Engineering, <b>The Univerisity of Texas at Austin</b>, Austin, TX</div>
    <div style="float: right">08/2015 - Present</div>
    </li>
    <li>
    <div style="float: left"><b>BS.</b> in Electrical Engineering, <b>Hanyang University</b>, Republic of Korea</div>
    <div style="float: right">02/2008</div>
    </li>
</ul>
-->

<h2>Related Graduate Courses<hr></h2>
<ul>
    <li><b>Computer Architecture</b><br>
    Computer Architecture (EE 382N 1) <br>
    High Speed Computer Arithmetic (EE 382N 14) <br>
    GPUs and Parallel Processors: Parallelism & Locality (EE 382N 20) <br>
    Topics in Computer Architecture: User System Interplay (EE 382N 22) <br>
    Superscalar Computer Architecture (EE 382N 17) <br>
    Dependable Computing (EE 382M) <br>
    Advanced Topics in Compiler (CS 380C)
    </li>

    <li>
    <b>Machine Learning</b><br>
    Machine Learning (CS 391L) <br>
    Neural Network (CS 394N) <br>
    Prediction Mechanisms in Computer Architecture (CS 395T)
    </li>
</ul>

<!--
<h2>Skills</h2>
<ul class="skill-list">
	<li>HTML - Jade - Haml - Erb</li>
	<li>Responsive (Mobile First)</li>
</ul>
-->
