#-----------------------------------------------------------
# Vivado v2023.2.2 (64-bit)
# SW Build 4126759 on Thu Feb  8 23:52:05 MST 2024
# IP Build 4126054 on Fri Feb  9 11:39:09 MST 2024
# SharedData Build 4115275 on Tue Jan 30 00:40:57 MST 2024
# Start of session at: Wed May 22 18:14:14 2024
# Process ID: 299748
# Current directory: /home/eggwhat/clock_7_segment/clock_7_segment.runs/impl_1
# Command line: vivado -log seven_segment_display.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source seven_segment_display.tcl -notrace
# Log file: /home/eggwhat/clock_7_segment/clock_7_segment.runs/impl_1/seven_segment_display.vdi
# Journal file: /home/eggwhat/clock_7_segment/clock_7_segment.runs/impl_1/vivado.jou
# Running On: HP, OS: Linux, CPU Frequency: 1495.421 MHz, CPU Physical cores: 12, Host memory: 16043 MB
#-----------------------------------------------------------
source seven_segment_display.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1318.887 ; gain = 0.023 ; free physical = 1586 ; free virtual = 10936
Command: link_design -top seven_segment_display -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1637.051 ; gain = 0.000 ; free physical = 1286 ; free virtual = 10636
INFO: [Netlist 29-17] Analyzing 279 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'seven_segment_display' is not ideal for floorplanning, since the cellview 'clock_counter' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2023.2.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/eggwhat/clock_7_segment/clock_7_segment.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [/home/eggwhat/clock_7_segment/clock_7_segment.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/eggwhat/clock_7_segment/clock_7_segment.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [/home/eggwhat/clock_7_segment/clock_7_segment.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/eggwhat/clock_7_segment/clock_7_segment.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [/home/eggwhat/clock_7_segment/clock_7_segment.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/eggwhat/clock_7_segment/clock_7_segment.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [/home/eggwhat/clock_7_segment/clock_7_segment.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/eggwhat/clock_7_segment/clock_7_segment.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [/home/eggwhat/clock_7_segment/clock_7_segment.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/eggwhat/clock_7_segment/clock_7_segment.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [/home/eggwhat/clock_7_segment/clock_7_segment.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/eggwhat/clock_7_segment/clock_7_segment.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [/home/eggwhat/clock_7_segment/clock_7_segment.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/eggwhat/clock_7_segment/clock_7_segment.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'anode_act[0]'. [/home/eggwhat/clock_7_segment/clock_7_segment.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/eggwhat/clock_7_segment/clock_7_segment.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'anode_act[1]'. [/home/eggwhat/clock_7_segment/clock_7_segment.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/eggwhat/clock_7_segment/clock_7_segment.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'anode_act[2]'. [/home/eggwhat/clock_7_segment/clock_7_segment.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/eggwhat/clock_7_segment/clock_7_segment.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'anode_act[3]'. [/home/eggwhat/clock_7_segment/clock_7_segment.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/eggwhat/clock_7_segment/clock_7_segment.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/eggwhat/clock_7_segment/clock_7_segment.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1862.578 ; gain = 0.000 ; free physical = 1179 ; free virtual = 10530
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 12 Warnings, 11 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.61 . Memory (MB): peak = 1951.391 ; gain = 82.840 ; free physical = 1154 ; free virtual = 10504

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 19086aec5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2447.250 ; gain = 495.859 ; free physical = 740 ; free virtual = 10106

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 19086aec5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2753.969 ; gain = 0.000 ; free physical = 433 ; free virtual = 9798

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 19086aec5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2753.969 ; gain = 0.000 ; free physical = 433 ; free virtual = 9798
Phase 1 Initialization | Checksum: 19086aec5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2753.969 ; gain = 0.000 ; free physical = 433 ; free virtual = 9798

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 19086aec5

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2753.969 ; gain = 0.000 ; free physical = 432 ; free virtual = 9798

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 19086aec5

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2753.969 ; gain = 0.000 ; free physical = 432 ; free virtual = 9798
Phase 2 Timer Update And Timing Data Collection | Checksum: 19086aec5

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2753.969 ; gain = 0.000 ; free physical = 432 ; free virtual = 9798

Phase 3 Retarget
INFO: [Opt 31-1566] Pulled 3 inverters resulting in an inversion of 94 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: a28c31c5

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2753.969 ; gain = 0.000 ; free physical = 432 ; free virtual = 9798
Retarget | Checksum: a28c31c5
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 8 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 15402731d

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2753.969 ; gain = 0.000 ; free physical = 432 ; free virtual = 9798
Constant propagation | Checksum: 15402731d
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1540b8cd4

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2753.969 ; gain = 0.000 ; free physical = 432 ; free virtual = 9798
Sweep | Checksum: 1540b8cd4
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1540b8cd4

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2785.984 ; gain = 32.016 ; free physical = 432 ; free virtual = 9798
BUFG optimization | Checksum: 1540b8cd4
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1540b8cd4

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2785.984 ; gain = 32.016 ; free physical = 432 ; free virtual = 9798
Shift Register Optimization | Checksum: 1540b8cd4
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1540b8cd4

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2785.984 ; gain = 32.016 ; free physical = 432 ; free virtual = 9798
Post Processing Netlist | Checksum: 1540b8cd4
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1c2e7fe5e

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2785.984 ; gain = 32.016 ; free physical = 432 ; free virtual = 9798

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2785.984 ; gain = 0.000 ; free physical = 432 ; free virtual = 9798
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1c2e7fe5e

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2785.984 ; gain = 32.016 ; free physical = 432 ; free virtual = 9798
Phase 9 Finalization | Checksum: 1c2e7fe5e

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2785.984 ; gain = 32.016 ; free physical = 432 ; free virtual = 9798
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               8  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1c2e7fe5e

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2785.984 ; gain = 32.016 ; free physical = 432 ; free virtual = 9798
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2785.984 ; gain = 0.000 ; free physical = 432 ; free virtual = 9798

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1c2e7fe5e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2785.984 ; gain = 0.000 ; free physical = 431 ; free virtual = 9797

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1c2e7fe5e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2785.984 ; gain = 0.000 ; free physical = 431 ; free virtual = 9797

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2785.984 ; gain = 0.000 ; free physical = 431 ; free virtual = 9797
Ending Netlist Obfuscation Task | Checksum: 1c2e7fe5e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2785.984 ; gain = 0.000 ; free physical = 431 ; free virtual = 9797
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 12 Warnings, 11 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2785.984 ; gain = 917.434 ; free physical = 431 ; free virtual = 9797
INFO: [runtcl-4] Executing : report_drc -file seven_segment_display_drc_opted.rpt -pb seven_segment_display_drc_opted.pb -rpx seven_segment_display_drc_opted.rpx
Command: report_drc -file seven_segment_display_drc_opted.rpt -pb seven_segment_display_drc_opted.pb -rpx seven_segment_display_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/eggwhat/local/Vivado/Vivado/2023.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/eggwhat/clock_7_segment/clock_7_segment.runs/impl_1/seven_segment_display_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2826.004 ; gain = 0.000 ; free physical = 416 ; free virtual = 9783
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2826.004 ; gain = 0.000 ; free physical = 416 ; free virtual = 9783
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2826.004 ; gain = 0.000 ; free physical = 415 ; free virtual = 9782
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2826.004 ; gain = 0.000 ; free physical = 415 ; free virtual = 9782
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2826.004 ; gain = 0.000 ; free physical = 415 ; free virtual = 9782
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2826.004 ; gain = 0.000 ; free physical = 415 ; free virtual = 9782
Write Physdb Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2826.004 ; gain = 0.000 ; free physical = 415 ; free virtual = 9782
INFO: [Common 17-1381] The checkpoint '/home/eggwhat/clock_7_segment/clock_7_segment.runs/impl_1/seven_segment_display_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2826.004 ; gain = 0.000 ; free physical = 409 ; free virtual = 9777
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: def3d583

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2826.004 ; gain = 0.000 ; free physical = 409 ; free virtual = 9777
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2826.004 ; gain = 0.000 ; free physical = 409 ; free virtual = 9777

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1615bebda

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2826.004 ; gain = 0.000 ; free physical = 385 ; free virtual = 9756

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 197bfee45

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2826.004 ; gain = 0.000 ; free physical = 382 ; free virtual = 9754

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 197bfee45

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2826.004 ; gain = 0.000 ; free physical = 382 ; free virtual = 9754
Phase 1 Placer Initialization | Checksum: 197bfee45

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2826.004 ; gain = 0.000 ; free physical = 382 ; free virtual = 9754

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1f2f0653b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2826.004 ; gain = 0.000 ; free physical = 352 ; free virtual = 9725

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 18946b562

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2826.004 ; gain = 0.000 ; free physical = 353 ; free virtual = 9726

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 18946b562

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2826.004 ; gain = 0.000 ; free physical = 357 ; free virtual = 9729

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 228ff71eb

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2826.004 ; gain = 0.000 ; free physical = 372 ; free virtual = 9746

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 76 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 34 nets or LUTs. Breaked 0 LUT, combined 34 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2826.004 ; gain = 0.000 ; free physical = 370 ; free virtual = 9745

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             34  |                    34  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             34  |                    34  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 2163dfb96

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2826.004 ; gain = 0.000 ; free physical = 370 ; free virtual = 9745
Phase 2.4 Global Placement Core | Checksum: 1dc98db8b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2826.004 ; gain = 0.000 ; free physical = 369 ; free virtual = 9744
Phase 2 Global Placement | Checksum: 1dc98db8b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2826.004 ; gain = 0.000 ; free physical = 369 ; free virtual = 9744

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1cb351fb2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2826.004 ; gain = 0.000 ; free physical = 368 ; free virtual = 9744

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1dd0976b3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2826.004 ; gain = 0.000 ; free physical = 368 ; free virtual = 9744

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1eeb20bc5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2826.004 ; gain = 0.000 ; free physical = 368 ; free virtual = 9744

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 17433a0a8

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2826.004 ; gain = 0.000 ; free physical = 368 ; free virtual = 9744

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1fbef344a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2826.004 ; gain = 0.000 ; free physical = 364 ; free virtual = 9740

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 17cc0e599

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2826.004 ; gain = 0.000 ; free physical = 364 ; free virtual = 9741

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: d7435072

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2826.004 ; gain = 0.000 ; free physical = 364 ; free virtual = 9741
Phase 3 Detail Placement | Checksum: d7435072

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2826.004 ; gain = 0.000 ; free physical = 364 ; free virtual = 9741

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 16745a802

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=5.796 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 21585f4da

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2826.004 ; gain = 0.000 ; free physical = 364 ; free virtual = 9740
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 21585f4da

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2826.004 ; gain = 0.000 ; free physical = 364 ; free virtual = 9740
Phase 4.1.1.1 BUFG Insertion | Checksum: 16745a802

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2826.004 ; gain = 0.000 ; free physical = 363 ; free virtual = 9740

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.796. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 207cb720a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2826.004 ; gain = 0.000 ; free physical = 363 ; free virtual = 9740

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2826.004 ; gain = 0.000 ; free physical = 363 ; free virtual = 9740
Phase 4.1 Post Commit Optimization | Checksum: 207cb720a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2826.004 ; gain = 0.000 ; free physical = 363 ; free virtual = 9740

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 207cb720a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2826.004 ; gain = 0.000 ; free physical = 364 ; free virtual = 9740

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 207cb720a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2826.004 ; gain = 0.000 ; free physical = 364 ; free virtual = 9740
Phase 4.3 Placer Reporting | Checksum: 207cb720a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2826.004 ; gain = 0.000 ; free physical = 364 ; free virtual = 9740

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2826.004 ; gain = 0.000 ; free physical = 364 ; free virtual = 9740

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2826.004 ; gain = 0.000 ; free physical = 364 ; free virtual = 9740
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1fd7dfac1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2826.004 ; gain = 0.000 ; free physical = 363 ; free virtual = 9740
Ending Placer Task | Checksum: 1274454b6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2826.004 ; gain = 0.000 ; free physical = 363 ; free virtual = 9740
63 Infos, 12 Warnings, 11 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [runtcl-4] Executing : report_io -file seven_segment_display_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2826.004 ; gain = 0.000 ; free physical = 365 ; free virtual = 9741
INFO: [runtcl-4] Executing : report_utilization -file seven_segment_display_utilization_placed.rpt -pb seven_segment_display_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file seven_segment_display_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2826.004 ; gain = 0.000 ; free physical = 356 ; free virtual = 9733
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2826.004 ; gain = 0.000 ; free physical = 356 ; free virtual = 9732
Wrote PlaceDB: Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2826.004 ; gain = 0.000 ; free physical = 350 ; free virtual = 9728
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2826.004 ; gain = 0.000 ; free physical = 350 ; free virtual = 9728
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2826.004 ; gain = 0.000 ; free physical = 349 ; free virtual = 9728
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2826.004 ; gain = 0.000 ; free physical = 349 ; free virtual = 9728
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2826.004 ; gain = 0.000 ; free physical = 349 ; free virtual = 9728
Write Physdb Complete: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2826.004 ; gain = 0.000 ; free physical = 349 ; free virtual = 9728
INFO: [Common 17-1381] The checkpoint '/home/eggwhat/clock_7_segment/clock_7_segment.runs/impl_1/seven_segment_display_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2826.004 ; gain = 0.000 ; free physical = 335 ; free virtual = 9712
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 12 Warnings, 11 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2826.004 ; gain = 0.000 ; free physical = 334 ; free virtual = 9711
Wrote PlaceDB: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2826.004 ; gain = 0.000 ; free physical = 324 ; free virtual = 9703
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2826.004 ; gain = 0.000 ; free physical = 324 ; free virtual = 9703
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2826.004 ; gain = 0.000 ; free physical = 324 ; free virtual = 9704
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2826.004 ; gain = 0.000 ; free physical = 324 ; free virtual = 9704
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2826.004 ; gain = 0.000 ; free physical = 324 ; free virtual = 9704
Write Physdb Complete: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2826.004 ; gain = 0.000 ; free physical = 324 ; free virtual = 9704
INFO: [Common 17-1381] The checkpoint '/home/eggwhat/clock_7_segment/clock_7_segment.runs/impl_1/seven_segment_display_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 5aba06b9 ConstDB: 0 ShapeSum: cc8a4dfd RouteDB: 0
Post Restoration Checksum: NetGraph: 513dcaa | NumContArr: 3d51f77d | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 1c7b7c961

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2929.152 ; gain = 47.656 ; free physical = 186 ; free virtual = 9567

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1c7b7c961

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2929.152 ; gain = 47.656 ; free physical = 186 ; free virtual = 9567

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1c7b7c961

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2929.152 ; gain = 47.656 ; free physical = 186 ; free virtual = 9567
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 249d2cbb6

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2946.152 ; gain = 64.656 ; free physical = 171 ; free virtual = 9552
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.803  | TNS=0.000  | WHS=-0.015 | THS=-0.306 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00127561 %
  Global Horizontal Routing Utilization  = 0.000650703 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1771
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1768
  Number of Partially Routed Nets     = 3
  Number of Node Overlaps             = 2

Phase 2 Router Initialization | Checksum: 1fbf996a7

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2950.152 ; gain = 68.656 ; free physical = 168 ; free virtual = 9549

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1fbf996a7

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2950.152 ; gain = 68.656 ; free physical = 168 ; free virtual = 9549

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 277f1d6d5

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2950.152 ; gain = 68.656 ; free physical = 167 ; free virtual = 9549
Phase 3 Initial Routing | Checksum: 277f1d6d5

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2950.152 ; gain = 68.656 ; free physical = 167 ; free virtual = 9549

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 155
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.169  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 20d45459b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2950.152 ; gain = 68.656 ; free physical = 166 ; free virtual = 9548
Phase 4 Rip-up And Reroute | Checksum: 20d45459b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2950.152 ; gain = 68.656 ; free physical = 166 ; free virtual = 9548

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 30302e6b0

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2950.152 ; gain = 68.656 ; free physical = 166 ; free virtual = 9548
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.264  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 30302e6b0

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2950.152 ; gain = 68.656 ; free physical = 166 ; free virtual = 9548

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 30302e6b0

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2950.152 ; gain = 68.656 ; free physical = 166 ; free virtual = 9548
Phase 5 Delay and Skew Optimization | Checksum: 30302e6b0

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2950.152 ; gain = 68.656 ; free physical = 166 ; free virtual = 9548

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 29c0be91a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2950.152 ; gain = 68.656 ; free physical = 166 ; free virtual = 9548
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.264  | TNS=0.000  | WHS=0.102  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 23a604399

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2950.152 ; gain = 68.656 ; free physical = 166 ; free virtual = 9548
Phase 6 Post Hold Fix | Checksum: 23a604399

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2950.152 ; gain = 68.656 ; free physical = 165 ; free virtual = 9547

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.485211 %
  Global Horizontal Routing Utilization  = 0.707444 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 23a604399

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2950.152 ; gain = 68.656 ; free physical = 164 ; free virtual = 9546

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 23a604399

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2950.152 ; gain = 68.656 ; free physical = 164 ; free virtual = 9546

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2bd9dd25d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2950.152 ; gain = 68.656 ; free physical = 164 ; free virtual = 9546

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.264  | TNS=0.000  | WHS=0.102  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 2bd9dd25d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2950.152 ; gain = 68.656 ; free physical = 164 ; free virtual = 9546
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 2430c6907

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2950.152 ; gain = 68.656 ; free physical = 163 ; free virtual = 9545
Ending Routing Task | Checksum: 2430c6907

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2950.152 ; gain = 68.656 ; free physical = 164 ; free virtual = 9546

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
87 Infos, 12 Warnings, 11 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2950.152 ; gain = 124.148 ; free physical = 164 ; free virtual = 9546
INFO: [runtcl-4] Executing : report_drc -file seven_segment_display_drc_routed.rpt -pb seven_segment_display_drc_routed.pb -rpx seven_segment_display_drc_routed.rpx
Command: report_drc -file seven_segment_display_drc_routed.rpt -pb seven_segment_display_drc_routed.pb -rpx seven_segment_display_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/eggwhat/clock_7_segment/clock_7_segment.runs/impl_1/seven_segment_display_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file seven_segment_display_methodology_drc_routed.rpt -pb seven_segment_display_methodology_drc_routed.pb -rpx seven_segment_display_methodology_drc_routed.rpx
Command: report_methodology -file seven_segment_display_methodology_drc_routed.rpt -pb seven_segment_display_methodology_drc_routed.pb -rpx seven_segment_display_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/eggwhat/clock_7_segment/clock_7_segment.runs/impl_1/seven_segment_display_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file seven_segment_display_power_routed.rpt -pb seven_segment_display_power_summary_routed.pb -rpx seven_segment_display_power_routed.rpx
Command: report_power -file seven_segment_display_power_routed.rpt -pb seven_segment_display_power_summary_routed.pb -rpx seven_segment_display_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
97 Infos, 12 Warnings, 11 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file seven_segment_display_route_status.rpt -pb seven_segment_display_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file seven_segment_display_timing_summary_routed.rpt -pb seven_segment_display_timing_summary_routed.pb -rpx seven_segment_display_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file seven_segment_display_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file seven_segment_display_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file seven_segment_display_bus_skew_routed.rpt -pb seven_segment_display_bus_skew_routed.pb -rpx seven_segment_display_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3057.887 ; gain = 0.000 ; free physical = 193 ; free virtual = 9569
Wrote PlaceDB: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3057.887 ; gain = 0.000 ; free physical = 191 ; free virtual = 9569
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3057.887 ; gain = 0.000 ; free physical = 191 ; free virtual = 9569
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3057.887 ; gain = 0.000 ; free physical = 191 ; free virtual = 9569
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3057.887 ; gain = 0.000 ; free physical = 191 ; free virtual = 9569
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3057.887 ; gain = 0.000 ; free physical = 190 ; free virtual = 9569
Write Physdb Complete: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3057.887 ; gain = 0.000 ; free physical = 190 ; free virtual = 9569
INFO: [Common 17-1381] The checkpoint '/home/eggwhat/clock_7_segment/clock_7_segment.runs/impl_1/seven_segment_display_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Wed May 22 18:15:02 2024...
