
Tandem.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00003558  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000088  20000000  00003558  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000000c4  20000088  000035e0  00020088  2**2
                  ALLOC
  3 .stack        00002004  2000014c  000036a4  00020088  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  00020088  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  000200b0  2**0
                  CONTENTS, READONLY
  6 .debug_info   0002fe9f  00000000  00000000  00020109  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000043fc  00000000  00000000  0004ffa8  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    0000496b  00000000  00000000  000543a4  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000570  00000000  00000000  00058d0f  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000538  00000000  00000000  0005927f  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0001b847  00000000  00000000  000597b7  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000f501  00000000  00000000  00074ffe  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00089895  00000000  00000000  000844ff  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00000f40  00000000  00000000  0010dd94  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	50 21 00 20 19 01 00 00 15 01 00 00 15 01 00 00     P!. ............
	...
      2c:	15 01 00 00 00 00 00 00 00 00 00 00 15 01 00 00     ................
      3c:	15 01 00 00 15 01 00 00 15 01 00 00 15 01 00 00     ................
      4c:	15 01 00 00 19 03 00 00 15 01 00 00 15 01 00 00     ................
      5c:	15 01 00 00 15 01 00 00 15 01 00 00 15 01 00 00     ................
      6c:	15 01 00 00 15 01 00 00 15 01 00 00 15 01 00 00     ................
      7c:	15 01 00 00 15 01 00 00 15 01 00 00 15 01 00 00     ................
      8c:	15 01 00 00 15 01 00 00 15 01 00 00 15 01 00 00     ................
      9c:	15 01 00 00 15 01 00 00 15 01 00 00 15 01 00 00     ................
	...

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	20000088 	.word	0x20000088
      d4:	00000000 	.word	0x00000000
      d8:	00003558 	.word	0x00003558

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	2000008c 	.word	0x2000008c
     108:	00003558 	.word	0x00003558
     10c:	00003558 	.word	0x00003558
     110:	00000000 	.word	0x00000000

00000114 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
     114:	e7fe      	b.n	114 <Dummy_Handler>
	...

00000118 <Reset_Handler>:
{
     118:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
        if (pSrc != pDest) {
     11a:	4a2a      	ldr	r2, [pc, #168]	; (1c4 <Reset_Handler+0xac>)
     11c:	4b2a      	ldr	r3, [pc, #168]	; (1c8 <Reset_Handler+0xb0>)
     11e:	429a      	cmp	r2, r3
     120:	d011      	beq.n	146 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
     122:	001a      	movs	r2, r3
     124:	4b29      	ldr	r3, [pc, #164]	; (1cc <Reset_Handler+0xb4>)
     126:	429a      	cmp	r2, r3
     128:	d20d      	bcs.n	146 <Reset_Handler+0x2e>
     12a:	4a29      	ldr	r2, [pc, #164]	; (1d0 <Reset_Handler+0xb8>)
     12c:	3303      	adds	r3, #3
     12e:	1a9b      	subs	r3, r3, r2
     130:	089b      	lsrs	r3, r3, #2
     132:	3301      	adds	r3, #1
     134:	009b      	lsls	r3, r3, #2
     136:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
     138:	4823      	ldr	r0, [pc, #140]	; (1c8 <Reset_Handler+0xb0>)
     13a:	4922      	ldr	r1, [pc, #136]	; (1c4 <Reset_Handler+0xac>)
     13c:	588c      	ldr	r4, [r1, r2]
     13e:	5084      	str	r4, [r0, r2]
     140:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
     142:	429a      	cmp	r2, r3
     144:	d1fa      	bne.n	13c <Reset_Handler+0x24>
        for (pDest = &_szero; pDest < &_ezero;) {
     146:	4a23      	ldr	r2, [pc, #140]	; (1d4 <Reset_Handler+0xbc>)
     148:	4b23      	ldr	r3, [pc, #140]	; (1d8 <Reset_Handler+0xc0>)
     14a:	429a      	cmp	r2, r3
     14c:	d20a      	bcs.n	164 <Reset_Handler+0x4c>
     14e:	43d3      	mvns	r3, r2
     150:	4921      	ldr	r1, [pc, #132]	; (1d8 <Reset_Handler+0xc0>)
     152:	185b      	adds	r3, r3, r1
     154:	2103      	movs	r1, #3
     156:	438b      	bics	r3, r1
     158:	3304      	adds	r3, #4
     15a:	189b      	adds	r3, r3, r2
                *pDest++ = 0;
     15c:	2100      	movs	r1, #0
     15e:	c202      	stmia	r2!, {r1}
        for (pDest = &_szero; pDest < &_ezero;) {
     160:	4293      	cmp	r3, r2
     162:	d1fc      	bne.n	15e <Reset_Handler+0x46>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
     164:	4a1d      	ldr	r2, [pc, #116]	; (1dc <Reset_Handler+0xc4>)
     166:	21ff      	movs	r1, #255	; 0xff
     168:	4b1d      	ldr	r3, [pc, #116]	; (1e0 <Reset_Handler+0xc8>)
     16a:	438b      	bics	r3, r1
     16c:	6093      	str	r3, [r2, #8]
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
     16e:	39fd      	subs	r1, #253	; 0xfd
     170:	2390      	movs	r3, #144	; 0x90
     172:	005b      	lsls	r3, r3, #1
     174:	4a1b      	ldr	r2, [pc, #108]	; (1e4 <Reset_Handler+0xcc>)
     176:	50d1      	str	r1, [r2, r3]
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
     178:	4a1b      	ldr	r2, [pc, #108]	; (1e8 <Reset_Handler+0xd0>)
     17a:	78d3      	ldrb	r3, [r2, #3]
     17c:	2503      	movs	r5, #3
     17e:	43ab      	bics	r3, r5
     180:	2402      	movs	r4, #2
     182:	4323      	orrs	r3, r4
     184:	70d3      	strb	r3, [r2, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
     186:	78d3      	ldrb	r3, [r2, #3]
     188:	270c      	movs	r7, #12
     18a:	43bb      	bics	r3, r7
     18c:	2608      	movs	r6, #8
     18e:	4333      	orrs	r3, r6
     190:	70d3      	strb	r3, [r2, #3]
        DMAC->QOSCTRL.bit.DQOS = 2;
     192:	4b16      	ldr	r3, [pc, #88]	; (1ec <Reset_Handler+0xd4>)
     194:	7b98      	ldrb	r0, [r3, #14]
     196:	2230      	movs	r2, #48	; 0x30
     198:	4390      	bics	r0, r2
     19a:	2220      	movs	r2, #32
     19c:	4310      	orrs	r0, r2
     19e:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
     1a0:	7b99      	ldrb	r1, [r3, #14]
     1a2:	43b9      	bics	r1, r7
     1a4:	4331      	orrs	r1, r6
     1a6:	7399      	strb	r1, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
     1a8:	7b9a      	ldrb	r2, [r3, #14]
     1aa:	43aa      	bics	r2, r5
     1ac:	4322      	orrs	r2, r4
     1ae:	739a      	strb	r2, [r3, #14]
        NVMCTRL->CTRLB.bit.MANW = 1;
     1b0:	4a0f      	ldr	r2, [pc, #60]	; (1f0 <Reset_Handler+0xd8>)
     1b2:	6853      	ldr	r3, [r2, #4]
     1b4:	2180      	movs	r1, #128	; 0x80
     1b6:	430b      	orrs	r3, r1
     1b8:	6053      	str	r3, [r2, #4]
        __libc_init_array();
     1ba:	4b0e      	ldr	r3, [pc, #56]	; (1f4 <Reset_Handler+0xdc>)
     1bc:	4798      	blx	r3
        main();
     1be:	4b0e      	ldr	r3, [pc, #56]	; (1f8 <Reset_Handler+0xe0>)
     1c0:	4798      	blx	r3
     1c2:	e7fe      	b.n	1c2 <Reset_Handler+0xaa>
     1c4:	00003558 	.word	0x00003558
     1c8:	20000000 	.word	0x20000000
     1cc:	20000088 	.word	0x20000088
     1d0:	20000004 	.word	0x20000004
     1d4:	20000088 	.word	0x20000088
     1d8:	2000014c 	.word	0x2000014c
     1dc:	e000ed00 	.word	0xe000ed00
     1e0:	00000000 	.word	0x00000000
     1e4:	41007000 	.word	0x41007000
     1e8:	41005000 	.word	0x41005000
     1ec:	41004800 	.word	0x41004800
     1f0:	41004000 	.word	0x41004000
     1f4:	00003245 	.word	0x00003245
     1f8:	0000158d 	.word	0x0000158d

000001fc <_i2c_slave_wait_for_sync>:
{
	/* Sanity check */
	Assert(module);
	Assert(module->hw);

	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
     1fc:	6801      	ldr	r1, [r0, #0]

	/* Return sync status */
#if defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_1)
	return (i2c_hw->STATUS.reg & SERCOM_I2CS_STATUS_SYNCBUSY);
#elif defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_2)
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CS_SYNCBUSY_MASK);
     1fe:	2203      	movs	r2, #3
     200:	69cb      	ldr	r3, [r1, #28]
		const struct i2c_slave_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (i2c_slave_is_syncing(module)) {
     202:	421a      	tst	r2, r3
     204:	d1fc      	bne.n	200 <_i2c_slave_wait_for_sync+0x4>
		/* Wait for I<SUP>2</SUP>C module to sync */
	}
}
     206:	4770      	bx	lr

00000208 <master_election>:
#include "Master.h"
#include "interrupt.h"


uint8_t master_election(void)
{
     208:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
{
	/* Sanity check of arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
     20a:	4c14      	ldr	r4, [pc, #80]	; (25c <master_election+0x54>)
     20c:	6825      	ldr	r5, [r4, #0]
	/* Disable global interrupt for module */
	system_interrupt_disable(_sercom_get_interrupt_vector(module->hw));
#endif

	/* Wait for module to sync */
	_i2c_slave_wait_for_sync(module);
     20e:	0020      	movs	r0, r4
     210:	4f13      	ldr	r7, [pc, #76]	; (260 <master_election+0x58>)
     212:	47b8      	blx	r7

	/* Disable module */
	i2c_hw->CTRLA.reg &= ~SERCOM_I2CS_CTRLA_ENABLE;
     214:	682b      	ldr	r3, [r5, #0]
     216:	2602      	movs	r6, #2
     218:	43b3      	bics	r3, r6
     21a:	602b      	str	r3, [r5, #0]
	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
     21c:	6825      	ldr	r5, [r4, #0]
	_i2c_slave_wait_for_sync(module);
     21e:	0020      	movs	r0, r4
     220:	47b8      	blx	r7
	i2c_hw->CTRLA.reg |= SERCOM_I2CS_CTRLA_ENABLE;
     222:	682b      	ldr	r3, [r5, #0]
     224:	4333      	orrs	r3, r6
     226:	602b      	str	r3, [r5, #0]
	i2c_slave_disable(&i2c_slave_instance);
	i2c_slave_enable(&i2c_slave_instance);
	configure_i2c_slave();	
     228:	4b0e      	ldr	r3, [pc, #56]	; (264 <master_election+0x5c>)
     22a:	4798      	blx	r3
	uint8_t i_am_master = 0;
	enum i2c_slave_direction dir = i2c_slave_get_direction_wait(&i2c_slave_instance);
     22c:	0020      	movs	r0, r4
     22e:	4b0e      	ldr	r3, [pc, #56]	; (268 <master_election+0x60>)
     230:	4798      	blx	r3
	
	if(dir == I2C_SLAVE_DIRECTION_NONE)
     232:	2802      	cmp	r0, #2
     234:	d003      	beq.n	23e <master_election+0x36>
		configure_i2c_master();
		i_am_master = 1;
	}	
	else
	{
		init_irq_pin();
     236:	4b0d      	ldr	r3, [pc, #52]	; (26c <master_election+0x64>)
     238:	4798      	blx	r3
	uint8_t i_am_master = 0;
     23a:	2000      	movs	r0, #0
	}
	return i_am_master;
}
     23c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		init_irq_interrupt();
     23e:	4b0c      	ldr	r3, [pc, #48]	; (270 <master_election+0x68>)
     240:	4798      	blx	r3
	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
     242:	4806      	ldr	r0, [pc, #24]	; (25c <master_election+0x54>)
     244:	6804      	ldr	r4, [r0, #0]
	_i2c_slave_wait_for_sync(module);
     246:	4b06      	ldr	r3, [pc, #24]	; (260 <master_election+0x58>)
     248:	4798      	blx	r3
	i2c_hw->CTRLA.reg &= ~SERCOM_I2CS_CTRLA_ENABLE;
     24a:	6823      	ldr	r3, [r4, #0]
     24c:	2202      	movs	r2, #2
     24e:	4393      	bics	r3, r2
     250:	6023      	str	r3, [r4, #0]
		configure_i2c_master();
     252:	4b08      	ldr	r3, [pc, #32]	; (274 <master_election+0x6c>)
     254:	4798      	blx	r3
		i_am_master = 1;
     256:	2001      	movs	r0, #1
     258:	e7f0      	b.n	23c <master_election+0x34>
     25a:	46c0      	nop			; (mov r8, r8)
     25c:	2000013c 	.word	0x2000013c
     260:	000001fd 	.word	0x000001fd
     264:	00001439 	.word	0x00001439
     268:	00000a5d 	.word	0x00000a5d
     26c:	0000151d 	.word	0x0000151d
     270:	000014cd 	.word	0x000014cd
     274:	000013a5 	.word	0x000013a5

00000278 <send_master>:

void send_master(uint8_t msg_type, uint8_t data)
{
     278:	b570      	push	{r4, r5, r6, lr}
	write_buffer_master[MSG_TYPE] = msg_type;
     27a:	4b07      	ldr	r3, [pc, #28]	; (298 <send_master+0x20>)
     27c:	7018      	strb	r0, [r3, #0]
	write_buffer_master[DATA] = data;
     27e:	7059      	strb	r1, [r3, #1]
	packet_master.data = write_buffer_master;
     280:	4a06      	ldr	r2, [pc, #24]	; (29c <send_master+0x24>)
     282:	6053      	str	r3, [r2, #4]
	enum status_code status = STATUS_BUSY;
	while (status != STATUS_OK)
	{
		status = i2c_master_write_packet_wait(&i2c_master_instance, &packet_master);
     284:	0016      	movs	r6, r2
     286:	4d06      	ldr	r5, [pc, #24]	; (2a0 <send_master+0x28>)
     288:	4c06      	ldr	r4, [pc, #24]	; (2a4 <send_master+0x2c>)
     28a:	0031      	movs	r1, r6
     28c:	0028      	movs	r0, r5
     28e:	47a0      	blx	r4
	while (status != STATUS_OK)
     290:	2800      	cmp	r0, #0
     292:	d1fa      	bne.n	28a <send_master+0x12>
	}
}
     294:	bd70      	pop	{r4, r5, r6, pc}
     296:	46c0      	nop			; (mov r8, r8)
     298:	20000018 	.word	0x20000018
     29c:	2000000c 	.word	0x2000000c
     2a0:	20000118 	.word	0x20000118
     2a4:	000008c1 	.word	0x000008c1

000002a8 <unique_id>:
	}
}

unsigned int unique_id(void)
{
	uint32_t word0 = *(volatile uint32_t *)WORD0_ADDRESS;
     2a8:	4b04      	ldr	r3, [pc, #16]	; (2bc <unique_id+0x14>)
     2aa:	681b      	ldr	r3, [r3, #0]
	uint32_t word1 = *(volatile uint32_t *)WORD1_ADDRESS;
     2ac:	4b04      	ldr	r3, [pc, #16]	; (2c0 <unique_id+0x18>)
     2ae:	6818      	ldr	r0, [r3, #0]
	uint32_t word2 = *(volatile uint32_t *)WORD2_ADDRESS;
     2b0:	4b04      	ldr	r3, [pc, #16]	; (2c4 <unique_id+0x1c>)
     2b2:	681b      	ldr	r3, [r3, #0]
	uint32_t word3 = *(volatile uint32_t *)WORD3_ADDRESS;
     2b4:	4b04      	ldr	r3, [pc, #16]	; (2c8 <unique_id+0x20>)
     2b6:	681b      	ldr	r3, [r3, #0]

	uint64_t high_part = ((uint64_t)word0 << 32) | word1;
	uint64_t low_part = ((uint64_t)word2 << 32) | word3;

	unsigned int id = (unsigned int)high_part ^ (unsigned int)low_part;
     2b8:	4058      	eors	r0, r3
	
	return id;
}
     2ba:	4770      	bx	lr
     2bc:	0080a00c 	.word	0x0080a00c
     2c0:	0080a040 	.word	0x0080a040
     2c4:	0080a044 	.word	0x0080a044
     2c8:	0080a048 	.word	0x0080a048

000002cc <extint_register_callback>:
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     2cc:	2317      	movs	r3, #23
	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
     2ce:	2a00      	cmp	r2, #0
     2d0:	d001      	beq.n	2d6 <extint_register_callback+0xa>
	} else if (_extint_dev.callbacks[channel] == callback) {
		return STATUS_OK;
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
}
     2d2:	0018      	movs	r0, r3
     2d4:	4770      	bx	lr
	if (_extint_dev.callbacks[channel] == NULL) {
     2d6:	008b      	lsls	r3, r1, #2
     2d8:	4a06      	ldr	r2, [pc, #24]	; (2f4 <extint_register_callback+0x28>)
     2da:	589b      	ldr	r3, [r3, r2]
     2dc:	2b00      	cmp	r3, #0
     2de:	d003      	beq.n	2e8 <extint_register_callback+0x1c>
	} else if (_extint_dev.callbacks[channel] == callback) {
     2e0:	4283      	cmp	r3, r0
     2e2:	d005      	beq.n	2f0 <extint_register_callback+0x24>
	return STATUS_ERR_ALREADY_INITIALIZED;
     2e4:	231d      	movs	r3, #29
     2e6:	e7f4      	b.n	2d2 <extint_register_callback+0x6>
		_extint_dev.callbacks[channel] = callback;
     2e8:	0089      	lsls	r1, r1, #2
     2ea:	5088      	str	r0, [r1, r2]
		return STATUS_OK;
     2ec:	2300      	movs	r3, #0
     2ee:	e7f0      	b.n	2d2 <extint_register_callback+0x6>
		return STATUS_OK;
     2f0:	2300      	movs	r3, #0
     2f2:	e7ee      	b.n	2d2 <extint_register_callback+0x6>
     2f4:	200000d8 	.word	0x200000d8

000002f8 <extint_chan_enable_callback>:

		eic->INTENSET.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     2f8:	2317      	movs	r3, #23
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
     2fa:	2900      	cmp	r1, #0
     2fc:	d001      	beq.n	302 <extint_chan_enable_callback+0xa>
	}

	return STATUS_OK;
}
     2fe:	0018      	movs	r0, r3
     300:	4770      	bx	lr
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
     302:	2200      	movs	r2, #0
	if (eic_index < EIC_INST_NUM) {
     304:	281f      	cmp	r0, #31
     306:	d800      	bhi.n	30a <extint_chan_enable_callback+0x12>
		return eics[eic_index];
     308:	4a02      	ldr	r2, [pc, #8]	; (314 <extint_chan_enable_callback+0x1c>)
		eic->INTENSET.reg = (1UL << channel);
     30a:	2301      	movs	r3, #1
     30c:	4083      	lsls	r3, r0
     30e:	60d3      	str	r3, [r2, #12]
	return STATUS_OK;
     310:	2300      	movs	r3, #0
     312:	e7f4      	b.n	2fe <extint_chan_enable_callback+0x6>
     314:	40001800 	.word	0x40001800

00000318 <EIC_Handler>:
	return _current_channel;
}

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
     318:	b570      	push	{r4, r5, r6, lr}
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     31a:	2200      	movs	r2, #0
     31c:	4b10      	ldr	r3, [pc, #64]	; (360 <EIC_Handler+0x48>)
     31e:	701a      	strb	r2, [r3, #0]
     320:	2300      	movs	r3, #0
     322:	4910      	ldr	r1, [pc, #64]	; (364 <EIC_Handler+0x4c>)
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
     324:	251f      	movs	r5, #31
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
     326:	4e10      	ldr	r6, [pc, #64]	; (368 <EIC_Handler+0x50>)
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     328:	4c0d      	ldr	r4, [pc, #52]	; (360 <EIC_Handler+0x48>)
     32a:	e00a      	b.n	342 <EIC_Handler+0x2a>
		return eics[eic_index];
     32c:	490d      	ldr	r1, [pc, #52]	; (364 <EIC_Handler+0x4c>)
     32e:	e008      	b.n	342 <EIC_Handler+0x2a>
     330:	7823      	ldrb	r3, [r4, #0]
     332:	3301      	adds	r3, #1
     334:	b2db      	uxtb	r3, r3
     336:	7023      	strb	r3, [r4, #0]
     338:	2b0f      	cmp	r3, #15
     33a:	d810      	bhi.n	35e <EIC_Handler+0x46>
		return NULL;
     33c:	2100      	movs	r1, #0
	if (eic_index < EIC_INST_NUM) {
     33e:	2b1f      	cmp	r3, #31
     340:	d9f4      	bls.n	32c <EIC_Handler+0x14>
	uint32_t eic_mask   = (1UL << (channel % 32));
     342:	0028      	movs	r0, r5
     344:	4018      	ands	r0, r3
     346:	2201      	movs	r2, #1
     348:	4082      	lsls	r2, r0

	return (eic_module->INTFLAG.reg & eic_mask);
     34a:	6908      	ldr	r0, [r1, #16]
		if (extint_chan_is_detected(_current_channel)) {
     34c:	4210      	tst	r0, r2
     34e:	d0ef      	beq.n	330 <EIC_Handler+0x18>
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));

	eic_module->INTFLAG.reg = eic_mask;
     350:	610a      	str	r2, [r1, #16]
			if (_extint_dev.callbacks[_current_channel] != NULL) {
     352:	009b      	lsls	r3, r3, #2
     354:	599b      	ldr	r3, [r3, r6]
     356:	2b00      	cmp	r3, #0
     358:	d0ea      	beq.n	330 <EIC_Handler+0x18>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
     35a:	4798      	blx	r3
     35c:	e7e8      	b.n	330 <EIC_Handler+0x18>
			}
		}
	}
}
     35e:	bd70      	pop	{r4, r5, r6, pc}
     360:	200000d4 	.word	0x200000d4
     364:	40001800 	.word	0x40001800
     368:	200000d8 	.word	0x200000d8

0000036c <_extint_enable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Enable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRL.reg |= EIC_CTRL_ENABLE;
     36c:	4a04      	ldr	r2, [pc, #16]	; (380 <_extint_enable+0x14>)
     36e:	7813      	ldrb	r3, [r2, #0]
     370:	2102      	movs	r1, #2
     372:	430b      	orrs	r3, r1
     374:	7013      	strb	r3, [r2, #0]
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
     376:	7853      	ldrb	r3, [r2, #1]
     378:	b25b      	sxtb	r3, r3
     37a:	2b00      	cmp	r3, #0
     37c:	dbfb      	blt.n	376 <_extint_enable+0xa>
	}

	while (extint_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}
}
     37e:	4770      	bx	lr
     380:	40001800 	.word	0x40001800

00000384 <_system_extint_init>:
{
     384:	b500      	push	{lr}
     386:	b083      	sub	sp, #12
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
     388:	4a12      	ldr	r2, [pc, #72]	; (3d4 <_system_extint_init+0x50>)
     38a:	6993      	ldr	r3, [r2, #24]
     38c:	2140      	movs	r1, #64	; 0x40
     38e:	430b      	orrs	r3, r1
     390:	6193      	str	r3, [r2, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
     392:	a901      	add	r1, sp, #4
     394:	2300      	movs	r3, #0
     396:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(EIC_GCLK_ID, &gclk_chan_conf);
     398:	2005      	movs	r0, #5
     39a:	4b0f      	ldr	r3, [pc, #60]	; (3d8 <_system_extint_init+0x54>)
     39c:	4798      	blx	r3
	system_gclk_chan_enable(EIC_GCLK_ID);
     39e:	2005      	movs	r0, #5
     3a0:	4b0e      	ldr	r3, [pc, #56]	; (3dc <_system_extint_init+0x58>)
     3a2:	4798      	blx	r3
		eics[i]->CTRL.reg |= EIC_CTRL_SWRST;
     3a4:	4a0e      	ldr	r2, [pc, #56]	; (3e0 <_system_extint_init+0x5c>)
     3a6:	7813      	ldrb	r3, [r2, #0]
     3a8:	2101      	movs	r1, #1
     3aa:	430b      	orrs	r3, r1
     3ac:	7013      	strb	r3, [r2, #0]
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
     3ae:	7853      	ldrb	r3, [r2, #1]
     3b0:	b25b      	sxtb	r3, r3
     3b2:	2b00      	cmp	r3, #0
     3b4:	dbfb      	blt.n	3ae <_system_extint_init+0x2a>
     3b6:	4b0b      	ldr	r3, [pc, #44]	; (3e4 <_system_extint_init+0x60>)
     3b8:	0019      	movs	r1, r3
     3ba:	3140      	adds	r1, #64	; 0x40
		_extint_dev.callbacks[j] = NULL;
     3bc:	2200      	movs	r2, #0
     3be:	c304      	stmia	r3!, {r2}
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
     3c0:	4299      	cmp	r1, r3
     3c2:	d1fc      	bne.n	3be <_system_extint_init+0x3a>
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     3c4:	2210      	movs	r2, #16
     3c6:	4b08      	ldr	r3, [pc, #32]	; (3e8 <_system_extint_init+0x64>)
     3c8:	601a      	str	r2, [r3, #0]
	_extint_enable();
     3ca:	4b08      	ldr	r3, [pc, #32]	; (3ec <_system_extint_init+0x68>)
     3cc:	4798      	blx	r3
}
     3ce:	b003      	add	sp, #12
     3d0:	bd00      	pop	{pc}
     3d2:	46c0      	nop			; (mov r8, r8)
     3d4:	40000400 	.word	0x40000400
     3d8:	00001229 	.word	0x00001229
     3dc:	0000119d 	.word	0x0000119d
     3e0:	40001800 	.word	0x40001800
     3e4:	200000d8 	.word	0x200000d8
     3e8:	e000e100 	.word	0xe000e100
     3ec:	0000036d 	.word	0x0000036d

000003f0 <extint_chan_get_config_defaults>:
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->gpio_pin            = 0;
     3f0:	2300      	movs	r3, #0
     3f2:	6003      	str	r3, [r0, #0]
	config->gpio_pin_mux        = 0;
     3f4:	6043      	str	r3, [r0, #4]
	config->gpio_pin_pull       = EXTINT_PULL_UP;
     3f6:	2201      	movs	r2, #1
     3f8:	7202      	strb	r2, [r0, #8]
	config->wake_if_sleeping    = true;
     3fa:	7242      	strb	r2, [r0, #9]
	config->filter_input_signal = false;
     3fc:	7283      	strb	r3, [r0, #10]
	config->detection_criteria  = EXTINT_DETECT_FALLING;
     3fe:	3302      	adds	r3, #2
     400:	72c3      	strb	r3, [r0, #11]
}
     402:	4770      	bx	lr

00000404 <extint_chan_set_config>:

 */
void extint_chan_set_config(
		const uint8_t channel,
		const struct extint_chan_conf *const config)
{
     404:	b5f0      	push	{r4, r5, r6, r7, lr}
     406:	b083      	sub	sp, #12
     408:	0005      	movs	r5, r0
     40a:	000c      	movs	r4, r1
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     40c:	a901      	add	r1, sp, #4
     40e:	2300      	movs	r3, #0
     410:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     412:	70cb      	strb	r3, [r1, #3]
			config->detection_criteria)));

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = config->gpio_pin_mux;
     414:	7923      	ldrb	r3, [r4, #4]
     416:	700b      	strb	r3, [r1, #0]
	pinmux_config.direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->gpio_pin_pull;
     418:	7a23      	ldrb	r3, [r4, #8]
     41a:	708b      	strb	r3, [r1, #2]
	system_pinmux_pin_set_config(config->gpio_pin, &pinmux_config);
     41c:	7820      	ldrb	r0, [r4, #0]
     41e:	4b15      	ldr	r3, [pc, #84]	; (474 <extint_chan_set_config+0x70>)
     420:	4798      	blx	r3
		return NULL;
     422:	2000      	movs	r0, #0
	if (eic_index < EIC_INST_NUM) {
     424:	2d1f      	cmp	r5, #31
     426:	d800      	bhi.n	42a <extint_chan_set_config+0x26>
		return eics[eic_index];
     428:	4813      	ldr	r0, [pc, #76]	; (478 <extint_chan_set_config+0x74>)

	/* Get a pointer to the module hardware instance */
	Eic *const EIC_module = _extint_get_eic_from_channel(channel);

	uint32_t config_pos = (4 * (channel % 8));
     42a:	2207      	movs	r2, #7
     42c:	402a      	ands	r2, r5
     42e:	0092      	lsls	r2, r2, #2
	uint32_t new_config;

	/* Determine the channel's new edge detection configuration */
	new_config = (config->detection_criteria << EIC_CONFIG_SENSE0_Pos);
     430:	7ae7      	ldrb	r7, [r4, #11]

	/* Enable the hardware signal filter if requested in the config */
	if (config->filter_input_signal) {
     432:	7aa3      	ldrb	r3, [r4, #10]
     434:	2b00      	cmp	r3, #0
     436:	d001      	beq.n	43c <extint_chan_set_config+0x38>
     438:	2308      	movs	r3, #8
     43a:	431f      	orrs	r7, r3
     43c:	08eb      	lsrs	r3, r5, #3
     43e:	009b      	lsls	r3, r3, #2
     440:	18c3      	adds	r3, r0, r3
		new_config |= EIC_CONFIG_FILTEN0;
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
     442:	6999      	ldr	r1, [r3, #24]
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
     444:	260f      	movs	r6, #15
     446:	4096      	lsls	r6, r2
		= (EIC_module->CONFIG[channel / 8].reg &
     448:	43b1      	bics	r1, r6
			(new_config << config_pos);
     44a:	4097      	lsls	r7, r2
     44c:	003a      	movs	r2, r7
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
     44e:	430a      	orrs	r2, r1
		= (EIC_module->CONFIG[channel / 8].reg &
     450:	619a      	str	r2, [r3, #24]

	/* Set the channel's new wake up mode setting */
	if (config->wake_if_sleeping) {
     452:	7a63      	ldrb	r3, [r4, #9]
     454:	2b00      	cmp	r3, #0
     456:	d106      	bne.n	466 <extint_chan_set_config+0x62>
		EIC_module->WAKEUP.reg |=  (1UL << channel);
	} else {
		EIC_module->WAKEUP.reg &= ~(1UL << channel);
     458:	6943      	ldr	r3, [r0, #20]
     45a:	2201      	movs	r2, #1
     45c:	40aa      	lsls	r2, r5
     45e:	4393      	bics	r3, r2
     460:	6143      	str	r3, [r0, #20]
	}
}
     462:	b003      	add	sp, #12
     464:	bdf0      	pop	{r4, r5, r6, r7, pc}
		EIC_module->WAKEUP.reg |=  (1UL << channel);
     466:	6942      	ldr	r2, [r0, #20]
     468:	2301      	movs	r3, #1
     46a:	40ab      	lsls	r3, r5
     46c:	4313      	orrs	r3, r2
     46e:	6143      	str	r3, [r0, #20]
     470:	e7f7      	b.n	462 <extint_chan_set_config+0x5e>
     472:	46c0      	nop			; (mov r8, r8)
     474:	00001321 	.word	0x00001321
     478:	40001800 	.word	0x40001800

0000047c <_i2c_master_wait_for_sync>:
{
	/* Sanity check */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_hw = &(module->hw->I2CM);
     47c:	6801      	ldr	r1, [r0, #0]

#if defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_1)
	return (i2c_hw->STATUS.reg & SERCOM_I2CM_STATUS_SYNCBUSY);
#elif defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_2)
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
     47e:	2207      	movs	r2, #7
     480:	69cb      	ldr	r3, [r1, #28]
		const struct i2c_master_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (i2c_master_is_syncing(module)) {
     482:	421a      	tst	r2, r3
     484:	d1fc      	bne.n	480 <_i2c_master_wait_for_sync+0x4>
		/* Wait for I2C module to sync. */
	}
}
     486:	4770      	bx	lr

00000488 <i2c_master_init>:
 */
enum status_code i2c_master_init(
		struct i2c_master_module *const module,
		Sercom *const hw,
		const struct i2c_master_config *const config)
{
     488:	b5f0      	push	{r4, r5, r6, r7, lr}
     48a:	46d6      	mov	lr, sl
     48c:	464f      	mov	r7, r9
     48e:	4646      	mov	r6, r8
     490:	b5c0      	push	{r6, r7, lr}
     492:	b08a      	sub	sp, #40	; 0x28
     494:	0006      	movs	r6, r0
     496:	000f      	movs	r7, r1
     498:	0014      	movs	r4, r2
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize software module */
	module->hw = hw;
     49a:	6031      	str	r1, [r6, #0]

	SercomI2cm *const i2c_module = &(module->hw->I2CM);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     49c:	0008      	movs	r0, r1
     49e:	4b97      	ldr	r3, [pc, #604]	; (6fc <i2c_master_init+0x274>)
     4a0:	4798      	blx	r3
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     4a2:	4a97      	ldr	r2, [pc, #604]	; (700 <i2c_master_init+0x278>)
     4a4:	6a11      	ldr	r1, [r2, #32]
		gclk_index   = SERCOM5_GCLK_ID_CORE;
	} else {
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
	}
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
     4a6:	1c85      	adds	r5, r0, #2
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, 1 << pm_index);
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
     4a8:	2301      	movs	r3, #1
     4aa:	40ab      	lsls	r3, r5
     4ac:	430b      	orrs	r3, r1
     4ae:	6213      	str	r3, [r2, #32]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
     4b0:	a909      	add	r1, sp, #36	; 0x24
     4b2:	7b23      	ldrb	r3, [r4, #12]
     4b4:	700b      	strb	r3, [r1, #0]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     4b6:	3014      	adds	r0, #20
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
     4b8:	b2c5      	uxtb	r5, r0
     4ba:	0028      	movs	r0, r5
     4bc:	4b91      	ldr	r3, [pc, #580]	; (704 <i2c_master_init+0x27c>)
     4be:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
     4c0:	0028      	movs	r0, r5
     4c2:	4b91      	ldr	r3, [pc, #580]	; (708 <i2c_master_init+0x280>)
     4c4:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
     4c6:	7b20      	ldrb	r0, [r4, #12]
     4c8:	2100      	movs	r1, #0
     4ca:	4b90      	ldr	r3, [pc, #576]	; (70c <i2c_master_init+0x284>)
     4cc:	4798      	blx	r3

	/* Check if module is enabled. */
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_ENABLE) {
     4ce:	683b      	ldr	r3, [r7, #0]
		return STATUS_ERR_DENIED;
     4d0:	201c      	movs	r0, #28
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_ENABLE) {
     4d2:	079b      	lsls	r3, r3, #30
     4d4:	d505      	bpl.n	4e2 <i2c_master_init+0x5a>
	/* Set sercom module to operate in I2C master mode. */
	i2c_module->CTRLA.reg = SERCOM_I2CM_CTRLA_MODE(0x5);

	/* Set config and return status. */
	return _i2c_master_set_config(module, config);
}
     4d6:	b00a      	add	sp, #40	; 0x28
     4d8:	bc1c      	pop	{r2, r3, r4}
     4da:	4690      	mov	r8, r2
     4dc:	4699      	mov	r9, r3
     4de:	46a2      	mov	sl, r4
     4e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_SWRST) {
     4e2:	683b      	ldr	r3, [r7, #0]
		return STATUS_BUSY;
     4e4:	3817      	subs	r0, #23
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_SWRST) {
     4e6:	07db      	lsls	r3, r3, #31
     4e8:	d4f5      	bmi.n	4d6 <i2c_master_init+0x4e>
	i2c_module->CTRLA.reg = SERCOM_I2CM_CTRLA_MODE(0x5);
     4ea:	2314      	movs	r3, #20
     4ec:	603b      	str	r3, [r7, #0]
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     4ee:	6833      	ldr	r3, [r6, #0]
     4f0:	4698      	mov	r8, r3
	uint8_t sercom_index = _sercom_get_sercom_inst_index(sercom_hw);
     4f2:	0018      	movs	r0, r3
     4f4:	4b81      	ldr	r3, [pc, #516]	; (6fc <i2c_master_init+0x274>)
     4f6:	4798      	blx	r3
     4f8:	0005      	movs	r5, r0
	config->mux_position = SYSTEM_PINMUX_GPIO;
     4fa:	2380      	movs	r3, #128	; 0x80
     4fc:	aa08      	add	r2, sp, #32
     4fe:	7013      	strb	r3, [r2, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     500:	2300      	movs	r3, #0
     502:	7053      	strb	r3, [r2, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     504:	2201      	movs	r2, #1
     506:	a908      	add	r1, sp, #32
     508:	708a      	strb	r2, [r1, #2]
	config->powersave    = false;
     50a:	70cb      	strb	r3, [r1, #3]
	uint32_t pad0 = config->pinmux_pad0;
     50c:	69e0      	ldr	r0, [r4, #28]
	uint32_t pad1 = config->pinmux_pad1;
     50e:	6a27      	ldr	r7, [r4, #32]
	if (pad0 == PINMUX_DEFAULT) {
     510:	2800      	cmp	r0, #0
     512:	d100      	bne.n	516 <i2c_master_init+0x8e>
     514:	e0af      	b.n	676 <i2c_master_init+0x1ee>
	pin_conf.mux_position = pad0 & 0xFFFF;
     516:	ab08      	add	r3, sp, #32
     518:	7018      	strb	r0, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
     51a:	2302      	movs	r3, #2
     51c:	aa08      	add	r2, sp, #32
     51e:	7053      	strb	r3, [r2, #1]
	system_pinmux_pin_set_config(pad0 >> 16, &pin_conf);
     520:	0c00      	lsrs	r0, r0, #16
     522:	b2c0      	uxtb	r0, r0
     524:	0011      	movs	r1, r2
     526:	4b7a      	ldr	r3, [pc, #488]	; (710 <i2c_master_init+0x288>)
     528:	4798      	blx	r3
	if (pad1 == PINMUX_DEFAULT) {
     52a:	2f00      	cmp	r7, #0
     52c:	d100      	bne.n	530 <i2c_master_init+0xa8>
     52e:	e0a7      	b.n	680 <i2c_master_init+0x1f8>
	pin_conf.mux_position = pad1 & 0xFFFF;
     530:	ab08      	add	r3, sp, #32
     532:	701f      	strb	r7, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
     534:	2302      	movs	r3, #2
     536:	aa08      	add	r2, sp, #32
     538:	7053      	strb	r3, [r2, #1]
	system_pinmux_pin_set_config(pad1 >> 16, &pin_conf);
     53a:	0c3f      	lsrs	r7, r7, #16
     53c:	b2f8      	uxtb	r0, r7
     53e:	0011      	movs	r1, r2
     540:	4b73      	ldr	r3, [pc, #460]	; (710 <i2c_master_init+0x288>)
     542:	4798      	blx	r3
	module->unknown_bus_state_timeout = config->unknown_bus_state_timeout;
     544:	8aa3      	ldrh	r3, [r4, #20]
     546:	80f3      	strh	r3, [r6, #6]
	module->buffer_timeout = config->buffer_timeout;
     548:	8ae3      	ldrh	r3, [r4, #22]
     54a:	8133      	strh	r3, [r6, #8]
	if (config->run_in_standby || system_is_debugger_present()) {
     54c:	7e23      	ldrb	r3, [r4, #24]
		tmp_ctrla = SERCOM_I2CM_CTRLA_RUNSTDBY;
     54e:	2280      	movs	r2, #128	; 0x80
	if (config->run_in_standby || system_is_debugger_present()) {
     550:	2b00      	cmp	r3, #0
     552:	d104      	bne.n	55e <i2c_master_init+0xd6>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
     554:	4b6f      	ldr	r3, [pc, #444]	; (714 <i2c_master_init+0x28c>)
     556:	789b      	ldrb	r3, [r3, #2]
     558:	079b      	lsls	r3, r3, #30
		tmp_ctrla = SERCOM_I2CM_CTRLA_RUNSTDBY;
     55a:	0fdb      	lsrs	r3, r3, #31
     55c:	01da      	lsls	r2, r3, #7
	tmp_ctrla |= config->transfer_speed;
     55e:	68a1      	ldr	r1, [r4, #8]
     560:	6923      	ldr	r3, [r4, #16]
     562:	430b      	orrs	r3, r1
     564:	4313      	orrs	r3, r2
	if (config->scl_low_timeout) {
     566:	2224      	movs	r2, #36	; 0x24
     568:	5ca2      	ldrb	r2, [r4, r2]
     56a:	2a00      	cmp	r2, #0
     56c:	d002      	beq.n	574 <i2c_master_init+0xec>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_LOWTOUTEN;
     56e:	2280      	movs	r2, #128	; 0x80
     570:	05d2      	lsls	r2, r2, #23
     572:	4313      	orrs	r3, r2
		tmp_ctrla |= config->inactive_timeout;
     574:	6aa2      	ldr	r2, [r4, #40]	; 0x28
     576:	4313      	orrs	r3, r2
	if (config->scl_stretch_only_after_ack_bit || (config->transfer_speed == I2C_MASTER_SPEED_HIGH_SPEED)) {
     578:	222c      	movs	r2, #44	; 0x2c
     57a:	5ca2      	ldrb	r2, [r4, r2]
     57c:	2a00      	cmp	r2, #0
     57e:	d103      	bne.n	588 <i2c_master_init+0x100>
     580:	2280      	movs	r2, #128	; 0x80
     582:	0492      	lsls	r2, r2, #18
     584:	4291      	cmp	r1, r2
     586:	d102      	bne.n	58e <i2c_master_init+0x106>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SCLSM;
     588:	2280      	movs	r2, #128	; 0x80
     58a:	0512      	lsls	r2, r2, #20
     58c:	4313      	orrs	r3, r2
	if (config->slave_scl_low_extend_timeout) {
     58e:	222d      	movs	r2, #45	; 0x2d
     590:	5ca2      	ldrb	r2, [r4, r2]
     592:	2a00      	cmp	r2, #0
     594:	d002      	beq.n	59c <i2c_master_init+0x114>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SEXTTOEN;
     596:	2280      	movs	r2, #128	; 0x80
     598:	0412      	lsls	r2, r2, #16
     59a:	4313      	orrs	r3, r2
	if (config->master_scl_low_extend_timeout) {
     59c:	222e      	movs	r2, #46	; 0x2e
     59e:	5ca2      	ldrb	r2, [r4, r2]
     5a0:	2a00      	cmp	r2, #0
     5a2:	d002      	beq.n	5aa <i2c_master_init+0x122>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_MEXTTOEN;
     5a4:	2280      	movs	r2, #128	; 0x80
     5a6:	03d2      	lsls	r2, r2, #15
     5a8:	4313      	orrs	r3, r2
	i2c_module->CTRLA.reg |= tmp_ctrla;
     5aa:	4642      	mov	r2, r8
     5ac:	6812      	ldr	r2, [r2, #0]
     5ae:	4313      	orrs	r3, r2
     5b0:	4642      	mov	r2, r8
     5b2:	6013      	str	r3, [r2, #0]
	i2c_module->CTRLB.reg = SERCOM_I2CM_CTRLB_SMEN;
     5b4:	2380      	movs	r3, #128	; 0x80
     5b6:	005b      	lsls	r3, r3, #1
     5b8:	6053      	str	r3, [r2, #4]
	uint32_t fgclk       = system_gclk_chan_get_hz(SERCOM0_GCLK_ID_CORE + sercom_index);
     5ba:	0028      	movs	r0, r5
     5bc:	3014      	adds	r0, #20
     5be:	b2c0      	uxtb	r0, r0
     5c0:	4b55      	ldr	r3, [pc, #340]	; (718 <i2c_master_init+0x290>)
     5c2:	4798      	blx	r3
     5c4:	9007      	str	r0, [sp, #28]
	uint32_t fscl        = 1000 * config->baud_rate;
     5c6:	23fa      	movs	r3, #250	; 0xfa
     5c8:	009b      	lsls	r3, r3, #2
     5ca:	6822      	ldr	r2, [r4, #0]
     5cc:	435a      	muls	r2, r3
     5ce:	4691      	mov	r9, r2
	uint32_t fscl_hs     = 1000 * config->baud_rate_high_speed;
     5d0:	6863      	ldr	r3, [r4, #4]
     5d2:	469a      	mov	sl, r3
	tmp_baud = (int32_t)(div_ceil(
     5d4:	4d51      	ldr	r5, [pc, #324]	; (71c <i2c_master_init+0x294>)
     5d6:	47a8      	blx	r5
     5d8:	9000      	str	r0, [sp, #0]
     5da:	9101      	str	r1, [sp, #4]
     5dc:	464b      	mov	r3, r9
     5de:	0058      	lsls	r0, r3, #1
     5e0:	47a8      	blx	r5
     5e2:	9002      	str	r0, [sp, #8]
     5e4:	9103      	str	r1, [sp, #12]
     5e6:	8e20      	ldrh	r0, [r4, #48]	; 0x30
     5e8:	47a8      	blx	r5
     5ea:	9004      	str	r0, [sp, #16]
     5ec:	9105      	str	r1, [sp, #20]
     5ee:	4f4c      	ldr	r7, [pc, #304]	; (720 <i2c_master_init+0x298>)
     5f0:	4a4c      	ldr	r2, [pc, #304]	; (724 <i2c_master_init+0x29c>)
     5f2:	4b4d      	ldr	r3, [pc, #308]	; (728 <i2c_master_init+0x2a0>)
     5f4:	9800      	ldr	r0, [sp, #0]
     5f6:	9901      	ldr	r1, [sp, #4]
     5f8:	47b8      	blx	r7
     5fa:	0002      	movs	r2, r0
     5fc:	000b      	movs	r3, r1
     5fe:	9804      	ldr	r0, [sp, #16]
     600:	9905      	ldr	r1, [sp, #20]
     602:	47b8      	blx	r7
     604:	4e49      	ldr	r6, [pc, #292]	; (72c <i2c_master_init+0x2a4>)
     606:	2200      	movs	r2, #0
     608:	4b49      	ldr	r3, [pc, #292]	; (730 <i2c_master_init+0x2a8>)
     60a:	47b0      	blx	r6
     60c:	9004      	str	r0, [sp, #16]
     60e:	9105      	str	r1, [sp, #20]
     610:	4648      	mov	r0, r9
     612:	47a8      	blx	r5
     614:	0002      	movs	r2, r0
     616:	000b      	movs	r3, r1
     618:	9804      	ldr	r0, [sp, #16]
     61a:	9905      	ldr	r1, [sp, #20]
     61c:	47b8      	blx	r7
     61e:	0002      	movs	r2, r0
     620:	000b      	movs	r3, r1
     622:	4d44      	ldr	r5, [pc, #272]	; (734 <i2c_master_init+0x2ac>)
     624:	9800      	ldr	r0, [sp, #0]
     626:	9901      	ldr	r1, [sp, #4]
     628:	47a8      	blx	r5
     62a:	9a02      	ldr	r2, [sp, #8]
     62c:	9b03      	ldr	r3, [sp, #12]
     62e:	47b0      	blx	r6
     630:	2200      	movs	r2, #0
     632:	4b41      	ldr	r3, [pc, #260]	; (738 <i2c_master_init+0x2b0>)
     634:	47a8      	blx	r5
     636:	9a02      	ldr	r2, [sp, #8]
     638:	9b03      	ldr	r3, [sp, #12]
     63a:	4d40      	ldr	r5, [pc, #256]	; (73c <i2c_master_init+0x2b4>)
     63c:	47a8      	blx	r5
     63e:	4b40      	ldr	r3, [pc, #256]	; (740 <i2c_master_init+0x2b8>)
     640:	4798      	blx	r3
     642:	0005      	movs	r5, r0
	if (config->transfer_speed == I2C_MASTER_SPEED_HIGH_SPEED) {
     644:	2380      	movs	r3, #128	; 0x80
     646:	049b      	lsls	r3, r3, #18
     648:	68a2      	ldr	r2, [r4, #8]
     64a:	429a      	cmp	r2, r3
     64c:	d01e      	beq.n	68c <i2c_master_init+0x204>
	if (tmp_baud > 255 || tmp_baud < 0 || tmp_baud_hs > 255 || tmp_baud_hs < 0) {
     64e:	0003      	movs	r3, r0
     650:	2040      	movs	r0, #64	; 0x40
     652:	2dff      	cmp	r5, #255	; 0xff
     654:	d900      	bls.n	658 <i2c_master_init+0x1d0>
     656:	e73e      	b.n	4d6 <i2c_master_init+0x4e>
	int32_t tmp_baudlow_hs = 0;
     658:	2400      	movs	r4, #0
	int32_t tmp_baud_hs = 0;
     65a:	2000      	movs	r0, #0
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
     65c:	25ff      	movs	r5, #255	; 0xff
     65e:	401d      	ands	r5, r3
			SERCOM_I2CM_BAUD_HSBAUD(tmp_baud_hs) | SERCOM_I2CM_BAUD_HSBAUDLOW(tmp_baudlow_hs);
     660:	0624      	lsls	r4, r4, #24
     662:	4325      	orrs	r5, r4
     664:	0400      	lsls	r0, r0, #16
     666:	23ff      	movs	r3, #255	; 0xff
     668:	041b      	lsls	r3, r3, #16
     66a:	4018      	ands	r0, r3
     66c:	4305      	orrs	r5, r0
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
     66e:	4643      	mov	r3, r8
     670:	60dd      	str	r5, [r3, #12]
	enum status_code tmp_status_code = STATUS_OK;
     672:	2000      	movs	r0, #0
     674:	e72f      	b.n	4d6 <i2c_master_init+0x4e>
		pad0 = _sercom_get_default_pad(sercom_hw, 0);
     676:	2100      	movs	r1, #0
     678:	4640      	mov	r0, r8
     67a:	4b32      	ldr	r3, [pc, #200]	; (744 <i2c_master_init+0x2bc>)
     67c:	4798      	blx	r3
     67e:	e74a      	b.n	516 <i2c_master_init+0x8e>
		pad1 = _sercom_get_default_pad(sercom_hw, 1);
     680:	2101      	movs	r1, #1
     682:	4640      	mov	r0, r8
     684:	4b2f      	ldr	r3, [pc, #188]	; (744 <i2c_master_init+0x2bc>)
     686:	4798      	blx	r3
     688:	0007      	movs	r7, r0
     68a:	e751      	b.n	530 <i2c_master_init+0xa8>
	uint32_t fscl_hs     = 1000 * config->baud_rate_high_speed;
     68c:	26fa      	movs	r6, #250	; 0xfa
     68e:	00b6      	lsls	r6, r6, #2
     690:	4653      	mov	r3, sl
     692:	435e      	muls	r6, r3
		tmp_baudlow_hs = (int32_t)((fgclk * 2.0) / (3.0 * fscl_hs) - 1);
     694:	9800      	ldr	r0, [sp, #0]
     696:	9901      	ldr	r1, [sp, #4]
     698:	0002      	movs	r2, r0
     69a:	000b      	movs	r3, r1
     69c:	4c23      	ldr	r4, [pc, #140]	; (72c <i2c_master_init+0x2a4>)
     69e:	47a0      	blx	r4
     6a0:	9000      	str	r0, [sp, #0]
     6a2:	9101      	str	r1, [sp, #4]
     6a4:	0030      	movs	r0, r6
     6a6:	4b1d      	ldr	r3, [pc, #116]	; (71c <i2c_master_init+0x294>)
     6a8:	4798      	blx	r3
     6aa:	2200      	movs	r2, #0
     6ac:	4b26      	ldr	r3, [pc, #152]	; (748 <i2c_master_init+0x2c0>)
     6ae:	47b8      	blx	r7
     6b0:	0002      	movs	r2, r0
     6b2:	000b      	movs	r3, r1
     6b4:	9800      	ldr	r0, [sp, #0]
     6b6:	9901      	ldr	r1, [sp, #4]
     6b8:	4c20      	ldr	r4, [pc, #128]	; (73c <i2c_master_init+0x2b4>)
     6ba:	47a0      	blx	r4
     6bc:	2200      	movs	r2, #0
     6be:	4b1e      	ldr	r3, [pc, #120]	; (738 <i2c_master_init+0x2b0>)
     6c0:	4c1c      	ldr	r4, [pc, #112]	; (734 <i2c_master_init+0x2ac>)
     6c2:	47a0      	blx	r4
     6c4:	4b1e      	ldr	r3, [pc, #120]	; (740 <i2c_master_init+0x2b8>)
     6c6:	4798      	blx	r3
     6c8:	1e04      	subs	r4, r0, #0
		if (tmp_baudlow_hs) {
     6ca:	d00c      	beq.n	6e6 <i2c_master_init+0x25e>
			tmp_baud_hs = (int32_t)(fgclk / fscl_hs) - 2 - tmp_baudlow_hs;
     6cc:	0031      	movs	r1, r6
     6ce:	9807      	ldr	r0, [sp, #28]
     6d0:	4b1e      	ldr	r3, [pc, #120]	; (74c <i2c_master_init+0x2c4>)
     6d2:	4798      	blx	r3
     6d4:	3802      	subs	r0, #2
     6d6:	1b00      	subs	r0, r0, r4
	if (tmp_baud > 255 || tmp_baud < 0 || tmp_baud_hs > 255 || tmp_baud_hs < 0) {
     6d8:	002b      	movs	r3, r5
     6da:	2dff      	cmp	r5, #255	; 0xff
     6dc:	d80c      	bhi.n	6f8 <i2c_master_init+0x270>
     6de:	28ff      	cmp	r0, #255	; 0xff
     6e0:	d9bc      	bls.n	65c <i2c_master_init+0x1d4>
     6e2:	2040      	movs	r0, #64	; 0x40
     6e4:	e6f7      	b.n	4d6 <i2c_master_init+0x4e>
			tmp_baud_hs = (int32_t)(div_ceil(fgclk, 2 * fscl_hs)) - 1;
     6e6:	0071      	lsls	r1, r6, #1
     6e8:	1e48      	subs	r0, r1, #1
     6ea:	9b07      	ldr	r3, [sp, #28]
     6ec:	469c      	mov	ip, r3
     6ee:	4460      	add	r0, ip
     6f0:	4b16      	ldr	r3, [pc, #88]	; (74c <i2c_master_init+0x2c4>)
     6f2:	4798      	blx	r3
     6f4:	3801      	subs	r0, #1
     6f6:	e7ef      	b.n	6d8 <i2c_master_init+0x250>
	if (tmp_baud > 255 || tmp_baud < 0 || tmp_baud_hs > 255 || tmp_baud_hs < 0) {
     6f8:	2040      	movs	r0, #64	; 0x40
     6fa:	e6ec      	b.n	4d6 <i2c_master_init+0x4e>
     6fc:	00000c45 	.word	0x00000c45
     700:	40000400 	.word	0x40000400
     704:	00001229 	.word	0x00001229
     708:	0000119d 	.word	0x0000119d
     70c:	00000a81 	.word	0x00000a81
     710:	00001321 	.word	0x00001321
     714:	41002000 	.word	0x41002000
     718:	00001245 	.word	0x00001245
     71c:	00003199 	.word	0x00003199
     720:	00002605 	.word	0x00002605
     724:	e826d695 	.word	0xe826d695
     728:	3e112e0b 	.word	0x3e112e0b
     72c:	0000197d 	.word	0x0000197d
     730:	40240000 	.word	0x40240000
     734:	00002b05 	.word	0x00002b05
     738:	3ff00000 	.word	0x3ff00000
     73c:	00001f9d 	.word	0x00001f9d
     740:	00003131 	.word	0x00003131
     744:	00000acd 	.word	0x00000acd
     748:	40080000 	.word	0x40080000
     74c:	0000163d 	.word	0x0000163d

00000750 <_i2c_master_address_response>:
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     750:	6803      	ldr	r3, [r0, #0]

	/* Check for error and ignore bus-error; workaround for BUSSTATE stuck in
	 * BUSY */
	if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB) {
     752:	7e1a      	ldrb	r2, [r3, #24]
     754:	0792      	lsls	r2, r2, #30
     756:	d507      	bpl.n	768 <_i2c_master_address_response+0x18>

		/* Clear write interrupt flag */
		i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
     758:	2202      	movs	r2, #2
     75a:	761a      	strb	r2, [r3, #24]

		/* Check arbitration. */
		if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_ARBLOST) {
     75c:	8b5b      	ldrh	r3, [r3, #26]
     75e:	079b      	lsls	r3, r3, #30
			/* Return packet collision. */
			return STATUS_ERR_PACKET_COLLISION;
     760:	2041      	movs	r0, #65	; 0x41

		/* Return bad address value. */
		return STATUS_ERR_BAD_ADDRESS;
	}

	return STATUS_OK;
     762:	17db      	asrs	r3, r3, #31
     764:	4018      	ands	r0, r3
}
     766:	4770      	bx	lr
	} else if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
     768:	8b5a      	ldrh	r2, [r3, #26]
     76a:	0752      	lsls	r2, r2, #29
     76c:	d506      	bpl.n	77c <_i2c_master_address_response+0x2c>
		i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
     76e:	6859      	ldr	r1, [r3, #4]
     770:	22c0      	movs	r2, #192	; 0xc0
     772:	0292      	lsls	r2, r2, #10
     774:	430a      	orrs	r2, r1
     776:	605a      	str	r2, [r3, #4]
		return STATUS_ERR_BAD_ADDRESS;
     778:	2018      	movs	r0, #24
     77a:	e7f4      	b.n	766 <_i2c_master_address_response+0x16>
	return STATUS_OK;
     77c:	2000      	movs	r0, #0
     77e:	e7f2      	b.n	766 <_i2c_master_address_response+0x16>

00000780 <_i2c_master_wait_for_bus>:
 * \retval STATUS_ERR_TIMEOUT  If no response was given within specified timeout
 *                             period
 */
enum status_code _i2c_master_wait_for_bus(
		struct i2c_master_module *const module)
{
     780:	b530      	push	{r4, r5, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     782:	6802      	ldr	r2, [r0, #0]

	/* Wait for reply. */
	uint16_t timeout_counter = 0;
     784:	2300      	movs	r3, #0
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
     786:	2401      	movs	r4, #1
     788:	2502      	movs	r5, #2
     78a:	7e11      	ldrb	r1, [r2, #24]
     78c:	4221      	tst	r1, r4
     78e:	d10b      	bne.n	7a8 <_i2c_master_wait_for_bus+0x28>
			!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB)) {
     790:	7e11      	ldrb	r1, [r2, #24]
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
     792:	4229      	tst	r1, r5
     794:	d106      	bne.n	7a4 <_i2c_master_wait_for_bus+0x24>

		/* Check timeout condition. */
		if (++timeout_counter >= module->buffer_timeout) {
     796:	3301      	adds	r3, #1
     798:	b29b      	uxth	r3, r3
     79a:	8901      	ldrh	r1, [r0, #8]
     79c:	4299      	cmp	r1, r3
     79e:	d8f4      	bhi.n	78a <_i2c_master_wait_for_bus+0xa>
			return STATUS_ERR_TIMEOUT;
     7a0:	2012      	movs	r0, #18
     7a2:	e002      	b.n	7aa <_i2c_master_wait_for_bus+0x2a>
		}
	}
	return STATUS_OK;
     7a4:	2000      	movs	r0, #0
     7a6:	e000      	b.n	7aa <_i2c_master_wait_for_bus+0x2a>
     7a8:	2000      	movs	r0, #0
}
     7aa:	bd30      	pop	{r4, r5, pc}

000007ac <_i2c_master_send_hs_master_code>:
 * \retval STATUS_OK           No error happen
 */
enum status_code _i2c_master_send_hs_master_code(
		struct i2c_master_module *const module,
		uint8_t hs_master_code)
{
     7ac:	b510      	push	{r4, lr}
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     7ae:	6804      	ldr	r4, [r0, #0]
	/* Return value. */
	enum status_code tmp_status;

	/* Set NACK for high speed code */
	i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
     7b0:	6862      	ldr	r2, [r4, #4]
     7b2:	2380      	movs	r3, #128	; 0x80
     7b4:	02db      	lsls	r3, r3, #11
     7b6:	4313      	orrs	r3, r2
     7b8:	6063      	str	r3, [r4, #4]
	/* Send high speed code */
	i2c_module->ADDR.reg = hs_master_code;
     7ba:	6261      	str	r1, [r4, #36]	; 0x24
	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
     7bc:	4b02      	ldr	r3, [pc, #8]	; (7c8 <_i2c_master_send_hs_master_code+0x1c>)
     7be:	4798      	blx	r3
	/* Clear write interrupt flag */
	i2c_module->INTFLAG.reg = SERCOM_I2CM_INTENCLR_MB;
     7c0:	2301      	movs	r3, #1
     7c2:	7623      	strb	r3, [r4, #24]

	return tmp_status;
}
     7c4:	bd10      	pop	{r4, pc}
     7c6:	46c0      	nop			; (mov r8, r8)
     7c8:	00000781 	.word	0x00000781

000007cc <_i2c_master_write_packet>:
 *                                      acknowledged the address
 */
static enum status_code _i2c_master_write_packet(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
     7cc:	b5f0      	push	{r4, r5, r6, r7, lr}
     7ce:	46de      	mov	lr, fp
     7d0:	4657      	mov	r7, sl
     7d2:	464e      	mov	r6, r9
     7d4:	4645      	mov	r5, r8
     7d6:	b5e0      	push	{r5, r6, r7, lr}
     7d8:	b083      	sub	sp, #12
     7da:	0006      	movs	r6, r0
     7dc:	000f      	movs	r7, r1
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     7de:	6805      	ldr	r5, [r0, #0]

	/* Return value. */
	enum status_code tmp_status;
	uint16_t tmp_data_length = packet->data_length;
     7e0:	884c      	ldrh	r4, [r1, #2]

	_i2c_master_wait_for_sync(module);
     7e2:	4b32      	ldr	r3, [pc, #200]	; (8ac <_i2c_master_write_packet+0xe0>)
     7e4:	4798      	blx	r3

	/* Switch to high speed mode */
	if (packet->high_speed) {
     7e6:	7a7b      	ldrb	r3, [r7, #9]
     7e8:	2b00      	cmp	r3, #0
     7ea:	d11d      	bne.n	828 <_i2c_master_write_packet+0x5c>
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
	}

	/* Set action to ACK. */
	i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
     7ec:	686b      	ldr	r3, [r5, #4]
     7ee:	4a30      	ldr	r2, [pc, #192]	; (8b0 <_i2c_master_write_packet+0xe4>)
     7f0:	4013      	ands	r3, r2
     7f2:	606b      	str	r3, [r5, #4]

	/* Set address and direction bit. Will send start command on bus. */
	if (packet->ten_bit_address) {
     7f4:	7a3b      	ldrb	r3, [r7, #8]
     7f6:	2b00      	cmp	r3, #0
     7f8:	d01b      	beq.n	832 <_i2c_master_write_packet+0x66>
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
     7fa:	883b      	ldrh	r3, [r7, #0]
     7fc:	005b      	lsls	r3, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
     7fe:	7a7a      	ldrb	r2, [r7, #9]
     800:	0392      	lsls	r2, r2, #14
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
     802:	4313      	orrs	r3, r2
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
     804:	2280      	movs	r2, #128	; 0x80
     806:	0212      	lsls	r2, r2, #8
     808:	4313      	orrs	r3, r2
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
     80a:	626b      	str	r3, [r5, #36]	; 0x24
	} else {
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
	}
	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
     80c:	0030      	movs	r0, r6
     80e:	4b29      	ldr	r3, [pc, #164]	; (8b4 <_i2c_master_write_packet+0xe8>)
     810:	4798      	blx	r3
     812:	9001      	str	r0, [sp, #4]

	/* Check for address response error unless previous error is
	 * detected. */
	if (tmp_status == STATUS_OK) {
     814:	2800      	cmp	r0, #0
     816:	d013      	beq.n	840 <_i2c_master_write_packet+0x74>
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
		}
	}

	return tmp_status;
}
     818:	9801      	ldr	r0, [sp, #4]
     81a:	b003      	add	sp, #12
     81c:	bc3c      	pop	{r2, r3, r4, r5}
     81e:	4690      	mov	r8, r2
     820:	4699      	mov	r9, r3
     822:	46a2      	mov	sl, r4
     824:	46ab      	mov	fp, r5
     826:	bdf0      	pop	{r4, r5, r6, r7, pc}
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
     828:	7ab9      	ldrb	r1, [r7, #10]
     82a:	0030      	movs	r0, r6
     82c:	4b22      	ldr	r3, [pc, #136]	; (8b8 <_i2c_master_write_packet+0xec>)
     82e:	4798      	blx	r3
     830:	e7dc      	b.n	7ec <_i2c_master_write_packet+0x20>
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
     832:	883b      	ldrh	r3, [r7, #0]
     834:	005b      	lsls	r3, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
     836:	7a7a      	ldrb	r2, [r7, #9]
     838:	0392      	lsls	r2, r2, #14
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
     83a:	4313      	orrs	r3, r2
     83c:	626b      	str	r3, [r5, #36]	; 0x24
     83e:	e7e5      	b.n	80c <_i2c_master_write_packet+0x40>
		tmp_status = _i2c_master_address_response(module);
     840:	0030      	movs	r0, r6
     842:	4b1e      	ldr	r3, [pc, #120]	; (8bc <_i2c_master_write_packet+0xf0>)
     844:	4798      	blx	r3
     846:	1e03      	subs	r3, r0, #0
     848:	9001      	str	r0, [sp, #4]
	if (tmp_status == STATUS_OK) {
     84a:	d1e5      	bne.n	818 <_i2c_master_write_packet+0x4c>
     84c:	46a0      	mov	r8, r4
     84e:	2400      	movs	r4, #0
			if (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) {
     850:	3320      	adds	r3, #32
     852:	4699      	mov	r9, r3
			_i2c_master_wait_for_sync(module);
     854:	4b15      	ldr	r3, [pc, #84]	; (8ac <_i2c_master_write_packet+0xe0>)
     856:	469b      	mov	fp, r3
			tmp_status = _i2c_master_wait_for_bus(module);
     858:	4b16      	ldr	r3, [pc, #88]	; (8b4 <_i2c_master_write_packet+0xe8>)
     85a:	469a      	mov	sl, r3
		while (tmp_data_length--) {
     85c:	4544      	cmp	r4, r8
     85e:	d015      	beq.n	88c <_i2c_master_write_packet+0xc0>
			if (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) {
     860:	8b6b      	ldrh	r3, [r5, #26]
     862:	464a      	mov	r2, r9
     864:	4213      	tst	r3, r2
     866:	d01d      	beq.n	8a4 <_i2c_master_write_packet+0xd8>
			_i2c_master_wait_for_sync(module);
     868:	0030      	movs	r0, r6
     86a:	47d8      	blx	fp
			i2c_module->DATA.reg = packet->data[buffer_counter++];
     86c:	687b      	ldr	r3, [r7, #4]
     86e:	5d1a      	ldrb	r2, [r3, r4]
     870:	2328      	movs	r3, #40	; 0x28
     872:	54ea      	strb	r2, [r5, r3]
			tmp_status = _i2c_master_wait_for_bus(module);
     874:	0030      	movs	r0, r6
     876:	47d0      	blx	sl
			if (tmp_status != STATUS_OK) {
     878:	2800      	cmp	r0, #0
     87a:	d106      	bne.n	88a <_i2c_master_write_packet+0xbe>
			if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
     87c:	8b6b      	ldrh	r3, [r5, #26]
     87e:	3401      	adds	r4, #1
     880:	075b      	lsls	r3, r3, #29
     882:	d5eb      	bpl.n	85c <_i2c_master_write_packet+0x90>
				tmp_status = STATUS_ERR_OVERFLOW;
     884:	231e      	movs	r3, #30
     886:	9301      	str	r3, [sp, #4]
     888:	e000      	b.n	88c <_i2c_master_write_packet+0xc0>
			tmp_status = _i2c_master_wait_for_bus(module);
     88a:	9001      	str	r0, [sp, #4]
		if (module->send_stop) {
     88c:	7ab3      	ldrb	r3, [r6, #10]
     88e:	2b00      	cmp	r3, #0
     890:	d0c2      	beq.n	818 <_i2c_master_write_packet+0x4c>
			_i2c_master_wait_for_sync(module);
     892:	0030      	movs	r0, r6
     894:	4b05      	ldr	r3, [pc, #20]	; (8ac <_i2c_master_write_packet+0xe0>)
     896:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
     898:	686a      	ldr	r2, [r5, #4]
     89a:	23c0      	movs	r3, #192	; 0xc0
     89c:	029b      	lsls	r3, r3, #10
     89e:	4313      	orrs	r3, r2
     8a0:	606b      	str	r3, [r5, #4]
     8a2:	e7b9      	b.n	818 <_i2c_master_write_packet+0x4c>
				return STATUS_ERR_PACKET_COLLISION;
     8a4:	2341      	movs	r3, #65	; 0x41
     8a6:	9301      	str	r3, [sp, #4]
     8a8:	e7b6      	b.n	818 <_i2c_master_write_packet+0x4c>
     8aa:	46c0      	nop			; (mov r8, r8)
     8ac:	0000047d 	.word	0x0000047d
     8b0:	fffbffff 	.word	0xfffbffff
     8b4:	00000781 	.word	0x00000781
     8b8:	000007ad 	.word	0x000007ad
     8bc:	00000751 	.word	0x00000751

000008c0 <i2c_master_write_packet_wait>:
 *                                      last data sent
 */
enum status_code i2c_master_write_packet_wait(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
     8c0:	b510      	push	{r4, lr}
	if (module->buffer_remaining > 0) {
		return STATUS_BUSY;
	}
#endif

	module->send_stop = true;
     8c2:	2301      	movs	r3, #1
     8c4:	7283      	strb	r3, [r0, #10]
	module->send_nack = true;
     8c6:	72c3      	strb	r3, [r0, #11]

	return _i2c_master_write_packet(module, packet);
     8c8:	4b01      	ldr	r3, [pc, #4]	; (8d0 <i2c_master_write_packet_wait+0x10>)
     8ca:	4798      	blx	r3
}
     8cc:	bd10      	pop	{r4, pc}
     8ce:	46c0      	nop			; (mov r8, r8)
     8d0:	000007cd 	.word	0x000007cd

000008d4 <_i2c_slave_wait_for_bus>:
 * \retval STATUS_ERR_TIMEOUT  If no response was given within specified timeout
 *                             period
 */
static enum status_code _i2c_slave_wait_for_bus(
		struct i2c_slave_module *const module)
{
     8d4:	b570      	push	{r4, r5, r6, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     8d6:	6802      	ldr	r2, [r0, #0]

	/* Wait for reply */
	uint16_t timeout_counter = 0;
     8d8:	2300      	movs	r3, #0
	while ((!(i2c_module->INTFLAG.reg & SERCOM_I2CS_INTFLAG_DRDY)) &&
     8da:	2404      	movs	r4, #4
     8dc:	2501      	movs	r5, #1
			(!(i2c_module->INTFLAG.reg & SERCOM_I2CS_INTFLAG_PREC)) &&
     8de:	2602      	movs	r6, #2
	while ((!(i2c_module->INTFLAG.reg & SERCOM_I2CS_INTFLAG_DRDY)) &&
     8e0:	7e11      	ldrb	r1, [r2, #24]
     8e2:	4221      	tst	r1, r4
     8e4:	d10e      	bne.n	904 <_i2c_slave_wait_for_bus+0x30>
			(!(i2c_module->INTFLAG.reg & SERCOM_I2CS_INTFLAG_PREC)) &&
     8e6:	7e11      	ldrb	r1, [r2, #24]
	while ((!(i2c_module->INTFLAG.reg & SERCOM_I2CS_INTFLAG_DRDY)) &&
     8e8:	4229      	tst	r1, r5
     8ea:	d10d      	bne.n	908 <_i2c_slave_wait_for_bus+0x34>
			(!(i2c_module->INTFLAG.reg & SERCOM_I2CS_INTFLAG_AMATCH))) {
     8ec:	7e11      	ldrb	r1, [r2, #24]
			(!(i2c_module->INTFLAG.reg & SERCOM_I2CS_INTFLAG_PREC)) &&
     8ee:	4231      	tst	r1, r6
     8f0:	d106      	bne.n	900 <_i2c_slave_wait_for_bus+0x2c>

		/* Check timeout condition */
		if (++timeout_counter >= module->buffer_timeout) {
     8f2:	3301      	adds	r3, #1
     8f4:	b29b      	uxth	r3, r3
     8f6:	88c1      	ldrh	r1, [r0, #6]
     8f8:	4299      	cmp	r1, r3
     8fa:	d8f1      	bhi.n	8e0 <_i2c_slave_wait_for_bus+0xc>
			return STATUS_ERR_TIMEOUT;
     8fc:	2012      	movs	r0, #18
     8fe:	e002      	b.n	906 <_i2c_slave_wait_for_bus+0x32>
		}
	}
	return STATUS_OK;
     900:	2000      	movs	r0, #0
     902:	e000      	b.n	906 <_i2c_slave_wait_for_bus+0x32>
     904:	2000      	movs	r0, #0
}
     906:	bd70      	pop	{r4, r5, r6, pc}
	return STATUS_OK;
     908:	2000      	movs	r0, #0
     90a:	e7fc      	b.n	906 <_i2c_slave_wait_for_bus+0x32>

0000090c <i2c_slave_init>:
{
     90c:	b5f0      	push	{r4, r5, r6, r7, lr}
     90e:	b085      	sub	sp, #20
     910:	0005      	movs	r5, r0
     912:	000c      	movs	r4, r1
     914:	0016      	movs	r6, r2
	module->hw = hw;
     916:	6029      	str	r1, [r5, #0]
	if (i2c_hw->CTRLA.reg & SERCOM_I2CS_CTRLA_ENABLE) {
     918:	680b      	ldr	r3, [r1, #0]
		return STATUS_ERR_DENIED;
     91a:	201c      	movs	r0, #28
	if (i2c_hw->CTRLA.reg & SERCOM_I2CS_CTRLA_ENABLE) {
     91c:	079b      	lsls	r3, r3, #30
     91e:	d501      	bpl.n	924 <i2c_slave_init+0x18>
}
     920:	b005      	add	sp, #20
     922:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (i2c_hw->CTRLA.reg & SERCOM_I2CS_CTRLA_SWRST) {
     924:	680b      	ldr	r3, [r1, #0]
		return STATUS_BUSY;
     926:	3817      	subs	r0, #23
	if (i2c_hw->CTRLA.reg & SERCOM_I2CS_CTRLA_SWRST) {
     928:	07db      	lsls	r3, r3, #31
     92a:	d4f9      	bmi.n	920 <i2c_slave_init+0x14>
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     92c:	0008      	movs	r0, r1
     92e:	4b43      	ldr	r3, [pc, #268]	; (a3c <i2c_slave_init+0x130>)
     930:	4798      	blx	r3
     932:	4b43      	ldr	r3, [pc, #268]	; (a40 <i2c_slave_init+0x134>)
     934:	469c      	mov	ip, r3
     936:	6a19      	ldr	r1, [r3, #32]
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
     938:	1c83      	adds	r3, r0, #2
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
     93a:	2701      	movs	r7, #1
     93c:	003a      	movs	r2, r7
     93e:	409a      	lsls	r2, r3
     940:	0013      	movs	r3, r2
     942:	430b      	orrs	r3, r1
     944:	4662      	mov	r2, ip
     946:	6213      	str	r3, [r2, #32]
	gclk_chan_conf.source_generator = config->generator_source;
     948:	a903      	add	r1, sp, #12
     94a:	7e33      	ldrb	r3, [r6, #24]
     94c:	700b      	strb	r3, [r1, #0]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     94e:	3014      	adds	r0, #20
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
     950:	b2c3      	uxtb	r3, r0
     952:	9301      	str	r3, [sp, #4]
     954:	0018      	movs	r0, r3
     956:	4b3b      	ldr	r3, [pc, #236]	; (a44 <i2c_slave_init+0x138>)
     958:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
     95a:	9801      	ldr	r0, [sp, #4]
     95c:	4b3a      	ldr	r3, [pc, #232]	; (a48 <i2c_slave_init+0x13c>)
     95e:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
     960:	7e30      	ldrb	r0, [r6, #24]
     962:	2100      	movs	r1, #0
     964:	4b39      	ldr	r3, [pc, #228]	; (a4c <i2c_slave_init+0x140>)
     966:	4798      	blx	r3
	i2c_hw->CTRLA.reg = SERCOM_I2CS_CTRLA_MODE(0x4);
     968:	2310      	movs	r3, #16
     96a:	6023      	str	r3, [r4, #0]
	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
     96c:	682c      	ldr	r4, [r5, #0]
	module->buffer_timeout = config->buffer_timeout;
     96e:	8933      	ldrh	r3, [r6, #8]
     970:	80eb      	strh	r3, [r5, #6]
	module->ten_bit_address = config->ten_bit_address;
     972:	7c33      	ldrb	r3, [r6, #16]
     974:	722b      	strb	r3, [r5, #8]
	config->mux_position = SYSTEM_PINMUX_GPIO;
     976:	2380      	movs	r3, #128	; 0x80
     978:	aa02      	add	r2, sp, #8
     97a:	7013      	strb	r3, [r2, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     97c:	2300      	movs	r3, #0
     97e:	7053      	strb	r3, [r2, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     980:	7097      	strb	r7, [r2, #2]
	config->powersave    = false;
     982:	70d3      	strb	r3, [r2, #3]
	uint32_t pad0 = config->pinmux_pad0;
     984:	69f0      	ldr	r0, [r6, #28]
	uint32_t pad1 = config->pinmux_pad1;
     986:	6a35      	ldr	r5, [r6, #32]
	if (pad0 == PINMUX_DEFAULT) {
     988:	2800      	cmp	r0, #0
     98a:	d04b      	beq.n	a24 <i2c_slave_init+0x118>
	pin_conf.mux_position = pad0 & 0xFFFF;
     98c:	ab02      	add	r3, sp, #8
     98e:	7018      	strb	r0, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
     990:	2302      	movs	r3, #2
     992:	aa02      	add	r2, sp, #8
     994:	7053      	strb	r3, [r2, #1]
	system_pinmux_pin_set_config(pad0 >> 16, &pin_conf);
     996:	0c00      	lsrs	r0, r0, #16
     998:	b2c0      	uxtb	r0, r0
     99a:	0011      	movs	r1, r2
     99c:	4b2c      	ldr	r3, [pc, #176]	; (a50 <i2c_slave_init+0x144>)
     99e:	4798      	blx	r3
	if (pad1 == PINMUX_DEFAULT) {
     9a0:	2d00      	cmp	r5, #0
     9a2:	d044      	beq.n	a2e <i2c_slave_init+0x122>
	pin_conf.mux_position = pad1 & 0xFFFF;
     9a4:	ab02      	add	r3, sp, #8
     9a6:	701d      	strb	r5, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
     9a8:	2302      	movs	r3, #2
     9aa:	aa02      	add	r2, sp, #8
     9ac:	7053      	strb	r3, [r2, #1]
	system_pinmux_pin_set_config(pad1 >> 16, &pin_conf);
     9ae:	0c2d      	lsrs	r5, r5, #16
     9b0:	b2e8      	uxtb	r0, r5
     9b2:	0011      	movs	r1, r2
     9b4:	4b26      	ldr	r3, [pc, #152]	; (a50 <i2c_slave_init+0x144>)
     9b6:	4798      	blx	r3
	if (config->run_in_standby || system_is_debugger_present()) {
     9b8:	7e73      	ldrb	r3, [r6, #25]
		tmp_ctrla = SERCOM_I2CS_CTRLA_RUNSTDBY;
     9ba:	2280      	movs	r2, #128	; 0x80
	if (config->run_in_standby || system_is_debugger_present()) {
     9bc:	2b00      	cmp	r3, #0
     9be:	d104      	bne.n	9ca <i2c_slave_init+0xbe>
     9c0:	4b24      	ldr	r3, [pc, #144]	; (a54 <i2c_slave_init+0x148>)
     9c2:	789b      	ldrb	r3, [r3, #2]
     9c4:	079b      	lsls	r3, r3, #30
		tmp_ctrla = SERCOM_I2CS_CTRLA_RUNSTDBY;
     9c6:	0fdb      	lsrs	r3, r3, #31
     9c8:	01da      	lsls	r2, r3, #7
	if (config->scl_stretch_only_after_ack_bit || (config->transfer_speed == I2C_SLAVE_SPEED_HIGH_SPEED)) {
     9ca:	2325      	movs	r3, #37	; 0x25
     9cc:	5cf3      	ldrb	r3, [r6, r3]
     9ce:	2b00      	cmp	r3, #0
     9d0:	d104      	bne.n	9dc <i2c_slave_init+0xd0>
     9d2:	2380      	movs	r3, #128	; 0x80
     9d4:	049b      	lsls	r3, r3, #18
     9d6:	6971      	ldr	r1, [r6, #20]
     9d8:	4299      	cmp	r1, r3
     9da:	d102      	bne.n	9e2 <i2c_slave_init+0xd6>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SCLSM;
     9dc:	2380      	movs	r3, #128	; 0x80
     9de:	051b      	lsls	r3, r3, #20
     9e0:	431a      	orrs	r2, r3
	i2c_hw->CTRLA.reg |= tmp_ctrla;
     9e2:	6820      	ldr	r0, [r4, #0]
     9e4:	6873      	ldr	r3, [r6, #4]
     9e6:	6971      	ldr	r1, [r6, #20]
     9e8:	430b      	orrs	r3, r1
			(config->scl_low_timeout << SERCOM_I2CS_CTRLA_LOWTOUTEN_Pos) |
     9ea:	2124      	movs	r1, #36	; 0x24
     9ec:	5c71      	ldrb	r1, [r6, r1]
     9ee:	0789      	lsls	r1, r1, #30
	i2c_hw->CTRLA.reg |= tmp_ctrla;
     9f0:	430b      	orrs	r3, r1
			(config->slave_scl_low_extend_timeout << SERCOM_I2CS_CTRLA_SEXTTOEN_Pos));
     9f2:	2126      	movs	r1, #38	; 0x26
     9f4:	5c71      	ldrb	r1, [r6, r1]
     9f6:	05c9      	lsls	r1, r1, #23
	i2c_hw->CTRLA.reg |= tmp_ctrla;
     9f8:	430b      	orrs	r3, r1
     9fa:	4303      	orrs	r3, r0
     9fc:	4313      	orrs	r3, r2
     9fe:	6023      	str	r3, [r4, #0]
	i2c_hw->CTRLB.reg = SERCOM_I2CS_CTRLB_SMEN | config->address_mode;
     a00:	8972      	ldrh	r2, [r6, #10]
     a02:	2380      	movs	r3, #128	; 0x80
     a04:	005b      	lsls	r3, r3, #1
     a06:	4313      	orrs	r3, r2
     a08:	6063      	str	r3, [r4, #4]
	i2c_hw->ADDR.reg = config->address << SERCOM_I2CS_ADDR_ADDR_Pos |
     a0a:	89b3      	ldrh	r3, [r6, #12]
     a0c:	005b      	lsls	r3, r3, #1
			config->address_mask << SERCOM_I2CS_ADDR_ADDRMASK_Pos |
     a0e:	89f2      	ldrh	r2, [r6, #14]
     a10:	0452      	lsls	r2, r2, #17
	i2c_hw->ADDR.reg = config->address << SERCOM_I2CS_ADDR_ADDR_Pos |
     a12:	4313      	orrs	r3, r2
			config->enable_general_call_address << SERCOM_I2CS_ADDR_GENCEN_Pos;
     a14:	7c72      	ldrb	r2, [r6, #17]
			config->ten_bit_address << SERCOM_I2CS_ADDR_TENBITEN_Pos |
     a16:	4313      	orrs	r3, r2
     a18:	7c32      	ldrb	r2, [r6, #16]
     a1a:	03d2      	lsls	r2, r2, #15
     a1c:	4313      	orrs	r3, r2
	i2c_hw->ADDR.reg = config->address << SERCOM_I2CS_ADDR_ADDR_Pos |
     a1e:	6263      	str	r3, [r4, #36]	; 0x24
	return _i2c_slave_set_config(module, config);
     a20:	2000      	movs	r0, #0
     a22:	e77d      	b.n	920 <i2c_slave_init+0x14>
		pad0 = _sercom_get_default_pad(sercom_hw, 0);
     a24:	2100      	movs	r1, #0
     a26:	0020      	movs	r0, r4
     a28:	4b0b      	ldr	r3, [pc, #44]	; (a58 <i2c_slave_init+0x14c>)
     a2a:	4798      	blx	r3
     a2c:	e7ae      	b.n	98c <i2c_slave_init+0x80>
		pad1 = _sercom_get_default_pad(sercom_hw, 1);
     a2e:	2101      	movs	r1, #1
     a30:	0020      	movs	r0, r4
     a32:	4b09      	ldr	r3, [pc, #36]	; (a58 <i2c_slave_init+0x14c>)
     a34:	4798      	blx	r3
     a36:	0005      	movs	r5, r0
     a38:	e7b4      	b.n	9a4 <i2c_slave_init+0x98>
     a3a:	46c0      	nop			; (mov r8, r8)
     a3c:	00000c45 	.word	0x00000c45
     a40:	40000400 	.word	0x40000400
     a44:	00001229 	.word	0x00001229
     a48:	0000119d 	.word	0x0000119d
     a4c:	00000a81 	.word	0x00000a81
     a50:	00001321 	.word	0x00001321
     a54:	41002000 	.word	0x41002000
     a58:	00000acd 	.word	0x00000acd

00000a5c <i2c_slave_get_direction_wait>:
 * \retval I2C_SLAVE_DIRECTION_READ   Write request from master
 * \retval I2C_SLAVE_DIRECTION_WRITE  Read request from master
 */
enum i2c_slave_direction i2c_slave_get_direction_wait(
		struct i2c_slave_module *const module)
{
     a5c:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
     a5e:	6804      	ldr	r4, [r0, #0]

	enum status_code status;

	/* Wait for address interrupt */
	status = _i2c_slave_wait_for_bus(module);
     a60:	4b06      	ldr	r3, [pc, #24]	; (a7c <i2c_slave_get_direction_wait+0x20>)
     a62:	4798      	blx	r3

	if (status != STATUS_OK) {
		/* Timeout, return */
		return I2C_SLAVE_DIRECTION_NONE;
     a64:	2302      	movs	r3, #2
	if (status != STATUS_OK) {
     a66:	2800      	cmp	r0, #0
     a68:	d001      	beq.n	a6e <i2c_slave_get_direction_wait+0x12>
		return I2C_SLAVE_DIRECTION_WRITE;
	} else {
		/* Write request from master */
		return I2C_SLAVE_DIRECTION_READ;
	}
}
     a6a:	0018      	movs	r0, r3
     a6c:	bd10      	pop	{r4, pc}
	if (!(i2c_hw->INTFLAG.reg & SERCOM_I2CS_INTFLAG_AMATCH)) {
     a6e:	7e22      	ldrb	r2, [r4, #24]
     a70:	0792      	lsls	r2, r2, #30
     a72:	d5fa      	bpl.n	a6a <i2c_slave_get_direction_wait+0xe>
	if ((i2c_hw->STATUS.reg & SERCOM_I2CS_STATUS_DIR)) {
     a74:	8b63      	ldrh	r3, [r4, #26]
     a76:	071b      	lsls	r3, r3, #28
		return I2C_SLAVE_DIRECTION_NONE;
     a78:	0fdb      	lsrs	r3, r3, #31
     a7a:	e7f6      	b.n	a6a <i2c_slave_get_direction_wait+0xe>
     a7c:	000008d5 	.word	0x000008d5

00000a80 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
     a80:	b510      	push	{r4, lr}
     a82:	b082      	sub	sp, #8
     a84:	0004      	movs	r4, r0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
     a86:	4b0e      	ldr	r3, [pc, #56]	; (ac0 <sercom_set_gclk_generator+0x40>)
     a88:	781b      	ldrb	r3, [r3, #0]
     a8a:	2b00      	cmp	r3, #0
     a8c:	d007      	beq.n	a9e <sercom_set_gclk_generator+0x1e>
     a8e:	2900      	cmp	r1, #0
     a90:	d105      	bne.n	a9e <sercom_set_gclk_generator+0x1e>
		/* Save config */
		_sercom_config.generator_source = generator_source;
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
     a92:	4b0b      	ldr	r3, [pc, #44]	; (ac0 <sercom_set_gclk_generator+0x40>)
     a94:	785b      	ldrb	r3, [r3, #1]
     a96:	4283      	cmp	r3, r0
     a98:	d010      	beq.n	abc <sercom_set_gclk_generator+0x3c>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
     a9a:	201d      	movs	r0, #29
     a9c:	e00c      	b.n	ab8 <sercom_set_gclk_generator+0x38>
		gclk_chan_conf.source_generator = generator_source;
     a9e:	a901      	add	r1, sp, #4
     aa0:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
     aa2:	2013      	movs	r0, #19
     aa4:	4b07      	ldr	r3, [pc, #28]	; (ac4 <sercom_set_gclk_generator+0x44>)
     aa6:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
     aa8:	2013      	movs	r0, #19
     aaa:	4b07      	ldr	r3, [pc, #28]	; (ac8 <sercom_set_gclk_generator+0x48>)
     aac:	4798      	blx	r3
		_sercom_config.generator_source = generator_source;
     aae:	4b04      	ldr	r3, [pc, #16]	; (ac0 <sercom_set_gclk_generator+0x40>)
     ab0:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
     ab2:	2201      	movs	r2, #1
     ab4:	701a      	strb	r2, [r3, #0]
		return STATUS_OK;
     ab6:	2000      	movs	r0, #0
}
     ab8:	b002      	add	sp, #8
     aba:	bd10      	pop	{r4, pc}
		return STATUS_OK;
     abc:	2000      	movs	r0, #0
     abe:	e7fb      	b.n	ab8 <sercom_set_gclk_generator+0x38>
     ac0:	200000a4 	.word	0x200000a4
     ac4:	00001229 	.word	0x00001229
     ac8:	0000119d 	.word	0x0000119d

00000acc <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
     acc:	4b40      	ldr	r3, [pc, #256]	; (bd0 <_sercom_get_default_pad+0x104>)
     ace:	4298      	cmp	r0, r3
     ad0:	d031      	beq.n	b36 <_sercom_get_default_pad+0x6a>
     ad2:	d90a      	bls.n	aea <_sercom_get_default_pad+0x1e>
     ad4:	4b3f      	ldr	r3, [pc, #252]	; (bd4 <_sercom_get_default_pad+0x108>)
     ad6:	4298      	cmp	r0, r3
     ad8:	d04d      	beq.n	b76 <_sercom_get_default_pad+0xaa>
     ada:	4b3f      	ldr	r3, [pc, #252]	; (bd8 <_sercom_get_default_pad+0x10c>)
     adc:	4298      	cmp	r0, r3
     ade:	d05a      	beq.n	b96 <_sercom_get_default_pad+0xca>
     ae0:	4b3e      	ldr	r3, [pc, #248]	; (bdc <_sercom_get_default_pad+0x110>)
     ae2:	4298      	cmp	r0, r3
     ae4:	d037      	beq.n	b56 <_sercom_get_default_pad+0x8a>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
	}

	Assert(false);
	return 0;
     ae6:	2000      	movs	r0, #0
}
     ae8:	4770      	bx	lr
	switch ((uintptr_t)sercom_module) {
     aea:	4b3d      	ldr	r3, [pc, #244]	; (be0 <_sercom_get_default_pad+0x114>)
     aec:	4298      	cmp	r0, r3
     aee:	d00c      	beq.n	b0a <_sercom_get_default_pad+0x3e>
     af0:	4b3c      	ldr	r3, [pc, #240]	; (be4 <_sercom_get_default_pad+0x118>)
     af2:	4298      	cmp	r0, r3
     af4:	d1f7      	bne.n	ae6 <_sercom_get_default_pad+0x1a>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     af6:	2901      	cmp	r1, #1
     af8:	d017      	beq.n	b2a <_sercom_get_default_pad+0x5e>
     afa:	2900      	cmp	r1, #0
     afc:	d05d      	beq.n	bba <_sercom_get_default_pad+0xee>
     afe:	2902      	cmp	r1, #2
     b00:	d015      	beq.n	b2e <_sercom_get_default_pad+0x62>
     b02:	2903      	cmp	r1, #3
     b04:	d015      	beq.n	b32 <_sercom_get_default_pad+0x66>
	return 0;
     b06:	2000      	movs	r0, #0
     b08:	e7ee      	b.n	ae8 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     b0a:	2901      	cmp	r1, #1
     b0c:	d007      	beq.n	b1e <_sercom_get_default_pad+0x52>
     b0e:	2900      	cmp	r1, #0
     b10:	d051      	beq.n	bb6 <_sercom_get_default_pad+0xea>
     b12:	2902      	cmp	r1, #2
     b14:	d005      	beq.n	b22 <_sercom_get_default_pad+0x56>
     b16:	2903      	cmp	r1, #3
     b18:	d005      	beq.n	b26 <_sercom_get_default_pad+0x5a>
	return 0;
     b1a:	2000      	movs	r0, #0
     b1c:	e7e4      	b.n	ae8 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     b1e:	4832      	ldr	r0, [pc, #200]	; (be8 <_sercom_get_default_pad+0x11c>)
     b20:	e7e2      	b.n	ae8 <_sercom_get_default_pad+0x1c>
     b22:	4832      	ldr	r0, [pc, #200]	; (bec <_sercom_get_default_pad+0x120>)
     b24:	e7e0      	b.n	ae8 <_sercom_get_default_pad+0x1c>
     b26:	4832      	ldr	r0, [pc, #200]	; (bf0 <_sercom_get_default_pad+0x124>)
     b28:	e7de      	b.n	ae8 <_sercom_get_default_pad+0x1c>
     b2a:	4832      	ldr	r0, [pc, #200]	; (bf4 <_sercom_get_default_pad+0x128>)
     b2c:	e7dc      	b.n	ae8 <_sercom_get_default_pad+0x1c>
     b2e:	4832      	ldr	r0, [pc, #200]	; (bf8 <_sercom_get_default_pad+0x12c>)
     b30:	e7da      	b.n	ae8 <_sercom_get_default_pad+0x1c>
     b32:	4832      	ldr	r0, [pc, #200]	; (bfc <_sercom_get_default_pad+0x130>)
     b34:	e7d8      	b.n	ae8 <_sercom_get_default_pad+0x1c>
     b36:	2901      	cmp	r1, #1
     b38:	d007      	beq.n	b4a <_sercom_get_default_pad+0x7e>
     b3a:	2900      	cmp	r1, #0
     b3c:	d03f      	beq.n	bbe <_sercom_get_default_pad+0xf2>
     b3e:	2902      	cmp	r1, #2
     b40:	d005      	beq.n	b4e <_sercom_get_default_pad+0x82>
     b42:	2903      	cmp	r1, #3
     b44:	d005      	beq.n	b52 <_sercom_get_default_pad+0x86>
	return 0;
     b46:	2000      	movs	r0, #0
     b48:	e7ce      	b.n	ae8 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     b4a:	482d      	ldr	r0, [pc, #180]	; (c00 <_sercom_get_default_pad+0x134>)
     b4c:	e7cc      	b.n	ae8 <_sercom_get_default_pad+0x1c>
     b4e:	482d      	ldr	r0, [pc, #180]	; (c04 <_sercom_get_default_pad+0x138>)
     b50:	e7ca      	b.n	ae8 <_sercom_get_default_pad+0x1c>
     b52:	482d      	ldr	r0, [pc, #180]	; (c08 <_sercom_get_default_pad+0x13c>)
     b54:	e7c8      	b.n	ae8 <_sercom_get_default_pad+0x1c>
     b56:	2901      	cmp	r1, #1
     b58:	d007      	beq.n	b6a <_sercom_get_default_pad+0x9e>
     b5a:	2900      	cmp	r1, #0
     b5c:	d031      	beq.n	bc2 <_sercom_get_default_pad+0xf6>
     b5e:	2902      	cmp	r1, #2
     b60:	d005      	beq.n	b6e <_sercom_get_default_pad+0xa2>
     b62:	2903      	cmp	r1, #3
     b64:	d005      	beq.n	b72 <_sercom_get_default_pad+0xa6>
	return 0;
     b66:	2000      	movs	r0, #0
     b68:	e7be      	b.n	ae8 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     b6a:	4828      	ldr	r0, [pc, #160]	; (c0c <_sercom_get_default_pad+0x140>)
     b6c:	e7bc      	b.n	ae8 <_sercom_get_default_pad+0x1c>
     b6e:	4828      	ldr	r0, [pc, #160]	; (c10 <_sercom_get_default_pad+0x144>)
     b70:	e7ba      	b.n	ae8 <_sercom_get_default_pad+0x1c>
     b72:	4828      	ldr	r0, [pc, #160]	; (c14 <_sercom_get_default_pad+0x148>)
     b74:	e7b8      	b.n	ae8 <_sercom_get_default_pad+0x1c>
     b76:	2901      	cmp	r1, #1
     b78:	d007      	beq.n	b8a <_sercom_get_default_pad+0xbe>
     b7a:	2900      	cmp	r1, #0
     b7c:	d023      	beq.n	bc6 <_sercom_get_default_pad+0xfa>
     b7e:	2902      	cmp	r1, #2
     b80:	d005      	beq.n	b8e <_sercom_get_default_pad+0xc2>
     b82:	2903      	cmp	r1, #3
     b84:	d005      	beq.n	b92 <_sercom_get_default_pad+0xc6>
	return 0;
     b86:	2000      	movs	r0, #0
     b88:	e7ae      	b.n	ae8 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     b8a:	4823      	ldr	r0, [pc, #140]	; (c18 <_sercom_get_default_pad+0x14c>)
     b8c:	e7ac      	b.n	ae8 <_sercom_get_default_pad+0x1c>
     b8e:	4823      	ldr	r0, [pc, #140]	; (c1c <_sercom_get_default_pad+0x150>)
     b90:	e7aa      	b.n	ae8 <_sercom_get_default_pad+0x1c>
     b92:	4823      	ldr	r0, [pc, #140]	; (c20 <_sercom_get_default_pad+0x154>)
     b94:	e7a8      	b.n	ae8 <_sercom_get_default_pad+0x1c>
     b96:	2901      	cmp	r1, #1
     b98:	d007      	beq.n	baa <_sercom_get_default_pad+0xde>
     b9a:	2900      	cmp	r1, #0
     b9c:	d015      	beq.n	bca <_sercom_get_default_pad+0xfe>
     b9e:	2902      	cmp	r1, #2
     ba0:	d005      	beq.n	bae <_sercom_get_default_pad+0xe2>
     ba2:	2903      	cmp	r1, #3
     ba4:	d005      	beq.n	bb2 <_sercom_get_default_pad+0xe6>
	return 0;
     ba6:	2000      	movs	r0, #0
     ba8:	e79e      	b.n	ae8 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     baa:	481e      	ldr	r0, [pc, #120]	; (c24 <_sercom_get_default_pad+0x158>)
     bac:	e79c      	b.n	ae8 <_sercom_get_default_pad+0x1c>
     bae:	481e      	ldr	r0, [pc, #120]	; (c28 <_sercom_get_default_pad+0x15c>)
     bb0:	e79a      	b.n	ae8 <_sercom_get_default_pad+0x1c>
     bb2:	481e      	ldr	r0, [pc, #120]	; (c2c <_sercom_get_default_pad+0x160>)
     bb4:	e798      	b.n	ae8 <_sercom_get_default_pad+0x1c>
     bb6:	481e      	ldr	r0, [pc, #120]	; (c30 <_sercom_get_default_pad+0x164>)
     bb8:	e796      	b.n	ae8 <_sercom_get_default_pad+0x1c>
     bba:	2003      	movs	r0, #3
     bbc:	e794      	b.n	ae8 <_sercom_get_default_pad+0x1c>
     bbe:	481d      	ldr	r0, [pc, #116]	; (c34 <_sercom_get_default_pad+0x168>)
     bc0:	e792      	b.n	ae8 <_sercom_get_default_pad+0x1c>
     bc2:	481d      	ldr	r0, [pc, #116]	; (c38 <_sercom_get_default_pad+0x16c>)
     bc4:	e790      	b.n	ae8 <_sercom_get_default_pad+0x1c>
     bc6:	481d      	ldr	r0, [pc, #116]	; (c3c <_sercom_get_default_pad+0x170>)
     bc8:	e78e      	b.n	ae8 <_sercom_get_default_pad+0x1c>
     bca:	481d      	ldr	r0, [pc, #116]	; (c40 <_sercom_get_default_pad+0x174>)
     bcc:	e78c      	b.n	ae8 <_sercom_get_default_pad+0x1c>
     bce:	46c0      	nop			; (mov r8, r8)
     bd0:	42001000 	.word	0x42001000
     bd4:	42001800 	.word	0x42001800
     bd8:	42001c00 	.word	0x42001c00
     bdc:	42001400 	.word	0x42001400
     be0:	42000800 	.word	0x42000800
     be4:	42000c00 	.word	0x42000c00
     be8:	00050003 	.word	0x00050003
     bec:	00060003 	.word	0x00060003
     bf0:	00070003 	.word	0x00070003
     bf4:	00010003 	.word	0x00010003
     bf8:	001e0003 	.word	0x001e0003
     bfc:	001f0003 	.word	0x001f0003
     c00:	000d0002 	.word	0x000d0002
     c04:	000e0002 	.word	0x000e0002
     c08:	000f0002 	.word	0x000f0002
     c0c:	00110003 	.word	0x00110003
     c10:	00120003 	.word	0x00120003
     c14:	00130003 	.word	0x00130003
     c18:	003f0005 	.word	0x003f0005
     c1c:	003e0005 	.word	0x003e0005
     c20:	00520005 	.word	0x00520005
     c24:	00170003 	.word	0x00170003
     c28:	00180003 	.word	0x00180003
     c2c:	00190003 	.word	0x00190003
     c30:	00040003 	.word	0x00040003
     c34:	000c0002 	.word	0x000c0002
     c38:	00100003 	.word	0x00100003
     c3c:	00530005 	.word	0x00530005
     c40:	00160003 	.word	0x00160003

00000c44 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
     c44:	b530      	push	{r4, r5, lr}
     c46:	b087      	sub	sp, #28
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
     c48:	4b0b      	ldr	r3, [pc, #44]	; (c78 <_sercom_get_sercom_inst_index+0x34>)
     c4a:	466a      	mov	r2, sp
     c4c:	cb32      	ldmia	r3!, {r1, r4, r5}
     c4e:	c232      	stmia	r2!, {r1, r4, r5}
     c50:	cb32      	ldmia	r3!, {r1, r4, r5}
     c52:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
     c54:	9b00      	ldr	r3, [sp, #0]
     c56:	4283      	cmp	r3, r0
     c58:	d00b      	beq.n	c72 <_sercom_get_sercom_inst_index+0x2e>
     c5a:	2301      	movs	r3, #1
     c5c:	009a      	lsls	r2, r3, #2
     c5e:	4669      	mov	r1, sp
     c60:	5852      	ldr	r2, [r2, r1]
     c62:	4282      	cmp	r2, r0
     c64:	d006      	beq.n	c74 <_sercom_get_sercom_inst_index+0x30>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     c66:	3301      	adds	r3, #1
     c68:	2b06      	cmp	r3, #6
     c6a:	d1f7      	bne.n	c5c <_sercom_get_sercom_inst_index+0x18>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
     c6c:	2000      	movs	r0, #0
}
     c6e:	b007      	add	sp, #28
     c70:	bd30      	pop	{r4, r5, pc}
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     c72:	2300      	movs	r3, #0
			return i;
     c74:	b2d8      	uxtb	r0, r3
     c76:	e7fa      	b.n	c6e <_sercom_get_sercom_inst_index+0x2a>
     c78:	00003458 	.word	0x00003458

00000c7c <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
     c7c:	b570      	push	{r4, r5, r6, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
     c7e:	2000      	movs	r0, #0
     c80:	4b08      	ldr	r3, [pc, #32]	; (ca4 <delay_init+0x28>)
     c82:	4798      	blx	r3
     c84:	0005      	movs	r5, r0
	cycles_per_ms /= 1000;
     c86:	4c08      	ldr	r4, [pc, #32]	; (ca8 <delay_init+0x2c>)
     c88:	21fa      	movs	r1, #250	; 0xfa
     c8a:	0089      	lsls	r1, r1, #2
     c8c:	47a0      	blx	r4
     c8e:	4b07      	ldr	r3, [pc, #28]	; (cac <delay_init+0x30>)
     c90:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
     c92:	4907      	ldr	r1, [pc, #28]	; (cb0 <delay_init+0x34>)
     c94:	0028      	movs	r0, r5
     c96:	47a0      	blx	r4
     c98:	4b06      	ldr	r3, [pc, #24]	; (cb4 <delay_init+0x38>)
     c9a:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
     c9c:	2205      	movs	r2, #5
     c9e:	4b06      	ldr	r3, [pc, #24]	; (cb8 <delay_init+0x3c>)
     ca0:	601a      	str	r2, [r3, #0]
}
     ca2:	bd70      	pop	{r4, r5, r6, pc}
     ca4:	00001111 	.word	0x00001111
     ca8:	0000163d 	.word	0x0000163d
     cac:	20000000 	.word	0x20000000
     cb0:	000f4240 	.word	0x000f4240
     cb4:	20000004 	.word	0x20000004
     cb8:	e000e010 	.word	0xe000e010

00000cbc <delay_cycles_us>:
 *
 * \param n  Number of microseconds to wait
 */
void delay_cycles_us(
		uint32_t n)
{
     cbc:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 10u */
		delay_cycles(cycles_per_us);
     cbe:	4b08      	ldr	r3, [pc, #32]	; (ce0 <delay_cycles_us+0x24>)
     cc0:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
     cc2:	4a08      	ldr	r2, [pc, #32]	; (ce4 <delay_cycles_us+0x28>)
		SysTick->VAL = 0;
     cc4:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     cc6:	2180      	movs	r1, #128	; 0x80
     cc8:	0249      	lsls	r1, r1, #9
	while (n--) {
     cca:	3801      	subs	r0, #1
     ccc:	d307      	bcc.n	cde <delay_cycles_us+0x22>
	if (n > 0) {
     cce:	2c00      	cmp	r4, #0
     cd0:	d0fb      	beq.n	cca <delay_cycles_us+0xe>
		SysTick->LOAD = n;
     cd2:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
     cd4:	6095      	str	r5, [r2, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     cd6:	6813      	ldr	r3, [r2, #0]
     cd8:	420b      	tst	r3, r1
     cda:	d0fc      	beq.n	cd6 <delay_cycles_us+0x1a>
     cdc:	e7f5      	b.n	cca <delay_cycles_us+0xe>
	}
}
     cde:	bd30      	pop	{r4, r5, pc}
     ce0:	20000004 	.word	0x20000004
     ce4:	e000e010 	.word	0xe000e010

00000ce8 <delay_cycles_ms>:
 *
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
     ce8:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
     cea:	4b08      	ldr	r3, [pc, #32]	; (d0c <delay_cycles_ms+0x24>)
     cec:	681c      	ldr	r4, [r3, #0]
		SysTick->LOAD = n;
     cee:	4a08      	ldr	r2, [pc, #32]	; (d10 <delay_cycles_ms+0x28>)
		SysTick->VAL = 0;
     cf0:	2500      	movs	r5, #0
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     cf2:	2180      	movs	r1, #128	; 0x80
     cf4:	0249      	lsls	r1, r1, #9
	while (n--) {
     cf6:	3801      	subs	r0, #1
     cf8:	d307      	bcc.n	d0a <delay_cycles_ms+0x22>
	if (n > 0) {
     cfa:	2c00      	cmp	r4, #0
     cfc:	d0fb      	beq.n	cf6 <delay_cycles_ms+0xe>
		SysTick->LOAD = n;
     cfe:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
     d00:	6095      	str	r5, [r2, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     d02:	6813      	ldr	r3, [r2, #0]
     d04:	420b      	tst	r3, r1
     d06:	d0fc      	beq.n	d02 <delay_cycles_ms+0x1a>
     d08:	e7f5      	b.n	cf6 <delay_cycles_ms+0xe>
	}
}
     d0a:	bd30      	pop	{r4, r5, pc}
     d0c:	20000000 	.word	0x20000000
     d10:	e000e010 	.word	0xe000e010

00000d14 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
     d14:	4b0c      	ldr	r3, [pc, #48]	; (d48 <cpu_irq_enter_critical+0x34>)
     d16:	681b      	ldr	r3, [r3, #0]
     d18:	2b00      	cmp	r3, #0
     d1a:	d106      	bne.n	d2a <cpu_irq_enter_critical+0x16>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
     d1c:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
     d20:	2b00      	cmp	r3, #0
     d22:	d007      	beq.n	d34 <cpu_irq_enter_critical+0x20>
			cpu_irq_disable();
			cpu_irq_prev_interrupt_state = true;
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
     d24:	2200      	movs	r2, #0
     d26:	4b09      	ldr	r3, [pc, #36]	; (d4c <cpu_irq_enter_critical+0x38>)
     d28:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
     d2a:	4a07      	ldr	r2, [pc, #28]	; (d48 <cpu_irq_enter_critical+0x34>)
     d2c:	6813      	ldr	r3, [r2, #0]
     d2e:	3301      	adds	r3, #1
     d30:	6013      	str	r3, [r2, #0]
}
     d32:	4770      	bx	lr
  __ASM volatile ("cpsid i" : : : "memory");
     d34:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
     d36:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
     d3a:	2200      	movs	r2, #0
     d3c:	4b04      	ldr	r3, [pc, #16]	; (d50 <cpu_irq_enter_critical+0x3c>)
     d3e:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
     d40:	3201      	adds	r2, #1
     d42:	4b02      	ldr	r3, [pc, #8]	; (d4c <cpu_irq_enter_critical+0x38>)
     d44:	701a      	strb	r2, [r3, #0]
     d46:	e7f0      	b.n	d2a <cpu_irq_enter_critical+0x16>
     d48:	200000a8 	.word	0x200000a8
     d4c:	200000ac 	.word	0x200000ac
     d50:	20000008 	.word	0x20000008

00000d54 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
     d54:	4b08      	ldr	r3, [pc, #32]	; (d78 <cpu_irq_leave_critical+0x24>)
     d56:	681a      	ldr	r2, [r3, #0]
     d58:	3a01      	subs	r2, #1
     d5a:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
     d5c:	681b      	ldr	r3, [r3, #0]
     d5e:	2b00      	cmp	r3, #0
     d60:	d109      	bne.n	d76 <cpu_irq_leave_critical+0x22>
     d62:	4b06      	ldr	r3, [pc, #24]	; (d7c <cpu_irq_leave_critical+0x28>)
     d64:	781b      	ldrb	r3, [r3, #0]
     d66:	2b00      	cmp	r3, #0
     d68:	d005      	beq.n	d76 <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
     d6a:	2201      	movs	r2, #1
     d6c:	4b04      	ldr	r3, [pc, #16]	; (d80 <cpu_irq_leave_critical+0x2c>)
     d6e:	701a      	strb	r2, [r3, #0]
     d70:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
     d74:	b662      	cpsie	i
	}
}
     d76:	4770      	bx	lr
     d78:	200000a8 	.word	0x200000a8
     d7c:	200000ac 	.word	0x200000ac
     d80:	20000008 	.word	0x20000008

00000d84 <system_board_init>:




void system_board_init(void)
{
     d84:	b5f0      	push	{r4, r5, r6, r7, lr}
     d86:	b083      	sub	sp, #12
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
     d88:	ac01      	add	r4, sp, #4
     d8a:	2501      	movs	r5, #1
     d8c:	7065      	strb	r5, [r4, #1]
	config->powersave  = false;
     d8e:	2700      	movs	r7, #0
     d90:	70a7      	strb	r7, [r4, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Configure LEDs as outputs, turn them off */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
     d92:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(LED_0_PIN, &pin_conf);
     d94:	0021      	movs	r1, r4
     d96:	2013      	movs	r0, #19
     d98:	4e06      	ldr	r6, [pc, #24]	; (db4 <system_board_init+0x30>)
     d9a:	47b0      	blx	r6
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     d9c:	2280      	movs	r2, #128	; 0x80
     d9e:	0312      	lsls	r2, r2, #12
     da0:	4b05      	ldr	r3, [pc, #20]	; (db8 <system_board_init+0x34>)
     da2:	619a      	str	r2, [r3, #24]
	port_pin_set_output_level(LED_0_PIN, LED_0_INACTIVE);

	/* Set buttons as inputs */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
     da4:	7027      	strb	r7, [r4, #0]
	pin_conf.input_pull = PORT_PIN_PULL_UP;
     da6:	7065      	strb	r5, [r4, #1]
	port_pin_set_config(BUTTON_0_PIN, &pin_conf);
     da8:	0021      	movs	r1, r4
     daa:	201c      	movs	r0, #28
     dac:	47b0      	blx	r6
	config_pinmux.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT;	
	system_pinmux_pin_set_config(PIN_RFCTRL1, &config_pinmux);
	system_pinmux_pin_set_config(PIN_RFCTRL2, &config_pinmux);
#endif

}
     dae:	b003      	add	sp, #12
     db0:	bdf0      	pop	{r4, r5, r6, r7, pc}
     db2:	46c0      	nop			; (mov r8, r8)
     db4:	00000dbd 	.word	0x00000dbd
     db8:	41004400 	.word	0x41004400

00000dbc <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
     dbc:	b500      	push	{lr}
     dbe:	b083      	sub	sp, #12
	config->mux_position = SYSTEM_PINMUX_GPIO;
     dc0:	ab01      	add	r3, sp, #4
     dc2:	2280      	movs	r2, #128	; 0x80
     dc4:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
     dc6:	780a      	ldrb	r2, [r1, #0]
     dc8:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
     dca:	784a      	ldrb	r2, [r1, #1]
     dcc:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
     dce:	788a      	ldrb	r2, [r1, #2]
     dd0:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
     dd2:	0019      	movs	r1, r3
     dd4:	4b01      	ldr	r3, [pc, #4]	; (ddc <port_pin_set_config+0x20>)
     dd6:	4798      	blx	r3
}
     dd8:	b003      	add	sp, #12
     dda:	bd00      	pop	{pc}
     ddc:	00001321 	.word	0x00001321

00000de0 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
     de0:	b510      	push	{r4, lr}
	switch (clock_source) {
     de2:	2808      	cmp	r0, #8
     de4:	d803      	bhi.n	dee <system_clock_source_get_hz+0xe>
     de6:	0080      	lsls	r0, r0, #2
     de8:	4b1c      	ldr	r3, [pc, #112]	; (e5c <system_clock_source_get_hz+0x7c>)
     dea:	581b      	ldr	r3, [r3, r0]
     dec:	469f      	mov	pc, r3

		return _system_clock_inst.dpll.frequency;
#endif

	default:
		return 0;
     dee:	2000      	movs	r0, #0
     df0:	e032      	b.n	e58 <system_clock_source_get_hz+0x78>
		return _system_clock_inst.xosc.frequency;
     df2:	4b1b      	ldr	r3, [pc, #108]	; (e60 <system_clock_source_get_hz+0x80>)
     df4:	6918      	ldr	r0, [r3, #16]
     df6:	e02f      	b.n	e58 <system_clock_source_get_hz+0x78>
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
     df8:	4b1a      	ldr	r3, [pc, #104]	; (e64 <system_clock_source_get_hz+0x84>)
     dfa:	6a1b      	ldr	r3, [r3, #32]
     dfc:	059b      	lsls	r3, r3, #22
     dfe:	0f9b      	lsrs	r3, r3, #30
     e00:	4819      	ldr	r0, [pc, #100]	; (e68 <system_clock_source_get_hz+0x88>)
     e02:	40d8      	lsrs	r0, r3
     e04:	e028      	b.n	e58 <system_clock_source_get_hz+0x78>
		return _system_clock_inst.xosc32k.frequency;
     e06:	4b16      	ldr	r3, [pc, #88]	; (e60 <system_clock_source_get_hz+0x80>)
     e08:	6958      	ldr	r0, [r3, #20]
     e0a:	e025      	b.n	e58 <system_clock_source_get_hz+0x78>
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
     e0c:	4b14      	ldr	r3, [pc, #80]	; (e60 <system_clock_source_get_hz+0x80>)
     e0e:	681b      	ldr	r3, [r3, #0]
			return 0;
     e10:	2000      	movs	r0, #0
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
     e12:	079b      	lsls	r3, r3, #30
     e14:	d520      	bpl.n	e58 <system_clock_source_get_hz+0x78>
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
     e16:	4913      	ldr	r1, [pc, #76]	; (e64 <system_clock_source_get_hz+0x84>)
     e18:	2210      	movs	r2, #16
     e1a:	68cb      	ldr	r3, [r1, #12]
     e1c:	421a      	tst	r2, r3
     e1e:	d0fc      	beq.n	e1a <system_clock_source_get_hz+0x3a>
		switch(_system_clock_inst.dfll.control &
     e20:	4b0f      	ldr	r3, [pc, #60]	; (e60 <system_clock_source_get_hz+0x80>)
     e22:	681a      	ldr	r2, [r3, #0]
     e24:	2324      	movs	r3, #36	; 0x24
     e26:	4013      	ands	r3, r2
     e28:	2b04      	cmp	r3, #4
     e2a:	d001      	beq.n	e30 <system_clock_source_get_hz+0x50>
			return 48000000UL;
     e2c:	480f      	ldr	r0, [pc, #60]	; (e6c <system_clock_source_get_hz+0x8c>)
     e2e:	e013      	b.n	e58 <system_clock_source_get_hz+0x78>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
     e30:	2000      	movs	r0, #0
     e32:	4b0f      	ldr	r3, [pc, #60]	; (e70 <system_clock_source_get_hz+0x90>)
     e34:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
     e36:	4b0a      	ldr	r3, [pc, #40]	; (e60 <system_clock_source_get_hz+0x80>)
     e38:	689b      	ldr	r3, [r3, #8]
     e3a:	041b      	lsls	r3, r3, #16
     e3c:	0c1b      	lsrs	r3, r3, #16
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
     e3e:	4358      	muls	r0, r3
     e40:	e00a      	b.n	e58 <system_clock_source_get_hz+0x78>
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
     e42:	2350      	movs	r3, #80	; 0x50
     e44:	4a07      	ldr	r2, [pc, #28]	; (e64 <system_clock_source_get_hz+0x84>)
     e46:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
     e48:	2000      	movs	r0, #0
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
     e4a:	075b      	lsls	r3, r3, #29
     e4c:	d504      	bpl.n	e58 <system_clock_source_get_hz+0x78>
		return _system_clock_inst.dpll.frequency;
     e4e:	4b04      	ldr	r3, [pc, #16]	; (e60 <system_clock_source_get_hz+0x80>)
     e50:	68d8      	ldr	r0, [r3, #12]
     e52:	e001      	b.n	e58 <system_clock_source_get_hz+0x78>
		return 32768UL;
     e54:	2080      	movs	r0, #128	; 0x80
     e56:	0200      	lsls	r0, r0, #8
	}
}
     e58:	bd10      	pop	{r4, pc}
     e5a:	46c0      	nop			; (mov r8, r8)
     e5c:	00003470 	.word	0x00003470
     e60:	200000b0 	.word	0x200000b0
     e64:	40000800 	.word	0x40000800
     e68:	007a1200 	.word	0x007a1200
     e6c:	02dc6c00 	.word	0x02dc6c00
     e70:	00001245 	.word	0x00001245

00000e74 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
     e74:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
     e76:	490c      	ldr	r1, [pc, #48]	; (ea8 <system_clock_source_osc8m_set_config+0x34>)
     e78:	6a0b      	ldr	r3, [r1, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
     e7a:	7804      	ldrb	r4, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
     e7c:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
     e7e:	7840      	ldrb	r0, [r0, #1]
     e80:	2201      	movs	r2, #1
     e82:	4010      	ands	r0, r2
     e84:	0180      	lsls	r0, r0, #6
     e86:	2640      	movs	r6, #64	; 0x40
     e88:	43b3      	bics	r3, r6
     e8a:	4303      	orrs	r3, r0
     e8c:	402a      	ands	r2, r5
     e8e:	01d2      	lsls	r2, r2, #7
     e90:	2080      	movs	r0, #128	; 0x80
     e92:	4383      	bics	r3, r0
     e94:	4313      	orrs	r3, r2
     e96:	2203      	movs	r2, #3
     e98:	4022      	ands	r2, r4
     e9a:	0212      	lsls	r2, r2, #8
     e9c:	4803      	ldr	r0, [pc, #12]	; (eac <system_clock_source_osc8m_set_config+0x38>)
     e9e:	4003      	ands	r3, r0
     ea0:	4313      	orrs	r3, r2
     ea2:	620b      	str	r3, [r1, #32]
}
     ea4:	bd70      	pop	{r4, r5, r6, pc}
     ea6:	46c0      	nop			; (mov r8, r8)
     ea8:	40000800 	.word	0x40000800
     eac:	fffffcff 	.word	0xfffffcff

00000eb0 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
     eb0:	2808      	cmp	r0, #8
     eb2:	d803      	bhi.n	ebc <system_clock_source_enable+0xc>
     eb4:	0080      	lsls	r0, r0, #2
     eb6:	4b25      	ldr	r3, [pc, #148]	; (f4c <system_clock_source_enable+0x9c>)
     eb8:	581b      	ldr	r3, [r3, r0]
     eba:	469f      	mov	pc, r3
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     ebc:	2017      	movs	r0, #23
     ebe:	e044      	b.n	f4a <system_clock_source_enable+0x9a>
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
     ec0:	4a23      	ldr	r2, [pc, #140]	; (f50 <system_clock_source_enable+0xa0>)
     ec2:	6a13      	ldr	r3, [r2, #32]
     ec4:	2102      	movs	r1, #2
     ec6:	430b      	orrs	r3, r1
     ec8:	6213      	str	r3, [r2, #32]
		return STATUS_OK;
     eca:	2000      	movs	r0, #0
     ecc:	e03d      	b.n	f4a <system_clock_source_enable+0x9a>
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
     ece:	4a20      	ldr	r2, [pc, #128]	; (f50 <system_clock_source_enable+0xa0>)
     ed0:	6993      	ldr	r3, [r2, #24]
     ed2:	2102      	movs	r1, #2
     ed4:	430b      	orrs	r3, r1
     ed6:	6193      	str	r3, [r2, #24]
	}

	return STATUS_OK;
     ed8:	2000      	movs	r0, #0
		break;
     eda:	e036      	b.n	f4a <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
     edc:	4a1c      	ldr	r2, [pc, #112]	; (f50 <system_clock_source_enable+0xa0>)
     ede:	8a13      	ldrh	r3, [r2, #16]
     ee0:	2102      	movs	r1, #2
     ee2:	430b      	orrs	r3, r1
     ee4:	8213      	strh	r3, [r2, #16]
	return STATUS_OK;
     ee6:	2000      	movs	r0, #0
		break;
     ee8:	e02f      	b.n	f4a <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
     eea:	4a19      	ldr	r2, [pc, #100]	; (f50 <system_clock_source_enable+0xa0>)
     eec:	8a93      	ldrh	r3, [r2, #20]
     eee:	2102      	movs	r1, #2
     ef0:	430b      	orrs	r3, r1
     ef2:	8293      	strh	r3, [r2, #20]
	return STATUS_OK;
     ef4:	2000      	movs	r0, #0
		break;
     ef6:	e028      	b.n	f4a <system_clock_source_enable+0x9a>
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
     ef8:	4916      	ldr	r1, [pc, #88]	; (f54 <system_clock_source_enable+0xa4>)
     efa:	680b      	ldr	r3, [r1, #0]
     efc:	2202      	movs	r2, #2
     efe:	4313      	orrs	r3, r2
     f00:	600b      	str	r3, [r1, #0]
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
     f02:	4b13      	ldr	r3, [pc, #76]	; (f50 <system_clock_source_enable+0xa0>)
     f04:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
     f06:	0019      	movs	r1, r3
     f08:	320e      	adds	r2, #14
     f0a:	68cb      	ldr	r3, [r1, #12]
     f0c:	421a      	tst	r2, r3
     f0e:	d0fc      	beq.n	f0a <system_clock_source_enable+0x5a>
	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
     f10:	4a10      	ldr	r2, [pc, #64]	; (f54 <system_clock_source_enable+0xa4>)
     f12:	6891      	ldr	r1, [r2, #8]
     f14:	4b0e      	ldr	r3, [pc, #56]	; (f50 <system_clock_source_enable+0xa0>)
     f16:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
     f18:	6852      	ldr	r2, [r2, #4]
     f1a:	629a      	str	r2, [r3, #40]	; 0x28
	SYSCTRL->DFLLCTRL.reg = 0;
     f1c:	2200      	movs	r2, #0
     f1e:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
     f20:	0019      	movs	r1, r3
     f22:	3210      	adds	r2, #16
     f24:	68cb      	ldr	r3, [r1, #12]
     f26:	421a      	tst	r2, r3
     f28:	d0fc      	beq.n	f24 <system_clock_source_enable+0x74>
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
     f2a:	4b0a      	ldr	r3, [pc, #40]	; (f54 <system_clock_source_enable+0xa4>)
     f2c:	681b      	ldr	r3, [r3, #0]
     f2e:	b29b      	uxth	r3, r3
     f30:	4a07      	ldr	r2, [pc, #28]	; (f50 <system_clock_source_enable+0xa0>)
     f32:	8493      	strh	r3, [r2, #36]	; 0x24
	return STATUS_OK;
     f34:	2000      	movs	r0, #0
     f36:	e008      	b.n	f4a <system_clock_source_enable+0x9a>
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
     f38:	4905      	ldr	r1, [pc, #20]	; (f50 <system_clock_source_enable+0xa0>)
     f3a:	2244      	movs	r2, #68	; 0x44
     f3c:	5c8b      	ldrb	r3, [r1, r2]
     f3e:	2002      	movs	r0, #2
     f40:	4303      	orrs	r3, r0
     f42:	548b      	strb	r3, [r1, r2]
	return STATUS_OK;
     f44:	2000      	movs	r0, #0
		break;
     f46:	e000      	b.n	f4a <system_clock_source_enable+0x9a>
		return STATUS_OK;
     f48:	2000      	movs	r0, #0
}
     f4a:	4770      	bx	lr
     f4c:	00003494 	.word	0x00003494
     f50:	40000800 	.word	0x40000800
     f54:	200000b0 	.word	0x200000b0

00000f58 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
     f58:	b530      	push	{r4, r5, lr}
     f5a:	b085      	sub	sp, #20
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
     f5c:	22c2      	movs	r2, #194	; 0xc2
     f5e:	00d2      	lsls	r2, r2, #3
     f60:	4b1a      	ldr	r3, [pc, #104]	; (fcc <system_clock_init+0x74>)
     f62:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
     f64:	4a1a      	ldr	r2, [pc, #104]	; (fd0 <system_clock_init+0x78>)
     f66:	6853      	ldr	r3, [r2, #4]
     f68:	211e      	movs	r1, #30
     f6a:	438b      	bics	r3, r1
     f6c:	6053      	str	r3, [r2, #4]
	gclk_conf.source_generator = GCLK_GENERATOR_1;
     f6e:	2301      	movs	r3, #1
     f70:	466a      	mov	r2, sp
     f72:	7013      	strb	r3, [r2, #0]
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
     f74:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
     f76:	4d17      	ldr	r5, [pc, #92]	; (fd4 <system_clock_init+0x7c>)
     f78:	b2e0      	uxtb	r0, r4
     f7a:	4669      	mov	r1, sp
     f7c:	47a8      	blx	r5
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
     f7e:	3401      	adds	r4, #1
     f80:	2c25      	cmp	r4, #37	; 0x25
     f82:	d1f9      	bne.n	f78 <system_clock_init+0x20>
	config->run_in_standby  = false;
     f84:	a803      	add	r0, sp, #12
     f86:	2400      	movs	r4, #0
     f88:	7044      	strb	r4, [r0, #1]
	config->on_demand       = true;
     f8a:	2501      	movs	r5, #1
     f8c:	7085      	strb	r5, [r0, #2]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
     f8e:	7004      	strb	r4, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
     f90:	4b11      	ldr	r3, [pc, #68]	; (fd8 <system_clock_init+0x80>)
     f92:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
     f94:	2006      	movs	r0, #6
     f96:	4b11      	ldr	r3, [pc, #68]	; (fdc <system_clock_init+0x84>)
     f98:	4798      	blx	r3


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
     f9a:	4b11      	ldr	r3, [pc, #68]	; (fe0 <system_clock_init+0x88>)
     f9c:	4798      	blx	r3
	PM->CPUSEL.reg = (uint32_t)divider;
     f9e:	4b11      	ldr	r3, [pc, #68]	; (fe4 <system_clock_init+0x8c>)
     fa0:	721c      	strb	r4, [r3, #8]
			PM->APBASEL.reg = (uint32_t)divider;
     fa2:	725c      	strb	r4, [r3, #9]
			PM->APBBSEL.reg = (uint32_t)divider;
     fa4:	729c      	strb	r4, [r3, #10]
			PM->APBCSEL.reg = (uint32_t)divider;
     fa6:	72dc      	strb	r4, [r3, #11]
	config->division_factor    = 1;
     fa8:	9501      	str	r5, [sp, #4]
	config->high_when_disabled = false;
     faa:	466b      	mov	r3, sp
     fac:	705c      	strb	r4, [r3, #1]
	config->source_clock       = GCLK_SOURCE_OSC8M;
     fae:	2306      	movs	r3, #6
     fb0:	466a      	mov	r2, sp
     fb2:	7013      	strb	r3, [r2, #0]
	config->run_in_standby     = false;
     fb4:	7214      	strb	r4, [r2, #8]
	config->output_enable      = false;
     fb6:	7254      	strb	r4, [r2, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
     fb8:	4669      	mov	r1, sp
     fba:	2000      	movs	r0, #0
     fbc:	4b0a      	ldr	r3, [pc, #40]	; (fe8 <system_clock_init+0x90>)
     fbe:	4798      	blx	r3
     fc0:	2000      	movs	r0, #0
     fc2:	4b0a      	ldr	r3, [pc, #40]	; (fec <system_clock_init+0x94>)
     fc4:	4798      	blx	r3
#endif
}
     fc6:	b005      	add	sp, #20
     fc8:	bd30      	pop	{r4, r5, pc}
     fca:	46c0      	nop			; (mov r8, r8)
     fcc:	40000800 	.word	0x40000800
     fd0:	41004000 	.word	0x41004000
     fd4:	00001229 	.word	0x00001229
     fd8:	00000e75 	.word	0x00000e75
     fdc:	00000eb1 	.word	0x00000eb1
     fe0:	00000ff1 	.word	0x00000ff1
     fe4:	40000400 	.word	0x40000400
     fe8:	00001015 	.word	0x00001015
     fec:	000010cd 	.word	0x000010cd

00000ff0 <system_gclk_init>:
			PM->APBAMASK.reg |= mask;
     ff0:	4a06      	ldr	r2, [pc, #24]	; (100c <system_gclk_init+0x1c>)
     ff2:	6993      	ldr	r3, [r2, #24]
     ff4:	2108      	movs	r1, #8
     ff6:	430b      	orrs	r3, r1
     ff8:	6193      	str	r3, [r2, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
     ffa:	2201      	movs	r2, #1
     ffc:	4b04      	ldr	r3, [pc, #16]	; (1010 <system_gclk_init+0x20>)
     ffe:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    1000:	0019      	movs	r1, r3
    1002:	780b      	ldrb	r3, [r1, #0]
    1004:	4213      	tst	r3, r2
    1006:	d1fc      	bne.n	1002 <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    1008:	4770      	bx	lr
    100a:	46c0      	nop			; (mov r8, r8)
    100c:	40000400 	.word	0x40000400
    1010:	40000c00 	.word	0x40000c00

00001014 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    1014:	b570      	push	{r4, r5, r6, lr}
    1016:	0006      	movs	r6, r0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    1018:	0004      	movs	r4, r0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    101a:	780d      	ldrb	r5, [r1, #0]
    101c:	022d      	lsls	r5, r5, #8
    101e:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    1020:	784b      	ldrb	r3, [r1, #1]
    1022:	2b00      	cmp	r3, #0
    1024:	d002      	beq.n	102c <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    1026:	2380      	movs	r3, #128	; 0x80
    1028:	02db      	lsls	r3, r3, #11
    102a:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    102c:	7a4b      	ldrb	r3, [r1, #9]
    102e:	2b00      	cmp	r3, #0
    1030:	d002      	beq.n	1038 <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    1032:	2380      	movs	r3, #128	; 0x80
    1034:	031b      	lsls	r3, r3, #12
    1036:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    1038:	6848      	ldr	r0, [r1, #4]
    103a:	2801      	cmp	r0, #1
    103c:	d910      	bls.n	1060 <system_gclk_gen_set_config+0x4c>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    103e:	1e43      	subs	r3, r0, #1
    1040:	4218      	tst	r0, r3
    1042:	d134      	bne.n	10ae <system_gclk_gen_set_config+0x9a>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    1044:	2802      	cmp	r0, #2
    1046:	d930      	bls.n	10aa <system_gclk_gen_set_config+0x96>
    1048:	2302      	movs	r3, #2
    104a:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    104c:	3201      	adds	r2, #1
						mask <<= 1) {
    104e:	005b      	lsls	r3, r3, #1
			for (mask = (1UL << 1); mask < config->division_factor;
    1050:	4298      	cmp	r0, r3
    1052:	d8fb      	bhi.n	104c <system_gclk_gen_set_config+0x38>
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    1054:	0212      	lsls	r2, r2, #8
    1056:	4332      	orrs	r2, r6
    1058:	0014      	movs	r4, r2
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    105a:	2380      	movs	r3, #128	; 0x80
    105c:	035b      	lsls	r3, r3, #13
    105e:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    1060:	7a0b      	ldrb	r3, [r1, #8]
    1062:	2b00      	cmp	r3, #0
    1064:	d002      	beq.n	106c <system_gclk_gen_set_config+0x58>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    1066:	2380      	movs	r3, #128	; 0x80
    1068:	039b      	lsls	r3, r3, #14
    106a:	431d      	orrs	r5, r3
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    106c:	4a13      	ldr	r2, [pc, #76]	; (10bc <system_gclk_gen_set_config+0xa8>)
    106e:	7853      	ldrb	r3, [r2, #1]
	}

	while (system_gclk_is_syncing()) {
    1070:	b25b      	sxtb	r3, r3
    1072:	2b00      	cmp	r3, #0
    1074:	dbfb      	blt.n	106e <system_gclk_gen_set_config+0x5a>
	cpu_irq_enter_critical();
    1076:	4b12      	ldr	r3, [pc, #72]	; (10c0 <system_gclk_gen_set_config+0xac>)
    1078:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    107a:	4b12      	ldr	r3, [pc, #72]	; (10c4 <system_gclk_gen_set_config+0xb0>)
    107c:	701e      	strb	r6, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    107e:	4a0f      	ldr	r2, [pc, #60]	; (10bc <system_gclk_gen_set_config+0xa8>)
    1080:	7853      	ldrb	r3, [r2, #1]

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    1082:	b25b      	sxtb	r3, r3
    1084:	2b00      	cmp	r3, #0
    1086:	dbfb      	blt.n	1080 <system_gclk_gen_set_config+0x6c>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    1088:	4b0c      	ldr	r3, [pc, #48]	; (10bc <system_gclk_gen_set_config+0xa8>)
    108a:	609c      	str	r4, [r3, #8]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    108c:	001a      	movs	r2, r3
    108e:	7853      	ldrb	r3, [r2, #1]

	while (system_gclk_is_syncing()) {
    1090:	b25b      	sxtb	r3, r3
    1092:	2b00      	cmp	r3, #0
    1094:	dbfb      	blt.n	108e <system_gclk_gen_set_config+0x7a>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    1096:	4a09      	ldr	r2, [pc, #36]	; (10bc <system_gclk_gen_set_config+0xa8>)
    1098:	6853      	ldr	r3, [r2, #4]
    109a:	2180      	movs	r1, #128	; 0x80
    109c:	0249      	lsls	r1, r1, #9
    109e:	400b      	ands	r3, r1
    10a0:	431d      	orrs	r5, r3
    10a2:	6055      	str	r5, [r2, #4]
	cpu_irq_leave_critical();
    10a4:	4b08      	ldr	r3, [pc, #32]	; (10c8 <system_gclk_gen_set_config+0xb4>)
    10a6:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    10a8:	bd70      	pop	{r4, r5, r6, pc}
			for (mask = (1UL << 1); mask < config->division_factor;
    10aa:	2200      	movs	r2, #0
    10ac:	e7d2      	b.n	1054 <system_gclk_gen_set_config+0x40>
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    10ae:	0204      	lsls	r4, r0, #8
			new_gendiv_config  |=
    10b0:	4334      	orrs	r4, r6
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    10b2:	2380      	movs	r3, #128	; 0x80
    10b4:	029b      	lsls	r3, r3, #10
    10b6:	431d      	orrs	r5, r3
    10b8:	e7d2      	b.n	1060 <system_gclk_gen_set_config+0x4c>
    10ba:	46c0      	nop			; (mov r8, r8)
    10bc:	40000c00 	.word	0x40000c00
    10c0:	00000d15 	.word	0x00000d15
    10c4:	40000c08 	.word	0x40000c08
    10c8:	00000d55 	.word	0x00000d55

000010cc <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    10cc:	b510      	push	{r4, lr}
    10ce:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    10d0:	4a0b      	ldr	r2, [pc, #44]	; (1100 <system_gclk_gen_enable+0x34>)
    10d2:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    10d4:	b25b      	sxtb	r3, r3
    10d6:	2b00      	cmp	r3, #0
    10d8:	dbfb      	blt.n	10d2 <system_gclk_gen_enable+0x6>
	cpu_irq_enter_critical();
    10da:	4b0a      	ldr	r3, [pc, #40]	; (1104 <system_gclk_gen_enable+0x38>)
    10dc:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    10de:	4b0a      	ldr	r3, [pc, #40]	; (1108 <system_gclk_gen_enable+0x3c>)
    10e0:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    10e2:	4a07      	ldr	r2, [pc, #28]	; (1100 <system_gclk_gen_enable+0x34>)
    10e4:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    10e6:	b25b      	sxtb	r3, r3
    10e8:	2b00      	cmp	r3, #0
    10ea:	dbfb      	blt.n	10e4 <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    10ec:	4a04      	ldr	r2, [pc, #16]	; (1100 <system_gclk_gen_enable+0x34>)
    10ee:	6851      	ldr	r1, [r2, #4]
    10f0:	2380      	movs	r3, #128	; 0x80
    10f2:	025b      	lsls	r3, r3, #9
    10f4:	430b      	orrs	r3, r1
    10f6:	6053      	str	r3, [r2, #4]
	cpu_irq_leave_critical();
    10f8:	4b04      	ldr	r3, [pc, #16]	; (110c <system_gclk_gen_enable+0x40>)
    10fa:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    10fc:	bd10      	pop	{r4, pc}
    10fe:	46c0      	nop			; (mov r8, r8)
    1100:	40000c00 	.word	0x40000c00
    1104:	00000d15 	.word	0x00000d15
    1108:	40000c04 	.word	0x40000c04
    110c:	00000d55 	.word	0x00000d55

00001110 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    1110:	b570      	push	{r4, r5, r6, lr}
    1112:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1114:	4a1a      	ldr	r2, [pc, #104]	; (1180 <system_gclk_gen_get_hz+0x70>)
    1116:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    1118:	b25b      	sxtb	r3, r3
    111a:	2b00      	cmp	r3, #0
    111c:	dbfb      	blt.n	1116 <system_gclk_gen_get_hz+0x6>
	cpu_irq_enter_critical();
    111e:	4b19      	ldr	r3, [pc, #100]	; (1184 <system_gclk_gen_get_hz+0x74>)
    1120:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    1122:	4b19      	ldr	r3, [pc, #100]	; (1188 <system_gclk_gen_get_hz+0x78>)
    1124:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1126:	4a16      	ldr	r2, [pc, #88]	; (1180 <system_gclk_gen_get_hz+0x70>)
    1128:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    112a:	b25b      	sxtb	r3, r3
    112c:	2b00      	cmp	r3, #0
    112e:	dbfb      	blt.n	1128 <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    1130:	4e13      	ldr	r6, [pc, #76]	; (1180 <system_gclk_gen_get_hz+0x70>)
    1132:	6870      	ldr	r0, [r6, #4]
    1134:	04c0      	lsls	r0, r0, #19
    1136:	0ec0      	lsrs	r0, r0, #27
	uint32_t gen_input_hz = system_clock_source_get_hz(
    1138:	4b14      	ldr	r3, [pc, #80]	; (118c <system_gclk_gen_get_hz+0x7c>)
    113a:	4798      	blx	r3
    113c:	0005      	movs	r5, r0

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    113e:	4b12      	ldr	r3, [pc, #72]	; (1188 <system_gclk_gen_get_hz+0x78>)
    1140:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    1142:	6876      	ldr	r6, [r6, #4]
    1144:	02f6      	lsls	r6, r6, #11
    1146:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    1148:	4b11      	ldr	r3, [pc, #68]	; (1190 <system_gclk_gen_get_hz+0x80>)
    114a:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    114c:	4a0c      	ldr	r2, [pc, #48]	; (1180 <system_gclk_gen_get_hz+0x70>)
    114e:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    1150:	b25b      	sxtb	r3, r3
    1152:	2b00      	cmp	r3, #0
    1154:	dbfb      	blt.n	114e <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    1156:	4b0a      	ldr	r3, [pc, #40]	; (1180 <system_gclk_gen_get_hz+0x70>)
    1158:	689c      	ldr	r4, [r3, #8]
    115a:	0224      	lsls	r4, r4, #8
    115c:	0c24      	lsrs	r4, r4, #16
	cpu_irq_leave_critical();
    115e:	4b0d      	ldr	r3, [pc, #52]	; (1194 <system_gclk_gen_get_hz+0x84>)
    1160:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    1162:	2e00      	cmp	r6, #0
    1164:	d107      	bne.n	1176 <system_gclk_gen_get_hz+0x66>
    1166:	2c01      	cmp	r4, #1
    1168:	d907      	bls.n	117a <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    116a:	0021      	movs	r1, r4
    116c:	0028      	movs	r0, r5
    116e:	4b0a      	ldr	r3, [pc, #40]	; (1198 <system_gclk_gen_get_hz+0x88>)
    1170:	4798      	blx	r3
    1172:	0005      	movs	r5, r0
    1174:	e001      	b.n	117a <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    1176:	3401      	adds	r4, #1
    1178:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    117a:	0028      	movs	r0, r5
    117c:	bd70      	pop	{r4, r5, r6, pc}
    117e:	46c0      	nop			; (mov r8, r8)
    1180:	40000c00 	.word	0x40000c00
    1184:	00000d15 	.word	0x00000d15
    1188:	40000c04 	.word	0x40000c04
    118c:	00000de1 	.word	0x00000de1
    1190:	40000c08 	.word	0x40000c08
    1194:	00000d55 	.word	0x00000d55
    1198:	0000163d 	.word	0x0000163d

0000119c <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    119c:	b510      	push	{r4, lr}
    119e:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    11a0:	4b06      	ldr	r3, [pc, #24]	; (11bc <system_gclk_chan_enable+0x20>)
    11a2:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    11a4:	4b06      	ldr	r3, [pc, #24]	; (11c0 <system_gclk_chan_enable+0x24>)
    11a6:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    11a8:	4a06      	ldr	r2, [pc, #24]	; (11c4 <system_gclk_chan_enable+0x28>)
    11aa:	8853      	ldrh	r3, [r2, #2]
    11ac:	2180      	movs	r1, #128	; 0x80
    11ae:	01c9      	lsls	r1, r1, #7
    11b0:	430b      	orrs	r3, r1
    11b2:	8053      	strh	r3, [r2, #2]
	cpu_irq_leave_critical();
    11b4:	4b04      	ldr	r3, [pc, #16]	; (11c8 <system_gclk_chan_enable+0x2c>)
    11b6:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    11b8:	bd10      	pop	{r4, pc}
    11ba:	46c0      	nop			; (mov r8, r8)
    11bc:	00000d15 	.word	0x00000d15
    11c0:	40000c02 	.word	0x40000c02
    11c4:	40000c00 	.word	0x40000c00
    11c8:	00000d55 	.word	0x00000d55

000011cc <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    11cc:	b510      	push	{r4, lr}
    11ce:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    11d0:	4b0f      	ldr	r3, [pc, #60]	; (1210 <system_gclk_chan_disable+0x44>)
    11d2:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    11d4:	4b0f      	ldr	r3, [pc, #60]	; (1214 <system_gclk_chan_disable+0x48>)
    11d6:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    11d8:	4a0f      	ldr	r2, [pc, #60]	; (1218 <system_gclk_chan_disable+0x4c>)
    11da:	8853      	ldrh	r3, [r2, #2]
    11dc:	051b      	lsls	r3, r3, #20
    11de:	0f18      	lsrs	r0, r3, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    11e0:	8853      	ldrh	r3, [r2, #2]
    11e2:	490e      	ldr	r1, [pc, #56]	; (121c <system_gclk_chan_disable+0x50>)
    11e4:	400b      	ands	r3, r1
    11e6:	8053      	strh	r3, [r2, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    11e8:	8853      	ldrh	r3, [r2, #2]
    11ea:	490d      	ldr	r1, [pc, #52]	; (1220 <system_gclk_chan_disable+0x54>)
    11ec:	400b      	ands	r3, r1
    11ee:	8053      	strh	r3, [r2, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    11f0:	0011      	movs	r1, r2
    11f2:	2280      	movs	r2, #128	; 0x80
    11f4:	01d2      	lsls	r2, r2, #7
    11f6:	884b      	ldrh	r3, [r1, #2]
    11f8:	4213      	tst	r3, r2
    11fa:	d1fc      	bne.n	11f6 <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    11fc:	4906      	ldr	r1, [pc, #24]	; (1218 <system_gclk_chan_disable+0x4c>)
    11fe:	884a      	ldrh	r2, [r1, #2]
    1200:	0203      	lsls	r3, r0, #8
    1202:	4806      	ldr	r0, [pc, #24]	; (121c <system_gclk_chan_disable+0x50>)
    1204:	4002      	ands	r2, r0
    1206:	4313      	orrs	r3, r2
    1208:	804b      	strh	r3, [r1, #2]
	cpu_irq_leave_critical();
    120a:	4b06      	ldr	r3, [pc, #24]	; (1224 <system_gclk_chan_disable+0x58>)
    120c:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    120e:	bd10      	pop	{r4, pc}
    1210:	00000d15 	.word	0x00000d15
    1214:	40000c02 	.word	0x40000c02
    1218:	40000c00 	.word	0x40000c00
    121c:	fffff0ff 	.word	0xfffff0ff
    1220:	ffffbfff 	.word	0xffffbfff
    1224:	00000d55 	.word	0x00000d55

00001228 <system_gclk_chan_set_config>:
{
    1228:	b510      	push	{r4, lr}
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    122a:	780c      	ldrb	r4, [r1, #0]
    122c:	0224      	lsls	r4, r4, #8
    122e:	4304      	orrs	r4, r0
	system_gclk_chan_disable(channel);
    1230:	4b02      	ldr	r3, [pc, #8]	; (123c <system_gclk_chan_set_config+0x14>)
    1232:	4798      	blx	r3
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    1234:	b2a4      	uxth	r4, r4
    1236:	4b02      	ldr	r3, [pc, #8]	; (1240 <system_gclk_chan_set_config+0x18>)
    1238:	805c      	strh	r4, [r3, #2]
}
    123a:	bd10      	pop	{r4, pc}
    123c:	000011cd 	.word	0x000011cd
    1240:	40000c00 	.word	0x40000c00

00001244 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    1244:	b510      	push	{r4, lr}
    1246:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    1248:	4b06      	ldr	r3, [pc, #24]	; (1264 <system_gclk_chan_get_hz+0x20>)
    124a:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    124c:	4b06      	ldr	r3, [pc, #24]	; (1268 <system_gclk_chan_get_hz+0x24>)
    124e:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    1250:	4b06      	ldr	r3, [pc, #24]	; (126c <system_gclk_chan_get_hz+0x28>)
    1252:	885c      	ldrh	r4, [r3, #2]
    1254:	0524      	lsls	r4, r4, #20
    1256:	0f24      	lsrs	r4, r4, #28
	cpu_irq_leave_critical();
    1258:	4b05      	ldr	r3, [pc, #20]	; (1270 <system_gclk_chan_get_hz+0x2c>)
    125a:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    125c:	0020      	movs	r0, r4
    125e:	4b05      	ldr	r3, [pc, #20]	; (1274 <system_gclk_chan_get_hz+0x30>)
    1260:	4798      	blx	r3
}
    1262:	bd10      	pop	{r4, pc}
    1264:	00000d15 	.word	0x00000d15
    1268:	40000c02 	.word	0x40000c02
    126c:	40000c00 	.word	0x40000c00
    1270:	00000d55 	.word	0x00000d55
    1274:	00001111 	.word	0x00001111

00001278 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    1278:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    127a:	78d3      	ldrb	r3, [r2, #3]
    127c:	2b00      	cmp	r3, #0
    127e:	d135      	bne.n	12ec <_system_pinmux_config+0x74>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    1280:	7813      	ldrb	r3, [r2, #0]
    1282:	2b80      	cmp	r3, #128	; 0x80
    1284:	d029      	beq.n	12da <_system_pinmux_config+0x62>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    1286:	061b      	lsls	r3, r3, #24
    1288:	2480      	movs	r4, #128	; 0x80
    128a:	0264      	lsls	r4, r4, #9
    128c:	4323      	orrs	r3, r4
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    128e:	7854      	ldrb	r4, [r2, #1]
    1290:	2502      	movs	r5, #2
    1292:	43ac      	bics	r4, r5
    1294:	d106      	bne.n	12a4 <_system_pinmux_config+0x2c>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    1296:	7894      	ldrb	r4, [r2, #2]
    1298:	2c00      	cmp	r4, #0
    129a:	d120      	bne.n	12de <_system_pinmux_config+0x66>
			pin_cfg |= PORT_WRCONFIG_INEN;
    129c:	2480      	movs	r4, #128	; 0x80
    129e:	02a4      	lsls	r4, r4, #10
    12a0:	4323      	orrs	r3, r4
				pin_cfg |= PORT_WRCONFIG_PULLEN;
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    12a2:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    12a4:	7854      	ldrb	r4, [r2, #1]
    12a6:	3c01      	subs	r4, #1
    12a8:	2c01      	cmp	r4, #1
    12aa:	d91c      	bls.n	12e6 <_system_pinmux_config+0x6e>
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    12ac:	040d      	lsls	r5, r1, #16
    12ae:	0c2d      	lsrs	r5, r5, #16

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    12b0:	24a0      	movs	r4, #160	; 0xa0
    12b2:	05e4      	lsls	r4, r4, #23
    12b4:	432c      	orrs	r4, r5
    12b6:	431c      	orrs	r4, r3
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    12b8:	6284      	str	r4, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    12ba:	0c0d      	lsrs	r5, r1, #16

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    12bc:	24d0      	movs	r4, #208	; 0xd0
    12be:	0624      	lsls	r4, r4, #24
    12c0:	432c      	orrs	r4, r5
    12c2:	431c      	orrs	r4, r3
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    12c4:	6284      	str	r4, [r0, #40]	; 0x28
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    12c6:	78d4      	ldrb	r4, [r2, #3]
    12c8:	2c00      	cmp	r4, #0
    12ca:	d122      	bne.n	1312 <_system_pinmux_config+0x9a>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    12cc:	035b      	lsls	r3, r3, #13
    12ce:	d51c      	bpl.n	130a <_system_pinmux_config+0x92>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    12d0:	7893      	ldrb	r3, [r2, #2]
    12d2:	2b01      	cmp	r3, #1
    12d4:	d01e      	beq.n	1314 <_system_pinmux_config+0x9c>
				port->OUTSET.reg = pin_mask;
			} else {
				port->OUTCLR.reg = pin_mask;
    12d6:	6141      	str	r1, [r0, #20]
    12d8:	e017      	b.n	130a <_system_pinmux_config+0x92>
	uint32_t pin_cfg = 0;
    12da:	2300      	movs	r3, #0
    12dc:	e7d7      	b.n	128e <_system_pinmux_config+0x16>
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    12de:	24c0      	movs	r4, #192	; 0xc0
    12e0:	02e4      	lsls	r4, r4, #11
    12e2:	4323      	orrs	r3, r4
    12e4:	e7dd      	b.n	12a2 <_system_pinmux_config+0x2a>
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    12e6:	4c0d      	ldr	r4, [pc, #52]	; (131c <_system_pinmux_config+0xa4>)
    12e8:	4023      	ands	r3, r4
    12ea:	e7df      	b.n	12ac <_system_pinmux_config+0x34>
		port->DIRCLR.reg = pin_mask;
    12ec:	6041      	str	r1, [r0, #4]
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    12ee:	040c      	lsls	r4, r1, #16
    12f0:	0c24      	lsrs	r4, r4, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    12f2:	23a0      	movs	r3, #160	; 0xa0
    12f4:	05db      	lsls	r3, r3, #23
    12f6:	4323      	orrs	r3, r4
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    12f8:	6283      	str	r3, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    12fa:	0c0c      	lsrs	r4, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    12fc:	23d0      	movs	r3, #208	; 0xd0
    12fe:	061b      	lsls	r3, r3, #24
    1300:	4323      	orrs	r3, r4
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1302:	6283      	str	r3, [r0, #40]	; 0x28
	if(!config->powersave) {
    1304:	78d3      	ldrb	r3, [r2, #3]
    1306:	2b00      	cmp	r3, #0
    1308:	d103      	bne.n	1312 <_system_pinmux_config+0x9a>
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    130a:	7853      	ldrb	r3, [r2, #1]
    130c:	3b01      	subs	r3, #1
    130e:	2b01      	cmp	r3, #1
    1310:	d902      	bls.n	1318 <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
		}
	}
}
    1312:	bd30      	pop	{r4, r5, pc}
				port->OUTSET.reg = pin_mask;
    1314:	6181      	str	r1, [r0, #24]
    1316:	e7f8      	b.n	130a <_system_pinmux_config+0x92>
			port->DIRSET.reg = pin_mask;
    1318:	6081      	str	r1, [r0, #8]
}
    131a:	e7fa      	b.n	1312 <_system_pinmux_config+0x9a>
    131c:	fffbffff 	.word	0xfffbffff

00001320 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    1320:	b510      	push	{r4, lr}
    1322:	000a      	movs	r2, r1
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1324:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    1326:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    1328:	2900      	cmp	r1, #0
    132a:	d104      	bne.n	1336 <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    132c:	0943      	lsrs	r3, r0, #5
    132e:	01db      	lsls	r3, r3, #7
    1330:	4905      	ldr	r1, [pc, #20]	; (1348 <system_pinmux_pin_set_config+0x28>)
    1332:	468c      	mov	ip, r1
    1334:	4463      	add	r3, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    1336:	241f      	movs	r4, #31
    1338:	4020      	ands	r0, r4
    133a:	2101      	movs	r1, #1
    133c:	4081      	lsls	r1, r0

	_system_pinmux_config(port, pin_mask, config);
    133e:	0018      	movs	r0, r3
    1340:	4b02      	ldr	r3, [pc, #8]	; (134c <system_pinmux_pin_set_config+0x2c>)
    1342:	4798      	blx	r3
}
    1344:	bd10      	pop	{r4, pc}
    1346:	46c0      	nop			; (mov r8, r8)
    1348:	41004400 	.word	0x41004400
    134c:	00001279 	.word	0x00001279

00001350 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    1350:	4770      	bx	lr
	...

00001354 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    1354:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    1356:	4b05      	ldr	r3, [pc, #20]	; (136c <system_init+0x18>)
    1358:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    135a:	4b05      	ldr	r3, [pc, #20]	; (1370 <system_init+0x1c>)
    135c:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    135e:	4b05      	ldr	r3, [pc, #20]	; (1374 <system_init+0x20>)
    1360:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    1362:	4b05      	ldr	r3, [pc, #20]	; (1378 <system_init+0x24>)
    1364:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    1366:	4b05      	ldr	r3, [pc, #20]	; (137c <system_init+0x28>)
    1368:	4798      	blx	r3
}
    136a:	bd10      	pop	{r4, pc}
    136c:	00000f59 	.word	0x00000f59
    1370:	00000d85 	.word	0x00000d85
    1374:	00001351 	.word	0x00001351
    1378:	00000385 	.word	0x00000385
    137c:	00001351 	.word	0x00001351

00001380 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
    1380:	0003      	movs	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    1382:	4a06      	ldr	r2, [pc, #24]	; (139c <_sbrk+0x1c>)
    1384:	6812      	ldr	r2, [r2, #0]
    1386:	2a00      	cmp	r2, #0
    1388:	d004      	beq.n	1394 <_sbrk+0x14>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
    138a:	4a04      	ldr	r2, [pc, #16]	; (139c <_sbrk+0x1c>)
    138c:	6810      	ldr	r0, [r2, #0]

	heap += incr;
    138e:	18c3      	adds	r3, r0, r3
    1390:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
}
    1392:	4770      	bx	lr
		heap = (unsigned char *)&_end;
    1394:	4902      	ldr	r1, [pc, #8]	; (13a0 <_sbrk+0x20>)
    1396:	4a01      	ldr	r2, [pc, #4]	; (139c <_sbrk+0x1c>)
    1398:	6011      	str	r1, [r2, #0]
    139a:	e7f6      	b.n	138a <_sbrk+0xa>
    139c:	200000c8 	.word	0x200000c8
    13a0:	20002150 	.word	0x20002150

000013a4 <configure_i2c_master>:
#include "I2C.h"

void configure_i2c_master(void)
{
    13a4:	b510      	push	{r4, lr}
    13a6:	b08e      	sub	sp, #56	; 0x38
static inline void i2c_master_get_config_defaults(
		struct i2c_master_config *const config)
{
	/*Sanity check argument */
	Assert(config);
	config->baud_rate        = I2C_MASTER_BAUD_RATE_100KHZ;
    13a8:	aa01      	add	r2, sp, #4
    13aa:	2364      	movs	r3, #100	; 0x64
    13ac:	9301      	str	r3, [sp, #4]
#ifdef FEATURE_I2C_FAST_MODE_PLUS_AND_HIGH_SPEED
	config->baud_rate_high_speed = I2C_MASTER_BAUD_RATE_3400KHZ;
    13ae:	4b1c      	ldr	r3, [pc, #112]	; (1420 <configure_i2c_master+0x7c>)
    13b0:	6053      	str	r3, [r2, #4]
	config->transfer_speed       = I2C_MASTER_SPEED_STANDARD_AND_FAST;
    13b2:	2300      	movs	r3, #0
    13b4:	6093      	str	r3, [r2, #8]
#endif
	config->generator_source = GCLK_GENERATOR_0;
    13b6:	7313      	strb	r3, [r2, #12]
	config->run_in_standby   = false;
    13b8:	7613      	strb	r3, [r2, #24]
	config->start_hold_time  = I2C_MASTER_START_HOLD_TIME_300NS_600NS;
    13ba:	2180      	movs	r1, #128	; 0x80
    13bc:	0389      	lsls	r1, r1, #14
    13be:	6111      	str	r1, [r2, #16]
	config->buffer_timeout   = 65535;
    13c0:	2101      	movs	r1, #1
    13c2:	4249      	negs	r1, r1
    13c4:	82d1      	strh	r1, [r2, #22]
	config->unknown_bus_state_timeout = 65535;
    13c6:	8291      	strh	r1, [r2, #20]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->scl_low_timeout  = false;
    13c8:	3125      	adds	r1, #37	; 0x25
    13ca:	5453      	strb	r3, [r2, r1]
	config->inactive_timeout = I2C_MASTER_INACTIVE_TIMEOUT_DISABLED;
    13cc:	6293      	str	r3, [r2, #40]	; 0x28
#ifdef FEATURE_I2C_SCL_STRETCH_MODE
	config->scl_stretch_only_after_ack_bit = false;
    13ce:	3108      	adds	r1, #8
    13d0:	5453      	strb	r3, [r2, r1]
#endif
#ifdef FEATURE_I2C_SCL_EXTEND_TIMEOUT
	config->slave_scl_low_extend_timeout   = false;
    13d2:	3101      	adds	r1, #1
    13d4:	5453      	strb	r3, [r2, r1]
	config->master_scl_low_extend_timeout  = false;
    13d6:	3101      	adds	r1, #1
    13d8:	5453      	strb	r3, [r2, r1]
#endif
	/* The typical value is 215ns */
	config->sda_scl_rise_time_ns = 215;
    13da:	33d7      	adds	r3, #215	; 0xd7
    13dc:	8613      	strh	r3, [r2, #48]	; 0x30
	struct i2c_master_config config_i2c_master;
	
	i2c_master_get_config_defaults(&config_i2c_master);
	
	config_i2c_master.pinmux_pad0 = PINMUX_PA16C_SERCOM1_PAD0;
    13de:	4b11      	ldr	r3, [pc, #68]	; (1424 <configure_i2c_master+0x80>)
    13e0:	61d3      	str	r3, [r2, #28]
	config_i2c_master.pinmux_pad1 = PINMUX_PA17C_SERCOM1_PAD1;
    13e2:	4b11      	ldr	r3, [pc, #68]	; (1428 <configure_i2c_master+0x84>)
    13e4:	6213      	str	r3, [r2, #32]
	
	i2c_master_init(&i2c_master_instance, EXT1_I2C_MODULE, &config_i2c_master);
    13e6:	4c11      	ldr	r4, [pc, #68]	; (142c <configure_i2c_master+0x88>)
    13e8:	4911      	ldr	r1, [pc, #68]	; (1430 <configure_i2c_master+0x8c>)
    13ea:	0020      	movs	r0, r4
    13ec:	4b11      	ldr	r3, [pc, #68]	; (1434 <configure_i2c_master+0x90>)
    13ee:	4798      	blx	r3
{
	/* Sanity check of arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    13f0:	6822      	ldr	r2, [r4, #0]
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
    13f2:	2107      	movs	r1, #7
    13f4:	69d3      	ldr	r3, [r2, #28]
	while (i2c_master_is_syncing(module)) {
    13f6:	4219      	tst	r1, r3
    13f8:	d1fc      	bne.n	13f4 <configure_i2c_master+0x50>

	/* Wait for module to sync */
	_i2c_master_wait_for_sync(module);

	/* Enable module */
	i2c_module->CTRLA.reg |= SERCOM_I2CM_CTRLA_ENABLE;
    13fa:	6813      	ldr	r3, [r2, #0]
    13fc:	2102      	movs	r1, #2
    13fe:	430b      	orrs	r3, r1
    1400:	6013      	str	r3, [r2, #0]
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
#endif
	/* Start timeout if bus state is unknown */
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
		timeout_counter++;
		if(timeout_counter >= (module->unknown_bus_state_timeout)) {
    1402:	4b0a      	ldr	r3, [pc, #40]	; (142c <configure_i2c_master+0x88>)
    1404:	88dc      	ldrh	r4, [r3, #6]
	uint32_t timeout_counter = 0;
    1406:	2300      	movs	r3, #0
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
    1408:	2010      	movs	r0, #16
    140a:	8b51      	ldrh	r1, [r2, #26]
    140c:	4201      	tst	r1, r0
    140e:	d104      	bne.n	141a <configure_i2c_master+0x76>
		timeout_counter++;
    1410:	3301      	adds	r3, #1
		if(timeout_counter >= (module->unknown_bus_state_timeout)) {
    1412:	42a3      	cmp	r3, r4
    1414:	d3f9      	bcc.n	140a <configure_i2c_master+0x66>
			/* Timeout, force bus state to idle */
			i2c_module->STATUS.reg = SERCOM_I2CM_STATUS_BUSSTATE(1);
    1416:	2310      	movs	r3, #16
    1418:	8353      	strh	r3, [r2, #26]
	i2c_master_enable(&i2c_master_instance);
	
}
    141a:	b00e      	add	sp, #56	; 0x38
    141c:	bd10      	pop	{r4, pc}
    141e:	46c0      	nop			; (mov r8, r8)
    1420:	00000d48 	.word	0x00000d48
    1424:	00100002 	.word	0x00100002
    1428:	00110002 	.word	0x00110002
    142c:	20000118 	.word	0x20000118
    1430:	42000c00 	.word	0x42000c00
    1434:	00000489 	.word	0x00000489

00001438 <configure_i2c_slave>:

void configure_i2c_slave(void)
{
    1438:	b510      	push	{r4, lr}
    143a:	b08a      	sub	sp, #40	; 0x28
	config->enable_scl_low_timeout = false;
    143c:	2200      	movs	r2, #0
    143e:	466b      	mov	r3, sp
    1440:	701a      	strb	r2, [r3, #0]
	config->sda_hold_time = I2C_SLAVE_SDA_HOLD_TIME_300NS_600NS;
    1442:	2380      	movs	r3, #128	; 0x80
    1444:	039b      	lsls	r3, r3, #14
    1446:	9301      	str	r3, [sp, #4]
	config->address_mode = I2C_SLAVE_ADDRESS_MODE_MASK;
    1448:	2300      	movs	r3, #0
    144a:	4669      	mov	r1, sp
    144c:	814a      	strh	r2, [r1, #10]
	config->address_mask = 0;
    144e:	81ca      	strh	r2, [r1, #14]
	config->ten_bit_address = false;
    1450:	740b      	strb	r3, [r1, #16]
	config->enable_general_call_address = false;
    1452:	744b      	strb	r3, [r1, #17]
	config->transfer_speed = I2C_SLAVE_SPEED_STANDARD_AND_FAST;
    1454:	9205      	str	r2, [sp, #20]
	config->generator_source = GCLK_GENERATOR_0;
    1456:	760b      	strb	r3, [r1, #24]
	config->run_in_standby = false;
    1458:	764b      	strb	r3, [r1, #25]
	config->scl_low_timeout  = false;
    145a:	2224      	movs	r2, #36	; 0x24
    145c:	548b      	strb	r3, [r1, r2]
	config->scl_stretch_only_after_ack_bit = false;
    145e:	3201      	adds	r2, #1
    1460:	548b      	strb	r3, [r1, r2]
	config->slave_scl_low_extend_timeout   = false;
    1462:	3201      	adds	r2, #1
    1464:	548b      	strb	r3, [r1, r2]
	struct i2c_slave_config config_i2c_slave;
	
	i2c_slave_get_config_defaults(&config_i2c_slave);
	
	config_i2c_slave.address = SLAVE_1_ADDRESS;
    1466:	2301      	movs	r3, #1
    1468:	466a      	mov	r2, sp
    146a:	818b      	strh	r3, [r1, #12]
	config_i2c_slave.address_mode = I2C_SLAVE_ADDRESS_MODE_MASK;
	
	config_i2c_slave.pinmux_pad0 = PINMUX_PA16C_SERCOM1_PAD0;
    146c:	4b0b      	ldr	r3, [pc, #44]	; (149c <configure_i2c_slave+0x64>)
    146e:	9307      	str	r3, [sp, #28]
	config_i2c_slave.pinmux_pad1 = PINMUX_PA17C_SERCOM1_PAD1;
    1470:	4b0b      	ldr	r3, [pc, #44]	; (14a0 <configure_i2c_slave+0x68>)
    1472:	9308      	str	r3, [sp, #32]
	
	config_i2c_slave.buffer_timeout = 1000;
    1474:	23fa      	movs	r3, #250	; 0xfa
    1476:	009b      	lsls	r3, r3, #2
    1478:	810b      	strh	r3, [r1, #8]
	
	i2c_slave_init(&i2c_slave_instance, EXT1_I2C_MODULE, &config_i2c_slave);
    147a:	4c0a      	ldr	r4, [pc, #40]	; (14a4 <configure_i2c_slave+0x6c>)
    147c:	490a      	ldr	r1, [pc, #40]	; (14a8 <configure_i2c_slave+0x70>)
    147e:	0020      	movs	r0, r4
    1480:	4b0a      	ldr	r3, [pc, #40]	; (14ac <configure_i2c_slave+0x74>)
    1482:	4798      	blx	r3
	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
    1484:	6822      	ldr	r2, [r4, #0]
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CS_SYNCBUSY_MASK);
    1486:	2103      	movs	r1, #3
    1488:	69d3      	ldr	r3, [r2, #28]
	while (i2c_slave_is_syncing(module)) {
    148a:	4219      	tst	r1, r3
    148c:	d1fc      	bne.n	1488 <configure_i2c_slave+0x50>
	i2c_hw->CTRLA.reg |= SERCOM_I2CS_CTRLA_ENABLE;
    148e:	6813      	ldr	r3, [r2, #0]
    1490:	2102      	movs	r1, #2
    1492:	430b      	orrs	r3, r1
    1494:	6013      	str	r3, [r2, #0]
	i2c_slave_enable(&i2c_slave_instance);
}
    1496:	b00a      	add	sp, #40	; 0x28
    1498:	bd10      	pop	{r4, pc}
    149a:	46c0      	nop			; (mov r8, r8)
    149c:	00100002 	.word	0x00100002
    14a0:	00110002 	.word	0x00110002
    14a4:	2000013c 	.word	0x2000013c
    14a8:	42000c00 	.word	0x42000c00
    14ac:	0000090d 	.word	0x0000090d

000014b0 <irq_handler>:
  __ASM volatile ("dsb 0xF":::"memory");
    14b0:	f3bf 8f4f 	dsb	sy
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
    14b4:	4a03      	ldr	r2, [pc, #12]	; (14c4 <irq_handler+0x14>)
    14b6:	4b04      	ldr	r3, [pc, #16]	; (14c8 <irq_handler+0x18>)
    14b8:	60da      	str	r2, [r3, #12]
    14ba:	f3bf 8f4f 	dsb	sy
                 SCB_AIRCR_SYSRESETREQ_Msk);
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
    14be:	46c0      	nop			; (mov r8, r8)
    14c0:	e7fd      	b.n	14be <irq_handler+0xe>
    14c2:	46c0      	nop			; (mov r8, r8)
    14c4:	05fa0004 	.word	0x05fa0004
    14c8:	e000ed00 	.word	0xe000ed00

000014cc <init_irq_interrupt>:
	
	system_reset();
}

void init_irq_interrupt(void)
{
    14cc:	b510      	push	{r4, lr}
    14ce:	b084      	sub	sp, #16
	struct extint_chan_conf config_extint_chan;
	extint_chan_get_config_defaults(&config_extint_chan);
    14d0:	ac01      	add	r4, sp, #4
    14d2:	0020      	movs	r0, r4
    14d4:	4b0c      	ldr	r3, [pc, #48]	; (1508 <init_irq_interrupt+0x3c>)
    14d6:	4798      	blx	r3
	config_extint_chan.gpio_pin = IRQ_PIN;									//numero de broche associ  l'interruption
    14d8:	2307      	movs	r3, #7
    14da:	9301      	str	r3, [sp, #4]
	config_extint_chan.gpio_pin_mux = MUX_PA07A_EIC_EXTINT7;				//configuration de la broche en canal d'entre
    14dc:	2300      	movs	r3, #0
    14de:	6063      	str	r3, [r4, #4]
	config_extint_chan.gpio_pin_pull = EXTINT_PULL_DOWN;					//rsistance de tirage
    14e0:	3302      	adds	r3, #2
    14e2:	7223      	strb	r3, [r4, #8]
	config_extint_chan.detection_criteria = EXTINT_DETECT_RISING;			//citre de dtction de l'interruption
    14e4:	3b01      	subs	r3, #1
    14e6:	72e3      	strb	r3, [r4, #11]
	config_extint_chan.filter_input_signal = true;
    14e8:	72a3      	strb	r3, [r4, #10]
	extint_chan_set_config(CANAL, &config_extint_chan);							//configuration du canal d'entre grce  la structure
    14ea:	0021      	movs	r1, r4
    14ec:	2007      	movs	r0, #7
    14ee:	4b07      	ldr	r3, [pc, #28]	; (150c <init_irq_interrupt+0x40>)
    14f0:	4798      	blx	r3
	extint_register_callback(irq_handler,CANAL, EXTINT_CALLBACK_TYPE_DETECT);	//permet de dfinir la fonction callback appele  chaque interruption
    14f2:	2200      	movs	r2, #0
    14f4:	2107      	movs	r1, #7
    14f6:	4806      	ldr	r0, [pc, #24]	; (1510 <init_irq_interrupt+0x44>)
    14f8:	4b06      	ldr	r3, [pc, #24]	; (1514 <init_irq_interrupt+0x48>)
    14fa:	4798      	blx	r3
	extint_chan_enable_callback(CANAL, EXTINT_CALLBACK_TYPE_DETECT);			//activer la dtction d'interruptions
    14fc:	2100      	movs	r1, #0
    14fe:	2007      	movs	r0, #7
    1500:	4b05      	ldr	r3, [pc, #20]	; (1518 <init_irq_interrupt+0x4c>)
    1502:	4798      	blx	r3
	//EXTINT_CALLBACK_TYPE_DETECT -> structure qui permet de configurer la condition d'interruption
}
    1504:	b004      	add	sp, #16
    1506:	bd10      	pop	{r4, pc}
    1508:	000003f1 	.word	0x000003f1
    150c:	00000405 	.word	0x00000405
    1510:	000014b1 	.word	0x000014b1
    1514:	000002cd 	.word	0x000002cd
    1518:	000002f9 	.word	0x000002f9

0000151c <init_irq_pin>:

void init_irq_pin(void)
{
    151c:	b500      	push	{lr}
    151e:	b083      	sub	sp, #12
	config->input_pull = PORT_PIN_PULL_UP;
    1520:	a901      	add	r1, sp, #4
    1522:	2301      	movs	r3, #1
    1524:	704b      	strb	r3, [r1, #1]
	config->powersave  = false;
    1526:	2200      	movs	r2, #0
    1528:	708a      	strb	r2, [r1, #2]
	struct port_config config_port;
	port_get_config_defaults(&config_port);
	config_port.direction = PORT_PIN_DIR_OUTPUT;
    152a:	700b      	strb	r3, [r1, #0]
	port_pin_set_config(ITR_PIN_MASTER, &config_port);
    152c:	2007      	movs	r0, #7
    152e:	4b03      	ldr	r3, [pc, #12]	; (153c <init_irq_pin+0x20>)
    1530:	4798      	blx	r3
	} else {
		port_base->OUTCLR.reg = pin_mask;
    1532:	2280      	movs	r2, #128	; 0x80
    1534:	4b02      	ldr	r3, [pc, #8]	; (1540 <init_irq_pin+0x24>)
    1536:	615a      	str	r2, [r3, #20]
	port_pin_set_output_level(ITR_PIN_MASTER, false);
}
    1538:	b003      	add	sp, #12
    153a:	bd00      	pop	{pc}
    153c:	00000dbd 	.word	0x00000dbd
    1540:	41004400 	.word	0x41004400

00001544 <send_interrupt>:

 void send_interrupt(void)
{
    1544:	b570      	push	{r4, r5, r6, lr}
		port_base->OUTSET.reg = pin_mask;
    1546:	4c04      	ldr	r4, [pc, #16]	; (1558 <send_interrupt+0x14>)
    1548:	2580      	movs	r5, #128	; 0x80
    154a:	61a5      	str	r5, [r4, #24]
	port_pin_set_output_level(ITR_PIN_MASTER, true);
	delay_us(50);
    154c:	2032      	movs	r0, #50	; 0x32
    154e:	4b03      	ldr	r3, [pc, #12]	; (155c <send_interrupt+0x18>)
    1550:	4798      	blx	r3
		port_base->OUTCLR.reg = pin_mask;
    1552:	6165      	str	r5, [r4, #20]
	port_pin_set_output_level(ITR_PIN_MASTER, false);
    1554:	bd70      	pop	{r4, r5, r6, pc}
    1556:	46c0      	nop			; (mov r8, r8)
    1558:	41004400 	.word	0x41004400
    155c:	00000cbd 	.word	0x00000cbd

00001560 <config_led>:
#include "LED.h"

void config_led(void)
{
    1560:	b500      	push	{lr}
    1562:	b083      	sub	sp, #12
	config->input_pull = PORT_PIN_PULL_UP;
    1564:	a901      	add	r1, sp, #4
    1566:	2301      	movs	r3, #1
    1568:	704b      	strb	r3, [r1, #1]
	config->powersave  = false;
    156a:	2200      	movs	r2, #0
    156c:	708a      	strb	r2, [r1, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);
	
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
    156e:	700b      	strb	r3, [r1, #0]
	port_pin_set_config(LED_0_PIN, &pin_conf);
    1570:	2013      	movs	r0, #19
    1572:	4b04      	ldr	r3, [pc, #16]	; (1584 <config_led+0x24>)
    1574:	4798      	blx	r3
		port_base->OUTSET.reg = pin_mask;
    1576:	2280      	movs	r2, #128	; 0x80
    1578:	0312      	lsls	r2, r2, #12
    157a:	4b03      	ldr	r3, [pc, #12]	; (1588 <config_led+0x28>)
    157c:	619a      	str	r2, [r3, #24]
	port_pin_set_output_level(LED_0_PIN, LED_0_INACTIVE);
}
    157e:	b003      	add	sp, #12
    1580:	bd00      	pop	{pc}
    1582:	46c0      	nop			; (mov r8, r8)
    1584:	00000dbd 	.word	0x00000dbd
    1588:	41004400 	.word	0x41004400

0000158c <main>:
uint8_t write_buffer_slave[DATA_LENGTH] = {
	NO_DATA, NO_DATA,
};

int main (void)
{
    158c:	b570      	push	{r4, r5, r6, lr}
	system_init();
    158e:	4b1b      	ldr	r3, [pc, #108]	; (15fc <main+0x70>)
    1590:	4798      	blx	r3
	delay_init();
    1592:	4b1b      	ldr	r3, [pc, #108]	; (1600 <main+0x74>)
    1594:	4798      	blx	r3
	config_led();
    1596:	4b1b      	ldr	r3, [pc, #108]	; (1604 <main+0x78>)
    1598:	4798      	blx	r3
	
	uint8_t run = 1;
	uint8_t i_am_master = 0;
	
	unsigned id = unique_id();
    159a:	4b1b      	ldr	r3, [pc, #108]	; (1608 <main+0x7c>)
    159c:	4798      	blx	r3
	srand(id);
    159e:	4b1b      	ldr	r3, [pc, #108]	; (160c <main+0x80>)
    15a0:	4798      	blx	r3
	delay_ms((rand() % 5000) +1000);
    15a2:	4b1b      	ldr	r3, [pc, #108]	; (1610 <main+0x84>)
    15a4:	4798      	blx	r3
    15a6:	491b      	ldr	r1, [pc, #108]	; (1614 <main+0x88>)
    15a8:	4b1b      	ldr	r3, [pc, #108]	; (1618 <main+0x8c>)
    15aa:	4798      	blx	r3
    15ac:	4b1b      	ldr	r3, [pc, #108]	; (161c <main+0x90>)
    15ae:	4299      	cmp	r1, r3
    15b0:	d00f      	beq.n	15d2 <main+0x46>
    15b2:	4b17      	ldr	r3, [pc, #92]	; (1610 <main+0x84>)
    15b4:	4798      	blx	r3
    15b6:	4917      	ldr	r1, [pc, #92]	; (1614 <main+0x88>)
    15b8:	4b17      	ldr	r3, [pc, #92]	; (1618 <main+0x8c>)
    15ba:	4798      	blx	r3
    15bc:	23fa      	movs	r3, #250	; 0xfa
    15be:	009b      	lsls	r3, r3, #2
    15c0:	18c8      	adds	r0, r1, r3
    15c2:	4b17      	ldr	r3, [pc, #92]	; (1620 <main+0x94>)
    15c4:	4798      	blx	r3
	i_am_master = master_election();
    15c6:	4b17      	ldr	r3, [pc, #92]	; (1624 <main+0x98>)
    15c8:	4798      	blx	r3
			send_master(I_AM_MASTER,MY_ADDRESS);
			
		}
		while(!i_am_master)
		{
			delay_ms(6000);
    15ca:	4e15      	ldr	r6, [pc, #84]	; (1620 <main+0x94>)
			send_interrupt();
    15cc:	4d16      	ldr	r5, [pc, #88]	; (1628 <main+0x9c>)
			i_am_master = master_election();
    15ce:	4c15      	ldr	r4, [pc, #84]	; (1624 <main+0x98>)
	while (run)
    15d0:	e009      	b.n	15e6 <main+0x5a>
	delay_ms((rand() % 5000) +1000);
    15d2:	2001      	movs	r0, #1
    15d4:	4b15      	ldr	r3, [pc, #84]	; (162c <main+0xa0>)
    15d6:	4798      	blx	r3
    15d8:	e7f5      	b.n	15c6 <main+0x3a>
			delay_ms(6000);
    15da:	4815      	ldr	r0, [pc, #84]	; (1630 <main+0xa4>)
    15dc:	47b0      	blx	r6
			send_interrupt();
    15de:	47a8      	blx	r5
			i_am_master = master_election();
    15e0:	47a0      	blx	r4
		while(!i_am_master)
    15e2:	2800      	cmp	r0, #0
    15e4:	d0f9      	beq.n	15da <main+0x4e>
		while(i_am_master)
    15e6:	2800      	cmp	r0, #0
    15e8:	d0f7      	beq.n	15da <main+0x4e>
		port_base->OUTCLR.reg = pin_mask;
    15ea:	4e12      	ldr	r6, [pc, #72]	; (1634 <main+0xa8>)
    15ec:	2580      	movs	r5, #128	; 0x80
    15ee:	032d      	lsls	r5, r5, #12
			send_master(I_AM_MASTER,MY_ADDRESS);
    15f0:	4c11      	ldr	r4, [pc, #68]	; (1638 <main+0xac>)
    15f2:	6175      	str	r5, [r6, #20]
    15f4:	2100      	movs	r1, #0
    15f6:	20a0      	movs	r0, #160	; 0xa0
    15f8:	47a0      	blx	r4
    15fa:	e7fa      	b.n	15f2 <main+0x66>
    15fc:	00001355 	.word	0x00001355
    1600:	00000c7d 	.word	0x00000c7d
    1604:	00001561 	.word	0x00001561
    1608:	000002a9 	.word	0x000002a9
    160c:	0000328d 	.word	0x0000328d
    1610:	000032e9 	.word	0x000032e9
    1614:	00001388 	.word	0x00001388
    1618:	0000191d 	.word	0x0000191d
    161c:	fffffc18 	.word	0xfffffc18
    1620:	00000ce9 	.word	0x00000ce9
    1624:	00000209 	.word	0x00000209
    1628:	00001545 	.word	0x00001545
    162c:	00000cbd 	.word	0x00000cbd
    1630:	00001770 	.word	0x00001770
    1634:	41004400 	.word	0x41004400
    1638:	00000279 	.word	0x00000279

0000163c <__udivsi3>:
    163c:	2200      	movs	r2, #0
    163e:	0843      	lsrs	r3, r0, #1
    1640:	428b      	cmp	r3, r1
    1642:	d374      	bcc.n	172e <__udivsi3+0xf2>
    1644:	0903      	lsrs	r3, r0, #4
    1646:	428b      	cmp	r3, r1
    1648:	d35f      	bcc.n	170a <__udivsi3+0xce>
    164a:	0a03      	lsrs	r3, r0, #8
    164c:	428b      	cmp	r3, r1
    164e:	d344      	bcc.n	16da <__udivsi3+0x9e>
    1650:	0b03      	lsrs	r3, r0, #12
    1652:	428b      	cmp	r3, r1
    1654:	d328      	bcc.n	16a8 <__udivsi3+0x6c>
    1656:	0c03      	lsrs	r3, r0, #16
    1658:	428b      	cmp	r3, r1
    165a:	d30d      	bcc.n	1678 <__udivsi3+0x3c>
    165c:	22ff      	movs	r2, #255	; 0xff
    165e:	0209      	lsls	r1, r1, #8
    1660:	ba12      	rev	r2, r2
    1662:	0c03      	lsrs	r3, r0, #16
    1664:	428b      	cmp	r3, r1
    1666:	d302      	bcc.n	166e <__udivsi3+0x32>
    1668:	1212      	asrs	r2, r2, #8
    166a:	0209      	lsls	r1, r1, #8
    166c:	d065      	beq.n	173a <__udivsi3+0xfe>
    166e:	0b03      	lsrs	r3, r0, #12
    1670:	428b      	cmp	r3, r1
    1672:	d319      	bcc.n	16a8 <__udivsi3+0x6c>
    1674:	e000      	b.n	1678 <__udivsi3+0x3c>
    1676:	0a09      	lsrs	r1, r1, #8
    1678:	0bc3      	lsrs	r3, r0, #15
    167a:	428b      	cmp	r3, r1
    167c:	d301      	bcc.n	1682 <__udivsi3+0x46>
    167e:	03cb      	lsls	r3, r1, #15
    1680:	1ac0      	subs	r0, r0, r3
    1682:	4152      	adcs	r2, r2
    1684:	0b83      	lsrs	r3, r0, #14
    1686:	428b      	cmp	r3, r1
    1688:	d301      	bcc.n	168e <__udivsi3+0x52>
    168a:	038b      	lsls	r3, r1, #14
    168c:	1ac0      	subs	r0, r0, r3
    168e:	4152      	adcs	r2, r2
    1690:	0b43      	lsrs	r3, r0, #13
    1692:	428b      	cmp	r3, r1
    1694:	d301      	bcc.n	169a <__udivsi3+0x5e>
    1696:	034b      	lsls	r3, r1, #13
    1698:	1ac0      	subs	r0, r0, r3
    169a:	4152      	adcs	r2, r2
    169c:	0b03      	lsrs	r3, r0, #12
    169e:	428b      	cmp	r3, r1
    16a0:	d301      	bcc.n	16a6 <__udivsi3+0x6a>
    16a2:	030b      	lsls	r3, r1, #12
    16a4:	1ac0      	subs	r0, r0, r3
    16a6:	4152      	adcs	r2, r2
    16a8:	0ac3      	lsrs	r3, r0, #11
    16aa:	428b      	cmp	r3, r1
    16ac:	d301      	bcc.n	16b2 <__udivsi3+0x76>
    16ae:	02cb      	lsls	r3, r1, #11
    16b0:	1ac0      	subs	r0, r0, r3
    16b2:	4152      	adcs	r2, r2
    16b4:	0a83      	lsrs	r3, r0, #10
    16b6:	428b      	cmp	r3, r1
    16b8:	d301      	bcc.n	16be <__udivsi3+0x82>
    16ba:	028b      	lsls	r3, r1, #10
    16bc:	1ac0      	subs	r0, r0, r3
    16be:	4152      	adcs	r2, r2
    16c0:	0a43      	lsrs	r3, r0, #9
    16c2:	428b      	cmp	r3, r1
    16c4:	d301      	bcc.n	16ca <__udivsi3+0x8e>
    16c6:	024b      	lsls	r3, r1, #9
    16c8:	1ac0      	subs	r0, r0, r3
    16ca:	4152      	adcs	r2, r2
    16cc:	0a03      	lsrs	r3, r0, #8
    16ce:	428b      	cmp	r3, r1
    16d0:	d301      	bcc.n	16d6 <__udivsi3+0x9a>
    16d2:	020b      	lsls	r3, r1, #8
    16d4:	1ac0      	subs	r0, r0, r3
    16d6:	4152      	adcs	r2, r2
    16d8:	d2cd      	bcs.n	1676 <__udivsi3+0x3a>
    16da:	09c3      	lsrs	r3, r0, #7
    16dc:	428b      	cmp	r3, r1
    16de:	d301      	bcc.n	16e4 <__udivsi3+0xa8>
    16e0:	01cb      	lsls	r3, r1, #7
    16e2:	1ac0      	subs	r0, r0, r3
    16e4:	4152      	adcs	r2, r2
    16e6:	0983      	lsrs	r3, r0, #6
    16e8:	428b      	cmp	r3, r1
    16ea:	d301      	bcc.n	16f0 <__udivsi3+0xb4>
    16ec:	018b      	lsls	r3, r1, #6
    16ee:	1ac0      	subs	r0, r0, r3
    16f0:	4152      	adcs	r2, r2
    16f2:	0943      	lsrs	r3, r0, #5
    16f4:	428b      	cmp	r3, r1
    16f6:	d301      	bcc.n	16fc <__udivsi3+0xc0>
    16f8:	014b      	lsls	r3, r1, #5
    16fa:	1ac0      	subs	r0, r0, r3
    16fc:	4152      	adcs	r2, r2
    16fe:	0903      	lsrs	r3, r0, #4
    1700:	428b      	cmp	r3, r1
    1702:	d301      	bcc.n	1708 <__udivsi3+0xcc>
    1704:	010b      	lsls	r3, r1, #4
    1706:	1ac0      	subs	r0, r0, r3
    1708:	4152      	adcs	r2, r2
    170a:	08c3      	lsrs	r3, r0, #3
    170c:	428b      	cmp	r3, r1
    170e:	d301      	bcc.n	1714 <__udivsi3+0xd8>
    1710:	00cb      	lsls	r3, r1, #3
    1712:	1ac0      	subs	r0, r0, r3
    1714:	4152      	adcs	r2, r2
    1716:	0883      	lsrs	r3, r0, #2
    1718:	428b      	cmp	r3, r1
    171a:	d301      	bcc.n	1720 <__udivsi3+0xe4>
    171c:	008b      	lsls	r3, r1, #2
    171e:	1ac0      	subs	r0, r0, r3
    1720:	4152      	adcs	r2, r2
    1722:	0843      	lsrs	r3, r0, #1
    1724:	428b      	cmp	r3, r1
    1726:	d301      	bcc.n	172c <__udivsi3+0xf0>
    1728:	004b      	lsls	r3, r1, #1
    172a:	1ac0      	subs	r0, r0, r3
    172c:	4152      	adcs	r2, r2
    172e:	1a41      	subs	r1, r0, r1
    1730:	d200      	bcs.n	1734 <__udivsi3+0xf8>
    1732:	4601      	mov	r1, r0
    1734:	4152      	adcs	r2, r2
    1736:	4610      	mov	r0, r2
    1738:	4770      	bx	lr
    173a:	e7ff      	b.n	173c <__udivsi3+0x100>
    173c:	b501      	push	{r0, lr}
    173e:	2000      	movs	r0, #0
    1740:	f000 f8f0 	bl	1924 <__aeabi_idiv0>
    1744:	bd02      	pop	{r1, pc}
    1746:	46c0      	nop			; (mov r8, r8)

00001748 <__aeabi_uidivmod>:
    1748:	2900      	cmp	r1, #0
    174a:	d0f7      	beq.n	173c <__udivsi3+0x100>
    174c:	e776      	b.n	163c <__udivsi3>
    174e:	4770      	bx	lr

00001750 <__divsi3>:
    1750:	4603      	mov	r3, r0
    1752:	430b      	orrs	r3, r1
    1754:	d47f      	bmi.n	1856 <__divsi3+0x106>
    1756:	2200      	movs	r2, #0
    1758:	0843      	lsrs	r3, r0, #1
    175a:	428b      	cmp	r3, r1
    175c:	d374      	bcc.n	1848 <__divsi3+0xf8>
    175e:	0903      	lsrs	r3, r0, #4
    1760:	428b      	cmp	r3, r1
    1762:	d35f      	bcc.n	1824 <__divsi3+0xd4>
    1764:	0a03      	lsrs	r3, r0, #8
    1766:	428b      	cmp	r3, r1
    1768:	d344      	bcc.n	17f4 <__divsi3+0xa4>
    176a:	0b03      	lsrs	r3, r0, #12
    176c:	428b      	cmp	r3, r1
    176e:	d328      	bcc.n	17c2 <__divsi3+0x72>
    1770:	0c03      	lsrs	r3, r0, #16
    1772:	428b      	cmp	r3, r1
    1774:	d30d      	bcc.n	1792 <__divsi3+0x42>
    1776:	22ff      	movs	r2, #255	; 0xff
    1778:	0209      	lsls	r1, r1, #8
    177a:	ba12      	rev	r2, r2
    177c:	0c03      	lsrs	r3, r0, #16
    177e:	428b      	cmp	r3, r1
    1780:	d302      	bcc.n	1788 <__divsi3+0x38>
    1782:	1212      	asrs	r2, r2, #8
    1784:	0209      	lsls	r1, r1, #8
    1786:	d065      	beq.n	1854 <__divsi3+0x104>
    1788:	0b03      	lsrs	r3, r0, #12
    178a:	428b      	cmp	r3, r1
    178c:	d319      	bcc.n	17c2 <__divsi3+0x72>
    178e:	e000      	b.n	1792 <__divsi3+0x42>
    1790:	0a09      	lsrs	r1, r1, #8
    1792:	0bc3      	lsrs	r3, r0, #15
    1794:	428b      	cmp	r3, r1
    1796:	d301      	bcc.n	179c <__divsi3+0x4c>
    1798:	03cb      	lsls	r3, r1, #15
    179a:	1ac0      	subs	r0, r0, r3
    179c:	4152      	adcs	r2, r2
    179e:	0b83      	lsrs	r3, r0, #14
    17a0:	428b      	cmp	r3, r1
    17a2:	d301      	bcc.n	17a8 <__divsi3+0x58>
    17a4:	038b      	lsls	r3, r1, #14
    17a6:	1ac0      	subs	r0, r0, r3
    17a8:	4152      	adcs	r2, r2
    17aa:	0b43      	lsrs	r3, r0, #13
    17ac:	428b      	cmp	r3, r1
    17ae:	d301      	bcc.n	17b4 <__divsi3+0x64>
    17b0:	034b      	lsls	r3, r1, #13
    17b2:	1ac0      	subs	r0, r0, r3
    17b4:	4152      	adcs	r2, r2
    17b6:	0b03      	lsrs	r3, r0, #12
    17b8:	428b      	cmp	r3, r1
    17ba:	d301      	bcc.n	17c0 <__divsi3+0x70>
    17bc:	030b      	lsls	r3, r1, #12
    17be:	1ac0      	subs	r0, r0, r3
    17c0:	4152      	adcs	r2, r2
    17c2:	0ac3      	lsrs	r3, r0, #11
    17c4:	428b      	cmp	r3, r1
    17c6:	d301      	bcc.n	17cc <__divsi3+0x7c>
    17c8:	02cb      	lsls	r3, r1, #11
    17ca:	1ac0      	subs	r0, r0, r3
    17cc:	4152      	adcs	r2, r2
    17ce:	0a83      	lsrs	r3, r0, #10
    17d0:	428b      	cmp	r3, r1
    17d2:	d301      	bcc.n	17d8 <__divsi3+0x88>
    17d4:	028b      	lsls	r3, r1, #10
    17d6:	1ac0      	subs	r0, r0, r3
    17d8:	4152      	adcs	r2, r2
    17da:	0a43      	lsrs	r3, r0, #9
    17dc:	428b      	cmp	r3, r1
    17de:	d301      	bcc.n	17e4 <__divsi3+0x94>
    17e0:	024b      	lsls	r3, r1, #9
    17e2:	1ac0      	subs	r0, r0, r3
    17e4:	4152      	adcs	r2, r2
    17e6:	0a03      	lsrs	r3, r0, #8
    17e8:	428b      	cmp	r3, r1
    17ea:	d301      	bcc.n	17f0 <__divsi3+0xa0>
    17ec:	020b      	lsls	r3, r1, #8
    17ee:	1ac0      	subs	r0, r0, r3
    17f0:	4152      	adcs	r2, r2
    17f2:	d2cd      	bcs.n	1790 <__divsi3+0x40>
    17f4:	09c3      	lsrs	r3, r0, #7
    17f6:	428b      	cmp	r3, r1
    17f8:	d301      	bcc.n	17fe <__divsi3+0xae>
    17fa:	01cb      	lsls	r3, r1, #7
    17fc:	1ac0      	subs	r0, r0, r3
    17fe:	4152      	adcs	r2, r2
    1800:	0983      	lsrs	r3, r0, #6
    1802:	428b      	cmp	r3, r1
    1804:	d301      	bcc.n	180a <__divsi3+0xba>
    1806:	018b      	lsls	r3, r1, #6
    1808:	1ac0      	subs	r0, r0, r3
    180a:	4152      	adcs	r2, r2
    180c:	0943      	lsrs	r3, r0, #5
    180e:	428b      	cmp	r3, r1
    1810:	d301      	bcc.n	1816 <__divsi3+0xc6>
    1812:	014b      	lsls	r3, r1, #5
    1814:	1ac0      	subs	r0, r0, r3
    1816:	4152      	adcs	r2, r2
    1818:	0903      	lsrs	r3, r0, #4
    181a:	428b      	cmp	r3, r1
    181c:	d301      	bcc.n	1822 <__divsi3+0xd2>
    181e:	010b      	lsls	r3, r1, #4
    1820:	1ac0      	subs	r0, r0, r3
    1822:	4152      	adcs	r2, r2
    1824:	08c3      	lsrs	r3, r0, #3
    1826:	428b      	cmp	r3, r1
    1828:	d301      	bcc.n	182e <__divsi3+0xde>
    182a:	00cb      	lsls	r3, r1, #3
    182c:	1ac0      	subs	r0, r0, r3
    182e:	4152      	adcs	r2, r2
    1830:	0883      	lsrs	r3, r0, #2
    1832:	428b      	cmp	r3, r1
    1834:	d301      	bcc.n	183a <__divsi3+0xea>
    1836:	008b      	lsls	r3, r1, #2
    1838:	1ac0      	subs	r0, r0, r3
    183a:	4152      	adcs	r2, r2
    183c:	0843      	lsrs	r3, r0, #1
    183e:	428b      	cmp	r3, r1
    1840:	d301      	bcc.n	1846 <__divsi3+0xf6>
    1842:	004b      	lsls	r3, r1, #1
    1844:	1ac0      	subs	r0, r0, r3
    1846:	4152      	adcs	r2, r2
    1848:	1a41      	subs	r1, r0, r1
    184a:	d200      	bcs.n	184e <__divsi3+0xfe>
    184c:	4601      	mov	r1, r0
    184e:	4152      	adcs	r2, r2
    1850:	4610      	mov	r0, r2
    1852:	4770      	bx	lr
    1854:	e05d      	b.n	1912 <__divsi3+0x1c2>
    1856:	0fca      	lsrs	r2, r1, #31
    1858:	d000      	beq.n	185c <__divsi3+0x10c>
    185a:	4249      	negs	r1, r1
    185c:	1003      	asrs	r3, r0, #32
    185e:	d300      	bcc.n	1862 <__divsi3+0x112>
    1860:	4240      	negs	r0, r0
    1862:	4053      	eors	r3, r2
    1864:	2200      	movs	r2, #0
    1866:	469c      	mov	ip, r3
    1868:	0903      	lsrs	r3, r0, #4
    186a:	428b      	cmp	r3, r1
    186c:	d32d      	bcc.n	18ca <__divsi3+0x17a>
    186e:	0a03      	lsrs	r3, r0, #8
    1870:	428b      	cmp	r3, r1
    1872:	d312      	bcc.n	189a <__divsi3+0x14a>
    1874:	22fc      	movs	r2, #252	; 0xfc
    1876:	0189      	lsls	r1, r1, #6
    1878:	ba12      	rev	r2, r2
    187a:	0a03      	lsrs	r3, r0, #8
    187c:	428b      	cmp	r3, r1
    187e:	d30c      	bcc.n	189a <__divsi3+0x14a>
    1880:	0189      	lsls	r1, r1, #6
    1882:	1192      	asrs	r2, r2, #6
    1884:	428b      	cmp	r3, r1
    1886:	d308      	bcc.n	189a <__divsi3+0x14a>
    1888:	0189      	lsls	r1, r1, #6
    188a:	1192      	asrs	r2, r2, #6
    188c:	428b      	cmp	r3, r1
    188e:	d304      	bcc.n	189a <__divsi3+0x14a>
    1890:	0189      	lsls	r1, r1, #6
    1892:	d03a      	beq.n	190a <__divsi3+0x1ba>
    1894:	1192      	asrs	r2, r2, #6
    1896:	e000      	b.n	189a <__divsi3+0x14a>
    1898:	0989      	lsrs	r1, r1, #6
    189a:	09c3      	lsrs	r3, r0, #7
    189c:	428b      	cmp	r3, r1
    189e:	d301      	bcc.n	18a4 <__divsi3+0x154>
    18a0:	01cb      	lsls	r3, r1, #7
    18a2:	1ac0      	subs	r0, r0, r3
    18a4:	4152      	adcs	r2, r2
    18a6:	0983      	lsrs	r3, r0, #6
    18a8:	428b      	cmp	r3, r1
    18aa:	d301      	bcc.n	18b0 <__divsi3+0x160>
    18ac:	018b      	lsls	r3, r1, #6
    18ae:	1ac0      	subs	r0, r0, r3
    18b0:	4152      	adcs	r2, r2
    18b2:	0943      	lsrs	r3, r0, #5
    18b4:	428b      	cmp	r3, r1
    18b6:	d301      	bcc.n	18bc <__divsi3+0x16c>
    18b8:	014b      	lsls	r3, r1, #5
    18ba:	1ac0      	subs	r0, r0, r3
    18bc:	4152      	adcs	r2, r2
    18be:	0903      	lsrs	r3, r0, #4
    18c0:	428b      	cmp	r3, r1
    18c2:	d301      	bcc.n	18c8 <__divsi3+0x178>
    18c4:	010b      	lsls	r3, r1, #4
    18c6:	1ac0      	subs	r0, r0, r3
    18c8:	4152      	adcs	r2, r2
    18ca:	08c3      	lsrs	r3, r0, #3
    18cc:	428b      	cmp	r3, r1
    18ce:	d301      	bcc.n	18d4 <__divsi3+0x184>
    18d0:	00cb      	lsls	r3, r1, #3
    18d2:	1ac0      	subs	r0, r0, r3
    18d4:	4152      	adcs	r2, r2
    18d6:	0883      	lsrs	r3, r0, #2
    18d8:	428b      	cmp	r3, r1
    18da:	d301      	bcc.n	18e0 <__divsi3+0x190>
    18dc:	008b      	lsls	r3, r1, #2
    18de:	1ac0      	subs	r0, r0, r3
    18e0:	4152      	adcs	r2, r2
    18e2:	d2d9      	bcs.n	1898 <__divsi3+0x148>
    18e4:	0843      	lsrs	r3, r0, #1
    18e6:	428b      	cmp	r3, r1
    18e8:	d301      	bcc.n	18ee <__divsi3+0x19e>
    18ea:	004b      	lsls	r3, r1, #1
    18ec:	1ac0      	subs	r0, r0, r3
    18ee:	4152      	adcs	r2, r2
    18f0:	1a41      	subs	r1, r0, r1
    18f2:	d200      	bcs.n	18f6 <__divsi3+0x1a6>
    18f4:	4601      	mov	r1, r0
    18f6:	4663      	mov	r3, ip
    18f8:	4152      	adcs	r2, r2
    18fa:	105b      	asrs	r3, r3, #1
    18fc:	4610      	mov	r0, r2
    18fe:	d301      	bcc.n	1904 <__divsi3+0x1b4>
    1900:	4240      	negs	r0, r0
    1902:	2b00      	cmp	r3, #0
    1904:	d500      	bpl.n	1908 <__divsi3+0x1b8>
    1906:	4249      	negs	r1, r1
    1908:	4770      	bx	lr
    190a:	4663      	mov	r3, ip
    190c:	105b      	asrs	r3, r3, #1
    190e:	d300      	bcc.n	1912 <__divsi3+0x1c2>
    1910:	4240      	negs	r0, r0
    1912:	b501      	push	{r0, lr}
    1914:	2000      	movs	r0, #0
    1916:	f000 f805 	bl	1924 <__aeabi_idiv0>
    191a:	bd02      	pop	{r1, pc}

0000191c <__aeabi_idivmod>:
    191c:	2900      	cmp	r1, #0
    191e:	d0f8      	beq.n	1912 <__divsi3+0x1c2>
    1920:	e716      	b.n	1750 <__divsi3>
    1922:	4770      	bx	lr

00001924 <__aeabi_idiv0>:
    1924:	4770      	bx	lr
    1926:	46c0      	nop			; (mov r8, r8)

00001928 <__aeabi_lmul>:
    1928:	b5f0      	push	{r4, r5, r6, r7, lr}
    192a:	46ce      	mov	lr, r9
    192c:	4647      	mov	r7, r8
    192e:	0415      	lsls	r5, r2, #16
    1930:	0c2d      	lsrs	r5, r5, #16
    1932:	002e      	movs	r6, r5
    1934:	b580      	push	{r7, lr}
    1936:	0407      	lsls	r7, r0, #16
    1938:	0c14      	lsrs	r4, r2, #16
    193a:	0c3f      	lsrs	r7, r7, #16
    193c:	4699      	mov	r9, r3
    193e:	0c03      	lsrs	r3, r0, #16
    1940:	437e      	muls	r6, r7
    1942:	435d      	muls	r5, r3
    1944:	4367      	muls	r7, r4
    1946:	4363      	muls	r3, r4
    1948:	197f      	adds	r7, r7, r5
    194a:	0c34      	lsrs	r4, r6, #16
    194c:	19e4      	adds	r4, r4, r7
    194e:	469c      	mov	ip, r3
    1950:	42a5      	cmp	r5, r4
    1952:	d903      	bls.n	195c <__aeabi_lmul+0x34>
    1954:	2380      	movs	r3, #128	; 0x80
    1956:	025b      	lsls	r3, r3, #9
    1958:	4698      	mov	r8, r3
    195a:	44c4      	add	ip, r8
    195c:	464b      	mov	r3, r9
    195e:	4351      	muls	r1, r2
    1960:	4343      	muls	r3, r0
    1962:	0436      	lsls	r6, r6, #16
    1964:	0c36      	lsrs	r6, r6, #16
    1966:	0c25      	lsrs	r5, r4, #16
    1968:	0424      	lsls	r4, r4, #16
    196a:	4465      	add	r5, ip
    196c:	19a4      	adds	r4, r4, r6
    196e:	1859      	adds	r1, r3, r1
    1970:	1949      	adds	r1, r1, r5
    1972:	0020      	movs	r0, r4
    1974:	bc0c      	pop	{r2, r3}
    1976:	4690      	mov	r8, r2
    1978:	4699      	mov	r9, r3
    197a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0000197c <__aeabi_dadd>:
    197c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    197e:	4645      	mov	r5, r8
    1980:	46de      	mov	lr, fp
    1982:	4657      	mov	r7, sl
    1984:	464e      	mov	r6, r9
    1986:	030c      	lsls	r4, r1, #12
    1988:	b5e0      	push	{r5, r6, r7, lr}
    198a:	004e      	lsls	r6, r1, #1
    198c:	0fc9      	lsrs	r1, r1, #31
    198e:	4688      	mov	r8, r1
    1990:	000d      	movs	r5, r1
    1992:	0a61      	lsrs	r1, r4, #9
    1994:	0f44      	lsrs	r4, r0, #29
    1996:	430c      	orrs	r4, r1
    1998:	00c7      	lsls	r7, r0, #3
    199a:	0319      	lsls	r1, r3, #12
    199c:	0058      	lsls	r0, r3, #1
    199e:	0fdb      	lsrs	r3, r3, #31
    19a0:	469b      	mov	fp, r3
    19a2:	0a4b      	lsrs	r3, r1, #9
    19a4:	0f51      	lsrs	r1, r2, #29
    19a6:	430b      	orrs	r3, r1
    19a8:	0d76      	lsrs	r6, r6, #21
    19aa:	0d40      	lsrs	r0, r0, #21
    19ac:	0019      	movs	r1, r3
    19ae:	00d2      	lsls	r2, r2, #3
    19b0:	45d8      	cmp	r8, fp
    19b2:	d100      	bne.n	19b6 <__aeabi_dadd+0x3a>
    19b4:	e0ae      	b.n	1b14 <__aeabi_dadd+0x198>
    19b6:	1a35      	subs	r5, r6, r0
    19b8:	2d00      	cmp	r5, #0
    19ba:	dc00      	bgt.n	19be <__aeabi_dadd+0x42>
    19bc:	e0f6      	b.n	1bac <__aeabi_dadd+0x230>
    19be:	2800      	cmp	r0, #0
    19c0:	d10f      	bne.n	19e2 <__aeabi_dadd+0x66>
    19c2:	4313      	orrs	r3, r2
    19c4:	d100      	bne.n	19c8 <__aeabi_dadd+0x4c>
    19c6:	e0db      	b.n	1b80 <__aeabi_dadd+0x204>
    19c8:	1e6b      	subs	r3, r5, #1
    19ca:	2b00      	cmp	r3, #0
    19cc:	d000      	beq.n	19d0 <__aeabi_dadd+0x54>
    19ce:	e137      	b.n	1c40 <__aeabi_dadd+0x2c4>
    19d0:	1aba      	subs	r2, r7, r2
    19d2:	4297      	cmp	r7, r2
    19d4:	41bf      	sbcs	r7, r7
    19d6:	1a64      	subs	r4, r4, r1
    19d8:	427f      	negs	r7, r7
    19da:	1be4      	subs	r4, r4, r7
    19dc:	2601      	movs	r6, #1
    19de:	0017      	movs	r7, r2
    19e0:	e024      	b.n	1a2c <__aeabi_dadd+0xb0>
    19e2:	4bc6      	ldr	r3, [pc, #792]	; (1cfc <__aeabi_dadd+0x380>)
    19e4:	429e      	cmp	r6, r3
    19e6:	d04d      	beq.n	1a84 <__aeabi_dadd+0x108>
    19e8:	2380      	movs	r3, #128	; 0x80
    19ea:	041b      	lsls	r3, r3, #16
    19ec:	4319      	orrs	r1, r3
    19ee:	2d38      	cmp	r5, #56	; 0x38
    19f0:	dd00      	ble.n	19f4 <__aeabi_dadd+0x78>
    19f2:	e107      	b.n	1c04 <__aeabi_dadd+0x288>
    19f4:	2d1f      	cmp	r5, #31
    19f6:	dd00      	ble.n	19fa <__aeabi_dadd+0x7e>
    19f8:	e138      	b.n	1c6c <__aeabi_dadd+0x2f0>
    19fa:	2020      	movs	r0, #32
    19fc:	1b43      	subs	r3, r0, r5
    19fe:	469a      	mov	sl, r3
    1a00:	000b      	movs	r3, r1
    1a02:	4650      	mov	r0, sl
    1a04:	4083      	lsls	r3, r0
    1a06:	4699      	mov	r9, r3
    1a08:	0013      	movs	r3, r2
    1a0a:	4648      	mov	r0, r9
    1a0c:	40eb      	lsrs	r3, r5
    1a0e:	4318      	orrs	r0, r3
    1a10:	0003      	movs	r3, r0
    1a12:	4650      	mov	r0, sl
    1a14:	4082      	lsls	r2, r0
    1a16:	1e50      	subs	r0, r2, #1
    1a18:	4182      	sbcs	r2, r0
    1a1a:	40e9      	lsrs	r1, r5
    1a1c:	431a      	orrs	r2, r3
    1a1e:	1aba      	subs	r2, r7, r2
    1a20:	1a61      	subs	r1, r4, r1
    1a22:	4297      	cmp	r7, r2
    1a24:	41a4      	sbcs	r4, r4
    1a26:	0017      	movs	r7, r2
    1a28:	4264      	negs	r4, r4
    1a2a:	1b0c      	subs	r4, r1, r4
    1a2c:	0223      	lsls	r3, r4, #8
    1a2e:	d562      	bpl.n	1af6 <__aeabi_dadd+0x17a>
    1a30:	0264      	lsls	r4, r4, #9
    1a32:	0a65      	lsrs	r5, r4, #9
    1a34:	2d00      	cmp	r5, #0
    1a36:	d100      	bne.n	1a3a <__aeabi_dadd+0xbe>
    1a38:	e0df      	b.n	1bfa <__aeabi_dadd+0x27e>
    1a3a:	0028      	movs	r0, r5
    1a3c:	f001 fbe4 	bl	3208 <__clzsi2>
    1a40:	0003      	movs	r3, r0
    1a42:	3b08      	subs	r3, #8
    1a44:	2b1f      	cmp	r3, #31
    1a46:	dd00      	ble.n	1a4a <__aeabi_dadd+0xce>
    1a48:	e0d2      	b.n	1bf0 <__aeabi_dadd+0x274>
    1a4a:	2220      	movs	r2, #32
    1a4c:	003c      	movs	r4, r7
    1a4e:	1ad2      	subs	r2, r2, r3
    1a50:	409d      	lsls	r5, r3
    1a52:	40d4      	lsrs	r4, r2
    1a54:	409f      	lsls	r7, r3
    1a56:	4325      	orrs	r5, r4
    1a58:	429e      	cmp	r6, r3
    1a5a:	dd00      	ble.n	1a5e <__aeabi_dadd+0xe2>
    1a5c:	e0c4      	b.n	1be8 <__aeabi_dadd+0x26c>
    1a5e:	1b9e      	subs	r6, r3, r6
    1a60:	1c73      	adds	r3, r6, #1
    1a62:	2b1f      	cmp	r3, #31
    1a64:	dd00      	ble.n	1a68 <__aeabi_dadd+0xec>
    1a66:	e0f1      	b.n	1c4c <__aeabi_dadd+0x2d0>
    1a68:	2220      	movs	r2, #32
    1a6a:	0038      	movs	r0, r7
    1a6c:	0029      	movs	r1, r5
    1a6e:	1ad2      	subs	r2, r2, r3
    1a70:	40d8      	lsrs	r0, r3
    1a72:	4091      	lsls	r1, r2
    1a74:	4097      	lsls	r7, r2
    1a76:	002c      	movs	r4, r5
    1a78:	4301      	orrs	r1, r0
    1a7a:	1e78      	subs	r0, r7, #1
    1a7c:	4187      	sbcs	r7, r0
    1a7e:	40dc      	lsrs	r4, r3
    1a80:	2600      	movs	r6, #0
    1a82:	430f      	orrs	r7, r1
    1a84:	077b      	lsls	r3, r7, #29
    1a86:	d009      	beq.n	1a9c <__aeabi_dadd+0x120>
    1a88:	230f      	movs	r3, #15
    1a8a:	403b      	ands	r3, r7
    1a8c:	2b04      	cmp	r3, #4
    1a8e:	d005      	beq.n	1a9c <__aeabi_dadd+0x120>
    1a90:	1d3b      	adds	r3, r7, #4
    1a92:	42bb      	cmp	r3, r7
    1a94:	41bf      	sbcs	r7, r7
    1a96:	427f      	negs	r7, r7
    1a98:	19e4      	adds	r4, r4, r7
    1a9a:	001f      	movs	r7, r3
    1a9c:	0223      	lsls	r3, r4, #8
    1a9e:	d52c      	bpl.n	1afa <__aeabi_dadd+0x17e>
    1aa0:	4b96      	ldr	r3, [pc, #600]	; (1cfc <__aeabi_dadd+0x380>)
    1aa2:	3601      	adds	r6, #1
    1aa4:	429e      	cmp	r6, r3
    1aa6:	d100      	bne.n	1aaa <__aeabi_dadd+0x12e>
    1aa8:	e09a      	b.n	1be0 <__aeabi_dadd+0x264>
    1aaa:	4645      	mov	r5, r8
    1aac:	4b94      	ldr	r3, [pc, #592]	; (1d00 <__aeabi_dadd+0x384>)
    1aae:	08ff      	lsrs	r7, r7, #3
    1ab0:	401c      	ands	r4, r3
    1ab2:	0760      	lsls	r0, r4, #29
    1ab4:	0576      	lsls	r6, r6, #21
    1ab6:	0264      	lsls	r4, r4, #9
    1ab8:	4307      	orrs	r7, r0
    1aba:	0b24      	lsrs	r4, r4, #12
    1abc:	0d76      	lsrs	r6, r6, #21
    1abe:	2100      	movs	r1, #0
    1ac0:	0324      	lsls	r4, r4, #12
    1ac2:	0b23      	lsrs	r3, r4, #12
    1ac4:	0d0c      	lsrs	r4, r1, #20
    1ac6:	4a8f      	ldr	r2, [pc, #572]	; (1d04 <__aeabi_dadd+0x388>)
    1ac8:	0524      	lsls	r4, r4, #20
    1aca:	431c      	orrs	r4, r3
    1acc:	4014      	ands	r4, r2
    1ace:	0533      	lsls	r3, r6, #20
    1ad0:	4323      	orrs	r3, r4
    1ad2:	005b      	lsls	r3, r3, #1
    1ad4:	07ed      	lsls	r5, r5, #31
    1ad6:	085b      	lsrs	r3, r3, #1
    1ad8:	432b      	orrs	r3, r5
    1ada:	0038      	movs	r0, r7
    1adc:	0019      	movs	r1, r3
    1ade:	bc3c      	pop	{r2, r3, r4, r5}
    1ae0:	4690      	mov	r8, r2
    1ae2:	4699      	mov	r9, r3
    1ae4:	46a2      	mov	sl, r4
    1ae6:	46ab      	mov	fp, r5
    1ae8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1aea:	4664      	mov	r4, ip
    1aec:	4304      	orrs	r4, r0
    1aee:	d100      	bne.n	1af2 <__aeabi_dadd+0x176>
    1af0:	e211      	b.n	1f16 <__aeabi_dadd+0x59a>
    1af2:	0004      	movs	r4, r0
    1af4:	4667      	mov	r7, ip
    1af6:	077b      	lsls	r3, r7, #29
    1af8:	d1c6      	bne.n	1a88 <__aeabi_dadd+0x10c>
    1afa:	4645      	mov	r5, r8
    1afc:	0760      	lsls	r0, r4, #29
    1afe:	08ff      	lsrs	r7, r7, #3
    1b00:	4307      	orrs	r7, r0
    1b02:	08e4      	lsrs	r4, r4, #3
    1b04:	4b7d      	ldr	r3, [pc, #500]	; (1cfc <__aeabi_dadd+0x380>)
    1b06:	429e      	cmp	r6, r3
    1b08:	d030      	beq.n	1b6c <__aeabi_dadd+0x1f0>
    1b0a:	0324      	lsls	r4, r4, #12
    1b0c:	0576      	lsls	r6, r6, #21
    1b0e:	0b24      	lsrs	r4, r4, #12
    1b10:	0d76      	lsrs	r6, r6, #21
    1b12:	e7d4      	b.n	1abe <__aeabi_dadd+0x142>
    1b14:	1a33      	subs	r3, r6, r0
    1b16:	469a      	mov	sl, r3
    1b18:	2b00      	cmp	r3, #0
    1b1a:	dd78      	ble.n	1c0e <__aeabi_dadd+0x292>
    1b1c:	2800      	cmp	r0, #0
    1b1e:	d031      	beq.n	1b84 <__aeabi_dadd+0x208>
    1b20:	4876      	ldr	r0, [pc, #472]	; (1cfc <__aeabi_dadd+0x380>)
    1b22:	4286      	cmp	r6, r0
    1b24:	d0ae      	beq.n	1a84 <__aeabi_dadd+0x108>
    1b26:	2080      	movs	r0, #128	; 0x80
    1b28:	0400      	lsls	r0, r0, #16
    1b2a:	4301      	orrs	r1, r0
    1b2c:	4653      	mov	r3, sl
    1b2e:	2b38      	cmp	r3, #56	; 0x38
    1b30:	dc00      	bgt.n	1b34 <__aeabi_dadd+0x1b8>
    1b32:	e0e9      	b.n	1d08 <__aeabi_dadd+0x38c>
    1b34:	430a      	orrs	r2, r1
    1b36:	1e51      	subs	r1, r2, #1
    1b38:	418a      	sbcs	r2, r1
    1b3a:	2100      	movs	r1, #0
    1b3c:	19d2      	adds	r2, r2, r7
    1b3e:	42ba      	cmp	r2, r7
    1b40:	41bf      	sbcs	r7, r7
    1b42:	1909      	adds	r1, r1, r4
    1b44:	427c      	negs	r4, r7
    1b46:	0017      	movs	r7, r2
    1b48:	190c      	adds	r4, r1, r4
    1b4a:	0223      	lsls	r3, r4, #8
    1b4c:	d5d3      	bpl.n	1af6 <__aeabi_dadd+0x17a>
    1b4e:	4b6b      	ldr	r3, [pc, #428]	; (1cfc <__aeabi_dadd+0x380>)
    1b50:	3601      	adds	r6, #1
    1b52:	429e      	cmp	r6, r3
    1b54:	d100      	bne.n	1b58 <__aeabi_dadd+0x1dc>
    1b56:	e13a      	b.n	1dce <__aeabi_dadd+0x452>
    1b58:	2001      	movs	r0, #1
    1b5a:	4b69      	ldr	r3, [pc, #420]	; (1d00 <__aeabi_dadd+0x384>)
    1b5c:	401c      	ands	r4, r3
    1b5e:	087b      	lsrs	r3, r7, #1
    1b60:	4007      	ands	r7, r0
    1b62:	431f      	orrs	r7, r3
    1b64:	07e0      	lsls	r0, r4, #31
    1b66:	4307      	orrs	r7, r0
    1b68:	0864      	lsrs	r4, r4, #1
    1b6a:	e78b      	b.n	1a84 <__aeabi_dadd+0x108>
    1b6c:	0023      	movs	r3, r4
    1b6e:	433b      	orrs	r3, r7
    1b70:	d100      	bne.n	1b74 <__aeabi_dadd+0x1f8>
    1b72:	e1cb      	b.n	1f0c <__aeabi_dadd+0x590>
    1b74:	2280      	movs	r2, #128	; 0x80
    1b76:	0312      	lsls	r2, r2, #12
    1b78:	4314      	orrs	r4, r2
    1b7a:	0324      	lsls	r4, r4, #12
    1b7c:	0b24      	lsrs	r4, r4, #12
    1b7e:	e79e      	b.n	1abe <__aeabi_dadd+0x142>
    1b80:	002e      	movs	r6, r5
    1b82:	e77f      	b.n	1a84 <__aeabi_dadd+0x108>
    1b84:	0008      	movs	r0, r1
    1b86:	4310      	orrs	r0, r2
    1b88:	d100      	bne.n	1b8c <__aeabi_dadd+0x210>
    1b8a:	e0b4      	b.n	1cf6 <__aeabi_dadd+0x37a>
    1b8c:	1e58      	subs	r0, r3, #1
    1b8e:	2800      	cmp	r0, #0
    1b90:	d000      	beq.n	1b94 <__aeabi_dadd+0x218>
    1b92:	e0de      	b.n	1d52 <__aeabi_dadd+0x3d6>
    1b94:	18ba      	adds	r2, r7, r2
    1b96:	42ba      	cmp	r2, r7
    1b98:	419b      	sbcs	r3, r3
    1b9a:	1864      	adds	r4, r4, r1
    1b9c:	425b      	negs	r3, r3
    1b9e:	18e4      	adds	r4, r4, r3
    1ba0:	0017      	movs	r7, r2
    1ba2:	2601      	movs	r6, #1
    1ba4:	0223      	lsls	r3, r4, #8
    1ba6:	d5a6      	bpl.n	1af6 <__aeabi_dadd+0x17a>
    1ba8:	2602      	movs	r6, #2
    1baa:	e7d5      	b.n	1b58 <__aeabi_dadd+0x1dc>
    1bac:	2d00      	cmp	r5, #0
    1bae:	d16e      	bne.n	1c8e <__aeabi_dadd+0x312>
    1bb0:	1c70      	adds	r0, r6, #1
    1bb2:	0540      	lsls	r0, r0, #21
    1bb4:	0d40      	lsrs	r0, r0, #21
    1bb6:	2801      	cmp	r0, #1
    1bb8:	dc00      	bgt.n	1bbc <__aeabi_dadd+0x240>
    1bba:	e0f9      	b.n	1db0 <__aeabi_dadd+0x434>
    1bbc:	1ab8      	subs	r0, r7, r2
    1bbe:	4684      	mov	ip, r0
    1bc0:	4287      	cmp	r7, r0
    1bc2:	4180      	sbcs	r0, r0
    1bc4:	1ae5      	subs	r5, r4, r3
    1bc6:	4240      	negs	r0, r0
    1bc8:	1a2d      	subs	r5, r5, r0
    1bca:	0228      	lsls	r0, r5, #8
    1bcc:	d400      	bmi.n	1bd0 <__aeabi_dadd+0x254>
    1bce:	e089      	b.n	1ce4 <__aeabi_dadd+0x368>
    1bd0:	1bd7      	subs	r7, r2, r7
    1bd2:	42ba      	cmp	r2, r7
    1bd4:	4192      	sbcs	r2, r2
    1bd6:	1b1c      	subs	r4, r3, r4
    1bd8:	4252      	negs	r2, r2
    1bda:	1aa5      	subs	r5, r4, r2
    1bdc:	46d8      	mov	r8, fp
    1bde:	e729      	b.n	1a34 <__aeabi_dadd+0xb8>
    1be0:	4645      	mov	r5, r8
    1be2:	2400      	movs	r4, #0
    1be4:	2700      	movs	r7, #0
    1be6:	e76a      	b.n	1abe <__aeabi_dadd+0x142>
    1be8:	4c45      	ldr	r4, [pc, #276]	; (1d00 <__aeabi_dadd+0x384>)
    1bea:	1af6      	subs	r6, r6, r3
    1bec:	402c      	ands	r4, r5
    1bee:	e749      	b.n	1a84 <__aeabi_dadd+0x108>
    1bf0:	003d      	movs	r5, r7
    1bf2:	3828      	subs	r0, #40	; 0x28
    1bf4:	4085      	lsls	r5, r0
    1bf6:	2700      	movs	r7, #0
    1bf8:	e72e      	b.n	1a58 <__aeabi_dadd+0xdc>
    1bfa:	0038      	movs	r0, r7
    1bfc:	f001 fb04 	bl	3208 <__clzsi2>
    1c00:	3020      	adds	r0, #32
    1c02:	e71d      	b.n	1a40 <__aeabi_dadd+0xc4>
    1c04:	430a      	orrs	r2, r1
    1c06:	1e51      	subs	r1, r2, #1
    1c08:	418a      	sbcs	r2, r1
    1c0a:	2100      	movs	r1, #0
    1c0c:	e707      	b.n	1a1e <__aeabi_dadd+0xa2>
    1c0e:	2b00      	cmp	r3, #0
    1c10:	d000      	beq.n	1c14 <__aeabi_dadd+0x298>
    1c12:	e0f3      	b.n	1dfc <__aeabi_dadd+0x480>
    1c14:	1c70      	adds	r0, r6, #1
    1c16:	0543      	lsls	r3, r0, #21
    1c18:	0d5b      	lsrs	r3, r3, #21
    1c1a:	2b01      	cmp	r3, #1
    1c1c:	dc00      	bgt.n	1c20 <__aeabi_dadd+0x2a4>
    1c1e:	e0ad      	b.n	1d7c <__aeabi_dadd+0x400>
    1c20:	4b36      	ldr	r3, [pc, #216]	; (1cfc <__aeabi_dadd+0x380>)
    1c22:	4298      	cmp	r0, r3
    1c24:	d100      	bne.n	1c28 <__aeabi_dadd+0x2ac>
    1c26:	e0d1      	b.n	1dcc <__aeabi_dadd+0x450>
    1c28:	18ba      	adds	r2, r7, r2
    1c2a:	42ba      	cmp	r2, r7
    1c2c:	41bf      	sbcs	r7, r7
    1c2e:	1864      	adds	r4, r4, r1
    1c30:	427f      	negs	r7, r7
    1c32:	19e4      	adds	r4, r4, r7
    1c34:	07e7      	lsls	r7, r4, #31
    1c36:	0852      	lsrs	r2, r2, #1
    1c38:	4317      	orrs	r7, r2
    1c3a:	0864      	lsrs	r4, r4, #1
    1c3c:	0006      	movs	r6, r0
    1c3e:	e721      	b.n	1a84 <__aeabi_dadd+0x108>
    1c40:	482e      	ldr	r0, [pc, #184]	; (1cfc <__aeabi_dadd+0x380>)
    1c42:	4285      	cmp	r5, r0
    1c44:	d100      	bne.n	1c48 <__aeabi_dadd+0x2cc>
    1c46:	e093      	b.n	1d70 <__aeabi_dadd+0x3f4>
    1c48:	001d      	movs	r5, r3
    1c4a:	e6d0      	b.n	19ee <__aeabi_dadd+0x72>
    1c4c:	0029      	movs	r1, r5
    1c4e:	3e1f      	subs	r6, #31
    1c50:	40f1      	lsrs	r1, r6
    1c52:	2b20      	cmp	r3, #32
    1c54:	d100      	bne.n	1c58 <__aeabi_dadd+0x2dc>
    1c56:	e08d      	b.n	1d74 <__aeabi_dadd+0x3f8>
    1c58:	2240      	movs	r2, #64	; 0x40
    1c5a:	1ad3      	subs	r3, r2, r3
    1c5c:	409d      	lsls	r5, r3
    1c5e:	432f      	orrs	r7, r5
    1c60:	1e7d      	subs	r5, r7, #1
    1c62:	41af      	sbcs	r7, r5
    1c64:	2400      	movs	r4, #0
    1c66:	430f      	orrs	r7, r1
    1c68:	2600      	movs	r6, #0
    1c6a:	e744      	b.n	1af6 <__aeabi_dadd+0x17a>
    1c6c:	002b      	movs	r3, r5
    1c6e:	0008      	movs	r0, r1
    1c70:	3b20      	subs	r3, #32
    1c72:	40d8      	lsrs	r0, r3
    1c74:	0003      	movs	r3, r0
    1c76:	2d20      	cmp	r5, #32
    1c78:	d100      	bne.n	1c7c <__aeabi_dadd+0x300>
    1c7a:	e07d      	b.n	1d78 <__aeabi_dadd+0x3fc>
    1c7c:	2040      	movs	r0, #64	; 0x40
    1c7e:	1b45      	subs	r5, r0, r5
    1c80:	40a9      	lsls	r1, r5
    1c82:	430a      	orrs	r2, r1
    1c84:	1e51      	subs	r1, r2, #1
    1c86:	418a      	sbcs	r2, r1
    1c88:	2100      	movs	r1, #0
    1c8a:	431a      	orrs	r2, r3
    1c8c:	e6c7      	b.n	1a1e <__aeabi_dadd+0xa2>
    1c8e:	2e00      	cmp	r6, #0
    1c90:	d050      	beq.n	1d34 <__aeabi_dadd+0x3b8>
    1c92:	4e1a      	ldr	r6, [pc, #104]	; (1cfc <__aeabi_dadd+0x380>)
    1c94:	42b0      	cmp	r0, r6
    1c96:	d057      	beq.n	1d48 <__aeabi_dadd+0x3cc>
    1c98:	2680      	movs	r6, #128	; 0x80
    1c9a:	426b      	negs	r3, r5
    1c9c:	4699      	mov	r9, r3
    1c9e:	0436      	lsls	r6, r6, #16
    1ca0:	4334      	orrs	r4, r6
    1ca2:	464b      	mov	r3, r9
    1ca4:	2b38      	cmp	r3, #56	; 0x38
    1ca6:	dd00      	ble.n	1caa <__aeabi_dadd+0x32e>
    1ca8:	e0d6      	b.n	1e58 <__aeabi_dadd+0x4dc>
    1caa:	2b1f      	cmp	r3, #31
    1cac:	dd00      	ble.n	1cb0 <__aeabi_dadd+0x334>
    1cae:	e135      	b.n	1f1c <__aeabi_dadd+0x5a0>
    1cb0:	2620      	movs	r6, #32
    1cb2:	1af5      	subs	r5, r6, r3
    1cb4:	0026      	movs	r6, r4
    1cb6:	40ae      	lsls	r6, r5
    1cb8:	46b2      	mov	sl, r6
    1cba:	003e      	movs	r6, r7
    1cbc:	40de      	lsrs	r6, r3
    1cbe:	46ac      	mov	ip, r5
    1cc0:	0035      	movs	r5, r6
    1cc2:	4656      	mov	r6, sl
    1cc4:	432e      	orrs	r6, r5
    1cc6:	4665      	mov	r5, ip
    1cc8:	40af      	lsls	r7, r5
    1cca:	1e7d      	subs	r5, r7, #1
    1ccc:	41af      	sbcs	r7, r5
    1cce:	40dc      	lsrs	r4, r3
    1cd0:	4337      	orrs	r7, r6
    1cd2:	1bd7      	subs	r7, r2, r7
    1cd4:	42ba      	cmp	r2, r7
    1cd6:	4192      	sbcs	r2, r2
    1cd8:	1b0c      	subs	r4, r1, r4
    1cda:	4252      	negs	r2, r2
    1cdc:	1aa4      	subs	r4, r4, r2
    1cde:	0006      	movs	r6, r0
    1ce0:	46d8      	mov	r8, fp
    1ce2:	e6a3      	b.n	1a2c <__aeabi_dadd+0xb0>
    1ce4:	4664      	mov	r4, ip
    1ce6:	4667      	mov	r7, ip
    1ce8:	432c      	orrs	r4, r5
    1cea:	d000      	beq.n	1cee <__aeabi_dadd+0x372>
    1cec:	e6a2      	b.n	1a34 <__aeabi_dadd+0xb8>
    1cee:	2500      	movs	r5, #0
    1cf0:	2600      	movs	r6, #0
    1cf2:	2700      	movs	r7, #0
    1cf4:	e706      	b.n	1b04 <__aeabi_dadd+0x188>
    1cf6:	001e      	movs	r6, r3
    1cf8:	e6c4      	b.n	1a84 <__aeabi_dadd+0x108>
    1cfa:	46c0      	nop			; (mov r8, r8)
    1cfc:	000007ff 	.word	0x000007ff
    1d00:	ff7fffff 	.word	0xff7fffff
    1d04:	800fffff 	.word	0x800fffff
    1d08:	2b1f      	cmp	r3, #31
    1d0a:	dc63      	bgt.n	1dd4 <__aeabi_dadd+0x458>
    1d0c:	2020      	movs	r0, #32
    1d0e:	1ac3      	subs	r3, r0, r3
    1d10:	0008      	movs	r0, r1
    1d12:	4098      	lsls	r0, r3
    1d14:	469c      	mov	ip, r3
    1d16:	4683      	mov	fp, r0
    1d18:	4653      	mov	r3, sl
    1d1a:	0010      	movs	r0, r2
    1d1c:	40d8      	lsrs	r0, r3
    1d1e:	0003      	movs	r3, r0
    1d20:	4658      	mov	r0, fp
    1d22:	4318      	orrs	r0, r3
    1d24:	4663      	mov	r3, ip
    1d26:	409a      	lsls	r2, r3
    1d28:	1e53      	subs	r3, r2, #1
    1d2a:	419a      	sbcs	r2, r3
    1d2c:	4653      	mov	r3, sl
    1d2e:	4302      	orrs	r2, r0
    1d30:	40d9      	lsrs	r1, r3
    1d32:	e703      	b.n	1b3c <__aeabi_dadd+0x1c0>
    1d34:	0026      	movs	r6, r4
    1d36:	433e      	orrs	r6, r7
    1d38:	d006      	beq.n	1d48 <__aeabi_dadd+0x3cc>
    1d3a:	43eb      	mvns	r3, r5
    1d3c:	4699      	mov	r9, r3
    1d3e:	2b00      	cmp	r3, #0
    1d40:	d0c7      	beq.n	1cd2 <__aeabi_dadd+0x356>
    1d42:	4e94      	ldr	r6, [pc, #592]	; (1f94 <__aeabi_dadd+0x618>)
    1d44:	42b0      	cmp	r0, r6
    1d46:	d1ac      	bne.n	1ca2 <__aeabi_dadd+0x326>
    1d48:	000c      	movs	r4, r1
    1d4a:	0017      	movs	r7, r2
    1d4c:	0006      	movs	r6, r0
    1d4e:	46d8      	mov	r8, fp
    1d50:	e698      	b.n	1a84 <__aeabi_dadd+0x108>
    1d52:	4b90      	ldr	r3, [pc, #576]	; (1f94 <__aeabi_dadd+0x618>)
    1d54:	459a      	cmp	sl, r3
    1d56:	d00b      	beq.n	1d70 <__aeabi_dadd+0x3f4>
    1d58:	4682      	mov	sl, r0
    1d5a:	e6e7      	b.n	1b2c <__aeabi_dadd+0x1b0>
    1d5c:	2800      	cmp	r0, #0
    1d5e:	d000      	beq.n	1d62 <__aeabi_dadd+0x3e6>
    1d60:	e09e      	b.n	1ea0 <__aeabi_dadd+0x524>
    1d62:	0018      	movs	r0, r3
    1d64:	4310      	orrs	r0, r2
    1d66:	d100      	bne.n	1d6a <__aeabi_dadd+0x3ee>
    1d68:	e0e9      	b.n	1f3e <__aeabi_dadd+0x5c2>
    1d6a:	001c      	movs	r4, r3
    1d6c:	0017      	movs	r7, r2
    1d6e:	46d8      	mov	r8, fp
    1d70:	4e88      	ldr	r6, [pc, #544]	; (1f94 <__aeabi_dadd+0x618>)
    1d72:	e687      	b.n	1a84 <__aeabi_dadd+0x108>
    1d74:	2500      	movs	r5, #0
    1d76:	e772      	b.n	1c5e <__aeabi_dadd+0x2e2>
    1d78:	2100      	movs	r1, #0
    1d7a:	e782      	b.n	1c82 <__aeabi_dadd+0x306>
    1d7c:	0023      	movs	r3, r4
    1d7e:	433b      	orrs	r3, r7
    1d80:	2e00      	cmp	r6, #0
    1d82:	d000      	beq.n	1d86 <__aeabi_dadd+0x40a>
    1d84:	e0ab      	b.n	1ede <__aeabi_dadd+0x562>
    1d86:	2b00      	cmp	r3, #0
    1d88:	d100      	bne.n	1d8c <__aeabi_dadd+0x410>
    1d8a:	e0e7      	b.n	1f5c <__aeabi_dadd+0x5e0>
    1d8c:	000b      	movs	r3, r1
    1d8e:	4313      	orrs	r3, r2
    1d90:	d100      	bne.n	1d94 <__aeabi_dadd+0x418>
    1d92:	e677      	b.n	1a84 <__aeabi_dadd+0x108>
    1d94:	18ba      	adds	r2, r7, r2
    1d96:	42ba      	cmp	r2, r7
    1d98:	41bf      	sbcs	r7, r7
    1d9a:	1864      	adds	r4, r4, r1
    1d9c:	427f      	negs	r7, r7
    1d9e:	19e4      	adds	r4, r4, r7
    1da0:	0223      	lsls	r3, r4, #8
    1da2:	d400      	bmi.n	1da6 <__aeabi_dadd+0x42a>
    1da4:	e0f2      	b.n	1f8c <__aeabi_dadd+0x610>
    1da6:	4b7c      	ldr	r3, [pc, #496]	; (1f98 <__aeabi_dadd+0x61c>)
    1da8:	0017      	movs	r7, r2
    1daa:	401c      	ands	r4, r3
    1dac:	0006      	movs	r6, r0
    1dae:	e669      	b.n	1a84 <__aeabi_dadd+0x108>
    1db0:	0020      	movs	r0, r4
    1db2:	4338      	orrs	r0, r7
    1db4:	2e00      	cmp	r6, #0
    1db6:	d1d1      	bne.n	1d5c <__aeabi_dadd+0x3e0>
    1db8:	2800      	cmp	r0, #0
    1dba:	d15b      	bne.n	1e74 <__aeabi_dadd+0x4f8>
    1dbc:	001c      	movs	r4, r3
    1dbe:	4314      	orrs	r4, r2
    1dc0:	d100      	bne.n	1dc4 <__aeabi_dadd+0x448>
    1dc2:	e0a8      	b.n	1f16 <__aeabi_dadd+0x59a>
    1dc4:	001c      	movs	r4, r3
    1dc6:	0017      	movs	r7, r2
    1dc8:	46d8      	mov	r8, fp
    1dca:	e65b      	b.n	1a84 <__aeabi_dadd+0x108>
    1dcc:	0006      	movs	r6, r0
    1dce:	2400      	movs	r4, #0
    1dd0:	2700      	movs	r7, #0
    1dd2:	e697      	b.n	1b04 <__aeabi_dadd+0x188>
    1dd4:	4650      	mov	r0, sl
    1dd6:	000b      	movs	r3, r1
    1dd8:	3820      	subs	r0, #32
    1dda:	40c3      	lsrs	r3, r0
    1ddc:	4699      	mov	r9, r3
    1dde:	4653      	mov	r3, sl
    1de0:	2b20      	cmp	r3, #32
    1de2:	d100      	bne.n	1de6 <__aeabi_dadd+0x46a>
    1de4:	e095      	b.n	1f12 <__aeabi_dadd+0x596>
    1de6:	2340      	movs	r3, #64	; 0x40
    1de8:	4650      	mov	r0, sl
    1dea:	1a1b      	subs	r3, r3, r0
    1dec:	4099      	lsls	r1, r3
    1dee:	430a      	orrs	r2, r1
    1df0:	1e51      	subs	r1, r2, #1
    1df2:	418a      	sbcs	r2, r1
    1df4:	464b      	mov	r3, r9
    1df6:	2100      	movs	r1, #0
    1df8:	431a      	orrs	r2, r3
    1dfa:	e69f      	b.n	1b3c <__aeabi_dadd+0x1c0>
    1dfc:	2e00      	cmp	r6, #0
    1dfe:	d130      	bne.n	1e62 <__aeabi_dadd+0x4e6>
    1e00:	0026      	movs	r6, r4
    1e02:	433e      	orrs	r6, r7
    1e04:	d067      	beq.n	1ed6 <__aeabi_dadd+0x55a>
    1e06:	43db      	mvns	r3, r3
    1e08:	469a      	mov	sl, r3
    1e0a:	2b00      	cmp	r3, #0
    1e0c:	d01c      	beq.n	1e48 <__aeabi_dadd+0x4cc>
    1e0e:	4e61      	ldr	r6, [pc, #388]	; (1f94 <__aeabi_dadd+0x618>)
    1e10:	42b0      	cmp	r0, r6
    1e12:	d060      	beq.n	1ed6 <__aeabi_dadd+0x55a>
    1e14:	4653      	mov	r3, sl
    1e16:	2b38      	cmp	r3, #56	; 0x38
    1e18:	dd00      	ble.n	1e1c <__aeabi_dadd+0x4a0>
    1e1a:	e096      	b.n	1f4a <__aeabi_dadd+0x5ce>
    1e1c:	2b1f      	cmp	r3, #31
    1e1e:	dd00      	ble.n	1e22 <__aeabi_dadd+0x4a6>
    1e20:	e09f      	b.n	1f62 <__aeabi_dadd+0x5e6>
    1e22:	2620      	movs	r6, #32
    1e24:	1af3      	subs	r3, r6, r3
    1e26:	0026      	movs	r6, r4
    1e28:	409e      	lsls	r6, r3
    1e2a:	469c      	mov	ip, r3
    1e2c:	46b3      	mov	fp, r6
    1e2e:	4653      	mov	r3, sl
    1e30:	003e      	movs	r6, r7
    1e32:	40de      	lsrs	r6, r3
    1e34:	0033      	movs	r3, r6
    1e36:	465e      	mov	r6, fp
    1e38:	431e      	orrs	r6, r3
    1e3a:	4663      	mov	r3, ip
    1e3c:	409f      	lsls	r7, r3
    1e3e:	1e7b      	subs	r3, r7, #1
    1e40:	419f      	sbcs	r7, r3
    1e42:	4653      	mov	r3, sl
    1e44:	40dc      	lsrs	r4, r3
    1e46:	4337      	orrs	r7, r6
    1e48:	18bf      	adds	r7, r7, r2
    1e4a:	4297      	cmp	r7, r2
    1e4c:	4192      	sbcs	r2, r2
    1e4e:	1864      	adds	r4, r4, r1
    1e50:	4252      	negs	r2, r2
    1e52:	18a4      	adds	r4, r4, r2
    1e54:	0006      	movs	r6, r0
    1e56:	e678      	b.n	1b4a <__aeabi_dadd+0x1ce>
    1e58:	4327      	orrs	r7, r4
    1e5a:	1e7c      	subs	r4, r7, #1
    1e5c:	41a7      	sbcs	r7, r4
    1e5e:	2400      	movs	r4, #0
    1e60:	e737      	b.n	1cd2 <__aeabi_dadd+0x356>
    1e62:	4e4c      	ldr	r6, [pc, #304]	; (1f94 <__aeabi_dadd+0x618>)
    1e64:	42b0      	cmp	r0, r6
    1e66:	d036      	beq.n	1ed6 <__aeabi_dadd+0x55a>
    1e68:	2680      	movs	r6, #128	; 0x80
    1e6a:	425b      	negs	r3, r3
    1e6c:	0436      	lsls	r6, r6, #16
    1e6e:	469a      	mov	sl, r3
    1e70:	4334      	orrs	r4, r6
    1e72:	e7cf      	b.n	1e14 <__aeabi_dadd+0x498>
    1e74:	0018      	movs	r0, r3
    1e76:	4310      	orrs	r0, r2
    1e78:	d100      	bne.n	1e7c <__aeabi_dadd+0x500>
    1e7a:	e603      	b.n	1a84 <__aeabi_dadd+0x108>
    1e7c:	1ab8      	subs	r0, r7, r2
    1e7e:	4684      	mov	ip, r0
    1e80:	4567      	cmp	r7, ip
    1e82:	41ad      	sbcs	r5, r5
    1e84:	1ae0      	subs	r0, r4, r3
    1e86:	426d      	negs	r5, r5
    1e88:	1b40      	subs	r0, r0, r5
    1e8a:	0205      	lsls	r5, r0, #8
    1e8c:	d400      	bmi.n	1e90 <__aeabi_dadd+0x514>
    1e8e:	e62c      	b.n	1aea <__aeabi_dadd+0x16e>
    1e90:	1bd7      	subs	r7, r2, r7
    1e92:	42ba      	cmp	r2, r7
    1e94:	4192      	sbcs	r2, r2
    1e96:	1b1c      	subs	r4, r3, r4
    1e98:	4252      	negs	r2, r2
    1e9a:	1aa4      	subs	r4, r4, r2
    1e9c:	46d8      	mov	r8, fp
    1e9e:	e5f1      	b.n	1a84 <__aeabi_dadd+0x108>
    1ea0:	0018      	movs	r0, r3
    1ea2:	4310      	orrs	r0, r2
    1ea4:	d100      	bne.n	1ea8 <__aeabi_dadd+0x52c>
    1ea6:	e763      	b.n	1d70 <__aeabi_dadd+0x3f4>
    1ea8:	08f8      	lsrs	r0, r7, #3
    1eaa:	0767      	lsls	r7, r4, #29
    1eac:	4307      	orrs	r7, r0
    1eae:	2080      	movs	r0, #128	; 0x80
    1eb0:	08e4      	lsrs	r4, r4, #3
    1eb2:	0300      	lsls	r0, r0, #12
    1eb4:	4204      	tst	r4, r0
    1eb6:	d008      	beq.n	1eca <__aeabi_dadd+0x54e>
    1eb8:	08dd      	lsrs	r5, r3, #3
    1eba:	4205      	tst	r5, r0
    1ebc:	d105      	bne.n	1eca <__aeabi_dadd+0x54e>
    1ebe:	08d2      	lsrs	r2, r2, #3
    1ec0:	0759      	lsls	r1, r3, #29
    1ec2:	4311      	orrs	r1, r2
    1ec4:	000f      	movs	r7, r1
    1ec6:	002c      	movs	r4, r5
    1ec8:	46d8      	mov	r8, fp
    1eca:	0f7b      	lsrs	r3, r7, #29
    1ecc:	00e4      	lsls	r4, r4, #3
    1ece:	431c      	orrs	r4, r3
    1ed0:	00ff      	lsls	r7, r7, #3
    1ed2:	4e30      	ldr	r6, [pc, #192]	; (1f94 <__aeabi_dadd+0x618>)
    1ed4:	e5d6      	b.n	1a84 <__aeabi_dadd+0x108>
    1ed6:	000c      	movs	r4, r1
    1ed8:	0017      	movs	r7, r2
    1eda:	0006      	movs	r6, r0
    1edc:	e5d2      	b.n	1a84 <__aeabi_dadd+0x108>
    1ede:	2b00      	cmp	r3, #0
    1ee0:	d038      	beq.n	1f54 <__aeabi_dadd+0x5d8>
    1ee2:	000b      	movs	r3, r1
    1ee4:	4313      	orrs	r3, r2
    1ee6:	d100      	bne.n	1eea <__aeabi_dadd+0x56e>
    1ee8:	e742      	b.n	1d70 <__aeabi_dadd+0x3f4>
    1eea:	08f8      	lsrs	r0, r7, #3
    1eec:	0767      	lsls	r7, r4, #29
    1eee:	4307      	orrs	r7, r0
    1ef0:	2080      	movs	r0, #128	; 0x80
    1ef2:	08e4      	lsrs	r4, r4, #3
    1ef4:	0300      	lsls	r0, r0, #12
    1ef6:	4204      	tst	r4, r0
    1ef8:	d0e7      	beq.n	1eca <__aeabi_dadd+0x54e>
    1efa:	08cb      	lsrs	r3, r1, #3
    1efc:	4203      	tst	r3, r0
    1efe:	d1e4      	bne.n	1eca <__aeabi_dadd+0x54e>
    1f00:	08d2      	lsrs	r2, r2, #3
    1f02:	0749      	lsls	r1, r1, #29
    1f04:	4311      	orrs	r1, r2
    1f06:	000f      	movs	r7, r1
    1f08:	001c      	movs	r4, r3
    1f0a:	e7de      	b.n	1eca <__aeabi_dadd+0x54e>
    1f0c:	2700      	movs	r7, #0
    1f0e:	2400      	movs	r4, #0
    1f10:	e5d5      	b.n	1abe <__aeabi_dadd+0x142>
    1f12:	2100      	movs	r1, #0
    1f14:	e76b      	b.n	1dee <__aeabi_dadd+0x472>
    1f16:	2500      	movs	r5, #0
    1f18:	2700      	movs	r7, #0
    1f1a:	e5f3      	b.n	1b04 <__aeabi_dadd+0x188>
    1f1c:	464e      	mov	r6, r9
    1f1e:	0025      	movs	r5, r4
    1f20:	3e20      	subs	r6, #32
    1f22:	40f5      	lsrs	r5, r6
    1f24:	464b      	mov	r3, r9
    1f26:	002e      	movs	r6, r5
    1f28:	2b20      	cmp	r3, #32
    1f2a:	d02d      	beq.n	1f88 <__aeabi_dadd+0x60c>
    1f2c:	2540      	movs	r5, #64	; 0x40
    1f2e:	1aed      	subs	r5, r5, r3
    1f30:	40ac      	lsls	r4, r5
    1f32:	4327      	orrs	r7, r4
    1f34:	1e7c      	subs	r4, r7, #1
    1f36:	41a7      	sbcs	r7, r4
    1f38:	2400      	movs	r4, #0
    1f3a:	4337      	orrs	r7, r6
    1f3c:	e6c9      	b.n	1cd2 <__aeabi_dadd+0x356>
    1f3e:	2480      	movs	r4, #128	; 0x80
    1f40:	2500      	movs	r5, #0
    1f42:	0324      	lsls	r4, r4, #12
    1f44:	4e13      	ldr	r6, [pc, #76]	; (1f94 <__aeabi_dadd+0x618>)
    1f46:	2700      	movs	r7, #0
    1f48:	e5dc      	b.n	1b04 <__aeabi_dadd+0x188>
    1f4a:	4327      	orrs	r7, r4
    1f4c:	1e7c      	subs	r4, r7, #1
    1f4e:	41a7      	sbcs	r7, r4
    1f50:	2400      	movs	r4, #0
    1f52:	e779      	b.n	1e48 <__aeabi_dadd+0x4cc>
    1f54:	000c      	movs	r4, r1
    1f56:	0017      	movs	r7, r2
    1f58:	4e0e      	ldr	r6, [pc, #56]	; (1f94 <__aeabi_dadd+0x618>)
    1f5a:	e593      	b.n	1a84 <__aeabi_dadd+0x108>
    1f5c:	000c      	movs	r4, r1
    1f5e:	0017      	movs	r7, r2
    1f60:	e590      	b.n	1a84 <__aeabi_dadd+0x108>
    1f62:	4656      	mov	r6, sl
    1f64:	0023      	movs	r3, r4
    1f66:	3e20      	subs	r6, #32
    1f68:	40f3      	lsrs	r3, r6
    1f6a:	4699      	mov	r9, r3
    1f6c:	4653      	mov	r3, sl
    1f6e:	2b20      	cmp	r3, #32
    1f70:	d00e      	beq.n	1f90 <__aeabi_dadd+0x614>
    1f72:	2340      	movs	r3, #64	; 0x40
    1f74:	4656      	mov	r6, sl
    1f76:	1b9b      	subs	r3, r3, r6
    1f78:	409c      	lsls	r4, r3
    1f7a:	4327      	orrs	r7, r4
    1f7c:	1e7c      	subs	r4, r7, #1
    1f7e:	41a7      	sbcs	r7, r4
    1f80:	464b      	mov	r3, r9
    1f82:	2400      	movs	r4, #0
    1f84:	431f      	orrs	r7, r3
    1f86:	e75f      	b.n	1e48 <__aeabi_dadd+0x4cc>
    1f88:	2400      	movs	r4, #0
    1f8a:	e7d2      	b.n	1f32 <__aeabi_dadd+0x5b6>
    1f8c:	0017      	movs	r7, r2
    1f8e:	e5b2      	b.n	1af6 <__aeabi_dadd+0x17a>
    1f90:	2400      	movs	r4, #0
    1f92:	e7f2      	b.n	1f7a <__aeabi_dadd+0x5fe>
    1f94:	000007ff 	.word	0x000007ff
    1f98:	ff7fffff 	.word	0xff7fffff

00001f9c <__aeabi_ddiv>:
    1f9c:	b5f0      	push	{r4, r5, r6, r7, lr}
    1f9e:	4657      	mov	r7, sl
    1fa0:	4645      	mov	r5, r8
    1fa2:	46de      	mov	lr, fp
    1fa4:	464e      	mov	r6, r9
    1fa6:	b5e0      	push	{r5, r6, r7, lr}
    1fa8:	004c      	lsls	r4, r1, #1
    1faa:	030e      	lsls	r6, r1, #12
    1fac:	b087      	sub	sp, #28
    1fae:	4683      	mov	fp, r0
    1fb0:	4692      	mov	sl, r2
    1fb2:	001d      	movs	r5, r3
    1fb4:	4680      	mov	r8, r0
    1fb6:	0b36      	lsrs	r6, r6, #12
    1fb8:	0d64      	lsrs	r4, r4, #21
    1fba:	0fcf      	lsrs	r7, r1, #31
    1fbc:	2c00      	cmp	r4, #0
    1fbe:	d04f      	beq.n	2060 <STACK_SIZE+0x60>
    1fc0:	4b6f      	ldr	r3, [pc, #444]	; (2180 <STACK_SIZE+0x180>)
    1fc2:	429c      	cmp	r4, r3
    1fc4:	d035      	beq.n	2032 <STACK_SIZE+0x32>
    1fc6:	2380      	movs	r3, #128	; 0x80
    1fc8:	0f42      	lsrs	r2, r0, #29
    1fca:	041b      	lsls	r3, r3, #16
    1fcc:	00f6      	lsls	r6, r6, #3
    1fce:	4313      	orrs	r3, r2
    1fd0:	4333      	orrs	r3, r6
    1fd2:	4699      	mov	r9, r3
    1fd4:	00c3      	lsls	r3, r0, #3
    1fd6:	4698      	mov	r8, r3
    1fd8:	4b6a      	ldr	r3, [pc, #424]	; (2184 <STACK_SIZE+0x184>)
    1fda:	2600      	movs	r6, #0
    1fdc:	469c      	mov	ip, r3
    1fde:	2300      	movs	r3, #0
    1fe0:	4464      	add	r4, ip
    1fe2:	9303      	str	r3, [sp, #12]
    1fe4:	032b      	lsls	r3, r5, #12
    1fe6:	0b1b      	lsrs	r3, r3, #12
    1fe8:	469b      	mov	fp, r3
    1fea:	006b      	lsls	r3, r5, #1
    1fec:	0fed      	lsrs	r5, r5, #31
    1fee:	4650      	mov	r0, sl
    1ff0:	0d5b      	lsrs	r3, r3, #21
    1ff2:	9501      	str	r5, [sp, #4]
    1ff4:	d05e      	beq.n	20b4 <STACK_SIZE+0xb4>
    1ff6:	4a62      	ldr	r2, [pc, #392]	; (2180 <STACK_SIZE+0x180>)
    1ff8:	4293      	cmp	r3, r2
    1ffa:	d053      	beq.n	20a4 <STACK_SIZE+0xa4>
    1ffc:	465a      	mov	r2, fp
    1ffe:	00d1      	lsls	r1, r2, #3
    2000:	2280      	movs	r2, #128	; 0x80
    2002:	0f40      	lsrs	r0, r0, #29
    2004:	0412      	lsls	r2, r2, #16
    2006:	4302      	orrs	r2, r0
    2008:	430a      	orrs	r2, r1
    200a:	4693      	mov	fp, r2
    200c:	4652      	mov	r2, sl
    200e:	00d1      	lsls	r1, r2, #3
    2010:	4a5c      	ldr	r2, [pc, #368]	; (2184 <STACK_SIZE+0x184>)
    2012:	4694      	mov	ip, r2
    2014:	2200      	movs	r2, #0
    2016:	4463      	add	r3, ip
    2018:	0038      	movs	r0, r7
    201a:	4068      	eors	r0, r5
    201c:	4684      	mov	ip, r0
    201e:	9002      	str	r0, [sp, #8]
    2020:	1ae4      	subs	r4, r4, r3
    2022:	4316      	orrs	r6, r2
    2024:	2e0f      	cmp	r6, #15
    2026:	d900      	bls.n	202a <STACK_SIZE+0x2a>
    2028:	e0b4      	b.n	2194 <STACK_SIZE+0x194>
    202a:	4b57      	ldr	r3, [pc, #348]	; (2188 <STACK_SIZE+0x188>)
    202c:	00b6      	lsls	r6, r6, #2
    202e:	599b      	ldr	r3, [r3, r6]
    2030:	469f      	mov	pc, r3
    2032:	0003      	movs	r3, r0
    2034:	4333      	orrs	r3, r6
    2036:	4699      	mov	r9, r3
    2038:	d16c      	bne.n	2114 <STACK_SIZE+0x114>
    203a:	2300      	movs	r3, #0
    203c:	4698      	mov	r8, r3
    203e:	3302      	adds	r3, #2
    2040:	2608      	movs	r6, #8
    2042:	9303      	str	r3, [sp, #12]
    2044:	e7ce      	b.n	1fe4 <__aeabi_ddiv+0x48>
    2046:	46cb      	mov	fp, r9
    2048:	4641      	mov	r1, r8
    204a:	9a03      	ldr	r2, [sp, #12]
    204c:	9701      	str	r7, [sp, #4]
    204e:	2a02      	cmp	r2, #2
    2050:	d165      	bne.n	211e <STACK_SIZE+0x11e>
    2052:	9b01      	ldr	r3, [sp, #4]
    2054:	4c4a      	ldr	r4, [pc, #296]	; (2180 <STACK_SIZE+0x180>)
    2056:	469c      	mov	ip, r3
    2058:	2300      	movs	r3, #0
    205a:	2200      	movs	r2, #0
    205c:	4698      	mov	r8, r3
    205e:	e06b      	b.n	2138 <STACK_SIZE+0x138>
    2060:	0003      	movs	r3, r0
    2062:	4333      	orrs	r3, r6
    2064:	4699      	mov	r9, r3
    2066:	d04e      	beq.n	2106 <STACK_SIZE+0x106>
    2068:	2e00      	cmp	r6, #0
    206a:	d100      	bne.n	206e <STACK_SIZE+0x6e>
    206c:	e1bc      	b.n	23e8 <STACK_SIZE+0x3e8>
    206e:	0030      	movs	r0, r6
    2070:	f001 f8ca 	bl	3208 <__clzsi2>
    2074:	0003      	movs	r3, r0
    2076:	3b0b      	subs	r3, #11
    2078:	2b1c      	cmp	r3, #28
    207a:	dd00      	ble.n	207e <STACK_SIZE+0x7e>
    207c:	e1ac      	b.n	23d8 <STACK_SIZE+0x3d8>
    207e:	221d      	movs	r2, #29
    2080:	1ad3      	subs	r3, r2, r3
    2082:	465a      	mov	r2, fp
    2084:	0001      	movs	r1, r0
    2086:	40da      	lsrs	r2, r3
    2088:	3908      	subs	r1, #8
    208a:	408e      	lsls	r6, r1
    208c:	0013      	movs	r3, r2
    208e:	4333      	orrs	r3, r6
    2090:	4699      	mov	r9, r3
    2092:	465b      	mov	r3, fp
    2094:	408b      	lsls	r3, r1
    2096:	4698      	mov	r8, r3
    2098:	2300      	movs	r3, #0
    209a:	4c3c      	ldr	r4, [pc, #240]	; (218c <STACK_SIZE+0x18c>)
    209c:	2600      	movs	r6, #0
    209e:	1a24      	subs	r4, r4, r0
    20a0:	9303      	str	r3, [sp, #12]
    20a2:	e79f      	b.n	1fe4 <__aeabi_ddiv+0x48>
    20a4:	4651      	mov	r1, sl
    20a6:	465a      	mov	r2, fp
    20a8:	4311      	orrs	r1, r2
    20aa:	d129      	bne.n	2100 <STACK_SIZE+0x100>
    20ac:	2200      	movs	r2, #0
    20ae:	4693      	mov	fp, r2
    20b0:	3202      	adds	r2, #2
    20b2:	e7b1      	b.n	2018 <STACK_SIZE+0x18>
    20b4:	4659      	mov	r1, fp
    20b6:	4301      	orrs	r1, r0
    20b8:	d01e      	beq.n	20f8 <STACK_SIZE+0xf8>
    20ba:	465b      	mov	r3, fp
    20bc:	2b00      	cmp	r3, #0
    20be:	d100      	bne.n	20c2 <STACK_SIZE+0xc2>
    20c0:	e19e      	b.n	2400 <STACK_SIZE+0x400>
    20c2:	4658      	mov	r0, fp
    20c4:	f001 f8a0 	bl	3208 <__clzsi2>
    20c8:	0003      	movs	r3, r0
    20ca:	3b0b      	subs	r3, #11
    20cc:	2b1c      	cmp	r3, #28
    20ce:	dd00      	ble.n	20d2 <STACK_SIZE+0xd2>
    20d0:	e18f      	b.n	23f2 <STACK_SIZE+0x3f2>
    20d2:	0002      	movs	r2, r0
    20d4:	4659      	mov	r1, fp
    20d6:	3a08      	subs	r2, #8
    20d8:	4091      	lsls	r1, r2
    20da:	468b      	mov	fp, r1
    20dc:	211d      	movs	r1, #29
    20de:	1acb      	subs	r3, r1, r3
    20e0:	4651      	mov	r1, sl
    20e2:	40d9      	lsrs	r1, r3
    20e4:	000b      	movs	r3, r1
    20e6:	4659      	mov	r1, fp
    20e8:	430b      	orrs	r3, r1
    20ea:	4651      	mov	r1, sl
    20ec:	469b      	mov	fp, r3
    20ee:	4091      	lsls	r1, r2
    20f0:	4b26      	ldr	r3, [pc, #152]	; (218c <STACK_SIZE+0x18c>)
    20f2:	2200      	movs	r2, #0
    20f4:	1a1b      	subs	r3, r3, r0
    20f6:	e78f      	b.n	2018 <STACK_SIZE+0x18>
    20f8:	2300      	movs	r3, #0
    20fa:	2201      	movs	r2, #1
    20fc:	469b      	mov	fp, r3
    20fe:	e78b      	b.n	2018 <STACK_SIZE+0x18>
    2100:	4651      	mov	r1, sl
    2102:	2203      	movs	r2, #3
    2104:	e788      	b.n	2018 <STACK_SIZE+0x18>
    2106:	2300      	movs	r3, #0
    2108:	4698      	mov	r8, r3
    210a:	3301      	adds	r3, #1
    210c:	2604      	movs	r6, #4
    210e:	2400      	movs	r4, #0
    2110:	9303      	str	r3, [sp, #12]
    2112:	e767      	b.n	1fe4 <__aeabi_ddiv+0x48>
    2114:	2303      	movs	r3, #3
    2116:	46b1      	mov	r9, r6
    2118:	9303      	str	r3, [sp, #12]
    211a:	260c      	movs	r6, #12
    211c:	e762      	b.n	1fe4 <__aeabi_ddiv+0x48>
    211e:	2a03      	cmp	r2, #3
    2120:	d100      	bne.n	2124 <STACK_SIZE+0x124>
    2122:	e25c      	b.n	25de <STACK_SIZE+0x5de>
    2124:	9b01      	ldr	r3, [sp, #4]
    2126:	2a01      	cmp	r2, #1
    2128:	d000      	beq.n	212c <STACK_SIZE+0x12c>
    212a:	e1e4      	b.n	24f6 <STACK_SIZE+0x4f6>
    212c:	4013      	ands	r3, r2
    212e:	469c      	mov	ip, r3
    2130:	2300      	movs	r3, #0
    2132:	2400      	movs	r4, #0
    2134:	2200      	movs	r2, #0
    2136:	4698      	mov	r8, r3
    2138:	2100      	movs	r1, #0
    213a:	0312      	lsls	r2, r2, #12
    213c:	0b13      	lsrs	r3, r2, #12
    213e:	0d0a      	lsrs	r2, r1, #20
    2140:	0512      	lsls	r2, r2, #20
    2142:	431a      	orrs	r2, r3
    2144:	0523      	lsls	r3, r4, #20
    2146:	4c12      	ldr	r4, [pc, #72]	; (2190 <STACK_SIZE+0x190>)
    2148:	4640      	mov	r0, r8
    214a:	4022      	ands	r2, r4
    214c:	4313      	orrs	r3, r2
    214e:	4662      	mov	r2, ip
    2150:	005b      	lsls	r3, r3, #1
    2152:	07d2      	lsls	r2, r2, #31
    2154:	085b      	lsrs	r3, r3, #1
    2156:	4313      	orrs	r3, r2
    2158:	0019      	movs	r1, r3
    215a:	b007      	add	sp, #28
    215c:	bc3c      	pop	{r2, r3, r4, r5}
    215e:	4690      	mov	r8, r2
    2160:	4699      	mov	r9, r3
    2162:	46a2      	mov	sl, r4
    2164:	46ab      	mov	fp, r5
    2166:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2168:	2300      	movs	r3, #0
    216a:	2280      	movs	r2, #128	; 0x80
    216c:	469c      	mov	ip, r3
    216e:	0312      	lsls	r2, r2, #12
    2170:	4698      	mov	r8, r3
    2172:	4c03      	ldr	r4, [pc, #12]	; (2180 <STACK_SIZE+0x180>)
    2174:	e7e0      	b.n	2138 <STACK_SIZE+0x138>
    2176:	2300      	movs	r3, #0
    2178:	4c01      	ldr	r4, [pc, #4]	; (2180 <STACK_SIZE+0x180>)
    217a:	2200      	movs	r2, #0
    217c:	4698      	mov	r8, r3
    217e:	e7db      	b.n	2138 <STACK_SIZE+0x138>
    2180:	000007ff 	.word	0x000007ff
    2184:	fffffc01 	.word	0xfffffc01
    2188:	000034b8 	.word	0x000034b8
    218c:	fffffc0d 	.word	0xfffffc0d
    2190:	800fffff 	.word	0x800fffff
    2194:	45d9      	cmp	r9, fp
    2196:	d900      	bls.n	219a <STACK_SIZE+0x19a>
    2198:	e139      	b.n	240e <STACK_SIZE+0x40e>
    219a:	d100      	bne.n	219e <STACK_SIZE+0x19e>
    219c:	e134      	b.n	2408 <STACK_SIZE+0x408>
    219e:	2300      	movs	r3, #0
    21a0:	4646      	mov	r6, r8
    21a2:	464d      	mov	r5, r9
    21a4:	469a      	mov	sl, r3
    21a6:	3c01      	subs	r4, #1
    21a8:	465b      	mov	r3, fp
    21aa:	0e0a      	lsrs	r2, r1, #24
    21ac:	021b      	lsls	r3, r3, #8
    21ae:	431a      	orrs	r2, r3
    21b0:	020b      	lsls	r3, r1, #8
    21b2:	0c17      	lsrs	r7, r2, #16
    21b4:	9303      	str	r3, [sp, #12]
    21b6:	0413      	lsls	r3, r2, #16
    21b8:	0c1b      	lsrs	r3, r3, #16
    21ba:	0039      	movs	r1, r7
    21bc:	0028      	movs	r0, r5
    21be:	4690      	mov	r8, r2
    21c0:	9301      	str	r3, [sp, #4]
    21c2:	f7ff fa3b 	bl	163c <__udivsi3>
    21c6:	0002      	movs	r2, r0
    21c8:	9b01      	ldr	r3, [sp, #4]
    21ca:	4683      	mov	fp, r0
    21cc:	435a      	muls	r2, r3
    21ce:	0028      	movs	r0, r5
    21d0:	0039      	movs	r1, r7
    21d2:	4691      	mov	r9, r2
    21d4:	f7ff fab8 	bl	1748 <__aeabi_uidivmod>
    21d8:	0c35      	lsrs	r5, r6, #16
    21da:	0409      	lsls	r1, r1, #16
    21dc:	430d      	orrs	r5, r1
    21de:	45a9      	cmp	r9, r5
    21e0:	d90d      	bls.n	21fe <STACK_SIZE+0x1fe>
    21e2:	465b      	mov	r3, fp
    21e4:	4445      	add	r5, r8
    21e6:	3b01      	subs	r3, #1
    21e8:	45a8      	cmp	r8, r5
    21ea:	d900      	bls.n	21ee <STACK_SIZE+0x1ee>
    21ec:	e13a      	b.n	2464 <STACK_SIZE+0x464>
    21ee:	45a9      	cmp	r9, r5
    21f0:	d800      	bhi.n	21f4 <STACK_SIZE+0x1f4>
    21f2:	e137      	b.n	2464 <STACK_SIZE+0x464>
    21f4:	2302      	movs	r3, #2
    21f6:	425b      	negs	r3, r3
    21f8:	469c      	mov	ip, r3
    21fa:	4445      	add	r5, r8
    21fc:	44e3      	add	fp, ip
    21fe:	464b      	mov	r3, r9
    2200:	1aeb      	subs	r3, r5, r3
    2202:	0039      	movs	r1, r7
    2204:	0018      	movs	r0, r3
    2206:	9304      	str	r3, [sp, #16]
    2208:	f7ff fa18 	bl	163c <__udivsi3>
    220c:	9b01      	ldr	r3, [sp, #4]
    220e:	0005      	movs	r5, r0
    2210:	4343      	muls	r3, r0
    2212:	0039      	movs	r1, r7
    2214:	9804      	ldr	r0, [sp, #16]
    2216:	4699      	mov	r9, r3
    2218:	f7ff fa96 	bl	1748 <__aeabi_uidivmod>
    221c:	0433      	lsls	r3, r6, #16
    221e:	0409      	lsls	r1, r1, #16
    2220:	0c1b      	lsrs	r3, r3, #16
    2222:	430b      	orrs	r3, r1
    2224:	4599      	cmp	r9, r3
    2226:	d909      	bls.n	223c <STACK_SIZE+0x23c>
    2228:	4443      	add	r3, r8
    222a:	1e6a      	subs	r2, r5, #1
    222c:	4598      	cmp	r8, r3
    222e:	d900      	bls.n	2232 <STACK_SIZE+0x232>
    2230:	e11a      	b.n	2468 <STACK_SIZE+0x468>
    2232:	4599      	cmp	r9, r3
    2234:	d800      	bhi.n	2238 <STACK_SIZE+0x238>
    2236:	e117      	b.n	2468 <STACK_SIZE+0x468>
    2238:	3d02      	subs	r5, #2
    223a:	4443      	add	r3, r8
    223c:	464a      	mov	r2, r9
    223e:	1a9b      	subs	r3, r3, r2
    2240:	465a      	mov	r2, fp
    2242:	0412      	lsls	r2, r2, #16
    2244:	432a      	orrs	r2, r5
    2246:	9903      	ldr	r1, [sp, #12]
    2248:	4693      	mov	fp, r2
    224a:	0c10      	lsrs	r0, r2, #16
    224c:	0c0a      	lsrs	r2, r1, #16
    224e:	4691      	mov	r9, r2
    2250:	0409      	lsls	r1, r1, #16
    2252:	465a      	mov	r2, fp
    2254:	0c09      	lsrs	r1, r1, #16
    2256:	464e      	mov	r6, r9
    2258:	000d      	movs	r5, r1
    225a:	0412      	lsls	r2, r2, #16
    225c:	0c12      	lsrs	r2, r2, #16
    225e:	4345      	muls	r5, r0
    2260:	9105      	str	r1, [sp, #20]
    2262:	4351      	muls	r1, r2
    2264:	4372      	muls	r2, r6
    2266:	4370      	muls	r0, r6
    2268:	1952      	adds	r2, r2, r5
    226a:	0c0e      	lsrs	r6, r1, #16
    226c:	18b2      	adds	r2, r6, r2
    226e:	4295      	cmp	r5, r2
    2270:	d903      	bls.n	227a <STACK_SIZE+0x27a>
    2272:	2580      	movs	r5, #128	; 0x80
    2274:	026d      	lsls	r5, r5, #9
    2276:	46ac      	mov	ip, r5
    2278:	4460      	add	r0, ip
    227a:	0c15      	lsrs	r5, r2, #16
    227c:	0409      	lsls	r1, r1, #16
    227e:	0412      	lsls	r2, r2, #16
    2280:	0c09      	lsrs	r1, r1, #16
    2282:	1828      	adds	r0, r5, r0
    2284:	1852      	adds	r2, r2, r1
    2286:	4283      	cmp	r3, r0
    2288:	d200      	bcs.n	228c <STACK_SIZE+0x28c>
    228a:	e0ce      	b.n	242a <STACK_SIZE+0x42a>
    228c:	d100      	bne.n	2290 <STACK_SIZE+0x290>
    228e:	e0c8      	b.n	2422 <STACK_SIZE+0x422>
    2290:	1a1d      	subs	r5, r3, r0
    2292:	4653      	mov	r3, sl
    2294:	1a9e      	subs	r6, r3, r2
    2296:	45b2      	cmp	sl, r6
    2298:	4192      	sbcs	r2, r2
    229a:	4252      	negs	r2, r2
    229c:	1aab      	subs	r3, r5, r2
    229e:	469a      	mov	sl, r3
    22a0:	4598      	cmp	r8, r3
    22a2:	d100      	bne.n	22a6 <STACK_SIZE+0x2a6>
    22a4:	e117      	b.n	24d6 <STACK_SIZE+0x4d6>
    22a6:	0039      	movs	r1, r7
    22a8:	0018      	movs	r0, r3
    22aa:	f7ff f9c7 	bl	163c <__udivsi3>
    22ae:	9b01      	ldr	r3, [sp, #4]
    22b0:	0005      	movs	r5, r0
    22b2:	4343      	muls	r3, r0
    22b4:	0039      	movs	r1, r7
    22b6:	4650      	mov	r0, sl
    22b8:	9304      	str	r3, [sp, #16]
    22ba:	f7ff fa45 	bl	1748 <__aeabi_uidivmod>
    22be:	9804      	ldr	r0, [sp, #16]
    22c0:	040b      	lsls	r3, r1, #16
    22c2:	0c31      	lsrs	r1, r6, #16
    22c4:	4319      	orrs	r1, r3
    22c6:	4288      	cmp	r0, r1
    22c8:	d909      	bls.n	22de <STACK_SIZE+0x2de>
    22ca:	4441      	add	r1, r8
    22cc:	1e6b      	subs	r3, r5, #1
    22ce:	4588      	cmp	r8, r1
    22d0:	d900      	bls.n	22d4 <STACK_SIZE+0x2d4>
    22d2:	e107      	b.n	24e4 <STACK_SIZE+0x4e4>
    22d4:	4288      	cmp	r0, r1
    22d6:	d800      	bhi.n	22da <STACK_SIZE+0x2da>
    22d8:	e104      	b.n	24e4 <STACK_SIZE+0x4e4>
    22da:	3d02      	subs	r5, #2
    22dc:	4441      	add	r1, r8
    22de:	9b04      	ldr	r3, [sp, #16]
    22e0:	1acb      	subs	r3, r1, r3
    22e2:	0018      	movs	r0, r3
    22e4:	0039      	movs	r1, r7
    22e6:	9304      	str	r3, [sp, #16]
    22e8:	f7ff f9a8 	bl	163c <__udivsi3>
    22ec:	9b01      	ldr	r3, [sp, #4]
    22ee:	4682      	mov	sl, r0
    22f0:	4343      	muls	r3, r0
    22f2:	0039      	movs	r1, r7
    22f4:	9804      	ldr	r0, [sp, #16]
    22f6:	9301      	str	r3, [sp, #4]
    22f8:	f7ff fa26 	bl	1748 <__aeabi_uidivmod>
    22fc:	9801      	ldr	r0, [sp, #4]
    22fe:	040b      	lsls	r3, r1, #16
    2300:	0431      	lsls	r1, r6, #16
    2302:	0c09      	lsrs	r1, r1, #16
    2304:	4319      	orrs	r1, r3
    2306:	4288      	cmp	r0, r1
    2308:	d90d      	bls.n	2326 <STACK_SIZE+0x326>
    230a:	4653      	mov	r3, sl
    230c:	4441      	add	r1, r8
    230e:	3b01      	subs	r3, #1
    2310:	4588      	cmp	r8, r1
    2312:	d900      	bls.n	2316 <STACK_SIZE+0x316>
    2314:	e0e8      	b.n	24e8 <STACK_SIZE+0x4e8>
    2316:	4288      	cmp	r0, r1
    2318:	d800      	bhi.n	231c <STACK_SIZE+0x31c>
    231a:	e0e5      	b.n	24e8 <STACK_SIZE+0x4e8>
    231c:	2302      	movs	r3, #2
    231e:	425b      	negs	r3, r3
    2320:	469c      	mov	ip, r3
    2322:	4441      	add	r1, r8
    2324:	44e2      	add	sl, ip
    2326:	9b01      	ldr	r3, [sp, #4]
    2328:	042d      	lsls	r5, r5, #16
    232a:	1ace      	subs	r6, r1, r3
    232c:	4651      	mov	r1, sl
    232e:	4329      	orrs	r1, r5
    2330:	9d05      	ldr	r5, [sp, #20]
    2332:	464f      	mov	r7, r9
    2334:	002a      	movs	r2, r5
    2336:	040b      	lsls	r3, r1, #16
    2338:	0c08      	lsrs	r0, r1, #16
    233a:	0c1b      	lsrs	r3, r3, #16
    233c:	435a      	muls	r2, r3
    233e:	4345      	muls	r5, r0
    2340:	437b      	muls	r3, r7
    2342:	4378      	muls	r0, r7
    2344:	195b      	adds	r3, r3, r5
    2346:	0c17      	lsrs	r7, r2, #16
    2348:	18fb      	adds	r3, r7, r3
    234a:	429d      	cmp	r5, r3
    234c:	d903      	bls.n	2356 <STACK_SIZE+0x356>
    234e:	2580      	movs	r5, #128	; 0x80
    2350:	026d      	lsls	r5, r5, #9
    2352:	46ac      	mov	ip, r5
    2354:	4460      	add	r0, ip
    2356:	0c1d      	lsrs	r5, r3, #16
    2358:	0412      	lsls	r2, r2, #16
    235a:	041b      	lsls	r3, r3, #16
    235c:	0c12      	lsrs	r2, r2, #16
    235e:	1828      	adds	r0, r5, r0
    2360:	189b      	adds	r3, r3, r2
    2362:	4286      	cmp	r6, r0
    2364:	d200      	bcs.n	2368 <STACK_SIZE+0x368>
    2366:	e093      	b.n	2490 <STACK_SIZE+0x490>
    2368:	d100      	bne.n	236c <STACK_SIZE+0x36c>
    236a:	e08e      	b.n	248a <STACK_SIZE+0x48a>
    236c:	2301      	movs	r3, #1
    236e:	4319      	orrs	r1, r3
    2370:	4ba0      	ldr	r3, [pc, #640]	; (25f4 <STACK_SIZE+0x5f4>)
    2372:	18e3      	adds	r3, r4, r3
    2374:	2b00      	cmp	r3, #0
    2376:	dc00      	bgt.n	237a <STACK_SIZE+0x37a>
    2378:	e099      	b.n	24ae <STACK_SIZE+0x4ae>
    237a:	074a      	lsls	r2, r1, #29
    237c:	d000      	beq.n	2380 <STACK_SIZE+0x380>
    237e:	e09e      	b.n	24be <STACK_SIZE+0x4be>
    2380:	465a      	mov	r2, fp
    2382:	01d2      	lsls	r2, r2, #7
    2384:	d506      	bpl.n	2394 <STACK_SIZE+0x394>
    2386:	465a      	mov	r2, fp
    2388:	4b9b      	ldr	r3, [pc, #620]	; (25f8 <STACK_SIZE+0x5f8>)
    238a:	401a      	ands	r2, r3
    238c:	2380      	movs	r3, #128	; 0x80
    238e:	4693      	mov	fp, r2
    2390:	00db      	lsls	r3, r3, #3
    2392:	18e3      	adds	r3, r4, r3
    2394:	4a99      	ldr	r2, [pc, #612]	; (25fc <STACK_SIZE+0x5fc>)
    2396:	4293      	cmp	r3, r2
    2398:	dd68      	ble.n	246c <STACK_SIZE+0x46c>
    239a:	2301      	movs	r3, #1
    239c:	9a02      	ldr	r2, [sp, #8]
    239e:	4c98      	ldr	r4, [pc, #608]	; (2600 <STACK_SIZE+0x600>)
    23a0:	401a      	ands	r2, r3
    23a2:	2300      	movs	r3, #0
    23a4:	4694      	mov	ip, r2
    23a6:	4698      	mov	r8, r3
    23a8:	2200      	movs	r2, #0
    23aa:	e6c5      	b.n	2138 <STACK_SIZE+0x138>
    23ac:	2280      	movs	r2, #128	; 0x80
    23ae:	464b      	mov	r3, r9
    23b0:	0312      	lsls	r2, r2, #12
    23b2:	4213      	tst	r3, r2
    23b4:	d00a      	beq.n	23cc <STACK_SIZE+0x3cc>
    23b6:	465b      	mov	r3, fp
    23b8:	4213      	tst	r3, r2
    23ba:	d106      	bne.n	23ca <STACK_SIZE+0x3ca>
    23bc:	431a      	orrs	r2, r3
    23be:	0312      	lsls	r2, r2, #12
    23c0:	0b12      	lsrs	r2, r2, #12
    23c2:	46ac      	mov	ip, r5
    23c4:	4688      	mov	r8, r1
    23c6:	4c8e      	ldr	r4, [pc, #568]	; (2600 <STACK_SIZE+0x600>)
    23c8:	e6b6      	b.n	2138 <STACK_SIZE+0x138>
    23ca:	464b      	mov	r3, r9
    23cc:	431a      	orrs	r2, r3
    23ce:	0312      	lsls	r2, r2, #12
    23d0:	0b12      	lsrs	r2, r2, #12
    23d2:	46bc      	mov	ip, r7
    23d4:	4c8a      	ldr	r4, [pc, #552]	; (2600 <STACK_SIZE+0x600>)
    23d6:	e6af      	b.n	2138 <STACK_SIZE+0x138>
    23d8:	0003      	movs	r3, r0
    23da:	465a      	mov	r2, fp
    23dc:	3b28      	subs	r3, #40	; 0x28
    23de:	409a      	lsls	r2, r3
    23e0:	2300      	movs	r3, #0
    23e2:	4691      	mov	r9, r2
    23e4:	4698      	mov	r8, r3
    23e6:	e657      	b.n	2098 <STACK_SIZE+0x98>
    23e8:	4658      	mov	r0, fp
    23ea:	f000 ff0d 	bl	3208 <__clzsi2>
    23ee:	3020      	adds	r0, #32
    23f0:	e640      	b.n	2074 <STACK_SIZE+0x74>
    23f2:	0003      	movs	r3, r0
    23f4:	4652      	mov	r2, sl
    23f6:	3b28      	subs	r3, #40	; 0x28
    23f8:	409a      	lsls	r2, r3
    23fa:	2100      	movs	r1, #0
    23fc:	4693      	mov	fp, r2
    23fe:	e677      	b.n	20f0 <STACK_SIZE+0xf0>
    2400:	f000 ff02 	bl	3208 <__clzsi2>
    2404:	3020      	adds	r0, #32
    2406:	e65f      	b.n	20c8 <STACK_SIZE+0xc8>
    2408:	4588      	cmp	r8, r1
    240a:	d200      	bcs.n	240e <STACK_SIZE+0x40e>
    240c:	e6c7      	b.n	219e <STACK_SIZE+0x19e>
    240e:	464b      	mov	r3, r9
    2410:	07de      	lsls	r6, r3, #31
    2412:	085d      	lsrs	r5, r3, #1
    2414:	4643      	mov	r3, r8
    2416:	085b      	lsrs	r3, r3, #1
    2418:	431e      	orrs	r6, r3
    241a:	4643      	mov	r3, r8
    241c:	07db      	lsls	r3, r3, #31
    241e:	469a      	mov	sl, r3
    2420:	e6c2      	b.n	21a8 <STACK_SIZE+0x1a8>
    2422:	2500      	movs	r5, #0
    2424:	4592      	cmp	sl, r2
    2426:	d300      	bcc.n	242a <STACK_SIZE+0x42a>
    2428:	e733      	b.n	2292 <STACK_SIZE+0x292>
    242a:	9e03      	ldr	r6, [sp, #12]
    242c:	4659      	mov	r1, fp
    242e:	46b4      	mov	ip, r6
    2430:	44e2      	add	sl, ip
    2432:	45b2      	cmp	sl, r6
    2434:	41ad      	sbcs	r5, r5
    2436:	426d      	negs	r5, r5
    2438:	4445      	add	r5, r8
    243a:	18eb      	adds	r3, r5, r3
    243c:	3901      	subs	r1, #1
    243e:	4598      	cmp	r8, r3
    2440:	d207      	bcs.n	2452 <STACK_SIZE+0x452>
    2442:	4298      	cmp	r0, r3
    2444:	d900      	bls.n	2448 <STACK_SIZE+0x448>
    2446:	e07f      	b.n	2548 <STACK_SIZE+0x548>
    2448:	d100      	bne.n	244c <STACK_SIZE+0x44c>
    244a:	e0bc      	b.n	25c6 <STACK_SIZE+0x5c6>
    244c:	1a1d      	subs	r5, r3, r0
    244e:	468b      	mov	fp, r1
    2450:	e71f      	b.n	2292 <STACK_SIZE+0x292>
    2452:	4598      	cmp	r8, r3
    2454:	d1fa      	bne.n	244c <STACK_SIZE+0x44c>
    2456:	9d03      	ldr	r5, [sp, #12]
    2458:	4555      	cmp	r5, sl
    245a:	d9f2      	bls.n	2442 <STACK_SIZE+0x442>
    245c:	4643      	mov	r3, r8
    245e:	468b      	mov	fp, r1
    2460:	1a1d      	subs	r5, r3, r0
    2462:	e716      	b.n	2292 <STACK_SIZE+0x292>
    2464:	469b      	mov	fp, r3
    2466:	e6ca      	b.n	21fe <STACK_SIZE+0x1fe>
    2468:	0015      	movs	r5, r2
    246a:	e6e7      	b.n	223c <STACK_SIZE+0x23c>
    246c:	465a      	mov	r2, fp
    246e:	08c9      	lsrs	r1, r1, #3
    2470:	0752      	lsls	r2, r2, #29
    2472:	430a      	orrs	r2, r1
    2474:	055b      	lsls	r3, r3, #21
    2476:	4690      	mov	r8, r2
    2478:	0d5c      	lsrs	r4, r3, #21
    247a:	465a      	mov	r2, fp
    247c:	2301      	movs	r3, #1
    247e:	9902      	ldr	r1, [sp, #8]
    2480:	0252      	lsls	r2, r2, #9
    2482:	4019      	ands	r1, r3
    2484:	0b12      	lsrs	r2, r2, #12
    2486:	468c      	mov	ip, r1
    2488:	e656      	b.n	2138 <STACK_SIZE+0x138>
    248a:	2b00      	cmp	r3, #0
    248c:	d100      	bne.n	2490 <STACK_SIZE+0x490>
    248e:	e76f      	b.n	2370 <STACK_SIZE+0x370>
    2490:	4446      	add	r6, r8
    2492:	1e4a      	subs	r2, r1, #1
    2494:	45b0      	cmp	r8, r6
    2496:	d929      	bls.n	24ec <STACK_SIZE+0x4ec>
    2498:	0011      	movs	r1, r2
    249a:	4286      	cmp	r6, r0
    249c:	d000      	beq.n	24a0 <STACK_SIZE+0x4a0>
    249e:	e765      	b.n	236c <STACK_SIZE+0x36c>
    24a0:	9a03      	ldr	r2, [sp, #12]
    24a2:	4293      	cmp	r3, r2
    24a4:	d000      	beq.n	24a8 <STACK_SIZE+0x4a8>
    24a6:	e761      	b.n	236c <STACK_SIZE+0x36c>
    24a8:	e762      	b.n	2370 <STACK_SIZE+0x370>
    24aa:	2101      	movs	r1, #1
    24ac:	4249      	negs	r1, r1
    24ae:	2001      	movs	r0, #1
    24b0:	1ac2      	subs	r2, r0, r3
    24b2:	2a38      	cmp	r2, #56	; 0x38
    24b4:	dd21      	ble.n	24fa <STACK_SIZE+0x4fa>
    24b6:	9b02      	ldr	r3, [sp, #8]
    24b8:	4003      	ands	r3, r0
    24ba:	469c      	mov	ip, r3
    24bc:	e638      	b.n	2130 <STACK_SIZE+0x130>
    24be:	220f      	movs	r2, #15
    24c0:	400a      	ands	r2, r1
    24c2:	2a04      	cmp	r2, #4
    24c4:	d100      	bne.n	24c8 <STACK_SIZE+0x4c8>
    24c6:	e75b      	b.n	2380 <STACK_SIZE+0x380>
    24c8:	000a      	movs	r2, r1
    24ca:	1d11      	adds	r1, r2, #4
    24cc:	4291      	cmp	r1, r2
    24ce:	4192      	sbcs	r2, r2
    24d0:	4252      	negs	r2, r2
    24d2:	4493      	add	fp, r2
    24d4:	e754      	b.n	2380 <STACK_SIZE+0x380>
    24d6:	4b47      	ldr	r3, [pc, #284]	; (25f4 <STACK_SIZE+0x5f4>)
    24d8:	18e3      	adds	r3, r4, r3
    24da:	2b00      	cmp	r3, #0
    24dc:	dde5      	ble.n	24aa <STACK_SIZE+0x4aa>
    24de:	2201      	movs	r2, #1
    24e0:	4252      	negs	r2, r2
    24e2:	e7f2      	b.n	24ca <STACK_SIZE+0x4ca>
    24e4:	001d      	movs	r5, r3
    24e6:	e6fa      	b.n	22de <STACK_SIZE+0x2de>
    24e8:	469a      	mov	sl, r3
    24ea:	e71c      	b.n	2326 <STACK_SIZE+0x326>
    24ec:	42b0      	cmp	r0, r6
    24ee:	d839      	bhi.n	2564 <STACK_SIZE+0x564>
    24f0:	d06e      	beq.n	25d0 <STACK_SIZE+0x5d0>
    24f2:	0011      	movs	r1, r2
    24f4:	e73a      	b.n	236c <STACK_SIZE+0x36c>
    24f6:	9302      	str	r3, [sp, #8]
    24f8:	e73a      	b.n	2370 <STACK_SIZE+0x370>
    24fa:	2a1f      	cmp	r2, #31
    24fc:	dc3c      	bgt.n	2578 <STACK_SIZE+0x578>
    24fe:	2320      	movs	r3, #32
    2500:	1a9b      	subs	r3, r3, r2
    2502:	000c      	movs	r4, r1
    2504:	4658      	mov	r0, fp
    2506:	4099      	lsls	r1, r3
    2508:	4098      	lsls	r0, r3
    250a:	1e4b      	subs	r3, r1, #1
    250c:	4199      	sbcs	r1, r3
    250e:	465b      	mov	r3, fp
    2510:	40d4      	lsrs	r4, r2
    2512:	40d3      	lsrs	r3, r2
    2514:	4320      	orrs	r0, r4
    2516:	4308      	orrs	r0, r1
    2518:	001a      	movs	r2, r3
    251a:	0743      	lsls	r3, r0, #29
    251c:	d009      	beq.n	2532 <STACK_SIZE+0x532>
    251e:	230f      	movs	r3, #15
    2520:	4003      	ands	r3, r0
    2522:	2b04      	cmp	r3, #4
    2524:	d005      	beq.n	2532 <STACK_SIZE+0x532>
    2526:	0001      	movs	r1, r0
    2528:	1d08      	adds	r0, r1, #4
    252a:	4288      	cmp	r0, r1
    252c:	419b      	sbcs	r3, r3
    252e:	425b      	negs	r3, r3
    2530:	18d2      	adds	r2, r2, r3
    2532:	0213      	lsls	r3, r2, #8
    2534:	d53a      	bpl.n	25ac <STACK_SIZE+0x5ac>
    2536:	2301      	movs	r3, #1
    2538:	9a02      	ldr	r2, [sp, #8]
    253a:	2401      	movs	r4, #1
    253c:	401a      	ands	r2, r3
    253e:	2300      	movs	r3, #0
    2540:	4694      	mov	ip, r2
    2542:	4698      	mov	r8, r3
    2544:	2200      	movs	r2, #0
    2546:	e5f7      	b.n	2138 <STACK_SIZE+0x138>
    2548:	2102      	movs	r1, #2
    254a:	4249      	negs	r1, r1
    254c:	468c      	mov	ip, r1
    254e:	9d03      	ldr	r5, [sp, #12]
    2550:	44e3      	add	fp, ip
    2552:	46ac      	mov	ip, r5
    2554:	44e2      	add	sl, ip
    2556:	45aa      	cmp	sl, r5
    2558:	41ad      	sbcs	r5, r5
    255a:	426d      	negs	r5, r5
    255c:	4445      	add	r5, r8
    255e:	18ed      	adds	r5, r5, r3
    2560:	1a2d      	subs	r5, r5, r0
    2562:	e696      	b.n	2292 <STACK_SIZE+0x292>
    2564:	1e8a      	subs	r2, r1, #2
    2566:	9903      	ldr	r1, [sp, #12]
    2568:	004d      	lsls	r5, r1, #1
    256a:	428d      	cmp	r5, r1
    256c:	4189      	sbcs	r1, r1
    256e:	4249      	negs	r1, r1
    2570:	4441      	add	r1, r8
    2572:	1876      	adds	r6, r6, r1
    2574:	9503      	str	r5, [sp, #12]
    2576:	e78f      	b.n	2498 <STACK_SIZE+0x498>
    2578:	201f      	movs	r0, #31
    257a:	4240      	negs	r0, r0
    257c:	1ac3      	subs	r3, r0, r3
    257e:	4658      	mov	r0, fp
    2580:	40d8      	lsrs	r0, r3
    2582:	0003      	movs	r3, r0
    2584:	2a20      	cmp	r2, #32
    2586:	d028      	beq.n	25da <STACK_SIZE+0x5da>
    2588:	2040      	movs	r0, #64	; 0x40
    258a:	465d      	mov	r5, fp
    258c:	1a82      	subs	r2, r0, r2
    258e:	4095      	lsls	r5, r2
    2590:	4329      	orrs	r1, r5
    2592:	1e4a      	subs	r2, r1, #1
    2594:	4191      	sbcs	r1, r2
    2596:	4319      	orrs	r1, r3
    2598:	2307      	movs	r3, #7
    259a:	2200      	movs	r2, #0
    259c:	400b      	ands	r3, r1
    259e:	d009      	beq.n	25b4 <STACK_SIZE+0x5b4>
    25a0:	230f      	movs	r3, #15
    25a2:	2200      	movs	r2, #0
    25a4:	400b      	ands	r3, r1
    25a6:	0008      	movs	r0, r1
    25a8:	2b04      	cmp	r3, #4
    25aa:	d1bd      	bne.n	2528 <STACK_SIZE+0x528>
    25ac:	0001      	movs	r1, r0
    25ae:	0753      	lsls	r3, r2, #29
    25b0:	0252      	lsls	r2, r2, #9
    25b2:	0b12      	lsrs	r2, r2, #12
    25b4:	08c9      	lsrs	r1, r1, #3
    25b6:	4319      	orrs	r1, r3
    25b8:	2301      	movs	r3, #1
    25ba:	4688      	mov	r8, r1
    25bc:	9902      	ldr	r1, [sp, #8]
    25be:	2400      	movs	r4, #0
    25c0:	4019      	ands	r1, r3
    25c2:	468c      	mov	ip, r1
    25c4:	e5b8      	b.n	2138 <STACK_SIZE+0x138>
    25c6:	4552      	cmp	r2, sl
    25c8:	d8be      	bhi.n	2548 <STACK_SIZE+0x548>
    25ca:	468b      	mov	fp, r1
    25cc:	2500      	movs	r5, #0
    25ce:	e660      	b.n	2292 <STACK_SIZE+0x292>
    25d0:	9d03      	ldr	r5, [sp, #12]
    25d2:	429d      	cmp	r5, r3
    25d4:	d3c6      	bcc.n	2564 <STACK_SIZE+0x564>
    25d6:	0011      	movs	r1, r2
    25d8:	e762      	b.n	24a0 <STACK_SIZE+0x4a0>
    25da:	2500      	movs	r5, #0
    25dc:	e7d8      	b.n	2590 <STACK_SIZE+0x590>
    25de:	2280      	movs	r2, #128	; 0x80
    25e0:	465b      	mov	r3, fp
    25e2:	0312      	lsls	r2, r2, #12
    25e4:	431a      	orrs	r2, r3
    25e6:	9b01      	ldr	r3, [sp, #4]
    25e8:	0312      	lsls	r2, r2, #12
    25ea:	0b12      	lsrs	r2, r2, #12
    25ec:	469c      	mov	ip, r3
    25ee:	4688      	mov	r8, r1
    25f0:	4c03      	ldr	r4, [pc, #12]	; (2600 <STACK_SIZE+0x600>)
    25f2:	e5a1      	b.n	2138 <STACK_SIZE+0x138>
    25f4:	000003ff 	.word	0x000003ff
    25f8:	feffffff 	.word	0xfeffffff
    25fc:	000007fe 	.word	0x000007fe
    2600:	000007ff 	.word	0x000007ff

00002604 <__aeabi_dmul>:
    2604:	b5f0      	push	{r4, r5, r6, r7, lr}
    2606:	4657      	mov	r7, sl
    2608:	4645      	mov	r5, r8
    260a:	46de      	mov	lr, fp
    260c:	464e      	mov	r6, r9
    260e:	b5e0      	push	{r5, r6, r7, lr}
    2610:	030c      	lsls	r4, r1, #12
    2612:	4698      	mov	r8, r3
    2614:	004e      	lsls	r6, r1, #1
    2616:	0b23      	lsrs	r3, r4, #12
    2618:	b087      	sub	sp, #28
    261a:	0007      	movs	r7, r0
    261c:	4692      	mov	sl, r2
    261e:	469b      	mov	fp, r3
    2620:	0d76      	lsrs	r6, r6, #21
    2622:	0fcd      	lsrs	r5, r1, #31
    2624:	2e00      	cmp	r6, #0
    2626:	d06b      	beq.n	2700 <__aeabi_dmul+0xfc>
    2628:	4b6d      	ldr	r3, [pc, #436]	; (27e0 <__aeabi_dmul+0x1dc>)
    262a:	429e      	cmp	r6, r3
    262c:	d035      	beq.n	269a <__aeabi_dmul+0x96>
    262e:	2480      	movs	r4, #128	; 0x80
    2630:	465b      	mov	r3, fp
    2632:	0f42      	lsrs	r2, r0, #29
    2634:	0424      	lsls	r4, r4, #16
    2636:	00db      	lsls	r3, r3, #3
    2638:	4314      	orrs	r4, r2
    263a:	431c      	orrs	r4, r3
    263c:	00c3      	lsls	r3, r0, #3
    263e:	4699      	mov	r9, r3
    2640:	4b68      	ldr	r3, [pc, #416]	; (27e4 <__aeabi_dmul+0x1e0>)
    2642:	46a3      	mov	fp, r4
    2644:	469c      	mov	ip, r3
    2646:	2300      	movs	r3, #0
    2648:	2700      	movs	r7, #0
    264a:	4466      	add	r6, ip
    264c:	9302      	str	r3, [sp, #8]
    264e:	4643      	mov	r3, r8
    2650:	031c      	lsls	r4, r3, #12
    2652:	005a      	lsls	r2, r3, #1
    2654:	0fdb      	lsrs	r3, r3, #31
    2656:	4650      	mov	r0, sl
    2658:	0b24      	lsrs	r4, r4, #12
    265a:	0d52      	lsrs	r2, r2, #21
    265c:	4698      	mov	r8, r3
    265e:	d100      	bne.n	2662 <__aeabi_dmul+0x5e>
    2660:	e076      	b.n	2750 <__aeabi_dmul+0x14c>
    2662:	4b5f      	ldr	r3, [pc, #380]	; (27e0 <__aeabi_dmul+0x1dc>)
    2664:	429a      	cmp	r2, r3
    2666:	d06d      	beq.n	2744 <__aeabi_dmul+0x140>
    2668:	2380      	movs	r3, #128	; 0x80
    266a:	0f41      	lsrs	r1, r0, #29
    266c:	041b      	lsls	r3, r3, #16
    266e:	430b      	orrs	r3, r1
    2670:	495c      	ldr	r1, [pc, #368]	; (27e4 <__aeabi_dmul+0x1e0>)
    2672:	00e4      	lsls	r4, r4, #3
    2674:	468c      	mov	ip, r1
    2676:	431c      	orrs	r4, r3
    2678:	00c3      	lsls	r3, r0, #3
    267a:	2000      	movs	r0, #0
    267c:	4462      	add	r2, ip
    267e:	4641      	mov	r1, r8
    2680:	18b6      	adds	r6, r6, r2
    2682:	4069      	eors	r1, r5
    2684:	1c72      	adds	r2, r6, #1
    2686:	9101      	str	r1, [sp, #4]
    2688:	4694      	mov	ip, r2
    268a:	4307      	orrs	r7, r0
    268c:	2f0f      	cmp	r7, #15
    268e:	d900      	bls.n	2692 <__aeabi_dmul+0x8e>
    2690:	e0b0      	b.n	27f4 <__aeabi_dmul+0x1f0>
    2692:	4a55      	ldr	r2, [pc, #340]	; (27e8 <__aeabi_dmul+0x1e4>)
    2694:	00bf      	lsls	r7, r7, #2
    2696:	59d2      	ldr	r2, [r2, r7]
    2698:	4697      	mov	pc, r2
    269a:	465b      	mov	r3, fp
    269c:	4303      	orrs	r3, r0
    269e:	4699      	mov	r9, r3
    26a0:	d000      	beq.n	26a4 <__aeabi_dmul+0xa0>
    26a2:	e087      	b.n	27b4 <__aeabi_dmul+0x1b0>
    26a4:	2300      	movs	r3, #0
    26a6:	469b      	mov	fp, r3
    26a8:	3302      	adds	r3, #2
    26aa:	2708      	movs	r7, #8
    26ac:	9302      	str	r3, [sp, #8]
    26ae:	e7ce      	b.n	264e <__aeabi_dmul+0x4a>
    26b0:	4642      	mov	r2, r8
    26b2:	9201      	str	r2, [sp, #4]
    26b4:	2802      	cmp	r0, #2
    26b6:	d067      	beq.n	2788 <__aeabi_dmul+0x184>
    26b8:	2803      	cmp	r0, #3
    26ba:	d100      	bne.n	26be <__aeabi_dmul+0xba>
    26bc:	e20e      	b.n	2adc <__aeabi_dmul+0x4d8>
    26be:	2801      	cmp	r0, #1
    26c0:	d000      	beq.n	26c4 <__aeabi_dmul+0xc0>
    26c2:	e162      	b.n	298a <__aeabi_dmul+0x386>
    26c4:	2300      	movs	r3, #0
    26c6:	2400      	movs	r4, #0
    26c8:	2200      	movs	r2, #0
    26ca:	4699      	mov	r9, r3
    26cc:	9901      	ldr	r1, [sp, #4]
    26ce:	4001      	ands	r1, r0
    26d0:	b2cd      	uxtb	r5, r1
    26d2:	2100      	movs	r1, #0
    26d4:	0312      	lsls	r2, r2, #12
    26d6:	0d0b      	lsrs	r3, r1, #20
    26d8:	0b12      	lsrs	r2, r2, #12
    26da:	051b      	lsls	r3, r3, #20
    26dc:	4313      	orrs	r3, r2
    26de:	4a43      	ldr	r2, [pc, #268]	; (27ec <__aeabi_dmul+0x1e8>)
    26e0:	0524      	lsls	r4, r4, #20
    26e2:	4013      	ands	r3, r2
    26e4:	431c      	orrs	r4, r3
    26e6:	0064      	lsls	r4, r4, #1
    26e8:	07ed      	lsls	r5, r5, #31
    26ea:	0864      	lsrs	r4, r4, #1
    26ec:	432c      	orrs	r4, r5
    26ee:	4648      	mov	r0, r9
    26f0:	0021      	movs	r1, r4
    26f2:	b007      	add	sp, #28
    26f4:	bc3c      	pop	{r2, r3, r4, r5}
    26f6:	4690      	mov	r8, r2
    26f8:	4699      	mov	r9, r3
    26fa:	46a2      	mov	sl, r4
    26fc:	46ab      	mov	fp, r5
    26fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2700:	4303      	orrs	r3, r0
    2702:	4699      	mov	r9, r3
    2704:	d04f      	beq.n	27a6 <__aeabi_dmul+0x1a2>
    2706:	465b      	mov	r3, fp
    2708:	2b00      	cmp	r3, #0
    270a:	d100      	bne.n	270e <__aeabi_dmul+0x10a>
    270c:	e189      	b.n	2a22 <__aeabi_dmul+0x41e>
    270e:	4658      	mov	r0, fp
    2710:	f000 fd7a 	bl	3208 <__clzsi2>
    2714:	0003      	movs	r3, r0
    2716:	3b0b      	subs	r3, #11
    2718:	2b1c      	cmp	r3, #28
    271a:	dd00      	ble.n	271e <__aeabi_dmul+0x11a>
    271c:	e17a      	b.n	2a14 <__aeabi_dmul+0x410>
    271e:	221d      	movs	r2, #29
    2720:	1ad3      	subs	r3, r2, r3
    2722:	003a      	movs	r2, r7
    2724:	0001      	movs	r1, r0
    2726:	465c      	mov	r4, fp
    2728:	40da      	lsrs	r2, r3
    272a:	3908      	subs	r1, #8
    272c:	408c      	lsls	r4, r1
    272e:	0013      	movs	r3, r2
    2730:	408f      	lsls	r7, r1
    2732:	4323      	orrs	r3, r4
    2734:	469b      	mov	fp, r3
    2736:	46b9      	mov	r9, r7
    2738:	2300      	movs	r3, #0
    273a:	4e2d      	ldr	r6, [pc, #180]	; (27f0 <__aeabi_dmul+0x1ec>)
    273c:	2700      	movs	r7, #0
    273e:	1a36      	subs	r6, r6, r0
    2740:	9302      	str	r3, [sp, #8]
    2742:	e784      	b.n	264e <__aeabi_dmul+0x4a>
    2744:	4653      	mov	r3, sl
    2746:	4323      	orrs	r3, r4
    2748:	d12a      	bne.n	27a0 <__aeabi_dmul+0x19c>
    274a:	2400      	movs	r4, #0
    274c:	2002      	movs	r0, #2
    274e:	e796      	b.n	267e <__aeabi_dmul+0x7a>
    2750:	4653      	mov	r3, sl
    2752:	4323      	orrs	r3, r4
    2754:	d020      	beq.n	2798 <__aeabi_dmul+0x194>
    2756:	2c00      	cmp	r4, #0
    2758:	d100      	bne.n	275c <__aeabi_dmul+0x158>
    275a:	e157      	b.n	2a0c <__aeabi_dmul+0x408>
    275c:	0020      	movs	r0, r4
    275e:	f000 fd53 	bl	3208 <__clzsi2>
    2762:	0003      	movs	r3, r0
    2764:	3b0b      	subs	r3, #11
    2766:	2b1c      	cmp	r3, #28
    2768:	dd00      	ble.n	276c <__aeabi_dmul+0x168>
    276a:	e149      	b.n	2a00 <__aeabi_dmul+0x3fc>
    276c:	211d      	movs	r1, #29
    276e:	1acb      	subs	r3, r1, r3
    2770:	4651      	mov	r1, sl
    2772:	0002      	movs	r2, r0
    2774:	40d9      	lsrs	r1, r3
    2776:	4653      	mov	r3, sl
    2778:	3a08      	subs	r2, #8
    277a:	4094      	lsls	r4, r2
    277c:	4093      	lsls	r3, r2
    277e:	430c      	orrs	r4, r1
    2780:	4a1b      	ldr	r2, [pc, #108]	; (27f0 <__aeabi_dmul+0x1ec>)
    2782:	1a12      	subs	r2, r2, r0
    2784:	2000      	movs	r0, #0
    2786:	e77a      	b.n	267e <__aeabi_dmul+0x7a>
    2788:	2501      	movs	r5, #1
    278a:	9b01      	ldr	r3, [sp, #4]
    278c:	4c14      	ldr	r4, [pc, #80]	; (27e0 <__aeabi_dmul+0x1dc>)
    278e:	401d      	ands	r5, r3
    2790:	2300      	movs	r3, #0
    2792:	2200      	movs	r2, #0
    2794:	4699      	mov	r9, r3
    2796:	e79c      	b.n	26d2 <__aeabi_dmul+0xce>
    2798:	2400      	movs	r4, #0
    279a:	2200      	movs	r2, #0
    279c:	2001      	movs	r0, #1
    279e:	e76e      	b.n	267e <__aeabi_dmul+0x7a>
    27a0:	4653      	mov	r3, sl
    27a2:	2003      	movs	r0, #3
    27a4:	e76b      	b.n	267e <__aeabi_dmul+0x7a>
    27a6:	2300      	movs	r3, #0
    27a8:	469b      	mov	fp, r3
    27aa:	3301      	adds	r3, #1
    27ac:	2704      	movs	r7, #4
    27ae:	2600      	movs	r6, #0
    27b0:	9302      	str	r3, [sp, #8]
    27b2:	e74c      	b.n	264e <__aeabi_dmul+0x4a>
    27b4:	2303      	movs	r3, #3
    27b6:	4681      	mov	r9, r0
    27b8:	270c      	movs	r7, #12
    27ba:	9302      	str	r3, [sp, #8]
    27bc:	e747      	b.n	264e <__aeabi_dmul+0x4a>
    27be:	2280      	movs	r2, #128	; 0x80
    27c0:	2300      	movs	r3, #0
    27c2:	2500      	movs	r5, #0
    27c4:	0312      	lsls	r2, r2, #12
    27c6:	4699      	mov	r9, r3
    27c8:	4c05      	ldr	r4, [pc, #20]	; (27e0 <__aeabi_dmul+0x1dc>)
    27ca:	e782      	b.n	26d2 <__aeabi_dmul+0xce>
    27cc:	465c      	mov	r4, fp
    27ce:	464b      	mov	r3, r9
    27d0:	9802      	ldr	r0, [sp, #8]
    27d2:	e76f      	b.n	26b4 <__aeabi_dmul+0xb0>
    27d4:	465c      	mov	r4, fp
    27d6:	464b      	mov	r3, r9
    27d8:	9501      	str	r5, [sp, #4]
    27da:	9802      	ldr	r0, [sp, #8]
    27dc:	e76a      	b.n	26b4 <__aeabi_dmul+0xb0>
    27de:	46c0      	nop			; (mov r8, r8)
    27e0:	000007ff 	.word	0x000007ff
    27e4:	fffffc01 	.word	0xfffffc01
    27e8:	000034f8 	.word	0x000034f8
    27ec:	800fffff 	.word	0x800fffff
    27f0:	fffffc0d 	.word	0xfffffc0d
    27f4:	464a      	mov	r2, r9
    27f6:	4649      	mov	r1, r9
    27f8:	0c17      	lsrs	r7, r2, #16
    27fa:	0c1a      	lsrs	r2, r3, #16
    27fc:	041b      	lsls	r3, r3, #16
    27fe:	0c1b      	lsrs	r3, r3, #16
    2800:	0408      	lsls	r0, r1, #16
    2802:	0019      	movs	r1, r3
    2804:	0c00      	lsrs	r0, r0, #16
    2806:	4341      	muls	r1, r0
    2808:	0015      	movs	r5, r2
    280a:	4688      	mov	r8, r1
    280c:	0019      	movs	r1, r3
    280e:	437d      	muls	r5, r7
    2810:	4379      	muls	r1, r7
    2812:	9503      	str	r5, [sp, #12]
    2814:	4689      	mov	r9, r1
    2816:	0029      	movs	r1, r5
    2818:	0015      	movs	r5, r2
    281a:	4345      	muls	r5, r0
    281c:	444d      	add	r5, r9
    281e:	9502      	str	r5, [sp, #8]
    2820:	4645      	mov	r5, r8
    2822:	0c2d      	lsrs	r5, r5, #16
    2824:	46aa      	mov	sl, r5
    2826:	9d02      	ldr	r5, [sp, #8]
    2828:	4455      	add	r5, sl
    282a:	45a9      	cmp	r9, r5
    282c:	d906      	bls.n	283c <__aeabi_dmul+0x238>
    282e:	468a      	mov	sl, r1
    2830:	2180      	movs	r1, #128	; 0x80
    2832:	0249      	lsls	r1, r1, #9
    2834:	4689      	mov	r9, r1
    2836:	44ca      	add	sl, r9
    2838:	4651      	mov	r1, sl
    283a:	9103      	str	r1, [sp, #12]
    283c:	0c29      	lsrs	r1, r5, #16
    283e:	9104      	str	r1, [sp, #16]
    2840:	4641      	mov	r1, r8
    2842:	0409      	lsls	r1, r1, #16
    2844:	042d      	lsls	r5, r5, #16
    2846:	0c09      	lsrs	r1, r1, #16
    2848:	4688      	mov	r8, r1
    284a:	0029      	movs	r1, r5
    284c:	0c25      	lsrs	r5, r4, #16
    284e:	0424      	lsls	r4, r4, #16
    2850:	4441      	add	r1, r8
    2852:	0c24      	lsrs	r4, r4, #16
    2854:	9105      	str	r1, [sp, #20]
    2856:	0021      	movs	r1, r4
    2858:	4341      	muls	r1, r0
    285a:	4688      	mov	r8, r1
    285c:	0021      	movs	r1, r4
    285e:	4379      	muls	r1, r7
    2860:	468a      	mov	sl, r1
    2862:	4368      	muls	r0, r5
    2864:	4641      	mov	r1, r8
    2866:	4450      	add	r0, sl
    2868:	4681      	mov	r9, r0
    286a:	0c08      	lsrs	r0, r1, #16
    286c:	4448      	add	r0, r9
    286e:	436f      	muls	r7, r5
    2870:	4582      	cmp	sl, r0
    2872:	d903      	bls.n	287c <__aeabi_dmul+0x278>
    2874:	2180      	movs	r1, #128	; 0x80
    2876:	0249      	lsls	r1, r1, #9
    2878:	4689      	mov	r9, r1
    287a:	444f      	add	r7, r9
    287c:	0c01      	lsrs	r1, r0, #16
    287e:	4689      	mov	r9, r1
    2880:	0039      	movs	r1, r7
    2882:	4449      	add	r1, r9
    2884:	9102      	str	r1, [sp, #8]
    2886:	4641      	mov	r1, r8
    2888:	040f      	lsls	r7, r1, #16
    288a:	9904      	ldr	r1, [sp, #16]
    288c:	0c3f      	lsrs	r7, r7, #16
    288e:	4688      	mov	r8, r1
    2890:	0400      	lsls	r0, r0, #16
    2892:	19c0      	adds	r0, r0, r7
    2894:	4480      	add	r8, r0
    2896:	4641      	mov	r1, r8
    2898:	9104      	str	r1, [sp, #16]
    289a:	4659      	mov	r1, fp
    289c:	0c0f      	lsrs	r7, r1, #16
    289e:	0409      	lsls	r1, r1, #16
    28a0:	0c09      	lsrs	r1, r1, #16
    28a2:	4688      	mov	r8, r1
    28a4:	4359      	muls	r1, r3
    28a6:	468a      	mov	sl, r1
    28a8:	0039      	movs	r1, r7
    28aa:	4351      	muls	r1, r2
    28ac:	4689      	mov	r9, r1
    28ae:	4641      	mov	r1, r8
    28b0:	434a      	muls	r2, r1
    28b2:	4651      	mov	r1, sl
    28b4:	0c09      	lsrs	r1, r1, #16
    28b6:	468b      	mov	fp, r1
    28b8:	437b      	muls	r3, r7
    28ba:	18d2      	adds	r2, r2, r3
    28bc:	445a      	add	r2, fp
    28be:	4293      	cmp	r3, r2
    28c0:	d903      	bls.n	28ca <__aeabi_dmul+0x2c6>
    28c2:	2380      	movs	r3, #128	; 0x80
    28c4:	025b      	lsls	r3, r3, #9
    28c6:	469b      	mov	fp, r3
    28c8:	44d9      	add	r9, fp
    28ca:	4651      	mov	r1, sl
    28cc:	0409      	lsls	r1, r1, #16
    28ce:	0c09      	lsrs	r1, r1, #16
    28d0:	468a      	mov	sl, r1
    28d2:	4641      	mov	r1, r8
    28d4:	4361      	muls	r1, r4
    28d6:	437c      	muls	r4, r7
    28d8:	0c13      	lsrs	r3, r2, #16
    28da:	0412      	lsls	r2, r2, #16
    28dc:	444b      	add	r3, r9
    28de:	4452      	add	r2, sl
    28e0:	46a1      	mov	r9, r4
    28e2:	468a      	mov	sl, r1
    28e4:	003c      	movs	r4, r7
    28e6:	4641      	mov	r1, r8
    28e8:	436c      	muls	r4, r5
    28ea:	434d      	muls	r5, r1
    28ec:	4651      	mov	r1, sl
    28ee:	444d      	add	r5, r9
    28f0:	0c0f      	lsrs	r7, r1, #16
    28f2:	197d      	adds	r5, r7, r5
    28f4:	45a9      	cmp	r9, r5
    28f6:	d903      	bls.n	2900 <__aeabi_dmul+0x2fc>
    28f8:	2180      	movs	r1, #128	; 0x80
    28fa:	0249      	lsls	r1, r1, #9
    28fc:	4688      	mov	r8, r1
    28fe:	4444      	add	r4, r8
    2900:	9f04      	ldr	r7, [sp, #16]
    2902:	9903      	ldr	r1, [sp, #12]
    2904:	46b8      	mov	r8, r7
    2906:	4441      	add	r1, r8
    2908:	468b      	mov	fp, r1
    290a:	4583      	cmp	fp, r0
    290c:	4180      	sbcs	r0, r0
    290e:	4241      	negs	r1, r0
    2910:	4688      	mov	r8, r1
    2912:	4651      	mov	r1, sl
    2914:	0408      	lsls	r0, r1, #16
    2916:	042f      	lsls	r7, r5, #16
    2918:	0c00      	lsrs	r0, r0, #16
    291a:	183f      	adds	r7, r7, r0
    291c:	4658      	mov	r0, fp
    291e:	9902      	ldr	r1, [sp, #8]
    2920:	1810      	adds	r0, r2, r0
    2922:	4689      	mov	r9, r1
    2924:	4290      	cmp	r0, r2
    2926:	4192      	sbcs	r2, r2
    2928:	444f      	add	r7, r9
    292a:	46ba      	mov	sl, r7
    292c:	4252      	negs	r2, r2
    292e:	4699      	mov	r9, r3
    2930:	4693      	mov	fp, r2
    2932:	44c2      	add	sl, r8
    2934:	44d1      	add	r9, sl
    2936:	44cb      	add	fp, r9
    2938:	428f      	cmp	r7, r1
    293a:	41bf      	sbcs	r7, r7
    293c:	45c2      	cmp	sl, r8
    293e:	4189      	sbcs	r1, r1
    2940:	4599      	cmp	r9, r3
    2942:	419b      	sbcs	r3, r3
    2944:	4593      	cmp	fp, r2
    2946:	4192      	sbcs	r2, r2
    2948:	427f      	negs	r7, r7
    294a:	4249      	negs	r1, r1
    294c:	0c2d      	lsrs	r5, r5, #16
    294e:	4252      	negs	r2, r2
    2950:	430f      	orrs	r7, r1
    2952:	425b      	negs	r3, r3
    2954:	4313      	orrs	r3, r2
    2956:	197f      	adds	r7, r7, r5
    2958:	18ff      	adds	r7, r7, r3
    295a:	465b      	mov	r3, fp
    295c:	193c      	adds	r4, r7, r4
    295e:	0ddb      	lsrs	r3, r3, #23
    2960:	9a05      	ldr	r2, [sp, #20]
    2962:	0264      	lsls	r4, r4, #9
    2964:	431c      	orrs	r4, r3
    2966:	0243      	lsls	r3, r0, #9
    2968:	4313      	orrs	r3, r2
    296a:	1e5d      	subs	r5, r3, #1
    296c:	41ab      	sbcs	r3, r5
    296e:	465a      	mov	r2, fp
    2970:	0dc0      	lsrs	r0, r0, #23
    2972:	4303      	orrs	r3, r0
    2974:	0252      	lsls	r2, r2, #9
    2976:	4313      	orrs	r3, r2
    2978:	01e2      	lsls	r2, r4, #7
    297a:	d556      	bpl.n	2a2a <__aeabi_dmul+0x426>
    297c:	2001      	movs	r0, #1
    297e:	085a      	lsrs	r2, r3, #1
    2980:	4003      	ands	r3, r0
    2982:	4313      	orrs	r3, r2
    2984:	07e2      	lsls	r2, r4, #31
    2986:	4313      	orrs	r3, r2
    2988:	0864      	lsrs	r4, r4, #1
    298a:	485a      	ldr	r0, [pc, #360]	; (2af4 <__aeabi_dmul+0x4f0>)
    298c:	4460      	add	r0, ip
    298e:	2800      	cmp	r0, #0
    2990:	dd4d      	ble.n	2a2e <__aeabi_dmul+0x42a>
    2992:	075a      	lsls	r2, r3, #29
    2994:	d009      	beq.n	29aa <__aeabi_dmul+0x3a6>
    2996:	220f      	movs	r2, #15
    2998:	401a      	ands	r2, r3
    299a:	2a04      	cmp	r2, #4
    299c:	d005      	beq.n	29aa <__aeabi_dmul+0x3a6>
    299e:	1d1a      	adds	r2, r3, #4
    29a0:	429a      	cmp	r2, r3
    29a2:	419b      	sbcs	r3, r3
    29a4:	425b      	negs	r3, r3
    29a6:	18e4      	adds	r4, r4, r3
    29a8:	0013      	movs	r3, r2
    29aa:	01e2      	lsls	r2, r4, #7
    29ac:	d504      	bpl.n	29b8 <__aeabi_dmul+0x3b4>
    29ae:	2080      	movs	r0, #128	; 0x80
    29b0:	4a51      	ldr	r2, [pc, #324]	; (2af8 <__aeabi_dmul+0x4f4>)
    29b2:	00c0      	lsls	r0, r0, #3
    29b4:	4014      	ands	r4, r2
    29b6:	4460      	add	r0, ip
    29b8:	4a50      	ldr	r2, [pc, #320]	; (2afc <__aeabi_dmul+0x4f8>)
    29ba:	4290      	cmp	r0, r2
    29bc:	dd00      	ble.n	29c0 <__aeabi_dmul+0x3bc>
    29be:	e6e3      	b.n	2788 <__aeabi_dmul+0x184>
    29c0:	2501      	movs	r5, #1
    29c2:	08db      	lsrs	r3, r3, #3
    29c4:	0762      	lsls	r2, r4, #29
    29c6:	431a      	orrs	r2, r3
    29c8:	0264      	lsls	r4, r4, #9
    29ca:	9b01      	ldr	r3, [sp, #4]
    29cc:	4691      	mov	r9, r2
    29ce:	0b22      	lsrs	r2, r4, #12
    29d0:	0544      	lsls	r4, r0, #21
    29d2:	0d64      	lsrs	r4, r4, #21
    29d4:	401d      	ands	r5, r3
    29d6:	e67c      	b.n	26d2 <__aeabi_dmul+0xce>
    29d8:	2280      	movs	r2, #128	; 0x80
    29da:	4659      	mov	r1, fp
    29dc:	0312      	lsls	r2, r2, #12
    29de:	4211      	tst	r1, r2
    29e0:	d008      	beq.n	29f4 <__aeabi_dmul+0x3f0>
    29e2:	4214      	tst	r4, r2
    29e4:	d106      	bne.n	29f4 <__aeabi_dmul+0x3f0>
    29e6:	4322      	orrs	r2, r4
    29e8:	0312      	lsls	r2, r2, #12
    29ea:	0b12      	lsrs	r2, r2, #12
    29ec:	4645      	mov	r5, r8
    29ee:	4699      	mov	r9, r3
    29f0:	4c43      	ldr	r4, [pc, #268]	; (2b00 <__aeabi_dmul+0x4fc>)
    29f2:	e66e      	b.n	26d2 <__aeabi_dmul+0xce>
    29f4:	465b      	mov	r3, fp
    29f6:	431a      	orrs	r2, r3
    29f8:	0312      	lsls	r2, r2, #12
    29fa:	0b12      	lsrs	r2, r2, #12
    29fc:	4c40      	ldr	r4, [pc, #256]	; (2b00 <__aeabi_dmul+0x4fc>)
    29fe:	e668      	b.n	26d2 <__aeabi_dmul+0xce>
    2a00:	0003      	movs	r3, r0
    2a02:	4654      	mov	r4, sl
    2a04:	3b28      	subs	r3, #40	; 0x28
    2a06:	409c      	lsls	r4, r3
    2a08:	2300      	movs	r3, #0
    2a0a:	e6b9      	b.n	2780 <__aeabi_dmul+0x17c>
    2a0c:	f000 fbfc 	bl	3208 <__clzsi2>
    2a10:	3020      	adds	r0, #32
    2a12:	e6a6      	b.n	2762 <__aeabi_dmul+0x15e>
    2a14:	0003      	movs	r3, r0
    2a16:	3b28      	subs	r3, #40	; 0x28
    2a18:	409f      	lsls	r7, r3
    2a1a:	2300      	movs	r3, #0
    2a1c:	46bb      	mov	fp, r7
    2a1e:	4699      	mov	r9, r3
    2a20:	e68a      	b.n	2738 <__aeabi_dmul+0x134>
    2a22:	f000 fbf1 	bl	3208 <__clzsi2>
    2a26:	3020      	adds	r0, #32
    2a28:	e674      	b.n	2714 <__aeabi_dmul+0x110>
    2a2a:	46b4      	mov	ip, r6
    2a2c:	e7ad      	b.n	298a <__aeabi_dmul+0x386>
    2a2e:	2501      	movs	r5, #1
    2a30:	1a2a      	subs	r2, r5, r0
    2a32:	2a38      	cmp	r2, #56	; 0x38
    2a34:	dd06      	ble.n	2a44 <__aeabi_dmul+0x440>
    2a36:	9b01      	ldr	r3, [sp, #4]
    2a38:	2400      	movs	r4, #0
    2a3a:	401d      	ands	r5, r3
    2a3c:	2300      	movs	r3, #0
    2a3e:	2200      	movs	r2, #0
    2a40:	4699      	mov	r9, r3
    2a42:	e646      	b.n	26d2 <__aeabi_dmul+0xce>
    2a44:	2a1f      	cmp	r2, #31
    2a46:	dc21      	bgt.n	2a8c <__aeabi_dmul+0x488>
    2a48:	2520      	movs	r5, #32
    2a4a:	0020      	movs	r0, r4
    2a4c:	1aad      	subs	r5, r5, r2
    2a4e:	001e      	movs	r6, r3
    2a50:	40ab      	lsls	r3, r5
    2a52:	40a8      	lsls	r0, r5
    2a54:	40d6      	lsrs	r6, r2
    2a56:	1e5d      	subs	r5, r3, #1
    2a58:	41ab      	sbcs	r3, r5
    2a5a:	4330      	orrs	r0, r6
    2a5c:	4318      	orrs	r0, r3
    2a5e:	40d4      	lsrs	r4, r2
    2a60:	0743      	lsls	r3, r0, #29
    2a62:	d009      	beq.n	2a78 <__aeabi_dmul+0x474>
    2a64:	230f      	movs	r3, #15
    2a66:	4003      	ands	r3, r0
    2a68:	2b04      	cmp	r3, #4
    2a6a:	d005      	beq.n	2a78 <__aeabi_dmul+0x474>
    2a6c:	0003      	movs	r3, r0
    2a6e:	1d18      	adds	r0, r3, #4
    2a70:	4298      	cmp	r0, r3
    2a72:	419b      	sbcs	r3, r3
    2a74:	425b      	negs	r3, r3
    2a76:	18e4      	adds	r4, r4, r3
    2a78:	0223      	lsls	r3, r4, #8
    2a7a:	d521      	bpl.n	2ac0 <__aeabi_dmul+0x4bc>
    2a7c:	2501      	movs	r5, #1
    2a7e:	9b01      	ldr	r3, [sp, #4]
    2a80:	2401      	movs	r4, #1
    2a82:	401d      	ands	r5, r3
    2a84:	2300      	movs	r3, #0
    2a86:	2200      	movs	r2, #0
    2a88:	4699      	mov	r9, r3
    2a8a:	e622      	b.n	26d2 <__aeabi_dmul+0xce>
    2a8c:	251f      	movs	r5, #31
    2a8e:	0021      	movs	r1, r4
    2a90:	426d      	negs	r5, r5
    2a92:	1a28      	subs	r0, r5, r0
    2a94:	40c1      	lsrs	r1, r0
    2a96:	0008      	movs	r0, r1
    2a98:	2a20      	cmp	r2, #32
    2a9a:	d01d      	beq.n	2ad8 <__aeabi_dmul+0x4d4>
    2a9c:	355f      	adds	r5, #95	; 0x5f
    2a9e:	1aaa      	subs	r2, r5, r2
    2aa0:	4094      	lsls	r4, r2
    2aa2:	4323      	orrs	r3, r4
    2aa4:	1e5c      	subs	r4, r3, #1
    2aa6:	41a3      	sbcs	r3, r4
    2aa8:	2507      	movs	r5, #7
    2aaa:	4303      	orrs	r3, r0
    2aac:	401d      	ands	r5, r3
    2aae:	2200      	movs	r2, #0
    2ab0:	2d00      	cmp	r5, #0
    2ab2:	d009      	beq.n	2ac8 <__aeabi_dmul+0x4c4>
    2ab4:	220f      	movs	r2, #15
    2ab6:	2400      	movs	r4, #0
    2ab8:	401a      	ands	r2, r3
    2aba:	0018      	movs	r0, r3
    2abc:	2a04      	cmp	r2, #4
    2abe:	d1d6      	bne.n	2a6e <__aeabi_dmul+0x46a>
    2ac0:	0003      	movs	r3, r0
    2ac2:	0765      	lsls	r5, r4, #29
    2ac4:	0264      	lsls	r4, r4, #9
    2ac6:	0b22      	lsrs	r2, r4, #12
    2ac8:	08db      	lsrs	r3, r3, #3
    2aca:	432b      	orrs	r3, r5
    2acc:	2501      	movs	r5, #1
    2ace:	4699      	mov	r9, r3
    2ad0:	9b01      	ldr	r3, [sp, #4]
    2ad2:	2400      	movs	r4, #0
    2ad4:	401d      	ands	r5, r3
    2ad6:	e5fc      	b.n	26d2 <__aeabi_dmul+0xce>
    2ad8:	2400      	movs	r4, #0
    2ada:	e7e2      	b.n	2aa2 <__aeabi_dmul+0x49e>
    2adc:	2280      	movs	r2, #128	; 0x80
    2ade:	2501      	movs	r5, #1
    2ae0:	0312      	lsls	r2, r2, #12
    2ae2:	4322      	orrs	r2, r4
    2ae4:	9901      	ldr	r1, [sp, #4]
    2ae6:	0312      	lsls	r2, r2, #12
    2ae8:	0b12      	lsrs	r2, r2, #12
    2aea:	400d      	ands	r5, r1
    2aec:	4699      	mov	r9, r3
    2aee:	4c04      	ldr	r4, [pc, #16]	; (2b00 <__aeabi_dmul+0x4fc>)
    2af0:	e5ef      	b.n	26d2 <__aeabi_dmul+0xce>
    2af2:	46c0      	nop			; (mov r8, r8)
    2af4:	000003ff 	.word	0x000003ff
    2af8:	feffffff 	.word	0xfeffffff
    2afc:	000007fe 	.word	0x000007fe
    2b00:	000007ff 	.word	0x000007ff

00002b04 <__aeabi_dsub>:
    2b04:	b5f0      	push	{r4, r5, r6, r7, lr}
    2b06:	4646      	mov	r6, r8
    2b08:	46d6      	mov	lr, sl
    2b0a:	464f      	mov	r7, r9
    2b0c:	030c      	lsls	r4, r1, #12
    2b0e:	b5c0      	push	{r6, r7, lr}
    2b10:	0fcd      	lsrs	r5, r1, #31
    2b12:	004e      	lsls	r6, r1, #1
    2b14:	0a61      	lsrs	r1, r4, #9
    2b16:	0f44      	lsrs	r4, r0, #29
    2b18:	430c      	orrs	r4, r1
    2b1a:	00c1      	lsls	r1, r0, #3
    2b1c:	0058      	lsls	r0, r3, #1
    2b1e:	0d40      	lsrs	r0, r0, #21
    2b20:	4684      	mov	ip, r0
    2b22:	468a      	mov	sl, r1
    2b24:	000f      	movs	r7, r1
    2b26:	0319      	lsls	r1, r3, #12
    2b28:	0f50      	lsrs	r0, r2, #29
    2b2a:	0a49      	lsrs	r1, r1, #9
    2b2c:	4301      	orrs	r1, r0
    2b2e:	48c6      	ldr	r0, [pc, #792]	; (2e48 <__aeabi_dsub+0x344>)
    2b30:	0d76      	lsrs	r6, r6, #21
    2b32:	46a8      	mov	r8, r5
    2b34:	0fdb      	lsrs	r3, r3, #31
    2b36:	00d2      	lsls	r2, r2, #3
    2b38:	4584      	cmp	ip, r0
    2b3a:	d100      	bne.n	2b3e <__aeabi_dsub+0x3a>
    2b3c:	e0d8      	b.n	2cf0 <__aeabi_dsub+0x1ec>
    2b3e:	2001      	movs	r0, #1
    2b40:	4043      	eors	r3, r0
    2b42:	42ab      	cmp	r3, r5
    2b44:	d100      	bne.n	2b48 <__aeabi_dsub+0x44>
    2b46:	e0a6      	b.n	2c96 <__aeabi_dsub+0x192>
    2b48:	4660      	mov	r0, ip
    2b4a:	1a35      	subs	r5, r6, r0
    2b4c:	2d00      	cmp	r5, #0
    2b4e:	dc00      	bgt.n	2b52 <__aeabi_dsub+0x4e>
    2b50:	e105      	b.n	2d5e <__aeabi_dsub+0x25a>
    2b52:	2800      	cmp	r0, #0
    2b54:	d110      	bne.n	2b78 <__aeabi_dsub+0x74>
    2b56:	000b      	movs	r3, r1
    2b58:	4313      	orrs	r3, r2
    2b5a:	d100      	bne.n	2b5e <__aeabi_dsub+0x5a>
    2b5c:	e0d7      	b.n	2d0e <__aeabi_dsub+0x20a>
    2b5e:	1e6b      	subs	r3, r5, #1
    2b60:	2b00      	cmp	r3, #0
    2b62:	d000      	beq.n	2b66 <__aeabi_dsub+0x62>
    2b64:	e14b      	b.n	2dfe <__aeabi_dsub+0x2fa>
    2b66:	4653      	mov	r3, sl
    2b68:	1a9f      	subs	r7, r3, r2
    2b6a:	45ba      	cmp	sl, r7
    2b6c:	4180      	sbcs	r0, r0
    2b6e:	1a64      	subs	r4, r4, r1
    2b70:	4240      	negs	r0, r0
    2b72:	1a24      	subs	r4, r4, r0
    2b74:	2601      	movs	r6, #1
    2b76:	e01e      	b.n	2bb6 <__aeabi_dsub+0xb2>
    2b78:	4bb3      	ldr	r3, [pc, #716]	; (2e48 <__aeabi_dsub+0x344>)
    2b7a:	429e      	cmp	r6, r3
    2b7c:	d048      	beq.n	2c10 <__aeabi_dsub+0x10c>
    2b7e:	2380      	movs	r3, #128	; 0x80
    2b80:	041b      	lsls	r3, r3, #16
    2b82:	4319      	orrs	r1, r3
    2b84:	2d38      	cmp	r5, #56	; 0x38
    2b86:	dd00      	ble.n	2b8a <__aeabi_dsub+0x86>
    2b88:	e119      	b.n	2dbe <__aeabi_dsub+0x2ba>
    2b8a:	2d1f      	cmp	r5, #31
    2b8c:	dd00      	ble.n	2b90 <__aeabi_dsub+0x8c>
    2b8e:	e14c      	b.n	2e2a <__aeabi_dsub+0x326>
    2b90:	2320      	movs	r3, #32
    2b92:	000f      	movs	r7, r1
    2b94:	1b5b      	subs	r3, r3, r5
    2b96:	0010      	movs	r0, r2
    2b98:	409a      	lsls	r2, r3
    2b9a:	409f      	lsls	r7, r3
    2b9c:	40e8      	lsrs	r0, r5
    2b9e:	1e53      	subs	r3, r2, #1
    2ba0:	419a      	sbcs	r2, r3
    2ba2:	40e9      	lsrs	r1, r5
    2ba4:	4307      	orrs	r7, r0
    2ba6:	4317      	orrs	r7, r2
    2ba8:	4653      	mov	r3, sl
    2baa:	1bdf      	subs	r7, r3, r7
    2bac:	1a61      	subs	r1, r4, r1
    2bae:	45ba      	cmp	sl, r7
    2bb0:	41a4      	sbcs	r4, r4
    2bb2:	4264      	negs	r4, r4
    2bb4:	1b0c      	subs	r4, r1, r4
    2bb6:	0223      	lsls	r3, r4, #8
    2bb8:	d400      	bmi.n	2bbc <__aeabi_dsub+0xb8>
    2bba:	e0c5      	b.n	2d48 <__aeabi_dsub+0x244>
    2bbc:	0264      	lsls	r4, r4, #9
    2bbe:	0a65      	lsrs	r5, r4, #9
    2bc0:	2d00      	cmp	r5, #0
    2bc2:	d100      	bne.n	2bc6 <__aeabi_dsub+0xc2>
    2bc4:	e0f6      	b.n	2db4 <__aeabi_dsub+0x2b0>
    2bc6:	0028      	movs	r0, r5
    2bc8:	f000 fb1e 	bl	3208 <__clzsi2>
    2bcc:	0003      	movs	r3, r0
    2bce:	3b08      	subs	r3, #8
    2bd0:	2b1f      	cmp	r3, #31
    2bd2:	dd00      	ble.n	2bd6 <__aeabi_dsub+0xd2>
    2bd4:	e0e9      	b.n	2daa <__aeabi_dsub+0x2a6>
    2bd6:	2220      	movs	r2, #32
    2bd8:	003c      	movs	r4, r7
    2bda:	1ad2      	subs	r2, r2, r3
    2bdc:	409d      	lsls	r5, r3
    2bde:	40d4      	lsrs	r4, r2
    2be0:	409f      	lsls	r7, r3
    2be2:	4325      	orrs	r5, r4
    2be4:	429e      	cmp	r6, r3
    2be6:	dd00      	ble.n	2bea <__aeabi_dsub+0xe6>
    2be8:	e0db      	b.n	2da2 <__aeabi_dsub+0x29e>
    2bea:	1b9e      	subs	r6, r3, r6
    2bec:	1c73      	adds	r3, r6, #1
    2bee:	2b1f      	cmp	r3, #31
    2bf0:	dd00      	ble.n	2bf4 <__aeabi_dsub+0xf0>
    2bf2:	e10a      	b.n	2e0a <__aeabi_dsub+0x306>
    2bf4:	2220      	movs	r2, #32
    2bf6:	0038      	movs	r0, r7
    2bf8:	1ad2      	subs	r2, r2, r3
    2bfa:	0029      	movs	r1, r5
    2bfc:	4097      	lsls	r7, r2
    2bfe:	002c      	movs	r4, r5
    2c00:	4091      	lsls	r1, r2
    2c02:	40d8      	lsrs	r0, r3
    2c04:	1e7a      	subs	r2, r7, #1
    2c06:	4197      	sbcs	r7, r2
    2c08:	40dc      	lsrs	r4, r3
    2c0a:	2600      	movs	r6, #0
    2c0c:	4301      	orrs	r1, r0
    2c0e:	430f      	orrs	r7, r1
    2c10:	077b      	lsls	r3, r7, #29
    2c12:	d009      	beq.n	2c28 <__aeabi_dsub+0x124>
    2c14:	230f      	movs	r3, #15
    2c16:	403b      	ands	r3, r7
    2c18:	2b04      	cmp	r3, #4
    2c1a:	d005      	beq.n	2c28 <__aeabi_dsub+0x124>
    2c1c:	1d3b      	adds	r3, r7, #4
    2c1e:	42bb      	cmp	r3, r7
    2c20:	41bf      	sbcs	r7, r7
    2c22:	427f      	negs	r7, r7
    2c24:	19e4      	adds	r4, r4, r7
    2c26:	001f      	movs	r7, r3
    2c28:	0223      	lsls	r3, r4, #8
    2c2a:	d525      	bpl.n	2c78 <__aeabi_dsub+0x174>
    2c2c:	4b86      	ldr	r3, [pc, #536]	; (2e48 <__aeabi_dsub+0x344>)
    2c2e:	3601      	adds	r6, #1
    2c30:	429e      	cmp	r6, r3
    2c32:	d100      	bne.n	2c36 <__aeabi_dsub+0x132>
    2c34:	e0af      	b.n	2d96 <__aeabi_dsub+0x292>
    2c36:	4b85      	ldr	r3, [pc, #532]	; (2e4c <__aeabi_dsub+0x348>)
    2c38:	2501      	movs	r5, #1
    2c3a:	401c      	ands	r4, r3
    2c3c:	4643      	mov	r3, r8
    2c3e:	0762      	lsls	r2, r4, #29
    2c40:	08ff      	lsrs	r7, r7, #3
    2c42:	0264      	lsls	r4, r4, #9
    2c44:	0576      	lsls	r6, r6, #21
    2c46:	4317      	orrs	r7, r2
    2c48:	0b24      	lsrs	r4, r4, #12
    2c4a:	0d76      	lsrs	r6, r6, #21
    2c4c:	401d      	ands	r5, r3
    2c4e:	2100      	movs	r1, #0
    2c50:	0324      	lsls	r4, r4, #12
    2c52:	0b23      	lsrs	r3, r4, #12
    2c54:	0d0c      	lsrs	r4, r1, #20
    2c56:	4a7e      	ldr	r2, [pc, #504]	; (2e50 <__aeabi_dsub+0x34c>)
    2c58:	0524      	lsls	r4, r4, #20
    2c5a:	431c      	orrs	r4, r3
    2c5c:	4014      	ands	r4, r2
    2c5e:	0533      	lsls	r3, r6, #20
    2c60:	4323      	orrs	r3, r4
    2c62:	005b      	lsls	r3, r3, #1
    2c64:	07ed      	lsls	r5, r5, #31
    2c66:	085b      	lsrs	r3, r3, #1
    2c68:	432b      	orrs	r3, r5
    2c6a:	0038      	movs	r0, r7
    2c6c:	0019      	movs	r1, r3
    2c6e:	bc1c      	pop	{r2, r3, r4}
    2c70:	4690      	mov	r8, r2
    2c72:	4699      	mov	r9, r3
    2c74:	46a2      	mov	sl, r4
    2c76:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2c78:	2501      	movs	r5, #1
    2c7a:	4643      	mov	r3, r8
    2c7c:	0762      	lsls	r2, r4, #29
    2c7e:	08ff      	lsrs	r7, r7, #3
    2c80:	4317      	orrs	r7, r2
    2c82:	08e4      	lsrs	r4, r4, #3
    2c84:	401d      	ands	r5, r3
    2c86:	4b70      	ldr	r3, [pc, #448]	; (2e48 <__aeabi_dsub+0x344>)
    2c88:	429e      	cmp	r6, r3
    2c8a:	d036      	beq.n	2cfa <__aeabi_dsub+0x1f6>
    2c8c:	0324      	lsls	r4, r4, #12
    2c8e:	0576      	lsls	r6, r6, #21
    2c90:	0b24      	lsrs	r4, r4, #12
    2c92:	0d76      	lsrs	r6, r6, #21
    2c94:	e7db      	b.n	2c4e <__aeabi_dsub+0x14a>
    2c96:	4663      	mov	r3, ip
    2c98:	1af3      	subs	r3, r6, r3
    2c9a:	2b00      	cmp	r3, #0
    2c9c:	dc00      	bgt.n	2ca0 <__aeabi_dsub+0x19c>
    2c9e:	e094      	b.n	2dca <__aeabi_dsub+0x2c6>
    2ca0:	4660      	mov	r0, ip
    2ca2:	2800      	cmp	r0, #0
    2ca4:	d035      	beq.n	2d12 <__aeabi_dsub+0x20e>
    2ca6:	4868      	ldr	r0, [pc, #416]	; (2e48 <__aeabi_dsub+0x344>)
    2ca8:	4286      	cmp	r6, r0
    2caa:	d0b1      	beq.n	2c10 <__aeabi_dsub+0x10c>
    2cac:	2780      	movs	r7, #128	; 0x80
    2cae:	043f      	lsls	r7, r7, #16
    2cb0:	4339      	orrs	r1, r7
    2cb2:	2b38      	cmp	r3, #56	; 0x38
    2cb4:	dc00      	bgt.n	2cb8 <__aeabi_dsub+0x1b4>
    2cb6:	e0fd      	b.n	2eb4 <__aeabi_dsub+0x3b0>
    2cb8:	430a      	orrs	r2, r1
    2cba:	0017      	movs	r7, r2
    2cbc:	2100      	movs	r1, #0
    2cbe:	1e7a      	subs	r2, r7, #1
    2cc0:	4197      	sbcs	r7, r2
    2cc2:	4457      	add	r7, sl
    2cc4:	4557      	cmp	r7, sl
    2cc6:	4180      	sbcs	r0, r0
    2cc8:	1909      	adds	r1, r1, r4
    2cca:	4244      	negs	r4, r0
    2ccc:	190c      	adds	r4, r1, r4
    2cce:	0223      	lsls	r3, r4, #8
    2cd0:	d53a      	bpl.n	2d48 <__aeabi_dsub+0x244>
    2cd2:	4b5d      	ldr	r3, [pc, #372]	; (2e48 <__aeabi_dsub+0x344>)
    2cd4:	3601      	adds	r6, #1
    2cd6:	429e      	cmp	r6, r3
    2cd8:	d100      	bne.n	2cdc <__aeabi_dsub+0x1d8>
    2cda:	e14b      	b.n	2f74 <__aeabi_dsub+0x470>
    2cdc:	2201      	movs	r2, #1
    2cde:	4b5b      	ldr	r3, [pc, #364]	; (2e4c <__aeabi_dsub+0x348>)
    2ce0:	401c      	ands	r4, r3
    2ce2:	087b      	lsrs	r3, r7, #1
    2ce4:	4017      	ands	r7, r2
    2ce6:	431f      	orrs	r7, r3
    2ce8:	07e2      	lsls	r2, r4, #31
    2cea:	4317      	orrs	r7, r2
    2cec:	0864      	lsrs	r4, r4, #1
    2cee:	e78f      	b.n	2c10 <__aeabi_dsub+0x10c>
    2cf0:	0008      	movs	r0, r1
    2cf2:	4310      	orrs	r0, r2
    2cf4:	d000      	beq.n	2cf8 <__aeabi_dsub+0x1f4>
    2cf6:	e724      	b.n	2b42 <__aeabi_dsub+0x3e>
    2cf8:	e721      	b.n	2b3e <__aeabi_dsub+0x3a>
    2cfa:	0023      	movs	r3, r4
    2cfc:	433b      	orrs	r3, r7
    2cfe:	d100      	bne.n	2d02 <__aeabi_dsub+0x1fe>
    2d00:	e1b9      	b.n	3076 <__aeabi_dsub+0x572>
    2d02:	2280      	movs	r2, #128	; 0x80
    2d04:	0312      	lsls	r2, r2, #12
    2d06:	4314      	orrs	r4, r2
    2d08:	0324      	lsls	r4, r4, #12
    2d0a:	0b24      	lsrs	r4, r4, #12
    2d0c:	e79f      	b.n	2c4e <__aeabi_dsub+0x14a>
    2d0e:	002e      	movs	r6, r5
    2d10:	e77e      	b.n	2c10 <__aeabi_dsub+0x10c>
    2d12:	0008      	movs	r0, r1
    2d14:	4310      	orrs	r0, r2
    2d16:	d100      	bne.n	2d1a <__aeabi_dsub+0x216>
    2d18:	e0ca      	b.n	2eb0 <__aeabi_dsub+0x3ac>
    2d1a:	1e58      	subs	r0, r3, #1
    2d1c:	4684      	mov	ip, r0
    2d1e:	2800      	cmp	r0, #0
    2d20:	d000      	beq.n	2d24 <__aeabi_dsub+0x220>
    2d22:	e0e7      	b.n	2ef4 <__aeabi_dsub+0x3f0>
    2d24:	4452      	add	r2, sl
    2d26:	4552      	cmp	r2, sl
    2d28:	4180      	sbcs	r0, r0
    2d2a:	1864      	adds	r4, r4, r1
    2d2c:	4240      	negs	r0, r0
    2d2e:	1824      	adds	r4, r4, r0
    2d30:	0017      	movs	r7, r2
    2d32:	2601      	movs	r6, #1
    2d34:	0223      	lsls	r3, r4, #8
    2d36:	d507      	bpl.n	2d48 <__aeabi_dsub+0x244>
    2d38:	2602      	movs	r6, #2
    2d3a:	e7cf      	b.n	2cdc <__aeabi_dsub+0x1d8>
    2d3c:	4664      	mov	r4, ip
    2d3e:	432c      	orrs	r4, r5
    2d40:	d100      	bne.n	2d44 <__aeabi_dsub+0x240>
    2d42:	e1b3      	b.n	30ac <__aeabi_dsub+0x5a8>
    2d44:	002c      	movs	r4, r5
    2d46:	4667      	mov	r7, ip
    2d48:	077b      	lsls	r3, r7, #29
    2d4a:	d000      	beq.n	2d4e <__aeabi_dsub+0x24a>
    2d4c:	e762      	b.n	2c14 <__aeabi_dsub+0x110>
    2d4e:	0763      	lsls	r3, r4, #29
    2d50:	08ff      	lsrs	r7, r7, #3
    2d52:	431f      	orrs	r7, r3
    2d54:	2501      	movs	r5, #1
    2d56:	4643      	mov	r3, r8
    2d58:	08e4      	lsrs	r4, r4, #3
    2d5a:	401d      	ands	r5, r3
    2d5c:	e793      	b.n	2c86 <__aeabi_dsub+0x182>
    2d5e:	2d00      	cmp	r5, #0
    2d60:	d178      	bne.n	2e54 <__aeabi_dsub+0x350>
    2d62:	1c75      	adds	r5, r6, #1
    2d64:	056d      	lsls	r5, r5, #21
    2d66:	0d6d      	lsrs	r5, r5, #21
    2d68:	2d01      	cmp	r5, #1
    2d6a:	dc00      	bgt.n	2d6e <__aeabi_dsub+0x26a>
    2d6c:	e0f2      	b.n	2f54 <__aeabi_dsub+0x450>
    2d6e:	4650      	mov	r0, sl
    2d70:	1a80      	subs	r0, r0, r2
    2d72:	4582      	cmp	sl, r0
    2d74:	41bf      	sbcs	r7, r7
    2d76:	1a65      	subs	r5, r4, r1
    2d78:	427f      	negs	r7, r7
    2d7a:	1bed      	subs	r5, r5, r7
    2d7c:	4684      	mov	ip, r0
    2d7e:	0228      	lsls	r0, r5, #8
    2d80:	d400      	bmi.n	2d84 <__aeabi_dsub+0x280>
    2d82:	e08c      	b.n	2e9e <__aeabi_dsub+0x39a>
    2d84:	4650      	mov	r0, sl
    2d86:	1a17      	subs	r7, r2, r0
    2d88:	42ba      	cmp	r2, r7
    2d8a:	4192      	sbcs	r2, r2
    2d8c:	1b0c      	subs	r4, r1, r4
    2d8e:	4255      	negs	r5, r2
    2d90:	1b65      	subs	r5, r4, r5
    2d92:	4698      	mov	r8, r3
    2d94:	e714      	b.n	2bc0 <__aeabi_dsub+0xbc>
    2d96:	2501      	movs	r5, #1
    2d98:	4643      	mov	r3, r8
    2d9a:	2400      	movs	r4, #0
    2d9c:	401d      	ands	r5, r3
    2d9e:	2700      	movs	r7, #0
    2da0:	e755      	b.n	2c4e <__aeabi_dsub+0x14a>
    2da2:	4c2a      	ldr	r4, [pc, #168]	; (2e4c <__aeabi_dsub+0x348>)
    2da4:	1af6      	subs	r6, r6, r3
    2da6:	402c      	ands	r4, r5
    2da8:	e732      	b.n	2c10 <__aeabi_dsub+0x10c>
    2daa:	003d      	movs	r5, r7
    2dac:	3828      	subs	r0, #40	; 0x28
    2dae:	4085      	lsls	r5, r0
    2db0:	2700      	movs	r7, #0
    2db2:	e717      	b.n	2be4 <__aeabi_dsub+0xe0>
    2db4:	0038      	movs	r0, r7
    2db6:	f000 fa27 	bl	3208 <__clzsi2>
    2dba:	3020      	adds	r0, #32
    2dbc:	e706      	b.n	2bcc <__aeabi_dsub+0xc8>
    2dbe:	430a      	orrs	r2, r1
    2dc0:	0017      	movs	r7, r2
    2dc2:	2100      	movs	r1, #0
    2dc4:	1e7a      	subs	r2, r7, #1
    2dc6:	4197      	sbcs	r7, r2
    2dc8:	e6ee      	b.n	2ba8 <__aeabi_dsub+0xa4>
    2dca:	2b00      	cmp	r3, #0
    2dcc:	d000      	beq.n	2dd0 <__aeabi_dsub+0x2cc>
    2dce:	e0e5      	b.n	2f9c <__aeabi_dsub+0x498>
    2dd0:	1c73      	adds	r3, r6, #1
    2dd2:	469c      	mov	ip, r3
    2dd4:	055b      	lsls	r3, r3, #21
    2dd6:	0d5b      	lsrs	r3, r3, #21
    2dd8:	2b01      	cmp	r3, #1
    2dda:	dc00      	bgt.n	2dde <__aeabi_dsub+0x2da>
    2ddc:	e09f      	b.n	2f1e <__aeabi_dsub+0x41a>
    2dde:	4b1a      	ldr	r3, [pc, #104]	; (2e48 <__aeabi_dsub+0x344>)
    2de0:	459c      	cmp	ip, r3
    2de2:	d100      	bne.n	2de6 <__aeabi_dsub+0x2e2>
    2de4:	e0c5      	b.n	2f72 <__aeabi_dsub+0x46e>
    2de6:	4452      	add	r2, sl
    2de8:	4552      	cmp	r2, sl
    2dea:	4180      	sbcs	r0, r0
    2dec:	1864      	adds	r4, r4, r1
    2dee:	4240      	negs	r0, r0
    2df0:	1824      	adds	r4, r4, r0
    2df2:	07e7      	lsls	r7, r4, #31
    2df4:	0852      	lsrs	r2, r2, #1
    2df6:	4317      	orrs	r7, r2
    2df8:	0864      	lsrs	r4, r4, #1
    2dfa:	4666      	mov	r6, ip
    2dfc:	e708      	b.n	2c10 <__aeabi_dsub+0x10c>
    2dfe:	4812      	ldr	r0, [pc, #72]	; (2e48 <__aeabi_dsub+0x344>)
    2e00:	4285      	cmp	r5, r0
    2e02:	d100      	bne.n	2e06 <__aeabi_dsub+0x302>
    2e04:	e085      	b.n	2f12 <__aeabi_dsub+0x40e>
    2e06:	001d      	movs	r5, r3
    2e08:	e6bc      	b.n	2b84 <__aeabi_dsub+0x80>
    2e0a:	0029      	movs	r1, r5
    2e0c:	3e1f      	subs	r6, #31
    2e0e:	40f1      	lsrs	r1, r6
    2e10:	2b20      	cmp	r3, #32
    2e12:	d100      	bne.n	2e16 <__aeabi_dsub+0x312>
    2e14:	e07f      	b.n	2f16 <__aeabi_dsub+0x412>
    2e16:	2240      	movs	r2, #64	; 0x40
    2e18:	1ad3      	subs	r3, r2, r3
    2e1a:	409d      	lsls	r5, r3
    2e1c:	432f      	orrs	r7, r5
    2e1e:	1e7d      	subs	r5, r7, #1
    2e20:	41af      	sbcs	r7, r5
    2e22:	2400      	movs	r4, #0
    2e24:	430f      	orrs	r7, r1
    2e26:	2600      	movs	r6, #0
    2e28:	e78e      	b.n	2d48 <__aeabi_dsub+0x244>
    2e2a:	002b      	movs	r3, r5
    2e2c:	000f      	movs	r7, r1
    2e2e:	3b20      	subs	r3, #32
    2e30:	40df      	lsrs	r7, r3
    2e32:	2d20      	cmp	r5, #32
    2e34:	d071      	beq.n	2f1a <__aeabi_dsub+0x416>
    2e36:	2340      	movs	r3, #64	; 0x40
    2e38:	1b5d      	subs	r5, r3, r5
    2e3a:	40a9      	lsls	r1, r5
    2e3c:	430a      	orrs	r2, r1
    2e3e:	1e51      	subs	r1, r2, #1
    2e40:	418a      	sbcs	r2, r1
    2e42:	2100      	movs	r1, #0
    2e44:	4317      	orrs	r7, r2
    2e46:	e6af      	b.n	2ba8 <__aeabi_dsub+0xa4>
    2e48:	000007ff 	.word	0x000007ff
    2e4c:	ff7fffff 	.word	0xff7fffff
    2e50:	800fffff 	.word	0x800fffff
    2e54:	2e00      	cmp	r6, #0
    2e56:	d03e      	beq.n	2ed6 <__aeabi_dsub+0x3d2>
    2e58:	4eb3      	ldr	r6, [pc, #716]	; (3128 <__aeabi_dsub+0x624>)
    2e5a:	45b4      	cmp	ip, r6
    2e5c:	d045      	beq.n	2eea <__aeabi_dsub+0x3e6>
    2e5e:	2680      	movs	r6, #128	; 0x80
    2e60:	0436      	lsls	r6, r6, #16
    2e62:	426d      	negs	r5, r5
    2e64:	4334      	orrs	r4, r6
    2e66:	2d38      	cmp	r5, #56	; 0x38
    2e68:	dd00      	ble.n	2e6c <__aeabi_dsub+0x368>
    2e6a:	e0a8      	b.n	2fbe <__aeabi_dsub+0x4ba>
    2e6c:	2d1f      	cmp	r5, #31
    2e6e:	dd00      	ble.n	2e72 <__aeabi_dsub+0x36e>
    2e70:	e11f      	b.n	30b2 <__aeabi_dsub+0x5ae>
    2e72:	2620      	movs	r6, #32
    2e74:	0027      	movs	r7, r4
    2e76:	4650      	mov	r0, sl
    2e78:	1b76      	subs	r6, r6, r5
    2e7a:	40b7      	lsls	r7, r6
    2e7c:	40e8      	lsrs	r0, r5
    2e7e:	4307      	orrs	r7, r0
    2e80:	4650      	mov	r0, sl
    2e82:	40b0      	lsls	r0, r6
    2e84:	1e46      	subs	r6, r0, #1
    2e86:	41b0      	sbcs	r0, r6
    2e88:	40ec      	lsrs	r4, r5
    2e8a:	4338      	orrs	r0, r7
    2e8c:	1a17      	subs	r7, r2, r0
    2e8e:	42ba      	cmp	r2, r7
    2e90:	4192      	sbcs	r2, r2
    2e92:	1b0c      	subs	r4, r1, r4
    2e94:	4252      	negs	r2, r2
    2e96:	1aa4      	subs	r4, r4, r2
    2e98:	4666      	mov	r6, ip
    2e9a:	4698      	mov	r8, r3
    2e9c:	e68b      	b.n	2bb6 <__aeabi_dsub+0xb2>
    2e9e:	4664      	mov	r4, ip
    2ea0:	4667      	mov	r7, ip
    2ea2:	432c      	orrs	r4, r5
    2ea4:	d000      	beq.n	2ea8 <__aeabi_dsub+0x3a4>
    2ea6:	e68b      	b.n	2bc0 <__aeabi_dsub+0xbc>
    2ea8:	2500      	movs	r5, #0
    2eaa:	2600      	movs	r6, #0
    2eac:	2700      	movs	r7, #0
    2eae:	e6ea      	b.n	2c86 <__aeabi_dsub+0x182>
    2eb0:	001e      	movs	r6, r3
    2eb2:	e6ad      	b.n	2c10 <__aeabi_dsub+0x10c>
    2eb4:	2b1f      	cmp	r3, #31
    2eb6:	dc60      	bgt.n	2f7a <__aeabi_dsub+0x476>
    2eb8:	2720      	movs	r7, #32
    2eba:	1af8      	subs	r0, r7, r3
    2ebc:	000f      	movs	r7, r1
    2ebe:	4684      	mov	ip, r0
    2ec0:	4087      	lsls	r7, r0
    2ec2:	0010      	movs	r0, r2
    2ec4:	40d8      	lsrs	r0, r3
    2ec6:	4307      	orrs	r7, r0
    2ec8:	4660      	mov	r0, ip
    2eca:	4082      	lsls	r2, r0
    2ecc:	1e50      	subs	r0, r2, #1
    2ece:	4182      	sbcs	r2, r0
    2ed0:	40d9      	lsrs	r1, r3
    2ed2:	4317      	orrs	r7, r2
    2ed4:	e6f5      	b.n	2cc2 <__aeabi_dsub+0x1be>
    2ed6:	0026      	movs	r6, r4
    2ed8:	4650      	mov	r0, sl
    2eda:	4306      	orrs	r6, r0
    2edc:	d005      	beq.n	2eea <__aeabi_dsub+0x3e6>
    2ede:	43ed      	mvns	r5, r5
    2ee0:	2d00      	cmp	r5, #0
    2ee2:	d0d3      	beq.n	2e8c <__aeabi_dsub+0x388>
    2ee4:	4e90      	ldr	r6, [pc, #576]	; (3128 <__aeabi_dsub+0x624>)
    2ee6:	45b4      	cmp	ip, r6
    2ee8:	d1bd      	bne.n	2e66 <__aeabi_dsub+0x362>
    2eea:	000c      	movs	r4, r1
    2eec:	0017      	movs	r7, r2
    2eee:	4666      	mov	r6, ip
    2ef0:	4698      	mov	r8, r3
    2ef2:	e68d      	b.n	2c10 <__aeabi_dsub+0x10c>
    2ef4:	488c      	ldr	r0, [pc, #560]	; (3128 <__aeabi_dsub+0x624>)
    2ef6:	4283      	cmp	r3, r0
    2ef8:	d00b      	beq.n	2f12 <__aeabi_dsub+0x40e>
    2efa:	4663      	mov	r3, ip
    2efc:	e6d9      	b.n	2cb2 <__aeabi_dsub+0x1ae>
    2efe:	2d00      	cmp	r5, #0
    2f00:	d000      	beq.n	2f04 <__aeabi_dsub+0x400>
    2f02:	e096      	b.n	3032 <__aeabi_dsub+0x52e>
    2f04:	0008      	movs	r0, r1
    2f06:	4310      	orrs	r0, r2
    2f08:	d100      	bne.n	2f0c <__aeabi_dsub+0x408>
    2f0a:	e0e2      	b.n	30d2 <__aeabi_dsub+0x5ce>
    2f0c:	000c      	movs	r4, r1
    2f0e:	0017      	movs	r7, r2
    2f10:	4698      	mov	r8, r3
    2f12:	4e85      	ldr	r6, [pc, #532]	; (3128 <__aeabi_dsub+0x624>)
    2f14:	e67c      	b.n	2c10 <__aeabi_dsub+0x10c>
    2f16:	2500      	movs	r5, #0
    2f18:	e780      	b.n	2e1c <__aeabi_dsub+0x318>
    2f1a:	2100      	movs	r1, #0
    2f1c:	e78e      	b.n	2e3c <__aeabi_dsub+0x338>
    2f1e:	0023      	movs	r3, r4
    2f20:	4650      	mov	r0, sl
    2f22:	4303      	orrs	r3, r0
    2f24:	2e00      	cmp	r6, #0
    2f26:	d000      	beq.n	2f2a <__aeabi_dsub+0x426>
    2f28:	e0a8      	b.n	307c <__aeabi_dsub+0x578>
    2f2a:	2b00      	cmp	r3, #0
    2f2c:	d100      	bne.n	2f30 <__aeabi_dsub+0x42c>
    2f2e:	e0de      	b.n	30ee <__aeabi_dsub+0x5ea>
    2f30:	000b      	movs	r3, r1
    2f32:	4313      	orrs	r3, r2
    2f34:	d100      	bne.n	2f38 <__aeabi_dsub+0x434>
    2f36:	e66b      	b.n	2c10 <__aeabi_dsub+0x10c>
    2f38:	4452      	add	r2, sl
    2f3a:	4552      	cmp	r2, sl
    2f3c:	4180      	sbcs	r0, r0
    2f3e:	1864      	adds	r4, r4, r1
    2f40:	4240      	negs	r0, r0
    2f42:	1824      	adds	r4, r4, r0
    2f44:	0017      	movs	r7, r2
    2f46:	0223      	lsls	r3, r4, #8
    2f48:	d400      	bmi.n	2f4c <__aeabi_dsub+0x448>
    2f4a:	e6fd      	b.n	2d48 <__aeabi_dsub+0x244>
    2f4c:	4b77      	ldr	r3, [pc, #476]	; (312c <__aeabi_dsub+0x628>)
    2f4e:	4666      	mov	r6, ip
    2f50:	401c      	ands	r4, r3
    2f52:	e65d      	b.n	2c10 <__aeabi_dsub+0x10c>
    2f54:	0025      	movs	r5, r4
    2f56:	4650      	mov	r0, sl
    2f58:	4305      	orrs	r5, r0
    2f5a:	2e00      	cmp	r6, #0
    2f5c:	d1cf      	bne.n	2efe <__aeabi_dsub+0x3fa>
    2f5e:	2d00      	cmp	r5, #0
    2f60:	d14f      	bne.n	3002 <__aeabi_dsub+0x4fe>
    2f62:	000c      	movs	r4, r1
    2f64:	4314      	orrs	r4, r2
    2f66:	d100      	bne.n	2f6a <__aeabi_dsub+0x466>
    2f68:	e0a0      	b.n	30ac <__aeabi_dsub+0x5a8>
    2f6a:	000c      	movs	r4, r1
    2f6c:	0017      	movs	r7, r2
    2f6e:	4698      	mov	r8, r3
    2f70:	e64e      	b.n	2c10 <__aeabi_dsub+0x10c>
    2f72:	4666      	mov	r6, ip
    2f74:	2400      	movs	r4, #0
    2f76:	2700      	movs	r7, #0
    2f78:	e685      	b.n	2c86 <__aeabi_dsub+0x182>
    2f7a:	001f      	movs	r7, r3
    2f7c:	0008      	movs	r0, r1
    2f7e:	3f20      	subs	r7, #32
    2f80:	40f8      	lsrs	r0, r7
    2f82:	0007      	movs	r7, r0
    2f84:	2b20      	cmp	r3, #32
    2f86:	d100      	bne.n	2f8a <__aeabi_dsub+0x486>
    2f88:	e08e      	b.n	30a8 <__aeabi_dsub+0x5a4>
    2f8a:	2040      	movs	r0, #64	; 0x40
    2f8c:	1ac3      	subs	r3, r0, r3
    2f8e:	4099      	lsls	r1, r3
    2f90:	430a      	orrs	r2, r1
    2f92:	1e51      	subs	r1, r2, #1
    2f94:	418a      	sbcs	r2, r1
    2f96:	2100      	movs	r1, #0
    2f98:	4317      	orrs	r7, r2
    2f9a:	e692      	b.n	2cc2 <__aeabi_dsub+0x1be>
    2f9c:	2e00      	cmp	r6, #0
    2f9e:	d114      	bne.n	2fca <__aeabi_dsub+0x4c6>
    2fa0:	0026      	movs	r6, r4
    2fa2:	4650      	mov	r0, sl
    2fa4:	4306      	orrs	r6, r0
    2fa6:	d062      	beq.n	306e <__aeabi_dsub+0x56a>
    2fa8:	43db      	mvns	r3, r3
    2faa:	2b00      	cmp	r3, #0
    2fac:	d15c      	bne.n	3068 <__aeabi_dsub+0x564>
    2fae:	1887      	adds	r7, r0, r2
    2fb0:	4297      	cmp	r7, r2
    2fb2:	4192      	sbcs	r2, r2
    2fb4:	1864      	adds	r4, r4, r1
    2fb6:	4252      	negs	r2, r2
    2fb8:	18a4      	adds	r4, r4, r2
    2fba:	4666      	mov	r6, ip
    2fbc:	e687      	b.n	2cce <__aeabi_dsub+0x1ca>
    2fbe:	4650      	mov	r0, sl
    2fc0:	4320      	orrs	r0, r4
    2fc2:	1e44      	subs	r4, r0, #1
    2fc4:	41a0      	sbcs	r0, r4
    2fc6:	2400      	movs	r4, #0
    2fc8:	e760      	b.n	2e8c <__aeabi_dsub+0x388>
    2fca:	4e57      	ldr	r6, [pc, #348]	; (3128 <__aeabi_dsub+0x624>)
    2fcc:	45b4      	cmp	ip, r6
    2fce:	d04e      	beq.n	306e <__aeabi_dsub+0x56a>
    2fd0:	2680      	movs	r6, #128	; 0x80
    2fd2:	0436      	lsls	r6, r6, #16
    2fd4:	425b      	negs	r3, r3
    2fd6:	4334      	orrs	r4, r6
    2fd8:	2b38      	cmp	r3, #56	; 0x38
    2fda:	dd00      	ble.n	2fde <__aeabi_dsub+0x4da>
    2fdc:	e07f      	b.n	30de <__aeabi_dsub+0x5da>
    2fde:	2b1f      	cmp	r3, #31
    2fe0:	dd00      	ble.n	2fe4 <__aeabi_dsub+0x4e0>
    2fe2:	e08b      	b.n	30fc <__aeabi_dsub+0x5f8>
    2fe4:	2620      	movs	r6, #32
    2fe6:	0027      	movs	r7, r4
    2fe8:	4650      	mov	r0, sl
    2fea:	1af6      	subs	r6, r6, r3
    2fec:	40b7      	lsls	r7, r6
    2fee:	40d8      	lsrs	r0, r3
    2ff0:	4307      	orrs	r7, r0
    2ff2:	4650      	mov	r0, sl
    2ff4:	40b0      	lsls	r0, r6
    2ff6:	1e46      	subs	r6, r0, #1
    2ff8:	41b0      	sbcs	r0, r6
    2ffa:	4307      	orrs	r7, r0
    2ffc:	40dc      	lsrs	r4, r3
    2ffe:	18bf      	adds	r7, r7, r2
    3000:	e7d6      	b.n	2fb0 <__aeabi_dsub+0x4ac>
    3002:	000d      	movs	r5, r1
    3004:	4315      	orrs	r5, r2
    3006:	d100      	bne.n	300a <__aeabi_dsub+0x506>
    3008:	e602      	b.n	2c10 <__aeabi_dsub+0x10c>
    300a:	4650      	mov	r0, sl
    300c:	1a80      	subs	r0, r0, r2
    300e:	4582      	cmp	sl, r0
    3010:	41bf      	sbcs	r7, r7
    3012:	1a65      	subs	r5, r4, r1
    3014:	427f      	negs	r7, r7
    3016:	1bed      	subs	r5, r5, r7
    3018:	4684      	mov	ip, r0
    301a:	0228      	lsls	r0, r5, #8
    301c:	d400      	bmi.n	3020 <__aeabi_dsub+0x51c>
    301e:	e68d      	b.n	2d3c <__aeabi_dsub+0x238>
    3020:	4650      	mov	r0, sl
    3022:	1a17      	subs	r7, r2, r0
    3024:	42ba      	cmp	r2, r7
    3026:	4192      	sbcs	r2, r2
    3028:	1b0c      	subs	r4, r1, r4
    302a:	4252      	negs	r2, r2
    302c:	1aa4      	subs	r4, r4, r2
    302e:	4698      	mov	r8, r3
    3030:	e5ee      	b.n	2c10 <__aeabi_dsub+0x10c>
    3032:	000d      	movs	r5, r1
    3034:	4315      	orrs	r5, r2
    3036:	d100      	bne.n	303a <__aeabi_dsub+0x536>
    3038:	e76b      	b.n	2f12 <__aeabi_dsub+0x40e>
    303a:	4650      	mov	r0, sl
    303c:	0767      	lsls	r7, r4, #29
    303e:	08c0      	lsrs	r0, r0, #3
    3040:	4307      	orrs	r7, r0
    3042:	2080      	movs	r0, #128	; 0x80
    3044:	08e4      	lsrs	r4, r4, #3
    3046:	0300      	lsls	r0, r0, #12
    3048:	4204      	tst	r4, r0
    304a:	d007      	beq.n	305c <__aeabi_dsub+0x558>
    304c:	08cd      	lsrs	r5, r1, #3
    304e:	4205      	tst	r5, r0
    3050:	d104      	bne.n	305c <__aeabi_dsub+0x558>
    3052:	002c      	movs	r4, r5
    3054:	4698      	mov	r8, r3
    3056:	08d7      	lsrs	r7, r2, #3
    3058:	0749      	lsls	r1, r1, #29
    305a:	430f      	orrs	r7, r1
    305c:	0f7b      	lsrs	r3, r7, #29
    305e:	00e4      	lsls	r4, r4, #3
    3060:	431c      	orrs	r4, r3
    3062:	00ff      	lsls	r7, r7, #3
    3064:	4e30      	ldr	r6, [pc, #192]	; (3128 <__aeabi_dsub+0x624>)
    3066:	e5d3      	b.n	2c10 <__aeabi_dsub+0x10c>
    3068:	4e2f      	ldr	r6, [pc, #188]	; (3128 <__aeabi_dsub+0x624>)
    306a:	45b4      	cmp	ip, r6
    306c:	d1b4      	bne.n	2fd8 <__aeabi_dsub+0x4d4>
    306e:	000c      	movs	r4, r1
    3070:	0017      	movs	r7, r2
    3072:	4666      	mov	r6, ip
    3074:	e5cc      	b.n	2c10 <__aeabi_dsub+0x10c>
    3076:	2700      	movs	r7, #0
    3078:	2400      	movs	r4, #0
    307a:	e5e8      	b.n	2c4e <__aeabi_dsub+0x14a>
    307c:	2b00      	cmp	r3, #0
    307e:	d039      	beq.n	30f4 <__aeabi_dsub+0x5f0>
    3080:	000b      	movs	r3, r1
    3082:	4313      	orrs	r3, r2
    3084:	d100      	bne.n	3088 <__aeabi_dsub+0x584>
    3086:	e744      	b.n	2f12 <__aeabi_dsub+0x40e>
    3088:	08c0      	lsrs	r0, r0, #3
    308a:	0767      	lsls	r7, r4, #29
    308c:	4307      	orrs	r7, r0
    308e:	2080      	movs	r0, #128	; 0x80
    3090:	08e4      	lsrs	r4, r4, #3
    3092:	0300      	lsls	r0, r0, #12
    3094:	4204      	tst	r4, r0
    3096:	d0e1      	beq.n	305c <__aeabi_dsub+0x558>
    3098:	08cb      	lsrs	r3, r1, #3
    309a:	4203      	tst	r3, r0
    309c:	d1de      	bne.n	305c <__aeabi_dsub+0x558>
    309e:	08d7      	lsrs	r7, r2, #3
    30a0:	0749      	lsls	r1, r1, #29
    30a2:	430f      	orrs	r7, r1
    30a4:	001c      	movs	r4, r3
    30a6:	e7d9      	b.n	305c <__aeabi_dsub+0x558>
    30a8:	2100      	movs	r1, #0
    30aa:	e771      	b.n	2f90 <__aeabi_dsub+0x48c>
    30ac:	2500      	movs	r5, #0
    30ae:	2700      	movs	r7, #0
    30b0:	e5e9      	b.n	2c86 <__aeabi_dsub+0x182>
    30b2:	002e      	movs	r6, r5
    30b4:	0027      	movs	r7, r4
    30b6:	3e20      	subs	r6, #32
    30b8:	40f7      	lsrs	r7, r6
    30ba:	2d20      	cmp	r5, #32
    30bc:	d02f      	beq.n	311e <__aeabi_dsub+0x61a>
    30be:	2640      	movs	r6, #64	; 0x40
    30c0:	1b75      	subs	r5, r6, r5
    30c2:	40ac      	lsls	r4, r5
    30c4:	4650      	mov	r0, sl
    30c6:	4320      	orrs	r0, r4
    30c8:	1e44      	subs	r4, r0, #1
    30ca:	41a0      	sbcs	r0, r4
    30cc:	2400      	movs	r4, #0
    30ce:	4338      	orrs	r0, r7
    30d0:	e6dc      	b.n	2e8c <__aeabi_dsub+0x388>
    30d2:	2480      	movs	r4, #128	; 0x80
    30d4:	2500      	movs	r5, #0
    30d6:	0324      	lsls	r4, r4, #12
    30d8:	4e13      	ldr	r6, [pc, #76]	; (3128 <__aeabi_dsub+0x624>)
    30da:	2700      	movs	r7, #0
    30dc:	e5d3      	b.n	2c86 <__aeabi_dsub+0x182>
    30de:	4650      	mov	r0, sl
    30e0:	4320      	orrs	r0, r4
    30e2:	0007      	movs	r7, r0
    30e4:	1e78      	subs	r0, r7, #1
    30e6:	4187      	sbcs	r7, r0
    30e8:	2400      	movs	r4, #0
    30ea:	18bf      	adds	r7, r7, r2
    30ec:	e760      	b.n	2fb0 <__aeabi_dsub+0x4ac>
    30ee:	000c      	movs	r4, r1
    30f0:	0017      	movs	r7, r2
    30f2:	e58d      	b.n	2c10 <__aeabi_dsub+0x10c>
    30f4:	000c      	movs	r4, r1
    30f6:	0017      	movs	r7, r2
    30f8:	4e0b      	ldr	r6, [pc, #44]	; (3128 <__aeabi_dsub+0x624>)
    30fa:	e589      	b.n	2c10 <__aeabi_dsub+0x10c>
    30fc:	001e      	movs	r6, r3
    30fe:	0027      	movs	r7, r4
    3100:	3e20      	subs	r6, #32
    3102:	40f7      	lsrs	r7, r6
    3104:	2b20      	cmp	r3, #32
    3106:	d00c      	beq.n	3122 <__aeabi_dsub+0x61e>
    3108:	2640      	movs	r6, #64	; 0x40
    310a:	1af3      	subs	r3, r6, r3
    310c:	409c      	lsls	r4, r3
    310e:	4650      	mov	r0, sl
    3110:	4320      	orrs	r0, r4
    3112:	1e44      	subs	r4, r0, #1
    3114:	41a0      	sbcs	r0, r4
    3116:	4307      	orrs	r7, r0
    3118:	2400      	movs	r4, #0
    311a:	18bf      	adds	r7, r7, r2
    311c:	e748      	b.n	2fb0 <__aeabi_dsub+0x4ac>
    311e:	2400      	movs	r4, #0
    3120:	e7d0      	b.n	30c4 <__aeabi_dsub+0x5c0>
    3122:	2400      	movs	r4, #0
    3124:	e7f3      	b.n	310e <__aeabi_dsub+0x60a>
    3126:	46c0      	nop			; (mov r8, r8)
    3128:	000007ff 	.word	0x000007ff
    312c:	ff7fffff 	.word	0xff7fffff

00003130 <__aeabi_d2iz>:
    3130:	b530      	push	{r4, r5, lr}
    3132:	4d13      	ldr	r5, [pc, #76]	; (3180 <__aeabi_d2iz+0x50>)
    3134:	030a      	lsls	r2, r1, #12
    3136:	004b      	lsls	r3, r1, #1
    3138:	0b12      	lsrs	r2, r2, #12
    313a:	0d5b      	lsrs	r3, r3, #21
    313c:	0fc9      	lsrs	r1, r1, #31
    313e:	2400      	movs	r4, #0
    3140:	42ab      	cmp	r3, r5
    3142:	dd10      	ble.n	3166 <__aeabi_d2iz+0x36>
    3144:	4c0f      	ldr	r4, [pc, #60]	; (3184 <__aeabi_d2iz+0x54>)
    3146:	42a3      	cmp	r3, r4
    3148:	dc0f      	bgt.n	316a <__aeabi_d2iz+0x3a>
    314a:	2480      	movs	r4, #128	; 0x80
    314c:	4d0e      	ldr	r5, [pc, #56]	; (3188 <__aeabi_d2iz+0x58>)
    314e:	0364      	lsls	r4, r4, #13
    3150:	4322      	orrs	r2, r4
    3152:	1aed      	subs	r5, r5, r3
    3154:	2d1f      	cmp	r5, #31
    3156:	dd0b      	ble.n	3170 <__aeabi_d2iz+0x40>
    3158:	480c      	ldr	r0, [pc, #48]	; (318c <__aeabi_d2iz+0x5c>)
    315a:	1ac3      	subs	r3, r0, r3
    315c:	40da      	lsrs	r2, r3
    315e:	4254      	negs	r4, r2
    3160:	2900      	cmp	r1, #0
    3162:	d100      	bne.n	3166 <__aeabi_d2iz+0x36>
    3164:	0014      	movs	r4, r2
    3166:	0020      	movs	r0, r4
    3168:	bd30      	pop	{r4, r5, pc}
    316a:	4b09      	ldr	r3, [pc, #36]	; (3190 <__aeabi_d2iz+0x60>)
    316c:	18cc      	adds	r4, r1, r3
    316e:	e7fa      	b.n	3166 <__aeabi_d2iz+0x36>
    3170:	4c08      	ldr	r4, [pc, #32]	; (3194 <__aeabi_d2iz+0x64>)
    3172:	40e8      	lsrs	r0, r5
    3174:	46a4      	mov	ip, r4
    3176:	4463      	add	r3, ip
    3178:	409a      	lsls	r2, r3
    317a:	4302      	orrs	r2, r0
    317c:	e7ef      	b.n	315e <__aeabi_d2iz+0x2e>
    317e:	46c0      	nop			; (mov r8, r8)
    3180:	000003fe 	.word	0x000003fe
    3184:	0000041d 	.word	0x0000041d
    3188:	00000433 	.word	0x00000433
    318c:	00000413 	.word	0x00000413
    3190:	7fffffff 	.word	0x7fffffff
    3194:	fffffbed 	.word	0xfffffbed

00003198 <__aeabi_ui2d>:
    3198:	b510      	push	{r4, lr}
    319a:	1e04      	subs	r4, r0, #0
    319c:	d028      	beq.n	31f0 <__aeabi_ui2d+0x58>
    319e:	f000 f833 	bl	3208 <__clzsi2>
    31a2:	4b15      	ldr	r3, [pc, #84]	; (31f8 <__aeabi_ui2d+0x60>)
    31a4:	4a15      	ldr	r2, [pc, #84]	; (31fc <__aeabi_ui2d+0x64>)
    31a6:	1a1b      	subs	r3, r3, r0
    31a8:	1ad2      	subs	r2, r2, r3
    31aa:	2a1f      	cmp	r2, #31
    31ac:	dd15      	ble.n	31da <__aeabi_ui2d+0x42>
    31ae:	4a14      	ldr	r2, [pc, #80]	; (3200 <__aeabi_ui2d+0x68>)
    31b0:	1ad2      	subs	r2, r2, r3
    31b2:	4094      	lsls	r4, r2
    31b4:	2200      	movs	r2, #0
    31b6:	0324      	lsls	r4, r4, #12
    31b8:	055b      	lsls	r3, r3, #21
    31ba:	0b24      	lsrs	r4, r4, #12
    31bc:	0d5b      	lsrs	r3, r3, #21
    31be:	2100      	movs	r1, #0
    31c0:	0010      	movs	r0, r2
    31c2:	0324      	lsls	r4, r4, #12
    31c4:	0d0a      	lsrs	r2, r1, #20
    31c6:	0b24      	lsrs	r4, r4, #12
    31c8:	0512      	lsls	r2, r2, #20
    31ca:	4322      	orrs	r2, r4
    31cc:	4c0d      	ldr	r4, [pc, #52]	; (3204 <__aeabi_ui2d+0x6c>)
    31ce:	051b      	lsls	r3, r3, #20
    31d0:	4022      	ands	r2, r4
    31d2:	4313      	orrs	r3, r2
    31d4:	005b      	lsls	r3, r3, #1
    31d6:	0859      	lsrs	r1, r3, #1
    31d8:	bd10      	pop	{r4, pc}
    31da:	0021      	movs	r1, r4
    31dc:	4091      	lsls	r1, r2
    31de:	000a      	movs	r2, r1
    31e0:	210b      	movs	r1, #11
    31e2:	1a08      	subs	r0, r1, r0
    31e4:	40c4      	lsrs	r4, r0
    31e6:	055b      	lsls	r3, r3, #21
    31e8:	0324      	lsls	r4, r4, #12
    31ea:	0b24      	lsrs	r4, r4, #12
    31ec:	0d5b      	lsrs	r3, r3, #21
    31ee:	e7e6      	b.n	31be <__aeabi_ui2d+0x26>
    31f0:	2300      	movs	r3, #0
    31f2:	2400      	movs	r4, #0
    31f4:	2200      	movs	r2, #0
    31f6:	e7e2      	b.n	31be <__aeabi_ui2d+0x26>
    31f8:	0000041e 	.word	0x0000041e
    31fc:	00000433 	.word	0x00000433
    3200:	00000413 	.word	0x00000413
    3204:	800fffff 	.word	0x800fffff

00003208 <__clzsi2>:
    3208:	211c      	movs	r1, #28
    320a:	2301      	movs	r3, #1
    320c:	041b      	lsls	r3, r3, #16
    320e:	4298      	cmp	r0, r3
    3210:	d301      	bcc.n	3216 <__clzsi2+0xe>
    3212:	0c00      	lsrs	r0, r0, #16
    3214:	3910      	subs	r1, #16
    3216:	0a1b      	lsrs	r3, r3, #8
    3218:	4298      	cmp	r0, r3
    321a:	d301      	bcc.n	3220 <__clzsi2+0x18>
    321c:	0a00      	lsrs	r0, r0, #8
    321e:	3908      	subs	r1, #8
    3220:	091b      	lsrs	r3, r3, #4
    3222:	4298      	cmp	r0, r3
    3224:	d301      	bcc.n	322a <__clzsi2+0x22>
    3226:	0900      	lsrs	r0, r0, #4
    3228:	3904      	subs	r1, #4
    322a:	a202      	add	r2, pc, #8	; (adr r2, 3234 <__clzsi2+0x2c>)
    322c:	5c10      	ldrb	r0, [r2, r0]
    322e:	1840      	adds	r0, r0, r1
    3230:	4770      	bx	lr
    3232:	46c0      	nop			; (mov r8, r8)
    3234:	02020304 	.word	0x02020304
    3238:	01010101 	.word	0x01010101
	...

00003244 <__libc_init_array>:
    3244:	b570      	push	{r4, r5, r6, lr}
    3246:	2600      	movs	r6, #0
    3248:	4d0c      	ldr	r5, [pc, #48]	; (327c <__libc_init_array+0x38>)
    324a:	4c0d      	ldr	r4, [pc, #52]	; (3280 <__libc_init_array+0x3c>)
    324c:	1b64      	subs	r4, r4, r5
    324e:	10a4      	asrs	r4, r4, #2
    3250:	42a6      	cmp	r6, r4
    3252:	d109      	bne.n	3268 <__libc_init_array+0x24>
    3254:	2600      	movs	r6, #0
    3256:	f000 f96f 	bl	3538 <_init>
    325a:	4d0a      	ldr	r5, [pc, #40]	; (3284 <__libc_init_array+0x40>)
    325c:	4c0a      	ldr	r4, [pc, #40]	; (3288 <__libc_init_array+0x44>)
    325e:	1b64      	subs	r4, r4, r5
    3260:	10a4      	asrs	r4, r4, #2
    3262:	42a6      	cmp	r6, r4
    3264:	d105      	bne.n	3272 <__libc_init_array+0x2e>
    3266:	bd70      	pop	{r4, r5, r6, pc}
    3268:	00b3      	lsls	r3, r6, #2
    326a:	58eb      	ldr	r3, [r5, r3]
    326c:	4798      	blx	r3
    326e:	3601      	adds	r6, #1
    3270:	e7ee      	b.n	3250 <__libc_init_array+0xc>
    3272:	00b3      	lsls	r3, r6, #2
    3274:	58eb      	ldr	r3, [r5, r3]
    3276:	4798      	blx	r3
    3278:	3601      	adds	r6, #1
    327a:	e7f2      	b.n	3262 <__libc_init_array+0x1e>
    327c:	00003544 	.word	0x00003544
    3280:	00003544 	.word	0x00003544
    3284:	00003544 	.word	0x00003544
    3288:	00003548 	.word	0x00003548

0000328c <srand>:
    328c:	4b10      	ldr	r3, [pc, #64]	; (32d0 <srand+0x44>)
    328e:	b570      	push	{r4, r5, r6, lr}
    3290:	681c      	ldr	r4, [r3, #0]
    3292:	0005      	movs	r5, r0
    3294:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    3296:	2b00      	cmp	r3, #0
    3298:	d115      	bne.n	32c6 <srand+0x3a>
    329a:	2018      	movs	r0, #24
    329c:	f000 f860 	bl	3360 <malloc>
    32a0:	4b0c      	ldr	r3, [pc, #48]	; (32d4 <srand+0x48>)
    32a2:	63a0      	str	r0, [r4, #56]	; 0x38
    32a4:	8003      	strh	r3, [r0, #0]
    32a6:	4b0c      	ldr	r3, [pc, #48]	; (32d8 <srand+0x4c>)
    32a8:	2201      	movs	r2, #1
    32aa:	8043      	strh	r3, [r0, #2]
    32ac:	4b0b      	ldr	r3, [pc, #44]	; (32dc <srand+0x50>)
    32ae:	8083      	strh	r3, [r0, #4]
    32b0:	4b0b      	ldr	r3, [pc, #44]	; (32e0 <srand+0x54>)
    32b2:	80c3      	strh	r3, [r0, #6]
    32b4:	4b0b      	ldr	r3, [pc, #44]	; (32e4 <srand+0x58>)
    32b6:	8103      	strh	r3, [r0, #8]
    32b8:	2305      	movs	r3, #5
    32ba:	8143      	strh	r3, [r0, #10]
    32bc:	3306      	adds	r3, #6
    32be:	8183      	strh	r3, [r0, #12]
    32c0:	2300      	movs	r3, #0
    32c2:	6102      	str	r2, [r0, #16]
    32c4:	6143      	str	r3, [r0, #20]
    32c6:	2200      	movs	r2, #0
    32c8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    32ca:	611d      	str	r5, [r3, #16]
    32cc:	615a      	str	r2, [r3, #20]
    32ce:	bd70      	pop	{r4, r5, r6, pc}
    32d0:	20000024 	.word	0x20000024
    32d4:	0000330e 	.word	0x0000330e
    32d8:	ffffabcd 	.word	0xffffabcd
    32dc:	00001234 	.word	0x00001234
    32e0:	ffffe66d 	.word	0xffffe66d
    32e4:	ffffdeec 	.word	0xffffdeec

000032e8 <rand>:
    32e8:	4b15      	ldr	r3, [pc, #84]	; (3340 <rand+0x58>)
    32ea:	b510      	push	{r4, lr}
    32ec:	681c      	ldr	r4, [r3, #0]
    32ee:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    32f0:	2b00      	cmp	r3, #0
    32f2:	d115      	bne.n	3320 <rand+0x38>
    32f4:	2018      	movs	r0, #24
    32f6:	f000 f833 	bl	3360 <malloc>
    32fa:	4b12      	ldr	r3, [pc, #72]	; (3344 <rand+0x5c>)
    32fc:	63a0      	str	r0, [r4, #56]	; 0x38
    32fe:	8003      	strh	r3, [r0, #0]
    3300:	4b11      	ldr	r3, [pc, #68]	; (3348 <rand+0x60>)
    3302:	2201      	movs	r2, #1
    3304:	8043      	strh	r3, [r0, #2]
    3306:	4b11      	ldr	r3, [pc, #68]	; (334c <rand+0x64>)
    3308:	8083      	strh	r3, [r0, #4]
    330a:	4b11      	ldr	r3, [pc, #68]	; (3350 <rand+0x68>)
    330c:	80c3      	strh	r3, [r0, #6]
    330e:	4b11      	ldr	r3, [pc, #68]	; (3354 <rand+0x6c>)
    3310:	8103      	strh	r3, [r0, #8]
    3312:	2305      	movs	r3, #5
    3314:	8143      	strh	r3, [r0, #10]
    3316:	3306      	adds	r3, #6
    3318:	8183      	strh	r3, [r0, #12]
    331a:	2300      	movs	r3, #0
    331c:	6102      	str	r2, [r0, #16]
    331e:	6143      	str	r3, [r0, #20]
    3320:	6ba4      	ldr	r4, [r4, #56]	; 0x38
    3322:	4a0d      	ldr	r2, [pc, #52]	; (3358 <rand+0x70>)
    3324:	6920      	ldr	r0, [r4, #16]
    3326:	6961      	ldr	r1, [r4, #20]
    3328:	4b0c      	ldr	r3, [pc, #48]	; (335c <rand+0x74>)
    332a:	f7fe fafd 	bl	1928 <__aeabi_lmul>
    332e:	2201      	movs	r2, #1
    3330:	2300      	movs	r3, #0
    3332:	1880      	adds	r0, r0, r2
    3334:	4159      	adcs	r1, r3
    3336:	6120      	str	r0, [r4, #16]
    3338:	6161      	str	r1, [r4, #20]
    333a:	0048      	lsls	r0, r1, #1
    333c:	0840      	lsrs	r0, r0, #1
    333e:	bd10      	pop	{r4, pc}
    3340:	20000024 	.word	0x20000024
    3344:	0000330e 	.word	0x0000330e
    3348:	ffffabcd 	.word	0xffffabcd
    334c:	00001234 	.word	0x00001234
    3350:	ffffe66d 	.word	0xffffe66d
    3354:	ffffdeec 	.word	0xffffdeec
    3358:	4c957f2d 	.word	0x4c957f2d
    335c:	5851f42d 	.word	0x5851f42d

00003360 <malloc>:
    3360:	b510      	push	{r4, lr}
    3362:	4b03      	ldr	r3, [pc, #12]	; (3370 <malloc+0x10>)
    3364:	0001      	movs	r1, r0
    3366:	6818      	ldr	r0, [r3, #0]
    3368:	f000 f804 	bl	3374 <_malloc_r>
    336c:	bd10      	pop	{r4, pc}
    336e:	46c0      	nop			; (mov r8, r8)
    3370:	20000024 	.word	0x20000024

00003374 <_malloc_r>:
    3374:	2303      	movs	r3, #3
    3376:	b570      	push	{r4, r5, r6, lr}
    3378:	1ccd      	adds	r5, r1, #3
    337a:	439d      	bics	r5, r3
    337c:	3508      	adds	r5, #8
    337e:	0006      	movs	r6, r0
    3380:	2d0c      	cmp	r5, #12
    3382:	d21e      	bcs.n	33c2 <_malloc_r+0x4e>
    3384:	250c      	movs	r5, #12
    3386:	42a9      	cmp	r1, r5
    3388:	d81d      	bhi.n	33c6 <_malloc_r+0x52>
    338a:	0030      	movs	r0, r6
    338c:	f000 f862 	bl	3454 <__malloc_lock>
    3390:	4a25      	ldr	r2, [pc, #148]	; (3428 <_malloc_r+0xb4>)
    3392:	6814      	ldr	r4, [r2, #0]
    3394:	0021      	movs	r1, r4
    3396:	2900      	cmp	r1, #0
    3398:	d119      	bne.n	33ce <_malloc_r+0x5a>
    339a:	4c24      	ldr	r4, [pc, #144]	; (342c <_malloc_r+0xb8>)
    339c:	6823      	ldr	r3, [r4, #0]
    339e:	2b00      	cmp	r3, #0
    33a0:	d103      	bne.n	33aa <_malloc_r+0x36>
    33a2:	0030      	movs	r0, r6
    33a4:	f000 f844 	bl	3430 <_sbrk_r>
    33a8:	6020      	str	r0, [r4, #0]
    33aa:	0029      	movs	r1, r5
    33ac:	0030      	movs	r0, r6
    33ae:	f000 f83f 	bl	3430 <_sbrk_r>
    33b2:	1c43      	adds	r3, r0, #1
    33b4:	d12c      	bne.n	3410 <_malloc_r+0x9c>
    33b6:	230c      	movs	r3, #12
    33b8:	0030      	movs	r0, r6
    33ba:	6033      	str	r3, [r6, #0]
    33bc:	f000 f84b 	bl	3456 <__malloc_unlock>
    33c0:	e003      	b.n	33ca <_malloc_r+0x56>
    33c2:	2d00      	cmp	r5, #0
    33c4:	dadf      	bge.n	3386 <_malloc_r+0x12>
    33c6:	230c      	movs	r3, #12
    33c8:	6033      	str	r3, [r6, #0]
    33ca:	2000      	movs	r0, #0
    33cc:	bd70      	pop	{r4, r5, r6, pc}
    33ce:	680b      	ldr	r3, [r1, #0]
    33d0:	1b5b      	subs	r3, r3, r5
    33d2:	d41a      	bmi.n	340a <_malloc_r+0x96>
    33d4:	2b0b      	cmp	r3, #11
    33d6:	d903      	bls.n	33e0 <_malloc_r+0x6c>
    33d8:	600b      	str	r3, [r1, #0]
    33da:	18cc      	adds	r4, r1, r3
    33dc:	6025      	str	r5, [r4, #0]
    33de:	e003      	b.n	33e8 <_malloc_r+0x74>
    33e0:	428c      	cmp	r4, r1
    33e2:	d10e      	bne.n	3402 <_malloc_r+0x8e>
    33e4:	6863      	ldr	r3, [r4, #4]
    33e6:	6013      	str	r3, [r2, #0]
    33e8:	0030      	movs	r0, r6
    33ea:	f000 f834 	bl	3456 <__malloc_unlock>
    33ee:	0020      	movs	r0, r4
    33f0:	2207      	movs	r2, #7
    33f2:	300b      	adds	r0, #11
    33f4:	1d23      	adds	r3, r4, #4
    33f6:	4390      	bics	r0, r2
    33f8:	1ac3      	subs	r3, r0, r3
    33fa:	d0e7      	beq.n	33cc <_malloc_r+0x58>
    33fc:	425a      	negs	r2, r3
    33fe:	50e2      	str	r2, [r4, r3]
    3400:	e7e4      	b.n	33cc <_malloc_r+0x58>
    3402:	684b      	ldr	r3, [r1, #4]
    3404:	6063      	str	r3, [r4, #4]
    3406:	000c      	movs	r4, r1
    3408:	e7ee      	b.n	33e8 <_malloc_r+0x74>
    340a:	000c      	movs	r4, r1
    340c:	6849      	ldr	r1, [r1, #4]
    340e:	e7c2      	b.n	3396 <_malloc_r+0x22>
    3410:	2303      	movs	r3, #3
    3412:	1cc4      	adds	r4, r0, #3
    3414:	439c      	bics	r4, r3
    3416:	42a0      	cmp	r0, r4
    3418:	d0e0      	beq.n	33dc <_malloc_r+0x68>
    341a:	1a21      	subs	r1, r4, r0
    341c:	0030      	movs	r0, r6
    341e:	f000 f807 	bl	3430 <_sbrk_r>
    3422:	1c43      	adds	r3, r0, #1
    3424:	d1da      	bne.n	33dc <_malloc_r+0x68>
    3426:	e7c6      	b.n	33b6 <_malloc_r+0x42>
    3428:	200000cc 	.word	0x200000cc
    342c:	200000d0 	.word	0x200000d0

00003430 <_sbrk_r>:
    3430:	2300      	movs	r3, #0
    3432:	b570      	push	{r4, r5, r6, lr}
    3434:	4c06      	ldr	r4, [pc, #24]	; (3450 <_sbrk_r+0x20>)
    3436:	0005      	movs	r5, r0
    3438:	0008      	movs	r0, r1
    343a:	6023      	str	r3, [r4, #0]
    343c:	f7fd ffa0 	bl	1380 <_sbrk>
    3440:	1c43      	adds	r3, r0, #1
    3442:	d103      	bne.n	344c <_sbrk_r+0x1c>
    3444:	6823      	ldr	r3, [r4, #0]
    3446:	2b00      	cmp	r3, #0
    3448:	d000      	beq.n	344c <_sbrk_r+0x1c>
    344a:	602b      	str	r3, [r5, #0]
    344c:	bd70      	pop	{r4, r5, r6, pc}
    344e:	46c0      	nop			; (mov r8, r8)
    3450:	20000148 	.word	0x20000148

00003454 <__malloc_lock>:
    3454:	4770      	bx	lr

00003456 <__malloc_unlock>:
    3456:	4770      	bx	lr
    3458:	42000800 	.word	0x42000800
    345c:	42000c00 	.word	0x42000c00
    3460:	42001000 	.word	0x42001000
    3464:	42001400 	.word	0x42001400
    3468:	42001800 	.word	0x42001800
    346c:	42001c00 	.word	0x42001c00
    3470:	00000df2 	.word	0x00000df2
    3474:	00000dee 	.word	0x00000dee
    3478:	00000dee 	.word	0x00000dee
    347c:	00000e54 	.word	0x00000e54
    3480:	00000e54 	.word	0x00000e54
    3484:	00000e06 	.word	0x00000e06
    3488:	00000df8 	.word	0x00000df8
    348c:	00000e0c 	.word	0x00000e0c
    3490:	00000e42 	.word	0x00000e42
    3494:	00000edc 	.word	0x00000edc
    3498:	00000ebc 	.word	0x00000ebc
    349c:	00000ebc 	.word	0x00000ebc
    34a0:	00000f48 	.word	0x00000f48
    34a4:	00000ece 	.word	0x00000ece
    34a8:	00000eea 	.word	0x00000eea
    34ac:	00000ec0 	.word	0x00000ec0
    34b0:	00000ef8 	.word	0x00000ef8
    34b4:	00000f38 	.word	0x00000f38
    34b8:	00002194 	.word	0x00002194
    34bc:	00002176 	.word	0x00002176
    34c0:	00002130 	.word	0x00002130
    34c4:	0000204e 	.word	0x0000204e
    34c8:	00002130 	.word	0x00002130
    34cc:	00002168 	.word	0x00002168
    34d0:	00002130 	.word	0x00002130
    34d4:	0000204e 	.word	0x0000204e
    34d8:	00002176 	.word	0x00002176
    34dc:	00002176 	.word	0x00002176
    34e0:	00002168 	.word	0x00002168
    34e4:	0000204e 	.word	0x0000204e
    34e8:	00002046 	.word	0x00002046
    34ec:	00002046 	.word	0x00002046
    34f0:	00002046 	.word	0x00002046
    34f4:	000023ac 	.word	0x000023ac
    34f8:	000027f4 	.word	0x000027f4
    34fc:	000026b4 	.word	0x000026b4
    3500:	000026b4 	.word	0x000026b4
    3504:	000026b0 	.word	0x000026b0
    3508:	000027cc 	.word	0x000027cc
    350c:	000027cc 	.word	0x000027cc
    3510:	000027be 	.word	0x000027be
    3514:	000026b0 	.word	0x000026b0
    3518:	000027cc 	.word	0x000027cc
    351c:	000027be 	.word	0x000027be
    3520:	000027cc 	.word	0x000027cc
    3524:	000026b0 	.word	0x000026b0
    3528:	000027d4 	.word	0x000027d4
    352c:	000027d4 	.word	0x000027d4
    3530:	000027d4 	.word	0x000027d4
    3534:	000029d8 	.word	0x000029d8

00003538 <_init>:
    3538:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    353a:	46c0      	nop			; (mov r8, r8)
    353c:	bcf8      	pop	{r3, r4, r5, r6, r7}
    353e:	bc08      	pop	{r3}
    3540:	469e      	mov	lr, r3
    3542:	4770      	bx	lr

00003544 <__init_array_start>:
    3544:	000000dd 	.word	0x000000dd

00003548 <_fini>:
    3548:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    354a:	46c0      	nop			; (mov r8, r8)
    354c:	bcf8      	pop	{r3, r4, r5, r6, r7}
    354e:	bc08      	pop	{r3}
    3550:	469e      	mov	lr, r3
    3552:	4770      	bx	lr

00003554 <__fini_array_start>:
    3554:	000000b5 	.word	0x000000b5
