// Seed: 1227494000
module module_0 (
    input  wor  id_0,
    input  wire id_1,
    output wor  id_2
);
  assign id_2 = id_1 ? !id_0 : id_0;
  supply0 id_4;
  wire id_5;
  assign id_4 = 1;
endmodule
module module_1 (
    output tri id_0,
    input uwire id_1,
    output supply1 id_2,
    input tri0 id_3,
    input tri1 id_4,
    input wand id_5,
    output uwire id_6,
    output tri0 id_7
);
  module_0(
      id_1, id_5, id_6
  );
  supply0 id_9 = 1'b0;
  wire id_10;
  id_11(
      1, id_3, 1
  );
endmodule
