;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	SUB 0, 1
	JMP -11, @-20
	MOV -1, <-20
	SUB 251, 390
	ADD #0, -40
	SUB -100, -101
	SLT -100, -100
	SUB -100, -101
	SLT 20, @12
	SUB -100, -101
	SUB @-161, -106
	SUB @-161, -106
	SLT -100, -100
	ADD 30, 9
	ADD 30, 9
	ADD 30, 9
	SLT #270, <1
	SLT #270, <1
	SUB #1, 0
	SUB #1, 0
	SPL 0, <402
	SPL 0, <402
	JMN 0, <402
	ADD 30, 9
	MOV -11, <-20
	ADD 30, 9
	ADD 30, 9
	ADD 30, 9
	ADD 30, 9
	SUB 1, 90
	JMP @112, #200
	SUB 1, 90
	SLT 30, 9
	JMP @112, #200
	MOV -1, <-20
	SUB @121, 106
	MOV -11, <-20
	SUB #1, 0
	SUB @121, 106
	MOV -11, <-20
	SPL 0, <402
	MOV -901, -120
	CMP -207, <-120
	SPL 0, <402
	MOV -901, -120
	SLT -100, -100
	SUB @-161, -106
