
imu_new_sensor_lib.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000094b0  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005a4  08009640  08009640  0000a640  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009be4  08009be4  0000b1d4  2**0
                  CONTENTS
  4 .ARM          00000008  08009be4  08009be4  0000abe4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009bec  08009bec  0000b1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009bec  08009bec  0000abec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009bf0  08009bf0  0000abf0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  08009bf4  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000b1d4  2**0
                  CONTENTS
 10 .bss          000002e8  200001d4  200001d4  0000b1d4  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200004bc  200004bc  0000b1d4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000b1d4  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000d1e1  00000000  00000000  0000b204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001c6c  00000000  00000000  000183e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000ab0  00000000  00000000  0001a058  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000848  00000000  00000000  0001ab08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001c0d8  00000000  00000000  0001b350  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000e2c7  00000000  00000000  00037428  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000a1732  00000000  00000000  000456ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000e6e21  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004138  00000000  00000000  000e6e64  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000061  00000000  00000000  000eaf9c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d4 	.word	0x200001d4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009628 	.word	0x08009628

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001d8 	.word	0x200001d8
 80001cc:	08009628 	.word	0x08009628

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_d2lz>:
 8000c88:	b538      	push	{r3, r4, r5, lr}
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	2300      	movs	r3, #0
 8000c8e:	4604      	mov	r4, r0
 8000c90:	460d      	mov	r5, r1
 8000c92:	f7ff ff23 	bl	8000adc <__aeabi_dcmplt>
 8000c96:	b928      	cbnz	r0, 8000ca4 <__aeabi_d2lz+0x1c>
 8000c98:	4620      	mov	r0, r4
 8000c9a:	4629      	mov	r1, r5
 8000c9c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ca0:	f000 b80a 	b.w	8000cb8 <__aeabi_d2ulz>
 8000ca4:	4620      	mov	r0, r4
 8000ca6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000caa:	f000 f805 	bl	8000cb8 <__aeabi_d2ulz>
 8000cae:	4240      	negs	r0, r0
 8000cb0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cb4:	bd38      	pop	{r3, r4, r5, pc}
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_d2ulz>:
 8000cb8:	b5d0      	push	{r4, r6, r7, lr}
 8000cba:	4b0c      	ldr	r3, [pc, #48]	@ (8000cec <__aeabi_d2ulz+0x34>)
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	4606      	mov	r6, r0
 8000cc0:	460f      	mov	r7, r1
 8000cc2:	f7ff fc99 	bl	80005f8 <__aeabi_dmul>
 8000cc6:	f7ff ff6f 	bl	8000ba8 <__aeabi_d2uiz>
 8000cca:	4604      	mov	r4, r0
 8000ccc:	f7ff fc1a 	bl	8000504 <__aeabi_ui2d>
 8000cd0:	4b07      	ldr	r3, [pc, #28]	@ (8000cf0 <__aeabi_d2ulz+0x38>)
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	f7ff fc90 	bl	80005f8 <__aeabi_dmul>
 8000cd8:	4602      	mov	r2, r0
 8000cda:	460b      	mov	r3, r1
 8000cdc:	4630      	mov	r0, r6
 8000cde:	4639      	mov	r1, r7
 8000ce0:	f7ff fad2 	bl	8000288 <__aeabi_dsub>
 8000ce4:	f7ff ff60 	bl	8000ba8 <__aeabi_d2uiz>
 8000ce8:	4621      	mov	r1, r4
 8000cea:	bdd0      	pop	{r4, r6, r7, pc}
 8000cec:	3df00000 	.word	0x3df00000
 8000cf0:	41f00000 	.word	0x41f00000

08000cf4 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	b08c      	sub	sp, #48	@ 0x30
 8000cf8:	af04      	add	r7, sp, #16
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000cfa:	f000 fdf9 	bl	80018f0 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000cfe:	f000 f91f 	bl	8000f40 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000d02:	f000 f9e5 	bl	80010d0 <MX_GPIO_Init>
	//MX_CAN_Init();
	MX_I2C1_Init();
 8000d06:	f000 f973 	bl	8000ff0 <MX_I2C1_Init>
	MX_USART2_UART_Init();
 8000d0a:	f000 f9b1 	bl	8001070 <MX_USART2_UART_Init>
	//TxHeader.StdId = 0x691;
	//TxHeader.IDE = CAN_ID_STD;
	//TxHeader.DLC = 8;
	//TxHeader.RTR = CAN_RTR_DATA;

	HAL_Delay(1000);
 8000d0e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000d12:	f000 fe53 	bl	80019bc <HAL_Delay>
	BNO_POST();
 8000d16:	f000 fb15 	bl	8001344 <BNO_POST>
	uint8_t comm = 0x00 | 0x20;
 8000d1a:	2320      	movs	r3, #32
 8000d1c:	70fb      	strb	r3, [r7, #3]
	i2cstatus = HAL_I2C_Mem_Write(&hi2c1, BNO055_ADDRESS << 1,
 8000d1e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000d22:	9302      	str	r3, [sp, #8]
 8000d24:	2301      	movs	r3, #1
 8000d26:	9301      	str	r3, [sp, #4]
 8000d28:	1cfb      	adds	r3, r7, #3
 8000d2a:	9300      	str	r3, [sp, #0]
 8000d2c:	2301      	movs	r3, #1
 8000d2e:	223f      	movs	r2, #63	@ 0x3f
 8000d30:	2150      	movs	r1, #80	@ 0x50
 8000d32:	4878      	ldr	r0, [pc, #480]	@ (8000f14 <main+0x220>)
 8000d34:	f001 fb82 	bl	800243c <HAL_I2C_Mem_Write>
 8000d38:	4603      	mov	r3, r0
 8000d3a:	461a      	mov	r2, r3
 8000d3c:	4b76      	ldr	r3, [pc, #472]	@ (8000f18 <main+0x224>)
 8000d3e:	701a      	strb	r2, [r3, #0]
	BNO055_SYS_TRIGGER, I2C_MEMADD_SIZE_8BIT, &comm, 1, 1000);
	if (i2cstatus != HAL_OK) {
 8000d40:	4b75      	ldr	r3, [pc, #468]	@ (8000f18 <main+0x224>)
 8000d42:	781b      	ldrb	r3, [r3, #0]
 8000d44:	2b00      	cmp	r3, #0
 8000d46:	d002      	beq.n	8000d4e <main+0x5a>
		SerialWrite("fail! ");
 8000d48:	4874      	ldr	r0, [pc, #464]	@ (8000f1c <main+0x228>)
 8000d4a:	f000 f9f1 	bl	8001130 <SerialWrite>
	}
	HAL_Delay(800);
 8000d4e:	f44f 7048 	mov.w	r0, #800	@ 0x320
 8000d52:	f000 fe33 	bl	80019bc <HAL_Delay>
	BNO_setPage(0);
 8000d56:	2000      	movs	r0, #0
 8000d58:	f000 fbbe 	bl	80014d8 <BNO_setPage>
	i2c_writeData(BNO055_ADDRESS, BNO055_UNIT_SEL, 0x01);
 8000d5c:	2201      	movs	r2, #1
 8000d5e:	213b      	movs	r1, #59	@ 0x3b
 8000d60:	2028      	movs	r0, #40	@ 0x28
 8000d62:	f000 faaf 	bl	80012c4 <i2c_writeData>
	SetMode(BNO055_OPERATION_MODE_CONFIG);
 8000d66:	2000      	movs	r0, #0
 8000d68:	f000 fb60 	bl	800142c <SetMode>
	SetPowerMode(NormalPwr);
 8000d6c:	2000      	movs	r0, #0
 8000d6e:	f000 fb89 	bl	8001484 <SetPowerMode>
	SetMode(BNO055_OPERATION_MODE_NDOF);
 8000d72:	200c      	movs	r0, #12
 8000d74:	f000 fb5a 	bl	800142c <SetMode>
	GetMode();
 8000d78:	f000 fb6a 	bl	8001450 <GetMode>
	HAL_Delay(25);
 8000d7c:	2019      	movs	r0, #25
 8000d7e:	f000 fe1d 	bl	80019bc <HAL_Delay>
	BNO_Calib();
 8000d82:	f000 f9f9 	bl	8001178 <BNO_Calib>
//				BNO_Calib();
//				a++;
//			}
//		}
		//	a=0;
		readQuatData(quatCount);
 8000d86:	4866      	ldr	r0, [pc, #408]	@ (8000f20 <main+0x22c>)
 8000d88:	f000 fa20 	bl	80011cc <readQuatData>
		float q0,q1,q2,q3;
		q0 = (float)(quatCount[0]/16384.0);
 8000d8c:	4b64      	ldr	r3, [pc, #400]	@ (8000f20 <main+0x22c>)
 8000d8e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000d92:	4618      	mov	r0, r3
 8000d94:	f7ff fbc6 	bl	8000524 <__aeabi_i2d>
 8000d98:	f04f 0200 	mov.w	r2, #0
 8000d9c:	4b61      	ldr	r3, [pc, #388]	@ (8000f24 <main+0x230>)
 8000d9e:	f7ff fd55 	bl	800084c <__aeabi_ddiv>
 8000da2:	4602      	mov	r2, r0
 8000da4:	460b      	mov	r3, r1
 8000da6:	4610      	mov	r0, r2
 8000da8:	4619      	mov	r1, r3
 8000daa:	f7ff ff1d 	bl	8000be8 <__aeabi_d2f>
 8000dae:	4603      	mov	r3, r0
 8000db0:	61bb      	str	r3, [r7, #24]
		q1 = (float)(quatCount[1]/16384.0);
 8000db2:	4b5b      	ldr	r3, [pc, #364]	@ (8000f20 <main+0x22c>)
 8000db4:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000db8:	4618      	mov	r0, r3
 8000dba:	f7ff fbb3 	bl	8000524 <__aeabi_i2d>
 8000dbe:	f04f 0200 	mov.w	r2, #0
 8000dc2:	4b58      	ldr	r3, [pc, #352]	@ (8000f24 <main+0x230>)
 8000dc4:	f7ff fd42 	bl	800084c <__aeabi_ddiv>
 8000dc8:	4602      	mov	r2, r0
 8000dca:	460b      	mov	r3, r1
 8000dcc:	4610      	mov	r0, r2
 8000dce:	4619      	mov	r1, r3
 8000dd0:	f7ff ff0a 	bl	8000be8 <__aeabi_d2f>
 8000dd4:	4603      	mov	r3, r0
 8000dd6:	617b      	str	r3, [r7, #20]
		q2 = (float)(quatCount[2]/16384.0);
 8000dd8:	4b51      	ldr	r3, [pc, #324]	@ (8000f20 <main+0x22c>)
 8000dda:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8000dde:	4618      	mov	r0, r3
 8000de0:	f7ff fba0 	bl	8000524 <__aeabi_i2d>
 8000de4:	f04f 0200 	mov.w	r2, #0
 8000de8:	4b4e      	ldr	r3, [pc, #312]	@ (8000f24 <main+0x230>)
 8000dea:	f7ff fd2f 	bl	800084c <__aeabi_ddiv>
 8000dee:	4602      	mov	r2, r0
 8000df0:	460b      	mov	r3, r1
 8000df2:	4610      	mov	r0, r2
 8000df4:	4619      	mov	r1, r3
 8000df6:	f7ff fef7 	bl	8000be8 <__aeabi_d2f>
 8000dfa:	4603      	mov	r3, r0
 8000dfc:	613b      	str	r3, [r7, #16]
		q3 = (float)(quatCount[3]/16384.0);
 8000dfe:	4b48      	ldr	r3, [pc, #288]	@ (8000f20 <main+0x22c>)
 8000e00:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8000e04:	4618      	mov	r0, r3
 8000e06:	f7ff fb8d 	bl	8000524 <__aeabi_i2d>
 8000e0a:	f04f 0200 	mov.w	r2, #0
 8000e0e:	4b45      	ldr	r3, [pc, #276]	@ (8000f24 <main+0x230>)
 8000e10:	f7ff fd1c 	bl	800084c <__aeabi_ddiv>
 8000e14:	4602      	mov	r2, r0
 8000e16:	460b      	mov	r3, r1
 8000e18:	4610      	mov	r0, r2
 8000e1a:	4619      	mov	r1, r3
 8000e1c:	f7ff fee4 	bl	8000be8 <__aeabi_d2f>
 8000e20:	4603      	mov	r3, r0
 8000e22:	60fb      	str	r3, [r7, #12]

		float yaw = -atan2f(2.0f*(q0*q3+q1*q2),1.0f - 2.0f *(q2*q2+q3*q3));
 8000e24:	ed97 7a06 	vldr	s14, [r7, #24]
 8000e28:	edd7 7a03 	vldr	s15, [r7, #12]
 8000e2c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000e30:	edd7 6a05 	vldr	s13, [r7, #20]
 8000e34:	edd7 7a04 	vldr	s15, [r7, #16]
 8000e38:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000e3c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000e40:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8000e44:	edd7 7a04 	vldr	s15, [r7, #16]
 8000e48:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8000e4c:	edd7 7a03 	vldr	s15, [r7, #12]
 8000e50:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8000e54:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000e58:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8000e5c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000e60:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000e64:	eef0 0a67 	vmov.f32	s1, s15
 8000e68:	eeb0 0a66 	vmov.f32	s0, s13
 8000e6c:	f008 fa5e 	bl	800932c <atan2f>
 8000e70:	eef0 7a40 	vmov.f32	s15, s0
 8000e74:	eef1 7a67 	vneg.f32	s15, s15
 8000e78:	edc7 7a02 	vstr	s15, [r7, #8]
		float yaw_deg = yaw * (180.0f / (float) M_PI);
 8000e7c:	edd7 7a02 	vldr	s15, [r7, #8]
 8000e80:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 8000f28 <main+0x234>
 8000e84:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000e88:	edc7 7a01 	vstr	s15, [r7, #4]

		if (!headingZeroed) {
 8000e8c:	4b27      	ldr	r3, [pc, #156]	@ (8000f2c <main+0x238>)
 8000e8e:	781b      	ldrb	r3, [r3, #0]
 8000e90:	f083 0301 	eor.w	r3, r3, #1
 8000e94:	b2db      	uxtb	r3, r3
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d005      	beq.n	8000ea6 <main+0x1b2>
		    headingOffset = yaw_deg;
 8000e9a:	4a25      	ldr	r2, [pc, #148]	@ (8000f30 <main+0x23c>)
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	6013      	str	r3, [r2, #0]
		    headingZeroed = true;
 8000ea0:	4b22      	ldr	r3, [pc, #136]	@ (8000f2c <main+0x238>)
 8000ea2:	2201      	movs	r2, #1
 8000ea4:	701a      	strb	r2, [r3, #0]
		}

		float zeroedHeading = yaw_deg - headingOffset;
 8000ea6:	4b22      	ldr	r3, [pc, #136]	@ (8000f30 <main+0x23c>)
 8000ea8:	edd3 7a00 	vldr	s15, [r3]
 8000eac:	ed97 7a01 	vldr	s14, [r7, #4]
 8000eb0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000eb4:	edc7 7a07 	vstr	s15, [r7, #28]
		if (zeroedHeading < 0.0f) zeroedHeading += 360.0f;
 8000eb8:	edd7 7a07 	vldr	s15, [r7, #28]
 8000ebc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000ec0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ec4:	d507      	bpl.n	8000ed6 <main+0x1e2>
 8000ec6:	edd7 7a07 	vldr	s15, [r7, #28]
 8000eca:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 8000f34 <main+0x240>
 8000ece:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000ed2:	edc7 7a07 	vstr	s15, [r7, #28]
		if (zeroedHeading >= 360.0f) zeroedHeading -= 360.0f;
 8000ed6:	edd7 7a07 	vldr	s15, [r7, #28]
 8000eda:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 8000f34 <main+0x240>
 8000ede:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000ee2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ee6:	db07      	blt.n	8000ef8 <main+0x204>
 8000ee8:	edd7 7a07 	vldr	s15, [r7, #28]
 8000eec:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 8000f34 <main+0x240>
 8000ef0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000ef4:	edc7 7a07 	vstr	s15, [r7, #28]
//		SerialWrite(bgpr);

//		readEulData(EulCount);
//		head_h = (float) EulCount[0] / 16;
		//canhead = (uint16_t) (head_h * 100);
		sprintf(bgpr,"%.2f\r\n",zeroedHeading);
 8000ef8:	69f8      	ldr	r0, [r7, #28]
 8000efa:	f7ff fb25 	bl	8000548 <__aeabi_f2d>
 8000efe:	4602      	mov	r2, r0
 8000f00:	460b      	mov	r3, r1
 8000f02:	490d      	ldr	r1, [pc, #52]	@ (8000f38 <main+0x244>)
 8000f04:	480d      	ldr	r0, [pc, #52]	@ (8000f3c <main+0x248>)
 8000f06:	f004 fdd3 	bl	8005ab0 <siprintf>
		SerialWrite(bgpr);
 8000f0a:	480c      	ldr	r0, [pc, #48]	@ (8000f3c <main+0x248>)
 8000f0c:	f000 f910 	bl	8001130 <SerialWrite>
	while (1) {
 8000f10:	e739      	b.n	8000d86 <main+0x92>
 8000f12:	bf00      	nop
 8000f14:	200001f0 	.word	0x200001f0
 8000f18:	200002cc 	.word	0x200002cc
 8000f1c:	08009640 	.word	0x08009640
 8000f20:	20000360 	.word	0x20000360
 8000f24:	40d00000 	.word	0x40d00000
 8000f28:	42652ee0 	.word	0x42652ee0
 8000f2c:	200002d4 	.word	0x200002d4
 8000f30:	200002d0 	.word	0x200002d0
 8000f34:	43b40000 	.word	0x43b40000
 8000f38:	08009648 	.word	0x08009648
 8000f3c:	200002e0 	.word	0x200002e0

08000f40 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b096      	sub	sp, #88	@ 0x58
 8000f44:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8000f46:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000f4a:	2228      	movs	r2, #40	@ 0x28
 8000f4c:	2100      	movs	r1, #0
 8000f4e:	4618      	mov	r0, r3
 8000f50:	f004 fe13 	bl	8005b7a <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8000f54:	f107 031c 	add.w	r3, r7, #28
 8000f58:	2200      	movs	r2, #0
 8000f5a:	601a      	str	r2, [r3, #0]
 8000f5c:	605a      	str	r2, [r3, #4]
 8000f5e:	609a      	str	r2, [r3, #8]
 8000f60:	60da      	str	r2, [r3, #12]
 8000f62:	611a      	str	r2, [r3, #16]
	RCC_PeriphCLKInitTypeDef PeriphClkInit = { 0 };
 8000f64:	1d3b      	adds	r3, r7, #4
 8000f66:	2200      	movs	r2, #0
 8000f68:	601a      	str	r2, [r3, #0]
 8000f6a:	605a      	str	r2, [r3, #4]
 8000f6c:	609a      	str	r2, [r3, #8]
 8000f6e:	60da      	str	r2, [r3, #12]
 8000f70:	611a      	str	r2, [r3, #16]
 8000f72:	615a      	str	r2, [r3, #20]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000f74:	2302      	movs	r3, #2
 8000f76:	633b      	str	r3, [r7, #48]	@ 0x30
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000f78:	2301      	movs	r3, #1
 8000f7a:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000f7c:	2310      	movs	r3, #16
 8000f7e:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f80:	2302      	movs	r3, #2
 8000f82:	64fb      	str	r3, [r7, #76]	@ 0x4c
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000f84:	2300      	movs	r3, #0
 8000f86:	653b      	str	r3, [r7, #80]	@ 0x50
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8000f88:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 8000f8c:	657b      	str	r3, [r7, #84]	@ 0x54
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8000f8e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000f92:	4618      	mov	r0, r3
 8000f94:	f001 fef8 	bl	8002d88 <HAL_RCC_OscConfig>
 8000f98:	4603      	mov	r3, r0
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d001      	beq.n	8000fa2 <SystemClock_Config+0x62>
		Error_Handler();
 8000f9e:	f000 fac5 	bl	800152c <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8000fa2:	230f      	movs	r3, #15
 8000fa4:	61fb      	str	r3, [r7, #28]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000fa6:	2302      	movs	r3, #2
 8000fa8:	623b      	str	r3, [r7, #32]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000faa:	2300      	movs	r3, #0
 8000fac:	627b      	str	r3, [r7, #36]	@ 0x24
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000fae:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000fb2:	62bb      	str	r3, [r7, #40]	@ 0x28
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	62fb      	str	r3, [r7, #44]	@ 0x2c

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 8000fb8:	f107 031c 	add.w	r3, r7, #28
 8000fbc:	2102      	movs	r1, #2
 8000fbe:	4618      	mov	r0, r3
 8000fc0:	f002 fef0 	bl	8003da4 <HAL_RCC_ClockConfig>
 8000fc4:	4603      	mov	r3, r0
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d001      	beq.n	8000fce <SystemClock_Config+0x8e>
		Error_Handler();
 8000fca:	f000 faaf 	bl	800152c <Error_Handler>
	}
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000fce:	2320      	movs	r3, #32
 8000fd0:	607b      	str	r3, [r7, #4]
	PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	613b      	str	r3, [r7, #16]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 8000fd6:	1d3b      	adds	r3, r7, #4
 8000fd8:	4618      	mov	r0, r3
 8000fda:	f003 f8f7 	bl	80041cc <HAL_RCCEx_PeriphCLKConfig>
 8000fde:	4603      	mov	r3, r0
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d001      	beq.n	8000fe8 <SystemClock_Config+0xa8>
		Error_Handler();
 8000fe4:	f000 faa2 	bl	800152c <Error_Handler>
	}
}
 8000fe8:	bf00      	nop
 8000fea:	3758      	adds	r7, #88	@ 0x58
 8000fec:	46bd      	mov	sp, r7
 8000fee:	bd80      	pop	{r7, pc}

08000ff0 <MX_I2C1_Init>:
/**
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void) {
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 8000ff4:	4b1b      	ldr	r3, [pc, #108]	@ (8001064 <MX_I2C1_Init+0x74>)
 8000ff6:	4a1c      	ldr	r2, [pc, #112]	@ (8001068 <MX_I2C1_Init+0x78>)
 8000ff8:	601a      	str	r2, [r3, #0]
	hi2c1.Init.Timing = 0x2000090E;
 8000ffa:	4b1a      	ldr	r3, [pc, #104]	@ (8001064 <MX_I2C1_Init+0x74>)
 8000ffc:	4a1b      	ldr	r2, [pc, #108]	@ (800106c <MX_I2C1_Init+0x7c>)
 8000ffe:	605a      	str	r2, [r3, #4]
	hi2c1.Init.OwnAddress1 = 0;
 8001000:	4b18      	ldr	r3, [pc, #96]	@ (8001064 <MX_I2C1_Init+0x74>)
 8001002:	2200      	movs	r2, #0
 8001004:	609a      	str	r2, [r3, #8]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001006:	4b17      	ldr	r3, [pc, #92]	@ (8001064 <MX_I2C1_Init+0x74>)
 8001008:	2201      	movs	r2, #1
 800100a:	60da      	str	r2, [r3, #12]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800100c:	4b15      	ldr	r3, [pc, #84]	@ (8001064 <MX_I2C1_Init+0x74>)
 800100e:	2200      	movs	r2, #0
 8001010:	611a      	str	r2, [r3, #16]
	hi2c1.Init.OwnAddress2 = 0;
 8001012:	4b14      	ldr	r3, [pc, #80]	@ (8001064 <MX_I2C1_Init+0x74>)
 8001014:	2200      	movs	r2, #0
 8001016:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001018:	4b12      	ldr	r3, [pc, #72]	@ (8001064 <MX_I2C1_Init+0x74>)
 800101a:	2200      	movs	r2, #0
 800101c:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800101e:	4b11      	ldr	r3, [pc, #68]	@ (8001064 <MX_I2C1_Init+0x74>)
 8001020:	2200      	movs	r2, #0
 8001022:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001024:	4b0f      	ldr	r3, [pc, #60]	@ (8001064 <MX_I2C1_Init+0x74>)
 8001026:	2200      	movs	r2, #0
 8001028:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 800102a:	480e      	ldr	r0, [pc, #56]	@ (8001064 <MX_I2C1_Init+0x74>)
 800102c:	f000 ff5c 	bl	8001ee8 <HAL_I2C_Init>
 8001030:	4603      	mov	r3, r0
 8001032:	2b00      	cmp	r3, #0
 8001034:	d001      	beq.n	800103a <MX_I2C1_Init+0x4a>
		Error_Handler();
 8001036:	f000 fa79 	bl	800152c <Error_Handler>
	}

	/** Configure Analogue filter
	 */
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE)
 800103a:	2100      	movs	r1, #0
 800103c:	4809      	ldr	r0, [pc, #36]	@ (8001064 <MX_I2C1_Init+0x74>)
 800103e:	f001 fe0b 	bl	8002c58 <HAL_I2CEx_ConfigAnalogFilter>
 8001042:	4603      	mov	r3, r0
 8001044:	2b00      	cmp	r3, #0
 8001046:	d001      	beq.n	800104c <MX_I2C1_Init+0x5c>
			!= HAL_OK) {
		Error_Handler();
 8001048:	f000 fa70 	bl	800152c <Error_Handler>
	}

	/** Configure Digital filter
	 */
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK) {
 800104c:	2100      	movs	r1, #0
 800104e:	4805      	ldr	r0, [pc, #20]	@ (8001064 <MX_I2C1_Init+0x74>)
 8001050:	f001 fe4d 	bl	8002cee <HAL_I2CEx_ConfigDigitalFilter>
 8001054:	4603      	mov	r3, r0
 8001056:	2b00      	cmp	r3, #0
 8001058:	d001      	beq.n	800105e <MX_I2C1_Init+0x6e>
		Error_Handler();
 800105a:	f000 fa67 	bl	800152c <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 800105e:	bf00      	nop
 8001060:	bd80      	pop	{r7, pc}
 8001062:	bf00      	nop
 8001064:	200001f0 	.word	0x200001f0
 8001068:	40005400 	.word	0x40005400
 800106c:	2000090e 	.word	0x2000090e

08001070 <MX_USART2_UART_Init>:
/**
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void) {
 8001070:	b580      	push	{r7, lr}
 8001072:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 8001074:	4b14      	ldr	r3, [pc, #80]	@ (80010c8 <MX_USART2_UART_Init+0x58>)
 8001076:	4a15      	ldr	r2, [pc, #84]	@ (80010cc <MX_USART2_UART_Init+0x5c>)
 8001078:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 800107a:	4b13      	ldr	r3, [pc, #76]	@ (80010c8 <MX_USART2_UART_Init+0x58>)
 800107c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001080:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001082:	4b11      	ldr	r3, [pc, #68]	@ (80010c8 <MX_USART2_UART_Init+0x58>)
 8001084:	2200      	movs	r2, #0
 8001086:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8001088:	4b0f      	ldr	r3, [pc, #60]	@ (80010c8 <MX_USART2_UART_Init+0x58>)
 800108a:	2200      	movs	r2, #0
 800108c:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 800108e:	4b0e      	ldr	r3, [pc, #56]	@ (80010c8 <MX_USART2_UART_Init+0x58>)
 8001090:	2200      	movs	r2, #0
 8001092:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8001094:	4b0c      	ldr	r3, [pc, #48]	@ (80010c8 <MX_USART2_UART_Init+0x58>)
 8001096:	220c      	movs	r2, #12
 8001098:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800109a:	4b0b      	ldr	r3, [pc, #44]	@ (80010c8 <MX_USART2_UART_Init+0x58>)
 800109c:	2200      	movs	r2, #0
 800109e:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80010a0:	4b09      	ldr	r3, [pc, #36]	@ (80010c8 <MX_USART2_UART_Init+0x58>)
 80010a2:	2200      	movs	r2, #0
 80010a4:	61da      	str	r2, [r3, #28]
	huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80010a6:	4b08      	ldr	r3, [pc, #32]	@ (80010c8 <MX_USART2_UART_Init+0x58>)
 80010a8:	2200      	movs	r2, #0
 80010aa:	621a      	str	r2, [r3, #32]
	huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80010ac:	4b06      	ldr	r3, [pc, #24]	@ (80010c8 <MX_USART2_UART_Init+0x58>)
 80010ae:	2200      	movs	r2, #0
 80010b0:	625a      	str	r2, [r3, #36]	@ 0x24
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 80010b2:	4805      	ldr	r0, [pc, #20]	@ (80010c8 <MX_USART2_UART_Init+0x58>)
 80010b4:	f003 f9ae 	bl	8004414 <HAL_UART_Init>
 80010b8:	4603      	mov	r3, r0
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d001      	beq.n	80010c2 <MX_USART2_UART_Init+0x52>
		Error_Handler();
 80010be:	f000 fa35 	bl	800152c <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 80010c2:	bf00      	nop
 80010c4:	bd80      	pop	{r7, pc}
 80010c6:	bf00      	nop
 80010c8:	20000244 	.word	0x20000244
 80010cc:	40004400 	.word	0x40004400

080010d0 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 80010d0:	b480      	push	{r7}
 80010d2:	b085      	sub	sp, #20
 80010d4:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOF_CLK_ENABLE();
 80010d6:	4b15      	ldr	r3, [pc, #84]	@ (800112c <MX_GPIO_Init+0x5c>)
 80010d8:	695b      	ldr	r3, [r3, #20]
 80010da:	4a14      	ldr	r2, [pc, #80]	@ (800112c <MX_GPIO_Init+0x5c>)
 80010dc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80010e0:	6153      	str	r3, [r2, #20]
 80010e2:	4b12      	ldr	r3, [pc, #72]	@ (800112c <MX_GPIO_Init+0x5c>)
 80010e4:	695b      	ldr	r3, [r3, #20]
 80010e6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80010ea:	60fb      	str	r3, [r7, #12]
 80010ec:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80010ee:	4b0f      	ldr	r3, [pc, #60]	@ (800112c <MX_GPIO_Init+0x5c>)
 80010f0:	695b      	ldr	r3, [r3, #20]
 80010f2:	4a0e      	ldr	r2, [pc, #56]	@ (800112c <MX_GPIO_Init+0x5c>)
 80010f4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80010f8:	6153      	str	r3, [r2, #20]
 80010fa:	4b0c      	ldr	r3, [pc, #48]	@ (800112c <MX_GPIO_Init+0x5c>)
 80010fc:	695b      	ldr	r3, [r3, #20]
 80010fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001102:	60bb      	str	r3, [r7, #8]
 8001104:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001106:	4b09      	ldr	r3, [pc, #36]	@ (800112c <MX_GPIO_Init+0x5c>)
 8001108:	695b      	ldr	r3, [r3, #20]
 800110a:	4a08      	ldr	r2, [pc, #32]	@ (800112c <MX_GPIO_Init+0x5c>)
 800110c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001110:	6153      	str	r3, [r2, #20]
 8001112:	4b06      	ldr	r3, [pc, #24]	@ (800112c <MX_GPIO_Init+0x5c>)
 8001114:	695b      	ldr	r3, [r3, #20]
 8001116:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800111a:	607b      	str	r3, [r7, #4]
 800111c:	687b      	ldr	r3, [r7, #4]

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 800111e:	bf00      	nop
 8001120:	3714      	adds	r7, #20
 8001122:	46bd      	mov	sp, r7
 8001124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001128:	4770      	bx	lr
 800112a:	bf00      	nop
 800112c:	40021000 	.word	0x40021000

08001130 <SerialWrite>:
	if (HAL_CAN_Start(&hcan) != HAL_OK) {
		Error_Handler();
	}
}

void SerialWrite(char *uart2Data) {
 8001130:	b580      	push	{r7, lr}
 8001132:	b084      	sub	sp, #16
 8001134:	af00      	add	r7, sp, #0
 8001136:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef uart_status;
	uart_status = HAL_UART_Transmit(&huart2, (uint8_t*) uart2Data,
			strlen(uart2Data), 5);
 8001138:	6878      	ldr	r0, [r7, #4]
 800113a:	f7ff f899 	bl	8000270 <strlen>
 800113e:	4603      	mov	r3, r0
	uart_status = HAL_UART_Transmit(&huart2, (uint8_t*) uart2Data,
 8001140:	b29a      	uxth	r2, r3
 8001142:	2305      	movs	r3, #5
 8001144:	6879      	ldr	r1, [r7, #4]
 8001146:	480a      	ldr	r0, [pc, #40]	@ (8001170 <SerialWrite+0x40>)
 8001148:	f003 f9b2 	bl	80044b0 <HAL_UART_Transmit>
 800114c:	4603      	mov	r3, r0
 800114e:	73fb      	strb	r3, [r7, #15]
	if (uart_status != HAL_OK) {
 8001150:	7bfb      	ldrb	r3, [r7, #15]
 8001152:	2b00      	cmp	r3, #0
 8001154:	d007      	beq.n	8001166 <SerialWrite+0x36>
		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_3);
 8001156:	2108      	movs	r1, #8
 8001158:	4806      	ldr	r0, [pc, #24]	@ (8001174 <SerialWrite+0x44>)
 800115a:	f000 feab 	bl	8001eb4 <HAL_GPIO_TogglePin>
		HAL_Delay(1000);
 800115e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001162:	f000 fc2b 	bl	80019bc <HAL_Delay>
	}

}
 8001166:	bf00      	nop
 8001168:	3710      	adds	r7, #16
 800116a:	46bd      	mov	sp, r7
 800116c:	bd80      	pop	{r7, pc}
 800116e:	bf00      	nop
 8001170:	20000244 	.word	0x20000244
 8001174:	48000400 	.word	0x48000400

08001178 <BNO_Calib>:
	i2c_writeData(BNO055_ADDRESS, BNO055_SYS_TRIGGER, 0x2);
	HAL_Delay(30);
	i2c_writeData(BNO055_ADDRESS, BNO055_SYS_TRIGGER, 0x00);
}

void BNO_Calib(void) {
 8001178:	b580      	push	{r7, lr}
 800117a:	af00      	add	r7, sp, #0

	i2c_readData(BNO055_ADDRESS, BNO055_CALIB_STAT, &def, 2);
 800117c:	2302      	movs	r3, #2
 800117e:	4a0e      	ldr	r2, [pc, #56]	@ (80011b8 <BNO_Calib+0x40>)
 8001180:	2135      	movs	r1, #53	@ 0x35
 8001182:	2028      	movs	r0, #40	@ 0x28
 8001184:	f000 f85c 	bl	8001240 <i2c_readData>
	if (def != 0x3f) {
 8001188:	4b0b      	ldr	r3, [pc, #44]	@ (80011b8 <BNO_Calib+0x40>)
 800118a:	781b      	ldrb	r3, [r3, #0]
 800118c:	2b3f      	cmp	r3, #63	@ 0x3f
 800118e:	d00d      	beq.n	80011ac <BNO_Calib+0x34>
		SerialWrite("NOT CALIBRATED \r\n");
 8001190:	480a      	ldr	r0, [pc, #40]	@ (80011bc <BNO_Calib+0x44>)
 8001192:	f7ff ffcd 	bl	8001130 <SerialWrite>
		sprintf(print, "%x\r\n", def);
 8001196:	4b08      	ldr	r3, [pc, #32]	@ (80011b8 <BNO_Calib+0x40>)
 8001198:	781b      	ldrb	r3, [r3, #0]
 800119a:	461a      	mov	r2, r3
 800119c:	4908      	ldr	r1, [pc, #32]	@ (80011c0 <BNO_Calib+0x48>)
 800119e:	4809      	ldr	r0, [pc, #36]	@ (80011c4 <BNO_Calib+0x4c>)
 80011a0:	f004 fc86 	bl	8005ab0 <siprintf>
		SerialWrite(print);
 80011a4:	4807      	ldr	r0, [pc, #28]	@ (80011c4 <BNO_Calib+0x4c>)
 80011a6:	f7ff ffc3 	bl	8001130 <SerialWrite>

		SerialWrite("---CALIBRATED- \r\n");

	}

}
 80011aa:	e002      	b.n	80011b2 <BNO_Calib+0x3a>
		SerialWrite("---CALIBRATED- \r\n");
 80011ac:	4806      	ldr	r0, [pc, #24]	@ (80011c8 <BNO_Calib+0x50>)
 80011ae:	f7ff ffbf 	bl	8001130 <SerialWrite>
}
 80011b2:	bf00      	nop
 80011b4:	bd80      	pop	{r7, pc}
 80011b6:	bf00      	nop
 80011b8:	200002cd 	.word	0x200002cd
 80011bc:	08009650 	.word	0x08009650
 80011c0:	08009664 	.word	0x08009664
 80011c4:	200002d8 	.word	0x200002d8
 80011c8:	0800966c 	.word	0x0800966c

080011cc <readQuatData>:
	destination[0] = ((int16_t) rawData[1] << 8) | rawData[0]; // Turn the MSB and LSB into a signed 16-bit value
	destination[1] = ((int16_t) rawData[3] << 8) | rawData[2];
	destination[2] = ((int16_t) rawData[5] << 8) | rawData[4];
}

void readQuatData(int16_t *destination) {
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b084      	sub	sp, #16
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	6078      	str	r0, [r7, #4]
	uint8_t rawData[8];
	i2c_readData(BNO055_ADDRESS, BNO055_QUA_DATA_W_LSB, &rawData[0], 8);
 80011d4:	f107 0208 	add.w	r2, r7, #8
 80011d8:	2308      	movs	r3, #8
 80011da:	2120      	movs	r1, #32
 80011dc:	2028      	movs	r0, #40	@ 0x28
 80011de:	f000 f82f 	bl	8001240 <i2c_readData>
	destination[0] = ((int16_t) rawData[1] << 8) | rawData[0];
 80011e2:	7a7b      	ldrb	r3, [r7, #9]
 80011e4:	b21b      	sxth	r3, r3
 80011e6:	021b      	lsls	r3, r3, #8
 80011e8:	b21a      	sxth	r2, r3
 80011ea:	7a3b      	ldrb	r3, [r7, #8]
 80011ec:	b21b      	sxth	r3, r3
 80011ee:	4313      	orrs	r3, r2
 80011f0:	b21a      	sxth	r2, r3
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	801a      	strh	r2, [r3, #0]
	destination[1] = ((int16_t) rawData[3] << 8) | rawData[2];
 80011f6:	7afb      	ldrb	r3, [r7, #11]
 80011f8:	b21b      	sxth	r3, r3
 80011fa:	021b      	lsls	r3, r3, #8
 80011fc:	b219      	sxth	r1, r3
 80011fe:	7abb      	ldrb	r3, [r7, #10]
 8001200:	b21a      	sxth	r2, r3
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	3302      	adds	r3, #2
 8001206:	430a      	orrs	r2, r1
 8001208:	b212      	sxth	r2, r2
 800120a:	801a      	strh	r2, [r3, #0]
	destination[2] = ((int16_t) rawData[5] << 8) | rawData[4];
 800120c:	7b7b      	ldrb	r3, [r7, #13]
 800120e:	b21b      	sxth	r3, r3
 8001210:	021b      	lsls	r3, r3, #8
 8001212:	b219      	sxth	r1, r3
 8001214:	7b3b      	ldrb	r3, [r7, #12]
 8001216:	b21a      	sxth	r2, r3
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	3304      	adds	r3, #4
 800121c:	430a      	orrs	r2, r1
 800121e:	b212      	sxth	r2, r2
 8001220:	801a      	strh	r2, [r3, #0]
	destination[3] = ((int16_t) rawData[7] << 8) | rawData[6];
 8001222:	7bfb      	ldrb	r3, [r7, #15]
 8001224:	b21b      	sxth	r3, r3
 8001226:	021b      	lsls	r3, r3, #8
 8001228:	b219      	sxth	r1, r3
 800122a:	7bbb      	ldrb	r3, [r7, #14]
 800122c:	b21a      	sxth	r2, r3
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	3306      	adds	r3, #6
 8001232:	430a      	orrs	r2, r1
 8001234:	b212      	sxth	r2, r2
 8001236:	801a      	strh	r2, [r3, #0]
}
 8001238:	bf00      	nop
 800123a:	3710      	adds	r7, #16
 800123c:	46bd      	mov	sp, r7
 800123e:	bd80      	pop	{r7, pc}

08001240 <i2c_readData>:
		HAL_Delay(10);
	}
	SerialWrite("Scanning Done \n");
}

void i2c_readData(uint8_t addr, uint8_t subaddr, uint8_t *buf, uint8_t buf_size) {
 8001240:	b580      	push	{r7, lr}
 8001242:	b086      	sub	sp, #24
 8001244:	af02      	add	r7, sp, #8
 8001246:	603a      	str	r2, [r7, #0]
 8001248:	461a      	mov	r2, r3
 800124a:	4603      	mov	r3, r0
 800124c:	71fb      	strb	r3, [r7, #7]
 800124e:	460b      	mov	r3, r1
 8001250:	71bb      	strb	r3, [r7, #6]
 8001252:	4613      	mov	r3, r2
 8001254:	717b      	strb	r3, [r7, #5]
	// i2c_status = HAL_I2C_Master_Transmit(&hi2c1,addr << 1, &subaddr, 1, 10);
	uint8_t v = 0;
 8001256:	2300      	movs	r3, #0
 8001258:	73fb      	strb	r3, [r7, #15]
	if (HAL_I2C_Master_Transmit(&hi2c1, addr << 1, &subaddr, 1, HAL_MAX_DELAY)
 800125a:	79fb      	ldrb	r3, [r7, #7]
 800125c:	b29b      	uxth	r3, r3
 800125e:	005b      	lsls	r3, r3, #1
 8001260:	b299      	uxth	r1, r3
 8001262:	1dba      	adds	r2, r7, #6
 8001264:	f04f 33ff 	mov.w	r3, #4294967295
 8001268:	9300      	str	r3, [sp, #0]
 800126a:	2301      	movs	r3, #1
 800126c:	4813      	ldr	r0, [pc, #76]	@ (80012bc <i2c_readData+0x7c>)
 800126e:	f000 fed7 	bl	8002020 <HAL_I2C_Master_Transmit>
 8001272:	4603      	mov	r3, r0
 8001274:	2b00      	cmp	r3, #0
 8001276:	d103      	bne.n	8001280 <i2c_readData+0x40>
			== HAL_OK) {
		v += 1;
 8001278:	7bfb      	ldrb	r3, [r7, #15]
 800127a:	3301      	adds	r3, #1
 800127c:	73fb      	strb	r3, [r7, #15]
 800127e:	e002      	b.n	8001286 <i2c_readData+0x46>
	} else {
		SerialWrite("RX --- I2C --- ERROR \r\n");
 8001280:	480f      	ldr	r0, [pc, #60]	@ (80012c0 <i2c_readData+0x80>)
 8001282:	f7ff ff55 	bl	8001130 <SerialWrite>

	}
	//HAL_Delay(5);
	if (HAL_I2C_Master_Receive(&hi2c1, addr << 1, buf, buf_size, HAL_MAX_DELAY)
 8001286:	79fb      	ldrb	r3, [r7, #7]
 8001288:	b29b      	uxth	r3, r3
 800128a:	005b      	lsls	r3, r3, #1
 800128c:	b299      	uxth	r1, r3
 800128e:	797b      	ldrb	r3, [r7, #5]
 8001290:	b29b      	uxth	r3, r3
 8001292:	f04f 32ff 	mov.w	r2, #4294967295
 8001296:	9200      	str	r2, [sp, #0]
 8001298:	683a      	ldr	r2, [r7, #0]
 800129a:	4808      	ldr	r0, [pc, #32]	@ (80012bc <i2c_readData+0x7c>)
 800129c:	f000 ffd8 	bl	8002250 <HAL_I2C_Master_Receive>
 80012a0:	4603      	mov	r3, r0
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d103      	bne.n	80012ae <i2c_readData+0x6e>
			== HAL_OK) {
		v += 1;
 80012a6:	7bfb      	ldrb	r3, [r7, #15]
 80012a8:	3301      	adds	r3, #1
 80012aa:	73fb      	strb	r3, [r7, #15]
	else {
		SerialWrite("RX --- I2C --- ERROR \r\n");

	}

}
 80012ac:	e002      	b.n	80012b4 <i2c_readData+0x74>
		SerialWrite("RX --- I2C --- ERROR \r\n");
 80012ae:	4804      	ldr	r0, [pc, #16]	@ (80012c0 <i2c_readData+0x80>)
 80012b0:	f7ff ff3e 	bl	8001130 <SerialWrite>
}
 80012b4:	bf00      	nop
 80012b6:	3710      	adds	r7, #16
 80012b8:	46bd      	mov	sp, r7
 80012ba:	bd80      	pop	{r7, pc}
 80012bc:	200001f0 	.word	0x200001f0
 80012c0:	080096cc 	.word	0x080096cc

080012c4 <i2c_writeData>:

void i2c_writeData(uint8_t regaddr, uint8_t txsubaddr, uint8_t data) {
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b086      	sub	sp, #24
 80012c8:	af02      	add	r7, sp, #8
 80012ca:	4603      	mov	r3, r0
 80012cc:	71fb      	strb	r3, [r7, #7]
 80012ce:	460b      	mov	r3, r1
 80012d0:	71bb      	strb	r3, [r7, #6]
 80012d2:	4613      	mov	r3, r2
 80012d4:	717b      	strb	r3, [r7, #5]
	uint8_t readVal;
	uint8_t tx_i2c[2] = { txsubaddr, data };
 80012d6:	79bb      	ldrb	r3, [r7, #6]
 80012d8:	733b      	strb	r3, [r7, #12]
 80012da:	797b      	ldrb	r3, [r7, #5]
 80012dc:	737b      	strb	r3, [r7, #13]
	if (HAL_I2C_Master_Transmit(&hi2c1, regaddr << 1, tx_i2c, sizeof(tx_i2c),
 80012de:	79fb      	ldrb	r3, [r7, #7]
 80012e0:	b29b      	uxth	r3, r3
 80012e2:	005b      	lsls	r3, r3, #1
 80012e4:	b299      	uxth	r1, r3
 80012e6:	f107 020c 	add.w	r2, r7, #12
 80012ea:	f04f 33ff 	mov.w	r3, #4294967295
 80012ee:	9300      	str	r3, [sp, #0]
 80012f0:	2302      	movs	r3, #2
 80012f2:	4812      	ldr	r0, [pc, #72]	@ (800133c <i2c_writeData+0x78>)
 80012f4:	f000 fe94 	bl	8002020 <HAL_I2C_Master_Transmit>
 80012f8:	4603      	mov	r3, r0
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d107      	bne.n	800130e <i2c_writeData+0x4a>
	HAL_MAX_DELAY) == HAL_OK) {
		i2c_readData(regaddr, txsubaddr, &readVal, 1);
 80012fe:	f107 020f 	add.w	r2, r7, #15
 8001302:	79b9      	ldrb	r1, [r7, #6]
 8001304:	79f8      	ldrb	r0, [r7, #7]
 8001306:	2301      	movs	r3, #1
 8001308:	f7ff ff9a 	bl	8001240 <i2c_readData>
	} else if (HAL_I2C_Master_Transmit(&hi2c1, regaddr << 1, tx_i2c,
			sizeof(tx_i2c), HAL_MAX_DELAY) != HAL_OK) {
		SerialWrite("TX --- I2C --- ERROR \r\n");
	}
}
 800130c:	e012      	b.n	8001334 <i2c_writeData+0x70>
	} else if (HAL_I2C_Master_Transmit(&hi2c1, regaddr << 1, tx_i2c,
 800130e:	79fb      	ldrb	r3, [r7, #7]
 8001310:	b29b      	uxth	r3, r3
 8001312:	005b      	lsls	r3, r3, #1
 8001314:	b299      	uxth	r1, r3
 8001316:	f107 020c 	add.w	r2, r7, #12
 800131a:	f04f 33ff 	mov.w	r3, #4294967295
 800131e:	9300      	str	r3, [sp, #0]
 8001320:	2302      	movs	r3, #2
 8001322:	4806      	ldr	r0, [pc, #24]	@ (800133c <i2c_writeData+0x78>)
 8001324:	f000 fe7c 	bl	8002020 <HAL_I2C_Master_Transmit>
 8001328:	4603      	mov	r3, r0
 800132a:	2b00      	cmp	r3, #0
 800132c:	d002      	beq.n	8001334 <i2c_writeData+0x70>
		SerialWrite("TX --- I2C --- ERROR \r\n");
 800132e:	4804      	ldr	r0, [pc, #16]	@ (8001340 <i2c_writeData+0x7c>)
 8001330:	f7ff fefe 	bl	8001130 <SerialWrite>
}
 8001334:	bf00      	nop
 8001336:	3710      	adds	r7, #16
 8001338:	46bd      	mov	sp, r7
 800133a:	bd80      	pop	{r7, pc}
 800133c:	200001f0 	.word	0x200001f0
 8001340:	080096e4 	.word	0x080096e4

08001344 <BNO_POST>:

void BNO_POST() {
 8001344:	b580      	push	{r7, lr}
 8001346:	b082      	sub	sp, #8
 8001348:	af00      	add	r7, sp, #0
	int8_t k = 0;
 800134a:	2300      	movs	r3, #0
 800134c:	71fb      	strb	r3, [r7, #7]
	i2c_readData(BNO055_ADDRESS, BNO055_CHIP_ID, &def, 2);
 800134e:	2302      	movs	r3, #2
 8001350:	4a34      	ldr	r2, [pc, #208]	@ (8001424 <BNO_POST+0xe0>)
 8001352:	2100      	movs	r1, #0
 8001354:	2028      	movs	r0, #40	@ 0x28
 8001356:	f7ff ff73 	bl	8001240 <i2c_readData>
	if (def == 160) {
 800135a:	4b32      	ldr	r3, [pc, #200]	@ (8001424 <BNO_POST+0xe0>)
 800135c:	781b      	ldrb	r3, [r3, #0]
 800135e:	2ba0      	cmp	r3, #160	@ 0xa0
 8001360:	d103      	bne.n	800136a <BNO_POST+0x26>
		k += 1;
 8001362:	79fb      	ldrb	r3, [r7, #7]
 8001364:	3301      	adds	r3, #1
 8001366:	b2db      	uxtb	r3, r3
 8001368:	71fb      	strb	r3, [r7, #7]
	}
	i2c_readData(BNO055_ADDRESS, BNO055_ACC_ID, &def, 2);
 800136a:	2302      	movs	r3, #2
 800136c:	4a2d      	ldr	r2, [pc, #180]	@ (8001424 <BNO_POST+0xe0>)
 800136e:	2101      	movs	r1, #1
 8001370:	2028      	movs	r0, #40	@ 0x28
 8001372:	f7ff ff65 	bl	8001240 <i2c_readData>
	if (def == 251) {
 8001376:	4b2b      	ldr	r3, [pc, #172]	@ (8001424 <BNO_POST+0xe0>)
 8001378:	781b      	ldrb	r3, [r3, #0]
 800137a:	2bfb      	cmp	r3, #251	@ 0xfb
 800137c:	d103      	bne.n	8001386 <BNO_POST+0x42>
		k += 1;
 800137e:	79fb      	ldrb	r3, [r7, #7]
 8001380:	3301      	adds	r3, #1
 8001382:	b2db      	uxtb	r3, r3
 8001384:	71fb      	strb	r3, [r7, #7]
	}
	i2c_readData(BNO055_ADDRESS, BNO055_GYRO_ID, &def, 2);
 8001386:	2302      	movs	r3, #2
 8001388:	4a26      	ldr	r2, [pc, #152]	@ (8001424 <BNO_POST+0xe0>)
 800138a:	2103      	movs	r1, #3
 800138c:	2028      	movs	r0, #40	@ 0x28
 800138e:	f7ff ff57 	bl	8001240 <i2c_readData>
	if (def == 15) {
 8001392:	4b24      	ldr	r3, [pc, #144]	@ (8001424 <BNO_POST+0xe0>)
 8001394:	781b      	ldrb	r3, [r3, #0]
 8001396:	2b0f      	cmp	r3, #15
 8001398:	d103      	bne.n	80013a2 <BNO_POST+0x5e>
		k += 1;
 800139a:	79fb      	ldrb	r3, [r7, #7]
 800139c:	3301      	adds	r3, #1
 800139e:	b2db      	uxtb	r3, r3
 80013a0:	71fb      	strb	r3, [r7, #7]
	}
	i2c_readData(BNO055_ADDRESS, BNO055_MAG_ID, &def, 2);
 80013a2:	2302      	movs	r3, #2
 80013a4:	4a1f      	ldr	r2, [pc, #124]	@ (8001424 <BNO_POST+0xe0>)
 80013a6:	2102      	movs	r1, #2
 80013a8:	2028      	movs	r0, #40	@ 0x28
 80013aa:	f7ff ff49 	bl	8001240 <i2c_readData>
	if (def == 50) {
 80013ae:	4b1d      	ldr	r3, [pc, #116]	@ (8001424 <BNO_POST+0xe0>)
 80013b0:	781b      	ldrb	r3, [r3, #0]
 80013b2:	2b32      	cmp	r3, #50	@ 0x32
 80013b4:	d103      	bne.n	80013be <BNO_POST+0x7a>
		k += 1;
 80013b6:	79fb      	ldrb	r3, [r7, #7]
 80013b8:	3301      	adds	r3, #1
 80013ba:	b2db      	uxtb	r3, r3
 80013bc:	71fb      	strb	r3, [r7, #7]
	}
	if (k == 4) {
 80013be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013c2:	2b04      	cmp	r3, #4
 80013c4:	d12a      	bne.n	800141c <BNO_POST+0xd8>
		SerialWrite("CHIP DATA \r\n");
 80013c6:	4818      	ldr	r0, [pc, #96]	@ (8001428 <BNO_POST+0xe4>)
 80013c8:	f7ff feb2 	bl	8001130 <SerialWrite>

		HAL_Delay(1);
 80013cc:	2001      	movs	r0, #1
 80013ce:	f000 faf5 	bl	80019bc <HAL_Delay>
		uint8_t lsb = 0, msb = 0;
 80013d2:	2300      	movs	r3, #0
 80013d4:	71bb      	strb	r3, [r7, #6]
 80013d6:	2300      	movs	r3, #0
 80013d8:	717b      	strb	r3, [r7, #5]
		i2c_readData(BNO055_ADDRESS, BNO055_SW_REV_ID_LSB, &def, 2);
 80013da:	2302      	movs	r3, #2
 80013dc:	4a11      	ldr	r2, [pc, #68]	@ (8001424 <BNO_POST+0xe0>)
 80013de:	2104      	movs	r1, #4
 80013e0:	2028      	movs	r0, #40	@ 0x28
 80013e2:	f7ff ff2d 	bl	8001240 <i2c_readData>
		lsb = def;
 80013e6:	4b0f      	ldr	r3, [pc, #60]	@ (8001424 <BNO_POST+0xe0>)
 80013e8:	781b      	ldrb	r3, [r3, #0]
 80013ea:	71bb      	strb	r3, [r7, #6]
		i2c_readData(BNO055_ADDRESS, BNO055_SW_REV_ID_MSB, &def, 2);
 80013ec:	2302      	movs	r3, #2
 80013ee:	4a0d      	ldr	r2, [pc, #52]	@ (8001424 <BNO_POST+0xe0>)
 80013f0:	2105      	movs	r1, #5
 80013f2:	2028      	movs	r0, #40	@ 0x28
 80013f4:	f7ff ff24 	bl	8001240 <i2c_readData>
		msb = def;
 80013f8:	4b0a      	ldr	r3, [pc, #40]	@ (8001424 <BNO_POST+0xe0>)
 80013fa:	781b      	ldrb	r3, [r3, #0]
 80013fc:	717b      	strb	r3, [r7, #5]
		i2c_readData(BNO055_ADDRESS, BNO055_BL_REV_ID, &def, 2);
 80013fe:	2302      	movs	r3, #2
 8001400:	4a08      	ldr	r2, [pc, #32]	@ (8001424 <BNO_POST+0xe0>)
 8001402:	2106      	movs	r1, #6
 8001404:	2028      	movs	r0, #40	@ 0x28
 8001406:	f7ff ff1b 	bl	8001240 <i2c_readData>
		HAL_Delay(25);
 800140a:	2019      	movs	r0, #25
 800140c:	f000 fad6 	bl	80019bc <HAL_Delay>
		i2c_readData(BNO055_ADDRESS, BNO055_ST_RESULT, &def, 4);
 8001410:	2304      	movs	r3, #4
 8001412:	4a04      	ldr	r2, [pc, #16]	@ (8001424 <BNO_POST+0xe0>)
 8001414:	2136      	movs	r1, #54	@ 0x36
 8001416:	2028      	movs	r0, #40	@ 0x28
 8001418:	f7ff ff12 	bl	8001240 <i2c_readData>

	}

}
 800141c:	bf00      	nop
 800141e:	3708      	adds	r7, #8
 8001420:	46bd      	mov	sp, r7
 8001422:	bd80      	pop	{r7, pc}
 8001424:	200002cd 	.word	0x200002cd
 8001428:	080096fc 	.word	0x080096fc

0800142c <SetMode>:

void SetMode(OPRMode_t mode) {
 800142c:	b580      	push	{r7, lr}
 800142e:	b082      	sub	sp, #8
 8001430:	af00      	add	r7, sp, #0
 8001432:	4603      	mov	r3, r0
 8001434:	71fb      	strb	r3, [r7, #7]
	i2c_writeData(BNO055_ADDRESS, BNO055_OPR_MODE, mode);
 8001436:	79fb      	ldrb	r3, [r7, #7]
 8001438:	461a      	mov	r2, r3
 800143a:	213d      	movs	r1, #61	@ 0x3d
 800143c:	2028      	movs	r0, #40	@ 0x28
 800143e:	f7ff ff41 	bl	80012c4 <i2c_writeData>
	HAL_Delay(30);
 8001442:	201e      	movs	r0, #30
 8001444:	f000 faba 	bl	80019bc <HAL_Delay>
}
 8001448:	bf00      	nop
 800144a:	3708      	adds	r7, #8
 800144c:	46bd      	mov	sp, r7
 800144e:	bd80      	pop	{r7, pc}

08001450 <GetMode>:
void GetMode() {
 8001450:	b580      	push	{r7, lr}
 8001452:	af00      	add	r7, sp, #0

	i2c_readData(BNO055_ADDRESS, BNO055_OPR_MODE, &def, 2);
 8001454:	2302      	movs	r3, #2
 8001456:	4a08      	ldr	r2, [pc, #32]	@ (8001478 <GetMode+0x28>)
 8001458:	213d      	movs	r1, #61	@ 0x3d
 800145a:	2028      	movs	r0, #40	@ 0x28
 800145c:	f7ff fef0 	bl	8001240 <i2c_readData>
	sprintf(print, "%d \n", def);
 8001460:	4b05      	ldr	r3, [pc, #20]	@ (8001478 <GetMode+0x28>)
 8001462:	781b      	ldrb	r3, [r3, #0]
 8001464:	461a      	mov	r2, r3
 8001466:	4905      	ldr	r1, [pc, #20]	@ (800147c <GetMode+0x2c>)
 8001468:	4805      	ldr	r0, [pc, #20]	@ (8001480 <GetMode+0x30>)
 800146a:	f004 fb21 	bl	8005ab0 <siprintf>
	SerialWrite(print);
 800146e:	4804      	ldr	r0, [pc, #16]	@ (8001480 <GetMode+0x30>)
 8001470:	f7ff fe5e 	bl	8001130 <SerialWrite>
}
 8001474:	bf00      	nop
 8001476:	bd80      	pop	{r7, pc}
 8001478:	200002cd 	.word	0x200002cd
 800147c:	0800970c 	.word	0x0800970c
 8001480:	200002d8 	.word	0x200002d8

08001484 <SetPowerMode>:
	i2c_writeData(BNO055_ADDRESS, BNO055_SYS_TRIGGER, 0x00);
	GetMode();

}

void SetPowerMode(PWRMode_t mode_p) {
 8001484:	b580      	push	{r7, lr}
 8001486:	b084      	sub	sp, #16
 8001488:	af00      	add	r7, sp, #0
 800148a:	4603      	mov	r3, r0
 800148c:	71fb      	strb	r3, [r7, #7]
	uint8_t vref = 0;
 800148e:	2300      	movs	r3, #0
 8001490:	73fb      	strb	r3, [r7, #15]
	i2c_writeData(BNO055_ADDRESS, BNO055_PWR_MODE, mode_p);
 8001492:	79fb      	ldrb	r3, [r7, #7]
 8001494:	461a      	mov	r2, r3
 8001496:	213e      	movs	r1, #62	@ 0x3e
 8001498:	2028      	movs	r0, #40	@ 0x28
 800149a:	f7ff ff13 	bl	80012c4 <i2c_writeData>
	i2c_readData(BNO055_ADDRESS, BNO055_PWR_MODE, &vref, 2);
 800149e:	f107 020f 	add.w	r2, r7, #15
 80014a2:	2302      	movs	r3, #2
 80014a4:	213e      	movs	r1, #62	@ 0x3e
 80014a6:	2028      	movs	r0, #40	@ 0x28
 80014a8:	f7ff feca 	bl	8001240 <i2c_readData>
	if (vref == 0) {
 80014ac:	7bfb      	ldrb	r3, [r7, #15]
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d103      	bne.n	80014ba <SetPowerMode+0x36>
		SerialWrite("PWR MODE \n");
 80014b2:	4807      	ldr	r0, [pc, #28]	@ (80014d0 <SetPowerMode+0x4c>)
 80014b4:	f7ff fe3c 	bl	8001130 <SerialWrite>
	} else if (vref == 1) {
		SerialWrite("LOW PWR MODE \n");
	}
}
 80014b8:	e005      	b.n	80014c6 <SetPowerMode+0x42>
	} else if (vref == 1) {
 80014ba:	7bfb      	ldrb	r3, [r7, #15]
 80014bc:	2b01      	cmp	r3, #1
 80014be:	d102      	bne.n	80014c6 <SetPowerMode+0x42>
		SerialWrite("LOW PWR MODE \n");
 80014c0:	4804      	ldr	r0, [pc, #16]	@ (80014d4 <SetPowerMode+0x50>)
 80014c2:	f7ff fe35 	bl	8001130 <SerialWrite>
}
 80014c6:	bf00      	nop
 80014c8:	3710      	adds	r7, #16
 80014ca:	46bd      	mov	sp, r7
 80014cc:	bd80      	pop	{r7, pc}
 80014ce:	bf00      	nop
 80014d0:	08009714 	.word	0x08009714
 80014d4:	08009720 	.word	0x08009720

080014d8 <BNO_setPage>:

void BNO_setPage(uint8_t page) {
 80014d8:	b580      	push	{r7, lr}
 80014da:	b084      	sub	sp, #16
 80014dc:	af00      	add	r7, sp, #0
 80014de:	4603      	mov	r3, r0
 80014e0:	71fb      	strb	r3, [r7, #7]
	uint8_t vef = 0;
 80014e2:	2300      	movs	r3, #0
 80014e4:	73fb      	strb	r3, [r7, #15]
	i2c_writeData(BNO055_ADDRESS, BNO055_PAGE_ID, page);
 80014e6:	79fb      	ldrb	r3, [r7, #7]
 80014e8:	461a      	mov	r2, r3
 80014ea:	2107      	movs	r1, #7
 80014ec:	2028      	movs	r0, #40	@ 0x28
 80014ee:	f7ff fee9 	bl	80012c4 <i2c_writeData>
	i2c_readData(BNO055_ADDRESS, BNO055_PWR_MODE, &vef, 2);
 80014f2:	f107 020f 	add.w	r2, r7, #15
 80014f6:	2302      	movs	r3, #2
 80014f8:	213e      	movs	r1, #62	@ 0x3e
 80014fa:	2028      	movs	r0, #40	@ 0x28
 80014fc:	f7ff fea0 	bl	8001240 <i2c_readData>

	if (vef == 0) {
 8001500:	7bfb      	ldrb	r3, [r7, #15]
 8001502:	2b00      	cmp	r3, #0
 8001504:	d103      	bne.n	800150e <BNO_setPage+0x36>
		SerialWrite("PAGE 0 \n");
 8001506:	4807      	ldr	r0, [pc, #28]	@ (8001524 <BNO_setPage+0x4c>)
 8001508:	f7ff fe12 	bl	8001130 <SerialWrite>
	} else if (vef == 1) {
		SerialWrite("PAGE 1 \n");
	}
}
 800150c:	e005      	b.n	800151a <BNO_setPage+0x42>
	} else if (vef == 1) {
 800150e:	7bfb      	ldrb	r3, [r7, #15]
 8001510:	2b01      	cmp	r3, #1
 8001512:	d102      	bne.n	800151a <BNO_setPage+0x42>
		SerialWrite("PAGE 1 \n");
 8001514:	4804      	ldr	r0, [pc, #16]	@ (8001528 <BNO_setPage+0x50>)
 8001516:	f7ff fe0b 	bl	8001130 <SerialWrite>
}
 800151a:	bf00      	nop
 800151c:	3710      	adds	r7, #16
 800151e:	46bd      	mov	sp, r7
 8001520:	bd80      	pop	{r7, pc}
 8001522:	bf00      	nop
 8001524:	08009730 	.word	0x08009730
 8001528:	0800973c 	.word	0x0800973c

0800152c <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 800152c:	b480      	push	{r7}
 800152e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001530:	b672      	cpsid	i
}
 8001532:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001534:	bf00      	nop
 8001536:	e7fd      	b.n	8001534 <Error_Handler+0x8>

08001538 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001538:	b480      	push	{r7}
 800153a:	b083      	sub	sp, #12
 800153c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800153e:	4b0f      	ldr	r3, [pc, #60]	@ (800157c <HAL_MspInit+0x44>)
 8001540:	699b      	ldr	r3, [r3, #24]
 8001542:	4a0e      	ldr	r2, [pc, #56]	@ (800157c <HAL_MspInit+0x44>)
 8001544:	f043 0301 	orr.w	r3, r3, #1
 8001548:	6193      	str	r3, [r2, #24]
 800154a:	4b0c      	ldr	r3, [pc, #48]	@ (800157c <HAL_MspInit+0x44>)
 800154c:	699b      	ldr	r3, [r3, #24]
 800154e:	f003 0301 	and.w	r3, r3, #1
 8001552:	607b      	str	r3, [r7, #4]
 8001554:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001556:	4b09      	ldr	r3, [pc, #36]	@ (800157c <HAL_MspInit+0x44>)
 8001558:	69db      	ldr	r3, [r3, #28]
 800155a:	4a08      	ldr	r2, [pc, #32]	@ (800157c <HAL_MspInit+0x44>)
 800155c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001560:	61d3      	str	r3, [r2, #28]
 8001562:	4b06      	ldr	r3, [pc, #24]	@ (800157c <HAL_MspInit+0x44>)
 8001564:	69db      	ldr	r3, [r3, #28]
 8001566:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800156a:	603b      	str	r3, [r7, #0]
 800156c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800156e:	bf00      	nop
 8001570:	370c      	adds	r7, #12
 8001572:	46bd      	mov	sp, r7
 8001574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001578:	4770      	bx	lr
 800157a:	bf00      	nop
 800157c:	40021000 	.word	0x40021000

08001580 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001580:	b580      	push	{r7, lr}
 8001582:	b08a      	sub	sp, #40	@ 0x28
 8001584:	af00      	add	r7, sp, #0
 8001586:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001588:	f107 0314 	add.w	r3, r7, #20
 800158c:	2200      	movs	r2, #0
 800158e:	601a      	str	r2, [r3, #0]
 8001590:	605a      	str	r2, [r3, #4]
 8001592:	609a      	str	r2, [r3, #8]
 8001594:	60da      	str	r2, [r3, #12]
 8001596:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	4a17      	ldr	r2, [pc, #92]	@ (80015fc <HAL_I2C_MspInit+0x7c>)
 800159e:	4293      	cmp	r3, r2
 80015a0:	d127      	bne.n	80015f2 <HAL_I2C_MspInit+0x72>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015a2:	4b17      	ldr	r3, [pc, #92]	@ (8001600 <HAL_I2C_MspInit+0x80>)
 80015a4:	695b      	ldr	r3, [r3, #20]
 80015a6:	4a16      	ldr	r2, [pc, #88]	@ (8001600 <HAL_I2C_MspInit+0x80>)
 80015a8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80015ac:	6153      	str	r3, [r2, #20]
 80015ae:	4b14      	ldr	r3, [pc, #80]	@ (8001600 <HAL_I2C_MspInit+0x80>)
 80015b0:	695b      	ldr	r3, [r3, #20]
 80015b2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80015b6:	613b      	str	r3, [r7, #16]
 80015b8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80015ba:	23c0      	movs	r3, #192	@ 0xc0
 80015bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80015be:	2312      	movs	r3, #18
 80015c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015c2:	2300      	movs	r3, #0
 80015c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80015c6:	2303      	movs	r3, #3
 80015c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80015ca:	2304      	movs	r3, #4
 80015cc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015ce:	f107 0314 	add.w	r3, r7, #20
 80015d2:	4619      	mov	r1, r3
 80015d4:	480b      	ldr	r0, [pc, #44]	@ (8001604 <HAL_I2C_MspInit+0x84>)
 80015d6:	f000 fafb 	bl	8001bd0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80015da:	4b09      	ldr	r3, [pc, #36]	@ (8001600 <HAL_I2C_MspInit+0x80>)
 80015dc:	69db      	ldr	r3, [r3, #28]
 80015de:	4a08      	ldr	r2, [pc, #32]	@ (8001600 <HAL_I2C_MspInit+0x80>)
 80015e0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80015e4:	61d3      	str	r3, [r2, #28]
 80015e6:	4b06      	ldr	r3, [pc, #24]	@ (8001600 <HAL_I2C_MspInit+0x80>)
 80015e8:	69db      	ldr	r3, [r3, #28]
 80015ea:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80015ee:	60fb      	str	r3, [r7, #12]
 80015f0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80015f2:	bf00      	nop
 80015f4:	3728      	adds	r7, #40	@ 0x28
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bd80      	pop	{r7, pc}
 80015fa:	bf00      	nop
 80015fc:	40005400 	.word	0x40005400
 8001600:	40021000 	.word	0x40021000
 8001604:	48000400 	.word	0x48000400

08001608 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	b08a      	sub	sp, #40	@ 0x28
 800160c:	af00      	add	r7, sp, #0
 800160e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001610:	f107 0314 	add.w	r3, r7, #20
 8001614:	2200      	movs	r2, #0
 8001616:	601a      	str	r2, [r3, #0]
 8001618:	605a      	str	r2, [r3, #4]
 800161a:	609a      	str	r2, [r3, #8]
 800161c:	60da      	str	r2, [r3, #12]
 800161e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	4a17      	ldr	r2, [pc, #92]	@ (8001684 <HAL_UART_MspInit+0x7c>)
 8001626:	4293      	cmp	r3, r2
 8001628:	d128      	bne.n	800167c <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800162a:	4b17      	ldr	r3, [pc, #92]	@ (8001688 <HAL_UART_MspInit+0x80>)
 800162c:	69db      	ldr	r3, [r3, #28]
 800162e:	4a16      	ldr	r2, [pc, #88]	@ (8001688 <HAL_UART_MspInit+0x80>)
 8001630:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001634:	61d3      	str	r3, [r2, #28]
 8001636:	4b14      	ldr	r3, [pc, #80]	@ (8001688 <HAL_UART_MspInit+0x80>)
 8001638:	69db      	ldr	r3, [r3, #28]
 800163a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800163e:	613b      	str	r3, [r7, #16]
 8001640:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001642:	4b11      	ldr	r3, [pc, #68]	@ (8001688 <HAL_UART_MspInit+0x80>)
 8001644:	695b      	ldr	r3, [r3, #20]
 8001646:	4a10      	ldr	r2, [pc, #64]	@ (8001688 <HAL_UART_MspInit+0x80>)
 8001648:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800164c:	6153      	str	r3, [r2, #20]
 800164e:	4b0e      	ldr	r3, [pc, #56]	@ (8001688 <HAL_UART_MspInit+0x80>)
 8001650:	695b      	ldr	r3, [r3, #20]
 8001652:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001656:	60fb      	str	r3, [r7, #12]
 8001658:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800165a:	230c      	movs	r3, #12
 800165c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800165e:	2302      	movs	r3, #2
 8001660:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001662:	2300      	movs	r3, #0
 8001664:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001666:	2303      	movs	r3, #3
 8001668:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800166a:	2307      	movs	r3, #7
 800166c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800166e:	f107 0314 	add.w	r3, r7, #20
 8001672:	4619      	mov	r1, r3
 8001674:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001678:	f000 faaa 	bl	8001bd0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800167c:	bf00      	nop
 800167e:	3728      	adds	r7, #40	@ 0x28
 8001680:	46bd      	mov	sp, r7
 8001682:	bd80      	pop	{r7, pc}
 8001684:	40004400 	.word	0x40004400
 8001688:	40021000 	.word	0x40021000

0800168c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800168c:	b480      	push	{r7}
 800168e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001690:	bf00      	nop
 8001692:	e7fd      	b.n	8001690 <NMI_Handler+0x4>

08001694 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001694:	b480      	push	{r7}
 8001696:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001698:	bf00      	nop
 800169a:	e7fd      	b.n	8001698 <HardFault_Handler+0x4>

0800169c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800169c:	b480      	push	{r7}
 800169e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80016a0:	bf00      	nop
 80016a2:	e7fd      	b.n	80016a0 <MemManage_Handler+0x4>

080016a4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80016a4:	b480      	push	{r7}
 80016a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80016a8:	bf00      	nop
 80016aa:	e7fd      	b.n	80016a8 <BusFault_Handler+0x4>

080016ac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80016ac:	b480      	push	{r7}
 80016ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80016b0:	bf00      	nop
 80016b2:	e7fd      	b.n	80016b0 <UsageFault_Handler+0x4>

080016b4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80016b4:	b480      	push	{r7}
 80016b6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80016b8:	bf00      	nop
 80016ba:	46bd      	mov	sp, r7
 80016bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c0:	4770      	bx	lr

080016c2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80016c2:	b480      	push	{r7}
 80016c4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80016c6:	bf00      	nop
 80016c8:	46bd      	mov	sp, r7
 80016ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ce:	4770      	bx	lr

080016d0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80016d0:	b480      	push	{r7}
 80016d2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80016d4:	bf00      	nop
 80016d6:	46bd      	mov	sp, r7
 80016d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016dc:	4770      	bx	lr

080016de <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80016de:	b580      	push	{r7, lr}
 80016e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80016e2:	f000 f94b 	bl	800197c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80016e6:	bf00      	nop
 80016e8:	bd80      	pop	{r7, pc}

080016ea <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80016ea:	b480      	push	{r7}
 80016ec:	af00      	add	r7, sp, #0
  return 1;
 80016ee:	2301      	movs	r3, #1
}
 80016f0:	4618      	mov	r0, r3
 80016f2:	46bd      	mov	sp, r7
 80016f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f8:	4770      	bx	lr

080016fa <_kill>:

int _kill(int pid, int sig)
{
 80016fa:	b580      	push	{r7, lr}
 80016fc:	b082      	sub	sp, #8
 80016fe:	af00      	add	r7, sp, #0
 8001700:	6078      	str	r0, [r7, #4]
 8001702:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001704:	f004 fa8c 	bl	8005c20 <__errno>
 8001708:	4603      	mov	r3, r0
 800170a:	2216      	movs	r2, #22
 800170c:	601a      	str	r2, [r3, #0]
  return -1;
 800170e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001712:	4618      	mov	r0, r3
 8001714:	3708      	adds	r7, #8
 8001716:	46bd      	mov	sp, r7
 8001718:	bd80      	pop	{r7, pc}

0800171a <_exit>:

void _exit (int status)
{
 800171a:	b580      	push	{r7, lr}
 800171c:	b082      	sub	sp, #8
 800171e:	af00      	add	r7, sp, #0
 8001720:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001722:	f04f 31ff 	mov.w	r1, #4294967295
 8001726:	6878      	ldr	r0, [r7, #4]
 8001728:	f7ff ffe7 	bl	80016fa <_kill>
  while (1) {}    /* Make sure we hang here */
 800172c:	bf00      	nop
 800172e:	e7fd      	b.n	800172c <_exit+0x12>

08001730 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001730:	b580      	push	{r7, lr}
 8001732:	b086      	sub	sp, #24
 8001734:	af00      	add	r7, sp, #0
 8001736:	60f8      	str	r0, [r7, #12]
 8001738:	60b9      	str	r1, [r7, #8]
 800173a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800173c:	2300      	movs	r3, #0
 800173e:	617b      	str	r3, [r7, #20]
 8001740:	e00a      	b.n	8001758 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001742:	f3af 8000 	nop.w
 8001746:	4601      	mov	r1, r0
 8001748:	68bb      	ldr	r3, [r7, #8]
 800174a:	1c5a      	adds	r2, r3, #1
 800174c:	60ba      	str	r2, [r7, #8]
 800174e:	b2ca      	uxtb	r2, r1
 8001750:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001752:	697b      	ldr	r3, [r7, #20]
 8001754:	3301      	adds	r3, #1
 8001756:	617b      	str	r3, [r7, #20]
 8001758:	697a      	ldr	r2, [r7, #20]
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	429a      	cmp	r2, r3
 800175e:	dbf0      	blt.n	8001742 <_read+0x12>
  }

  return len;
 8001760:	687b      	ldr	r3, [r7, #4]
}
 8001762:	4618      	mov	r0, r3
 8001764:	3718      	adds	r7, #24
 8001766:	46bd      	mov	sp, r7
 8001768:	bd80      	pop	{r7, pc}

0800176a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800176a:	b580      	push	{r7, lr}
 800176c:	b086      	sub	sp, #24
 800176e:	af00      	add	r7, sp, #0
 8001770:	60f8      	str	r0, [r7, #12]
 8001772:	60b9      	str	r1, [r7, #8]
 8001774:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001776:	2300      	movs	r3, #0
 8001778:	617b      	str	r3, [r7, #20]
 800177a:	e009      	b.n	8001790 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800177c:	68bb      	ldr	r3, [r7, #8]
 800177e:	1c5a      	adds	r2, r3, #1
 8001780:	60ba      	str	r2, [r7, #8]
 8001782:	781b      	ldrb	r3, [r3, #0]
 8001784:	4618      	mov	r0, r3
 8001786:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800178a:	697b      	ldr	r3, [r7, #20]
 800178c:	3301      	adds	r3, #1
 800178e:	617b      	str	r3, [r7, #20]
 8001790:	697a      	ldr	r2, [r7, #20]
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	429a      	cmp	r2, r3
 8001796:	dbf1      	blt.n	800177c <_write+0x12>
  }
  return len;
 8001798:	687b      	ldr	r3, [r7, #4]
}
 800179a:	4618      	mov	r0, r3
 800179c:	3718      	adds	r7, #24
 800179e:	46bd      	mov	sp, r7
 80017a0:	bd80      	pop	{r7, pc}

080017a2 <_close>:

int _close(int file)
{
 80017a2:	b480      	push	{r7}
 80017a4:	b083      	sub	sp, #12
 80017a6:	af00      	add	r7, sp, #0
 80017a8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80017aa:	f04f 33ff 	mov.w	r3, #4294967295
}
 80017ae:	4618      	mov	r0, r3
 80017b0:	370c      	adds	r7, #12
 80017b2:	46bd      	mov	sp, r7
 80017b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b8:	4770      	bx	lr

080017ba <_fstat>:


int _fstat(int file, struct stat *st)
{
 80017ba:	b480      	push	{r7}
 80017bc:	b083      	sub	sp, #12
 80017be:	af00      	add	r7, sp, #0
 80017c0:	6078      	str	r0, [r7, #4]
 80017c2:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80017c4:	683b      	ldr	r3, [r7, #0]
 80017c6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80017ca:	605a      	str	r2, [r3, #4]
  return 0;
 80017cc:	2300      	movs	r3, #0
}
 80017ce:	4618      	mov	r0, r3
 80017d0:	370c      	adds	r7, #12
 80017d2:	46bd      	mov	sp, r7
 80017d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d8:	4770      	bx	lr

080017da <_isatty>:

int _isatty(int file)
{
 80017da:	b480      	push	{r7}
 80017dc:	b083      	sub	sp, #12
 80017de:	af00      	add	r7, sp, #0
 80017e0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80017e2:	2301      	movs	r3, #1
}
 80017e4:	4618      	mov	r0, r3
 80017e6:	370c      	adds	r7, #12
 80017e8:	46bd      	mov	sp, r7
 80017ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ee:	4770      	bx	lr

080017f0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80017f0:	b480      	push	{r7}
 80017f2:	b085      	sub	sp, #20
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	60f8      	str	r0, [r7, #12]
 80017f8:	60b9      	str	r1, [r7, #8]
 80017fa:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80017fc:	2300      	movs	r3, #0
}
 80017fe:	4618      	mov	r0, r3
 8001800:	3714      	adds	r7, #20
 8001802:	46bd      	mov	sp, r7
 8001804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001808:	4770      	bx	lr
	...

0800180c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	b086      	sub	sp, #24
 8001810:	af00      	add	r7, sp, #0
 8001812:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001814:	4a14      	ldr	r2, [pc, #80]	@ (8001868 <_sbrk+0x5c>)
 8001816:	4b15      	ldr	r3, [pc, #84]	@ (800186c <_sbrk+0x60>)
 8001818:	1ad3      	subs	r3, r2, r3
 800181a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800181c:	697b      	ldr	r3, [r7, #20]
 800181e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001820:	4b13      	ldr	r3, [pc, #76]	@ (8001870 <_sbrk+0x64>)
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	2b00      	cmp	r3, #0
 8001826:	d102      	bne.n	800182e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001828:	4b11      	ldr	r3, [pc, #68]	@ (8001870 <_sbrk+0x64>)
 800182a:	4a12      	ldr	r2, [pc, #72]	@ (8001874 <_sbrk+0x68>)
 800182c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800182e:	4b10      	ldr	r3, [pc, #64]	@ (8001870 <_sbrk+0x64>)
 8001830:	681a      	ldr	r2, [r3, #0]
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	4413      	add	r3, r2
 8001836:	693a      	ldr	r2, [r7, #16]
 8001838:	429a      	cmp	r2, r3
 800183a:	d207      	bcs.n	800184c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800183c:	f004 f9f0 	bl	8005c20 <__errno>
 8001840:	4603      	mov	r3, r0
 8001842:	220c      	movs	r2, #12
 8001844:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001846:	f04f 33ff 	mov.w	r3, #4294967295
 800184a:	e009      	b.n	8001860 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800184c:	4b08      	ldr	r3, [pc, #32]	@ (8001870 <_sbrk+0x64>)
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001852:	4b07      	ldr	r3, [pc, #28]	@ (8001870 <_sbrk+0x64>)
 8001854:	681a      	ldr	r2, [r3, #0]
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	4413      	add	r3, r2
 800185a:	4a05      	ldr	r2, [pc, #20]	@ (8001870 <_sbrk+0x64>)
 800185c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800185e:	68fb      	ldr	r3, [r7, #12]
}
 8001860:	4618      	mov	r0, r3
 8001862:	3718      	adds	r7, #24
 8001864:	46bd      	mov	sp, r7
 8001866:	bd80      	pop	{r7, pc}
 8001868:	20003000 	.word	0x20003000
 800186c:	00000400 	.word	0x00000400
 8001870:	20000368 	.word	0x20000368
 8001874:	200004c0 	.word	0x200004c0

08001878 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001878:	b480      	push	{r7}
 800187a:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800187c:	4b06      	ldr	r3, [pc, #24]	@ (8001898 <SystemInit+0x20>)
 800187e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001882:	4a05      	ldr	r2, [pc, #20]	@ (8001898 <SystemInit+0x20>)
 8001884:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001888:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800188c:	bf00      	nop
 800188e:	46bd      	mov	sp, r7
 8001890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001894:	4770      	bx	lr
 8001896:	bf00      	nop
 8001898:	e000ed00 	.word	0xe000ed00

0800189c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800189c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80018d4 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80018a0:	f7ff ffea 	bl	8001878 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80018a4:	480c      	ldr	r0, [pc, #48]	@ (80018d8 <LoopForever+0x6>)
  ldr r1, =_edata
 80018a6:	490d      	ldr	r1, [pc, #52]	@ (80018dc <LoopForever+0xa>)
  ldr r2, =_sidata
 80018a8:	4a0d      	ldr	r2, [pc, #52]	@ (80018e0 <LoopForever+0xe>)
  movs r3, #0
 80018aa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80018ac:	e002      	b.n	80018b4 <LoopCopyDataInit>

080018ae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80018ae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80018b0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80018b2:	3304      	adds	r3, #4

080018b4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80018b4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80018b6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80018b8:	d3f9      	bcc.n	80018ae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80018ba:	4a0a      	ldr	r2, [pc, #40]	@ (80018e4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80018bc:	4c0a      	ldr	r4, [pc, #40]	@ (80018e8 <LoopForever+0x16>)
  movs r3, #0
 80018be:	2300      	movs	r3, #0
  b LoopFillZerobss
 80018c0:	e001      	b.n	80018c6 <LoopFillZerobss>

080018c2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80018c2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80018c4:	3204      	adds	r2, #4

080018c6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80018c6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80018c8:	d3fb      	bcc.n	80018c2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80018ca:	f004 f9af 	bl	8005c2c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80018ce:	f7ff fa11 	bl	8000cf4 <main>

080018d2 <LoopForever>:

LoopForever:
    b LoopForever
 80018d2:	e7fe      	b.n	80018d2 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80018d4:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 80018d8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80018dc:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 80018e0:	08009bf4 	.word	0x08009bf4
  ldr r2, =_sbss
 80018e4:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 80018e8:	200004bc 	.word	0x200004bc

080018ec <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80018ec:	e7fe      	b.n	80018ec <ADC1_2_IRQHandler>
	...

080018f0 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80018f4:	4b08      	ldr	r3, [pc, #32]	@ (8001918 <HAL_Init+0x28>)
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	4a07      	ldr	r2, [pc, #28]	@ (8001918 <HAL_Init+0x28>)
 80018fa:	f043 0310 	orr.w	r3, r3, #16
 80018fe:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001900:	2003      	movs	r0, #3
 8001902:	f000 f931 	bl	8001b68 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001906:	200f      	movs	r0, #15
 8001908:	f000 f808 	bl	800191c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800190c:	f7ff fe14 	bl	8001538 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001910:	2300      	movs	r3, #0
}
 8001912:	4618      	mov	r0, r3
 8001914:	bd80      	pop	{r7, pc}
 8001916:	bf00      	nop
 8001918:	40022000 	.word	0x40022000

0800191c <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800191c:	b580      	push	{r7, lr}
 800191e:	b082      	sub	sp, #8
 8001920:	af00      	add	r7, sp, #0
 8001922:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001924:	4b12      	ldr	r3, [pc, #72]	@ (8001970 <HAL_InitTick+0x54>)
 8001926:	681a      	ldr	r2, [r3, #0]
 8001928:	4b12      	ldr	r3, [pc, #72]	@ (8001974 <HAL_InitTick+0x58>)
 800192a:	781b      	ldrb	r3, [r3, #0]
 800192c:	4619      	mov	r1, r3
 800192e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001932:	fbb3 f3f1 	udiv	r3, r3, r1
 8001936:	fbb2 f3f3 	udiv	r3, r2, r3
 800193a:	4618      	mov	r0, r3
 800193c:	f000 f93b 	bl	8001bb6 <HAL_SYSTICK_Config>
 8001940:	4603      	mov	r3, r0
 8001942:	2b00      	cmp	r3, #0
 8001944:	d001      	beq.n	800194a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001946:	2301      	movs	r3, #1
 8001948:	e00e      	b.n	8001968 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	2b0f      	cmp	r3, #15
 800194e:	d80a      	bhi.n	8001966 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001950:	2200      	movs	r2, #0
 8001952:	6879      	ldr	r1, [r7, #4]
 8001954:	f04f 30ff 	mov.w	r0, #4294967295
 8001958:	f000 f911 	bl	8001b7e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800195c:	4a06      	ldr	r2, [pc, #24]	@ (8001978 <HAL_InitTick+0x5c>)
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8001962:	2300      	movs	r3, #0
 8001964:	e000      	b.n	8001968 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001966:	2301      	movs	r3, #1
}
 8001968:	4618      	mov	r0, r3
 800196a:	3708      	adds	r7, #8
 800196c:	46bd      	mov	sp, r7
 800196e:	bd80      	pop	{r7, pc}
 8001970:	20000000 	.word	0x20000000
 8001974:	20000008 	.word	0x20000008
 8001978:	20000004 	.word	0x20000004

0800197c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800197c:	b480      	push	{r7}
 800197e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001980:	4b06      	ldr	r3, [pc, #24]	@ (800199c <HAL_IncTick+0x20>)
 8001982:	781b      	ldrb	r3, [r3, #0]
 8001984:	461a      	mov	r2, r3
 8001986:	4b06      	ldr	r3, [pc, #24]	@ (80019a0 <HAL_IncTick+0x24>)
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	4413      	add	r3, r2
 800198c:	4a04      	ldr	r2, [pc, #16]	@ (80019a0 <HAL_IncTick+0x24>)
 800198e:	6013      	str	r3, [r2, #0]
}
 8001990:	bf00      	nop
 8001992:	46bd      	mov	sp, r7
 8001994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001998:	4770      	bx	lr
 800199a:	bf00      	nop
 800199c:	20000008 	.word	0x20000008
 80019a0:	2000036c 	.word	0x2000036c

080019a4 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80019a4:	b480      	push	{r7}
 80019a6:	af00      	add	r7, sp, #0
  return uwTick;  
 80019a8:	4b03      	ldr	r3, [pc, #12]	@ (80019b8 <HAL_GetTick+0x14>)
 80019aa:	681b      	ldr	r3, [r3, #0]
}
 80019ac:	4618      	mov	r0, r3
 80019ae:	46bd      	mov	sp, r7
 80019b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b4:	4770      	bx	lr
 80019b6:	bf00      	nop
 80019b8:	2000036c 	.word	0x2000036c

080019bc <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b084      	sub	sp, #16
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80019c4:	f7ff ffee 	bl	80019a4 <HAL_GetTick>
 80019c8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80019ce:	68fb      	ldr	r3, [r7, #12]
 80019d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80019d4:	d005      	beq.n	80019e2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80019d6:	4b0a      	ldr	r3, [pc, #40]	@ (8001a00 <HAL_Delay+0x44>)
 80019d8:	781b      	ldrb	r3, [r3, #0]
 80019da:	461a      	mov	r2, r3
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	4413      	add	r3, r2
 80019e0:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80019e2:	bf00      	nop
 80019e4:	f7ff ffde 	bl	80019a4 <HAL_GetTick>
 80019e8:	4602      	mov	r2, r0
 80019ea:	68bb      	ldr	r3, [r7, #8]
 80019ec:	1ad3      	subs	r3, r2, r3
 80019ee:	68fa      	ldr	r2, [r7, #12]
 80019f0:	429a      	cmp	r2, r3
 80019f2:	d8f7      	bhi.n	80019e4 <HAL_Delay+0x28>
  {
  }
}
 80019f4:	bf00      	nop
 80019f6:	bf00      	nop
 80019f8:	3710      	adds	r7, #16
 80019fa:	46bd      	mov	sp, r7
 80019fc:	bd80      	pop	{r7, pc}
 80019fe:	bf00      	nop
 8001a00:	20000008 	.word	0x20000008

08001a04 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a04:	b480      	push	{r7}
 8001a06:	b085      	sub	sp, #20
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	f003 0307 	and.w	r3, r3, #7
 8001a12:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a14:	4b0c      	ldr	r3, [pc, #48]	@ (8001a48 <__NVIC_SetPriorityGrouping+0x44>)
 8001a16:	68db      	ldr	r3, [r3, #12]
 8001a18:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a1a:	68ba      	ldr	r2, [r7, #8]
 8001a1c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001a20:	4013      	ands	r3, r2
 8001a22:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a28:	68bb      	ldr	r3, [r7, #8]
 8001a2a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001a2c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001a30:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001a34:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001a36:	4a04      	ldr	r2, [pc, #16]	@ (8001a48 <__NVIC_SetPriorityGrouping+0x44>)
 8001a38:	68bb      	ldr	r3, [r7, #8]
 8001a3a:	60d3      	str	r3, [r2, #12]
}
 8001a3c:	bf00      	nop
 8001a3e:	3714      	adds	r7, #20
 8001a40:	46bd      	mov	sp, r7
 8001a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a46:	4770      	bx	lr
 8001a48:	e000ed00 	.word	0xe000ed00

08001a4c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001a4c:	b480      	push	{r7}
 8001a4e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a50:	4b04      	ldr	r3, [pc, #16]	@ (8001a64 <__NVIC_GetPriorityGrouping+0x18>)
 8001a52:	68db      	ldr	r3, [r3, #12]
 8001a54:	0a1b      	lsrs	r3, r3, #8
 8001a56:	f003 0307 	and.w	r3, r3, #7
}
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a62:	4770      	bx	lr
 8001a64:	e000ed00 	.word	0xe000ed00

08001a68 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a68:	b480      	push	{r7}
 8001a6a:	b083      	sub	sp, #12
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	4603      	mov	r3, r0
 8001a70:	6039      	str	r1, [r7, #0]
 8001a72:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	db0a      	blt.n	8001a92 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a7c:	683b      	ldr	r3, [r7, #0]
 8001a7e:	b2da      	uxtb	r2, r3
 8001a80:	490c      	ldr	r1, [pc, #48]	@ (8001ab4 <__NVIC_SetPriority+0x4c>)
 8001a82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a86:	0112      	lsls	r2, r2, #4
 8001a88:	b2d2      	uxtb	r2, r2
 8001a8a:	440b      	add	r3, r1
 8001a8c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a90:	e00a      	b.n	8001aa8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a92:	683b      	ldr	r3, [r7, #0]
 8001a94:	b2da      	uxtb	r2, r3
 8001a96:	4908      	ldr	r1, [pc, #32]	@ (8001ab8 <__NVIC_SetPriority+0x50>)
 8001a98:	79fb      	ldrb	r3, [r7, #7]
 8001a9a:	f003 030f 	and.w	r3, r3, #15
 8001a9e:	3b04      	subs	r3, #4
 8001aa0:	0112      	lsls	r2, r2, #4
 8001aa2:	b2d2      	uxtb	r2, r2
 8001aa4:	440b      	add	r3, r1
 8001aa6:	761a      	strb	r2, [r3, #24]
}
 8001aa8:	bf00      	nop
 8001aaa:	370c      	adds	r7, #12
 8001aac:	46bd      	mov	sp, r7
 8001aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab2:	4770      	bx	lr
 8001ab4:	e000e100 	.word	0xe000e100
 8001ab8:	e000ed00 	.word	0xe000ed00

08001abc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001abc:	b480      	push	{r7}
 8001abe:	b089      	sub	sp, #36	@ 0x24
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	60f8      	str	r0, [r7, #12]
 8001ac4:	60b9      	str	r1, [r7, #8]
 8001ac6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ac8:	68fb      	ldr	r3, [r7, #12]
 8001aca:	f003 0307 	and.w	r3, r3, #7
 8001ace:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ad0:	69fb      	ldr	r3, [r7, #28]
 8001ad2:	f1c3 0307 	rsb	r3, r3, #7
 8001ad6:	2b04      	cmp	r3, #4
 8001ad8:	bf28      	it	cs
 8001ada:	2304      	movcs	r3, #4
 8001adc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ade:	69fb      	ldr	r3, [r7, #28]
 8001ae0:	3304      	adds	r3, #4
 8001ae2:	2b06      	cmp	r3, #6
 8001ae4:	d902      	bls.n	8001aec <NVIC_EncodePriority+0x30>
 8001ae6:	69fb      	ldr	r3, [r7, #28]
 8001ae8:	3b03      	subs	r3, #3
 8001aea:	e000      	b.n	8001aee <NVIC_EncodePriority+0x32>
 8001aec:	2300      	movs	r3, #0
 8001aee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001af0:	f04f 32ff 	mov.w	r2, #4294967295
 8001af4:	69bb      	ldr	r3, [r7, #24]
 8001af6:	fa02 f303 	lsl.w	r3, r2, r3
 8001afa:	43da      	mvns	r2, r3
 8001afc:	68bb      	ldr	r3, [r7, #8]
 8001afe:	401a      	ands	r2, r3
 8001b00:	697b      	ldr	r3, [r7, #20]
 8001b02:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001b04:	f04f 31ff 	mov.w	r1, #4294967295
 8001b08:	697b      	ldr	r3, [r7, #20]
 8001b0a:	fa01 f303 	lsl.w	r3, r1, r3
 8001b0e:	43d9      	mvns	r1, r3
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b14:	4313      	orrs	r3, r2
         );
}
 8001b16:	4618      	mov	r0, r3
 8001b18:	3724      	adds	r7, #36	@ 0x24
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b20:	4770      	bx	lr
	...

08001b24 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	b082      	sub	sp, #8
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	3b01      	subs	r3, #1
 8001b30:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001b34:	d301      	bcc.n	8001b3a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001b36:	2301      	movs	r3, #1
 8001b38:	e00f      	b.n	8001b5a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001b3a:	4a0a      	ldr	r2, [pc, #40]	@ (8001b64 <SysTick_Config+0x40>)
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	3b01      	subs	r3, #1
 8001b40:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001b42:	210f      	movs	r1, #15
 8001b44:	f04f 30ff 	mov.w	r0, #4294967295
 8001b48:	f7ff ff8e 	bl	8001a68 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001b4c:	4b05      	ldr	r3, [pc, #20]	@ (8001b64 <SysTick_Config+0x40>)
 8001b4e:	2200      	movs	r2, #0
 8001b50:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001b52:	4b04      	ldr	r3, [pc, #16]	@ (8001b64 <SysTick_Config+0x40>)
 8001b54:	2207      	movs	r2, #7
 8001b56:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001b58:	2300      	movs	r3, #0
}
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	3708      	adds	r7, #8
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	bd80      	pop	{r7, pc}
 8001b62:	bf00      	nop
 8001b64:	e000e010 	.word	0xe000e010

08001b68 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b082      	sub	sp, #8
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b70:	6878      	ldr	r0, [r7, #4]
 8001b72:	f7ff ff47 	bl	8001a04 <__NVIC_SetPriorityGrouping>
}
 8001b76:	bf00      	nop
 8001b78:	3708      	adds	r7, #8
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	bd80      	pop	{r7, pc}

08001b7e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b7e:	b580      	push	{r7, lr}
 8001b80:	b086      	sub	sp, #24
 8001b82:	af00      	add	r7, sp, #0
 8001b84:	4603      	mov	r3, r0
 8001b86:	60b9      	str	r1, [r7, #8]
 8001b88:	607a      	str	r2, [r7, #4]
 8001b8a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001b90:	f7ff ff5c 	bl	8001a4c <__NVIC_GetPriorityGrouping>
 8001b94:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b96:	687a      	ldr	r2, [r7, #4]
 8001b98:	68b9      	ldr	r1, [r7, #8]
 8001b9a:	6978      	ldr	r0, [r7, #20]
 8001b9c:	f7ff ff8e 	bl	8001abc <NVIC_EncodePriority>
 8001ba0:	4602      	mov	r2, r0
 8001ba2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ba6:	4611      	mov	r1, r2
 8001ba8:	4618      	mov	r0, r3
 8001baa:	f7ff ff5d 	bl	8001a68 <__NVIC_SetPriority>
}
 8001bae:	bf00      	nop
 8001bb0:	3718      	adds	r7, #24
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	bd80      	pop	{r7, pc}

08001bb6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001bb6:	b580      	push	{r7, lr}
 8001bb8:	b082      	sub	sp, #8
 8001bba:	af00      	add	r7, sp, #0
 8001bbc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001bbe:	6878      	ldr	r0, [r7, #4]
 8001bc0:	f7ff ffb0 	bl	8001b24 <SysTick_Config>
 8001bc4:	4603      	mov	r3, r0
}
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	3708      	adds	r7, #8
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	bd80      	pop	{r7, pc}
	...

08001bd0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001bd0:	b480      	push	{r7}
 8001bd2:	b087      	sub	sp, #28
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]
 8001bd8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001bda:	2300      	movs	r3, #0
 8001bdc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001bde:	e14e      	b.n	8001e7e <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001be0:	683b      	ldr	r3, [r7, #0]
 8001be2:	681a      	ldr	r2, [r3, #0]
 8001be4:	2101      	movs	r1, #1
 8001be6:	697b      	ldr	r3, [r7, #20]
 8001be8:	fa01 f303 	lsl.w	r3, r1, r3
 8001bec:	4013      	ands	r3, r2
 8001bee:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	f000 8140 	beq.w	8001e78 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001bf8:	683b      	ldr	r3, [r7, #0]
 8001bfa:	685b      	ldr	r3, [r3, #4]
 8001bfc:	f003 0303 	and.w	r3, r3, #3
 8001c00:	2b01      	cmp	r3, #1
 8001c02:	d005      	beq.n	8001c10 <HAL_GPIO_Init+0x40>
 8001c04:	683b      	ldr	r3, [r7, #0]
 8001c06:	685b      	ldr	r3, [r3, #4]
 8001c08:	f003 0303 	and.w	r3, r3, #3
 8001c0c:	2b02      	cmp	r3, #2
 8001c0e:	d130      	bne.n	8001c72 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	689b      	ldr	r3, [r3, #8]
 8001c14:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001c16:	697b      	ldr	r3, [r7, #20]
 8001c18:	005b      	lsls	r3, r3, #1
 8001c1a:	2203      	movs	r2, #3
 8001c1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c20:	43db      	mvns	r3, r3
 8001c22:	693a      	ldr	r2, [r7, #16]
 8001c24:	4013      	ands	r3, r2
 8001c26:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001c28:	683b      	ldr	r3, [r7, #0]
 8001c2a:	68da      	ldr	r2, [r3, #12]
 8001c2c:	697b      	ldr	r3, [r7, #20]
 8001c2e:	005b      	lsls	r3, r3, #1
 8001c30:	fa02 f303 	lsl.w	r3, r2, r3
 8001c34:	693a      	ldr	r2, [r7, #16]
 8001c36:	4313      	orrs	r3, r2
 8001c38:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	693a      	ldr	r2, [r7, #16]
 8001c3e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	685b      	ldr	r3, [r3, #4]
 8001c44:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001c46:	2201      	movs	r2, #1
 8001c48:	697b      	ldr	r3, [r7, #20]
 8001c4a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c4e:	43db      	mvns	r3, r3
 8001c50:	693a      	ldr	r2, [r7, #16]
 8001c52:	4013      	ands	r3, r2
 8001c54:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001c56:	683b      	ldr	r3, [r7, #0]
 8001c58:	685b      	ldr	r3, [r3, #4]
 8001c5a:	091b      	lsrs	r3, r3, #4
 8001c5c:	f003 0201 	and.w	r2, r3, #1
 8001c60:	697b      	ldr	r3, [r7, #20]
 8001c62:	fa02 f303 	lsl.w	r3, r2, r3
 8001c66:	693a      	ldr	r2, [r7, #16]
 8001c68:	4313      	orrs	r3, r2
 8001c6a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	693a      	ldr	r2, [r7, #16]
 8001c70:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001c72:	683b      	ldr	r3, [r7, #0]
 8001c74:	685b      	ldr	r3, [r3, #4]
 8001c76:	f003 0303 	and.w	r3, r3, #3
 8001c7a:	2b03      	cmp	r3, #3
 8001c7c:	d017      	beq.n	8001cae <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	68db      	ldr	r3, [r3, #12]
 8001c82:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001c84:	697b      	ldr	r3, [r7, #20]
 8001c86:	005b      	lsls	r3, r3, #1
 8001c88:	2203      	movs	r2, #3
 8001c8a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c8e:	43db      	mvns	r3, r3
 8001c90:	693a      	ldr	r2, [r7, #16]
 8001c92:	4013      	ands	r3, r2
 8001c94:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001c96:	683b      	ldr	r3, [r7, #0]
 8001c98:	689a      	ldr	r2, [r3, #8]
 8001c9a:	697b      	ldr	r3, [r7, #20]
 8001c9c:	005b      	lsls	r3, r3, #1
 8001c9e:	fa02 f303 	lsl.w	r3, r2, r3
 8001ca2:	693a      	ldr	r2, [r7, #16]
 8001ca4:	4313      	orrs	r3, r2
 8001ca6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	693a      	ldr	r2, [r7, #16]
 8001cac:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001cae:	683b      	ldr	r3, [r7, #0]
 8001cb0:	685b      	ldr	r3, [r3, #4]
 8001cb2:	f003 0303 	and.w	r3, r3, #3
 8001cb6:	2b02      	cmp	r3, #2
 8001cb8:	d123      	bne.n	8001d02 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001cba:	697b      	ldr	r3, [r7, #20]
 8001cbc:	08da      	lsrs	r2, r3, #3
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	3208      	adds	r2, #8
 8001cc2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001cc6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001cc8:	697b      	ldr	r3, [r7, #20]
 8001cca:	f003 0307 	and.w	r3, r3, #7
 8001cce:	009b      	lsls	r3, r3, #2
 8001cd0:	220f      	movs	r2, #15
 8001cd2:	fa02 f303 	lsl.w	r3, r2, r3
 8001cd6:	43db      	mvns	r3, r3
 8001cd8:	693a      	ldr	r2, [r7, #16]
 8001cda:	4013      	ands	r3, r2
 8001cdc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001cde:	683b      	ldr	r3, [r7, #0]
 8001ce0:	691a      	ldr	r2, [r3, #16]
 8001ce2:	697b      	ldr	r3, [r7, #20]
 8001ce4:	f003 0307 	and.w	r3, r3, #7
 8001ce8:	009b      	lsls	r3, r3, #2
 8001cea:	fa02 f303 	lsl.w	r3, r2, r3
 8001cee:	693a      	ldr	r2, [r7, #16]
 8001cf0:	4313      	orrs	r3, r2
 8001cf2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001cf4:	697b      	ldr	r3, [r7, #20]
 8001cf6:	08da      	lsrs	r2, r3, #3
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	3208      	adds	r2, #8
 8001cfc:	6939      	ldr	r1, [r7, #16]
 8001cfe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001d08:	697b      	ldr	r3, [r7, #20]
 8001d0a:	005b      	lsls	r3, r3, #1
 8001d0c:	2203      	movs	r2, #3
 8001d0e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d12:	43db      	mvns	r3, r3
 8001d14:	693a      	ldr	r2, [r7, #16]
 8001d16:	4013      	ands	r3, r2
 8001d18:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001d1a:	683b      	ldr	r3, [r7, #0]
 8001d1c:	685b      	ldr	r3, [r3, #4]
 8001d1e:	f003 0203 	and.w	r2, r3, #3
 8001d22:	697b      	ldr	r3, [r7, #20]
 8001d24:	005b      	lsls	r3, r3, #1
 8001d26:	fa02 f303 	lsl.w	r3, r2, r3
 8001d2a:	693a      	ldr	r2, [r7, #16]
 8001d2c:	4313      	orrs	r3, r2
 8001d2e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	693a      	ldr	r2, [r7, #16]
 8001d34:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001d36:	683b      	ldr	r3, [r7, #0]
 8001d38:	685b      	ldr	r3, [r3, #4]
 8001d3a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	f000 809a 	beq.w	8001e78 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d44:	4b55      	ldr	r3, [pc, #340]	@ (8001e9c <HAL_GPIO_Init+0x2cc>)
 8001d46:	699b      	ldr	r3, [r3, #24]
 8001d48:	4a54      	ldr	r2, [pc, #336]	@ (8001e9c <HAL_GPIO_Init+0x2cc>)
 8001d4a:	f043 0301 	orr.w	r3, r3, #1
 8001d4e:	6193      	str	r3, [r2, #24]
 8001d50:	4b52      	ldr	r3, [pc, #328]	@ (8001e9c <HAL_GPIO_Init+0x2cc>)
 8001d52:	699b      	ldr	r3, [r3, #24]
 8001d54:	f003 0301 	and.w	r3, r3, #1
 8001d58:	60bb      	str	r3, [r7, #8]
 8001d5a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001d5c:	4a50      	ldr	r2, [pc, #320]	@ (8001ea0 <HAL_GPIO_Init+0x2d0>)
 8001d5e:	697b      	ldr	r3, [r7, #20]
 8001d60:	089b      	lsrs	r3, r3, #2
 8001d62:	3302      	adds	r3, #2
 8001d64:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d68:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001d6a:	697b      	ldr	r3, [r7, #20]
 8001d6c:	f003 0303 	and.w	r3, r3, #3
 8001d70:	009b      	lsls	r3, r3, #2
 8001d72:	220f      	movs	r2, #15
 8001d74:	fa02 f303 	lsl.w	r3, r2, r3
 8001d78:	43db      	mvns	r3, r3
 8001d7a:	693a      	ldr	r2, [r7, #16]
 8001d7c:	4013      	ands	r3, r2
 8001d7e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001d86:	d013      	beq.n	8001db0 <HAL_GPIO_Init+0x1e0>
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	4a46      	ldr	r2, [pc, #280]	@ (8001ea4 <HAL_GPIO_Init+0x2d4>)
 8001d8c:	4293      	cmp	r3, r2
 8001d8e:	d00d      	beq.n	8001dac <HAL_GPIO_Init+0x1dc>
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	4a45      	ldr	r2, [pc, #276]	@ (8001ea8 <HAL_GPIO_Init+0x2d8>)
 8001d94:	4293      	cmp	r3, r2
 8001d96:	d007      	beq.n	8001da8 <HAL_GPIO_Init+0x1d8>
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	4a44      	ldr	r2, [pc, #272]	@ (8001eac <HAL_GPIO_Init+0x2dc>)
 8001d9c:	4293      	cmp	r3, r2
 8001d9e:	d101      	bne.n	8001da4 <HAL_GPIO_Init+0x1d4>
 8001da0:	2303      	movs	r3, #3
 8001da2:	e006      	b.n	8001db2 <HAL_GPIO_Init+0x1e2>
 8001da4:	2305      	movs	r3, #5
 8001da6:	e004      	b.n	8001db2 <HAL_GPIO_Init+0x1e2>
 8001da8:	2302      	movs	r3, #2
 8001daa:	e002      	b.n	8001db2 <HAL_GPIO_Init+0x1e2>
 8001dac:	2301      	movs	r3, #1
 8001dae:	e000      	b.n	8001db2 <HAL_GPIO_Init+0x1e2>
 8001db0:	2300      	movs	r3, #0
 8001db2:	697a      	ldr	r2, [r7, #20]
 8001db4:	f002 0203 	and.w	r2, r2, #3
 8001db8:	0092      	lsls	r2, r2, #2
 8001dba:	4093      	lsls	r3, r2
 8001dbc:	693a      	ldr	r2, [r7, #16]
 8001dbe:	4313      	orrs	r3, r2
 8001dc0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001dc2:	4937      	ldr	r1, [pc, #220]	@ (8001ea0 <HAL_GPIO_Init+0x2d0>)
 8001dc4:	697b      	ldr	r3, [r7, #20]
 8001dc6:	089b      	lsrs	r3, r3, #2
 8001dc8:	3302      	adds	r3, #2
 8001dca:	693a      	ldr	r2, [r7, #16]
 8001dcc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001dd0:	4b37      	ldr	r3, [pc, #220]	@ (8001eb0 <HAL_GPIO_Init+0x2e0>)
 8001dd2:	689b      	ldr	r3, [r3, #8]
 8001dd4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	43db      	mvns	r3, r3
 8001dda:	693a      	ldr	r2, [r7, #16]
 8001ddc:	4013      	ands	r3, r2
 8001dde:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001de0:	683b      	ldr	r3, [r7, #0]
 8001de2:	685b      	ldr	r3, [r3, #4]
 8001de4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d003      	beq.n	8001df4 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8001dec:	693a      	ldr	r2, [r7, #16]
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	4313      	orrs	r3, r2
 8001df2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001df4:	4a2e      	ldr	r2, [pc, #184]	@ (8001eb0 <HAL_GPIO_Init+0x2e0>)
 8001df6:	693b      	ldr	r3, [r7, #16]
 8001df8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001dfa:	4b2d      	ldr	r3, [pc, #180]	@ (8001eb0 <HAL_GPIO_Init+0x2e0>)
 8001dfc:	68db      	ldr	r3, [r3, #12]
 8001dfe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	43db      	mvns	r3, r3
 8001e04:	693a      	ldr	r2, [r7, #16]
 8001e06:	4013      	ands	r3, r2
 8001e08:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001e0a:	683b      	ldr	r3, [r7, #0]
 8001e0c:	685b      	ldr	r3, [r3, #4]
 8001e0e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d003      	beq.n	8001e1e <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8001e16:	693a      	ldr	r2, [r7, #16]
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	4313      	orrs	r3, r2
 8001e1c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001e1e:	4a24      	ldr	r2, [pc, #144]	@ (8001eb0 <HAL_GPIO_Init+0x2e0>)
 8001e20:	693b      	ldr	r3, [r7, #16]
 8001e22:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001e24:	4b22      	ldr	r3, [pc, #136]	@ (8001eb0 <HAL_GPIO_Init+0x2e0>)
 8001e26:	685b      	ldr	r3, [r3, #4]
 8001e28:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	43db      	mvns	r3, r3
 8001e2e:	693a      	ldr	r2, [r7, #16]
 8001e30:	4013      	ands	r3, r2
 8001e32:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001e34:	683b      	ldr	r3, [r7, #0]
 8001e36:	685b      	ldr	r3, [r3, #4]
 8001e38:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d003      	beq.n	8001e48 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8001e40:	693a      	ldr	r2, [r7, #16]
 8001e42:	68fb      	ldr	r3, [r7, #12]
 8001e44:	4313      	orrs	r3, r2
 8001e46:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001e48:	4a19      	ldr	r2, [pc, #100]	@ (8001eb0 <HAL_GPIO_Init+0x2e0>)
 8001e4a:	693b      	ldr	r3, [r7, #16]
 8001e4c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001e4e:	4b18      	ldr	r3, [pc, #96]	@ (8001eb0 <HAL_GPIO_Init+0x2e0>)
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	43db      	mvns	r3, r3
 8001e58:	693a      	ldr	r2, [r7, #16]
 8001e5a:	4013      	ands	r3, r2
 8001e5c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001e5e:	683b      	ldr	r3, [r7, #0]
 8001e60:	685b      	ldr	r3, [r3, #4]
 8001e62:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d003      	beq.n	8001e72 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8001e6a:	693a      	ldr	r2, [r7, #16]
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	4313      	orrs	r3, r2
 8001e70:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001e72:	4a0f      	ldr	r2, [pc, #60]	@ (8001eb0 <HAL_GPIO_Init+0x2e0>)
 8001e74:	693b      	ldr	r3, [r7, #16]
 8001e76:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001e78:	697b      	ldr	r3, [r7, #20]
 8001e7a:	3301      	adds	r3, #1
 8001e7c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e7e:	683b      	ldr	r3, [r7, #0]
 8001e80:	681a      	ldr	r2, [r3, #0]
 8001e82:	697b      	ldr	r3, [r7, #20]
 8001e84:	fa22 f303 	lsr.w	r3, r2, r3
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	f47f aea9 	bne.w	8001be0 <HAL_GPIO_Init+0x10>
  }
}
 8001e8e:	bf00      	nop
 8001e90:	bf00      	nop
 8001e92:	371c      	adds	r7, #28
 8001e94:	46bd      	mov	sp, r7
 8001e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9a:	4770      	bx	lr
 8001e9c:	40021000 	.word	0x40021000
 8001ea0:	40010000 	.word	0x40010000
 8001ea4:	48000400 	.word	0x48000400
 8001ea8:	48000800 	.word	0x48000800
 8001eac:	48000c00 	.word	0x48000c00
 8001eb0:	40010400 	.word	0x40010400

08001eb4 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001eb4:	b480      	push	{r7}
 8001eb6:	b085      	sub	sp, #20
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]
 8001ebc:	460b      	mov	r3, r1
 8001ebe:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	695b      	ldr	r3, [r3, #20]
 8001ec4:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001ec6:	887a      	ldrh	r2, [r7, #2]
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	4013      	ands	r3, r2
 8001ecc:	041a      	lsls	r2, r3, #16
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	43d9      	mvns	r1, r3
 8001ed2:	887b      	ldrh	r3, [r7, #2]
 8001ed4:	400b      	ands	r3, r1
 8001ed6:	431a      	orrs	r2, r3
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	619a      	str	r2, [r3, #24]
}
 8001edc:	bf00      	nop
 8001ede:	3714      	adds	r7, #20
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee6:	4770      	bx	lr

08001ee8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	b082      	sub	sp, #8
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d101      	bne.n	8001efa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001ef6:	2301      	movs	r3, #1
 8001ef8:	e08d      	b.n	8002016 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001f00:	b2db      	uxtb	r3, r3
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d106      	bne.n	8001f14 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	2200      	movs	r2, #0
 8001f0a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001f0e:	6878      	ldr	r0, [r7, #4]
 8001f10:	f7ff fb36 	bl	8001580 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	2224      	movs	r2, #36	@ 0x24
 8001f18:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	681a      	ldr	r2, [r3, #0]
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	f022 0201 	bic.w	r2, r2, #1
 8001f2a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	685a      	ldr	r2, [r3, #4]
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001f38:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	689a      	ldr	r2, [r3, #8]
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001f48:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	68db      	ldr	r3, [r3, #12]
 8001f4e:	2b01      	cmp	r3, #1
 8001f50:	d107      	bne.n	8001f62 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	689a      	ldr	r2, [r3, #8]
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001f5e:	609a      	str	r2, [r3, #8]
 8001f60:	e006      	b.n	8001f70 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	689a      	ldr	r2, [r3, #8]
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8001f6e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	68db      	ldr	r3, [r3, #12]
 8001f74:	2b02      	cmp	r3, #2
 8001f76:	d108      	bne.n	8001f8a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	685a      	ldr	r2, [r3, #4]
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001f86:	605a      	str	r2, [r3, #4]
 8001f88:	e007      	b.n	8001f9a <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	685a      	ldr	r2, [r3, #4]
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001f98:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	685b      	ldr	r3, [r3, #4]
 8001fa0:	687a      	ldr	r2, [r7, #4]
 8001fa2:	6812      	ldr	r2, [r2, #0]
 8001fa4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001fa8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001fac:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	68da      	ldr	r2, [r3, #12]
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001fbc:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	691a      	ldr	r2, [r3, #16]
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	695b      	ldr	r3, [r3, #20]
 8001fc6:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	699b      	ldr	r3, [r3, #24]
 8001fce:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	430a      	orrs	r2, r1
 8001fd6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	69d9      	ldr	r1, [r3, #28]
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	6a1a      	ldr	r2, [r3, #32]
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	430a      	orrs	r2, r1
 8001fe6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	681a      	ldr	r2, [r3, #0]
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	f042 0201 	orr.w	r2, r2, #1
 8001ff6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	2200      	movs	r2, #0
 8001ffc:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	2220      	movs	r2, #32
 8002002:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	2200      	movs	r2, #0
 800200a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	2200      	movs	r2, #0
 8002010:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8002014:	2300      	movs	r3, #0
}
 8002016:	4618      	mov	r0, r3
 8002018:	3708      	adds	r7, #8
 800201a:	46bd      	mov	sp, r7
 800201c:	bd80      	pop	{r7, pc}
	...

08002020 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	b088      	sub	sp, #32
 8002024:	af02      	add	r7, sp, #8
 8002026:	60f8      	str	r0, [r7, #12]
 8002028:	607a      	str	r2, [r7, #4]
 800202a:	461a      	mov	r2, r3
 800202c:	460b      	mov	r3, r1
 800202e:	817b      	strh	r3, [r7, #10]
 8002030:	4613      	mov	r3, r2
 8002032:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800203a:	b2db      	uxtb	r3, r3
 800203c:	2b20      	cmp	r3, #32
 800203e:	f040 80fd 	bne.w	800223c <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002048:	2b01      	cmp	r3, #1
 800204a:	d101      	bne.n	8002050 <HAL_I2C_Master_Transmit+0x30>
 800204c:	2302      	movs	r3, #2
 800204e:	e0f6      	b.n	800223e <HAL_I2C_Master_Transmit+0x21e>
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	2201      	movs	r2, #1
 8002054:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002058:	f7ff fca4 	bl	80019a4 <HAL_GetTick>
 800205c:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800205e:	693b      	ldr	r3, [r7, #16]
 8002060:	9300      	str	r3, [sp, #0]
 8002062:	2319      	movs	r3, #25
 8002064:	2201      	movs	r2, #1
 8002066:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800206a:	68f8      	ldr	r0, [r7, #12]
 800206c:	f000 fb72 	bl	8002754 <I2C_WaitOnFlagUntilTimeout>
 8002070:	4603      	mov	r3, r0
 8002072:	2b00      	cmp	r3, #0
 8002074:	d001      	beq.n	800207a <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8002076:	2301      	movs	r3, #1
 8002078:	e0e1      	b.n	800223e <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	2221      	movs	r2, #33	@ 0x21
 800207e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	2210      	movs	r2, #16
 8002086:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	2200      	movs	r2, #0
 800208e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	687a      	ldr	r2, [r7, #4]
 8002094:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	893a      	ldrh	r2, [r7, #8]
 800209a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	2200      	movs	r2, #0
 80020a0:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80020a6:	b29b      	uxth	r3, r3
 80020a8:	2bff      	cmp	r3, #255	@ 0xff
 80020aa:	d906      	bls.n	80020ba <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	22ff      	movs	r2, #255	@ 0xff
 80020b0:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 80020b2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80020b6:	617b      	str	r3, [r7, #20]
 80020b8:	e007      	b.n	80020ca <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80020be:	b29a      	uxth	r2, r3
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 80020c4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80020c8:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d024      	beq.n	800211c <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020d6:	781a      	ldrb	r2, [r3, #0]
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020e2:	1c5a      	adds	r2, r3, #1
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80020ec:	b29b      	uxth	r3, r3
 80020ee:	3b01      	subs	r3, #1
 80020f0:	b29a      	uxth	r2, r3
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80020fa:	3b01      	subs	r3, #1
 80020fc:	b29a      	uxth	r2, r3
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002106:	b2db      	uxtb	r3, r3
 8002108:	3301      	adds	r3, #1
 800210a:	b2da      	uxtb	r2, r3
 800210c:	8979      	ldrh	r1, [r7, #10]
 800210e:	4b4e      	ldr	r3, [pc, #312]	@ (8002248 <HAL_I2C_Master_Transmit+0x228>)
 8002110:	9300      	str	r3, [sp, #0]
 8002112:	697b      	ldr	r3, [r7, #20]
 8002114:	68f8      	ldr	r0, [r7, #12]
 8002116:	f000 fd6d 	bl	8002bf4 <I2C_TransferConfig>
 800211a:	e066      	b.n	80021ea <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002120:	b2da      	uxtb	r2, r3
 8002122:	8979      	ldrh	r1, [r7, #10]
 8002124:	4b48      	ldr	r3, [pc, #288]	@ (8002248 <HAL_I2C_Master_Transmit+0x228>)
 8002126:	9300      	str	r3, [sp, #0]
 8002128:	697b      	ldr	r3, [r7, #20]
 800212a:	68f8      	ldr	r0, [r7, #12]
 800212c:	f000 fd62 	bl	8002bf4 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8002130:	e05b      	b.n	80021ea <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002132:	693a      	ldr	r2, [r7, #16]
 8002134:	6a39      	ldr	r1, [r7, #32]
 8002136:	68f8      	ldr	r0, [r7, #12]
 8002138:	f000 fb65 	bl	8002806 <I2C_WaitOnTXISFlagUntilTimeout>
 800213c:	4603      	mov	r3, r0
 800213e:	2b00      	cmp	r3, #0
 8002140:	d001      	beq.n	8002146 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8002142:	2301      	movs	r3, #1
 8002144:	e07b      	b.n	800223e <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800214a:	781a      	ldrb	r2, [r3, #0]
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002156:	1c5a      	adds	r2, r3, #1
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002160:	b29b      	uxth	r3, r3
 8002162:	3b01      	subs	r3, #1
 8002164:	b29a      	uxth	r2, r3
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800216e:	3b01      	subs	r3, #1
 8002170:	b29a      	uxth	r2, r3
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800217a:	b29b      	uxth	r3, r3
 800217c:	2b00      	cmp	r3, #0
 800217e:	d034      	beq.n	80021ea <HAL_I2C_Master_Transmit+0x1ca>
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002184:	2b00      	cmp	r3, #0
 8002186:	d130      	bne.n	80021ea <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002188:	693b      	ldr	r3, [r7, #16]
 800218a:	9300      	str	r3, [sp, #0]
 800218c:	6a3b      	ldr	r3, [r7, #32]
 800218e:	2200      	movs	r2, #0
 8002190:	2180      	movs	r1, #128	@ 0x80
 8002192:	68f8      	ldr	r0, [r7, #12]
 8002194:	f000 fade 	bl	8002754 <I2C_WaitOnFlagUntilTimeout>
 8002198:	4603      	mov	r3, r0
 800219a:	2b00      	cmp	r3, #0
 800219c:	d001      	beq.n	80021a2 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 800219e:	2301      	movs	r3, #1
 80021a0:	e04d      	b.n	800223e <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80021a6:	b29b      	uxth	r3, r3
 80021a8:	2bff      	cmp	r3, #255	@ 0xff
 80021aa:	d90e      	bls.n	80021ca <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	22ff      	movs	r2, #255	@ 0xff
 80021b0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80021b6:	b2da      	uxtb	r2, r3
 80021b8:	8979      	ldrh	r1, [r7, #10]
 80021ba:	2300      	movs	r3, #0
 80021bc:	9300      	str	r3, [sp, #0]
 80021be:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80021c2:	68f8      	ldr	r0, [r7, #12]
 80021c4:	f000 fd16 	bl	8002bf4 <I2C_TransferConfig>
 80021c8:	e00f      	b.n	80021ea <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80021ce:	b29a      	uxth	r2, r3
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80021d8:	b2da      	uxtb	r2, r3
 80021da:	8979      	ldrh	r1, [r7, #10]
 80021dc:	2300      	movs	r3, #0
 80021de:	9300      	str	r3, [sp, #0]
 80021e0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80021e4:	68f8      	ldr	r0, [r7, #12]
 80021e6:	f000 fd05 	bl	8002bf4 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80021ee:	b29b      	uxth	r3, r3
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d19e      	bne.n	8002132 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80021f4:	693a      	ldr	r2, [r7, #16]
 80021f6:	6a39      	ldr	r1, [r7, #32]
 80021f8:	68f8      	ldr	r0, [r7, #12]
 80021fa:	f000 fb4b 	bl	8002894 <I2C_WaitOnSTOPFlagUntilTimeout>
 80021fe:	4603      	mov	r3, r0
 8002200:	2b00      	cmp	r3, #0
 8002202:	d001      	beq.n	8002208 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8002204:	2301      	movs	r3, #1
 8002206:	e01a      	b.n	800223e <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	2220      	movs	r2, #32
 800220e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	6859      	ldr	r1, [r3, #4]
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	681a      	ldr	r2, [r3, #0]
 800221a:	4b0c      	ldr	r3, [pc, #48]	@ (800224c <HAL_I2C_Master_Transmit+0x22c>)
 800221c:	400b      	ands	r3, r1
 800221e:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	2220      	movs	r2, #32
 8002224:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	2200      	movs	r2, #0
 800222c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	2200      	movs	r2, #0
 8002234:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002238:	2300      	movs	r3, #0
 800223a:	e000      	b.n	800223e <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 800223c:	2302      	movs	r3, #2
  }
}
 800223e:	4618      	mov	r0, r3
 8002240:	3718      	adds	r7, #24
 8002242:	46bd      	mov	sp, r7
 8002244:	bd80      	pop	{r7, pc}
 8002246:	bf00      	nop
 8002248:	80002000 	.word	0x80002000
 800224c:	fe00e800 	.word	0xfe00e800

08002250 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	b088      	sub	sp, #32
 8002254:	af02      	add	r7, sp, #8
 8002256:	60f8      	str	r0, [r7, #12]
 8002258:	607a      	str	r2, [r7, #4]
 800225a:	461a      	mov	r2, r3
 800225c:	460b      	mov	r3, r1
 800225e:	817b      	strh	r3, [r7, #10]
 8002260:	4613      	mov	r3, r2
 8002262:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800226a:	b2db      	uxtb	r3, r3
 800226c:	2b20      	cmp	r3, #32
 800226e:	f040 80db 	bne.w	8002428 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002278:	2b01      	cmp	r3, #1
 800227a:	d101      	bne.n	8002280 <HAL_I2C_Master_Receive+0x30>
 800227c:	2302      	movs	r3, #2
 800227e:	e0d4      	b.n	800242a <HAL_I2C_Master_Receive+0x1da>
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	2201      	movs	r2, #1
 8002284:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002288:	f7ff fb8c 	bl	80019a4 <HAL_GetTick>
 800228c:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800228e:	697b      	ldr	r3, [r7, #20]
 8002290:	9300      	str	r3, [sp, #0]
 8002292:	2319      	movs	r3, #25
 8002294:	2201      	movs	r2, #1
 8002296:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800229a:	68f8      	ldr	r0, [r7, #12]
 800229c:	f000 fa5a 	bl	8002754 <I2C_WaitOnFlagUntilTimeout>
 80022a0:	4603      	mov	r3, r0
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d001      	beq.n	80022aa <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 80022a6:	2301      	movs	r3, #1
 80022a8:	e0bf      	b.n	800242a <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	2222      	movs	r2, #34	@ 0x22
 80022ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	2210      	movs	r2, #16
 80022b6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	2200      	movs	r2, #0
 80022be:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	687a      	ldr	r2, [r7, #4]
 80022c4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	893a      	ldrh	r2, [r7, #8]
 80022ca:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	2200      	movs	r2, #0
 80022d0:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80022d6:	b29b      	uxth	r3, r3
 80022d8:	2bff      	cmp	r3, #255	@ 0xff
 80022da:	d90e      	bls.n	80022fa <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = 1U;
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	2201      	movs	r2, #1
 80022e0:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80022e6:	b2da      	uxtb	r2, r3
 80022e8:	8979      	ldrh	r1, [r7, #10]
 80022ea:	4b52      	ldr	r3, [pc, #328]	@ (8002434 <HAL_I2C_Master_Receive+0x1e4>)
 80022ec:	9300      	str	r3, [sp, #0]
 80022ee:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80022f2:	68f8      	ldr	r0, [r7, #12]
 80022f4:	f000 fc7e 	bl	8002bf4 <I2C_TransferConfig>
 80022f8:	e06d      	b.n	80023d6 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80022fe:	b29a      	uxth	r2, r3
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002308:	b2da      	uxtb	r2, r3
 800230a:	8979      	ldrh	r1, [r7, #10]
 800230c:	4b49      	ldr	r3, [pc, #292]	@ (8002434 <HAL_I2C_Master_Receive+0x1e4>)
 800230e:	9300      	str	r3, [sp, #0]
 8002310:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002314:	68f8      	ldr	r0, [r7, #12]
 8002316:	f000 fc6d 	bl	8002bf4 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 800231a:	e05c      	b.n	80023d6 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800231c:	697a      	ldr	r2, [r7, #20]
 800231e:	6a39      	ldr	r1, [r7, #32]
 8002320:	68f8      	ldr	r0, [r7, #12]
 8002322:	f000 fafb 	bl	800291c <I2C_WaitOnRXNEFlagUntilTimeout>
 8002326:	4603      	mov	r3, r0
 8002328:	2b00      	cmp	r3, #0
 800232a:	d001      	beq.n	8002330 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 800232c:	2301      	movs	r3, #1
 800232e:	e07c      	b.n	800242a <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800233a:	b2d2      	uxtb	r2, r2
 800233c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002342:	1c5a      	adds	r2, r3, #1
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800234c:	3b01      	subs	r3, #1
 800234e:	b29a      	uxth	r2, r3
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002358:	b29b      	uxth	r3, r3
 800235a:	3b01      	subs	r3, #1
 800235c:	b29a      	uxth	r2, r3
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002366:	b29b      	uxth	r3, r3
 8002368:	2b00      	cmp	r3, #0
 800236a:	d034      	beq.n	80023d6 <HAL_I2C_Master_Receive+0x186>
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002370:	2b00      	cmp	r3, #0
 8002372:	d130      	bne.n	80023d6 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002374:	697b      	ldr	r3, [r7, #20]
 8002376:	9300      	str	r3, [sp, #0]
 8002378:	6a3b      	ldr	r3, [r7, #32]
 800237a:	2200      	movs	r2, #0
 800237c:	2180      	movs	r1, #128	@ 0x80
 800237e:	68f8      	ldr	r0, [r7, #12]
 8002380:	f000 f9e8 	bl	8002754 <I2C_WaitOnFlagUntilTimeout>
 8002384:	4603      	mov	r3, r0
 8002386:	2b00      	cmp	r3, #0
 8002388:	d001      	beq.n	800238e <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 800238a:	2301      	movs	r3, #1
 800238c:	e04d      	b.n	800242a <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002392:	b29b      	uxth	r3, r3
 8002394:	2bff      	cmp	r3, #255	@ 0xff
 8002396:	d90e      	bls.n	80023b6 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	22ff      	movs	r2, #255	@ 0xff
 800239c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80023a2:	b2da      	uxtb	r2, r3
 80023a4:	8979      	ldrh	r1, [r7, #10]
 80023a6:	2300      	movs	r3, #0
 80023a8:	9300      	str	r3, [sp, #0]
 80023aa:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80023ae:	68f8      	ldr	r0, [r7, #12]
 80023b0:	f000 fc20 	bl	8002bf4 <I2C_TransferConfig>
 80023b4:	e00f      	b.n	80023d6 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80023ba:	b29a      	uxth	r2, r3
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80023c4:	b2da      	uxtb	r2, r3
 80023c6:	8979      	ldrh	r1, [r7, #10]
 80023c8:	2300      	movs	r3, #0
 80023ca:	9300      	str	r3, [sp, #0]
 80023cc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80023d0:	68f8      	ldr	r0, [r7, #12]
 80023d2:	f000 fc0f 	bl	8002bf4 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80023da:	b29b      	uxth	r3, r3
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d19d      	bne.n	800231c <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80023e0:	697a      	ldr	r2, [r7, #20]
 80023e2:	6a39      	ldr	r1, [r7, #32]
 80023e4:	68f8      	ldr	r0, [r7, #12]
 80023e6:	f000 fa55 	bl	8002894 <I2C_WaitOnSTOPFlagUntilTimeout>
 80023ea:	4603      	mov	r3, r0
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d001      	beq.n	80023f4 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 80023f0:	2301      	movs	r3, #1
 80023f2:	e01a      	b.n	800242a <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	2220      	movs	r2, #32
 80023fa:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	6859      	ldr	r1, [r3, #4]
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	681a      	ldr	r2, [r3, #0]
 8002406:	4b0c      	ldr	r3, [pc, #48]	@ (8002438 <HAL_I2C_Master_Receive+0x1e8>)
 8002408:	400b      	ands	r3, r1
 800240a:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	2220      	movs	r2, #32
 8002410:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	2200      	movs	r2, #0
 8002418:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	2200      	movs	r2, #0
 8002420:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002424:	2300      	movs	r3, #0
 8002426:	e000      	b.n	800242a <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8002428:	2302      	movs	r3, #2
  }
}
 800242a:	4618      	mov	r0, r3
 800242c:	3718      	adds	r7, #24
 800242e:	46bd      	mov	sp, r7
 8002430:	bd80      	pop	{r7, pc}
 8002432:	bf00      	nop
 8002434:	80002400 	.word	0x80002400
 8002438:	fe00e800 	.word	0xfe00e800

0800243c <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800243c:	b580      	push	{r7, lr}
 800243e:	b088      	sub	sp, #32
 8002440:	af02      	add	r7, sp, #8
 8002442:	60f8      	str	r0, [r7, #12]
 8002444:	4608      	mov	r0, r1
 8002446:	4611      	mov	r1, r2
 8002448:	461a      	mov	r2, r3
 800244a:	4603      	mov	r3, r0
 800244c:	817b      	strh	r3, [r7, #10]
 800244e:	460b      	mov	r3, r1
 8002450:	813b      	strh	r3, [r7, #8]
 8002452:	4613      	mov	r3, r2
 8002454:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800245c:	b2db      	uxtb	r3, r3
 800245e:	2b20      	cmp	r3, #32
 8002460:	f040 80f9 	bne.w	8002656 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002464:	6a3b      	ldr	r3, [r7, #32]
 8002466:	2b00      	cmp	r3, #0
 8002468:	d002      	beq.n	8002470 <HAL_I2C_Mem_Write+0x34>
 800246a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800246c:	2b00      	cmp	r3, #0
 800246e:	d105      	bne.n	800247c <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002476:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8002478:	2301      	movs	r3, #1
 800247a:	e0ed      	b.n	8002658 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002482:	2b01      	cmp	r3, #1
 8002484:	d101      	bne.n	800248a <HAL_I2C_Mem_Write+0x4e>
 8002486:	2302      	movs	r3, #2
 8002488:	e0e6      	b.n	8002658 <HAL_I2C_Mem_Write+0x21c>
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	2201      	movs	r2, #1
 800248e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002492:	f7ff fa87 	bl	80019a4 <HAL_GetTick>
 8002496:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002498:	697b      	ldr	r3, [r7, #20]
 800249a:	9300      	str	r3, [sp, #0]
 800249c:	2319      	movs	r3, #25
 800249e:	2201      	movs	r2, #1
 80024a0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80024a4:	68f8      	ldr	r0, [r7, #12]
 80024a6:	f000 f955 	bl	8002754 <I2C_WaitOnFlagUntilTimeout>
 80024aa:	4603      	mov	r3, r0
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d001      	beq.n	80024b4 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80024b0:	2301      	movs	r3, #1
 80024b2:	e0d1      	b.n	8002658 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	2221      	movs	r2, #33	@ 0x21
 80024b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	2240      	movs	r2, #64	@ 0x40
 80024c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	2200      	movs	r2, #0
 80024c8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	6a3a      	ldr	r2, [r7, #32]
 80024ce:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80024d4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	2200      	movs	r2, #0
 80024da:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80024dc:	88f8      	ldrh	r0, [r7, #6]
 80024de:	893a      	ldrh	r2, [r7, #8]
 80024e0:	8979      	ldrh	r1, [r7, #10]
 80024e2:	697b      	ldr	r3, [r7, #20]
 80024e4:	9301      	str	r3, [sp, #4]
 80024e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024e8:	9300      	str	r3, [sp, #0]
 80024ea:	4603      	mov	r3, r0
 80024ec:	68f8      	ldr	r0, [r7, #12]
 80024ee:	f000 f8b9 	bl	8002664 <I2C_RequestMemoryWrite>
 80024f2:	4603      	mov	r3, r0
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d005      	beq.n	8002504 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	2200      	movs	r2, #0
 80024fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8002500:	2301      	movs	r3, #1
 8002502:	e0a9      	b.n	8002658 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002508:	b29b      	uxth	r3, r3
 800250a:	2bff      	cmp	r3, #255	@ 0xff
 800250c:	d90e      	bls.n	800252c <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	22ff      	movs	r2, #255	@ 0xff
 8002512:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002518:	b2da      	uxtb	r2, r3
 800251a:	8979      	ldrh	r1, [r7, #10]
 800251c:	2300      	movs	r3, #0
 800251e:	9300      	str	r3, [sp, #0]
 8002520:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002524:	68f8      	ldr	r0, [r7, #12]
 8002526:	f000 fb65 	bl	8002bf4 <I2C_TransferConfig>
 800252a:	e00f      	b.n	800254c <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002530:	b29a      	uxth	r2, r3
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800253a:	b2da      	uxtb	r2, r3
 800253c:	8979      	ldrh	r1, [r7, #10]
 800253e:	2300      	movs	r3, #0
 8002540:	9300      	str	r3, [sp, #0]
 8002542:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002546:	68f8      	ldr	r0, [r7, #12]
 8002548:	f000 fb54 	bl	8002bf4 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800254c:	697a      	ldr	r2, [r7, #20]
 800254e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002550:	68f8      	ldr	r0, [r7, #12]
 8002552:	f000 f958 	bl	8002806 <I2C_WaitOnTXISFlagUntilTimeout>
 8002556:	4603      	mov	r3, r0
 8002558:	2b00      	cmp	r3, #0
 800255a:	d001      	beq.n	8002560 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 800255c:	2301      	movs	r3, #1
 800255e:	e07b      	b.n	8002658 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002564:	781a      	ldrb	r2, [r3, #0]
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002570:	1c5a      	adds	r2, r3, #1
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800257a:	b29b      	uxth	r3, r3
 800257c:	3b01      	subs	r3, #1
 800257e:	b29a      	uxth	r2, r3
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002588:	3b01      	subs	r3, #1
 800258a:	b29a      	uxth	r2, r3
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002594:	b29b      	uxth	r3, r3
 8002596:	2b00      	cmp	r3, #0
 8002598:	d034      	beq.n	8002604 <HAL_I2C_Mem_Write+0x1c8>
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d130      	bne.n	8002604 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80025a2:	697b      	ldr	r3, [r7, #20]
 80025a4:	9300      	str	r3, [sp, #0]
 80025a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80025a8:	2200      	movs	r2, #0
 80025aa:	2180      	movs	r1, #128	@ 0x80
 80025ac:	68f8      	ldr	r0, [r7, #12]
 80025ae:	f000 f8d1 	bl	8002754 <I2C_WaitOnFlagUntilTimeout>
 80025b2:	4603      	mov	r3, r0
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d001      	beq.n	80025bc <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80025b8:	2301      	movs	r3, #1
 80025ba:	e04d      	b.n	8002658 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80025c0:	b29b      	uxth	r3, r3
 80025c2:	2bff      	cmp	r3, #255	@ 0xff
 80025c4:	d90e      	bls.n	80025e4 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	22ff      	movs	r2, #255	@ 0xff
 80025ca:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80025d0:	b2da      	uxtb	r2, r3
 80025d2:	8979      	ldrh	r1, [r7, #10]
 80025d4:	2300      	movs	r3, #0
 80025d6:	9300      	str	r3, [sp, #0]
 80025d8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80025dc:	68f8      	ldr	r0, [r7, #12]
 80025de:	f000 fb09 	bl	8002bf4 <I2C_TransferConfig>
 80025e2:	e00f      	b.n	8002604 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80025e8:	b29a      	uxth	r2, r3
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80025f2:	b2da      	uxtb	r2, r3
 80025f4:	8979      	ldrh	r1, [r7, #10]
 80025f6:	2300      	movs	r3, #0
 80025f8:	9300      	str	r3, [sp, #0]
 80025fa:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80025fe:	68f8      	ldr	r0, [r7, #12]
 8002600:	f000 faf8 	bl	8002bf4 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002608:	b29b      	uxth	r3, r3
 800260a:	2b00      	cmp	r3, #0
 800260c:	d19e      	bne.n	800254c <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800260e:	697a      	ldr	r2, [r7, #20]
 8002610:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002612:	68f8      	ldr	r0, [r7, #12]
 8002614:	f000 f93e 	bl	8002894 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002618:	4603      	mov	r3, r0
 800261a:	2b00      	cmp	r3, #0
 800261c:	d001      	beq.n	8002622 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800261e:	2301      	movs	r3, #1
 8002620:	e01a      	b.n	8002658 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	2220      	movs	r2, #32
 8002628:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	6859      	ldr	r1, [r3, #4]
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	681a      	ldr	r2, [r3, #0]
 8002634:	4b0a      	ldr	r3, [pc, #40]	@ (8002660 <HAL_I2C_Mem_Write+0x224>)
 8002636:	400b      	ands	r3, r1
 8002638:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	2220      	movs	r2, #32
 800263e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	2200      	movs	r2, #0
 8002646:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	2200      	movs	r2, #0
 800264e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002652:	2300      	movs	r3, #0
 8002654:	e000      	b.n	8002658 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8002656:	2302      	movs	r3, #2
  }
}
 8002658:	4618      	mov	r0, r3
 800265a:	3718      	adds	r7, #24
 800265c:	46bd      	mov	sp, r7
 800265e:	bd80      	pop	{r7, pc}
 8002660:	fe00e800 	.word	0xfe00e800

08002664 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8002664:	b580      	push	{r7, lr}
 8002666:	b086      	sub	sp, #24
 8002668:	af02      	add	r7, sp, #8
 800266a:	60f8      	str	r0, [r7, #12]
 800266c:	4608      	mov	r0, r1
 800266e:	4611      	mov	r1, r2
 8002670:	461a      	mov	r2, r3
 8002672:	4603      	mov	r3, r0
 8002674:	817b      	strh	r3, [r7, #10]
 8002676:	460b      	mov	r3, r1
 8002678:	813b      	strh	r3, [r7, #8]
 800267a:	4613      	mov	r3, r2
 800267c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800267e:	88fb      	ldrh	r3, [r7, #6]
 8002680:	b2da      	uxtb	r2, r3
 8002682:	8979      	ldrh	r1, [r7, #10]
 8002684:	4b20      	ldr	r3, [pc, #128]	@ (8002708 <I2C_RequestMemoryWrite+0xa4>)
 8002686:	9300      	str	r3, [sp, #0]
 8002688:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800268c:	68f8      	ldr	r0, [r7, #12]
 800268e:	f000 fab1 	bl	8002bf4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002692:	69fa      	ldr	r2, [r7, #28]
 8002694:	69b9      	ldr	r1, [r7, #24]
 8002696:	68f8      	ldr	r0, [r7, #12]
 8002698:	f000 f8b5 	bl	8002806 <I2C_WaitOnTXISFlagUntilTimeout>
 800269c:	4603      	mov	r3, r0
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d001      	beq.n	80026a6 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80026a2:	2301      	movs	r3, #1
 80026a4:	e02c      	b.n	8002700 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80026a6:	88fb      	ldrh	r3, [r7, #6]
 80026a8:	2b01      	cmp	r3, #1
 80026aa:	d105      	bne.n	80026b8 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80026ac:	893b      	ldrh	r3, [r7, #8]
 80026ae:	b2da      	uxtb	r2, r3
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	629a      	str	r2, [r3, #40]	@ 0x28
 80026b6:	e015      	b.n	80026e4 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80026b8:	893b      	ldrh	r3, [r7, #8]
 80026ba:	0a1b      	lsrs	r3, r3, #8
 80026bc:	b29b      	uxth	r3, r3
 80026be:	b2da      	uxtb	r2, r3
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80026c6:	69fa      	ldr	r2, [r7, #28]
 80026c8:	69b9      	ldr	r1, [r7, #24]
 80026ca:	68f8      	ldr	r0, [r7, #12]
 80026cc:	f000 f89b 	bl	8002806 <I2C_WaitOnTXISFlagUntilTimeout>
 80026d0:	4603      	mov	r3, r0
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d001      	beq.n	80026da <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80026d6:	2301      	movs	r3, #1
 80026d8:	e012      	b.n	8002700 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80026da:	893b      	ldrh	r3, [r7, #8]
 80026dc:	b2da      	uxtb	r2, r3
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80026e4:	69fb      	ldr	r3, [r7, #28]
 80026e6:	9300      	str	r3, [sp, #0]
 80026e8:	69bb      	ldr	r3, [r7, #24]
 80026ea:	2200      	movs	r2, #0
 80026ec:	2180      	movs	r1, #128	@ 0x80
 80026ee:	68f8      	ldr	r0, [r7, #12]
 80026f0:	f000 f830 	bl	8002754 <I2C_WaitOnFlagUntilTimeout>
 80026f4:	4603      	mov	r3, r0
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d001      	beq.n	80026fe <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80026fa:	2301      	movs	r3, #1
 80026fc:	e000      	b.n	8002700 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80026fe:	2300      	movs	r3, #0
}
 8002700:	4618      	mov	r0, r3
 8002702:	3710      	adds	r7, #16
 8002704:	46bd      	mov	sp, r7
 8002706:	bd80      	pop	{r7, pc}
 8002708:	80002000 	.word	0x80002000

0800270c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800270c:	b480      	push	{r7}
 800270e:	b083      	sub	sp, #12
 8002710:	af00      	add	r7, sp, #0
 8002712:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	699b      	ldr	r3, [r3, #24]
 800271a:	f003 0302 	and.w	r3, r3, #2
 800271e:	2b02      	cmp	r3, #2
 8002720:	d103      	bne.n	800272a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	2200      	movs	r2, #0
 8002728:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	699b      	ldr	r3, [r3, #24]
 8002730:	f003 0301 	and.w	r3, r3, #1
 8002734:	2b01      	cmp	r3, #1
 8002736:	d007      	beq.n	8002748 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	699a      	ldr	r2, [r3, #24]
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	f042 0201 	orr.w	r2, r2, #1
 8002746:	619a      	str	r2, [r3, #24]
  }
}
 8002748:	bf00      	nop
 800274a:	370c      	adds	r7, #12
 800274c:	46bd      	mov	sp, r7
 800274e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002752:	4770      	bx	lr

08002754 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002754:	b580      	push	{r7, lr}
 8002756:	b084      	sub	sp, #16
 8002758:	af00      	add	r7, sp, #0
 800275a:	60f8      	str	r0, [r7, #12]
 800275c:	60b9      	str	r1, [r7, #8]
 800275e:	603b      	str	r3, [r7, #0]
 8002760:	4613      	mov	r3, r2
 8002762:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002764:	e03b      	b.n	80027de <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002766:	69ba      	ldr	r2, [r7, #24]
 8002768:	6839      	ldr	r1, [r7, #0]
 800276a:	68f8      	ldr	r0, [r7, #12]
 800276c:	f000 f962 	bl	8002a34 <I2C_IsErrorOccurred>
 8002770:	4603      	mov	r3, r0
 8002772:	2b00      	cmp	r3, #0
 8002774:	d001      	beq.n	800277a <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8002776:	2301      	movs	r3, #1
 8002778:	e041      	b.n	80027fe <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800277a:	683b      	ldr	r3, [r7, #0]
 800277c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002780:	d02d      	beq.n	80027de <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002782:	f7ff f90f 	bl	80019a4 <HAL_GetTick>
 8002786:	4602      	mov	r2, r0
 8002788:	69bb      	ldr	r3, [r7, #24]
 800278a:	1ad3      	subs	r3, r2, r3
 800278c:	683a      	ldr	r2, [r7, #0]
 800278e:	429a      	cmp	r2, r3
 8002790:	d302      	bcc.n	8002798 <I2C_WaitOnFlagUntilTimeout+0x44>
 8002792:	683b      	ldr	r3, [r7, #0]
 8002794:	2b00      	cmp	r3, #0
 8002796:	d122      	bne.n	80027de <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	699a      	ldr	r2, [r3, #24]
 800279e:	68bb      	ldr	r3, [r7, #8]
 80027a0:	4013      	ands	r3, r2
 80027a2:	68ba      	ldr	r2, [r7, #8]
 80027a4:	429a      	cmp	r2, r3
 80027a6:	bf0c      	ite	eq
 80027a8:	2301      	moveq	r3, #1
 80027aa:	2300      	movne	r3, #0
 80027ac:	b2db      	uxtb	r3, r3
 80027ae:	461a      	mov	r2, r3
 80027b0:	79fb      	ldrb	r3, [r7, #7]
 80027b2:	429a      	cmp	r2, r3
 80027b4:	d113      	bne.n	80027de <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027ba:	f043 0220 	orr.w	r2, r3, #32
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	2220      	movs	r2, #32
 80027c6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	2200      	movs	r2, #0
 80027ce:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	2200      	movs	r2, #0
 80027d6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80027da:	2301      	movs	r3, #1
 80027dc:	e00f      	b.n	80027fe <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	699a      	ldr	r2, [r3, #24]
 80027e4:	68bb      	ldr	r3, [r7, #8]
 80027e6:	4013      	ands	r3, r2
 80027e8:	68ba      	ldr	r2, [r7, #8]
 80027ea:	429a      	cmp	r2, r3
 80027ec:	bf0c      	ite	eq
 80027ee:	2301      	moveq	r3, #1
 80027f0:	2300      	movne	r3, #0
 80027f2:	b2db      	uxtb	r3, r3
 80027f4:	461a      	mov	r2, r3
 80027f6:	79fb      	ldrb	r3, [r7, #7]
 80027f8:	429a      	cmp	r2, r3
 80027fa:	d0b4      	beq.n	8002766 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80027fc:	2300      	movs	r3, #0
}
 80027fe:	4618      	mov	r0, r3
 8002800:	3710      	adds	r7, #16
 8002802:	46bd      	mov	sp, r7
 8002804:	bd80      	pop	{r7, pc}

08002806 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002806:	b580      	push	{r7, lr}
 8002808:	b084      	sub	sp, #16
 800280a:	af00      	add	r7, sp, #0
 800280c:	60f8      	str	r0, [r7, #12]
 800280e:	60b9      	str	r1, [r7, #8]
 8002810:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002812:	e033      	b.n	800287c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002814:	687a      	ldr	r2, [r7, #4]
 8002816:	68b9      	ldr	r1, [r7, #8]
 8002818:	68f8      	ldr	r0, [r7, #12]
 800281a:	f000 f90b 	bl	8002a34 <I2C_IsErrorOccurred>
 800281e:	4603      	mov	r3, r0
 8002820:	2b00      	cmp	r3, #0
 8002822:	d001      	beq.n	8002828 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002824:	2301      	movs	r3, #1
 8002826:	e031      	b.n	800288c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002828:	68bb      	ldr	r3, [r7, #8]
 800282a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800282e:	d025      	beq.n	800287c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002830:	f7ff f8b8 	bl	80019a4 <HAL_GetTick>
 8002834:	4602      	mov	r2, r0
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	1ad3      	subs	r3, r2, r3
 800283a:	68ba      	ldr	r2, [r7, #8]
 800283c:	429a      	cmp	r2, r3
 800283e:	d302      	bcc.n	8002846 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002840:	68bb      	ldr	r3, [r7, #8]
 8002842:	2b00      	cmp	r3, #0
 8002844:	d11a      	bne.n	800287c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	699b      	ldr	r3, [r3, #24]
 800284c:	f003 0302 	and.w	r3, r3, #2
 8002850:	2b02      	cmp	r3, #2
 8002852:	d013      	beq.n	800287c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002858:	f043 0220 	orr.w	r2, r3, #32
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	2220      	movs	r2, #32
 8002864:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	2200      	movs	r2, #0
 800286c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	2200      	movs	r2, #0
 8002874:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002878:	2301      	movs	r3, #1
 800287a:	e007      	b.n	800288c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	699b      	ldr	r3, [r3, #24]
 8002882:	f003 0302 	and.w	r3, r3, #2
 8002886:	2b02      	cmp	r3, #2
 8002888:	d1c4      	bne.n	8002814 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800288a:	2300      	movs	r3, #0
}
 800288c:	4618      	mov	r0, r3
 800288e:	3710      	adds	r7, #16
 8002890:	46bd      	mov	sp, r7
 8002892:	bd80      	pop	{r7, pc}

08002894 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002894:	b580      	push	{r7, lr}
 8002896:	b084      	sub	sp, #16
 8002898:	af00      	add	r7, sp, #0
 800289a:	60f8      	str	r0, [r7, #12]
 800289c:	60b9      	str	r1, [r7, #8]
 800289e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80028a0:	e02f      	b.n	8002902 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80028a2:	687a      	ldr	r2, [r7, #4]
 80028a4:	68b9      	ldr	r1, [r7, #8]
 80028a6:	68f8      	ldr	r0, [r7, #12]
 80028a8:	f000 f8c4 	bl	8002a34 <I2C_IsErrorOccurred>
 80028ac:	4603      	mov	r3, r0
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d001      	beq.n	80028b6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80028b2:	2301      	movs	r3, #1
 80028b4:	e02d      	b.n	8002912 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80028b6:	f7ff f875 	bl	80019a4 <HAL_GetTick>
 80028ba:	4602      	mov	r2, r0
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	1ad3      	subs	r3, r2, r3
 80028c0:	68ba      	ldr	r2, [r7, #8]
 80028c2:	429a      	cmp	r2, r3
 80028c4:	d302      	bcc.n	80028cc <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80028c6:	68bb      	ldr	r3, [r7, #8]
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d11a      	bne.n	8002902 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	699b      	ldr	r3, [r3, #24]
 80028d2:	f003 0320 	and.w	r3, r3, #32
 80028d6:	2b20      	cmp	r3, #32
 80028d8:	d013      	beq.n	8002902 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028de:	f043 0220 	orr.w	r2, r3, #32
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	2220      	movs	r2, #32
 80028ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	2200      	movs	r2, #0
 80028f2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	2200      	movs	r2, #0
 80028fa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80028fe:	2301      	movs	r3, #1
 8002900:	e007      	b.n	8002912 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	699b      	ldr	r3, [r3, #24]
 8002908:	f003 0320 	and.w	r3, r3, #32
 800290c:	2b20      	cmp	r3, #32
 800290e:	d1c8      	bne.n	80028a2 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002910:	2300      	movs	r3, #0
}
 8002912:	4618      	mov	r0, r3
 8002914:	3710      	adds	r7, #16
 8002916:	46bd      	mov	sp, r7
 8002918:	bd80      	pop	{r7, pc}
	...

0800291c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800291c:	b580      	push	{r7, lr}
 800291e:	b086      	sub	sp, #24
 8002920:	af00      	add	r7, sp, #0
 8002922:	60f8      	str	r0, [r7, #12]
 8002924:	60b9      	str	r1, [r7, #8]
 8002926:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002928:	2300      	movs	r3, #0
 800292a:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800292c:	e071      	b.n	8002a12 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800292e:	687a      	ldr	r2, [r7, #4]
 8002930:	68b9      	ldr	r1, [r7, #8]
 8002932:	68f8      	ldr	r0, [r7, #12]
 8002934:	f000 f87e 	bl	8002a34 <I2C_IsErrorOccurred>
 8002938:	4603      	mov	r3, r0
 800293a:	2b00      	cmp	r3, #0
 800293c:	d001      	beq.n	8002942 <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 800293e:	2301      	movs	r3, #1
 8002940:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	699b      	ldr	r3, [r3, #24]
 8002948:	f003 0320 	and.w	r3, r3, #32
 800294c:	2b20      	cmp	r3, #32
 800294e:	d13b      	bne.n	80029c8 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 8002950:	7dfb      	ldrb	r3, [r7, #23]
 8002952:	2b00      	cmp	r3, #0
 8002954:	d138      	bne.n	80029c8 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	699b      	ldr	r3, [r3, #24]
 800295c:	f003 0304 	and.w	r3, r3, #4
 8002960:	2b04      	cmp	r3, #4
 8002962:	d105      	bne.n	8002970 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002968:	2b00      	cmp	r3, #0
 800296a:	d001      	beq.n	8002970 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 800296c:	2300      	movs	r3, #0
 800296e:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	699b      	ldr	r3, [r3, #24]
 8002976:	f003 0310 	and.w	r3, r3, #16
 800297a:	2b10      	cmp	r3, #16
 800297c:	d121      	bne.n	80029c2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	2210      	movs	r2, #16
 8002984:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	2204      	movs	r2, #4
 800298a:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	2220      	movs	r2, #32
 8002992:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	6859      	ldr	r1, [r3, #4]
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	681a      	ldr	r2, [r3, #0]
 800299e:	4b24      	ldr	r3, [pc, #144]	@ (8002a30 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 80029a0:	400b      	ands	r3, r1
 80029a2:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	2220      	movs	r2, #32
 80029a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	2200      	movs	r2, #0
 80029b0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	2200      	movs	r2, #0
 80029b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 80029bc:	2301      	movs	r3, #1
 80029be:	75fb      	strb	r3, [r7, #23]
 80029c0:	e002      	b.n	80029c8 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	2200      	movs	r2, #0
 80029c6:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 80029c8:	f7fe ffec 	bl	80019a4 <HAL_GetTick>
 80029cc:	4602      	mov	r2, r0
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	1ad3      	subs	r3, r2, r3
 80029d2:	68ba      	ldr	r2, [r7, #8]
 80029d4:	429a      	cmp	r2, r3
 80029d6:	d302      	bcc.n	80029de <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 80029d8:	68bb      	ldr	r3, [r7, #8]
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d119      	bne.n	8002a12 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 80029de:	7dfb      	ldrb	r3, [r7, #23]
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d116      	bne.n	8002a12 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	699b      	ldr	r3, [r3, #24]
 80029ea:	f003 0304 	and.w	r3, r3, #4
 80029ee:	2b04      	cmp	r3, #4
 80029f0:	d00f      	beq.n	8002a12 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029f6:	f043 0220 	orr.w	r2, r3, #32
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	2220      	movs	r2, #32
 8002a02:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	2200      	movs	r2, #0
 8002a0a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8002a0e:	2301      	movs	r3, #1
 8002a10:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	699b      	ldr	r3, [r3, #24]
 8002a18:	f003 0304 	and.w	r3, r3, #4
 8002a1c:	2b04      	cmp	r3, #4
 8002a1e:	d002      	beq.n	8002a26 <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 8002a20:	7dfb      	ldrb	r3, [r7, #23]
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d083      	beq.n	800292e <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 8002a26:	7dfb      	ldrb	r3, [r7, #23]
}
 8002a28:	4618      	mov	r0, r3
 8002a2a:	3718      	adds	r7, #24
 8002a2c:	46bd      	mov	sp, r7
 8002a2e:	bd80      	pop	{r7, pc}
 8002a30:	fe00e800 	.word	0xfe00e800

08002a34 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002a34:	b580      	push	{r7, lr}
 8002a36:	b08a      	sub	sp, #40	@ 0x28
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	60f8      	str	r0, [r7, #12]
 8002a3c:	60b9      	str	r1, [r7, #8]
 8002a3e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002a40:	2300      	movs	r3, #0
 8002a42:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	699b      	ldr	r3, [r3, #24]
 8002a4c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002a4e:	2300      	movs	r3, #0
 8002a50:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002a56:	69bb      	ldr	r3, [r7, #24]
 8002a58:	f003 0310 	and.w	r3, r3, #16
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d068      	beq.n	8002b32 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	2210      	movs	r2, #16
 8002a66:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002a68:	e049      	b.n	8002afe <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002a6a:	68bb      	ldr	r3, [r7, #8]
 8002a6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a70:	d045      	beq.n	8002afe <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002a72:	f7fe ff97 	bl	80019a4 <HAL_GetTick>
 8002a76:	4602      	mov	r2, r0
 8002a78:	69fb      	ldr	r3, [r7, #28]
 8002a7a:	1ad3      	subs	r3, r2, r3
 8002a7c:	68ba      	ldr	r2, [r7, #8]
 8002a7e:	429a      	cmp	r2, r3
 8002a80:	d302      	bcc.n	8002a88 <I2C_IsErrorOccurred+0x54>
 8002a82:	68bb      	ldr	r3, [r7, #8]
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d13a      	bne.n	8002afe <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	685b      	ldr	r3, [r3, #4]
 8002a8e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002a92:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002a9a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	699b      	ldr	r3, [r3, #24]
 8002aa2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002aa6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002aaa:	d121      	bne.n	8002af0 <I2C_IsErrorOccurred+0xbc>
 8002aac:	697b      	ldr	r3, [r7, #20]
 8002aae:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002ab2:	d01d      	beq.n	8002af0 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8002ab4:	7cfb      	ldrb	r3, [r7, #19]
 8002ab6:	2b20      	cmp	r3, #32
 8002ab8:	d01a      	beq.n	8002af0 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	685a      	ldr	r2, [r3, #4]
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002ac8:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002aca:	f7fe ff6b 	bl	80019a4 <HAL_GetTick>
 8002ace:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002ad0:	e00e      	b.n	8002af0 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002ad2:	f7fe ff67 	bl	80019a4 <HAL_GetTick>
 8002ad6:	4602      	mov	r2, r0
 8002ad8:	69fb      	ldr	r3, [r7, #28]
 8002ada:	1ad3      	subs	r3, r2, r3
 8002adc:	2b19      	cmp	r3, #25
 8002ade:	d907      	bls.n	8002af0 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002ae0:	6a3b      	ldr	r3, [r7, #32]
 8002ae2:	f043 0320 	orr.w	r3, r3, #32
 8002ae6:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002ae8:	2301      	movs	r3, #1
 8002aea:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8002aee:	e006      	b.n	8002afe <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	699b      	ldr	r3, [r3, #24]
 8002af6:	f003 0320 	and.w	r3, r3, #32
 8002afa:	2b20      	cmp	r3, #32
 8002afc:	d1e9      	bne.n	8002ad2 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	699b      	ldr	r3, [r3, #24]
 8002b04:	f003 0320 	and.w	r3, r3, #32
 8002b08:	2b20      	cmp	r3, #32
 8002b0a:	d003      	beq.n	8002b14 <I2C_IsErrorOccurred+0xe0>
 8002b0c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d0aa      	beq.n	8002a6a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002b14:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d103      	bne.n	8002b24 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	2220      	movs	r2, #32
 8002b22:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002b24:	6a3b      	ldr	r3, [r7, #32]
 8002b26:	f043 0304 	orr.w	r3, r3, #4
 8002b2a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002b2c:	2301      	movs	r3, #1
 8002b2e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	699b      	ldr	r3, [r3, #24]
 8002b38:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002b3a:	69bb      	ldr	r3, [r7, #24]
 8002b3c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d00b      	beq.n	8002b5c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002b44:	6a3b      	ldr	r3, [r7, #32]
 8002b46:	f043 0301 	orr.w	r3, r3, #1
 8002b4a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002b54:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002b56:	2301      	movs	r3, #1
 8002b58:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002b5c:	69bb      	ldr	r3, [r7, #24]
 8002b5e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d00b      	beq.n	8002b7e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002b66:	6a3b      	ldr	r3, [r7, #32]
 8002b68:	f043 0308 	orr.w	r3, r3, #8
 8002b6c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002b76:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002b78:	2301      	movs	r3, #1
 8002b7a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002b7e:	69bb      	ldr	r3, [r7, #24]
 8002b80:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d00b      	beq.n	8002ba0 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002b88:	6a3b      	ldr	r3, [r7, #32]
 8002b8a:	f043 0302 	orr.w	r3, r3, #2
 8002b8e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002b98:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002b9a:	2301      	movs	r3, #1
 8002b9c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8002ba0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d01c      	beq.n	8002be2 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002ba8:	68f8      	ldr	r0, [r7, #12]
 8002baa:	f7ff fdaf 	bl	800270c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	6859      	ldr	r1, [r3, #4]
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	681a      	ldr	r2, [r3, #0]
 8002bb8:	4b0d      	ldr	r3, [pc, #52]	@ (8002bf0 <I2C_IsErrorOccurred+0x1bc>)
 8002bba:	400b      	ands	r3, r1
 8002bbc:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002bc2:	6a3b      	ldr	r3, [r7, #32]
 8002bc4:	431a      	orrs	r2, r3
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	2220      	movs	r2, #32
 8002bce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	2200      	movs	r2, #0
 8002bd6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	2200      	movs	r2, #0
 8002bde:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8002be2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8002be6:	4618      	mov	r0, r3
 8002be8:	3728      	adds	r7, #40	@ 0x28
 8002bea:	46bd      	mov	sp, r7
 8002bec:	bd80      	pop	{r7, pc}
 8002bee:	bf00      	nop
 8002bf0:	fe00e800 	.word	0xfe00e800

08002bf4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002bf4:	b480      	push	{r7}
 8002bf6:	b087      	sub	sp, #28
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	60f8      	str	r0, [r7, #12]
 8002bfc:	607b      	str	r3, [r7, #4]
 8002bfe:	460b      	mov	r3, r1
 8002c00:	817b      	strh	r3, [r7, #10]
 8002c02:	4613      	mov	r3, r2
 8002c04:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002c06:	897b      	ldrh	r3, [r7, #10]
 8002c08:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002c0c:	7a7b      	ldrb	r3, [r7, #9]
 8002c0e:	041b      	lsls	r3, r3, #16
 8002c10:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002c14:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002c1a:	6a3b      	ldr	r3, [r7, #32]
 8002c1c:	4313      	orrs	r3, r2
 8002c1e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002c22:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	685a      	ldr	r2, [r3, #4]
 8002c2a:	6a3b      	ldr	r3, [r7, #32]
 8002c2c:	0d5b      	lsrs	r3, r3, #21
 8002c2e:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8002c32:	4b08      	ldr	r3, [pc, #32]	@ (8002c54 <I2C_TransferConfig+0x60>)
 8002c34:	430b      	orrs	r3, r1
 8002c36:	43db      	mvns	r3, r3
 8002c38:	ea02 0103 	and.w	r1, r2, r3
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	697a      	ldr	r2, [r7, #20]
 8002c42:	430a      	orrs	r2, r1
 8002c44:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002c46:	bf00      	nop
 8002c48:	371c      	adds	r7, #28
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c50:	4770      	bx	lr
 8002c52:	bf00      	nop
 8002c54:	03ff63ff 	.word	0x03ff63ff

08002c58 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002c58:	b480      	push	{r7}
 8002c5a:	b083      	sub	sp, #12
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	6078      	str	r0, [r7, #4]
 8002c60:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002c68:	b2db      	uxtb	r3, r3
 8002c6a:	2b20      	cmp	r3, #32
 8002c6c:	d138      	bne.n	8002ce0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002c74:	2b01      	cmp	r3, #1
 8002c76:	d101      	bne.n	8002c7c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002c78:	2302      	movs	r3, #2
 8002c7a:	e032      	b.n	8002ce2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	2201      	movs	r2, #1
 8002c80:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	2224      	movs	r2, #36	@ 0x24
 8002c88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	681a      	ldr	r2, [r3, #0]
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f022 0201 	bic.w	r2, r2, #1
 8002c9a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	681a      	ldr	r2, [r3, #0]
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002caa:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	6819      	ldr	r1, [r3, #0]
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	683a      	ldr	r2, [r7, #0]
 8002cb8:	430a      	orrs	r2, r1
 8002cba:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	681a      	ldr	r2, [r3, #0]
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	f042 0201 	orr.w	r2, r2, #1
 8002cca:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	2220      	movs	r2, #32
 8002cd0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	2200      	movs	r2, #0
 8002cd8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002cdc:	2300      	movs	r3, #0
 8002cde:	e000      	b.n	8002ce2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002ce0:	2302      	movs	r3, #2
  }
}
 8002ce2:	4618      	mov	r0, r3
 8002ce4:	370c      	adds	r7, #12
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cec:	4770      	bx	lr

08002cee <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002cee:	b480      	push	{r7}
 8002cf0:	b085      	sub	sp, #20
 8002cf2:	af00      	add	r7, sp, #0
 8002cf4:	6078      	str	r0, [r7, #4]
 8002cf6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002cfe:	b2db      	uxtb	r3, r3
 8002d00:	2b20      	cmp	r3, #32
 8002d02:	d139      	bne.n	8002d78 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002d0a:	2b01      	cmp	r3, #1
 8002d0c:	d101      	bne.n	8002d12 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002d0e:	2302      	movs	r3, #2
 8002d10:	e033      	b.n	8002d7a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	2201      	movs	r2, #1
 8002d16:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	2224      	movs	r2, #36	@ 0x24
 8002d1e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	681a      	ldr	r2, [r3, #0]
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	f022 0201 	bic.w	r2, r2, #1
 8002d30:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002d40:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002d42:	683b      	ldr	r3, [r7, #0]
 8002d44:	021b      	lsls	r3, r3, #8
 8002d46:	68fa      	ldr	r2, [r7, #12]
 8002d48:	4313      	orrs	r3, r2
 8002d4a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	68fa      	ldr	r2, [r7, #12]
 8002d52:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	681a      	ldr	r2, [r3, #0]
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	f042 0201 	orr.w	r2, r2, #1
 8002d62:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	2220      	movs	r2, #32
 8002d68:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	2200      	movs	r2, #0
 8002d70:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002d74:	2300      	movs	r3, #0
 8002d76:	e000      	b.n	8002d7a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002d78:	2302      	movs	r3, #2
  }
}
 8002d7a:	4618      	mov	r0, r3
 8002d7c:	3714      	adds	r7, #20
 8002d7e:	46bd      	mov	sp, r7
 8002d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d84:	4770      	bx	lr
	...

08002d88 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 8002d8e:	af00      	add	r7, sp, #0
 8002d90:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d94:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002d98:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002d9a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d9e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d102      	bne.n	8002dae <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8002da8:	2301      	movs	r3, #1
 8002daa:	f000 bff4 	b.w	8003d96 <HAL_RCC_OscConfig+0x100e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002dae:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002db2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f003 0301 	and.w	r3, r3, #1
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	f000 816d 	beq.w	800309e <HAL_RCC_OscConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002dc4:	4bb4      	ldr	r3, [pc, #720]	@ (8003098 <HAL_RCC_OscConfig+0x310>)
 8002dc6:	685b      	ldr	r3, [r3, #4]
 8002dc8:	f003 030c 	and.w	r3, r3, #12
 8002dcc:	2b04      	cmp	r3, #4
 8002dce:	d00c      	beq.n	8002dea <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002dd0:	4bb1      	ldr	r3, [pc, #708]	@ (8003098 <HAL_RCC_OscConfig+0x310>)
 8002dd2:	685b      	ldr	r3, [r3, #4]
 8002dd4:	f003 030c 	and.w	r3, r3, #12
 8002dd8:	2b08      	cmp	r3, #8
 8002dda:	d157      	bne.n	8002e8c <HAL_RCC_OscConfig+0x104>
 8002ddc:	4bae      	ldr	r3, [pc, #696]	@ (8003098 <HAL_RCC_OscConfig+0x310>)
 8002dde:	685b      	ldr	r3, [r3, #4]
 8002de0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002de4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002de8:	d150      	bne.n	8002e8c <HAL_RCC_OscConfig+0x104>
 8002dea:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002dee:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002df2:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8002df6:	fa93 f3a3 	rbit	r3, r3
 8002dfa:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002dfe:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e02:	fab3 f383 	clz	r3, r3
 8002e06:	b2db      	uxtb	r3, r3
 8002e08:	2b3f      	cmp	r3, #63	@ 0x3f
 8002e0a:	d802      	bhi.n	8002e12 <HAL_RCC_OscConfig+0x8a>
 8002e0c:	4ba2      	ldr	r3, [pc, #648]	@ (8003098 <HAL_RCC_OscConfig+0x310>)
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	e015      	b.n	8002e3e <HAL_RCC_OscConfig+0xb6>
 8002e12:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002e16:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e1a:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 8002e1e:	fa93 f3a3 	rbit	r3, r3
 8002e22:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8002e26:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002e2a:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8002e2e:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 8002e32:	fa93 f3a3 	rbit	r3, r3
 8002e36:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 8002e3a:	4b97      	ldr	r3, [pc, #604]	@ (8003098 <HAL_RCC_OscConfig+0x310>)
 8002e3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e3e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002e42:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 8002e46:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8002e4a:	fa92 f2a2 	rbit	r2, r2
 8002e4e:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 8002e52:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 8002e56:	fab2 f282 	clz	r2, r2
 8002e5a:	b2d2      	uxtb	r2, r2
 8002e5c:	f042 0220 	orr.w	r2, r2, #32
 8002e60:	b2d2      	uxtb	r2, r2
 8002e62:	f002 021f 	and.w	r2, r2, #31
 8002e66:	2101      	movs	r1, #1
 8002e68:	fa01 f202 	lsl.w	r2, r1, r2
 8002e6c:	4013      	ands	r3, r2
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	f000 8114 	beq.w	800309c <HAL_RCC_OscConfig+0x314>
 8002e74:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e78:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	685b      	ldr	r3, [r3, #4]
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	f040 810b 	bne.w	800309c <HAL_RCC_OscConfig+0x314>
      {
        return HAL_ERROR;
 8002e86:	2301      	movs	r3, #1
 8002e88:	f000 bf85 	b.w	8003d96 <HAL_RCC_OscConfig+0x100e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002e8c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e90:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	685b      	ldr	r3, [r3, #4]
 8002e98:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002e9c:	d106      	bne.n	8002eac <HAL_RCC_OscConfig+0x124>
 8002e9e:	4b7e      	ldr	r3, [pc, #504]	@ (8003098 <HAL_RCC_OscConfig+0x310>)
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	4a7d      	ldr	r2, [pc, #500]	@ (8003098 <HAL_RCC_OscConfig+0x310>)
 8002ea4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ea8:	6013      	str	r3, [r2, #0]
 8002eaa:	e036      	b.n	8002f1a <HAL_RCC_OscConfig+0x192>
 8002eac:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002eb0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	685b      	ldr	r3, [r3, #4]
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d10c      	bne.n	8002ed6 <HAL_RCC_OscConfig+0x14e>
 8002ebc:	4b76      	ldr	r3, [pc, #472]	@ (8003098 <HAL_RCC_OscConfig+0x310>)
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	4a75      	ldr	r2, [pc, #468]	@ (8003098 <HAL_RCC_OscConfig+0x310>)
 8002ec2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002ec6:	6013      	str	r3, [r2, #0]
 8002ec8:	4b73      	ldr	r3, [pc, #460]	@ (8003098 <HAL_RCC_OscConfig+0x310>)
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	4a72      	ldr	r2, [pc, #456]	@ (8003098 <HAL_RCC_OscConfig+0x310>)
 8002ece:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002ed2:	6013      	str	r3, [r2, #0]
 8002ed4:	e021      	b.n	8002f1a <HAL_RCC_OscConfig+0x192>
 8002ed6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002eda:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	685b      	ldr	r3, [r3, #4]
 8002ee2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002ee6:	d10c      	bne.n	8002f02 <HAL_RCC_OscConfig+0x17a>
 8002ee8:	4b6b      	ldr	r3, [pc, #428]	@ (8003098 <HAL_RCC_OscConfig+0x310>)
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	4a6a      	ldr	r2, [pc, #424]	@ (8003098 <HAL_RCC_OscConfig+0x310>)
 8002eee:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002ef2:	6013      	str	r3, [r2, #0]
 8002ef4:	4b68      	ldr	r3, [pc, #416]	@ (8003098 <HAL_RCC_OscConfig+0x310>)
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	4a67      	ldr	r2, [pc, #412]	@ (8003098 <HAL_RCC_OscConfig+0x310>)
 8002efa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002efe:	6013      	str	r3, [r2, #0]
 8002f00:	e00b      	b.n	8002f1a <HAL_RCC_OscConfig+0x192>
 8002f02:	4b65      	ldr	r3, [pc, #404]	@ (8003098 <HAL_RCC_OscConfig+0x310>)
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	4a64      	ldr	r2, [pc, #400]	@ (8003098 <HAL_RCC_OscConfig+0x310>)
 8002f08:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002f0c:	6013      	str	r3, [r2, #0]
 8002f0e:	4b62      	ldr	r3, [pc, #392]	@ (8003098 <HAL_RCC_OscConfig+0x310>)
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	4a61      	ldr	r2, [pc, #388]	@ (8003098 <HAL_RCC_OscConfig+0x310>)
 8002f14:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002f18:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002f1a:	4b5f      	ldr	r3, [pc, #380]	@ (8003098 <HAL_RCC_OscConfig+0x310>)
 8002f1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f1e:	f023 020f 	bic.w	r2, r3, #15
 8002f22:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f26:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	689b      	ldr	r3, [r3, #8]
 8002f2e:	495a      	ldr	r1, [pc, #360]	@ (8003098 <HAL_RCC_OscConfig+0x310>)
 8002f30:	4313      	orrs	r3, r2
 8002f32:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002f34:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f38:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	685b      	ldr	r3, [r3, #4]
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d054      	beq.n	8002fee <HAL_RCC_OscConfig+0x266>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f44:	f7fe fd2e 	bl	80019a4 <HAL_GetTick>
 8002f48:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f4c:	e00a      	b.n	8002f64 <HAL_RCC_OscConfig+0x1dc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002f4e:	f7fe fd29 	bl	80019a4 <HAL_GetTick>
 8002f52:	4602      	mov	r2, r0
 8002f54:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002f58:	1ad3      	subs	r3, r2, r3
 8002f5a:	2b64      	cmp	r3, #100	@ 0x64
 8002f5c:	d902      	bls.n	8002f64 <HAL_RCC_OscConfig+0x1dc>
          {
            return HAL_TIMEOUT;
 8002f5e:	2303      	movs	r3, #3
 8002f60:	f000 bf19 	b.w	8003d96 <HAL_RCC_OscConfig+0x100e>
 8002f64:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002f68:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f6c:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8002f70:	fa93 f3a3 	rbit	r3, r3
 8002f74:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 8002f78:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f7c:	fab3 f383 	clz	r3, r3
 8002f80:	b2db      	uxtb	r3, r3
 8002f82:	2b3f      	cmp	r3, #63	@ 0x3f
 8002f84:	d802      	bhi.n	8002f8c <HAL_RCC_OscConfig+0x204>
 8002f86:	4b44      	ldr	r3, [pc, #272]	@ (8003098 <HAL_RCC_OscConfig+0x310>)
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	e015      	b.n	8002fb8 <HAL_RCC_OscConfig+0x230>
 8002f8c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002f90:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f94:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8002f98:	fa93 f3a3 	rbit	r3, r3
 8002f9c:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8002fa0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002fa4:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8002fa8:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8002fac:	fa93 f3a3 	rbit	r3, r3
 8002fb0:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 8002fb4:	4b38      	ldr	r3, [pc, #224]	@ (8003098 <HAL_RCC_OscConfig+0x310>)
 8002fb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fb8:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002fbc:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 8002fc0:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8002fc4:	fa92 f2a2 	rbit	r2, r2
 8002fc8:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 8002fcc:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 8002fd0:	fab2 f282 	clz	r2, r2
 8002fd4:	b2d2      	uxtb	r2, r2
 8002fd6:	f042 0220 	orr.w	r2, r2, #32
 8002fda:	b2d2      	uxtb	r2, r2
 8002fdc:	f002 021f 	and.w	r2, r2, #31
 8002fe0:	2101      	movs	r1, #1
 8002fe2:	fa01 f202 	lsl.w	r2, r1, r2
 8002fe6:	4013      	ands	r3, r2
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d0b0      	beq.n	8002f4e <HAL_RCC_OscConfig+0x1c6>
 8002fec:	e057      	b.n	800309e <HAL_RCC_OscConfig+0x316>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fee:	f7fe fcd9 	bl	80019a4 <HAL_GetTick>
 8002ff2:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002ff6:	e00a      	b.n	800300e <HAL_RCC_OscConfig+0x286>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002ff8:	f7fe fcd4 	bl	80019a4 <HAL_GetTick>
 8002ffc:	4602      	mov	r2, r0
 8002ffe:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003002:	1ad3      	subs	r3, r2, r3
 8003004:	2b64      	cmp	r3, #100	@ 0x64
 8003006:	d902      	bls.n	800300e <HAL_RCC_OscConfig+0x286>
          {
            return HAL_TIMEOUT;
 8003008:	2303      	movs	r3, #3
 800300a:	f000 bec4 	b.w	8003d96 <HAL_RCC_OscConfig+0x100e>
 800300e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003012:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003016:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 800301a:	fa93 f3a3 	rbit	r3, r3
 800301e:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 8003022:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003026:	fab3 f383 	clz	r3, r3
 800302a:	b2db      	uxtb	r3, r3
 800302c:	2b3f      	cmp	r3, #63	@ 0x3f
 800302e:	d802      	bhi.n	8003036 <HAL_RCC_OscConfig+0x2ae>
 8003030:	4b19      	ldr	r3, [pc, #100]	@ (8003098 <HAL_RCC_OscConfig+0x310>)
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	e015      	b.n	8003062 <HAL_RCC_OscConfig+0x2da>
 8003036:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800303a:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800303e:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8003042:	fa93 f3a3 	rbit	r3, r3
 8003046:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 800304a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800304e:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8003052:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8003056:	fa93 f3a3 	rbit	r3, r3
 800305a:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 800305e:	4b0e      	ldr	r3, [pc, #56]	@ (8003098 <HAL_RCC_OscConfig+0x310>)
 8003060:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003062:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003066:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 800306a:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 800306e:	fa92 f2a2 	rbit	r2, r2
 8003072:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 8003076:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 800307a:	fab2 f282 	clz	r2, r2
 800307e:	b2d2      	uxtb	r2, r2
 8003080:	f042 0220 	orr.w	r2, r2, #32
 8003084:	b2d2      	uxtb	r2, r2
 8003086:	f002 021f 	and.w	r2, r2, #31
 800308a:	2101      	movs	r1, #1
 800308c:	fa01 f202 	lsl.w	r2, r1, r2
 8003090:	4013      	ands	r3, r2
 8003092:	2b00      	cmp	r3, #0
 8003094:	d1b0      	bne.n	8002ff8 <HAL_RCC_OscConfig+0x270>
 8003096:	e002      	b.n	800309e <HAL_RCC_OscConfig+0x316>
 8003098:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800309c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800309e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80030a2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	f003 0302 	and.w	r3, r3, #2
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	f000 816c 	beq.w	800338c <HAL_RCC_OscConfig+0x604>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80030b4:	4bcc      	ldr	r3, [pc, #816]	@ (80033e8 <HAL_RCC_OscConfig+0x660>)
 80030b6:	685b      	ldr	r3, [r3, #4]
 80030b8:	f003 030c 	and.w	r3, r3, #12
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d00b      	beq.n	80030d8 <HAL_RCC_OscConfig+0x350>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80030c0:	4bc9      	ldr	r3, [pc, #804]	@ (80033e8 <HAL_RCC_OscConfig+0x660>)
 80030c2:	685b      	ldr	r3, [r3, #4]
 80030c4:	f003 030c 	and.w	r3, r3, #12
 80030c8:	2b08      	cmp	r3, #8
 80030ca:	d16d      	bne.n	80031a8 <HAL_RCC_OscConfig+0x420>
 80030cc:	4bc6      	ldr	r3, [pc, #792]	@ (80033e8 <HAL_RCC_OscConfig+0x660>)
 80030ce:	685b      	ldr	r3, [r3, #4]
 80030d0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d167      	bne.n	80031a8 <HAL_RCC_OscConfig+0x420>
 80030d8:	2302      	movs	r3, #2
 80030da:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030de:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 80030e2:	fa93 f3a3 	rbit	r3, r3
 80030e6:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 80030ea:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80030ee:	fab3 f383 	clz	r3, r3
 80030f2:	b2db      	uxtb	r3, r3
 80030f4:	2b3f      	cmp	r3, #63	@ 0x3f
 80030f6:	d802      	bhi.n	80030fe <HAL_RCC_OscConfig+0x376>
 80030f8:	4bbb      	ldr	r3, [pc, #748]	@ (80033e8 <HAL_RCC_OscConfig+0x660>)
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	e013      	b.n	8003126 <HAL_RCC_OscConfig+0x39e>
 80030fe:	2302      	movs	r3, #2
 8003100:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003104:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8003108:	fa93 f3a3 	rbit	r3, r3
 800310c:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8003110:	2302      	movs	r3, #2
 8003112:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8003116:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 800311a:	fa93 f3a3 	rbit	r3, r3
 800311e:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 8003122:	4bb1      	ldr	r3, [pc, #708]	@ (80033e8 <HAL_RCC_OscConfig+0x660>)
 8003124:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003126:	2202      	movs	r2, #2
 8003128:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 800312c:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8003130:	fa92 f2a2 	rbit	r2, r2
 8003134:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 8003138:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 800313c:	fab2 f282 	clz	r2, r2
 8003140:	b2d2      	uxtb	r2, r2
 8003142:	f042 0220 	orr.w	r2, r2, #32
 8003146:	b2d2      	uxtb	r2, r2
 8003148:	f002 021f 	and.w	r2, r2, #31
 800314c:	2101      	movs	r1, #1
 800314e:	fa01 f202 	lsl.w	r2, r1, r2
 8003152:	4013      	ands	r3, r2
 8003154:	2b00      	cmp	r3, #0
 8003156:	d00a      	beq.n	800316e <HAL_RCC_OscConfig+0x3e6>
 8003158:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800315c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	691b      	ldr	r3, [r3, #16]
 8003164:	2b01      	cmp	r3, #1
 8003166:	d002      	beq.n	800316e <HAL_RCC_OscConfig+0x3e6>
      {
        return HAL_ERROR;
 8003168:	2301      	movs	r3, #1
 800316a:	f000 be14 	b.w	8003d96 <HAL_RCC_OscConfig+0x100e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800316e:	4b9e      	ldr	r3, [pc, #632]	@ (80033e8 <HAL_RCC_OscConfig+0x660>)
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003176:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800317a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	695b      	ldr	r3, [r3, #20]
 8003182:	21f8      	movs	r1, #248	@ 0xf8
 8003184:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003188:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 800318c:	fa91 f1a1 	rbit	r1, r1
 8003190:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 8003194:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 8003198:	fab1 f181 	clz	r1, r1
 800319c:	b2c9      	uxtb	r1, r1
 800319e:	408b      	lsls	r3, r1
 80031a0:	4991      	ldr	r1, [pc, #580]	@ (80033e8 <HAL_RCC_OscConfig+0x660>)
 80031a2:	4313      	orrs	r3, r2
 80031a4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80031a6:	e0f1      	b.n	800338c <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80031a8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031ac:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	691b      	ldr	r3, [r3, #16]
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	f000 8083 	beq.w	80032c0 <HAL_RCC_OscConfig+0x538>
 80031ba:	2301      	movs	r3, #1
 80031bc:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031c0:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 80031c4:	fa93 f3a3 	rbit	r3, r3
 80031c8:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 80031cc:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80031d0:	fab3 f383 	clz	r3, r3
 80031d4:	b2db      	uxtb	r3, r3
 80031d6:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80031da:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80031de:	009b      	lsls	r3, r3, #2
 80031e0:	461a      	mov	r2, r3
 80031e2:	2301      	movs	r3, #1
 80031e4:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031e6:	f7fe fbdd 	bl	80019a4 <HAL_GetTick>
 80031ea:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80031ee:	e00a      	b.n	8003206 <HAL_RCC_OscConfig+0x47e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80031f0:	f7fe fbd8 	bl	80019a4 <HAL_GetTick>
 80031f4:	4602      	mov	r2, r0
 80031f6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80031fa:	1ad3      	subs	r3, r2, r3
 80031fc:	2b02      	cmp	r3, #2
 80031fe:	d902      	bls.n	8003206 <HAL_RCC_OscConfig+0x47e>
          {
            return HAL_TIMEOUT;
 8003200:	2303      	movs	r3, #3
 8003202:	f000 bdc8 	b.w	8003d96 <HAL_RCC_OscConfig+0x100e>
 8003206:	2302      	movs	r3, #2
 8003208:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800320c:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8003210:	fa93 f3a3 	rbit	r3, r3
 8003214:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 8003218:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800321c:	fab3 f383 	clz	r3, r3
 8003220:	b2db      	uxtb	r3, r3
 8003222:	2b3f      	cmp	r3, #63	@ 0x3f
 8003224:	d802      	bhi.n	800322c <HAL_RCC_OscConfig+0x4a4>
 8003226:	4b70      	ldr	r3, [pc, #448]	@ (80033e8 <HAL_RCC_OscConfig+0x660>)
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	e013      	b.n	8003254 <HAL_RCC_OscConfig+0x4cc>
 800322c:	2302      	movs	r3, #2
 800322e:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003232:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8003236:	fa93 f3a3 	rbit	r3, r3
 800323a:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 800323e:	2302      	movs	r3, #2
 8003240:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8003244:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8003248:	fa93 f3a3 	rbit	r3, r3
 800324c:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 8003250:	4b65      	ldr	r3, [pc, #404]	@ (80033e8 <HAL_RCC_OscConfig+0x660>)
 8003252:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003254:	2202      	movs	r2, #2
 8003256:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 800325a:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 800325e:	fa92 f2a2 	rbit	r2, r2
 8003262:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 8003266:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 800326a:	fab2 f282 	clz	r2, r2
 800326e:	b2d2      	uxtb	r2, r2
 8003270:	f042 0220 	orr.w	r2, r2, #32
 8003274:	b2d2      	uxtb	r2, r2
 8003276:	f002 021f 	and.w	r2, r2, #31
 800327a:	2101      	movs	r1, #1
 800327c:	fa01 f202 	lsl.w	r2, r1, r2
 8003280:	4013      	ands	r3, r2
 8003282:	2b00      	cmp	r3, #0
 8003284:	d0b4      	beq.n	80031f0 <HAL_RCC_OscConfig+0x468>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003286:	4b58      	ldr	r3, [pc, #352]	@ (80033e8 <HAL_RCC_OscConfig+0x660>)
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800328e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003292:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	695b      	ldr	r3, [r3, #20]
 800329a:	21f8      	movs	r1, #248	@ 0xf8
 800329c:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032a0:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 80032a4:	fa91 f1a1 	rbit	r1, r1
 80032a8:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 80032ac:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 80032b0:	fab1 f181 	clz	r1, r1
 80032b4:	b2c9      	uxtb	r1, r1
 80032b6:	408b      	lsls	r3, r1
 80032b8:	494b      	ldr	r1, [pc, #300]	@ (80033e8 <HAL_RCC_OscConfig+0x660>)
 80032ba:	4313      	orrs	r3, r2
 80032bc:	600b      	str	r3, [r1, #0]
 80032be:	e065      	b.n	800338c <HAL_RCC_OscConfig+0x604>
 80032c0:	2301      	movs	r3, #1
 80032c2:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032c6:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 80032ca:	fa93 f3a3 	rbit	r3, r3
 80032ce:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 80032d2:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80032d6:	fab3 f383 	clz	r3, r3
 80032da:	b2db      	uxtb	r3, r3
 80032dc:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80032e0:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80032e4:	009b      	lsls	r3, r3, #2
 80032e6:	461a      	mov	r2, r3
 80032e8:	2300      	movs	r3, #0
 80032ea:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032ec:	f7fe fb5a 	bl	80019a4 <HAL_GetTick>
 80032f0:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80032f4:	e00a      	b.n	800330c <HAL_RCC_OscConfig+0x584>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80032f6:	f7fe fb55 	bl	80019a4 <HAL_GetTick>
 80032fa:	4602      	mov	r2, r0
 80032fc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003300:	1ad3      	subs	r3, r2, r3
 8003302:	2b02      	cmp	r3, #2
 8003304:	d902      	bls.n	800330c <HAL_RCC_OscConfig+0x584>
          {
            return HAL_TIMEOUT;
 8003306:	2303      	movs	r3, #3
 8003308:	f000 bd45 	b.w	8003d96 <HAL_RCC_OscConfig+0x100e>
 800330c:	2302      	movs	r3, #2
 800330e:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003312:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8003316:	fa93 f3a3 	rbit	r3, r3
 800331a:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 800331e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003322:	fab3 f383 	clz	r3, r3
 8003326:	b2db      	uxtb	r3, r3
 8003328:	2b3f      	cmp	r3, #63	@ 0x3f
 800332a:	d802      	bhi.n	8003332 <HAL_RCC_OscConfig+0x5aa>
 800332c:	4b2e      	ldr	r3, [pc, #184]	@ (80033e8 <HAL_RCC_OscConfig+0x660>)
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	e013      	b.n	800335a <HAL_RCC_OscConfig+0x5d2>
 8003332:	2302      	movs	r3, #2
 8003334:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003338:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800333c:	fa93 f3a3 	rbit	r3, r3
 8003340:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8003344:	2302      	movs	r3, #2
 8003346:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 800334a:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800334e:	fa93 f3a3 	rbit	r3, r3
 8003352:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8003356:	4b24      	ldr	r3, [pc, #144]	@ (80033e8 <HAL_RCC_OscConfig+0x660>)
 8003358:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800335a:	2202      	movs	r2, #2
 800335c:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 8003360:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8003364:	fa92 f2a2 	rbit	r2, r2
 8003368:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 800336c:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8003370:	fab2 f282 	clz	r2, r2
 8003374:	b2d2      	uxtb	r2, r2
 8003376:	f042 0220 	orr.w	r2, r2, #32
 800337a:	b2d2      	uxtb	r2, r2
 800337c:	f002 021f 	and.w	r2, r2, #31
 8003380:	2101      	movs	r1, #1
 8003382:	fa01 f202 	lsl.w	r2, r1, r2
 8003386:	4013      	ands	r3, r2
 8003388:	2b00      	cmp	r3, #0
 800338a:	d1b4      	bne.n	80032f6 <HAL_RCC_OscConfig+0x56e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800338c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003390:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	f003 0308 	and.w	r3, r3, #8
 800339c:	2b00      	cmp	r3, #0
 800339e:	f000 8115 	beq.w	80035cc <HAL_RCC_OscConfig+0x844>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80033a2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80033a6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	699b      	ldr	r3, [r3, #24]
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d07e      	beq.n	80034b0 <HAL_RCC_OscConfig+0x728>
 80033b2:	2301      	movs	r3, #1
 80033b4:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033b8:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80033bc:	fa93 f3a3 	rbit	r3, r3
 80033c0:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 80033c4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80033c8:	fab3 f383 	clz	r3, r3
 80033cc:	b2db      	uxtb	r3, r3
 80033ce:	461a      	mov	r2, r3
 80033d0:	4b06      	ldr	r3, [pc, #24]	@ (80033ec <HAL_RCC_OscConfig+0x664>)
 80033d2:	4413      	add	r3, r2
 80033d4:	009b      	lsls	r3, r3, #2
 80033d6:	461a      	mov	r2, r3
 80033d8:	2301      	movs	r3, #1
 80033da:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80033dc:	f7fe fae2 	bl	80019a4 <HAL_GetTick>
 80033e0:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80033e4:	e00f      	b.n	8003406 <HAL_RCC_OscConfig+0x67e>
 80033e6:	bf00      	nop
 80033e8:	40021000 	.word	0x40021000
 80033ec:	10908120 	.word	0x10908120
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80033f0:	f7fe fad8 	bl	80019a4 <HAL_GetTick>
 80033f4:	4602      	mov	r2, r0
 80033f6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80033fa:	1ad3      	subs	r3, r2, r3
 80033fc:	2b02      	cmp	r3, #2
 80033fe:	d902      	bls.n	8003406 <HAL_RCC_OscConfig+0x67e>
        {
          return HAL_TIMEOUT;
 8003400:	2303      	movs	r3, #3
 8003402:	f000 bcc8 	b.w	8003d96 <HAL_RCC_OscConfig+0x100e>
 8003406:	2302      	movs	r3, #2
 8003408:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800340c:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8003410:	fa93 f3a3 	rbit	r3, r3
 8003414:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8003418:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800341c:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8003420:	2202      	movs	r2, #2
 8003422:	601a      	str	r2, [r3, #0]
 8003424:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003428:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	fa93 f2a3 	rbit	r2, r3
 8003432:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003436:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800343a:	601a      	str	r2, [r3, #0]
 800343c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003440:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8003444:	2202      	movs	r2, #2
 8003446:	601a      	str	r2, [r3, #0]
 8003448:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800344c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	fa93 f2a3 	rbit	r2, r3
 8003456:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800345a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800345e:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003460:	4bb0      	ldr	r3, [pc, #704]	@ (8003724 <HAL_RCC_OscConfig+0x99c>)
 8003462:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003464:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003468:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 800346c:	2102      	movs	r1, #2
 800346e:	6019      	str	r1, [r3, #0]
 8003470:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003474:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	fa93 f1a3 	rbit	r1, r3
 800347e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003482:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8003486:	6019      	str	r1, [r3, #0]
  return result;
 8003488:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800348c:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	fab3 f383 	clz	r3, r3
 8003496:	b2db      	uxtb	r3, r3
 8003498:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800349c:	b2db      	uxtb	r3, r3
 800349e:	f003 031f 	and.w	r3, r3, #31
 80034a2:	2101      	movs	r1, #1
 80034a4:	fa01 f303 	lsl.w	r3, r1, r3
 80034a8:	4013      	ands	r3, r2
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d0a0      	beq.n	80033f0 <HAL_RCC_OscConfig+0x668>
 80034ae:	e08d      	b.n	80035cc <HAL_RCC_OscConfig+0x844>
 80034b0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80034b4:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80034b8:	2201      	movs	r2, #1
 80034ba:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034bc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80034c0:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	fa93 f2a3 	rbit	r2, r3
 80034ca:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80034ce:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80034d2:	601a      	str	r2, [r3, #0]
  return result;
 80034d4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80034d8:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80034dc:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80034de:	fab3 f383 	clz	r3, r3
 80034e2:	b2db      	uxtb	r3, r3
 80034e4:	461a      	mov	r2, r3
 80034e6:	4b90      	ldr	r3, [pc, #576]	@ (8003728 <HAL_RCC_OscConfig+0x9a0>)
 80034e8:	4413      	add	r3, r2
 80034ea:	009b      	lsls	r3, r3, #2
 80034ec:	461a      	mov	r2, r3
 80034ee:	2300      	movs	r3, #0
 80034f0:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80034f2:	f7fe fa57 	bl	80019a4 <HAL_GetTick>
 80034f6:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80034fa:	e00a      	b.n	8003512 <HAL_RCC_OscConfig+0x78a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80034fc:	f7fe fa52 	bl	80019a4 <HAL_GetTick>
 8003500:	4602      	mov	r2, r0
 8003502:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003506:	1ad3      	subs	r3, r2, r3
 8003508:	2b02      	cmp	r3, #2
 800350a:	d902      	bls.n	8003512 <HAL_RCC_OscConfig+0x78a>
        {
          return HAL_TIMEOUT;
 800350c:	2303      	movs	r3, #3
 800350e:	f000 bc42 	b.w	8003d96 <HAL_RCC_OscConfig+0x100e>
 8003512:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003516:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800351a:	2202      	movs	r2, #2
 800351c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800351e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003522:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	fa93 f2a3 	rbit	r2, r3
 800352c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003530:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8003534:	601a      	str	r2, [r3, #0]
 8003536:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800353a:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800353e:	2202      	movs	r2, #2
 8003540:	601a      	str	r2, [r3, #0]
 8003542:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003546:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	fa93 f2a3 	rbit	r2, r3
 8003550:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003554:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8003558:	601a      	str	r2, [r3, #0]
 800355a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800355e:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8003562:	2202      	movs	r2, #2
 8003564:	601a      	str	r2, [r3, #0]
 8003566:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800356a:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	fa93 f2a3 	rbit	r2, r3
 8003574:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003578:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800357c:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800357e:	4b69      	ldr	r3, [pc, #420]	@ (8003724 <HAL_RCC_OscConfig+0x99c>)
 8003580:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003582:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003586:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800358a:	2102      	movs	r1, #2
 800358c:	6019      	str	r1, [r3, #0]
 800358e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003592:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	fa93 f1a3 	rbit	r1, r3
 800359c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80035a0:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80035a4:	6019      	str	r1, [r3, #0]
  return result;
 80035a6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80035aa:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	fab3 f383 	clz	r3, r3
 80035b4:	b2db      	uxtb	r3, r3
 80035b6:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80035ba:	b2db      	uxtb	r3, r3
 80035bc:	f003 031f 	and.w	r3, r3, #31
 80035c0:	2101      	movs	r1, #1
 80035c2:	fa01 f303 	lsl.w	r3, r1, r3
 80035c6:	4013      	ands	r3, r2
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d197      	bne.n	80034fc <HAL_RCC_OscConfig+0x774>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80035cc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80035d0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	f003 0304 	and.w	r3, r3, #4
 80035dc:	2b00      	cmp	r3, #0
 80035de:	f000 819e 	beq.w	800391e <HAL_RCC_OscConfig+0xb96>
  {
    FlagStatus       pwrclkchanged = RESET;
 80035e2:	2300      	movs	r3, #0
 80035e4:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80035e8:	4b4e      	ldr	r3, [pc, #312]	@ (8003724 <HAL_RCC_OscConfig+0x99c>)
 80035ea:	69db      	ldr	r3, [r3, #28]
 80035ec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d116      	bne.n	8003622 <HAL_RCC_OscConfig+0x89a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80035f4:	4b4b      	ldr	r3, [pc, #300]	@ (8003724 <HAL_RCC_OscConfig+0x99c>)
 80035f6:	69db      	ldr	r3, [r3, #28]
 80035f8:	4a4a      	ldr	r2, [pc, #296]	@ (8003724 <HAL_RCC_OscConfig+0x99c>)
 80035fa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80035fe:	61d3      	str	r3, [r2, #28]
 8003600:	4b48      	ldr	r3, [pc, #288]	@ (8003724 <HAL_RCC_OscConfig+0x99c>)
 8003602:	69db      	ldr	r3, [r3, #28]
 8003604:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8003608:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800360c:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8003610:	601a      	str	r2, [r3, #0]
 8003612:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003616:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 800361a:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 800361c:	2301      	movs	r3, #1
 800361e:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003622:	4b42      	ldr	r3, [pc, #264]	@ (800372c <HAL_RCC_OscConfig+0x9a4>)
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800362a:	2b00      	cmp	r3, #0
 800362c:	d11a      	bne.n	8003664 <HAL_RCC_OscConfig+0x8dc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800362e:	4b3f      	ldr	r3, [pc, #252]	@ (800372c <HAL_RCC_OscConfig+0x9a4>)
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	4a3e      	ldr	r2, [pc, #248]	@ (800372c <HAL_RCC_OscConfig+0x9a4>)
 8003634:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003638:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800363a:	f7fe f9b3 	bl	80019a4 <HAL_GetTick>
 800363e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003642:	e009      	b.n	8003658 <HAL_RCC_OscConfig+0x8d0>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003644:	f7fe f9ae 	bl	80019a4 <HAL_GetTick>
 8003648:	4602      	mov	r2, r0
 800364a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800364e:	1ad3      	subs	r3, r2, r3
 8003650:	2b64      	cmp	r3, #100	@ 0x64
 8003652:	d901      	bls.n	8003658 <HAL_RCC_OscConfig+0x8d0>
        {
          return HAL_TIMEOUT;
 8003654:	2303      	movs	r3, #3
 8003656:	e39e      	b.n	8003d96 <HAL_RCC_OscConfig+0x100e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003658:	4b34      	ldr	r3, [pc, #208]	@ (800372c <HAL_RCC_OscConfig+0x9a4>)
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003660:	2b00      	cmp	r3, #0
 8003662:	d0ef      	beq.n	8003644 <HAL_RCC_OscConfig+0x8bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003664:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003668:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	68db      	ldr	r3, [r3, #12]
 8003670:	2b01      	cmp	r3, #1
 8003672:	d106      	bne.n	8003682 <HAL_RCC_OscConfig+0x8fa>
 8003674:	4b2b      	ldr	r3, [pc, #172]	@ (8003724 <HAL_RCC_OscConfig+0x99c>)
 8003676:	6a1b      	ldr	r3, [r3, #32]
 8003678:	4a2a      	ldr	r2, [pc, #168]	@ (8003724 <HAL_RCC_OscConfig+0x99c>)
 800367a:	f043 0301 	orr.w	r3, r3, #1
 800367e:	6213      	str	r3, [r2, #32]
 8003680:	e035      	b.n	80036ee <HAL_RCC_OscConfig+0x966>
 8003682:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003686:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	68db      	ldr	r3, [r3, #12]
 800368e:	2b00      	cmp	r3, #0
 8003690:	d10c      	bne.n	80036ac <HAL_RCC_OscConfig+0x924>
 8003692:	4b24      	ldr	r3, [pc, #144]	@ (8003724 <HAL_RCC_OscConfig+0x99c>)
 8003694:	6a1b      	ldr	r3, [r3, #32]
 8003696:	4a23      	ldr	r2, [pc, #140]	@ (8003724 <HAL_RCC_OscConfig+0x99c>)
 8003698:	f023 0301 	bic.w	r3, r3, #1
 800369c:	6213      	str	r3, [r2, #32]
 800369e:	4b21      	ldr	r3, [pc, #132]	@ (8003724 <HAL_RCC_OscConfig+0x99c>)
 80036a0:	6a1b      	ldr	r3, [r3, #32]
 80036a2:	4a20      	ldr	r2, [pc, #128]	@ (8003724 <HAL_RCC_OscConfig+0x99c>)
 80036a4:	f023 0304 	bic.w	r3, r3, #4
 80036a8:	6213      	str	r3, [r2, #32]
 80036aa:	e020      	b.n	80036ee <HAL_RCC_OscConfig+0x966>
 80036ac:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80036b0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	68db      	ldr	r3, [r3, #12]
 80036b8:	2b05      	cmp	r3, #5
 80036ba:	d10c      	bne.n	80036d6 <HAL_RCC_OscConfig+0x94e>
 80036bc:	4b19      	ldr	r3, [pc, #100]	@ (8003724 <HAL_RCC_OscConfig+0x99c>)
 80036be:	6a1b      	ldr	r3, [r3, #32]
 80036c0:	4a18      	ldr	r2, [pc, #96]	@ (8003724 <HAL_RCC_OscConfig+0x99c>)
 80036c2:	f043 0304 	orr.w	r3, r3, #4
 80036c6:	6213      	str	r3, [r2, #32]
 80036c8:	4b16      	ldr	r3, [pc, #88]	@ (8003724 <HAL_RCC_OscConfig+0x99c>)
 80036ca:	6a1b      	ldr	r3, [r3, #32]
 80036cc:	4a15      	ldr	r2, [pc, #84]	@ (8003724 <HAL_RCC_OscConfig+0x99c>)
 80036ce:	f043 0301 	orr.w	r3, r3, #1
 80036d2:	6213      	str	r3, [r2, #32]
 80036d4:	e00b      	b.n	80036ee <HAL_RCC_OscConfig+0x966>
 80036d6:	4b13      	ldr	r3, [pc, #76]	@ (8003724 <HAL_RCC_OscConfig+0x99c>)
 80036d8:	6a1b      	ldr	r3, [r3, #32]
 80036da:	4a12      	ldr	r2, [pc, #72]	@ (8003724 <HAL_RCC_OscConfig+0x99c>)
 80036dc:	f023 0301 	bic.w	r3, r3, #1
 80036e0:	6213      	str	r3, [r2, #32]
 80036e2:	4b10      	ldr	r3, [pc, #64]	@ (8003724 <HAL_RCC_OscConfig+0x99c>)
 80036e4:	6a1b      	ldr	r3, [r3, #32]
 80036e6:	4a0f      	ldr	r2, [pc, #60]	@ (8003724 <HAL_RCC_OscConfig+0x99c>)
 80036e8:	f023 0304 	bic.w	r3, r3, #4
 80036ec:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80036ee:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80036f2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	68db      	ldr	r3, [r3, #12]
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	f000 8087 	beq.w	800380e <HAL_RCC_OscConfig+0xa86>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003700:	f7fe f950 	bl	80019a4 <HAL_GetTick>
 8003704:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003708:	e012      	b.n	8003730 <HAL_RCC_OscConfig+0x9a8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800370a:	f7fe f94b 	bl	80019a4 <HAL_GetTick>
 800370e:	4602      	mov	r2, r0
 8003710:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003714:	1ad3      	subs	r3, r2, r3
 8003716:	f241 3288 	movw	r2, #5000	@ 0x1388
 800371a:	4293      	cmp	r3, r2
 800371c:	d908      	bls.n	8003730 <HAL_RCC_OscConfig+0x9a8>
        {
          return HAL_TIMEOUT;
 800371e:	2303      	movs	r3, #3
 8003720:	e339      	b.n	8003d96 <HAL_RCC_OscConfig+0x100e>
 8003722:	bf00      	nop
 8003724:	40021000 	.word	0x40021000
 8003728:	10908120 	.word	0x10908120
 800372c:	40007000 	.word	0x40007000
 8003730:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003734:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8003738:	2202      	movs	r2, #2
 800373a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800373c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003740:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	fa93 f2a3 	rbit	r2, r3
 800374a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800374e:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8003752:	601a      	str	r2, [r3, #0]
 8003754:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003758:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 800375c:	2202      	movs	r2, #2
 800375e:	601a      	str	r2, [r3, #0]
 8003760:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003764:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	fa93 f2a3 	rbit	r2, r3
 800376e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003772:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8003776:	601a      	str	r2, [r3, #0]
  return result;
 8003778:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800377c:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8003780:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003782:	fab3 f383 	clz	r3, r3
 8003786:	b2db      	uxtb	r3, r3
 8003788:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 800378c:	b2db      	uxtb	r3, r3
 800378e:	2b00      	cmp	r3, #0
 8003790:	d102      	bne.n	8003798 <HAL_RCC_OscConfig+0xa10>
 8003792:	4b98      	ldr	r3, [pc, #608]	@ (80039f4 <HAL_RCC_OscConfig+0xc6c>)
 8003794:	6a1b      	ldr	r3, [r3, #32]
 8003796:	e013      	b.n	80037c0 <HAL_RCC_OscConfig+0xa38>
 8003798:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800379c:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 80037a0:	2202      	movs	r2, #2
 80037a2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037a4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80037a8:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	fa93 f2a3 	rbit	r2, r3
 80037b2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80037b6:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 80037ba:	601a      	str	r2, [r3, #0]
 80037bc:	4b8d      	ldr	r3, [pc, #564]	@ (80039f4 <HAL_RCC_OscConfig+0xc6c>)
 80037be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037c0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80037c4:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 80037c8:	2102      	movs	r1, #2
 80037ca:	6011      	str	r1, [r2, #0]
 80037cc:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80037d0:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 80037d4:	6812      	ldr	r2, [r2, #0]
 80037d6:	fa92 f1a2 	rbit	r1, r2
 80037da:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80037de:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 80037e2:	6011      	str	r1, [r2, #0]
  return result;
 80037e4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80037e8:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 80037ec:	6812      	ldr	r2, [r2, #0]
 80037ee:	fab2 f282 	clz	r2, r2
 80037f2:	b2d2      	uxtb	r2, r2
 80037f4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80037f8:	b2d2      	uxtb	r2, r2
 80037fa:	f002 021f 	and.w	r2, r2, #31
 80037fe:	2101      	movs	r1, #1
 8003800:	fa01 f202 	lsl.w	r2, r1, r2
 8003804:	4013      	ands	r3, r2
 8003806:	2b00      	cmp	r3, #0
 8003808:	f43f af7f 	beq.w	800370a <HAL_RCC_OscConfig+0x982>
 800380c:	e07d      	b.n	800390a <HAL_RCC_OscConfig+0xb82>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800380e:	f7fe f8c9 	bl	80019a4 <HAL_GetTick>
 8003812:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003816:	e00b      	b.n	8003830 <HAL_RCC_OscConfig+0xaa8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003818:	f7fe f8c4 	bl	80019a4 <HAL_GetTick>
 800381c:	4602      	mov	r2, r0
 800381e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003822:	1ad3      	subs	r3, r2, r3
 8003824:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003828:	4293      	cmp	r3, r2
 800382a:	d901      	bls.n	8003830 <HAL_RCC_OscConfig+0xaa8>
        {
          return HAL_TIMEOUT;
 800382c:	2303      	movs	r3, #3
 800382e:	e2b2      	b.n	8003d96 <HAL_RCC_OscConfig+0x100e>
 8003830:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003834:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8003838:	2202      	movs	r2, #2
 800383a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800383c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003840:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	fa93 f2a3 	rbit	r2, r3
 800384a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800384e:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8003852:	601a      	str	r2, [r3, #0]
 8003854:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003858:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 800385c:	2202      	movs	r2, #2
 800385e:	601a      	str	r2, [r3, #0]
 8003860:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003864:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	fa93 f2a3 	rbit	r2, r3
 800386e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003872:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8003876:	601a      	str	r2, [r3, #0]
  return result;
 8003878:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800387c:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8003880:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003882:	fab3 f383 	clz	r3, r3
 8003886:	b2db      	uxtb	r3, r3
 8003888:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 800388c:	b2db      	uxtb	r3, r3
 800388e:	2b00      	cmp	r3, #0
 8003890:	d102      	bne.n	8003898 <HAL_RCC_OscConfig+0xb10>
 8003892:	4b58      	ldr	r3, [pc, #352]	@ (80039f4 <HAL_RCC_OscConfig+0xc6c>)
 8003894:	6a1b      	ldr	r3, [r3, #32]
 8003896:	e013      	b.n	80038c0 <HAL_RCC_OscConfig+0xb38>
 8003898:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800389c:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 80038a0:	2202      	movs	r2, #2
 80038a2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038a4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80038a8:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	fa93 f2a3 	rbit	r2, r3
 80038b2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80038b6:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80038ba:	601a      	str	r2, [r3, #0]
 80038bc:	4b4d      	ldr	r3, [pc, #308]	@ (80039f4 <HAL_RCC_OscConfig+0xc6c>)
 80038be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038c0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80038c4:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 80038c8:	2102      	movs	r1, #2
 80038ca:	6011      	str	r1, [r2, #0]
 80038cc:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80038d0:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 80038d4:	6812      	ldr	r2, [r2, #0]
 80038d6:	fa92 f1a2 	rbit	r1, r2
 80038da:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80038de:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 80038e2:	6011      	str	r1, [r2, #0]
  return result;
 80038e4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80038e8:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 80038ec:	6812      	ldr	r2, [r2, #0]
 80038ee:	fab2 f282 	clz	r2, r2
 80038f2:	b2d2      	uxtb	r2, r2
 80038f4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80038f8:	b2d2      	uxtb	r2, r2
 80038fa:	f002 021f 	and.w	r2, r2, #31
 80038fe:	2101      	movs	r1, #1
 8003900:	fa01 f202 	lsl.w	r2, r1, r2
 8003904:	4013      	ands	r3, r2
 8003906:	2b00      	cmp	r3, #0
 8003908:	d186      	bne.n	8003818 <HAL_RCC_OscConfig+0xa90>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800390a:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 800390e:	2b01      	cmp	r3, #1
 8003910:	d105      	bne.n	800391e <HAL_RCC_OscConfig+0xb96>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003912:	4b38      	ldr	r3, [pc, #224]	@ (80039f4 <HAL_RCC_OscConfig+0xc6c>)
 8003914:	69db      	ldr	r3, [r3, #28]
 8003916:	4a37      	ldr	r2, [pc, #220]	@ (80039f4 <HAL_RCC_OscConfig+0xc6c>)
 8003918:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800391c:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800391e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003922:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	69db      	ldr	r3, [r3, #28]
 800392a:	2b00      	cmp	r3, #0
 800392c:	f000 8232 	beq.w	8003d94 <HAL_RCC_OscConfig+0x100c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003930:	4b30      	ldr	r3, [pc, #192]	@ (80039f4 <HAL_RCC_OscConfig+0xc6c>)
 8003932:	685b      	ldr	r3, [r3, #4]
 8003934:	f003 030c 	and.w	r3, r3, #12
 8003938:	2b08      	cmp	r3, #8
 800393a:	f000 8201 	beq.w	8003d40 <HAL_RCC_OscConfig+0xfb8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800393e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003942:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	69db      	ldr	r3, [r3, #28]
 800394a:	2b02      	cmp	r3, #2
 800394c:	f040 8157 	bne.w	8003bfe <HAL_RCC_OscConfig+0xe76>
 8003950:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003954:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8003958:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800395c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800395e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003962:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	fa93 f2a3 	rbit	r2, r3
 800396c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003970:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8003974:	601a      	str	r2, [r3, #0]
  return result;
 8003976:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800397a:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 800397e:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003980:	fab3 f383 	clz	r3, r3
 8003984:	b2db      	uxtb	r3, r3
 8003986:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800398a:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800398e:	009b      	lsls	r3, r3, #2
 8003990:	461a      	mov	r2, r3
 8003992:	2300      	movs	r3, #0
 8003994:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003996:	f7fe f805 	bl	80019a4 <HAL_GetTick>
 800399a:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800399e:	e009      	b.n	80039b4 <HAL_RCC_OscConfig+0xc2c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80039a0:	f7fe f800 	bl	80019a4 <HAL_GetTick>
 80039a4:	4602      	mov	r2, r0
 80039a6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80039aa:	1ad3      	subs	r3, r2, r3
 80039ac:	2b02      	cmp	r3, #2
 80039ae:	d901      	bls.n	80039b4 <HAL_RCC_OscConfig+0xc2c>
          {
            return HAL_TIMEOUT;
 80039b0:	2303      	movs	r3, #3
 80039b2:	e1f0      	b.n	8003d96 <HAL_RCC_OscConfig+0x100e>
 80039b4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80039b8:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 80039bc:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80039c0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039c2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80039c6:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	fa93 f2a3 	rbit	r2, r3
 80039d0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80039d4:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 80039d8:	601a      	str	r2, [r3, #0]
  return result;
 80039da:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80039de:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 80039e2:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80039e4:	fab3 f383 	clz	r3, r3
 80039e8:	b2db      	uxtb	r3, r3
 80039ea:	2b3f      	cmp	r3, #63	@ 0x3f
 80039ec:	d804      	bhi.n	80039f8 <HAL_RCC_OscConfig+0xc70>
 80039ee:	4b01      	ldr	r3, [pc, #4]	@ (80039f4 <HAL_RCC_OscConfig+0xc6c>)
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	e029      	b.n	8003a48 <HAL_RCC_OscConfig+0xcc0>
 80039f4:	40021000 	.word	0x40021000
 80039f8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80039fc:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8003a00:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003a04:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a06:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a0a:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	fa93 f2a3 	rbit	r2, r3
 8003a14:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a18:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8003a1c:	601a      	str	r2, [r3, #0]
 8003a1e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a22:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8003a26:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003a2a:	601a      	str	r2, [r3, #0]
 8003a2c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a30:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	fa93 f2a3 	rbit	r2, r3
 8003a3a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a3e:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8003a42:	601a      	str	r2, [r3, #0]
 8003a44:	4bc3      	ldr	r3, [pc, #780]	@ (8003d54 <HAL_RCC_OscConfig+0xfcc>)
 8003a46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a48:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003a4c:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8003a50:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8003a54:	6011      	str	r1, [r2, #0]
 8003a56:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003a5a:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8003a5e:	6812      	ldr	r2, [r2, #0]
 8003a60:	fa92 f1a2 	rbit	r1, r2
 8003a64:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003a68:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8003a6c:	6011      	str	r1, [r2, #0]
  return result;
 8003a6e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003a72:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8003a76:	6812      	ldr	r2, [r2, #0]
 8003a78:	fab2 f282 	clz	r2, r2
 8003a7c:	b2d2      	uxtb	r2, r2
 8003a7e:	f042 0220 	orr.w	r2, r2, #32
 8003a82:	b2d2      	uxtb	r2, r2
 8003a84:	f002 021f 	and.w	r2, r2, #31
 8003a88:	2101      	movs	r1, #1
 8003a8a:	fa01 f202 	lsl.w	r2, r1, r2
 8003a8e:	4013      	ands	r3, r2
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d185      	bne.n	80039a0 <HAL_RCC_OscConfig+0xc18>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003a94:	4baf      	ldr	r3, [pc, #700]	@ (8003d54 <HAL_RCC_OscConfig+0xfcc>)
 8003a96:	685b      	ldr	r3, [r3, #4]
 8003a98:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003a9c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003aa0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8003aa8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003aac:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	6a1b      	ldr	r3, [r3, #32]
 8003ab4:	430b      	orrs	r3, r1
 8003ab6:	49a7      	ldr	r1, [pc, #668]	@ (8003d54 <HAL_RCC_OscConfig+0xfcc>)
 8003ab8:	4313      	orrs	r3, r2
 8003aba:	604b      	str	r3, [r1, #4]
 8003abc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ac0:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8003ac4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8003ac8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003aca:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ace:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	fa93 f2a3 	rbit	r2, r3
 8003ad8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003adc:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8003ae0:	601a      	str	r2, [r3, #0]
  return result;
 8003ae2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ae6:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8003aea:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003aec:	fab3 f383 	clz	r3, r3
 8003af0:	b2db      	uxtb	r3, r3
 8003af2:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003af6:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003afa:	009b      	lsls	r3, r3, #2
 8003afc:	461a      	mov	r2, r3
 8003afe:	2301      	movs	r3, #1
 8003b00:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b02:	f7fd ff4f 	bl	80019a4 <HAL_GetTick>
 8003b06:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003b0a:	e009      	b.n	8003b20 <HAL_RCC_OscConfig+0xd98>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003b0c:	f7fd ff4a 	bl	80019a4 <HAL_GetTick>
 8003b10:	4602      	mov	r2, r0
 8003b12:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003b16:	1ad3      	subs	r3, r2, r3
 8003b18:	2b02      	cmp	r3, #2
 8003b1a:	d901      	bls.n	8003b20 <HAL_RCC_OscConfig+0xd98>
          {
            return HAL_TIMEOUT;
 8003b1c:	2303      	movs	r3, #3
 8003b1e:	e13a      	b.n	8003d96 <HAL_RCC_OscConfig+0x100e>
 8003b20:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b24:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8003b28:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003b2c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b2e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b32:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	fa93 f2a3 	rbit	r2, r3
 8003b3c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b40:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8003b44:	601a      	str	r2, [r3, #0]
  return result;
 8003b46:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b4a:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8003b4e:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003b50:	fab3 f383 	clz	r3, r3
 8003b54:	b2db      	uxtb	r3, r3
 8003b56:	2b3f      	cmp	r3, #63	@ 0x3f
 8003b58:	d802      	bhi.n	8003b60 <HAL_RCC_OscConfig+0xdd8>
 8003b5a:	4b7e      	ldr	r3, [pc, #504]	@ (8003d54 <HAL_RCC_OscConfig+0xfcc>)
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	e027      	b.n	8003bb0 <HAL_RCC_OscConfig+0xe28>
 8003b60:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b64:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8003b68:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003b6c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b6e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b72:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	fa93 f2a3 	rbit	r2, r3
 8003b7c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b80:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8003b84:	601a      	str	r2, [r3, #0]
 8003b86:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b8a:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8003b8e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003b92:	601a      	str	r2, [r3, #0]
 8003b94:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b98:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	fa93 f2a3 	rbit	r2, r3
 8003ba2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ba6:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8003baa:	601a      	str	r2, [r3, #0]
 8003bac:	4b69      	ldr	r3, [pc, #420]	@ (8003d54 <HAL_RCC_OscConfig+0xfcc>)
 8003bae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bb0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003bb4:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8003bb8:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8003bbc:	6011      	str	r1, [r2, #0]
 8003bbe:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003bc2:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8003bc6:	6812      	ldr	r2, [r2, #0]
 8003bc8:	fa92 f1a2 	rbit	r1, r2
 8003bcc:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003bd0:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8003bd4:	6011      	str	r1, [r2, #0]
  return result;
 8003bd6:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003bda:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8003bde:	6812      	ldr	r2, [r2, #0]
 8003be0:	fab2 f282 	clz	r2, r2
 8003be4:	b2d2      	uxtb	r2, r2
 8003be6:	f042 0220 	orr.w	r2, r2, #32
 8003bea:	b2d2      	uxtb	r2, r2
 8003bec:	f002 021f 	and.w	r2, r2, #31
 8003bf0:	2101      	movs	r1, #1
 8003bf2:	fa01 f202 	lsl.w	r2, r1, r2
 8003bf6:	4013      	ands	r3, r2
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d087      	beq.n	8003b0c <HAL_RCC_OscConfig+0xd84>
 8003bfc:	e0ca      	b.n	8003d94 <HAL_RCC_OscConfig+0x100c>
 8003bfe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c02:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8003c06:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8003c0a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c0c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c10:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	fa93 f2a3 	rbit	r2, r3
 8003c1a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c1e:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8003c22:	601a      	str	r2, [r3, #0]
  return result;
 8003c24:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c28:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8003c2c:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c2e:	fab3 f383 	clz	r3, r3
 8003c32:	b2db      	uxtb	r3, r3
 8003c34:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003c38:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003c3c:	009b      	lsls	r3, r3, #2
 8003c3e:	461a      	mov	r2, r3
 8003c40:	2300      	movs	r3, #0
 8003c42:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c44:	f7fd feae 	bl	80019a4 <HAL_GetTick>
 8003c48:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003c4c:	e009      	b.n	8003c62 <HAL_RCC_OscConfig+0xeda>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003c4e:	f7fd fea9 	bl	80019a4 <HAL_GetTick>
 8003c52:	4602      	mov	r2, r0
 8003c54:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003c58:	1ad3      	subs	r3, r2, r3
 8003c5a:	2b02      	cmp	r3, #2
 8003c5c:	d901      	bls.n	8003c62 <HAL_RCC_OscConfig+0xeda>
          {
            return HAL_TIMEOUT;
 8003c5e:	2303      	movs	r3, #3
 8003c60:	e099      	b.n	8003d96 <HAL_RCC_OscConfig+0x100e>
 8003c62:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c66:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8003c6a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003c6e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c70:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c74:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	fa93 f2a3 	rbit	r2, r3
 8003c7e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c82:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8003c86:	601a      	str	r2, [r3, #0]
  return result;
 8003c88:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c8c:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8003c90:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003c92:	fab3 f383 	clz	r3, r3
 8003c96:	b2db      	uxtb	r3, r3
 8003c98:	2b3f      	cmp	r3, #63	@ 0x3f
 8003c9a:	d802      	bhi.n	8003ca2 <HAL_RCC_OscConfig+0xf1a>
 8003c9c:	4b2d      	ldr	r3, [pc, #180]	@ (8003d54 <HAL_RCC_OscConfig+0xfcc>)
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	e027      	b.n	8003cf2 <HAL_RCC_OscConfig+0xf6a>
 8003ca2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ca6:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8003caa:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003cae:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cb0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003cb4:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	fa93 f2a3 	rbit	r2, r3
 8003cbe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003cc2:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8003cc6:	601a      	str	r2, [r3, #0]
 8003cc8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ccc:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8003cd0:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003cd4:	601a      	str	r2, [r3, #0]
 8003cd6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003cda:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	fa93 f2a3 	rbit	r2, r3
 8003ce4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ce8:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8003cec:	601a      	str	r2, [r3, #0]
 8003cee:	4b19      	ldr	r3, [pc, #100]	@ (8003d54 <HAL_RCC_OscConfig+0xfcc>)
 8003cf0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cf2:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003cf6:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8003cfa:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8003cfe:	6011      	str	r1, [r2, #0]
 8003d00:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003d04:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8003d08:	6812      	ldr	r2, [r2, #0]
 8003d0a:	fa92 f1a2 	rbit	r1, r2
 8003d0e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003d12:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8003d16:	6011      	str	r1, [r2, #0]
  return result;
 8003d18:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003d1c:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8003d20:	6812      	ldr	r2, [r2, #0]
 8003d22:	fab2 f282 	clz	r2, r2
 8003d26:	b2d2      	uxtb	r2, r2
 8003d28:	f042 0220 	orr.w	r2, r2, #32
 8003d2c:	b2d2      	uxtb	r2, r2
 8003d2e:	f002 021f 	and.w	r2, r2, #31
 8003d32:	2101      	movs	r1, #1
 8003d34:	fa01 f202 	lsl.w	r2, r1, r2
 8003d38:	4013      	ands	r3, r2
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d187      	bne.n	8003c4e <HAL_RCC_OscConfig+0xec6>
 8003d3e:	e029      	b.n	8003d94 <HAL_RCC_OscConfig+0x100c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003d40:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d44:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	69db      	ldr	r3, [r3, #28]
 8003d4c:	2b01      	cmp	r3, #1
 8003d4e:	d103      	bne.n	8003d58 <HAL_RCC_OscConfig+0xfd0>
      {
        return HAL_ERROR;
 8003d50:	2301      	movs	r3, #1
 8003d52:	e020      	b.n	8003d96 <HAL_RCC_OscConfig+0x100e>
 8003d54:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003d58:	4b11      	ldr	r3, [pc, #68]	@ (8003da0 <HAL_RCC_OscConfig+0x1018>)
 8003d5a:	685b      	ldr	r3, [r3, #4]
 8003d5c:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003d60:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8003d64:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003d68:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d6c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	6a1b      	ldr	r3, [r3, #32]
 8003d74:	429a      	cmp	r2, r3
 8003d76:	d10b      	bne.n	8003d90 <HAL_RCC_OscConfig+0x1008>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8003d78:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8003d7c:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003d80:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d84:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003d8c:	429a      	cmp	r2, r3
 8003d8e:	d001      	beq.n	8003d94 <HAL_RCC_OscConfig+0x100c>
#endif
        {
          return HAL_ERROR;
 8003d90:	2301      	movs	r3, #1
 8003d92:	e000      	b.n	8003d96 <HAL_RCC_OscConfig+0x100e>
        }
      }
    }
  }

  return HAL_OK;
 8003d94:	2300      	movs	r3, #0
}
 8003d96:	4618      	mov	r0, r3
 8003d98:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 8003d9c:	46bd      	mov	sp, r7
 8003d9e:	bd80      	pop	{r7, pc}
 8003da0:	40021000 	.word	0x40021000

08003da4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003da4:	b580      	push	{r7, lr}
 8003da6:	b09e      	sub	sp, #120	@ 0x78
 8003da8:	af00      	add	r7, sp, #0
 8003daa:	6078      	str	r0, [r7, #4]
 8003dac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8003dae:	2300      	movs	r3, #0
 8003db0:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d101      	bne.n	8003dbc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003db8:	2301      	movs	r3, #1
 8003dba:	e154      	b.n	8004066 <HAL_RCC_ClockConfig+0x2c2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003dbc:	4b89      	ldr	r3, [pc, #548]	@ (8003fe4 <HAL_RCC_ClockConfig+0x240>)
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	f003 0307 	and.w	r3, r3, #7
 8003dc4:	683a      	ldr	r2, [r7, #0]
 8003dc6:	429a      	cmp	r2, r3
 8003dc8:	d910      	bls.n	8003dec <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003dca:	4b86      	ldr	r3, [pc, #536]	@ (8003fe4 <HAL_RCC_ClockConfig+0x240>)
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	f023 0207 	bic.w	r2, r3, #7
 8003dd2:	4984      	ldr	r1, [pc, #528]	@ (8003fe4 <HAL_RCC_ClockConfig+0x240>)
 8003dd4:	683b      	ldr	r3, [r7, #0]
 8003dd6:	4313      	orrs	r3, r2
 8003dd8:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003dda:	4b82      	ldr	r3, [pc, #520]	@ (8003fe4 <HAL_RCC_ClockConfig+0x240>)
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f003 0307 	and.w	r3, r3, #7
 8003de2:	683a      	ldr	r2, [r7, #0]
 8003de4:	429a      	cmp	r2, r3
 8003de6:	d001      	beq.n	8003dec <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003de8:	2301      	movs	r3, #1
 8003dea:	e13c      	b.n	8004066 <HAL_RCC_ClockConfig+0x2c2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	f003 0302 	and.w	r3, r3, #2
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d008      	beq.n	8003e0a <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003df8:	4b7b      	ldr	r3, [pc, #492]	@ (8003fe8 <HAL_RCC_ClockConfig+0x244>)
 8003dfa:	685b      	ldr	r3, [r3, #4]
 8003dfc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	689b      	ldr	r3, [r3, #8]
 8003e04:	4978      	ldr	r1, [pc, #480]	@ (8003fe8 <HAL_RCC_ClockConfig+0x244>)
 8003e06:	4313      	orrs	r3, r2
 8003e08:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	f003 0301 	and.w	r3, r3, #1
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	f000 80cd 	beq.w	8003fb2 <HAL_RCC_ClockConfig+0x20e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	685b      	ldr	r3, [r3, #4]
 8003e1c:	2b01      	cmp	r3, #1
 8003e1e:	d137      	bne.n	8003e90 <HAL_RCC_ClockConfig+0xec>
 8003e20:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003e24:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e26:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003e28:	fa93 f3a3 	rbit	r3, r3
 8003e2c:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8003e2e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e30:	fab3 f383 	clz	r3, r3
 8003e34:	b2db      	uxtb	r3, r3
 8003e36:	2b3f      	cmp	r3, #63	@ 0x3f
 8003e38:	d802      	bhi.n	8003e40 <HAL_RCC_ClockConfig+0x9c>
 8003e3a:	4b6b      	ldr	r3, [pc, #428]	@ (8003fe8 <HAL_RCC_ClockConfig+0x244>)
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	e00f      	b.n	8003e60 <HAL_RCC_ClockConfig+0xbc>
 8003e40:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003e44:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e46:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003e48:	fa93 f3a3 	rbit	r3, r3
 8003e4c:	667b      	str	r3, [r7, #100]	@ 0x64
 8003e4e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003e52:	663b      	str	r3, [r7, #96]	@ 0x60
 8003e54:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003e56:	fa93 f3a3 	rbit	r3, r3
 8003e5a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003e5c:	4b62      	ldr	r3, [pc, #392]	@ (8003fe8 <HAL_RCC_ClockConfig+0x244>)
 8003e5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e60:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003e64:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003e66:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003e68:	fa92 f2a2 	rbit	r2, r2
 8003e6c:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 8003e6e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8003e70:	fab2 f282 	clz	r2, r2
 8003e74:	b2d2      	uxtb	r2, r2
 8003e76:	f042 0220 	orr.w	r2, r2, #32
 8003e7a:	b2d2      	uxtb	r2, r2
 8003e7c:	f002 021f 	and.w	r2, r2, #31
 8003e80:	2101      	movs	r1, #1
 8003e82:	fa01 f202 	lsl.w	r2, r1, r2
 8003e86:	4013      	ands	r3, r2
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d171      	bne.n	8003f70 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8003e8c:	2301      	movs	r3, #1
 8003e8e:	e0ea      	b.n	8004066 <HAL_RCC_ClockConfig+0x2c2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	685b      	ldr	r3, [r3, #4]
 8003e94:	2b02      	cmp	r3, #2
 8003e96:	d137      	bne.n	8003f08 <HAL_RCC_ClockConfig+0x164>
 8003e98:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003e9c:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e9e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003ea0:	fa93 f3a3 	rbit	r3, r3
 8003ea4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8003ea6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003ea8:	fab3 f383 	clz	r3, r3
 8003eac:	b2db      	uxtb	r3, r3
 8003eae:	2b3f      	cmp	r3, #63	@ 0x3f
 8003eb0:	d802      	bhi.n	8003eb8 <HAL_RCC_ClockConfig+0x114>
 8003eb2:	4b4d      	ldr	r3, [pc, #308]	@ (8003fe8 <HAL_RCC_ClockConfig+0x244>)
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	e00f      	b.n	8003ed8 <HAL_RCC_ClockConfig+0x134>
 8003eb8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003ebc:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ebe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003ec0:	fa93 f3a3 	rbit	r3, r3
 8003ec4:	647b      	str	r3, [r7, #68]	@ 0x44
 8003ec6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003eca:	643b      	str	r3, [r7, #64]	@ 0x40
 8003ecc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003ece:	fa93 f3a3 	rbit	r3, r3
 8003ed2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003ed4:	4b44      	ldr	r3, [pc, #272]	@ (8003fe8 <HAL_RCC_ClockConfig+0x244>)
 8003ed6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ed8:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003edc:	63ba      	str	r2, [r7, #56]	@ 0x38
 8003ede:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003ee0:	fa92 f2a2 	rbit	r2, r2
 8003ee4:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 8003ee6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003ee8:	fab2 f282 	clz	r2, r2
 8003eec:	b2d2      	uxtb	r2, r2
 8003eee:	f042 0220 	orr.w	r2, r2, #32
 8003ef2:	b2d2      	uxtb	r2, r2
 8003ef4:	f002 021f 	and.w	r2, r2, #31
 8003ef8:	2101      	movs	r1, #1
 8003efa:	fa01 f202 	lsl.w	r2, r1, r2
 8003efe:	4013      	ands	r3, r2
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d135      	bne.n	8003f70 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8003f04:	2301      	movs	r3, #1
 8003f06:	e0ae      	b.n	8004066 <HAL_RCC_ClockConfig+0x2c2>
 8003f08:	2302      	movs	r3, #2
 8003f0a:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f0e:	fa93 f3a3 	rbit	r3, r3
 8003f12:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8003f14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f16:	fab3 f383 	clz	r3, r3
 8003f1a:	b2db      	uxtb	r3, r3
 8003f1c:	2b3f      	cmp	r3, #63	@ 0x3f
 8003f1e:	d802      	bhi.n	8003f26 <HAL_RCC_ClockConfig+0x182>
 8003f20:	4b31      	ldr	r3, [pc, #196]	@ (8003fe8 <HAL_RCC_ClockConfig+0x244>)
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	e00d      	b.n	8003f42 <HAL_RCC_ClockConfig+0x19e>
 8003f26:	2302      	movs	r3, #2
 8003f28:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f2c:	fa93 f3a3 	rbit	r3, r3
 8003f30:	627b      	str	r3, [r7, #36]	@ 0x24
 8003f32:	2302      	movs	r3, #2
 8003f34:	623b      	str	r3, [r7, #32]
 8003f36:	6a3b      	ldr	r3, [r7, #32]
 8003f38:	fa93 f3a3 	rbit	r3, r3
 8003f3c:	61fb      	str	r3, [r7, #28]
 8003f3e:	4b2a      	ldr	r3, [pc, #168]	@ (8003fe8 <HAL_RCC_ClockConfig+0x244>)
 8003f40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f42:	2202      	movs	r2, #2
 8003f44:	61ba      	str	r2, [r7, #24]
 8003f46:	69ba      	ldr	r2, [r7, #24]
 8003f48:	fa92 f2a2 	rbit	r2, r2
 8003f4c:	617a      	str	r2, [r7, #20]
  return result;
 8003f4e:	697a      	ldr	r2, [r7, #20]
 8003f50:	fab2 f282 	clz	r2, r2
 8003f54:	b2d2      	uxtb	r2, r2
 8003f56:	f042 0220 	orr.w	r2, r2, #32
 8003f5a:	b2d2      	uxtb	r2, r2
 8003f5c:	f002 021f 	and.w	r2, r2, #31
 8003f60:	2101      	movs	r1, #1
 8003f62:	fa01 f202 	lsl.w	r2, r1, r2
 8003f66:	4013      	ands	r3, r2
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d101      	bne.n	8003f70 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8003f6c:	2301      	movs	r3, #1
 8003f6e:	e07a      	b.n	8004066 <HAL_RCC_ClockConfig+0x2c2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003f70:	4b1d      	ldr	r3, [pc, #116]	@ (8003fe8 <HAL_RCC_ClockConfig+0x244>)
 8003f72:	685b      	ldr	r3, [r3, #4]
 8003f74:	f023 0203 	bic.w	r2, r3, #3
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	685b      	ldr	r3, [r3, #4]
 8003f7c:	491a      	ldr	r1, [pc, #104]	@ (8003fe8 <HAL_RCC_ClockConfig+0x244>)
 8003f7e:	4313      	orrs	r3, r2
 8003f80:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003f82:	f7fd fd0f 	bl	80019a4 <HAL_GetTick>
 8003f86:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f88:	e00a      	b.n	8003fa0 <HAL_RCC_ClockConfig+0x1fc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f8a:	f7fd fd0b 	bl	80019a4 <HAL_GetTick>
 8003f8e:	4602      	mov	r2, r0
 8003f90:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003f92:	1ad3      	subs	r3, r2, r3
 8003f94:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f98:	4293      	cmp	r3, r2
 8003f9a:	d901      	bls.n	8003fa0 <HAL_RCC_ClockConfig+0x1fc>
      {
        return HAL_TIMEOUT;
 8003f9c:	2303      	movs	r3, #3
 8003f9e:	e062      	b.n	8004066 <HAL_RCC_ClockConfig+0x2c2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003fa0:	4b11      	ldr	r3, [pc, #68]	@ (8003fe8 <HAL_RCC_ClockConfig+0x244>)
 8003fa2:	685b      	ldr	r3, [r3, #4]
 8003fa4:	f003 020c 	and.w	r2, r3, #12
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	685b      	ldr	r3, [r3, #4]
 8003fac:	009b      	lsls	r3, r3, #2
 8003fae:	429a      	cmp	r2, r3
 8003fb0:	d1eb      	bne.n	8003f8a <HAL_RCC_ClockConfig+0x1e6>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003fb2:	4b0c      	ldr	r3, [pc, #48]	@ (8003fe4 <HAL_RCC_ClockConfig+0x240>)
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	f003 0307 	and.w	r3, r3, #7
 8003fba:	683a      	ldr	r2, [r7, #0]
 8003fbc:	429a      	cmp	r2, r3
 8003fbe:	d215      	bcs.n	8003fec <HAL_RCC_ClockConfig+0x248>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003fc0:	4b08      	ldr	r3, [pc, #32]	@ (8003fe4 <HAL_RCC_ClockConfig+0x240>)
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	f023 0207 	bic.w	r2, r3, #7
 8003fc8:	4906      	ldr	r1, [pc, #24]	@ (8003fe4 <HAL_RCC_ClockConfig+0x240>)
 8003fca:	683b      	ldr	r3, [r7, #0]
 8003fcc:	4313      	orrs	r3, r2
 8003fce:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003fd0:	4b04      	ldr	r3, [pc, #16]	@ (8003fe4 <HAL_RCC_ClockConfig+0x240>)
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	f003 0307 	and.w	r3, r3, #7
 8003fd8:	683a      	ldr	r2, [r7, #0]
 8003fda:	429a      	cmp	r2, r3
 8003fdc:	d006      	beq.n	8003fec <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8003fde:	2301      	movs	r3, #1
 8003fe0:	e041      	b.n	8004066 <HAL_RCC_ClockConfig+0x2c2>
 8003fe2:	bf00      	nop
 8003fe4:	40022000 	.word	0x40022000
 8003fe8:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	f003 0304 	and.w	r3, r3, #4
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d008      	beq.n	800400a <HAL_RCC_ClockConfig+0x266>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003ff8:	4b1d      	ldr	r3, [pc, #116]	@ (8004070 <HAL_RCC_ClockConfig+0x2cc>)
 8003ffa:	685b      	ldr	r3, [r3, #4]
 8003ffc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	68db      	ldr	r3, [r3, #12]
 8004004:	491a      	ldr	r1, [pc, #104]	@ (8004070 <HAL_RCC_ClockConfig+0x2cc>)
 8004006:	4313      	orrs	r3, r2
 8004008:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	f003 0308 	and.w	r3, r3, #8
 8004012:	2b00      	cmp	r3, #0
 8004014:	d009      	beq.n	800402a <HAL_RCC_ClockConfig+0x286>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004016:	4b16      	ldr	r3, [pc, #88]	@ (8004070 <HAL_RCC_ClockConfig+0x2cc>)
 8004018:	685b      	ldr	r3, [r3, #4]
 800401a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	691b      	ldr	r3, [r3, #16]
 8004022:	00db      	lsls	r3, r3, #3
 8004024:	4912      	ldr	r1, [pc, #72]	@ (8004070 <HAL_RCC_ClockConfig+0x2cc>)
 8004026:	4313      	orrs	r3, r2
 8004028:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800402a:	f000 f829 	bl	8004080 <HAL_RCC_GetSysClockFreq>
 800402e:	4601      	mov	r1, r0
 8004030:	4b0f      	ldr	r3, [pc, #60]	@ (8004070 <HAL_RCC_ClockConfig+0x2cc>)
 8004032:	685b      	ldr	r3, [r3, #4]
 8004034:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004038:	22f0      	movs	r2, #240	@ 0xf0
 800403a:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800403c:	693a      	ldr	r2, [r7, #16]
 800403e:	fa92 f2a2 	rbit	r2, r2
 8004042:	60fa      	str	r2, [r7, #12]
  return result;
 8004044:	68fa      	ldr	r2, [r7, #12]
 8004046:	fab2 f282 	clz	r2, r2
 800404a:	b2d2      	uxtb	r2, r2
 800404c:	40d3      	lsrs	r3, r2
 800404e:	4a09      	ldr	r2, [pc, #36]	@ (8004074 <HAL_RCC_ClockConfig+0x2d0>)
 8004050:	5cd3      	ldrb	r3, [r2, r3]
 8004052:	fa21 f303 	lsr.w	r3, r1, r3
 8004056:	4a08      	ldr	r2, [pc, #32]	@ (8004078 <HAL_RCC_ClockConfig+0x2d4>)
 8004058:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 800405a:	4b08      	ldr	r3, [pc, #32]	@ (800407c <HAL_RCC_ClockConfig+0x2d8>)
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	4618      	mov	r0, r3
 8004060:	f7fd fc5c 	bl	800191c <HAL_InitTick>
  
  return HAL_OK;
 8004064:	2300      	movs	r3, #0
}
 8004066:	4618      	mov	r0, r3
 8004068:	3778      	adds	r7, #120	@ 0x78
 800406a:	46bd      	mov	sp, r7
 800406c:	bd80      	pop	{r7, pc}
 800406e:	bf00      	nop
 8004070:	40021000 	.word	0x40021000
 8004074:	08009748 	.word	0x08009748
 8004078:	20000000 	.word	0x20000000
 800407c:	20000004 	.word	0x20000004

08004080 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004080:	b480      	push	{r7}
 8004082:	b087      	sub	sp, #28
 8004084:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004086:	2300      	movs	r3, #0
 8004088:	60fb      	str	r3, [r7, #12]
 800408a:	2300      	movs	r3, #0
 800408c:	60bb      	str	r3, [r7, #8]
 800408e:	2300      	movs	r3, #0
 8004090:	617b      	str	r3, [r7, #20]
 8004092:	2300      	movs	r3, #0
 8004094:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004096:	2300      	movs	r3, #0
 8004098:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 800409a:	4b1e      	ldr	r3, [pc, #120]	@ (8004114 <HAL_RCC_GetSysClockFreq+0x94>)
 800409c:	685b      	ldr	r3, [r3, #4]
 800409e:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	f003 030c 	and.w	r3, r3, #12
 80040a6:	2b04      	cmp	r3, #4
 80040a8:	d002      	beq.n	80040b0 <HAL_RCC_GetSysClockFreq+0x30>
 80040aa:	2b08      	cmp	r3, #8
 80040ac:	d003      	beq.n	80040b6 <HAL_RCC_GetSysClockFreq+0x36>
 80040ae:	e026      	b.n	80040fe <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80040b0:	4b19      	ldr	r3, [pc, #100]	@ (8004118 <HAL_RCC_GetSysClockFreq+0x98>)
 80040b2:	613b      	str	r3, [r7, #16]
      break;
 80040b4:	e026      	b.n	8004104 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	0c9b      	lsrs	r3, r3, #18
 80040ba:	f003 030f 	and.w	r3, r3, #15
 80040be:	4a17      	ldr	r2, [pc, #92]	@ (800411c <HAL_RCC_GetSysClockFreq+0x9c>)
 80040c0:	5cd3      	ldrb	r3, [r2, r3]
 80040c2:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 80040c4:	4b13      	ldr	r3, [pc, #76]	@ (8004114 <HAL_RCC_GetSysClockFreq+0x94>)
 80040c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040c8:	f003 030f 	and.w	r3, r3, #15
 80040cc:	4a14      	ldr	r2, [pc, #80]	@ (8004120 <HAL_RCC_GetSysClockFreq+0xa0>)
 80040ce:	5cd3      	ldrb	r3, [r2, r3]
 80040d0:	60bb      	str	r3, [r7, #8]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d008      	beq.n	80040ee <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80040dc:	4a0e      	ldr	r2, [pc, #56]	@ (8004118 <HAL_RCC_GetSysClockFreq+0x98>)
 80040de:	68bb      	ldr	r3, [r7, #8]
 80040e0:	fbb2 f2f3 	udiv	r2, r2, r3
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	fb02 f303 	mul.w	r3, r2, r3
 80040ea:	617b      	str	r3, [r7, #20]
 80040ec:	e004      	b.n	80040f8 <HAL_RCC_GetSysClockFreq+0x78>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	4a0c      	ldr	r2, [pc, #48]	@ (8004124 <HAL_RCC_GetSysClockFreq+0xa4>)
 80040f2:	fb02 f303 	mul.w	r3, r2, r3
 80040f6:	617b      	str	r3, [r7, #20]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 80040f8:	697b      	ldr	r3, [r7, #20]
 80040fa:	613b      	str	r3, [r7, #16]
      break;
 80040fc:	e002      	b.n	8004104 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80040fe:	4b0a      	ldr	r3, [pc, #40]	@ (8004128 <HAL_RCC_GetSysClockFreq+0xa8>)
 8004100:	613b      	str	r3, [r7, #16]
      break;
 8004102:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004104:	693b      	ldr	r3, [r7, #16]
}
 8004106:	4618      	mov	r0, r3
 8004108:	371c      	adds	r7, #28
 800410a:	46bd      	mov	sp, r7
 800410c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004110:	4770      	bx	lr
 8004112:	bf00      	nop
 8004114:	40021000 	.word	0x40021000
 8004118:	00f42400 	.word	0x00f42400
 800411c:	08009760 	.word	0x08009760
 8004120:	08009770 	.word	0x08009770
 8004124:	003d0900 	.word	0x003d0900
 8004128:	007a1200 	.word	0x007a1200

0800412c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800412c:	b480      	push	{r7}
 800412e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004130:	4b03      	ldr	r3, [pc, #12]	@ (8004140 <HAL_RCC_GetHCLKFreq+0x14>)
 8004132:	681b      	ldr	r3, [r3, #0]
}
 8004134:	4618      	mov	r0, r3
 8004136:	46bd      	mov	sp, r7
 8004138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800413c:	4770      	bx	lr
 800413e:	bf00      	nop
 8004140:	20000000 	.word	0x20000000

08004144 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004144:	b580      	push	{r7, lr}
 8004146:	b082      	sub	sp, #8
 8004148:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 800414a:	f7ff ffef 	bl	800412c <HAL_RCC_GetHCLKFreq>
 800414e:	4601      	mov	r1, r0
 8004150:	4b0b      	ldr	r3, [pc, #44]	@ (8004180 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8004152:	685b      	ldr	r3, [r3, #4]
 8004154:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004158:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800415c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800415e:	687a      	ldr	r2, [r7, #4]
 8004160:	fa92 f2a2 	rbit	r2, r2
 8004164:	603a      	str	r2, [r7, #0]
  return result;
 8004166:	683a      	ldr	r2, [r7, #0]
 8004168:	fab2 f282 	clz	r2, r2
 800416c:	b2d2      	uxtb	r2, r2
 800416e:	40d3      	lsrs	r3, r2
 8004170:	4a04      	ldr	r2, [pc, #16]	@ (8004184 <HAL_RCC_GetPCLK1Freq+0x40>)
 8004172:	5cd3      	ldrb	r3, [r2, r3]
 8004174:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8004178:	4618      	mov	r0, r3
 800417a:	3708      	adds	r7, #8
 800417c:	46bd      	mov	sp, r7
 800417e:	bd80      	pop	{r7, pc}
 8004180:	40021000 	.word	0x40021000
 8004184:	08009758 	.word	0x08009758

08004188 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004188:	b580      	push	{r7, lr}
 800418a:	b082      	sub	sp, #8
 800418c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 800418e:	f7ff ffcd 	bl	800412c <HAL_RCC_GetHCLKFreq>
 8004192:	4601      	mov	r1, r0
 8004194:	4b0b      	ldr	r3, [pc, #44]	@ (80041c4 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8004196:	685b      	ldr	r3, [r3, #4]
 8004198:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 800419c:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 80041a0:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041a2:	687a      	ldr	r2, [r7, #4]
 80041a4:	fa92 f2a2 	rbit	r2, r2
 80041a8:	603a      	str	r2, [r7, #0]
  return result;
 80041aa:	683a      	ldr	r2, [r7, #0]
 80041ac:	fab2 f282 	clz	r2, r2
 80041b0:	b2d2      	uxtb	r2, r2
 80041b2:	40d3      	lsrs	r3, r2
 80041b4:	4a04      	ldr	r2, [pc, #16]	@ (80041c8 <HAL_RCC_GetPCLK2Freq+0x40>)
 80041b6:	5cd3      	ldrb	r3, [r2, r3]
 80041b8:	fa21 f303 	lsr.w	r3, r1, r3
} 
 80041bc:	4618      	mov	r0, r3
 80041be:	3708      	adds	r7, #8
 80041c0:	46bd      	mov	sp, r7
 80041c2:	bd80      	pop	{r7, pc}
 80041c4:	40021000 	.word	0x40021000
 80041c8:	08009758 	.word	0x08009758

080041cc <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80041cc:	b580      	push	{r7, lr}
 80041ce:	b092      	sub	sp, #72	@ 0x48
 80041d0:	af00      	add	r7, sp, #0
 80041d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80041d4:	2300      	movs	r3, #0
 80041d6:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 80041d8:	2300      	movs	r3, #0
 80041da:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 80041dc:	2300      	movs	r3, #0
 80041de:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	f000 80cb 	beq.w	8004386 <HAL_RCCEx_PeriphCLKConfig+0x1ba>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80041f0:	4b85      	ldr	r3, [pc, #532]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80041f2:	69db      	ldr	r3, [r3, #28]
 80041f4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d10e      	bne.n	800421a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80041fc:	4b82      	ldr	r3, [pc, #520]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80041fe:	69db      	ldr	r3, [r3, #28]
 8004200:	4a81      	ldr	r2, [pc, #516]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004202:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004206:	61d3      	str	r3, [r2, #28]
 8004208:	4b7f      	ldr	r3, [pc, #508]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 800420a:	69db      	ldr	r3, [r3, #28]
 800420c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004210:	60bb      	str	r3, [r7, #8]
 8004212:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004214:	2301      	movs	r3, #1
 8004216:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800421a:	4b7c      	ldr	r3, [pc, #496]	@ (800440c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004222:	2b00      	cmp	r3, #0
 8004224:	d118      	bne.n	8004258 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004226:	4b79      	ldr	r3, [pc, #484]	@ (800440c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	4a78      	ldr	r2, [pc, #480]	@ (800440c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800422c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004230:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004232:	f7fd fbb7 	bl	80019a4 <HAL_GetTick>
 8004236:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004238:	e008      	b.n	800424c <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800423a:	f7fd fbb3 	bl	80019a4 <HAL_GetTick>
 800423e:	4602      	mov	r2, r0
 8004240:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004242:	1ad3      	subs	r3, r2, r3
 8004244:	2b64      	cmp	r3, #100	@ 0x64
 8004246:	d901      	bls.n	800424c <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8004248:	2303      	movs	r3, #3
 800424a:	e0d9      	b.n	8004400 <HAL_RCCEx_PeriphCLKConfig+0x234>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800424c:	4b6f      	ldr	r3, [pc, #444]	@ (800440c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004254:	2b00      	cmp	r3, #0
 8004256:	d0f0      	beq.n	800423a <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004258:	4b6b      	ldr	r3, [pc, #428]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 800425a:	6a1b      	ldr	r3, [r3, #32]
 800425c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004260:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004262:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004264:	2b00      	cmp	r3, #0
 8004266:	d07b      	beq.n	8004360 <HAL_RCCEx_PeriphCLKConfig+0x194>
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	685b      	ldr	r3, [r3, #4]
 800426c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004270:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004272:	429a      	cmp	r2, r3
 8004274:	d074      	beq.n	8004360 <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004276:	4b64      	ldr	r3, [pc, #400]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004278:	6a1b      	ldr	r3, [r3, #32]
 800427a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800427e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004280:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004284:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004286:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004288:	fa93 f3a3 	rbit	r3, r3
 800428c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 800428e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004290:	fab3 f383 	clz	r3, r3
 8004294:	b2db      	uxtb	r3, r3
 8004296:	461a      	mov	r2, r3
 8004298:	4b5d      	ldr	r3, [pc, #372]	@ (8004410 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 800429a:	4413      	add	r3, r2
 800429c:	009b      	lsls	r3, r3, #2
 800429e:	461a      	mov	r2, r3
 80042a0:	2301      	movs	r3, #1
 80042a2:	6013      	str	r3, [r2, #0]
 80042a4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80042a8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80042ac:	fa93 f3a3 	rbit	r3, r3
 80042b0:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 80042b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 80042b4:	fab3 f383 	clz	r3, r3
 80042b8:	b2db      	uxtb	r3, r3
 80042ba:	461a      	mov	r2, r3
 80042bc:	4b54      	ldr	r3, [pc, #336]	@ (8004410 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 80042be:	4413      	add	r3, r2
 80042c0:	009b      	lsls	r3, r3, #2
 80042c2:	461a      	mov	r2, r3
 80042c4:	2300      	movs	r3, #0
 80042c6:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80042c8:	4a4f      	ldr	r2, [pc, #316]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80042ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80042cc:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80042ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80042d0:	f003 0301 	and.w	r3, r3, #1
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d043      	beq.n	8004360 <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042d8:	f7fd fb64 	bl	80019a4 <HAL_GetTick>
 80042dc:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80042de:	e00a      	b.n	80042f6 <HAL_RCCEx_PeriphCLKConfig+0x12a>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80042e0:	f7fd fb60 	bl	80019a4 <HAL_GetTick>
 80042e4:	4602      	mov	r2, r0
 80042e6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80042e8:	1ad3      	subs	r3, r2, r3
 80042ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 80042ee:	4293      	cmp	r3, r2
 80042f0:	d901      	bls.n	80042f6 <HAL_RCCEx_PeriphCLKConfig+0x12a>
          {
            return HAL_TIMEOUT;
 80042f2:	2303      	movs	r3, #3
 80042f4:	e084      	b.n	8004400 <HAL_RCCEx_PeriphCLKConfig+0x234>
 80042f6:	2302      	movs	r3, #2
 80042f8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042fc:	fa93 f3a3 	rbit	r3, r3
 8004300:	627b      	str	r3, [r7, #36]	@ 0x24
 8004302:	2302      	movs	r3, #2
 8004304:	623b      	str	r3, [r7, #32]
 8004306:	6a3b      	ldr	r3, [r7, #32]
 8004308:	fa93 f3a3 	rbit	r3, r3
 800430c:	61fb      	str	r3, [r7, #28]
  return result;
 800430e:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004310:	fab3 f383 	clz	r3, r3
 8004314:	b2db      	uxtb	r3, r3
 8004316:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 800431a:	b2db      	uxtb	r3, r3
 800431c:	2b00      	cmp	r3, #0
 800431e:	d102      	bne.n	8004326 <HAL_RCCEx_PeriphCLKConfig+0x15a>
 8004320:	4b39      	ldr	r3, [pc, #228]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004322:	6a1b      	ldr	r3, [r3, #32]
 8004324:	e007      	b.n	8004336 <HAL_RCCEx_PeriphCLKConfig+0x16a>
 8004326:	2302      	movs	r3, #2
 8004328:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800432a:	69bb      	ldr	r3, [r7, #24]
 800432c:	fa93 f3a3 	rbit	r3, r3
 8004330:	617b      	str	r3, [r7, #20]
 8004332:	4b35      	ldr	r3, [pc, #212]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004334:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004336:	2202      	movs	r2, #2
 8004338:	613a      	str	r2, [r7, #16]
 800433a:	693a      	ldr	r2, [r7, #16]
 800433c:	fa92 f2a2 	rbit	r2, r2
 8004340:	60fa      	str	r2, [r7, #12]
  return result;
 8004342:	68fa      	ldr	r2, [r7, #12]
 8004344:	fab2 f282 	clz	r2, r2
 8004348:	b2d2      	uxtb	r2, r2
 800434a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800434e:	b2d2      	uxtb	r2, r2
 8004350:	f002 021f 	and.w	r2, r2, #31
 8004354:	2101      	movs	r1, #1
 8004356:	fa01 f202 	lsl.w	r2, r1, r2
 800435a:	4013      	ands	r3, r2
 800435c:	2b00      	cmp	r3, #0
 800435e:	d0bf      	beq.n	80042e0 <HAL_RCCEx_PeriphCLKConfig+0x114>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8004360:	4b29      	ldr	r3, [pc, #164]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004362:	6a1b      	ldr	r3, [r3, #32]
 8004364:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	685b      	ldr	r3, [r3, #4]
 800436c:	4926      	ldr	r1, [pc, #152]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 800436e:	4313      	orrs	r3, r2
 8004370:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004372:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004376:	2b01      	cmp	r3, #1
 8004378:	d105      	bne.n	8004386 <HAL_RCCEx_PeriphCLKConfig+0x1ba>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800437a:	4b23      	ldr	r3, [pc, #140]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 800437c:	69db      	ldr	r3, [r3, #28]
 800437e:	4a22      	ldr	r2, [pc, #136]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004380:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004384:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	f003 0301 	and.w	r3, r3, #1
 800438e:	2b00      	cmp	r3, #0
 8004390:	d008      	beq.n	80043a4 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004392:	4b1d      	ldr	r3, [pc, #116]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004394:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004396:	f023 0203 	bic.w	r2, r3, #3
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	689b      	ldr	r3, [r3, #8]
 800439e:	491a      	ldr	r1, [pc, #104]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80043a0:	4313      	orrs	r3, r2
 80043a2:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	f003 0320 	and.w	r3, r3, #32
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d008      	beq.n	80043c2 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80043b0:	4b15      	ldr	r3, [pc, #84]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80043b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043b4:	f023 0210 	bic.w	r2, r3, #16
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	68db      	ldr	r3, [r3, #12]
 80043bc:	4912      	ldr	r1, [pc, #72]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80043be:	4313      	orrs	r3, r2
 80043c0:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d008      	beq.n	80043e0 <HAL_RCCEx_PeriphCLKConfig+0x214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80043ce:	4b0e      	ldr	r3, [pc, #56]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80043d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043d2:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	691b      	ldr	r3, [r3, #16]
 80043da:	490b      	ldr	r1, [pc, #44]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80043dc:	4313      	orrs	r3, r2
 80043de:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d008      	beq.n	80043fe <HAL_RCCEx_PeriphCLKConfig+0x232>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80043ec:	4b06      	ldr	r3, [pc, #24]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80043ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043f0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	695b      	ldr	r3, [r3, #20]
 80043f8:	4903      	ldr	r1, [pc, #12]	@ (8004408 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80043fa:	4313      	orrs	r3, r2
 80043fc:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 80043fe:	2300      	movs	r3, #0
}
 8004400:	4618      	mov	r0, r3
 8004402:	3748      	adds	r7, #72	@ 0x48
 8004404:	46bd      	mov	sp, r7
 8004406:	bd80      	pop	{r7, pc}
 8004408:	40021000 	.word	0x40021000
 800440c:	40007000 	.word	0x40007000
 8004410:	10908100 	.word	0x10908100

08004414 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004414:	b580      	push	{r7, lr}
 8004416:	b082      	sub	sp, #8
 8004418:	af00      	add	r7, sp, #0
 800441a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	2b00      	cmp	r3, #0
 8004420:	d101      	bne.n	8004426 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004422:	2301      	movs	r3, #1
 8004424:	e040      	b.n	80044a8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800442a:	2b00      	cmp	r3, #0
 800442c:	d106      	bne.n	800443c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	2200      	movs	r2, #0
 8004432:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004436:	6878      	ldr	r0, [r7, #4]
 8004438:	f7fd f8e6 	bl	8001608 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	2224      	movs	r2, #36	@ 0x24
 8004440:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	681a      	ldr	r2, [r3, #0]
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	f022 0201 	bic.w	r2, r2, #1
 8004450:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004456:	2b00      	cmp	r3, #0
 8004458:	d002      	beq.n	8004460 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800445a:	6878      	ldr	r0, [r7, #4]
 800445c:	f000 f9e8 	bl	8004830 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004460:	6878      	ldr	r0, [r7, #4]
 8004462:	f000 f8af 	bl	80045c4 <UART_SetConfig>
 8004466:	4603      	mov	r3, r0
 8004468:	2b01      	cmp	r3, #1
 800446a:	d101      	bne.n	8004470 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800446c:	2301      	movs	r3, #1
 800446e:	e01b      	b.n	80044a8 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	685a      	ldr	r2, [r3, #4]
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800447e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	689a      	ldr	r2, [r3, #8]
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800448e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	681a      	ldr	r2, [r3, #0]
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	f042 0201 	orr.w	r2, r2, #1
 800449e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80044a0:	6878      	ldr	r0, [r7, #4]
 80044a2:	f000 fa67 	bl	8004974 <UART_CheckIdleState>
 80044a6:	4603      	mov	r3, r0
}
 80044a8:	4618      	mov	r0, r3
 80044aa:	3708      	adds	r7, #8
 80044ac:	46bd      	mov	sp, r7
 80044ae:	bd80      	pop	{r7, pc}

080044b0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80044b0:	b580      	push	{r7, lr}
 80044b2:	b08a      	sub	sp, #40	@ 0x28
 80044b4:	af02      	add	r7, sp, #8
 80044b6:	60f8      	str	r0, [r7, #12]
 80044b8:	60b9      	str	r1, [r7, #8]
 80044ba:	603b      	str	r3, [r7, #0]
 80044bc:	4613      	mov	r3, r2
 80044be:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80044c4:	2b20      	cmp	r3, #32
 80044c6:	d177      	bne.n	80045b8 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 80044c8:	68bb      	ldr	r3, [r7, #8]
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d002      	beq.n	80044d4 <HAL_UART_Transmit+0x24>
 80044ce:	88fb      	ldrh	r3, [r7, #6]
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d101      	bne.n	80044d8 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80044d4:	2301      	movs	r3, #1
 80044d6:	e070      	b.n	80045ba <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	2200      	movs	r2, #0
 80044dc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	2221      	movs	r2, #33	@ 0x21
 80044e4:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80044e6:	f7fd fa5d 	bl	80019a4 <HAL_GetTick>
 80044ea:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	88fa      	ldrh	r2, [r7, #6]
 80044f0:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	88fa      	ldrh	r2, [r7, #6]
 80044f8:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	689b      	ldr	r3, [r3, #8]
 8004500:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004504:	d108      	bne.n	8004518 <HAL_UART_Transmit+0x68>
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	691b      	ldr	r3, [r3, #16]
 800450a:	2b00      	cmp	r3, #0
 800450c:	d104      	bne.n	8004518 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800450e:	2300      	movs	r3, #0
 8004510:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004512:	68bb      	ldr	r3, [r7, #8]
 8004514:	61bb      	str	r3, [r7, #24]
 8004516:	e003      	b.n	8004520 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8004518:	68bb      	ldr	r3, [r7, #8]
 800451a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800451c:	2300      	movs	r3, #0
 800451e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004520:	e02f      	b.n	8004582 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004522:	683b      	ldr	r3, [r7, #0]
 8004524:	9300      	str	r3, [sp, #0]
 8004526:	697b      	ldr	r3, [r7, #20]
 8004528:	2200      	movs	r2, #0
 800452a:	2180      	movs	r1, #128	@ 0x80
 800452c:	68f8      	ldr	r0, [r7, #12]
 800452e:	f000 fac9 	bl	8004ac4 <UART_WaitOnFlagUntilTimeout>
 8004532:	4603      	mov	r3, r0
 8004534:	2b00      	cmp	r3, #0
 8004536:	d004      	beq.n	8004542 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	2220      	movs	r2, #32
 800453c:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800453e:	2303      	movs	r3, #3
 8004540:	e03b      	b.n	80045ba <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8004542:	69fb      	ldr	r3, [r7, #28]
 8004544:	2b00      	cmp	r3, #0
 8004546:	d10b      	bne.n	8004560 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004548:	69bb      	ldr	r3, [r7, #24]
 800454a:	881a      	ldrh	r2, [r3, #0]
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004554:	b292      	uxth	r2, r2
 8004556:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004558:	69bb      	ldr	r3, [r7, #24]
 800455a:	3302      	adds	r3, #2
 800455c:	61bb      	str	r3, [r7, #24]
 800455e:	e007      	b.n	8004570 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004560:	69fb      	ldr	r3, [r7, #28]
 8004562:	781a      	ldrb	r2, [r3, #0]
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800456a:	69fb      	ldr	r3, [r7, #28]
 800456c:	3301      	adds	r3, #1
 800456e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004576:	b29b      	uxth	r3, r3
 8004578:	3b01      	subs	r3, #1
 800457a:	b29a      	uxth	r2, r3
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004588:	b29b      	uxth	r3, r3
 800458a:	2b00      	cmp	r3, #0
 800458c:	d1c9      	bne.n	8004522 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800458e:	683b      	ldr	r3, [r7, #0]
 8004590:	9300      	str	r3, [sp, #0]
 8004592:	697b      	ldr	r3, [r7, #20]
 8004594:	2200      	movs	r2, #0
 8004596:	2140      	movs	r1, #64	@ 0x40
 8004598:	68f8      	ldr	r0, [r7, #12]
 800459a:	f000 fa93 	bl	8004ac4 <UART_WaitOnFlagUntilTimeout>
 800459e:	4603      	mov	r3, r0
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d004      	beq.n	80045ae <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	2220      	movs	r2, #32
 80045a8:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80045aa:	2303      	movs	r3, #3
 80045ac:	e005      	b.n	80045ba <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	2220      	movs	r2, #32
 80045b2:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80045b4:	2300      	movs	r3, #0
 80045b6:	e000      	b.n	80045ba <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 80045b8:	2302      	movs	r3, #2
  }
}
 80045ba:	4618      	mov	r0, r3
 80045bc:	3720      	adds	r7, #32
 80045be:	46bd      	mov	sp, r7
 80045c0:	bd80      	pop	{r7, pc}
	...

080045c4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80045c4:	b580      	push	{r7, lr}
 80045c6:	b088      	sub	sp, #32
 80045c8:	af00      	add	r7, sp, #0
 80045ca:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80045cc:	2300      	movs	r3, #0
 80045ce:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	689a      	ldr	r2, [r3, #8]
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	691b      	ldr	r3, [r3, #16]
 80045d8:	431a      	orrs	r2, r3
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	695b      	ldr	r3, [r3, #20]
 80045de:	431a      	orrs	r2, r3
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	69db      	ldr	r3, [r3, #28]
 80045e4:	4313      	orrs	r3, r2
 80045e6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	681a      	ldr	r2, [r3, #0]
 80045ee:	4b8a      	ldr	r3, [pc, #552]	@ (8004818 <UART_SetConfig+0x254>)
 80045f0:	4013      	ands	r3, r2
 80045f2:	687a      	ldr	r2, [r7, #4]
 80045f4:	6812      	ldr	r2, [r2, #0]
 80045f6:	6979      	ldr	r1, [r7, #20]
 80045f8:	430b      	orrs	r3, r1
 80045fa:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	685b      	ldr	r3, [r3, #4]
 8004602:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	68da      	ldr	r2, [r3, #12]
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	430a      	orrs	r2, r1
 8004610:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	699b      	ldr	r3, [r3, #24]
 8004616:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	6a1b      	ldr	r3, [r3, #32]
 800461c:	697a      	ldr	r2, [r7, #20]
 800461e:	4313      	orrs	r3, r2
 8004620:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	689b      	ldr	r3, [r3, #8]
 8004628:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	697a      	ldr	r2, [r7, #20]
 8004632:	430a      	orrs	r2, r1
 8004634:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	4a78      	ldr	r2, [pc, #480]	@ (800481c <UART_SetConfig+0x258>)
 800463c:	4293      	cmp	r3, r2
 800463e:	d120      	bne.n	8004682 <UART_SetConfig+0xbe>
 8004640:	4b77      	ldr	r3, [pc, #476]	@ (8004820 <UART_SetConfig+0x25c>)
 8004642:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004644:	f003 0303 	and.w	r3, r3, #3
 8004648:	2b03      	cmp	r3, #3
 800464a:	d817      	bhi.n	800467c <UART_SetConfig+0xb8>
 800464c:	a201      	add	r2, pc, #4	@ (adr r2, 8004654 <UART_SetConfig+0x90>)
 800464e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004652:	bf00      	nop
 8004654:	08004665 	.word	0x08004665
 8004658:	08004671 	.word	0x08004671
 800465c:	08004677 	.word	0x08004677
 8004660:	0800466b 	.word	0x0800466b
 8004664:	2300      	movs	r3, #0
 8004666:	77fb      	strb	r3, [r7, #31]
 8004668:	e01d      	b.n	80046a6 <UART_SetConfig+0xe2>
 800466a:	2302      	movs	r3, #2
 800466c:	77fb      	strb	r3, [r7, #31]
 800466e:	e01a      	b.n	80046a6 <UART_SetConfig+0xe2>
 8004670:	2304      	movs	r3, #4
 8004672:	77fb      	strb	r3, [r7, #31]
 8004674:	e017      	b.n	80046a6 <UART_SetConfig+0xe2>
 8004676:	2308      	movs	r3, #8
 8004678:	77fb      	strb	r3, [r7, #31]
 800467a:	e014      	b.n	80046a6 <UART_SetConfig+0xe2>
 800467c:	2310      	movs	r3, #16
 800467e:	77fb      	strb	r3, [r7, #31]
 8004680:	e011      	b.n	80046a6 <UART_SetConfig+0xe2>
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	4a67      	ldr	r2, [pc, #412]	@ (8004824 <UART_SetConfig+0x260>)
 8004688:	4293      	cmp	r3, r2
 800468a:	d102      	bne.n	8004692 <UART_SetConfig+0xce>
 800468c:	2300      	movs	r3, #0
 800468e:	77fb      	strb	r3, [r7, #31]
 8004690:	e009      	b.n	80046a6 <UART_SetConfig+0xe2>
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	4a64      	ldr	r2, [pc, #400]	@ (8004828 <UART_SetConfig+0x264>)
 8004698:	4293      	cmp	r3, r2
 800469a:	d102      	bne.n	80046a2 <UART_SetConfig+0xde>
 800469c:	2300      	movs	r3, #0
 800469e:	77fb      	strb	r3, [r7, #31]
 80046a0:	e001      	b.n	80046a6 <UART_SetConfig+0xe2>
 80046a2:	2310      	movs	r3, #16
 80046a4:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	69db      	ldr	r3, [r3, #28]
 80046aa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80046ae:	d15a      	bne.n	8004766 <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 80046b0:	7ffb      	ldrb	r3, [r7, #31]
 80046b2:	2b08      	cmp	r3, #8
 80046b4:	d827      	bhi.n	8004706 <UART_SetConfig+0x142>
 80046b6:	a201      	add	r2, pc, #4	@ (adr r2, 80046bc <UART_SetConfig+0xf8>)
 80046b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046bc:	080046e1 	.word	0x080046e1
 80046c0:	080046e9 	.word	0x080046e9
 80046c4:	080046f1 	.word	0x080046f1
 80046c8:	08004707 	.word	0x08004707
 80046cc:	080046f7 	.word	0x080046f7
 80046d0:	08004707 	.word	0x08004707
 80046d4:	08004707 	.word	0x08004707
 80046d8:	08004707 	.word	0x08004707
 80046dc:	080046ff 	.word	0x080046ff
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80046e0:	f7ff fd30 	bl	8004144 <HAL_RCC_GetPCLK1Freq>
 80046e4:	61b8      	str	r0, [r7, #24]
        break;
 80046e6:	e013      	b.n	8004710 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80046e8:	f7ff fd4e 	bl	8004188 <HAL_RCC_GetPCLK2Freq>
 80046ec:	61b8      	str	r0, [r7, #24]
        break;
 80046ee:	e00f      	b.n	8004710 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80046f0:	4b4e      	ldr	r3, [pc, #312]	@ (800482c <UART_SetConfig+0x268>)
 80046f2:	61bb      	str	r3, [r7, #24]
        break;
 80046f4:	e00c      	b.n	8004710 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80046f6:	f7ff fcc3 	bl	8004080 <HAL_RCC_GetSysClockFreq>
 80046fa:	61b8      	str	r0, [r7, #24]
        break;
 80046fc:	e008      	b.n	8004710 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80046fe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004702:	61bb      	str	r3, [r7, #24]
        break;
 8004704:	e004      	b.n	8004710 <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 8004706:	2300      	movs	r3, #0
 8004708:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800470a:	2301      	movs	r3, #1
 800470c:	77bb      	strb	r3, [r7, #30]
        break;
 800470e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004710:	69bb      	ldr	r3, [r7, #24]
 8004712:	2b00      	cmp	r3, #0
 8004714:	d074      	beq.n	8004800 <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004716:	69bb      	ldr	r3, [r7, #24]
 8004718:	005a      	lsls	r2, r3, #1
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	685b      	ldr	r3, [r3, #4]
 800471e:	085b      	lsrs	r3, r3, #1
 8004720:	441a      	add	r2, r3
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	685b      	ldr	r3, [r3, #4]
 8004726:	fbb2 f3f3 	udiv	r3, r2, r3
 800472a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800472c:	693b      	ldr	r3, [r7, #16]
 800472e:	2b0f      	cmp	r3, #15
 8004730:	d916      	bls.n	8004760 <UART_SetConfig+0x19c>
 8004732:	693b      	ldr	r3, [r7, #16]
 8004734:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004738:	d212      	bcs.n	8004760 <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800473a:	693b      	ldr	r3, [r7, #16]
 800473c:	b29b      	uxth	r3, r3
 800473e:	f023 030f 	bic.w	r3, r3, #15
 8004742:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004744:	693b      	ldr	r3, [r7, #16]
 8004746:	085b      	lsrs	r3, r3, #1
 8004748:	b29b      	uxth	r3, r3
 800474a:	f003 0307 	and.w	r3, r3, #7
 800474e:	b29a      	uxth	r2, r3
 8004750:	89fb      	ldrh	r3, [r7, #14]
 8004752:	4313      	orrs	r3, r2
 8004754:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	89fa      	ldrh	r2, [r7, #14]
 800475c:	60da      	str	r2, [r3, #12]
 800475e:	e04f      	b.n	8004800 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8004760:	2301      	movs	r3, #1
 8004762:	77bb      	strb	r3, [r7, #30]
 8004764:	e04c      	b.n	8004800 <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004766:	7ffb      	ldrb	r3, [r7, #31]
 8004768:	2b08      	cmp	r3, #8
 800476a:	d828      	bhi.n	80047be <UART_SetConfig+0x1fa>
 800476c:	a201      	add	r2, pc, #4	@ (adr r2, 8004774 <UART_SetConfig+0x1b0>)
 800476e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004772:	bf00      	nop
 8004774:	08004799 	.word	0x08004799
 8004778:	080047a1 	.word	0x080047a1
 800477c:	080047a9 	.word	0x080047a9
 8004780:	080047bf 	.word	0x080047bf
 8004784:	080047af 	.word	0x080047af
 8004788:	080047bf 	.word	0x080047bf
 800478c:	080047bf 	.word	0x080047bf
 8004790:	080047bf 	.word	0x080047bf
 8004794:	080047b7 	.word	0x080047b7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004798:	f7ff fcd4 	bl	8004144 <HAL_RCC_GetPCLK1Freq>
 800479c:	61b8      	str	r0, [r7, #24]
        break;
 800479e:	e013      	b.n	80047c8 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80047a0:	f7ff fcf2 	bl	8004188 <HAL_RCC_GetPCLK2Freq>
 80047a4:	61b8      	str	r0, [r7, #24]
        break;
 80047a6:	e00f      	b.n	80047c8 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80047a8:	4b20      	ldr	r3, [pc, #128]	@ (800482c <UART_SetConfig+0x268>)
 80047aa:	61bb      	str	r3, [r7, #24]
        break;
 80047ac:	e00c      	b.n	80047c8 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80047ae:	f7ff fc67 	bl	8004080 <HAL_RCC_GetSysClockFreq>
 80047b2:	61b8      	str	r0, [r7, #24]
        break;
 80047b4:	e008      	b.n	80047c8 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80047b6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80047ba:	61bb      	str	r3, [r7, #24]
        break;
 80047bc:	e004      	b.n	80047c8 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 80047be:	2300      	movs	r3, #0
 80047c0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80047c2:	2301      	movs	r3, #1
 80047c4:	77bb      	strb	r3, [r7, #30]
        break;
 80047c6:	bf00      	nop
    }

    if (pclk != 0U)
 80047c8:	69bb      	ldr	r3, [r7, #24]
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d018      	beq.n	8004800 <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	685b      	ldr	r3, [r3, #4]
 80047d2:	085a      	lsrs	r2, r3, #1
 80047d4:	69bb      	ldr	r3, [r7, #24]
 80047d6:	441a      	add	r2, r3
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	685b      	ldr	r3, [r3, #4]
 80047dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80047e0:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80047e2:	693b      	ldr	r3, [r7, #16]
 80047e4:	2b0f      	cmp	r3, #15
 80047e6:	d909      	bls.n	80047fc <UART_SetConfig+0x238>
 80047e8:	693b      	ldr	r3, [r7, #16]
 80047ea:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80047ee:	d205      	bcs.n	80047fc <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80047f0:	693b      	ldr	r3, [r7, #16]
 80047f2:	b29a      	uxth	r2, r3
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	60da      	str	r2, [r3, #12]
 80047fa:	e001      	b.n	8004800 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 80047fc:	2301      	movs	r3, #1
 80047fe:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	2200      	movs	r2, #0
 8004804:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	2200      	movs	r2, #0
 800480a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800480c:	7fbb      	ldrb	r3, [r7, #30]
}
 800480e:	4618      	mov	r0, r3
 8004810:	3720      	adds	r7, #32
 8004812:	46bd      	mov	sp, r7
 8004814:	bd80      	pop	{r7, pc}
 8004816:	bf00      	nop
 8004818:	efff69f3 	.word	0xefff69f3
 800481c:	40013800 	.word	0x40013800
 8004820:	40021000 	.word	0x40021000
 8004824:	40004400 	.word	0x40004400
 8004828:	40004800 	.word	0x40004800
 800482c:	007a1200 	.word	0x007a1200

08004830 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004830:	b480      	push	{r7}
 8004832:	b083      	sub	sp, #12
 8004834:	af00      	add	r7, sp, #0
 8004836:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800483c:	f003 0308 	and.w	r3, r3, #8
 8004840:	2b00      	cmp	r3, #0
 8004842:	d00a      	beq.n	800485a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	685b      	ldr	r3, [r3, #4]
 800484a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	430a      	orrs	r2, r1
 8004858:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800485e:	f003 0301 	and.w	r3, r3, #1
 8004862:	2b00      	cmp	r3, #0
 8004864:	d00a      	beq.n	800487c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	685b      	ldr	r3, [r3, #4]
 800486c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	430a      	orrs	r2, r1
 800487a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004880:	f003 0302 	and.w	r3, r3, #2
 8004884:	2b00      	cmp	r3, #0
 8004886:	d00a      	beq.n	800489e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	685b      	ldr	r3, [r3, #4]
 800488e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	430a      	orrs	r2, r1
 800489c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048a2:	f003 0304 	and.w	r3, r3, #4
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d00a      	beq.n	80048c0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	685b      	ldr	r3, [r3, #4]
 80048b0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	430a      	orrs	r2, r1
 80048be:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048c4:	f003 0310 	and.w	r3, r3, #16
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d00a      	beq.n	80048e2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	689b      	ldr	r3, [r3, #8]
 80048d2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	430a      	orrs	r2, r1
 80048e0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048e6:	f003 0320 	and.w	r3, r3, #32
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d00a      	beq.n	8004904 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	689b      	ldr	r3, [r3, #8]
 80048f4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	430a      	orrs	r2, r1
 8004902:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004908:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800490c:	2b00      	cmp	r3, #0
 800490e:	d01a      	beq.n	8004946 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	685b      	ldr	r3, [r3, #4]
 8004916:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	430a      	orrs	r2, r1
 8004924:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800492a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800492e:	d10a      	bne.n	8004946 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	685b      	ldr	r3, [r3, #4]
 8004936:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	430a      	orrs	r2, r1
 8004944:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800494a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800494e:	2b00      	cmp	r3, #0
 8004950:	d00a      	beq.n	8004968 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	685b      	ldr	r3, [r3, #4]
 8004958:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	430a      	orrs	r2, r1
 8004966:	605a      	str	r2, [r3, #4]
  }
}
 8004968:	bf00      	nop
 800496a:	370c      	adds	r7, #12
 800496c:	46bd      	mov	sp, r7
 800496e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004972:	4770      	bx	lr

08004974 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004974:	b580      	push	{r7, lr}
 8004976:	b098      	sub	sp, #96	@ 0x60
 8004978:	af02      	add	r7, sp, #8
 800497a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	2200      	movs	r2, #0
 8004980:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004984:	f7fd f80e 	bl	80019a4 <HAL_GetTick>
 8004988:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	f003 0308 	and.w	r3, r3, #8
 8004994:	2b08      	cmp	r3, #8
 8004996:	d12e      	bne.n	80049f6 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004998:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800499c:	9300      	str	r3, [sp, #0]
 800499e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80049a0:	2200      	movs	r2, #0
 80049a2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80049a6:	6878      	ldr	r0, [r7, #4]
 80049a8:	f000 f88c 	bl	8004ac4 <UART_WaitOnFlagUntilTimeout>
 80049ac:	4603      	mov	r3, r0
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d021      	beq.n	80049f6 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049ba:	e853 3f00 	ldrex	r3, [r3]
 80049be:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80049c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80049c2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80049c6:	653b      	str	r3, [r7, #80]	@ 0x50
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	461a      	mov	r2, r3
 80049ce:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80049d0:	647b      	str	r3, [r7, #68]	@ 0x44
 80049d2:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049d4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80049d6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80049d8:	e841 2300 	strex	r3, r2, [r1]
 80049dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80049de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d1e6      	bne.n	80049b2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	2220      	movs	r2, #32
 80049e8:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	2200      	movs	r2, #0
 80049ee:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80049f2:	2303      	movs	r3, #3
 80049f4:	e062      	b.n	8004abc <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	f003 0304 	and.w	r3, r3, #4
 8004a00:	2b04      	cmp	r3, #4
 8004a02:	d149      	bne.n	8004a98 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004a04:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004a08:	9300      	str	r3, [sp, #0]
 8004a0a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004a0c:	2200      	movs	r2, #0
 8004a0e:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004a12:	6878      	ldr	r0, [r7, #4]
 8004a14:	f000 f856 	bl	8004ac4 <UART_WaitOnFlagUntilTimeout>
 8004a18:	4603      	mov	r3, r0
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d03c      	beq.n	8004a98 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a26:	e853 3f00 	ldrex	r3, [r3]
 8004a2a:	623b      	str	r3, [r7, #32]
   return(result);
 8004a2c:	6a3b      	ldr	r3, [r7, #32]
 8004a2e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004a32:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	461a      	mov	r2, r3
 8004a3a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004a3c:	633b      	str	r3, [r7, #48]	@ 0x30
 8004a3e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a40:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004a42:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004a44:	e841 2300 	strex	r3, r2, [r1]
 8004a48:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004a4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d1e6      	bne.n	8004a1e <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	3308      	adds	r3, #8
 8004a56:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a58:	693b      	ldr	r3, [r7, #16]
 8004a5a:	e853 3f00 	ldrex	r3, [r3]
 8004a5e:	60fb      	str	r3, [r7, #12]
   return(result);
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	f023 0301 	bic.w	r3, r3, #1
 8004a66:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	3308      	adds	r3, #8
 8004a6e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004a70:	61fa      	str	r2, [r7, #28]
 8004a72:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a74:	69b9      	ldr	r1, [r7, #24]
 8004a76:	69fa      	ldr	r2, [r7, #28]
 8004a78:	e841 2300 	strex	r3, r2, [r1]
 8004a7c:	617b      	str	r3, [r7, #20]
   return(result);
 8004a7e:	697b      	ldr	r3, [r7, #20]
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d1e5      	bne.n	8004a50 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	2220      	movs	r2, #32
 8004a88:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	2200      	movs	r2, #0
 8004a90:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004a94:	2303      	movs	r3, #3
 8004a96:	e011      	b.n	8004abc <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	2220      	movs	r2, #32
 8004a9c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	2220      	movs	r2, #32
 8004aa2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	2200      	movs	r2, #0
 8004aaa:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	2200      	movs	r2, #0
 8004ab0:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	2200      	movs	r2, #0
 8004ab6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8004aba:	2300      	movs	r3, #0
}
 8004abc:	4618      	mov	r0, r3
 8004abe:	3758      	adds	r7, #88	@ 0x58
 8004ac0:	46bd      	mov	sp, r7
 8004ac2:	bd80      	pop	{r7, pc}

08004ac4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004ac4:	b580      	push	{r7, lr}
 8004ac6:	b084      	sub	sp, #16
 8004ac8:	af00      	add	r7, sp, #0
 8004aca:	60f8      	str	r0, [r7, #12]
 8004acc:	60b9      	str	r1, [r7, #8]
 8004ace:	603b      	str	r3, [r7, #0]
 8004ad0:	4613      	mov	r3, r2
 8004ad2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004ad4:	e04f      	b.n	8004b76 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004ad6:	69bb      	ldr	r3, [r7, #24]
 8004ad8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004adc:	d04b      	beq.n	8004b76 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004ade:	f7fc ff61 	bl	80019a4 <HAL_GetTick>
 8004ae2:	4602      	mov	r2, r0
 8004ae4:	683b      	ldr	r3, [r7, #0]
 8004ae6:	1ad3      	subs	r3, r2, r3
 8004ae8:	69ba      	ldr	r2, [r7, #24]
 8004aea:	429a      	cmp	r2, r3
 8004aec:	d302      	bcc.n	8004af4 <UART_WaitOnFlagUntilTimeout+0x30>
 8004aee:	69bb      	ldr	r3, [r7, #24]
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d101      	bne.n	8004af8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004af4:	2303      	movs	r3, #3
 8004af6:	e04e      	b.n	8004b96 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	f003 0304 	and.w	r3, r3, #4
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d037      	beq.n	8004b76 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004b06:	68bb      	ldr	r3, [r7, #8]
 8004b08:	2b80      	cmp	r3, #128	@ 0x80
 8004b0a:	d034      	beq.n	8004b76 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004b0c:	68bb      	ldr	r3, [r7, #8]
 8004b0e:	2b40      	cmp	r3, #64	@ 0x40
 8004b10:	d031      	beq.n	8004b76 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	69db      	ldr	r3, [r3, #28]
 8004b18:	f003 0308 	and.w	r3, r3, #8
 8004b1c:	2b08      	cmp	r3, #8
 8004b1e:	d110      	bne.n	8004b42 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	2208      	movs	r2, #8
 8004b26:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004b28:	68f8      	ldr	r0, [r7, #12]
 8004b2a:	f000 f838 	bl	8004b9e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	2208      	movs	r2, #8
 8004b32:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	2200      	movs	r2, #0
 8004b3a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8004b3e:	2301      	movs	r3, #1
 8004b40:	e029      	b.n	8004b96 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	69db      	ldr	r3, [r3, #28]
 8004b48:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004b4c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004b50:	d111      	bne.n	8004b76 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004b5a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004b5c:	68f8      	ldr	r0, [r7, #12]
 8004b5e:	f000 f81e 	bl	8004b9e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	2220      	movs	r2, #32
 8004b66:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	2200      	movs	r2, #0
 8004b6e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8004b72:	2303      	movs	r3, #3
 8004b74:	e00f      	b.n	8004b96 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	69da      	ldr	r2, [r3, #28]
 8004b7c:	68bb      	ldr	r3, [r7, #8]
 8004b7e:	4013      	ands	r3, r2
 8004b80:	68ba      	ldr	r2, [r7, #8]
 8004b82:	429a      	cmp	r2, r3
 8004b84:	bf0c      	ite	eq
 8004b86:	2301      	moveq	r3, #1
 8004b88:	2300      	movne	r3, #0
 8004b8a:	b2db      	uxtb	r3, r3
 8004b8c:	461a      	mov	r2, r3
 8004b8e:	79fb      	ldrb	r3, [r7, #7]
 8004b90:	429a      	cmp	r2, r3
 8004b92:	d0a0      	beq.n	8004ad6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004b94:	2300      	movs	r3, #0
}
 8004b96:	4618      	mov	r0, r3
 8004b98:	3710      	adds	r7, #16
 8004b9a:	46bd      	mov	sp, r7
 8004b9c:	bd80      	pop	{r7, pc}

08004b9e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004b9e:	b480      	push	{r7}
 8004ba0:	b095      	sub	sp, #84	@ 0x54
 8004ba2:	af00      	add	r7, sp, #0
 8004ba4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004bae:	e853 3f00 	ldrex	r3, [r3]
 8004bb2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004bb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004bb6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004bba:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	461a      	mov	r2, r3
 8004bc2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004bc4:	643b      	str	r3, [r7, #64]	@ 0x40
 8004bc6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bc8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004bca:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004bcc:	e841 2300 	strex	r3, r2, [r1]
 8004bd0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004bd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d1e6      	bne.n	8004ba6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	3308      	adds	r3, #8
 8004bde:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004be0:	6a3b      	ldr	r3, [r7, #32]
 8004be2:	e853 3f00 	ldrex	r3, [r3]
 8004be6:	61fb      	str	r3, [r7, #28]
   return(result);
 8004be8:	69fb      	ldr	r3, [r7, #28]
 8004bea:	f023 0301 	bic.w	r3, r3, #1
 8004bee:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	3308      	adds	r3, #8
 8004bf6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004bf8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004bfa:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bfc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004bfe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004c00:	e841 2300 	strex	r3, r2, [r1]
 8004c04:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004c06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d1e5      	bne.n	8004bd8 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004c10:	2b01      	cmp	r3, #1
 8004c12:	d118      	bne.n	8004c46 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	e853 3f00 	ldrex	r3, [r3]
 8004c20:	60bb      	str	r3, [r7, #8]
   return(result);
 8004c22:	68bb      	ldr	r3, [r7, #8]
 8004c24:	f023 0310 	bic.w	r3, r3, #16
 8004c28:	647b      	str	r3, [r7, #68]	@ 0x44
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	461a      	mov	r2, r3
 8004c30:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004c32:	61bb      	str	r3, [r7, #24]
 8004c34:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c36:	6979      	ldr	r1, [r7, #20]
 8004c38:	69ba      	ldr	r2, [r7, #24]
 8004c3a:	e841 2300 	strex	r3, r2, [r1]
 8004c3e:	613b      	str	r3, [r7, #16]
   return(result);
 8004c40:	693b      	ldr	r3, [r7, #16]
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d1e6      	bne.n	8004c14 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	2220      	movs	r2, #32
 8004c4a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	2200      	movs	r2, #0
 8004c52:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	2200      	movs	r2, #0
 8004c58:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8004c5a:	bf00      	nop
 8004c5c:	3754      	adds	r7, #84	@ 0x54
 8004c5e:	46bd      	mov	sp, r7
 8004c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c64:	4770      	bx	lr

08004c66 <__cvt>:
 8004c66:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004c6a:	ec57 6b10 	vmov	r6, r7, d0
 8004c6e:	2f00      	cmp	r7, #0
 8004c70:	460c      	mov	r4, r1
 8004c72:	4619      	mov	r1, r3
 8004c74:	463b      	mov	r3, r7
 8004c76:	bfbb      	ittet	lt
 8004c78:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8004c7c:	461f      	movlt	r7, r3
 8004c7e:	2300      	movge	r3, #0
 8004c80:	232d      	movlt	r3, #45	@ 0x2d
 8004c82:	700b      	strb	r3, [r1, #0]
 8004c84:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004c86:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8004c8a:	4691      	mov	r9, r2
 8004c8c:	f023 0820 	bic.w	r8, r3, #32
 8004c90:	bfbc      	itt	lt
 8004c92:	4632      	movlt	r2, r6
 8004c94:	4616      	movlt	r6, r2
 8004c96:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004c9a:	d005      	beq.n	8004ca8 <__cvt+0x42>
 8004c9c:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8004ca0:	d100      	bne.n	8004ca4 <__cvt+0x3e>
 8004ca2:	3401      	adds	r4, #1
 8004ca4:	2102      	movs	r1, #2
 8004ca6:	e000      	b.n	8004caa <__cvt+0x44>
 8004ca8:	2103      	movs	r1, #3
 8004caa:	ab03      	add	r3, sp, #12
 8004cac:	9301      	str	r3, [sp, #4]
 8004cae:	ab02      	add	r3, sp, #8
 8004cb0:	9300      	str	r3, [sp, #0]
 8004cb2:	ec47 6b10 	vmov	d0, r6, r7
 8004cb6:	4653      	mov	r3, sl
 8004cb8:	4622      	mov	r2, r4
 8004cba:	f001 f86d 	bl	8005d98 <_dtoa_r>
 8004cbe:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8004cc2:	4605      	mov	r5, r0
 8004cc4:	d119      	bne.n	8004cfa <__cvt+0x94>
 8004cc6:	f019 0f01 	tst.w	r9, #1
 8004cca:	d00e      	beq.n	8004cea <__cvt+0x84>
 8004ccc:	eb00 0904 	add.w	r9, r0, r4
 8004cd0:	2200      	movs	r2, #0
 8004cd2:	2300      	movs	r3, #0
 8004cd4:	4630      	mov	r0, r6
 8004cd6:	4639      	mov	r1, r7
 8004cd8:	f7fb fef6 	bl	8000ac8 <__aeabi_dcmpeq>
 8004cdc:	b108      	cbz	r0, 8004ce2 <__cvt+0x7c>
 8004cde:	f8cd 900c 	str.w	r9, [sp, #12]
 8004ce2:	2230      	movs	r2, #48	@ 0x30
 8004ce4:	9b03      	ldr	r3, [sp, #12]
 8004ce6:	454b      	cmp	r3, r9
 8004ce8:	d31e      	bcc.n	8004d28 <__cvt+0xc2>
 8004cea:	9b03      	ldr	r3, [sp, #12]
 8004cec:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004cee:	1b5b      	subs	r3, r3, r5
 8004cf0:	4628      	mov	r0, r5
 8004cf2:	6013      	str	r3, [r2, #0]
 8004cf4:	b004      	add	sp, #16
 8004cf6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004cfa:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004cfe:	eb00 0904 	add.w	r9, r0, r4
 8004d02:	d1e5      	bne.n	8004cd0 <__cvt+0x6a>
 8004d04:	7803      	ldrb	r3, [r0, #0]
 8004d06:	2b30      	cmp	r3, #48	@ 0x30
 8004d08:	d10a      	bne.n	8004d20 <__cvt+0xba>
 8004d0a:	2200      	movs	r2, #0
 8004d0c:	2300      	movs	r3, #0
 8004d0e:	4630      	mov	r0, r6
 8004d10:	4639      	mov	r1, r7
 8004d12:	f7fb fed9 	bl	8000ac8 <__aeabi_dcmpeq>
 8004d16:	b918      	cbnz	r0, 8004d20 <__cvt+0xba>
 8004d18:	f1c4 0401 	rsb	r4, r4, #1
 8004d1c:	f8ca 4000 	str.w	r4, [sl]
 8004d20:	f8da 3000 	ldr.w	r3, [sl]
 8004d24:	4499      	add	r9, r3
 8004d26:	e7d3      	b.n	8004cd0 <__cvt+0x6a>
 8004d28:	1c59      	adds	r1, r3, #1
 8004d2a:	9103      	str	r1, [sp, #12]
 8004d2c:	701a      	strb	r2, [r3, #0]
 8004d2e:	e7d9      	b.n	8004ce4 <__cvt+0x7e>

08004d30 <__exponent>:
 8004d30:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004d32:	2900      	cmp	r1, #0
 8004d34:	bfba      	itte	lt
 8004d36:	4249      	neglt	r1, r1
 8004d38:	232d      	movlt	r3, #45	@ 0x2d
 8004d3a:	232b      	movge	r3, #43	@ 0x2b
 8004d3c:	2909      	cmp	r1, #9
 8004d3e:	7002      	strb	r2, [r0, #0]
 8004d40:	7043      	strb	r3, [r0, #1]
 8004d42:	dd29      	ble.n	8004d98 <__exponent+0x68>
 8004d44:	f10d 0307 	add.w	r3, sp, #7
 8004d48:	461d      	mov	r5, r3
 8004d4a:	270a      	movs	r7, #10
 8004d4c:	461a      	mov	r2, r3
 8004d4e:	fbb1 f6f7 	udiv	r6, r1, r7
 8004d52:	fb07 1416 	mls	r4, r7, r6, r1
 8004d56:	3430      	adds	r4, #48	@ 0x30
 8004d58:	f802 4c01 	strb.w	r4, [r2, #-1]
 8004d5c:	460c      	mov	r4, r1
 8004d5e:	2c63      	cmp	r4, #99	@ 0x63
 8004d60:	f103 33ff 	add.w	r3, r3, #4294967295
 8004d64:	4631      	mov	r1, r6
 8004d66:	dcf1      	bgt.n	8004d4c <__exponent+0x1c>
 8004d68:	3130      	adds	r1, #48	@ 0x30
 8004d6a:	1e94      	subs	r4, r2, #2
 8004d6c:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004d70:	1c41      	adds	r1, r0, #1
 8004d72:	4623      	mov	r3, r4
 8004d74:	42ab      	cmp	r3, r5
 8004d76:	d30a      	bcc.n	8004d8e <__exponent+0x5e>
 8004d78:	f10d 0309 	add.w	r3, sp, #9
 8004d7c:	1a9b      	subs	r3, r3, r2
 8004d7e:	42ac      	cmp	r4, r5
 8004d80:	bf88      	it	hi
 8004d82:	2300      	movhi	r3, #0
 8004d84:	3302      	adds	r3, #2
 8004d86:	4403      	add	r3, r0
 8004d88:	1a18      	subs	r0, r3, r0
 8004d8a:	b003      	add	sp, #12
 8004d8c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004d8e:	f813 6b01 	ldrb.w	r6, [r3], #1
 8004d92:	f801 6f01 	strb.w	r6, [r1, #1]!
 8004d96:	e7ed      	b.n	8004d74 <__exponent+0x44>
 8004d98:	2330      	movs	r3, #48	@ 0x30
 8004d9a:	3130      	adds	r1, #48	@ 0x30
 8004d9c:	7083      	strb	r3, [r0, #2]
 8004d9e:	70c1      	strb	r1, [r0, #3]
 8004da0:	1d03      	adds	r3, r0, #4
 8004da2:	e7f1      	b.n	8004d88 <__exponent+0x58>

08004da4 <_printf_float>:
 8004da4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004da8:	b08d      	sub	sp, #52	@ 0x34
 8004daa:	460c      	mov	r4, r1
 8004dac:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8004db0:	4616      	mov	r6, r2
 8004db2:	461f      	mov	r7, r3
 8004db4:	4605      	mov	r5, r0
 8004db6:	f000 fee9 	bl	8005b8c <_localeconv_r>
 8004dba:	6803      	ldr	r3, [r0, #0]
 8004dbc:	9304      	str	r3, [sp, #16]
 8004dbe:	4618      	mov	r0, r3
 8004dc0:	f7fb fa56 	bl	8000270 <strlen>
 8004dc4:	2300      	movs	r3, #0
 8004dc6:	930a      	str	r3, [sp, #40]	@ 0x28
 8004dc8:	f8d8 3000 	ldr.w	r3, [r8]
 8004dcc:	9005      	str	r0, [sp, #20]
 8004dce:	3307      	adds	r3, #7
 8004dd0:	f023 0307 	bic.w	r3, r3, #7
 8004dd4:	f103 0208 	add.w	r2, r3, #8
 8004dd8:	f894 a018 	ldrb.w	sl, [r4, #24]
 8004ddc:	f8d4 b000 	ldr.w	fp, [r4]
 8004de0:	f8c8 2000 	str.w	r2, [r8]
 8004de4:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004de8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8004dec:	9307      	str	r3, [sp, #28]
 8004dee:	f8cd 8018 	str.w	r8, [sp, #24]
 8004df2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8004df6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004dfa:	4b9c      	ldr	r3, [pc, #624]	@ (800506c <_printf_float+0x2c8>)
 8004dfc:	f04f 32ff 	mov.w	r2, #4294967295
 8004e00:	f7fb fe94 	bl	8000b2c <__aeabi_dcmpun>
 8004e04:	bb70      	cbnz	r0, 8004e64 <_printf_float+0xc0>
 8004e06:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004e0a:	4b98      	ldr	r3, [pc, #608]	@ (800506c <_printf_float+0x2c8>)
 8004e0c:	f04f 32ff 	mov.w	r2, #4294967295
 8004e10:	f7fb fe6e 	bl	8000af0 <__aeabi_dcmple>
 8004e14:	bb30      	cbnz	r0, 8004e64 <_printf_float+0xc0>
 8004e16:	2200      	movs	r2, #0
 8004e18:	2300      	movs	r3, #0
 8004e1a:	4640      	mov	r0, r8
 8004e1c:	4649      	mov	r1, r9
 8004e1e:	f7fb fe5d 	bl	8000adc <__aeabi_dcmplt>
 8004e22:	b110      	cbz	r0, 8004e2a <_printf_float+0x86>
 8004e24:	232d      	movs	r3, #45	@ 0x2d
 8004e26:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004e2a:	4a91      	ldr	r2, [pc, #580]	@ (8005070 <_printf_float+0x2cc>)
 8004e2c:	4b91      	ldr	r3, [pc, #580]	@ (8005074 <_printf_float+0x2d0>)
 8004e2e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8004e32:	bf8c      	ite	hi
 8004e34:	4690      	movhi	r8, r2
 8004e36:	4698      	movls	r8, r3
 8004e38:	2303      	movs	r3, #3
 8004e3a:	6123      	str	r3, [r4, #16]
 8004e3c:	f02b 0304 	bic.w	r3, fp, #4
 8004e40:	6023      	str	r3, [r4, #0]
 8004e42:	f04f 0900 	mov.w	r9, #0
 8004e46:	9700      	str	r7, [sp, #0]
 8004e48:	4633      	mov	r3, r6
 8004e4a:	aa0b      	add	r2, sp, #44	@ 0x2c
 8004e4c:	4621      	mov	r1, r4
 8004e4e:	4628      	mov	r0, r5
 8004e50:	f000 f9d2 	bl	80051f8 <_printf_common>
 8004e54:	3001      	adds	r0, #1
 8004e56:	f040 808d 	bne.w	8004f74 <_printf_float+0x1d0>
 8004e5a:	f04f 30ff 	mov.w	r0, #4294967295
 8004e5e:	b00d      	add	sp, #52	@ 0x34
 8004e60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004e64:	4642      	mov	r2, r8
 8004e66:	464b      	mov	r3, r9
 8004e68:	4640      	mov	r0, r8
 8004e6a:	4649      	mov	r1, r9
 8004e6c:	f7fb fe5e 	bl	8000b2c <__aeabi_dcmpun>
 8004e70:	b140      	cbz	r0, 8004e84 <_printf_float+0xe0>
 8004e72:	464b      	mov	r3, r9
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	bfbc      	itt	lt
 8004e78:	232d      	movlt	r3, #45	@ 0x2d
 8004e7a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8004e7e:	4a7e      	ldr	r2, [pc, #504]	@ (8005078 <_printf_float+0x2d4>)
 8004e80:	4b7e      	ldr	r3, [pc, #504]	@ (800507c <_printf_float+0x2d8>)
 8004e82:	e7d4      	b.n	8004e2e <_printf_float+0x8a>
 8004e84:	6863      	ldr	r3, [r4, #4]
 8004e86:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8004e8a:	9206      	str	r2, [sp, #24]
 8004e8c:	1c5a      	adds	r2, r3, #1
 8004e8e:	d13b      	bne.n	8004f08 <_printf_float+0x164>
 8004e90:	2306      	movs	r3, #6
 8004e92:	6063      	str	r3, [r4, #4]
 8004e94:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8004e98:	2300      	movs	r3, #0
 8004e9a:	6022      	str	r2, [r4, #0]
 8004e9c:	9303      	str	r3, [sp, #12]
 8004e9e:	ab0a      	add	r3, sp, #40	@ 0x28
 8004ea0:	e9cd a301 	strd	sl, r3, [sp, #4]
 8004ea4:	ab09      	add	r3, sp, #36	@ 0x24
 8004ea6:	9300      	str	r3, [sp, #0]
 8004ea8:	6861      	ldr	r1, [r4, #4]
 8004eaa:	ec49 8b10 	vmov	d0, r8, r9
 8004eae:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8004eb2:	4628      	mov	r0, r5
 8004eb4:	f7ff fed7 	bl	8004c66 <__cvt>
 8004eb8:	9b06      	ldr	r3, [sp, #24]
 8004eba:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8004ebc:	2b47      	cmp	r3, #71	@ 0x47
 8004ebe:	4680      	mov	r8, r0
 8004ec0:	d129      	bne.n	8004f16 <_printf_float+0x172>
 8004ec2:	1cc8      	adds	r0, r1, #3
 8004ec4:	db02      	blt.n	8004ecc <_printf_float+0x128>
 8004ec6:	6863      	ldr	r3, [r4, #4]
 8004ec8:	4299      	cmp	r1, r3
 8004eca:	dd41      	ble.n	8004f50 <_printf_float+0x1ac>
 8004ecc:	f1aa 0a02 	sub.w	sl, sl, #2
 8004ed0:	fa5f fa8a 	uxtb.w	sl, sl
 8004ed4:	3901      	subs	r1, #1
 8004ed6:	4652      	mov	r2, sl
 8004ed8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8004edc:	9109      	str	r1, [sp, #36]	@ 0x24
 8004ede:	f7ff ff27 	bl	8004d30 <__exponent>
 8004ee2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004ee4:	1813      	adds	r3, r2, r0
 8004ee6:	2a01      	cmp	r2, #1
 8004ee8:	4681      	mov	r9, r0
 8004eea:	6123      	str	r3, [r4, #16]
 8004eec:	dc02      	bgt.n	8004ef4 <_printf_float+0x150>
 8004eee:	6822      	ldr	r2, [r4, #0]
 8004ef0:	07d2      	lsls	r2, r2, #31
 8004ef2:	d501      	bpl.n	8004ef8 <_printf_float+0x154>
 8004ef4:	3301      	adds	r3, #1
 8004ef6:	6123      	str	r3, [r4, #16]
 8004ef8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d0a2      	beq.n	8004e46 <_printf_float+0xa2>
 8004f00:	232d      	movs	r3, #45	@ 0x2d
 8004f02:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004f06:	e79e      	b.n	8004e46 <_printf_float+0xa2>
 8004f08:	9a06      	ldr	r2, [sp, #24]
 8004f0a:	2a47      	cmp	r2, #71	@ 0x47
 8004f0c:	d1c2      	bne.n	8004e94 <_printf_float+0xf0>
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d1c0      	bne.n	8004e94 <_printf_float+0xf0>
 8004f12:	2301      	movs	r3, #1
 8004f14:	e7bd      	b.n	8004e92 <_printf_float+0xee>
 8004f16:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004f1a:	d9db      	bls.n	8004ed4 <_printf_float+0x130>
 8004f1c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8004f20:	d118      	bne.n	8004f54 <_printf_float+0x1b0>
 8004f22:	2900      	cmp	r1, #0
 8004f24:	6863      	ldr	r3, [r4, #4]
 8004f26:	dd0b      	ble.n	8004f40 <_printf_float+0x19c>
 8004f28:	6121      	str	r1, [r4, #16]
 8004f2a:	b913      	cbnz	r3, 8004f32 <_printf_float+0x18e>
 8004f2c:	6822      	ldr	r2, [r4, #0]
 8004f2e:	07d0      	lsls	r0, r2, #31
 8004f30:	d502      	bpl.n	8004f38 <_printf_float+0x194>
 8004f32:	3301      	adds	r3, #1
 8004f34:	440b      	add	r3, r1
 8004f36:	6123      	str	r3, [r4, #16]
 8004f38:	65a1      	str	r1, [r4, #88]	@ 0x58
 8004f3a:	f04f 0900 	mov.w	r9, #0
 8004f3e:	e7db      	b.n	8004ef8 <_printf_float+0x154>
 8004f40:	b913      	cbnz	r3, 8004f48 <_printf_float+0x1a4>
 8004f42:	6822      	ldr	r2, [r4, #0]
 8004f44:	07d2      	lsls	r2, r2, #31
 8004f46:	d501      	bpl.n	8004f4c <_printf_float+0x1a8>
 8004f48:	3302      	adds	r3, #2
 8004f4a:	e7f4      	b.n	8004f36 <_printf_float+0x192>
 8004f4c:	2301      	movs	r3, #1
 8004f4e:	e7f2      	b.n	8004f36 <_printf_float+0x192>
 8004f50:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8004f54:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004f56:	4299      	cmp	r1, r3
 8004f58:	db05      	blt.n	8004f66 <_printf_float+0x1c2>
 8004f5a:	6823      	ldr	r3, [r4, #0]
 8004f5c:	6121      	str	r1, [r4, #16]
 8004f5e:	07d8      	lsls	r0, r3, #31
 8004f60:	d5ea      	bpl.n	8004f38 <_printf_float+0x194>
 8004f62:	1c4b      	adds	r3, r1, #1
 8004f64:	e7e7      	b.n	8004f36 <_printf_float+0x192>
 8004f66:	2900      	cmp	r1, #0
 8004f68:	bfd4      	ite	le
 8004f6a:	f1c1 0202 	rsble	r2, r1, #2
 8004f6e:	2201      	movgt	r2, #1
 8004f70:	4413      	add	r3, r2
 8004f72:	e7e0      	b.n	8004f36 <_printf_float+0x192>
 8004f74:	6823      	ldr	r3, [r4, #0]
 8004f76:	055a      	lsls	r2, r3, #21
 8004f78:	d407      	bmi.n	8004f8a <_printf_float+0x1e6>
 8004f7a:	6923      	ldr	r3, [r4, #16]
 8004f7c:	4642      	mov	r2, r8
 8004f7e:	4631      	mov	r1, r6
 8004f80:	4628      	mov	r0, r5
 8004f82:	47b8      	blx	r7
 8004f84:	3001      	adds	r0, #1
 8004f86:	d12b      	bne.n	8004fe0 <_printf_float+0x23c>
 8004f88:	e767      	b.n	8004e5a <_printf_float+0xb6>
 8004f8a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004f8e:	f240 80dd 	bls.w	800514c <_printf_float+0x3a8>
 8004f92:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004f96:	2200      	movs	r2, #0
 8004f98:	2300      	movs	r3, #0
 8004f9a:	f7fb fd95 	bl	8000ac8 <__aeabi_dcmpeq>
 8004f9e:	2800      	cmp	r0, #0
 8004fa0:	d033      	beq.n	800500a <_printf_float+0x266>
 8004fa2:	4a37      	ldr	r2, [pc, #220]	@ (8005080 <_printf_float+0x2dc>)
 8004fa4:	2301      	movs	r3, #1
 8004fa6:	4631      	mov	r1, r6
 8004fa8:	4628      	mov	r0, r5
 8004faa:	47b8      	blx	r7
 8004fac:	3001      	adds	r0, #1
 8004fae:	f43f af54 	beq.w	8004e5a <_printf_float+0xb6>
 8004fb2:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8004fb6:	4543      	cmp	r3, r8
 8004fb8:	db02      	blt.n	8004fc0 <_printf_float+0x21c>
 8004fba:	6823      	ldr	r3, [r4, #0]
 8004fbc:	07d8      	lsls	r0, r3, #31
 8004fbe:	d50f      	bpl.n	8004fe0 <_printf_float+0x23c>
 8004fc0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004fc4:	4631      	mov	r1, r6
 8004fc6:	4628      	mov	r0, r5
 8004fc8:	47b8      	blx	r7
 8004fca:	3001      	adds	r0, #1
 8004fcc:	f43f af45 	beq.w	8004e5a <_printf_float+0xb6>
 8004fd0:	f04f 0900 	mov.w	r9, #0
 8004fd4:	f108 38ff 	add.w	r8, r8, #4294967295
 8004fd8:	f104 0a1a 	add.w	sl, r4, #26
 8004fdc:	45c8      	cmp	r8, r9
 8004fde:	dc09      	bgt.n	8004ff4 <_printf_float+0x250>
 8004fe0:	6823      	ldr	r3, [r4, #0]
 8004fe2:	079b      	lsls	r3, r3, #30
 8004fe4:	f100 8103 	bmi.w	80051ee <_printf_float+0x44a>
 8004fe8:	68e0      	ldr	r0, [r4, #12]
 8004fea:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004fec:	4298      	cmp	r0, r3
 8004fee:	bfb8      	it	lt
 8004ff0:	4618      	movlt	r0, r3
 8004ff2:	e734      	b.n	8004e5e <_printf_float+0xba>
 8004ff4:	2301      	movs	r3, #1
 8004ff6:	4652      	mov	r2, sl
 8004ff8:	4631      	mov	r1, r6
 8004ffa:	4628      	mov	r0, r5
 8004ffc:	47b8      	blx	r7
 8004ffe:	3001      	adds	r0, #1
 8005000:	f43f af2b 	beq.w	8004e5a <_printf_float+0xb6>
 8005004:	f109 0901 	add.w	r9, r9, #1
 8005008:	e7e8      	b.n	8004fdc <_printf_float+0x238>
 800500a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800500c:	2b00      	cmp	r3, #0
 800500e:	dc39      	bgt.n	8005084 <_printf_float+0x2e0>
 8005010:	4a1b      	ldr	r2, [pc, #108]	@ (8005080 <_printf_float+0x2dc>)
 8005012:	2301      	movs	r3, #1
 8005014:	4631      	mov	r1, r6
 8005016:	4628      	mov	r0, r5
 8005018:	47b8      	blx	r7
 800501a:	3001      	adds	r0, #1
 800501c:	f43f af1d 	beq.w	8004e5a <_printf_float+0xb6>
 8005020:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8005024:	ea59 0303 	orrs.w	r3, r9, r3
 8005028:	d102      	bne.n	8005030 <_printf_float+0x28c>
 800502a:	6823      	ldr	r3, [r4, #0]
 800502c:	07d9      	lsls	r1, r3, #31
 800502e:	d5d7      	bpl.n	8004fe0 <_printf_float+0x23c>
 8005030:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005034:	4631      	mov	r1, r6
 8005036:	4628      	mov	r0, r5
 8005038:	47b8      	blx	r7
 800503a:	3001      	adds	r0, #1
 800503c:	f43f af0d 	beq.w	8004e5a <_printf_float+0xb6>
 8005040:	f04f 0a00 	mov.w	sl, #0
 8005044:	f104 0b1a 	add.w	fp, r4, #26
 8005048:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800504a:	425b      	negs	r3, r3
 800504c:	4553      	cmp	r3, sl
 800504e:	dc01      	bgt.n	8005054 <_printf_float+0x2b0>
 8005050:	464b      	mov	r3, r9
 8005052:	e793      	b.n	8004f7c <_printf_float+0x1d8>
 8005054:	2301      	movs	r3, #1
 8005056:	465a      	mov	r2, fp
 8005058:	4631      	mov	r1, r6
 800505a:	4628      	mov	r0, r5
 800505c:	47b8      	blx	r7
 800505e:	3001      	adds	r0, #1
 8005060:	f43f aefb 	beq.w	8004e5a <_printf_float+0xb6>
 8005064:	f10a 0a01 	add.w	sl, sl, #1
 8005068:	e7ee      	b.n	8005048 <_printf_float+0x2a4>
 800506a:	bf00      	nop
 800506c:	7fefffff 	.word	0x7fefffff
 8005070:	08009784 	.word	0x08009784
 8005074:	08009780 	.word	0x08009780
 8005078:	0800978c 	.word	0x0800978c
 800507c:	08009788 	.word	0x08009788
 8005080:	08009790 	.word	0x08009790
 8005084:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005086:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800508a:	4553      	cmp	r3, sl
 800508c:	bfa8      	it	ge
 800508e:	4653      	movge	r3, sl
 8005090:	2b00      	cmp	r3, #0
 8005092:	4699      	mov	r9, r3
 8005094:	dc36      	bgt.n	8005104 <_printf_float+0x360>
 8005096:	f04f 0b00 	mov.w	fp, #0
 800509a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800509e:	f104 021a 	add.w	r2, r4, #26
 80050a2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80050a4:	9306      	str	r3, [sp, #24]
 80050a6:	eba3 0309 	sub.w	r3, r3, r9
 80050aa:	455b      	cmp	r3, fp
 80050ac:	dc31      	bgt.n	8005112 <_printf_float+0x36e>
 80050ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80050b0:	459a      	cmp	sl, r3
 80050b2:	dc3a      	bgt.n	800512a <_printf_float+0x386>
 80050b4:	6823      	ldr	r3, [r4, #0]
 80050b6:	07da      	lsls	r2, r3, #31
 80050b8:	d437      	bmi.n	800512a <_printf_float+0x386>
 80050ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80050bc:	ebaa 0903 	sub.w	r9, sl, r3
 80050c0:	9b06      	ldr	r3, [sp, #24]
 80050c2:	ebaa 0303 	sub.w	r3, sl, r3
 80050c6:	4599      	cmp	r9, r3
 80050c8:	bfa8      	it	ge
 80050ca:	4699      	movge	r9, r3
 80050cc:	f1b9 0f00 	cmp.w	r9, #0
 80050d0:	dc33      	bgt.n	800513a <_printf_float+0x396>
 80050d2:	f04f 0800 	mov.w	r8, #0
 80050d6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80050da:	f104 0b1a 	add.w	fp, r4, #26
 80050de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80050e0:	ebaa 0303 	sub.w	r3, sl, r3
 80050e4:	eba3 0309 	sub.w	r3, r3, r9
 80050e8:	4543      	cmp	r3, r8
 80050ea:	f77f af79 	ble.w	8004fe0 <_printf_float+0x23c>
 80050ee:	2301      	movs	r3, #1
 80050f0:	465a      	mov	r2, fp
 80050f2:	4631      	mov	r1, r6
 80050f4:	4628      	mov	r0, r5
 80050f6:	47b8      	blx	r7
 80050f8:	3001      	adds	r0, #1
 80050fa:	f43f aeae 	beq.w	8004e5a <_printf_float+0xb6>
 80050fe:	f108 0801 	add.w	r8, r8, #1
 8005102:	e7ec      	b.n	80050de <_printf_float+0x33a>
 8005104:	4642      	mov	r2, r8
 8005106:	4631      	mov	r1, r6
 8005108:	4628      	mov	r0, r5
 800510a:	47b8      	blx	r7
 800510c:	3001      	adds	r0, #1
 800510e:	d1c2      	bne.n	8005096 <_printf_float+0x2f2>
 8005110:	e6a3      	b.n	8004e5a <_printf_float+0xb6>
 8005112:	2301      	movs	r3, #1
 8005114:	4631      	mov	r1, r6
 8005116:	4628      	mov	r0, r5
 8005118:	9206      	str	r2, [sp, #24]
 800511a:	47b8      	blx	r7
 800511c:	3001      	adds	r0, #1
 800511e:	f43f ae9c 	beq.w	8004e5a <_printf_float+0xb6>
 8005122:	9a06      	ldr	r2, [sp, #24]
 8005124:	f10b 0b01 	add.w	fp, fp, #1
 8005128:	e7bb      	b.n	80050a2 <_printf_float+0x2fe>
 800512a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800512e:	4631      	mov	r1, r6
 8005130:	4628      	mov	r0, r5
 8005132:	47b8      	blx	r7
 8005134:	3001      	adds	r0, #1
 8005136:	d1c0      	bne.n	80050ba <_printf_float+0x316>
 8005138:	e68f      	b.n	8004e5a <_printf_float+0xb6>
 800513a:	9a06      	ldr	r2, [sp, #24]
 800513c:	464b      	mov	r3, r9
 800513e:	4442      	add	r2, r8
 8005140:	4631      	mov	r1, r6
 8005142:	4628      	mov	r0, r5
 8005144:	47b8      	blx	r7
 8005146:	3001      	adds	r0, #1
 8005148:	d1c3      	bne.n	80050d2 <_printf_float+0x32e>
 800514a:	e686      	b.n	8004e5a <_printf_float+0xb6>
 800514c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005150:	f1ba 0f01 	cmp.w	sl, #1
 8005154:	dc01      	bgt.n	800515a <_printf_float+0x3b6>
 8005156:	07db      	lsls	r3, r3, #31
 8005158:	d536      	bpl.n	80051c8 <_printf_float+0x424>
 800515a:	2301      	movs	r3, #1
 800515c:	4642      	mov	r2, r8
 800515e:	4631      	mov	r1, r6
 8005160:	4628      	mov	r0, r5
 8005162:	47b8      	blx	r7
 8005164:	3001      	adds	r0, #1
 8005166:	f43f ae78 	beq.w	8004e5a <_printf_float+0xb6>
 800516a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800516e:	4631      	mov	r1, r6
 8005170:	4628      	mov	r0, r5
 8005172:	47b8      	blx	r7
 8005174:	3001      	adds	r0, #1
 8005176:	f43f ae70 	beq.w	8004e5a <_printf_float+0xb6>
 800517a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800517e:	2200      	movs	r2, #0
 8005180:	2300      	movs	r3, #0
 8005182:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005186:	f7fb fc9f 	bl	8000ac8 <__aeabi_dcmpeq>
 800518a:	b9c0      	cbnz	r0, 80051be <_printf_float+0x41a>
 800518c:	4653      	mov	r3, sl
 800518e:	f108 0201 	add.w	r2, r8, #1
 8005192:	4631      	mov	r1, r6
 8005194:	4628      	mov	r0, r5
 8005196:	47b8      	blx	r7
 8005198:	3001      	adds	r0, #1
 800519a:	d10c      	bne.n	80051b6 <_printf_float+0x412>
 800519c:	e65d      	b.n	8004e5a <_printf_float+0xb6>
 800519e:	2301      	movs	r3, #1
 80051a0:	465a      	mov	r2, fp
 80051a2:	4631      	mov	r1, r6
 80051a4:	4628      	mov	r0, r5
 80051a6:	47b8      	blx	r7
 80051a8:	3001      	adds	r0, #1
 80051aa:	f43f ae56 	beq.w	8004e5a <_printf_float+0xb6>
 80051ae:	f108 0801 	add.w	r8, r8, #1
 80051b2:	45d0      	cmp	r8, sl
 80051b4:	dbf3      	blt.n	800519e <_printf_float+0x3fa>
 80051b6:	464b      	mov	r3, r9
 80051b8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80051bc:	e6df      	b.n	8004f7e <_printf_float+0x1da>
 80051be:	f04f 0800 	mov.w	r8, #0
 80051c2:	f104 0b1a 	add.w	fp, r4, #26
 80051c6:	e7f4      	b.n	80051b2 <_printf_float+0x40e>
 80051c8:	2301      	movs	r3, #1
 80051ca:	4642      	mov	r2, r8
 80051cc:	e7e1      	b.n	8005192 <_printf_float+0x3ee>
 80051ce:	2301      	movs	r3, #1
 80051d0:	464a      	mov	r2, r9
 80051d2:	4631      	mov	r1, r6
 80051d4:	4628      	mov	r0, r5
 80051d6:	47b8      	blx	r7
 80051d8:	3001      	adds	r0, #1
 80051da:	f43f ae3e 	beq.w	8004e5a <_printf_float+0xb6>
 80051de:	f108 0801 	add.w	r8, r8, #1
 80051e2:	68e3      	ldr	r3, [r4, #12]
 80051e4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80051e6:	1a5b      	subs	r3, r3, r1
 80051e8:	4543      	cmp	r3, r8
 80051ea:	dcf0      	bgt.n	80051ce <_printf_float+0x42a>
 80051ec:	e6fc      	b.n	8004fe8 <_printf_float+0x244>
 80051ee:	f04f 0800 	mov.w	r8, #0
 80051f2:	f104 0919 	add.w	r9, r4, #25
 80051f6:	e7f4      	b.n	80051e2 <_printf_float+0x43e>

080051f8 <_printf_common>:
 80051f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80051fc:	4616      	mov	r6, r2
 80051fe:	4698      	mov	r8, r3
 8005200:	688a      	ldr	r2, [r1, #8]
 8005202:	690b      	ldr	r3, [r1, #16]
 8005204:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005208:	4293      	cmp	r3, r2
 800520a:	bfb8      	it	lt
 800520c:	4613      	movlt	r3, r2
 800520e:	6033      	str	r3, [r6, #0]
 8005210:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005214:	4607      	mov	r7, r0
 8005216:	460c      	mov	r4, r1
 8005218:	b10a      	cbz	r2, 800521e <_printf_common+0x26>
 800521a:	3301      	adds	r3, #1
 800521c:	6033      	str	r3, [r6, #0]
 800521e:	6823      	ldr	r3, [r4, #0]
 8005220:	0699      	lsls	r1, r3, #26
 8005222:	bf42      	ittt	mi
 8005224:	6833      	ldrmi	r3, [r6, #0]
 8005226:	3302      	addmi	r3, #2
 8005228:	6033      	strmi	r3, [r6, #0]
 800522a:	6825      	ldr	r5, [r4, #0]
 800522c:	f015 0506 	ands.w	r5, r5, #6
 8005230:	d106      	bne.n	8005240 <_printf_common+0x48>
 8005232:	f104 0a19 	add.w	sl, r4, #25
 8005236:	68e3      	ldr	r3, [r4, #12]
 8005238:	6832      	ldr	r2, [r6, #0]
 800523a:	1a9b      	subs	r3, r3, r2
 800523c:	42ab      	cmp	r3, r5
 800523e:	dc26      	bgt.n	800528e <_printf_common+0x96>
 8005240:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005244:	6822      	ldr	r2, [r4, #0]
 8005246:	3b00      	subs	r3, #0
 8005248:	bf18      	it	ne
 800524a:	2301      	movne	r3, #1
 800524c:	0692      	lsls	r2, r2, #26
 800524e:	d42b      	bmi.n	80052a8 <_printf_common+0xb0>
 8005250:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005254:	4641      	mov	r1, r8
 8005256:	4638      	mov	r0, r7
 8005258:	47c8      	blx	r9
 800525a:	3001      	adds	r0, #1
 800525c:	d01e      	beq.n	800529c <_printf_common+0xa4>
 800525e:	6823      	ldr	r3, [r4, #0]
 8005260:	6922      	ldr	r2, [r4, #16]
 8005262:	f003 0306 	and.w	r3, r3, #6
 8005266:	2b04      	cmp	r3, #4
 8005268:	bf02      	ittt	eq
 800526a:	68e5      	ldreq	r5, [r4, #12]
 800526c:	6833      	ldreq	r3, [r6, #0]
 800526e:	1aed      	subeq	r5, r5, r3
 8005270:	68a3      	ldr	r3, [r4, #8]
 8005272:	bf0c      	ite	eq
 8005274:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005278:	2500      	movne	r5, #0
 800527a:	4293      	cmp	r3, r2
 800527c:	bfc4      	itt	gt
 800527e:	1a9b      	subgt	r3, r3, r2
 8005280:	18ed      	addgt	r5, r5, r3
 8005282:	2600      	movs	r6, #0
 8005284:	341a      	adds	r4, #26
 8005286:	42b5      	cmp	r5, r6
 8005288:	d11a      	bne.n	80052c0 <_printf_common+0xc8>
 800528a:	2000      	movs	r0, #0
 800528c:	e008      	b.n	80052a0 <_printf_common+0xa8>
 800528e:	2301      	movs	r3, #1
 8005290:	4652      	mov	r2, sl
 8005292:	4641      	mov	r1, r8
 8005294:	4638      	mov	r0, r7
 8005296:	47c8      	blx	r9
 8005298:	3001      	adds	r0, #1
 800529a:	d103      	bne.n	80052a4 <_printf_common+0xac>
 800529c:	f04f 30ff 	mov.w	r0, #4294967295
 80052a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80052a4:	3501      	adds	r5, #1
 80052a6:	e7c6      	b.n	8005236 <_printf_common+0x3e>
 80052a8:	18e1      	adds	r1, r4, r3
 80052aa:	1c5a      	adds	r2, r3, #1
 80052ac:	2030      	movs	r0, #48	@ 0x30
 80052ae:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80052b2:	4422      	add	r2, r4
 80052b4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80052b8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80052bc:	3302      	adds	r3, #2
 80052be:	e7c7      	b.n	8005250 <_printf_common+0x58>
 80052c0:	2301      	movs	r3, #1
 80052c2:	4622      	mov	r2, r4
 80052c4:	4641      	mov	r1, r8
 80052c6:	4638      	mov	r0, r7
 80052c8:	47c8      	blx	r9
 80052ca:	3001      	adds	r0, #1
 80052cc:	d0e6      	beq.n	800529c <_printf_common+0xa4>
 80052ce:	3601      	adds	r6, #1
 80052d0:	e7d9      	b.n	8005286 <_printf_common+0x8e>
	...

080052d4 <_printf_i>:
 80052d4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80052d8:	7e0f      	ldrb	r7, [r1, #24]
 80052da:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80052dc:	2f78      	cmp	r7, #120	@ 0x78
 80052de:	4691      	mov	r9, r2
 80052e0:	4680      	mov	r8, r0
 80052e2:	460c      	mov	r4, r1
 80052e4:	469a      	mov	sl, r3
 80052e6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80052ea:	d807      	bhi.n	80052fc <_printf_i+0x28>
 80052ec:	2f62      	cmp	r7, #98	@ 0x62
 80052ee:	d80a      	bhi.n	8005306 <_printf_i+0x32>
 80052f0:	2f00      	cmp	r7, #0
 80052f2:	f000 80d1 	beq.w	8005498 <_printf_i+0x1c4>
 80052f6:	2f58      	cmp	r7, #88	@ 0x58
 80052f8:	f000 80b8 	beq.w	800546c <_printf_i+0x198>
 80052fc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005300:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005304:	e03a      	b.n	800537c <_printf_i+0xa8>
 8005306:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800530a:	2b15      	cmp	r3, #21
 800530c:	d8f6      	bhi.n	80052fc <_printf_i+0x28>
 800530e:	a101      	add	r1, pc, #4	@ (adr r1, 8005314 <_printf_i+0x40>)
 8005310:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005314:	0800536d 	.word	0x0800536d
 8005318:	08005381 	.word	0x08005381
 800531c:	080052fd 	.word	0x080052fd
 8005320:	080052fd 	.word	0x080052fd
 8005324:	080052fd 	.word	0x080052fd
 8005328:	080052fd 	.word	0x080052fd
 800532c:	08005381 	.word	0x08005381
 8005330:	080052fd 	.word	0x080052fd
 8005334:	080052fd 	.word	0x080052fd
 8005338:	080052fd 	.word	0x080052fd
 800533c:	080052fd 	.word	0x080052fd
 8005340:	0800547f 	.word	0x0800547f
 8005344:	080053ab 	.word	0x080053ab
 8005348:	08005439 	.word	0x08005439
 800534c:	080052fd 	.word	0x080052fd
 8005350:	080052fd 	.word	0x080052fd
 8005354:	080054a1 	.word	0x080054a1
 8005358:	080052fd 	.word	0x080052fd
 800535c:	080053ab 	.word	0x080053ab
 8005360:	080052fd 	.word	0x080052fd
 8005364:	080052fd 	.word	0x080052fd
 8005368:	08005441 	.word	0x08005441
 800536c:	6833      	ldr	r3, [r6, #0]
 800536e:	1d1a      	adds	r2, r3, #4
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	6032      	str	r2, [r6, #0]
 8005374:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005378:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800537c:	2301      	movs	r3, #1
 800537e:	e09c      	b.n	80054ba <_printf_i+0x1e6>
 8005380:	6833      	ldr	r3, [r6, #0]
 8005382:	6820      	ldr	r0, [r4, #0]
 8005384:	1d19      	adds	r1, r3, #4
 8005386:	6031      	str	r1, [r6, #0]
 8005388:	0606      	lsls	r6, r0, #24
 800538a:	d501      	bpl.n	8005390 <_printf_i+0xbc>
 800538c:	681d      	ldr	r5, [r3, #0]
 800538e:	e003      	b.n	8005398 <_printf_i+0xc4>
 8005390:	0645      	lsls	r5, r0, #25
 8005392:	d5fb      	bpl.n	800538c <_printf_i+0xb8>
 8005394:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005398:	2d00      	cmp	r5, #0
 800539a:	da03      	bge.n	80053a4 <_printf_i+0xd0>
 800539c:	232d      	movs	r3, #45	@ 0x2d
 800539e:	426d      	negs	r5, r5
 80053a0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80053a4:	4858      	ldr	r0, [pc, #352]	@ (8005508 <_printf_i+0x234>)
 80053a6:	230a      	movs	r3, #10
 80053a8:	e011      	b.n	80053ce <_printf_i+0xfa>
 80053aa:	6821      	ldr	r1, [r4, #0]
 80053ac:	6833      	ldr	r3, [r6, #0]
 80053ae:	0608      	lsls	r0, r1, #24
 80053b0:	f853 5b04 	ldr.w	r5, [r3], #4
 80053b4:	d402      	bmi.n	80053bc <_printf_i+0xe8>
 80053b6:	0649      	lsls	r1, r1, #25
 80053b8:	bf48      	it	mi
 80053ba:	b2ad      	uxthmi	r5, r5
 80053bc:	2f6f      	cmp	r7, #111	@ 0x6f
 80053be:	4852      	ldr	r0, [pc, #328]	@ (8005508 <_printf_i+0x234>)
 80053c0:	6033      	str	r3, [r6, #0]
 80053c2:	bf14      	ite	ne
 80053c4:	230a      	movne	r3, #10
 80053c6:	2308      	moveq	r3, #8
 80053c8:	2100      	movs	r1, #0
 80053ca:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80053ce:	6866      	ldr	r6, [r4, #4]
 80053d0:	60a6      	str	r6, [r4, #8]
 80053d2:	2e00      	cmp	r6, #0
 80053d4:	db05      	blt.n	80053e2 <_printf_i+0x10e>
 80053d6:	6821      	ldr	r1, [r4, #0]
 80053d8:	432e      	orrs	r6, r5
 80053da:	f021 0104 	bic.w	r1, r1, #4
 80053de:	6021      	str	r1, [r4, #0]
 80053e0:	d04b      	beq.n	800547a <_printf_i+0x1a6>
 80053e2:	4616      	mov	r6, r2
 80053e4:	fbb5 f1f3 	udiv	r1, r5, r3
 80053e8:	fb03 5711 	mls	r7, r3, r1, r5
 80053ec:	5dc7      	ldrb	r7, [r0, r7]
 80053ee:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80053f2:	462f      	mov	r7, r5
 80053f4:	42bb      	cmp	r3, r7
 80053f6:	460d      	mov	r5, r1
 80053f8:	d9f4      	bls.n	80053e4 <_printf_i+0x110>
 80053fa:	2b08      	cmp	r3, #8
 80053fc:	d10b      	bne.n	8005416 <_printf_i+0x142>
 80053fe:	6823      	ldr	r3, [r4, #0]
 8005400:	07df      	lsls	r7, r3, #31
 8005402:	d508      	bpl.n	8005416 <_printf_i+0x142>
 8005404:	6923      	ldr	r3, [r4, #16]
 8005406:	6861      	ldr	r1, [r4, #4]
 8005408:	4299      	cmp	r1, r3
 800540a:	bfde      	ittt	le
 800540c:	2330      	movle	r3, #48	@ 0x30
 800540e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005412:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005416:	1b92      	subs	r2, r2, r6
 8005418:	6122      	str	r2, [r4, #16]
 800541a:	f8cd a000 	str.w	sl, [sp]
 800541e:	464b      	mov	r3, r9
 8005420:	aa03      	add	r2, sp, #12
 8005422:	4621      	mov	r1, r4
 8005424:	4640      	mov	r0, r8
 8005426:	f7ff fee7 	bl	80051f8 <_printf_common>
 800542a:	3001      	adds	r0, #1
 800542c:	d14a      	bne.n	80054c4 <_printf_i+0x1f0>
 800542e:	f04f 30ff 	mov.w	r0, #4294967295
 8005432:	b004      	add	sp, #16
 8005434:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005438:	6823      	ldr	r3, [r4, #0]
 800543a:	f043 0320 	orr.w	r3, r3, #32
 800543e:	6023      	str	r3, [r4, #0]
 8005440:	4832      	ldr	r0, [pc, #200]	@ (800550c <_printf_i+0x238>)
 8005442:	2778      	movs	r7, #120	@ 0x78
 8005444:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005448:	6823      	ldr	r3, [r4, #0]
 800544a:	6831      	ldr	r1, [r6, #0]
 800544c:	061f      	lsls	r7, r3, #24
 800544e:	f851 5b04 	ldr.w	r5, [r1], #4
 8005452:	d402      	bmi.n	800545a <_printf_i+0x186>
 8005454:	065f      	lsls	r7, r3, #25
 8005456:	bf48      	it	mi
 8005458:	b2ad      	uxthmi	r5, r5
 800545a:	6031      	str	r1, [r6, #0]
 800545c:	07d9      	lsls	r1, r3, #31
 800545e:	bf44      	itt	mi
 8005460:	f043 0320 	orrmi.w	r3, r3, #32
 8005464:	6023      	strmi	r3, [r4, #0]
 8005466:	b11d      	cbz	r5, 8005470 <_printf_i+0x19c>
 8005468:	2310      	movs	r3, #16
 800546a:	e7ad      	b.n	80053c8 <_printf_i+0xf4>
 800546c:	4826      	ldr	r0, [pc, #152]	@ (8005508 <_printf_i+0x234>)
 800546e:	e7e9      	b.n	8005444 <_printf_i+0x170>
 8005470:	6823      	ldr	r3, [r4, #0]
 8005472:	f023 0320 	bic.w	r3, r3, #32
 8005476:	6023      	str	r3, [r4, #0]
 8005478:	e7f6      	b.n	8005468 <_printf_i+0x194>
 800547a:	4616      	mov	r6, r2
 800547c:	e7bd      	b.n	80053fa <_printf_i+0x126>
 800547e:	6833      	ldr	r3, [r6, #0]
 8005480:	6825      	ldr	r5, [r4, #0]
 8005482:	6961      	ldr	r1, [r4, #20]
 8005484:	1d18      	adds	r0, r3, #4
 8005486:	6030      	str	r0, [r6, #0]
 8005488:	062e      	lsls	r6, r5, #24
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	d501      	bpl.n	8005492 <_printf_i+0x1be>
 800548e:	6019      	str	r1, [r3, #0]
 8005490:	e002      	b.n	8005498 <_printf_i+0x1c4>
 8005492:	0668      	lsls	r0, r5, #25
 8005494:	d5fb      	bpl.n	800548e <_printf_i+0x1ba>
 8005496:	8019      	strh	r1, [r3, #0]
 8005498:	2300      	movs	r3, #0
 800549a:	6123      	str	r3, [r4, #16]
 800549c:	4616      	mov	r6, r2
 800549e:	e7bc      	b.n	800541a <_printf_i+0x146>
 80054a0:	6833      	ldr	r3, [r6, #0]
 80054a2:	1d1a      	adds	r2, r3, #4
 80054a4:	6032      	str	r2, [r6, #0]
 80054a6:	681e      	ldr	r6, [r3, #0]
 80054a8:	6862      	ldr	r2, [r4, #4]
 80054aa:	2100      	movs	r1, #0
 80054ac:	4630      	mov	r0, r6
 80054ae:	f7fa fe8f 	bl	80001d0 <memchr>
 80054b2:	b108      	cbz	r0, 80054b8 <_printf_i+0x1e4>
 80054b4:	1b80      	subs	r0, r0, r6
 80054b6:	6060      	str	r0, [r4, #4]
 80054b8:	6863      	ldr	r3, [r4, #4]
 80054ba:	6123      	str	r3, [r4, #16]
 80054bc:	2300      	movs	r3, #0
 80054be:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80054c2:	e7aa      	b.n	800541a <_printf_i+0x146>
 80054c4:	6923      	ldr	r3, [r4, #16]
 80054c6:	4632      	mov	r2, r6
 80054c8:	4649      	mov	r1, r9
 80054ca:	4640      	mov	r0, r8
 80054cc:	47d0      	blx	sl
 80054ce:	3001      	adds	r0, #1
 80054d0:	d0ad      	beq.n	800542e <_printf_i+0x15a>
 80054d2:	6823      	ldr	r3, [r4, #0]
 80054d4:	079b      	lsls	r3, r3, #30
 80054d6:	d413      	bmi.n	8005500 <_printf_i+0x22c>
 80054d8:	68e0      	ldr	r0, [r4, #12]
 80054da:	9b03      	ldr	r3, [sp, #12]
 80054dc:	4298      	cmp	r0, r3
 80054de:	bfb8      	it	lt
 80054e0:	4618      	movlt	r0, r3
 80054e2:	e7a6      	b.n	8005432 <_printf_i+0x15e>
 80054e4:	2301      	movs	r3, #1
 80054e6:	4632      	mov	r2, r6
 80054e8:	4649      	mov	r1, r9
 80054ea:	4640      	mov	r0, r8
 80054ec:	47d0      	blx	sl
 80054ee:	3001      	adds	r0, #1
 80054f0:	d09d      	beq.n	800542e <_printf_i+0x15a>
 80054f2:	3501      	adds	r5, #1
 80054f4:	68e3      	ldr	r3, [r4, #12]
 80054f6:	9903      	ldr	r1, [sp, #12]
 80054f8:	1a5b      	subs	r3, r3, r1
 80054fa:	42ab      	cmp	r3, r5
 80054fc:	dcf2      	bgt.n	80054e4 <_printf_i+0x210>
 80054fe:	e7eb      	b.n	80054d8 <_printf_i+0x204>
 8005500:	2500      	movs	r5, #0
 8005502:	f104 0619 	add.w	r6, r4, #25
 8005506:	e7f5      	b.n	80054f4 <_printf_i+0x220>
 8005508:	08009792 	.word	0x08009792
 800550c:	080097a3 	.word	0x080097a3

08005510 <_scanf_float>:
 8005510:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005514:	b087      	sub	sp, #28
 8005516:	4691      	mov	r9, r2
 8005518:	9303      	str	r3, [sp, #12]
 800551a:	688b      	ldr	r3, [r1, #8]
 800551c:	1e5a      	subs	r2, r3, #1
 800551e:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8005522:	bf81      	itttt	hi
 8005524:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8005528:	eb03 0b05 	addhi.w	fp, r3, r5
 800552c:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8005530:	608b      	strhi	r3, [r1, #8]
 8005532:	680b      	ldr	r3, [r1, #0]
 8005534:	460a      	mov	r2, r1
 8005536:	f04f 0500 	mov.w	r5, #0
 800553a:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800553e:	f842 3b1c 	str.w	r3, [r2], #28
 8005542:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8005546:	4680      	mov	r8, r0
 8005548:	460c      	mov	r4, r1
 800554a:	bf98      	it	ls
 800554c:	f04f 0b00 	movls.w	fp, #0
 8005550:	9201      	str	r2, [sp, #4]
 8005552:	4616      	mov	r6, r2
 8005554:	46aa      	mov	sl, r5
 8005556:	462f      	mov	r7, r5
 8005558:	9502      	str	r5, [sp, #8]
 800555a:	68a2      	ldr	r2, [r4, #8]
 800555c:	b15a      	cbz	r2, 8005576 <_scanf_float+0x66>
 800555e:	f8d9 3000 	ldr.w	r3, [r9]
 8005562:	781b      	ldrb	r3, [r3, #0]
 8005564:	2b4e      	cmp	r3, #78	@ 0x4e
 8005566:	d863      	bhi.n	8005630 <_scanf_float+0x120>
 8005568:	2b40      	cmp	r3, #64	@ 0x40
 800556a:	d83b      	bhi.n	80055e4 <_scanf_float+0xd4>
 800556c:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8005570:	b2c8      	uxtb	r0, r1
 8005572:	280e      	cmp	r0, #14
 8005574:	d939      	bls.n	80055ea <_scanf_float+0xda>
 8005576:	b11f      	cbz	r7, 8005580 <_scanf_float+0x70>
 8005578:	6823      	ldr	r3, [r4, #0]
 800557a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800557e:	6023      	str	r3, [r4, #0]
 8005580:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005584:	f1ba 0f01 	cmp.w	sl, #1
 8005588:	f200 8114 	bhi.w	80057b4 <_scanf_float+0x2a4>
 800558c:	9b01      	ldr	r3, [sp, #4]
 800558e:	429e      	cmp	r6, r3
 8005590:	f200 8105 	bhi.w	800579e <_scanf_float+0x28e>
 8005594:	2001      	movs	r0, #1
 8005596:	b007      	add	sp, #28
 8005598:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800559c:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 80055a0:	2a0d      	cmp	r2, #13
 80055a2:	d8e8      	bhi.n	8005576 <_scanf_float+0x66>
 80055a4:	a101      	add	r1, pc, #4	@ (adr r1, 80055ac <_scanf_float+0x9c>)
 80055a6:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80055aa:	bf00      	nop
 80055ac:	080056f5 	.word	0x080056f5
 80055b0:	08005577 	.word	0x08005577
 80055b4:	08005577 	.word	0x08005577
 80055b8:	08005577 	.word	0x08005577
 80055bc:	08005751 	.word	0x08005751
 80055c0:	0800572b 	.word	0x0800572b
 80055c4:	08005577 	.word	0x08005577
 80055c8:	08005577 	.word	0x08005577
 80055cc:	08005703 	.word	0x08005703
 80055d0:	08005577 	.word	0x08005577
 80055d4:	08005577 	.word	0x08005577
 80055d8:	08005577 	.word	0x08005577
 80055dc:	08005577 	.word	0x08005577
 80055e0:	080056bf 	.word	0x080056bf
 80055e4:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 80055e8:	e7da      	b.n	80055a0 <_scanf_float+0x90>
 80055ea:	290e      	cmp	r1, #14
 80055ec:	d8c3      	bhi.n	8005576 <_scanf_float+0x66>
 80055ee:	a001      	add	r0, pc, #4	@ (adr r0, 80055f4 <_scanf_float+0xe4>)
 80055f0:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80055f4:	080056af 	.word	0x080056af
 80055f8:	08005577 	.word	0x08005577
 80055fc:	080056af 	.word	0x080056af
 8005600:	0800573f 	.word	0x0800573f
 8005604:	08005577 	.word	0x08005577
 8005608:	08005651 	.word	0x08005651
 800560c:	08005695 	.word	0x08005695
 8005610:	08005695 	.word	0x08005695
 8005614:	08005695 	.word	0x08005695
 8005618:	08005695 	.word	0x08005695
 800561c:	08005695 	.word	0x08005695
 8005620:	08005695 	.word	0x08005695
 8005624:	08005695 	.word	0x08005695
 8005628:	08005695 	.word	0x08005695
 800562c:	08005695 	.word	0x08005695
 8005630:	2b6e      	cmp	r3, #110	@ 0x6e
 8005632:	d809      	bhi.n	8005648 <_scanf_float+0x138>
 8005634:	2b60      	cmp	r3, #96	@ 0x60
 8005636:	d8b1      	bhi.n	800559c <_scanf_float+0x8c>
 8005638:	2b54      	cmp	r3, #84	@ 0x54
 800563a:	d07b      	beq.n	8005734 <_scanf_float+0x224>
 800563c:	2b59      	cmp	r3, #89	@ 0x59
 800563e:	d19a      	bne.n	8005576 <_scanf_float+0x66>
 8005640:	2d07      	cmp	r5, #7
 8005642:	d198      	bne.n	8005576 <_scanf_float+0x66>
 8005644:	2508      	movs	r5, #8
 8005646:	e02f      	b.n	80056a8 <_scanf_float+0x198>
 8005648:	2b74      	cmp	r3, #116	@ 0x74
 800564a:	d073      	beq.n	8005734 <_scanf_float+0x224>
 800564c:	2b79      	cmp	r3, #121	@ 0x79
 800564e:	e7f6      	b.n	800563e <_scanf_float+0x12e>
 8005650:	6821      	ldr	r1, [r4, #0]
 8005652:	05c8      	lsls	r0, r1, #23
 8005654:	d51e      	bpl.n	8005694 <_scanf_float+0x184>
 8005656:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800565a:	6021      	str	r1, [r4, #0]
 800565c:	3701      	adds	r7, #1
 800565e:	f1bb 0f00 	cmp.w	fp, #0
 8005662:	d003      	beq.n	800566c <_scanf_float+0x15c>
 8005664:	3201      	adds	r2, #1
 8005666:	f10b 3bff 	add.w	fp, fp, #4294967295
 800566a:	60a2      	str	r2, [r4, #8]
 800566c:	68a3      	ldr	r3, [r4, #8]
 800566e:	3b01      	subs	r3, #1
 8005670:	60a3      	str	r3, [r4, #8]
 8005672:	6923      	ldr	r3, [r4, #16]
 8005674:	3301      	adds	r3, #1
 8005676:	6123      	str	r3, [r4, #16]
 8005678:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800567c:	3b01      	subs	r3, #1
 800567e:	2b00      	cmp	r3, #0
 8005680:	f8c9 3004 	str.w	r3, [r9, #4]
 8005684:	f340 8082 	ble.w	800578c <_scanf_float+0x27c>
 8005688:	f8d9 3000 	ldr.w	r3, [r9]
 800568c:	3301      	adds	r3, #1
 800568e:	f8c9 3000 	str.w	r3, [r9]
 8005692:	e762      	b.n	800555a <_scanf_float+0x4a>
 8005694:	eb1a 0105 	adds.w	r1, sl, r5
 8005698:	f47f af6d 	bne.w	8005576 <_scanf_float+0x66>
 800569c:	6822      	ldr	r2, [r4, #0]
 800569e:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 80056a2:	6022      	str	r2, [r4, #0]
 80056a4:	460d      	mov	r5, r1
 80056a6:	468a      	mov	sl, r1
 80056a8:	f806 3b01 	strb.w	r3, [r6], #1
 80056ac:	e7de      	b.n	800566c <_scanf_float+0x15c>
 80056ae:	6822      	ldr	r2, [r4, #0]
 80056b0:	0610      	lsls	r0, r2, #24
 80056b2:	f57f af60 	bpl.w	8005576 <_scanf_float+0x66>
 80056b6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80056ba:	6022      	str	r2, [r4, #0]
 80056bc:	e7f4      	b.n	80056a8 <_scanf_float+0x198>
 80056be:	f1ba 0f00 	cmp.w	sl, #0
 80056c2:	d10c      	bne.n	80056de <_scanf_float+0x1ce>
 80056c4:	b977      	cbnz	r7, 80056e4 <_scanf_float+0x1d4>
 80056c6:	6822      	ldr	r2, [r4, #0]
 80056c8:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80056cc:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80056d0:	d108      	bne.n	80056e4 <_scanf_float+0x1d4>
 80056d2:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80056d6:	6022      	str	r2, [r4, #0]
 80056d8:	f04f 0a01 	mov.w	sl, #1
 80056dc:	e7e4      	b.n	80056a8 <_scanf_float+0x198>
 80056de:	f1ba 0f02 	cmp.w	sl, #2
 80056e2:	d050      	beq.n	8005786 <_scanf_float+0x276>
 80056e4:	2d01      	cmp	r5, #1
 80056e6:	d002      	beq.n	80056ee <_scanf_float+0x1de>
 80056e8:	2d04      	cmp	r5, #4
 80056ea:	f47f af44 	bne.w	8005576 <_scanf_float+0x66>
 80056ee:	3501      	adds	r5, #1
 80056f0:	b2ed      	uxtb	r5, r5
 80056f2:	e7d9      	b.n	80056a8 <_scanf_float+0x198>
 80056f4:	f1ba 0f01 	cmp.w	sl, #1
 80056f8:	f47f af3d 	bne.w	8005576 <_scanf_float+0x66>
 80056fc:	f04f 0a02 	mov.w	sl, #2
 8005700:	e7d2      	b.n	80056a8 <_scanf_float+0x198>
 8005702:	b975      	cbnz	r5, 8005722 <_scanf_float+0x212>
 8005704:	2f00      	cmp	r7, #0
 8005706:	f47f af37 	bne.w	8005578 <_scanf_float+0x68>
 800570a:	6822      	ldr	r2, [r4, #0]
 800570c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8005710:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8005714:	f040 8103 	bne.w	800591e <_scanf_float+0x40e>
 8005718:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800571c:	6022      	str	r2, [r4, #0]
 800571e:	2501      	movs	r5, #1
 8005720:	e7c2      	b.n	80056a8 <_scanf_float+0x198>
 8005722:	2d03      	cmp	r5, #3
 8005724:	d0e3      	beq.n	80056ee <_scanf_float+0x1de>
 8005726:	2d05      	cmp	r5, #5
 8005728:	e7df      	b.n	80056ea <_scanf_float+0x1da>
 800572a:	2d02      	cmp	r5, #2
 800572c:	f47f af23 	bne.w	8005576 <_scanf_float+0x66>
 8005730:	2503      	movs	r5, #3
 8005732:	e7b9      	b.n	80056a8 <_scanf_float+0x198>
 8005734:	2d06      	cmp	r5, #6
 8005736:	f47f af1e 	bne.w	8005576 <_scanf_float+0x66>
 800573a:	2507      	movs	r5, #7
 800573c:	e7b4      	b.n	80056a8 <_scanf_float+0x198>
 800573e:	6822      	ldr	r2, [r4, #0]
 8005740:	0591      	lsls	r1, r2, #22
 8005742:	f57f af18 	bpl.w	8005576 <_scanf_float+0x66>
 8005746:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800574a:	6022      	str	r2, [r4, #0]
 800574c:	9702      	str	r7, [sp, #8]
 800574e:	e7ab      	b.n	80056a8 <_scanf_float+0x198>
 8005750:	6822      	ldr	r2, [r4, #0]
 8005752:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8005756:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800575a:	d005      	beq.n	8005768 <_scanf_float+0x258>
 800575c:	0550      	lsls	r0, r2, #21
 800575e:	f57f af0a 	bpl.w	8005576 <_scanf_float+0x66>
 8005762:	2f00      	cmp	r7, #0
 8005764:	f000 80db 	beq.w	800591e <_scanf_float+0x40e>
 8005768:	0591      	lsls	r1, r2, #22
 800576a:	bf58      	it	pl
 800576c:	9902      	ldrpl	r1, [sp, #8]
 800576e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8005772:	bf58      	it	pl
 8005774:	1a79      	subpl	r1, r7, r1
 8005776:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800577a:	bf58      	it	pl
 800577c:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8005780:	6022      	str	r2, [r4, #0]
 8005782:	2700      	movs	r7, #0
 8005784:	e790      	b.n	80056a8 <_scanf_float+0x198>
 8005786:	f04f 0a03 	mov.w	sl, #3
 800578a:	e78d      	b.n	80056a8 <_scanf_float+0x198>
 800578c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8005790:	4649      	mov	r1, r9
 8005792:	4640      	mov	r0, r8
 8005794:	4798      	blx	r3
 8005796:	2800      	cmp	r0, #0
 8005798:	f43f aedf 	beq.w	800555a <_scanf_float+0x4a>
 800579c:	e6eb      	b.n	8005576 <_scanf_float+0x66>
 800579e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80057a2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80057a6:	464a      	mov	r2, r9
 80057a8:	4640      	mov	r0, r8
 80057aa:	4798      	blx	r3
 80057ac:	6923      	ldr	r3, [r4, #16]
 80057ae:	3b01      	subs	r3, #1
 80057b0:	6123      	str	r3, [r4, #16]
 80057b2:	e6eb      	b.n	800558c <_scanf_float+0x7c>
 80057b4:	1e6b      	subs	r3, r5, #1
 80057b6:	2b06      	cmp	r3, #6
 80057b8:	d824      	bhi.n	8005804 <_scanf_float+0x2f4>
 80057ba:	2d02      	cmp	r5, #2
 80057bc:	d836      	bhi.n	800582c <_scanf_float+0x31c>
 80057be:	9b01      	ldr	r3, [sp, #4]
 80057c0:	429e      	cmp	r6, r3
 80057c2:	f67f aee7 	bls.w	8005594 <_scanf_float+0x84>
 80057c6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80057ca:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80057ce:	464a      	mov	r2, r9
 80057d0:	4640      	mov	r0, r8
 80057d2:	4798      	blx	r3
 80057d4:	6923      	ldr	r3, [r4, #16]
 80057d6:	3b01      	subs	r3, #1
 80057d8:	6123      	str	r3, [r4, #16]
 80057da:	e7f0      	b.n	80057be <_scanf_float+0x2ae>
 80057dc:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80057e0:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 80057e4:	464a      	mov	r2, r9
 80057e6:	4640      	mov	r0, r8
 80057e8:	4798      	blx	r3
 80057ea:	6923      	ldr	r3, [r4, #16]
 80057ec:	3b01      	subs	r3, #1
 80057ee:	6123      	str	r3, [r4, #16]
 80057f0:	f10a 3aff 	add.w	sl, sl, #4294967295
 80057f4:	fa5f fa8a 	uxtb.w	sl, sl
 80057f8:	f1ba 0f02 	cmp.w	sl, #2
 80057fc:	d1ee      	bne.n	80057dc <_scanf_float+0x2cc>
 80057fe:	3d03      	subs	r5, #3
 8005800:	b2ed      	uxtb	r5, r5
 8005802:	1b76      	subs	r6, r6, r5
 8005804:	6823      	ldr	r3, [r4, #0]
 8005806:	05da      	lsls	r2, r3, #23
 8005808:	d530      	bpl.n	800586c <_scanf_float+0x35c>
 800580a:	055b      	lsls	r3, r3, #21
 800580c:	d511      	bpl.n	8005832 <_scanf_float+0x322>
 800580e:	9b01      	ldr	r3, [sp, #4]
 8005810:	429e      	cmp	r6, r3
 8005812:	f67f aebf 	bls.w	8005594 <_scanf_float+0x84>
 8005816:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800581a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800581e:	464a      	mov	r2, r9
 8005820:	4640      	mov	r0, r8
 8005822:	4798      	blx	r3
 8005824:	6923      	ldr	r3, [r4, #16]
 8005826:	3b01      	subs	r3, #1
 8005828:	6123      	str	r3, [r4, #16]
 800582a:	e7f0      	b.n	800580e <_scanf_float+0x2fe>
 800582c:	46aa      	mov	sl, r5
 800582e:	46b3      	mov	fp, r6
 8005830:	e7de      	b.n	80057f0 <_scanf_float+0x2e0>
 8005832:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8005836:	6923      	ldr	r3, [r4, #16]
 8005838:	2965      	cmp	r1, #101	@ 0x65
 800583a:	f103 33ff 	add.w	r3, r3, #4294967295
 800583e:	f106 35ff 	add.w	r5, r6, #4294967295
 8005842:	6123      	str	r3, [r4, #16]
 8005844:	d00c      	beq.n	8005860 <_scanf_float+0x350>
 8005846:	2945      	cmp	r1, #69	@ 0x45
 8005848:	d00a      	beq.n	8005860 <_scanf_float+0x350>
 800584a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800584e:	464a      	mov	r2, r9
 8005850:	4640      	mov	r0, r8
 8005852:	4798      	blx	r3
 8005854:	6923      	ldr	r3, [r4, #16]
 8005856:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800585a:	3b01      	subs	r3, #1
 800585c:	1eb5      	subs	r5, r6, #2
 800585e:	6123      	str	r3, [r4, #16]
 8005860:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005864:	464a      	mov	r2, r9
 8005866:	4640      	mov	r0, r8
 8005868:	4798      	blx	r3
 800586a:	462e      	mov	r6, r5
 800586c:	6822      	ldr	r2, [r4, #0]
 800586e:	f012 0210 	ands.w	r2, r2, #16
 8005872:	d001      	beq.n	8005878 <_scanf_float+0x368>
 8005874:	2000      	movs	r0, #0
 8005876:	e68e      	b.n	8005596 <_scanf_float+0x86>
 8005878:	7032      	strb	r2, [r6, #0]
 800587a:	6823      	ldr	r3, [r4, #0]
 800587c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005880:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005884:	d125      	bne.n	80058d2 <_scanf_float+0x3c2>
 8005886:	9b02      	ldr	r3, [sp, #8]
 8005888:	429f      	cmp	r7, r3
 800588a:	d00a      	beq.n	80058a2 <_scanf_float+0x392>
 800588c:	1bda      	subs	r2, r3, r7
 800588e:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8005892:	429e      	cmp	r6, r3
 8005894:	bf28      	it	cs
 8005896:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800589a:	4922      	ldr	r1, [pc, #136]	@ (8005924 <_scanf_float+0x414>)
 800589c:	4630      	mov	r0, r6
 800589e:	f000 f907 	bl	8005ab0 <siprintf>
 80058a2:	9901      	ldr	r1, [sp, #4]
 80058a4:	2200      	movs	r2, #0
 80058a6:	4640      	mov	r0, r8
 80058a8:	f002 fbf2 	bl	8008090 <_strtod_r>
 80058ac:	9b03      	ldr	r3, [sp, #12]
 80058ae:	6821      	ldr	r1, [r4, #0]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	f011 0f02 	tst.w	r1, #2
 80058b6:	ec57 6b10 	vmov	r6, r7, d0
 80058ba:	f103 0204 	add.w	r2, r3, #4
 80058be:	d015      	beq.n	80058ec <_scanf_float+0x3dc>
 80058c0:	9903      	ldr	r1, [sp, #12]
 80058c2:	600a      	str	r2, [r1, #0]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	e9c3 6700 	strd	r6, r7, [r3]
 80058ca:	68e3      	ldr	r3, [r4, #12]
 80058cc:	3301      	adds	r3, #1
 80058ce:	60e3      	str	r3, [r4, #12]
 80058d0:	e7d0      	b.n	8005874 <_scanf_float+0x364>
 80058d2:	9b04      	ldr	r3, [sp, #16]
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d0e4      	beq.n	80058a2 <_scanf_float+0x392>
 80058d8:	9905      	ldr	r1, [sp, #20]
 80058da:	230a      	movs	r3, #10
 80058dc:	3101      	adds	r1, #1
 80058de:	4640      	mov	r0, r8
 80058e0:	f002 fc56 	bl	8008190 <_strtol_r>
 80058e4:	9b04      	ldr	r3, [sp, #16]
 80058e6:	9e05      	ldr	r6, [sp, #20]
 80058e8:	1ac2      	subs	r2, r0, r3
 80058ea:	e7d0      	b.n	800588e <_scanf_float+0x37e>
 80058ec:	f011 0f04 	tst.w	r1, #4
 80058f0:	9903      	ldr	r1, [sp, #12]
 80058f2:	600a      	str	r2, [r1, #0]
 80058f4:	d1e6      	bne.n	80058c4 <_scanf_float+0x3b4>
 80058f6:	681d      	ldr	r5, [r3, #0]
 80058f8:	4632      	mov	r2, r6
 80058fa:	463b      	mov	r3, r7
 80058fc:	4630      	mov	r0, r6
 80058fe:	4639      	mov	r1, r7
 8005900:	f7fb f914 	bl	8000b2c <__aeabi_dcmpun>
 8005904:	b128      	cbz	r0, 8005912 <_scanf_float+0x402>
 8005906:	4808      	ldr	r0, [pc, #32]	@ (8005928 <_scanf_float+0x418>)
 8005908:	f000 f9b8 	bl	8005c7c <nanf>
 800590c:	ed85 0a00 	vstr	s0, [r5]
 8005910:	e7db      	b.n	80058ca <_scanf_float+0x3ba>
 8005912:	4630      	mov	r0, r6
 8005914:	4639      	mov	r1, r7
 8005916:	f7fb f967 	bl	8000be8 <__aeabi_d2f>
 800591a:	6028      	str	r0, [r5, #0]
 800591c:	e7d5      	b.n	80058ca <_scanf_float+0x3ba>
 800591e:	2700      	movs	r7, #0
 8005920:	e62e      	b.n	8005580 <_scanf_float+0x70>
 8005922:	bf00      	nop
 8005924:	080097b4 	.word	0x080097b4
 8005928:	080098f5 	.word	0x080098f5

0800592c <std>:
 800592c:	2300      	movs	r3, #0
 800592e:	b510      	push	{r4, lr}
 8005930:	4604      	mov	r4, r0
 8005932:	e9c0 3300 	strd	r3, r3, [r0]
 8005936:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800593a:	6083      	str	r3, [r0, #8]
 800593c:	8181      	strh	r1, [r0, #12]
 800593e:	6643      	str	r3, [r0, #100]	@ 0x64
 8005940:	81c2      	strh	r2, [r0, #14]
 8005942:	6183      	str	r3, [r0, #24]
 8005944:	4619      	mov	r1, r3
 8005946:	2208      	movs	r2, #8
 8005948:	305c      	adds	r0, #92	@ 0x5c
 800594a:	f000 f916 	bl	8005b7a <memset>
 800594e:	4b0d      	ldr	r3, [pc, #52]	@ (8005984 <std+0x58>)
 8005950:	6263      	str	r3, [r4, #36]	@ 0x24
 8005952:	4b0d      	ldr	r3, [pc, #52]	@ (8005988 <std+0x5c>)
 8005954:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005956:	4b0d      	ldr	r3, [pc, #52]	@ (800598c <std+0x60>)
 8005958:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800595a:	4b0d      	ldr	r3, [pc, #52]	@ (8005990 <std+0x64>)
 800595c:	6323      	str	r3, [r4, #48]	@ 0x30
 800595e:	4b0d      	ldr	r3, [pc, #52]	@ (8005994 <std+0x68>)
 8005960:	6224      	str	r4, [r4, #32]
 8005962:	429c      	cmp	r4, r3
 8005964:	d006      	beq.n	8005974 <std+0x48>
 8005966:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800596a:	4294      	cmp	r4, r2
 800596c:	d002      	beq.n	8005974 <std+0x48>
 800596e:	33d0      	adds	r3, #208	@ 0xd0
 8005970:	429c      	cmp	r4, r3
 8005972:	d105      	bne.n	8005980 <std+0x54>
 8005974:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005978:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800597c:	f000 b97a 	b.w	8005c74 <__retarget_lock_init_recursive>
 8005980:	bd10      	pop	{r4, pc}
 8005982:	bf00      	nop
 8005984:	08005af5 	.word	0x08005af5
 8005988:	08005b17 	.word	0x08005b17
 800598c:	08005b4f 	.word	0x08005b4f
 8005990:	08005b73 	.word	0x08005b73
 8005994:	20000370 	.word	0x20000370

08005998 <stdio_exit_handler>:
 8005998:	4a02      	ldr	r2, [pc, #8]	@ (80059a4 <stdio_exit_handler+0xc>)
 800599a:	4903      	ldr	r1, [pc, #12]	@ (80059a8 <stdio_exit_handler+0x10>)
 800599c:	4803      	ldr	r0, [pc, #12]	@ (80059ac <stdio_exit_handler+0x14>)
 800599e:	f000 b869 	b.w	8005a74 <_fwalk_sglue>
 80059a2:	bf00      	nop
 80059a4:	2000000c 	.word	0x2000000c
 80059a8:	0800854d 	.word	0x0800854d
 80059ac:	2000001c 	.word	0x2000001c

080059b0 <cleanup_stdio>:
 80059b0:	6841      	ldr	r1, [r0, #4]
 80059b2:	4b0c      	ldr	r3, [pc, #48]	@ (80059e4 <cleanup_stdio+0x34>)
 80059b4:	4299      	cmp	r1, r3
 80059b6:	b510      	push	{r4, lr}
 80059b8:	4604      	mov	r4, r0
 80059ba:	d001      	beq.n	80059c0 <cleanup_stdio+0x10>
 80059bc:	f002 fdc6 	bl	800854c <_fflush_r>
 80059c0:	68a1      	ldr	r1, [r4, #8]
 80059c2:	4b09      	ldr	r3, [pc, #36]	@ (80059e8 <cleanup_stdio+0x38>)
 80059c4:	4299      	cmp	r1, r3
 80059c6:	d002      	beq.n	80059ce <cleanup_stdio+0x1e>
 80059c8:	4620      	mov	r0, r4
 80059ca:	f002 fdbf 	bl	800854c <_fflush_r>
 80059ce:	68e1      	ldr	r1, [r4, #12]
 80059d0:	4b06      	ldr	r3, [pc, #24]	@ (80059ec <cleanup_stdio+0x3c>)
 80059d2:	4299      	cmp	r1, r3
 80059d4:	d004      	beq.n	80059e0 <cleanup_stdio+0x30>
 80059d6:	4620      	mov	r0, r4
 80059d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80059dc:	f002 bdb6 	b.w	800854c <_fflush_r>
 80059e0:	bd10      	pop	{r4, pc}
 80059e2:	bf00      	nop
 80059e4:	20000370 	.word	0x20000370
 80059e8:	200003d8 	.word	0x200003d8
 80059ec:	20000440 	.word	0x20000440

080059f0 <global_stdio_init.part.0>:
 80059f0:	b510      	push	{r4, lr}
 80059f2:	4b0b      	ldr	r3, [pc, #44]	@ (8005a20 <global_stdio_init.part.0+0x30>)
 80059f4:	4c0b      	ldr	r4, [pc, #44]	@ (8005a24 <global_stdio_init.part.0+0x34>)
 80059f6:	4a0c      	ldr	r2, [pc, #48]	@ (8005a28 <global_stdio_init.part.0+0x38>)
 80059f8:	601a      	str	r2, [r3, #0]
 80059fa:	4620      	mov	r0, r4
 80059fc:	2200      	movs	r2, #0
 80059fe:	2104      	movs	r1, #4
 8005a00:	f7ff ff94 	bl	800592c <std>
 8005a04:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005a08:	2201      	movs	r2, #1
 8005a0a:	2109      	movs	r1, #9
 8005a0c:	f7ff ff8e 	bl	800592c <std>
 8005a10:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005a14:	2202      	movs	r2, #2
 8005a16:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005a1a:	2112      	movs	r1, #18
 8005a1c:	f7ff bf86 	b.w	800592c <std>
 8005a20:	200004a8 	.word	0x200004a8
 8005a24:	20000370 	.word	0x20000370
 8005a28:	08005999 	.word	0x08005999

08005a2c <__sfp_lock_acquire>:
 8005a2c:	4801      	ldr	r0, [pc, #4]	@ (8005a34 <__sfp_lock_acquire+0x8>)
 8005a2e:	f000 b922 	b.w	8005c76 <__retarget_lock_acquire_recursive>
 8005a32:	bf00      	nop
 8005a34:	200004b1 	.word	0x200004b1

08005a38 <__sfp_lock_release>:
 8005a38:	4801      	ldr	r0, [pc, #4]	@ (8005a40 <__sfp_lock_release+0x8>)
 8005a3a:	f000 b91d 	b.w	8005c78 <__retarget_lock_release_recursive>
 8005a3e:	bf00      	nop
 8005a40:	200004b1 	.word	0x200004b1

08005a44 <__sinit>:
 8005a44:	b510      	push	{r4, lr}
 8005a46:	4604      	mov	r4, r0
 8005a48:	f7ff fff0 	bl	8005a2c <__sfp_lock_acquire>
 8005a4c:	6a23      	ldr	r3, [r4, #32]
 8005a4e:	b11b      	cbz	r3, 8005a58 <__sinit+0x14>
 8005a50:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005a54:	f7ff bff0 	b.w	8005a38 <__sfp_lock_release>
 8005a58:	4b04      	ldr	r3, [pc, #16]	@ (8005a6c <__sinit+0x28>)
 8005a5a:	6223      	str	r3, [r4, #32]
 8005a5c:	4b04      	ldr	r3, [pc, #16]	@ (8005a70 <__sinit+0x2c>)
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d1f5      	bne.n	8005a50 <__sinit+0xc>
 8005a64:	f7ff ffc4 	bl	80059f0 <global_stdio_init.part.0>
 8005a68:	e7f2      	b.n	8005a50 <__sinit+0xc>
 8005a6a:	bf00      	nop
 8005a6c:	080059b1 	.word	0x080059b1
 8005a70:	200004a8 	.word	0x200004a8

08005a74 <_fwalk_sglue>:
 8005a74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005a78:	4607      	mov	r7, r0
 8005a7a:	4688      	mov	r8, r1
 8005a7c:	4614      	mov	r4, r2
 8005a7e:	2600      	movs	r6, #0
 8005a80:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005a84:	f1b9 0901 	subs.w	r9, r9, #1
 8005a88:	d505      	bpl.n	8005a96 <_fwalk_sglue+0x22>
 8005a8a:	6824      	ldr	r4, [r4, #0]
 8005a8c:	2c00      	cmp	r4, #0
 8005a8e:	d1f7      	bne.n	8005a80 <_fwalk_sglue+0xc>
 8005a90:	4630      	mov	r0, r6
 8005a92:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005a96:	89ab      	ldrh	r3, [r5, #12]
 8005a98:	2b01      	cmp	r3, #1
 8005a9a:	d907      	bls.n	8005aac <_fwalk_sglue+0x38>
 8005a9c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005aa0:	3301      	adds	r3, #1
 8005aa2:	d003      	beq.n	8005aac <_fwalk_sglue+0x38>
 8005aa4:	4629      	mov	r1, r5
 8005aa6:	4638      	mov	r0, r7
 8005aa8:	47c0      	blx	r8
 8005aaa:	4306      	orrs	r6, r0
 8005aac:	3568      	adds	r5, #104	@ 0x68
 8005aae:	e7e9      	b.n	8005a84 <_fwalk_sglue+0x10>

08005ab0 <siprintf>:
 8005ab0:	b40e      	push	{r1, r2, r3}
 8005ab2:	b510      	push	{r4, lr}
 8005ab4:	b09d      	sub	sp, #116	@ 0x74
 8005ab6:	ab1f      	add	r3, sp, #124	@ 0x7c
 8005ab8:	9002      	str	r0, [sp, #8]
 8005aba:	9006      	str	r0, [sp, #24]
 8005abc:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005ac0:	480a      	ldr	r0, [pc, #40]	@ (8005aec <siprintf+0x3c>)
 8005ac2:	9107      	str	r1, [sp, #28]
 8005ac4:	9104      	str	r1, [sp, #16]
 8005ac6:	490a      	ldr	r1, [pc, #40]	@ (8005af0 <siprintf+0x40>)
 8005ac8:	f853 2b04 	ldr.w	r2, [r3], #4
 8005acc:	9105      	str	r1, [sp, #20]
 8005ace:	2400      	movs	r4, #0
 8005ad0:	a902      	add	r1, sp, #8
 8005ad2:	6800      	ldr	r0, [r0, #0]
 8005ad4:	9301      	str	r3, [sp, #4]
 8005ad6:	941b      	str	r4, [sp, #108]	@ 0x6c
 8005ad8:	f002 fbb8 	bl	800824c <_svfiprintf_r>
 8005adc:	9b02      	ldr	r3, [sp, #8]
 8005ade:	701c      	strb	r4, [r3, #0]
 8005ae0:	b01d      	add	sp, #116	@ 0x74
 8005ae2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005ae6:	b003      	add	sp, #12
 8005ae8:	4770      	bx	lr
 8005aea:	bf00      	nop
 8005aec:	20000018 	.word	0x20000018
 8005af0:	ffff0208 	.word	0xffff0208

08005af4 <__sread>:
 8005af4:	b510      	push	{r4, lr}
 8005af6:	460c      	mov	r4, r1
 8005af8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005afc:	f000 f86c 	bl	8005bd8 <_read_r>
 8005b00:	2800      	cmp	r0, #0
 8005b02:	bfab      	itete	ge
 8005b04:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005b06:	89a3      	ldrhlt	r3, [r4, #12]
 8005b08:	181b      	addge	r3, r3, r0
 8005b0a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005b0e:	bfac      	ite	ge
 8005b10:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005b12:	81a3      	strhlt	r3, [r4, #12]
 8005b14:	bd10      	pop	{r4, pc}

08005b16 <__swrite>:
 8005b16:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005b1a:	461f      	mov	r7, r3
 8005b1c:	898b      	ldrh	r3, [r1, #12]
 8005b1e:	05db      	lsls	r3, r3, #23
 8005b20:	4605      	mov	r5, r0
 8005b22:	460c      	mov	r4, r1
 8005b24:	4616      	mov	r6, r2
 8005b26:	d505      	bpl.n	8005b34 <__swrite+0x1e>
 8005b28:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005b2c:	2302      	movs	r3, #2
 8005b2e:	2200      	movs	r2, #0
 8005b30:	f000 f840 	bl	8005bb4 <_lseek_r>
 8005b34:	89a3      	ldrh	r3, [r4, #12]
 8005b36:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005b3a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005b3e:	81a3      	strh	r3, [r4, #12]
 8005b40:	4632      	mov	r2, r6
 8005b42:	463b      	mov	r3, r7
 8005b44:	4628      	mov	r0, r5
 8005b46:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005b4a:	f000 b857 	b.w	8005bfc <_write_r>

08005b4e <__sseek>:
 8005b4e:	b510      	push	{r4, lr}
 8005b50:	460c      	mov	r4, r1
 8005b52:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005b56:	f000 f82d 	bl	8005bb4 <_lseek_r>
 8005b5a:	1c43      	adds	r3, r0, #1
 8005b5c:	89a3      	ldrh	r3, [r4, #12]
 8005b5e:	bf15      	itete	ne
 8005b60:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005b62:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005b66:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005b6a:	81a3      	strheq	r3, [r4, #12]
 8005b6c:	bf18      	it	ne
 8005b6e:	81a3      	strhne	r3, [r4, #12]
 8005b70:	bd10      	pop	{r4, pc}

08005b72 <__sclose>:
 8005b72:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005b76:	f000 b80d 	b.w	8005b94 <_close_r>

08005b7a <memset>:
 8005b7a:	4402      	add	r2, r0
 8005b7c:	4603      	mov	r3, r0
 8005b7e:	4293      	cmp	r3, r2
 8005b80:	d100      	bne.n	8005b84 <memset+0xa>
 8005b82:	4770      	bx	lr
 8005b84:	f803 1b01 	strb.w	r1, [r3], #1
 8005b88:	e7f9      	b.n	8005b7e <memset+0x4>
	...

08005b8c <_localeconv_r>:
 8005b8c:	4800      	ldr	r0, [pc, #0]	@ (8005b90 <_localeconv_r+0x4>)
 8005b8e:	4770      	bx	lr
 8005b90:	20000158 	.word	0x20000158

08005b94 <_close_r>:
 8005b94:	b538      	push	{r3, r4, r5, lr}
 8005b96:	4d06      	ldr	r5, [pc, #24]	@ (8005bb0 <_close_r+0x1c>)
 8005b98:	2300      	movs	r3, #0
 8005b9a:	4604      	mov	r4, r0
 8005b9c:	4608      	mov	r0, r1
 8005b9e:	602b      	str	r3, [r5, #0]
 8005ba0:	f7fb fdff 	bl	80017a2 <_close>
 8005ba4:	1c43      	adds	r3, r0, #1
 8005ba6:	d102      	bne.n	8005bae <_close_r+0x1a>
 8005ba8:	682b      	ldr	r3, [r5, #0]
 8005baa:	b103      	cbz	r3, 8005bae <_close_r+0x1a>
 8005bac:	6023      	str	r3, [r4, #0]
 8005bae:	bd38      	pop	{r3, r4, r5, pc}
 8005bb0:	200004ac 	.word	0x200004ac

08005bb4 <_lseek_r>:
 8005bb4:	b538      	push	{r3, r4, r5, lr}
 8005bb6:	4d07      	ldr	r5, [pc, #28]	@ (8005bd4 <_lseek_r+0x20>)
 8005bb8:	4604      	mov	r4, r0
 8005bba:	4608      	mov	r0, r1
 8005bbc:	4611      	mov	r1, r2
 8005bbe:	2200      	movs	r2, #0
 8005bc0:	602a      	str	r2, [r5, #0]
 8005bc2:	461a      	mov	r2, r3
 8005bc4:	f7fb fe14 	bl	80017f0 <_lseek>
 8005bc8:	1c43      	adds	r3, r0, #1
 8005bca:	d102      	bne.n	8005bd2 <_lseek_r+0x1e>
 8005bcc:	682b      	ldr	r3, [r5, #0]
 8005bce:	b103      	cbz	r3, 8005bd2 <_lseek_r+0x1e>
 8005bd0:	6023      	str	r3, [r4, #0]
 8005bd2:	bd38      	pop	{r3, r4, r5, pc}
 8005bd4:	200004ac 	.word	0x200004ac

08005bd8 <_read_r>:
 8005bd8:	b538      	push	{r3, r4, r5, lr}
 8005bda:	4d07      	ldr	r5, [pc, #28]	@ (8005bf8 <_read_r+0x20>)
 8005bdc:	4604      	mov	r4, r0
 8005bde:	4608      	mov	r0, r1
 8005be0:	4611      	mov	r1, r2
 8005be2:	2200      	movs	r2, #0
 8005be4:	602a      	str	r2, [r5, #0]
 8005be6:	461a      	mov	r2, r3
 8005be8:	f7fb fda2 	bl	8001730 <_read>
 8005bec:	1c43      	adds	r3, r0, #1
 8005bee:	d102      	bne.n	8005bf6 <_read_r+0x1e>
 8005bf0:	682b      	ldr	r3, [r5, #0]
 8005bf2:	b103      	cbz	r3, 8005bf6 <_read_r+0x1e>
 8005bf4:	6023      	str	r3, [r4, #0]
 8005bf6:	bd38      	pop	{r3, r4, r5, pc}
 8005bf8:	200004ac 	.word	0x200004ac

08005bfc <_write_r>:
 8005bfc:	b538      	push	{r3, r4, r5, lr}
 8005bfe:	4d07      	ldr	r5, [pc, #28]	@ (8005c1c <_write_r+0x20>)
 8005c00:	4604      	mov	r4, r0
 8005c02:	4608      	mov	r0, r1
 8005c04:	4611      	mov	r1, r2
 8005c06:	2200      	movs	r2, #0
 8005c08:	602a      	str	r2, [r5, #0]
 8005c0a:	461a      	mov	r2, r3
 8005c0c:	f7fb fdad 	bl	800176a <_write>
 8005c10:	1c43      	adds	r3, r0, #1
 8005c12:	d102      	bne.n	8005c1a <_write_r+0x1e>
 8005c14:	682b      	ldr	r3, [r5, #0]
 8005c16:	b103      	cbz	r3, 8005c1a <_write_r+0x1e>
 8005c18:	6023      	str	r3, [r4, #0]
 8005c1a:	bd38      	pop	{r3, r4, r5, pc}
 8005c1c:	200004ac 	.word	0x200004ac

08005c20 <__errno>:
 8005c20:	4b01      	ldr	r3, [pc, #4]	@ (8005c28 <__errno+0x8>)
 8005c22:	6818      	ldr	r0, [r3, #0]
 8005c24:	4770      	bx	lr
 8005c26:	bf00      	nop
 8005c28:	20000018 	.word	0x20000018

08005c2c <__libc_init_array>:
 8005c2c:	b570      	push	{r4, r5, r6, lr}
 8005c2e:	4d0d      	ldr	r5, [pc, #52]	@ (8005c64 <__libc_init_array+0x38>)
 8005c30:	4c0d      	ldr	r4, [pc, #52]	@ (8005c68 <__libc_init_array+0x3c>)
 8005c32:	1b64      	subs	r4, r4, r5
 8005c34:	10a4      	asrs	r4, r4, #2
 8005c36:	2600      	movs	r6, #0
 8005c38:	42a6      	cmp	r6, r4
 8005c3a:	d109      	bne.n	8005c50 <__libc_init_array+0x24>
 8005c3c:	4d0b      	ldr	r5, [pc, #44]	@ (8005c6c <__libc_init_array+0x40>)
 8005c3e:	4c0c      	ldr	r4, [pc, #48]	@ (8005c70 <__libc_init_array+0x44>)
 8005c40:	f003 fcf2 	bl	8009628 <_init>
 8005c44:	1b64      	subs	r4, r4, r5
 8005c46:	10a4      	asrs	r4, r4, #2
 8005c48:	2600      	movs	r6, #0
 8005c4a:	42a6      	cmp	r6, r4
 8005c4c:	d105      	bne.n	8005c5a <__libc_init_array+0x2e>
 8005c4e:	bd70      	pop	{r4, r5, r6, pc}
 8005c50:	f855 3b04 	ldr.w	r3, [r5], #4
 8005c54:	4798      	blx	r3
 8005c56:	3601      	adds	r6, #1
 8005c58:	e7ee      	b.n	8005c38 <__libc_init_array+0xc>
 8005c5a:	f855 3b04 	ldr.w	r3, [r5], #4
 8005c5e:	4798      	blx	r3
 8005c60:	3601      	adds	r6, #1
 8005c62:	e7f2      	b.n	8005c4a <__libc_init_array+0x1e>
 8005c64:	08009bec 	.word	0x08009bec
 8005c68:	08009bec 	.word	0x08009bec
 8005c6c:	08009bec 	.word	0x08009bec
 8005c70:	08009bf0 	.word	0x08009bf0

08005c74 <__retarget_lock_init_recursive>:
 8005c74:	4770      	bx	lr

08005c76 <__retarget_lock_acquire_recursive>:
 8005c76:	4770      	bx	lr

08005c78 <__retarget_lock_release_recursive>:
 8005c78:	4770      	bx	lr
	...

08005c7c <nanf>:
 8005c7c:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8005c84 <nanf+0x8>
 8005c80:	4770      	bx	lr
 8005c82:	bf00      	nop
 8005c84:	7fc00000 	.word	0x7fc00000

08005c88 <quorem>:
 8005c88:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c8c:	6903      	ldr	r3, [r0, #16]
 8005c8e:	690c      	ldr	r4, [r1, #16]
 8005c90:	42a3      	cmp	r3, r4
 8005c92:	4607      	mov	r7, r0
 8005c94:	db7e      	blt.n	8005d94 <quorem+0x10c>
 8005c96:	3c01      	subs	r4, #1
 8005c98:	f101 0814 	add.w	r8, r1, #20
 8005c9c:	00a3      	lsls	r3, r4, #2
 8005c9e:	f100 0514 	add.w	r5, r0, #20
 8005ca2:	9300      	str	r3, [sp, #0]
 8005ca4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005ca8:	9301      	str	r3, [sp, #4]
 8005caa:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005cae:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005cb2:	3301      	adds	r3, #1
 8005cb4:	429a      	cmp	r2, r3
 8005cb6:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005cba:	fbb2 f6f3 	udiv	r6, r2, r3
 8005cbe:	d32e      	bcc.n	8005d1e <quorem+0x96>
 8005cc0:	f04f 0a00 	mov.w	sl, #0
 8005cc4:	46c4      	mov	ip, r8
 8005cc6:	46ae      	mov	lr, r5
 8005cc8:	46d3      	mov	fp, sl
 8005cca:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005cce:	b298      	uxth	r0, r3
 8005cd0:	fb06 a000 	mla	r0, r6, r0, sl
 8005cd4:	0c02      	lsrs	r2, r0, #16
 8005cd6:	0c1b      	lsrs	r3, r3, #16
 8005cd8:	fb06 2303 	mla	r3, r6, r3, r2
 8005cdc:	f8de 2000 	ldr.w	r2, [lr]
 8005ce0:	b280      	uxth	r0, r0
 8005ce2:	b292      	uxth	r2, r2
 8005ce4:	1a12      	subs	r2, r2, r0
 8005ce6:	445a      	add	r2, fp
 8005ce8:	f8de 0000 	ldr.w	r0, [lr]
 8005cec:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005cf0:	b29b      	uxth	r3, r3
 8005cf2:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8005cf6:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8005cfa:	b292      	uxth	r2, r2
 8005cfc:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005d00:	45e1      	cmp	r9, ip
 8005d02:	f84e 2b04 	str.w	r2, [lr], #4
 8005d06:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8005d0a:	d2de      	bcs.n	8005cca <quorem+0x42>
 8005d0c:	9b00      	ldr	r3, [sp, #0]
 8005d0e:	58eb      	ldr	r3, [r5, r3]
 8005d10:	b92b      	cbnz	r3, 8005d1e <quorem+0x96>
 8005d12:	9b01      	ldr	r3, [sp, #4]
 8005d14:	3b04      	subs	r3, #4
 8005d16:	429d      	cmp	r5, r3
 8005d18:	461a      	mov	r2, r3
 8005d1a:	d32f      	bcc.n	8005d7c <quorem+0xf4>
 8005d1c:	613c      	str	r4, [r7, #16]
 8005d1e:	4638      	mov	r0, r7
 8005d20:	f001 f9c6 	bl	80070b0 <__mcmp>
 8005d24:	2800      	cmp	r0, #0
 8005d26:	db25      	blt.n	8005d74 <quorem+0xec>
 8005d28:	4629      	mov	r1, r5
 8005d2a:	2000      	movs	r0, #0
 8005d2c:	f858 2b04 	ldr.w	r2, [r8], #4
 8005d30:	f8d1 c000 	ldr.w	ip, [r1]
 8005d34:	fa1f fe82 	uxth.w	lr, r2
 8005d38:	fa1f f38c 	uxth.w	r3, ip
 8005d3c:	eba3 030e 	sub.w	r3, r3, lr
 8005d40:	4403      	add	r3, r0
 8005d42:	0c12      	lsrs	r2, r2, #16
 8005d44:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8005d48:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8005d4c:	b29b      	uxth	r3, r3
 8005d4e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005d52:	45c1      	cmp	r9, r8
 8005d54:	f841 3b04 	str.w	r3, [r1], #4
 8005d58:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005d5c:	d2e6      	bcs.n	8005d2c <quorem+0xa4>
 8005d5e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005d62:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005d66:	b922      	cbnz	r2, 8005d72 <quorem+0xea>
 8005d68:	3b04      	subs	r3, #4
 8005d6a:	429d      	cmp	r5, r3
 8005d6c:	461a      	mov	r2, r3
 8005d6e:	d30b      	bcc.n	8005d88 <quorem+0x100>
 8005d70:	613c      	str	r4, [r7, #16]
 8005d72:	3601      	adds	r6, #1
 8005d74:	4630      	mov	r0, r6
 8005d76:	b003      	add	sp, #12
 8005d78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d7c:	6812      	ldr	r2, [r2, #0]
 8005d7e:	3b04      	subs	r3, #4
 8005d80:	2a00      	cmp	r2, #0
 8005d82:	d1cb      	bne.n	8005d1c <quorem+0x94>
 8005d84:	3c01      	subs	r4, #1
 8005d86:	e7c6      	b.n	8005d16 <quorem+0x8e>
 8005d88:	6812      	ldr	r2, [r2, #0]
 8005d8a:	3b04      	subs	r3, #4
 8005d8c:	2a00      	cmp	r2, #0
 8005d8e:	d1ef      	bne.n	8005d70 <quorem+0xe8>
 8005d90:	3c01      	subs	r4, #1
 8005d92:	e7ea      	b.n	8005d6a <quorem+0xe2>
 8005d94:	2000      	movs	r0, #0
 8005d96:	e7ee      	b.n	8005d76 <quorem+0xee>

08005d98 <_dtoa_r>:
 8005d98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d9c:	69c7      	ldr	r7, [r0, #28]
 8005d9e:	b097      	sub	sp, #92	@ 0x5c
 8005da0:	ed8d 0b04 	vstr	d0, [sp, #16]
 8005da4:	ec55 4b10 	vmov	r4, r5, d0
 8005da8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8005daa:	9107      	str	r1, [sp, #28]
 8005dac:	4681      	mov	r9, r0
 8005dae:	920c      	str	r2, [sp, #48]	@ 0x30
 8005db0:	9311      	str	r3, [sp, #68]	@ 0x44
 8005db2:	b97f      	cbnz	r7, 8005dd4 <_dtoa_r+0x3c>
 8005db4:	2010      	movs	r0, #16
 8005db6:	f000 fe09 	bl	80069cc <malloc>
 8005dba:	4602      	mov	r2, r0
 8005dbc:	f8c9 001c 	str.w	r0, [r9, #28]
 8005dc0:	b920      	cbnz	r0, 8005dcc <_dtoa_r+0x34>
 8005dc2:	4ba9      	ldr	r3, [pc, #676]	@ (8006068 <_dtoa_r+0x2d0>)
 8005dc4:	21ef      	movs	r1, #239	@ 0xef
 8005dc6:	48a9      	ldr	r0, [pc, #676]	@ (800606c <_dtoa_r+0x2d4>)
 8005dc8:	f002 fc3a 	bl	8008640 <__assert_func>
 8005dcc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8005dd0:	6007      	str	r7, [r0, #0]
 8005dd2:	60c7      	str	r7, [r0, #12]
 8005dd4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005dd8:	6819      	ldr	r1, [r3, #0]
 8005dda:	b159      	cbz	r1, 8005df4 <_dtoa_r+0x5c>
 8005ddc:	685a      	ldr	r2, [r3, #4]
 8005dde:	604a      	str	r2, [r1, #4]
 8005de0:	2301      	movs	r3, #1
 8005de2:	4093      	lsls	r3, r2
 8005de4:	608b      	str	r3, [r1, #8]
 8005de6:	4648      	mov	r0, r9
 8005de8:	f000 fee6 	bl	8006bb8 <_Bfree>
 8005dec:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005df0:	2200      	movs	r2, #0
 8005df2:	601a      	str	r2, [r3, #0]
 8005df4:	1e2b      	subs	r3, r5, #0
 8005df6:	bfb9      	ittee	lt
 8005df8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8005dfc:	9305      	strlt	r3, [sp, #20]
 8005dfe:	2300      	movge	r3, #0
 8005e00:	6033      	strge	r3, [r6, #0]
 8005e02:	9f05      	ldr	r7, [sp, #20]
 8005e04:	4b9a      	ldr	r3, [pc, #616]	@ (8006070 <_dtoa_r+0x2d8>)
 8005e06:	bfbc      	itt	lt
 8005e08:	2201      	movlt	r2, #1
 8005e0a:	6032      	strlt	r2, [r6, #0]
 8005e0c:	43bb      	bics	r3, r7
 8005e0e:	d112      	bne.n	8005e36 <_dtoa_r+0x9e>
 8005e10:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8005e12:	f242 730f 	movw	r3, #9999	@ 0x270f
 8005e16:	6013      	str	r3, [r2, #0]
 8005e18:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8005e1c:	4323      	orrs	r3, r4
 8005e1e:	f000 855a 	beq.w	80068d6 <_dtoa_r+0xb3e>
 8005e22:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005e24:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8006084 <_dtoa_r+0x2ec>
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	f000 855c 	beq.w	80068e6 <_dtoa_r+0xb4e>
 8005e2e:	f10a 0303 	add.w	r3, sl, #3
 8005e32:	f000 bd56 	b.w	80068e2 <_dtoa_r+0xb4a>
 8005e36:	ed9d 7b04 	vldr	d7, [sp, #16]
 8005e3a:	2200      	movs	r2, #0
 8005e3c:	ec51 0b17 	vmov	r0, r1, d7
 8005e40:	2300      	movs	r3, #0
 8005e42:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8005e46:	f7fa fe3f 	bl	8000ac8 <__aeabi_dcmpeq>
 8005e4a:	4680      	mov	r8, r0
 8005e4c:	b158      	cbz	r0, 8005e66 <_dtoa_r+0xce>
 8005e4e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8005e50:	2301      	movs	r3, #1
 8005e52:	6013      	str	r3, [r2, #0]
 8005e54:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005e56:	b113      	cbz	r3, 8005e5e <_dtoa_r+0xc6>
 8005e58:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8005e5a:	4b86      	ldr	r3, [pc, #536]	@ (8006074 <_dtoa_r+0x2dc>)
 8005e5c:	6013      	str	r3, [r2, #0]
 8005e5e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8006088 <_dtoa_r+0x2f0>
 8005e62:	f000 bd40 	b.w	80068e6 <_dtoa_r+0xb4e>
 8005e66:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8005e6a:	aa14      	add	r2, sp, #80	@ 0x50
 8005e6c:	a915      	add	r1, sp, #84	@ 0x54
 8005e6e:	4648      	mov	r0, r9
 8005e70:	f001 fa3e 	bl	80072f0 <__d2b>
 8005e74:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8005e78:	9002      	str	r0, [sp, #8]
 8005e7a:	2e00      	cmp	r6, #0
 8005e7c:	d078      	beq.n	8005f70 <_dtoa_r+0x1d8>
 8005e7e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005e80:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8005e84:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005e88:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8005e8c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8005e90:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8005e94:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8005e98:	4619      	mov	r1, r3
 8005e9a:	2200      	movs	r2, #0
 8005e9c:	4b76      	ldr	r3, [pc, #472]	@ (8006078 <_dtoa_r+0x2e0>)
 8005e9e:	f7fa f9f3 	bl	8000288 <__aeabi_dsub>
 8005ea2:	a36b      	add	r3, pc, #428	@ (adr r3, 8006050 <_dtoa_r+0x2b8>)
 8005ea4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ea8:	f7fa fba6 	bl	80005f8 <__aeabi_dmul>
 8005eac:	a36a      	add	r3, pc, #424	@ (adr r3, 8006058 <_dtoa_r+0x2c0>)
 8005eae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005eb2:	f7fa f9eb 	bl	800028c <__adddf3>
 8005eb6:	4604      	mov	r4, r0
 8005eb8:	4630      	mov	r0, r6
 8005eba:	460d      	mov	r5, r1
 8005ebc:	f7fa fb32 	bl	8000524 <__aeabi_i2d>
 8005ec0:	a367      	add	r3, pc, #412	@ (adr r3, 8006060 <_dtoa_r+0x2c8>)
 8005ec2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ec6:	f7fa fb97 	bl	80005f8 <__aeabi_dmul>
 8005eca:	4602      	mov	r2, r0
 8005ecc:	460b      	mov	r3, r1
 8005ece:	4620      	mov	r0, r4
 8005ed0:	4629      	mov	r1, r5
 8005ed2:	f7fa f9db 	bl	800028c <__adddf3>
 8005ed6:	4604      	mov	r4, r0
 8005ed8:	460d      	mov	r5, r1
 8005eda:	f7fa fe3d 	bl	8000b58 <__aeabi_d2iz>
 8005ede:	2200      	movs	r2, #0
 8005ee0:	4607      	mov	r7, r0
 8005ee2:	2300      	movs	r3, #0
 8005ee4:	4620      	mov	r0, r4
 8005ee6:	4629      	mov	r1, r5
 8005ee8:	f7fa fdf8 	bl	8000adc <__aeabi_dcmplt>
 8005eec:	b140      	cbz	r0, 8005f00 <_dtoa_r+0x168>
 8005eee:	4638      	mov	r0, r7
 8005ef0:	f7fa fb18 	bl	8000524 <__aeabi_i2d>
 8005ef4:	4622      	mov	r2, r4
 8005ef6:	462b      	mov	r3, r5
 8005ef8:	f7fa fde6 	bl	8000ac8 <__aeabi_dcmpeq>
 8005efc:	b900      	cbnz	r0, 8005f00 <_dtoa_r+0x168>
 8005efe:	3f01      	subs	r7, #1
 8005f00:	2f16      	cmp	r7, #22
 8005f02:	d852      	bhi.n	8005faa <_dtoa_r+0x212>
 8005f04:	4b5d      	ldr	r3, [pc, #372]	@ (800607c <_dtoa_r+0x2e4>)
 8005f06:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005f0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f0e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8005f12:	f7fa fde3 	bl	8000adc <__aeabi_dcmplt>
 8005f16:	2800      	cmp	r0, #0
 8005f18:	d049      	beq.n	8005fae <_dtoa_r+0x216>
 8005f1a:	3f01      	subs	r7, #1
 8005f1c:	2300      	movs	r3, #0
 8005f1e:	9310      	str	r3, [sp, #64]	@ 0x40
 8005f20:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005f22:	1b9b      	subs	r3, r3, r6
 8005f24:	1e5a      	subs	r2, r3, #1
 8005f26:	bf45      	ittet	mi
 8005f28:	f1c3 0301 	rsbmi	r3, r3, #1
 8005f2c:	9300      	strmi	r3, [sp, #0]
 8005f2e:	2300      	movpl	r3, #0
 8005f30:	2300      	movmi	r3, #0
 8005f32:	9206      	str	r2, [sp, #24]
 8005f34:	bf54      	ite	pl
 8005f36:	9300      	strpl	r3, [sp, #0]
 8005f38:	9306      	strmi	r3, [sp, #24]
 8005f3a:	2f00      	cmp	r7, #0
 8005f3c:	db39      	blt.n	8005fb2 <_dtoa_r+0x21a>
 8005f3e:	9b06      	ldr	r3, [sp, #24]
 8005f40:	970d      	str	r7, [sp, #52]	@ 0x34
 8005f42:	443b      	add	r3, r7
 8005f44:	9306      	str	r3, [sp, #24]
 8005f46:	2300      	movs	r3, #0
 8005f48:	9308      	str	r3, [sp, #32]
 8005f4a:	9b07      	ldr	r3, [sp, #28]
 8005f4c:	2b09      	cmp	r3, #9
 8005f4e:	d863      	bhi.n	8006018 <_dtoa_r+0x280>
 8005f50:	2b05      	cmp	r3, #5
 8005f52:	bfc4      	itt	gt
 8005f54:	3b04      	subgt	r3, #4
 8005f56:	9307      	strgt	r3, [sp, #28]
 8005f58:	9b07      	ldr	r3, [sp, #28]
 8005f5a:	f1a3 0302 	sub.w	r3, r3, #2
 8005f5e:	bfcc      	ite	gt
 8005f60:	2400      	movgt	r4, #0
 8005f62:	2401      	movle	r4, #1
 8005f64:	2b03      	cmp	r3, #3
 8005f66:	d863      	bhi.n	8006030 <_dtoa_r+0x298>
 8005f68:	e8df f003 	tbb	[pc, r3]
 8005f6c:	2b375452 	.word	0x2b375452
 8005f70:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8005f74:	441e      	add	r6, r3
 8005f76:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8005f7a:	2b20      	cmp	r3, #32
 8005f7c:	bfc1      	itttt	gt
 8005f7e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8005f82:	409f      	lslgt	r7, r3
 8005f84:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8005f88:	fa24 f303 	lsrgt.w	r3, r4, r3
 8005f8c:	bfd6      	itet	le
 8005f8e:	f1c3 0320 	rsble	r3, r3, #32
 8005f92:	ea47 0003 	orrgt.w	r0, r7, r3
 8005f96:	fa04 f003 	lslle.w	r0, r4, r3
 8005f9a:	f7fa fab3 	bl	8000504 <__aeabi_ui2d>
 8005f9e:	2201      	movs	r2, #1
 8005fa0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8005fa4:	3e01      	subs	r6, #1
 8005fa6:	9212      	str	r2, [sp, #72]	@ 0x48
 8005fa8:	e776      	b.n	8005e98 <_dtoa_r+0x100>
 8005faa:	2301      	movs	r3, #1
 8005fac:	e7b7      	b.n	8005f1e <_dtoa_r+0x186>
 8005fae:	9010      	str	r0, [sp, #64]	@ 0x40
 8005fb0:	e7b6      	b.n	8005f20 <_dtoa_r+0x188>
 8005fb2:	9b00      	ldr	r3, [sp, #0]
 8005fb4:	1bdb      	subs	r3, r3, r7
 8005fb6:	9300      	str	r3, [sp, #0]
 8005fb8:	427b      	negs	r3, r7
 8005fba:	9308      	str	r3, [sp, #32]
 8005fbc:	2300      	movs	r3, #0
 8005fbe:	930d      	str	r3, [sp, #52]	@ 0x34
 8005fc0:	e7c3      	b.n	8005f4a <_dtoa_r+0x1b2>
 8005fc2:	2301      	movs	r3, #1
 8005fc4:	9309      	str	r3, [sp, #36]	@ 0x24
 8005fc6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005fc8:	eb07 0b03 	add.w	fp, r7, r3
 8005fcc:	f10b 0301 	add.w	r3, fp, #1
 8005fd0:	2b01      	cmp	r3, #1
 8005fd2:	9303      	str	r3, [sp, #12]
 8005fd4:	bfb8      	it	lt
 8005fd6:	2301      	movlt	r3, #1
 8005fd8:	e006      	b.n	8005fe8 <_dtoa_r+0x250>
 8005fda:	2301      	movs	r3, #1
 8005fdc:	9309      	str	r3, [sp, #36]	@ 0x24
 8005fde:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	dd28      	ble.n	8006036 <_dtoa_r+0x29e>
 8005fe4:	469b      	mov	fp, r3
 8005fe6:	9303      	str	r3, [sp, #12]
 8005fe8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8005fec:	2100      	movs	r1, #0
 8005fee:	2204      	movs	r2, #4
 8005ff0:	f102 0514 	add.w	r5, r2, #20
 8005ff4:	429d      	cmp	r5, r3
 8005ff6:	d926      	bls.n	8006046 <_dtoa_r+0x2ae>
 8005ff8:	6041      	str	r1, [r0, #4]
 8005ffa:	4648      	mov	r0, r9
 8005ffc:	f000 fd9c 	bl	8006b38 <_Balloc>
 8006000:	4682      	mov	sl, r0
 8006002:	2800      	cmp	r0, #0
 8006004:	d142      	bne.n	800608c <_dtoa_r+0x2f4>
 8006006:	4b1e      	ldr	r3, [pc, #120]	@ (8006080 <_dtoa_r+0x2e8>)
 8006008:	4602      	mov	r2, r0
 800600a:	f240 11af 	movw	r1, #431	@ 0x1af
 800600e:	e6da      	b.n	8005dc6 <_dtoa_r+0x2e>
 8006010:	2300      	movs	r3, #0
 8006012:	e7e3      	b.n	8005fdc <_dtoa_r+0x244>
 8006014:	2300      	movs	r3, #0
 8006016:	e7d5      	b.n	8005fc4 <_dtoa_r+0x22c>
 8006018:	2401      	movs	r4, #1
 800601a:	2300      	movs	r3, #0
 800601c:	9307      	str	r3, [sp, #28]
 800601e:	9409      	str	r4, [sp, #36]	@ 0x24
 8006020:	f04f 3bff 	mov.w	fp, #4294967295
 8006024:	2200      	movs	r2, #0
 8006026:	f8cd b00c 	str.w	fp, [sp, #12]
 800602a:	2312      	movs	r3, #18
 800602c:	920c      	str	r2, [sp, #48]	@ 0x30
 800602e:	e7db      	b.n	8005fe8 <_dtoa_r+0x250>
 8006030:	2301      	movs	r3, #1
 8006032:	9309      	str	r3, [sp, #36]	@ 0x24
 8006034:	e7f4      	b.n	8006020 <_dtoa_r+0x288>
 8006036:	f04f 0b01 	mov.w	fp, #1
 800603a:	f8cd b00c 	str.w	fp, [sp, #12]
 800603e:	465b      	mov	r3, fp
 8006040:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8006044:	e7d0      	b.n	8005fe8 <_dtoa_r+0x250>
 8006046:	3101      	adds	r1, #1
 8006048:	0052      	lsls	r2, r2, #1
 800604a:	e7d1      	b.n	8005ff0 <_dtoa_r+0x258>
 800604c:	f3af 8000 	nop.w
 8006050:	636f4361 	.word	0x636f4361
 8006054:	3fd287a7 	.word	0x3fd287a7
 8006058:	8b60c8b3 	.word	0x8b60c8b3
 800605c:	3fc68a28 	.word	0x3fc68a28
 8006060:	509f79fb 	.word	0x509f79fb
 8006064:	3fd34413 	.word	0x3fd34413
 8006068:	080097c6 	.word	0x080097c6
 800606c:	080097dd 	.word	0x080097dd
 8006070:	7ff00000 	.word	0x7ff00000
 8006074:	08009791 	.word	0x08009791
 8006078:	3ff80000 	.word	0x3ff80000
 800607c:	08009990 	.word	0x08009990
 8006080:	08009835 	.word	0x08009835
 8006084:	080097c2 	.word	0x080097c2
 8006088:	08009790 	.word	0x08009790
 800608c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006090:	6018      	str	r0, [r3, #0]
 8006092:	9b03      	ldr	r3, [sp, #12]
 8006094:	2b0e      	cmp	r3, #14
 8006096:	f200 80a1 	bhi.w	80061dc <_dtoa_r+0x444>
 800609a:	2c00      	cmp	r4, #0
 800609c:	f000 809e 	beq.w	80061dc <_dtoa_r+0x444>
 80060a0:	2f00      	cmp	r7, #0
 80060a2:	dd33      	ble.n	800610c <_dtoa_r+0x374>
 80060a4:	4b9c      	ldr	r3, [pc, #624]	@ (8006318 <_dtoa_r+0x580>)
 80060a6:	f007 020f 	and.w	r2, r7, #15
 80060aa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80060ae:	ed93 7b00 	vldr	d7, [r3]
 80060b2:	05f8      	lsls	r0, r7, #23
 80060b4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 80060b8:	ea4f 1427 	mov.w	r4, r7, asr #4
 80060bc:	d516      	bpl.n	80060ec <_dtoa_r+0x354>
 80060be:	4b97      	ldr	r3, [pc, #604]	@ (800631c <_dtoa_r+0x584>)
 80060c0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80060c4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80060c8:	f7fa fbc0 	bl	800084c <__aeabi_ddiv>
 80060cc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80060d0:	f004 040f 	and.w	r4, r4, #15
 80060d4:	2603      	movs	r6, #3
 80060d6:	4d91      	ldr	r5, [pc, #580]	@ (800631c <_dtoa_r+0x584>)
 80060d8:	b954      	cbnz	r4, 80060f0 <_dtoa_r+0x358>
 80060da:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80060de:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80060e2:	f7fa fbb3 	bl	800084c <__aeabi_ddiv>
 80060e6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80060ea:	e028      	b.n	800613e <_dtoa_r+0x3a6>
 80060ec:	2602      	movs	r6, #2
 80060ee:	e7f2      	b.n	80060d6 <_dtoa_r+0x33e>
 80060f0:	07e1      	lsls	r1, r4, #31
 80060f2:	d508      	bpl.n	8006106 <_dtoa_r+0x36e>
 80060f4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80060f8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80060fc:	f7fa fa7c 	bl	80005f8 <__aeabi_dmul>
 8006100:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006104:	3601      	adds	r6, #1
 8006106:	1064      	asrs	r4, r4, #1
 8006108:	3508      	adds	r5, #8
 800610a:	e7e5      	b.n	80060d8 <_dtoa_r+0x340>
 800610c:	f000 80af 	beq.w	800626e <_dtoa_r+0x4d6>
 8006110:	427c      	negs	r4, r7
 8006112:	4b81      	ldr	r3, [pc, #516]	@ (8006318 <_dtoa_r+0x580>)
 8006114:	4d81      	ldr	r5, [pc, #516]	@ (800631c <_dtoa_r+0x584>)
 8006116:	f004 020f 	and.w	r2, r4, #15
 800611a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800611e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006122:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006126:	f7fa fa67 	bl	80005f8 <__aeabi_dmul>
 800612a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800612e:	1124      	asrs	r4, r4, #4
 8006130:	2300      	movs	r3, #0
 8006132:	2602      	movs	r6, #2
 8006134:	2c00      	cmp	r4, #0
 8006136:	f040 808f 	bne.w	8006258 <_dtoa_r+0x4c0>
 800613a:	2b00      	cmp	r3, #0
 800613c:	d1d3      	bne.n	80060e6 <_dtoa_r+0x34e>
 800613e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006140:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8006144:	2b00      	cmp	r3, #0
 8006146:	f000 8094 	beq.w	8006272 <_dtoa_r+0x4da>
 800614a:	4b75      	ldr	r3, [pc, #468]	@ (8006320 <_dtoa_r+0x588>)
 800614c:	2200      	movs	r2, #0
 800614e:	4620      	mov	r0, r4
 8006150:	4629      	mov	r1, r5
 8006152:	f7fa fcc3 	bl	8000adc <__aeabi_dcmplt>
 8006156:	2800      	cmp	r0, #0
 8006158:	f000 808b 	beq.w	8006272 <_dtoa_r+0x4da>
 800615c:	9b03      	ldr	r3, [sp, #12]
 800615e:	2b00      	cmp	r3, #0
 8006160:	f000 8087 	beq.w	8006272 <_dtoa_r+0x4da>
 8006164:	f1bb 0f00 	cmp.w	fp, #0
 8006168:	dd34      	ble.n	80061d4 <_dtoa_r+0x43c>
 800616a:	4620      	mov	r0, r4
 800616c:	4b6d      	ldr	r3, [pc, #436]	@ (8006324 <_dtoa_r+0x58c>)
 800616e:	2200      	movs	r2, #0
 8006170:	4629      	mov	r1, r5
 8006172:	f7fa fa41 	bl	80005f8 <__aeabi_dmul>
 8006176:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800617a:	f107 38ff 	add.w	r8, r7, #4294967295
 800617e:	3601      	adds	r6, #1
 8006180:	465c      	mov	r4, fp
 8006182:	4630      	mov	r0, r6
 8006184:	f7fa f9ce 	bl	8000524 <__aeabi_i2d>
 8006188:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800618c:	f7fa fa34 	bl	80005f8 <__aeabi_dmul>
 8006190:	4b65      	ldr	r3, [pc, #404]	@ (8006328 <_dtoa_r+0x590>)
 8006192:	2200      	movs	r2, #0
 8006194:	f7fa f87a 	bl	800028c <__adddf3>
 8006198:	4605      	mov	r5, r0
 800619a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800619e:	2c00      	cmp	r4, #0
 80061a0:	d16a      	bne.n	8006278 <_dtoa_r+0x4e0>
 80061a2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80061a6:	4b61      	ldr	r3, [pc, #388]	@ (800632c <_dtoa_r+0x594>)
 80061a8:	2200      	movs	r2, #0
 80061aa:	f7fa f86d 	bl	8000288 <__aeabi_dsub>
 80061ae:	4602      	mov	r2, r0
 80061b0:	460b      	mov	r3, r1
 80061b2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80061b6:	462a      	mov	r2, r5
 80061b8:	4633      	mov	r3, r6
 80061ba:	f7fa fcad 	bl	8000b18 <__aeabi_dcmpgt>
 80061be:	2800      	cmp	r0, #0
 80061c0:	f040 8298 	bne.w	80066f4 <_dtoa_r+0x95c>
 80061c4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80061c8:	462a      	mov	r2, r5
 80061ca:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80061ce:	f7fa fc85 	bl	8000adc <__aeabi_dcmplt>
 80061d2:	bb38      	cbnz	r0, 8006224 <_dtoa_r+0x48c>
 80061d4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 80061d8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80061dc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80061de:	2b00      	cmp	r3, #0
 80061e0:	f2c0 8157 	blt.w	8006492 <_dtoa_r+0x6fa>
 80061e4:	2f0e      	cmp	r7, #14
 80061e6:	f300 8154 	bgt.w	8006492 <_dtoa_r+0x6fa>
 80061ea:	4b4b      	ldr	r3, [pc, #300]	@ (8006318 <_dtoa_r+0x580>)
 80061ec:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80061f0:	ed93 7b00 	vldr	d7, [r3]
 80061f4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	ed8d 7b00 	vstr	d7, [sp]
 80061fc:	f280 80e5 	bge.w	80063ca <_dtoa_r+0x632>
 8006200:	9b03      	ldr	r3, [sp, #12]
 8006202:	2b00      	cmp	r3, #0
 8006204:	f300 80e1 	bgt.w	80063ca <_dtoa_r+0x632>
 8006208:	d10c      	bne.n	8006224 <_dtoa_r+0x48c>
 800620a:	4b48      	ldr	r3, [pc, #288]	@ (800632c <_dtoa_r+0x594>)
 800620c:	2200      	movs	r2, #0
 800620e:	ec51 0b17 	vmov	r0, r1, d7
 8006212:	f7fa f9f1 	bl	80005f8 <__aeabi_dmul>
 8006216:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800621a:	f7fa fc73 	bl	8000b04 <__aeabi_dcmpge>
 800621e:	2800      	cmp	r0, #0
 8006220:	f000 8266 	beq.w	80066f0 <_dtoa_r+0x958>
 8006224:	2400      	movs	r4, #0
 8006226:	4625      	mov	r5, r4
 8006228:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800622a:	4656      	mov	r6, sl
 800622c:	ea6f 0803 	mvn.w	r8, r3
 8006230:	2700      	movs	r7, #0
 8006232:	4621      	mov	r1, r4
 8006234:	4648      	mov	r0, r9
 8006236:	f000 fcbf 	bl	8006bb8 <_Bfree>
 800623a:	2d00      	cmp	r5, #0
 800623c:	f000 80bd 	beq.w	80063ba <_dtoa_r+0x622>
 8006240:	b12f      	cbz	r7, 800624e <_dtoa_r+0x4b6>
 8006242:	42af      	cmp	r7, r5
 8006244:	d003      	beq.n	800624e <_dtoa_r+0x4b6>
 8006246:	4639      	mov	r1, r7
 8006248:	4648      	mov	r0, r9
 800624a:	f000 fcb5 	bl	8006bb8 <_Bfree>
 800624e:	4629      	mov	r1, r5
 8006250:	4648      	mov	r0, r9
 8006252:	f000 fcb1 	bl	8006bb8 <_Bfree>
 8006256:	e0b0      	b.n	80063ba <_dtoa_r+0x622>
 8006258:	07e2      	lsls	r2, r4, #31
 800625a:	d505      	bpl.n	8006268 <_dtoa_r+0x4d0>
 800625c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006260:	f7fa f9ca 	bl	80005f8 <__aeabi_dmul>
 8006264:	3601      	adds	r6, #1
 8006266:	2301      	movs	r3, #1
 8006268:	1064      	asrs	r4, r4, #1
 800626a:	3508      	adds	r5, #8
 800626c:	e762      	b.n	8006134 <_dtoa_r+0x39c>
 800626e:	2602      	movs	r6, #2
 8006270:	e765      	b.n	800613e <_dtoa_r+0x3a6>
 8006272:	9c03      	ldr	r4, [sp, #12]
 8006274:	46b8      	mov	r8, r7
 8006276:	e784      	b.n	8006182 <_dtoa_r+0x3ea>
 8006278:	4b27      	ldr	r3, [pc, #156]	@ (8006318 <_dtoa_r+0x580>)
 800627a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800627c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006280:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006284:	4454      	add	r4, sl
 8006286:	2900      	cmp	r1, #0
 8006288:	d054      	beq.n	8006334 <_dtoa_r+0x59c>
 800628a:	4929      	ldr	r1, [pc, #164]	@ (8006330 <_dtoa_r+0x598>)
 800628c:	2000      	movs	r0, #0
 800628e:	f7fa fadd 	bl	800084c <__aeabi_ddiv>
 8006292:	4633      	mov	r3, r6
 8006294:	462a      	mov	r2, r5
 8006296:	f7f9 fff7 	bl	8000288 <__aeabi_dsub>
 800629a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800629e:	4656      	mov	r6, sl
 80062a0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80062a4:	f7fa fc58 	bl	8000b58 <__aeabi_d2iz>
 80062a8:	4605      	mov	r5, r0
 80062aa:	f7fa f93b 	bl	8000524 <__aeabi_i2d>
 80062ae:	4602      	mov	r2, r0
 80062b0:	460b      	mov	r3, r1
 80062b2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80062b6:	f7f9 ffe7 	bl	8000288 <__aeabi_dsub>
 80062ba:	3530      	adds	r5, #48	@ 0x30
 80062bc:	4602      	mov	r2, r0
 80062be:	460b      	mov	r3, r1
 80062c0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80062c4:	f806 5b01 	strb.w	r5, [r6], #1
 80062c8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80062cc:	f7fa fc06 	bl	8000adc <__aeabi_dcmplt>
 80062d0:	2800      	cmp	r0, #0
 80062d2:	d172      	bne.n	80063ba <_dtoa_r+0x622>
 80062d4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80062d8:	4911      	ldr	r1, [pc, #68]	@ (8006320 <_dtoa_r+0x588>)
 80062da:	2000      	movs	r0, #0
 80062dc:	f7f9 ffd4 	bl	8000288 <__aeabi_dsub>
 80062e0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80062e4:	f7fa fbfa 	bl	8000adc <__aeabi_dcmplt>
 80062e8:	2800      	cmp	r0, #0
 80062ea:	f040 80b4 	bne.w	8006456 <_dtoa_r+0x6be>
 80062ee:	42a6      	cmp	r6, r4
 80062f0:	f43f af70 	beq.w	80061d4 <_dtoa_r+0x43c>
 80062f4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80062f8:	4b0a      	ldr	r3, [pc, #40]	@ (8006324 <_dtoa_r+0x58c>)
 80062fa:	2200      	movs	r2, #0
 80062fc:	f7fa f97c 	bl	80005f8 <__aeabi_dmul>
 8006300:	4b08      	ldr	r3, [pc, #32]	@ (8006324 <_dtoa_r+0x58c>)
 8006302:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006306:	2200      	movs	r2, #0
 8006308:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800630c:	f7fa f974 	bl	80005f8 <__aeabi_dmul>
 8006310:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006314:	e7c4      	b.n	80062a0 <_dtoa_r+0x508>
 8006316:	bf00      	nop
 8006318:	08009990 	.word	0x08009990
 800631c:	08009968 	.word	0x08009968
 8006320:	3ff00000 	.word	0x3ff00000
 8006324:	40240000 	.word	0x40240000
 8006328:	401c0000 	.word	0x401c0000
 800632c:	40140000 	.word	0x40140000
 8006330:	3fe00000 	.word	0x3fe00000
 8006334:	4631      	mov	r1, r6
 8006336:	4628      	mov	r0, r5
 8006338:	f7fa f95e 	bl	80005f8 <__aeabi_dmul>
 800633c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006340:	9413      	str	r4, [sp, #76]	@ 0x4c
 8006342:	4656      	mov	r6, sl
 8006344:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006348:	f7fa fc06 	bl	8000b58 <__aeabi_d2iz>
 800634c:	4605      	mov	r5, r0
 800634e:	f7fa f8e9 	bl	8000524 <__aeabi_i2d>
 8006352:	4602      	mov	r2, r0
 8006354:	460b      	mov	r3, r1
 8006356:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800635a:	f7f9 ff95 	bl	8000288 <__aeabi_dsub>
 800635e:	3530      	adds	r5, #48	@ 0x30
 8006360:	f806 5b01 	strb.w	r5, [r6], #1
 8006364:	4602      	mov	r2, r0
 8006366:	460b      	mov	r3, r1
 8006368:	42a6      	cmp	r6, r4
 800636a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800636e:	f04f 0200 	mov.w	r2, #0
 8006372:	d124      	bne.n	80063be <_dtoa_r+0x626>
 8006374:	4baf      	ldr	r3, [pc, #700]	@ (8006634 <_dtoa_r+0x89c>)
 8006376:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800637a:	f7f9 ff87 	bl	800028c <__adddf3>
 800637e:	4602      	mov	r2, r0
 8006380:	460b      	mov	r3, r1
 8006382:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006386:	f7fa fbc7 	bl	8000b18 <__aeabi_dcmpgt>
 800638a:	2800      	cmp	r0, #0
 800638c:	d163      	bne.n	8006456 <_dtoa_r+0x6be>
 800638e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006392:	49a8      	ldr	r1, [pc, #672]	@ (8006634 <_dtoa_r+0x89c>)
 8006394:	2000      	movs	r0, #0
 8006396:	f7f9 ff77 	bl	8000288 <__aeabi_dsub>
 800639a:	4602      	mov	r2, r0
 800639c:	460b      	mov	r3, r1
 800639e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80063a2:	f7fa fb9b 	bl	8000adc <__aeabi_dcmplt>
 80063a6:	2800      	cmp	r0, #0
 80063a8:	f43f af14 	beq.w	80061d4 <_dtoa_r+0x43c>
 80063ac:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80063ae:	1e73      	subs	r3, r6, #1
 80063b0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80063b2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80063b6:	2b30      	cmp	r3, #48	@ 0x30
 80063b8:	d0f8      	beq.n	80063ac <_dtoa_r+0x614>
 80063ba:	4647      	mov	r7, r8
 80063bc:	e03b      	b.n	8006436 <_dtoa_r+0x69e>
 80063be:	4b9e      	ldr	r3, [pc, #632]	@ (8006638 <_dtoa_r+0x8a0>)
 80063c0:	f7fa f91a 	bl	80005f8 <__aeabi_dmul>
 80063c4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80063c8:	e7bc      	b.n	8006344 <_dtoa_r+0x5ac>
 80063ca:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80063ce:	4656      	mov	r6, sl
 80063d0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80063d4:	4620      	mov	r0, r4
 80063d6:	4629      	mov	r1, r5
 80063d8:	f7fa fa38 	bl	800084c <__aeabi_ddiv>
 80063dc:	f7fa fbbc 	bl	8000b58 <__aeabi_d2iz>
 80063e0:	4680      	mov	r8, r0
 80063e2:	f7fa f89f 	bl	8000524 <__aeabi_i2d>
 80063e6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80063ea:	f7fa f905 	bl	80005f8 <__aeabi_dmul>
 80063ee:	4602      	mov	r2, r0
 80063f0:	460b      	mov	r3, r1
 80063f2:	4620      	mov	r0, r4
 80063f4:	4629      	mov	r1, r5
 80063f6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80063fa:	f7f9 ff45 	bl	8000288 <__aeabi_dsub>
 80063fe:	f806 4b01 	strb.w	r4, [r6], #1
 8006402:	9d03      	ldr	r5, [sp, #12]
 8006404:	eba6 040a 	sub.w	r4, r6, sl
 8006408:	42a5      	cmp	r5, r4
 800640a:	4602      	mov	r2, r0
 800640c:	460b      	mov	r3, r1
 800640e:	d133      	bne.n	8006478 <_dtoa_r+0x6e0>
 8006410:	f7f9 ff3c 	bl	800028c <__adddf3>
 8006414:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006418:	4604      	mov	r4, r0
 800641a:	460d      	mov	r5, r1
 800641c:	f7fa fb7c 	bl	8000b18 <__aeabi_dcmpgt>
 8006420:	b9c0      	cbnz	r0, 8006454 <_dtoa_r+0x6bc>
 8006422:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006426:	4620      	mov	r0, r4
 8006428:	4629      	mov	r1, r5
 800642a:	f7fa fb4d 	bl	8000ac8 <__aeabi_dcmpeq>
 800642e:	b110      	cbz	r0, 8006436 <_dtoa_r+0x69e>
 8006430:	f018 0f01 	tst.w	r8, #1
 8006434:	d10e      	bne.n	8006454 <_dtoa_r+0x6bc>
 8006436:	9902      	ldr	r1, [sp, #8]
 8006438:	4648      	mov	r0, r9
 800643a:	f000 fbbd 	bl	8006bb8 <_Bfree>
 800643e:	2300      	movs	r3, #0
 8006440:	7033      	strb	r3, [r6, #0]
 8006442:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006444:	3701      	adds	r7, #1
 8006446:	601f      	str	r7, [r3, #0]
 8006448:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800644a:	2b00      	cmp	r3, #0
 800644c:	f000 824b 	beq.w	80068e6 <_dtoa_r+0xb4e>
 8006450:	601e      	str	r6, [r3, #0]
 8006452:	e248      	b.n	80068e6 <_dtoa_r+0xb4e>
 8006454:	46b8      	mov	r8, r7
 8006456:	4633      	mov	r3, r6
 8006458:	461e      	mov	r6, r3
 800645a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800645e:	2a39      	cmp	r2, #57	@ 0x39
 8006460:	d106      	bne.n	8006470 <_dtoa_r+0x6d8>
 8006462:	459a      	cmp	sl, r3
 8006464:	d1f8      	bne.n	8006458 <_dtoa_r+0x6c0>
 8006466:	2230      	movs	r2, #48	@ 0x30
 8006468:	f108 0801 	add.w	r8, r8, #1
 800646c:	f88a 2000 	strb.w	r2, [sl]
 8006470:	781a      	ldrb	r2, [r3, #0]
 8006472:	3201      	adds	r2, #1
 8006474:	701a      	strb	r2, [r3, #0]
 8006476:	e7a0      	b.n	80063ba <_dtoa_r+0x622>
 8006478:	4b6f      	ldr	r3, [pc, #444]	@ (8006638 <_dtoa_r+0x8a0>)
 800647a:	2200      	movs	r2, #0
 800647c:	f7fa f8bc 	bl	80005f8 <__aeabi_dmul>
 8006480:	2200      	movs	r2, #0
 8006482:	2300      	movs	r3, #0
 8006484:	4604      	mov	r4, r0
 8006486:	460d      	mov	r5, r1
 8006488:	f7fa fb1e 	bl	8000ac8 <__aeabi_dcmpeq>
 800648c:	2800      	cmp	r0, #0
 800648e:	d09f      	beq.n	80063d0 <_dtoa_r+0x638>
 8006490:	e7d1      	b.n	8006436 <_dtoa_r+0x69e>
 8006492:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006494:	2a00      	cmp	r2, #0
 8006496:	f000 80ea 	beq.w	800666e <_dtoa_r+0x8d6>
 800649a:	9a07      	ldr	r2, [sp, #28]
 800649c:	2a01      	cmp	r2, #1
 800649e:	f300 80cd 	bgt.w	800663c <_dtoa_r+0x8a4>
 80064a2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80064a4:	2a00      	cmp	r2, #0
 80064a6:	f000 80c1 	beq.w	800662c <_dtoa_r+0x894>
 80064aa:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80064ae:	9c08      	ldr	r4, [sp, #32]
 80064b0:	9e00      	ldr	r6, [sp, #0]
 80064b2:	9a00      	ldr	r2, [sp, #0]
 80064b4:	441a      	add	r2, r3
 80064b6:	9200      	str	r2, [sp, #0]
 80064b8:	9a06      	ldr	r2, [sp, #24]
 80064ba:	2101      	movs	r1, #1
 80064bc:	441a      	add	r2, r3
 80064be:	4648      	mov	r0, r9
 80064c0:	9206      	str	r2, [sp, #24]
 80064c2:	f000 fc77 	bl	8006db4 <__i2b>
 80064c6:	4605      	mov	r5, r0
 80064c8:	b166      	cbz	r6, 80064e4 <_dtoa_r+0x74c>
 80064ca:	9b06      	ldr	r3, [sp, #24]
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	dd09      	ble.n	80064e4 <_dtoa_r+0x74c>
 80064d0:	42b3      	cmp	r3, r6
 80064d2:	9a00      	ldr	r2, [sp, #0]
 80064d4:	bfa8      	it	ge
 80064d6:	4633      	movge	r3, r6
 80064d8:	1ad2      	subs	r2, r2, r3
 80064da:	9200      	str	r2, [sp, #0]
 80064dc:	9a06      	ldr	r2, [sp, #24]
 80064de:	1af6      	subs	r6, r6, r3
 80064e0:	1ad3      	subs	r3, r2, r3
 80064e2:	9306      	str	r3, [sp, #24]
 80064e4:	9b08      	ldr	r3, [sp, #32]
 80064e6:	b30b      	cbz	r3, 800652c <_dtoa_r+0x794>
 80064e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	f000 80c6 	beq.w	800667c <_dtoa_r+0x8e4>
 80064f0:	2c00      	cmp	r4, #0
 80064f2:	f000 80c0 	beq.w	8006676 <_dtoa_r+0x8de>
 80064f6:	4629      	mov	r1, r5
 80064f8:	4622      	mov	r2, r4
 80064fa:	4648      	mov	r0, r9
 80064fc:	f000 fd12 	bl	8006f24 <__pow5mult>
 8006500:	9a02      	ldr	r2, [sp, #8]
 8006502:	4601      	mov	r1, r0
 8006504:	4605      	mov	r5, r0
 8006506:	4648      	mov	r0, r9
 8006508:	f000 fc6a 	bl	8006de0 <__multiply>
 800650c:	9902      	ldr	r1, [sp, #8]
 800650e:	4680      	mov	r8, r0
 8006510:	4648      	mov	r0, r9
 8006512:	f000 fb51 	bl	8006bb8 <_Bfree>
 8006516:	9b08      	ldr	r3, [sp, #32]
 8006518:	1b1b      	subs	r3, r3, r4
 800651a:	9308      	str	r3, [sp, #32]
 800651c:	f000 80b1 	beq.w	8006682 <_dtoa_r+0x8ea>
 8006520:	9a08      	ldr	r2, [sp, #32]
 8006522:	4641      	mov	r1, r8
 8006524:	4648      	mov	r0, r9
 8006526:	f000 fcfd 	bl	8006f24 <__pow5mult>
 800652a:	9002      	str	r0, [sp, #8]
 800652c:	2101      	movs	r1, #1
 800652e:	4648      	mov	r0, r9
 8006530:	f000 fc40 	bl	8006db4 <__i2b>
 8006534:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006536:	4604      	mov	r4, r0
 8006538:	2b00      	cmp	r3, #0
 800653a:	f000 81d8 	beq.w	80068ee <_dtoa_r+0xb56>
 800653e:	461a      	mov	r2, r3
 8006540:	4601      	mov	r1, r0
 8006542:	4648      	mov	r0, r9
 8006544:	f000 fcee 	bl	8006f24 <__pow5mult>
 8006548:	9b07      	ldr	r3, [sp, #28]
 800654a:	2b01      	cmp	r3, #1
 800654c:	4604      	mov	r4, r0
 800654e:	f300 809f 	bgt.w	8006690 <_dtoa_r+0x8f8>
 8006552:	9b04      	ldr	r3, [sp, #16]
 8006554:	2b00      	cmp	r3, #0
 8006556:	f040 8097 	bne.w	8006688 <_dtoa_r+0x8f0>
 800655a:	9b05      	ldr	r3, [sp, #20]
 800655c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006560:	2b00      	cmp	r3, #0
 8006562:	f040 8093 	bne.w	800668c <_dtoa_r+0x8f4>
 8006566:	9b05      	ldr	r3, [sp, #20]
 8006568:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800656c:	0d1b      	lsrs	r3, r3, #20
 800656e:	051b      	lsls	r3, r3, #20
 8006570:	b133      	cbz	r3, 8006580 <_dtoa_r+0x7e8>
 8006572:	9b00      	ldr	r3, [sp, #0]
 8006574:	3301      	adds	r3, #1
 8006576:	9300      	str	r3, [sp, #0]
 8006578:	9b06      	ldr	r3, [sp, #24]
 800657a:	3301      	adds	r3, #1
 800657c:	9306      	str	r3, [sp, #24]
 800657e:	2301      	movs	r3, #1
 8006580:	9308      	str	r3, [sp, #32]
 8006582:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006584:	2b00      	cmp	r3, #0
 8006586:	f000 81b8 	beq.w	80068fa <_dtoa_r+0xb62>
 800658a:	6923      	ldr	r3, [r4, #16]
 800658c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006590:	6918      	ldr	r0, [r3, #16]
 8006592:	f000 fbc3 	bl	8006d1c <__hi0bits>
 8006596:	f1c0 0020 	rsb	r0, r0, #32
 800659a:	9b06      	ldr	r3, [sp, #24]
 800659c:	4418      	add	r0, r3
 800659e:	f010 001f 	ands.w	r0, r0, #31
 80065a2:	f000 8082 	beq.w	80066aa <_dtoa_r+0x912>
 80065a6:	f1c0 0320 	rsb	r3, r0, #32
 80065aa:	2b04      	cmp	r3, #4
 80065ac:	dd73      	ble.n	8006696 <_dtoa_r+0x8fe>
 80065ae:	9b00      	ldr	r3, [sp, #0]
 80065b0:	f1c0 001c 	rsb	r0, r0, #28
 80065b4:	4403      	add	r3, r0
 80065b6:	9300      	str	r3, [sp, #0]
 80065b8:	9b06      	ldr	r3, [sp, #24]
 80065ba:	4403      	add	r3, r0
 80065bc:	4406      	add	r6, r0
 80065be:	9306      	str	r3, [sp, #24]
 80065c0:	9b00      	ldr	r3, [sp, #0]
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	dd05      	ble.n	80065d2 <_dtoa_r+0x83a>
 80065c6:	9902      	ldr	r1, [sp, #8]
 80065c8:	461a      	mov	r2, r3
 80065ca:	4648      	mov	r0, r9
 80065cc:	f000 fd04 	bl	8006fd8 <__lshift>
 80065d0:	9002      	str	r0, [sp, #8]
 80065d2:	9b06      	ldr	r3, [sp, #24]
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	dd05      	ble.n	80065e4 <_dtoa_r+0x84c>
 80065d8:	4621      	mov	r1, r4
 80065da:	461a      	mov	r2, r3
 80065dc:	4648      	mov	r0, r9
 80065de:	f000 fcfb 	bl	8006fd8 <__lshift>
 80065e2:	4604      	mov	r4, r0
 80065e4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d061      	beq.n	80066ae <_dtoa_r+0x916>
 80065ea:	9802      	ldr	r0, [sp, #8]
 80065ec:	4621      	mov	r1, r4
 80065ee:	f000 fd5f 	bl	80070b0 <__mcmp>
 80065f2:	2800      	cmp	r0, #0
 80065f4:	da5b      	bge.n	80066ae <_dtoa_r+0x916>
 80065f6:	2300      	movs	r3, #0
 80065f8:	9902      	ldr	r1, [sp, #8]
 80065fa:	220a      	movs	r2, #10
 80065fc:	4648      	mov	r0, r9
 80065fe:	f000 fafd 	bl	8006bfc <__multadd>
 8006602:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006604:	9002      	str	r0, [sp, #8]
 8006606:	f107 38ff 	add.w	r8, r7, #4294967295
 800660a:	2b00      	cmp	r3, #0
 800660c:	f000 8177 	beq.w	80068fe <_dtoa_r+0xb66>
 8006610:	4629      	mov	r1, r5
 8006612:	2300      	movs	r3, #0
 8006614:	220a      	movs	r2, #10
 8006616:	4648      	mov	r0, r9
 8006618:	f000 faf0 	bl	8006bfc <__multadd>
 800661c:	f1bb 0f00 	cmp.w	fp, #0
 8006620:	4605      	mov	r5, r0
 8006622:	dc6f      	bgt.n	8006704 <_dtoa_r+0x96c>
 8006624:	9b07      	ldr	r3, [sp, #28]
 8006626:	2b02      	cmp	r3, #2
 8006628:	dc49      	bgt.n	80066be <_dtoa_r+0x926>
 800662a:	e06b      	b.n	8006704 <_dtoa_r+0x96c>
 800662c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800662e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8006632:	e73c      	b.n	80064ae <_dtoa_r+0x716>
 8006634:	3fe00000 	.word	0x3fe00000
 8006638:	40240000 	.word	0x40240000
 800663c:	9b03      	ldr	r3, [sp, #12]
 800663e:	1e5c      	subs	r4, r3, #1
 8006640:	9b08      	ldr	r3, [sp, #32]
 8006642:	42a3      	cmp	r3, r4
 8006644:	db09      	blt.n	800665a <_dtoa_r+0x8c2>
 8006646:	1b1c      	subs	r4, r3, r4
 8006648:	9b03      	ldr	r3, [sp, #12]
 800664a:	2b00      	cmp	r3, #0
 800664c:	f6bf af30 	bge.w	80064b0 <_dtoa_r+0x718>
 8006650:	9b00      	ldr	r3, [sp, #0]
 8006652:	9a03      	ldr	r2, [sp, #12]
 8006654:	1a9e      	subs	r6, r3, r2
 8006656:	2300      	movs	r3, #0
 8006658:	e72b      	b.n	80064b2 <_dtoa_r+0x71a>
 800665a:	9b08      	ldr	r3, [sp, #32]
 800665c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800665e:	9408      	str	r4, [sp, #32]
 8006660:	1ae3      	subs	r3, r4, r3
 8006662:	441a      	add	r2, r3
 8006664:	9e00      	ldr	r6, [sp, #0]
 8006666:	9b03      	ldr	r3, [sp, #12]
 8006668:	920d      	str	r2, [sp, #52]	@ 0x34
 800666a:	2400      	movs	r4, #0
 800666c:	e721      	b.n	80064b2 <_dtoa_r+0x71a>
 800666e:	9c08      	ldr	r4, [sp, #32]
 8006670:	9e00      	ldr	r6, [sp, #0]
 8006672:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8006674:	e728      	b.n	80064c8 <_dtoa_r+0x730>
 8006676:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800667a:	e751      	b.n	8006520 <_dtoa_r+0x788>
 800667c:	9a08      	ldr	r2, [sp, #32]
 800667e:	9902      	ldr	r1, [sp, #8]
 8006680:	e750      	b.n	8006524 <_dtoa_r+0x78c>
 8006682:	f8cd 8008 	str.w	r8, [sp, #8]
 8006686:	e751      	b.n	800652c <_dtoa_r+0x794>
 8006688:	2300      	movs	r3, #0
 800668a:	e779      	b.n	8006580 <_dtoa_r+0x7e8>
 800668c:	9b04      	ldr	r3, [sp, #16]
 800668e:	e777      	b.n	8006580 <_dtoa_r+0x7e8>
 8006690:	2300      	movs	r3, #0
 8006692:	9308      	str	r3, [sp, #32]
 8006694:	e779      	b.n	800658a <_dtoa_r+0x7f2>
 8006696:	d093      	beq.n	80065c0 <_dtoa_r+0x828>
 8006698:	9a00      	ldr	r2, [sp, #0]
 800669a:	331c      	adds	r3, #28
 800669c:	441a      	add	r2, r3
 800669e:	9200      	str	r2, [sp, #0]
 80066a0:	9a06      	ldr	r2, [sp, #24]
 80066a2:	441a      	add	r2, r3
 80066a4:	441e      	add	r6, r3
 80066a6:	9206      	str	r2, [sp, #24]
 80066a8:	e78a      	b.n	80065c0 <_dtoa_r+0x828>
 80066aa:	4603      	mov	r3, r0
 80066ac:	e7f4      	b.n	8006698 <_dtoa_r+0x900>
 80066ae:	9b03      	ldr	r3, [sp, #12]
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	46b8      	mov	r8, r7
 80066b4:	dc20      	bgt.n	80066f8 <_dtoa_r+0x960>
 80066b6:	469b      	mov	fp, r3
 80066b8:	9b07      	ldr	r3, [sp, #28]
 80066ba:	2b02      	cmp	r3, #2
 80066bc:	dd1e      	ble.n	80066fc <_dtoa_r+0x964>
 80066be:	f1bb 0f00 	cmp.w	fp, #0
 80066c2:	f47f adb1 	bne.w	8006228 <_dtoa_r+0x490>
 80066c6:	4621      	mov	r1, r4
 80066c8:	465b      	mov	r3, fp
 80066ca:	2205      	movs	r2, #5
 80066cc:	4648      	mov	r0, r9
 80066ce:	f000 fa95 	bl	8006bfc <__multadd>
 80066d2:	4601      	mov	r1, r0
 80066d4:	4604      	mov	r4, r0
 80066d6:	9802      	ldr	r0, [sp, #8]
 80066d8:	f000 fcea 	bl	80070b0 <__mcmp>
 80066dc:	2800      	cmp	r0, #0
 80066de:	f77f ada3 	ble.w	8006228 <_dtoa_r+0x490>
 80066e2:	4656      	mov	r6, sl
 80066e4:	2331      	movs	r3, #49	@ 0x31
 80066e6:	f806 3b01 	strb.w	r3, [r6], #1
 80066ea:	f108 0801 	add.w	r8, r8, #1
 80066ee:	e59f      	b.n	8006230 <_dtoa_r+0x498>
 80066f0:	9c03      	ldr	r4, [sp, #12]
 80066f2:	46b8      	mov	r8, r7
 80066f4:	4625      	mov	r5, r4
 80066f6:	e7f4      	b.n	80066e2 <_dtoa_r+0x94a>
 80066f8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80066fc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80066fe:	2b00      	cmp	r3, #0
 8006700:	f000 8101 	beq.w	8006906 <_dtoa_r+0xb6e>
 8006704:	2e00      	cmp	r6, #0
 8006706:	dd05      	ble.n	8006714 <_dtoa_r+0x97c>
 8006708:	4629      	mov	r1, r5
 800670a:	4632      	mov	r2, r6
 800670c:	4648      	mov	r0, r9
 800670e:	f000 fc63 	bl	8006fd8 <__lshift>
 8006712:	4605      	mov	r5, r0
 8006714:	9b08      	ldr	r3, [sp, #32]
 8006716:	2b00      	cmp	r3, #0
 8006718:	d05c      	beq.n	80067d4 <_dtoa_r+0xa3c>
 800671a:	6869      	ldr	r1, [r5, #4]
 800671c:	4648      	mov	r0, r9
 800671e:	f000 fa0b 	bl	8006b38 <_Balloc>
 8006722:	4606      	mov	r6, r0
 8006724:	b928      	cbnz	r0, 8006732 <_dtoa_r+0x99a>
 8006726:	4b82      	ldr	r3, [pc, #520]	@ (8006930 <_dtoa_r+0xb98>)
 8006728:	4602      	mov	r2, r0
 800672a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800672e:	f7ff bb4a 	b.w	8005dc6 <_dtoa_r+0x2e>
 8006732:	692a      	ldr	r2, [r5, #16]
 8006734:	3202      	adds	r2, #2
 8006736:	0092      	lsls	r2, r2, #2
 8006738:	f105 010c 	add.w	r1, r5, #12
 800673c:	300c      	adds	r0, #12
 800673e:	f001 ff69 	bl	8008614 <memcpy>
 8006742:	2201      	movs	r2, #1
 8006744:	4631      	mov	r1, r6
 8006746:	4648      	mov	r0, r9
 8006748:	f000 fc46 	bl	8006fd8 <__lshift>
 800674c:	f10a 0301 	add.w	r3, sl, #1
 8006750:	9300      	str	r3, [sp, #0]
 8006752:	eb0a 030b 	add.w	r3, sl, fp
 8006756:	9308      	str	r3, [sp, #32]
 8006758:	9b04      	ldr	r3, [sp, #16]
 800675a:	f003 0301 	and.w	r3, r3, #1
 800675e:	462f      	mov	r7, r5
 8006760:	9306      	str	r3, [sp, #24]
 8006762:	4605      	mov	r5, r0
 8006764:	9b00      	ldr	r3, [sp, #0]
 8006766:	9802      	ldr	r0, [sp, #8]
 8006768:	4621      	mov	r1, r4
 800676a:	f103 3bff 	add.w	fp, r3, #4294967295
 800676e:	f7ff fa8b 	bl	8005c88 <quorem>
 8006772:	4603      	mov	r3, r0
 8006774:	3330      	adds	r3, #48	@ 0x30
 8006776:	9003      	str	r0, [sp, #12]
 8006778:	4639      	mov	r1, r7
 800677a:	9802      	ldr	r0, [sp, #8]
 800677c:	9309      	str	r3, [sp, #36]	@ 0x24
 800677e:	f000 fc97 	bl	80070b0 <__mcmp>
 8006782:	462a      	mov	r2, r5
 8006784:	9004      	str	r0, [sp, #16]
 8006786:	4621      	mov	r1, r4
 8006788:	4648      	mov	r0, r9
 800678a:	f000 fcad 	bl	80070e8 <__mdiff>
 800678e:	68c2      	ldr	r2, [r0, #12]
 8006790:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006792:	4606      	mov	r6, r0
 8006794:	bb02      	cbnz	r2, 80067d8 <_dtoa_r+0xa40>
 8006796:	4601      	mov	r1, r0
 8006798:	9802      	ldr	r0, [sp, #8]
 800679a:	f000 fc89 	bl	80070b0 <__mcmp>
 800679e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80067a0:	4602      	mov	r2, r0
 80067a2:	4631      	mov	r1, r6
 80067a4:	4648      	mov	r0, r9
 80067a6:	920c      	str	r2, [sp, #48]	@ 0x30
 80067a8:	9309      	str	r3, [sp, #36]	@ 0x24
 80067aa:	f000 fa05 	bl	8006bb8 <_Bfree>
 80067ae:	9b07      	ldr	r3, [sp, #28]
 80067b0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80067b2:	9e00      	ldr	r6, [sp, #0]
 80067b4:	ea42 0103 	orr.w	r1, r2, r3
 80067b8:	9b06      	ldr	r3, [sp, #24]
 80067ba:	4319      	orrs	r1, r3
 80067bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80067be:	d10d      	bne.n	80067dc <_dtoa_r+0xa44>
 80067c0:	2b39      	cmp	r3, #57	@ 0x39
 80067c2:	d027      	beq.n	8006814 <_dtoa_r+0xa7c>
 80067c4:	9a04      	ldr	r2, [sp, #16]
 80067c6:	2a00      	cmp	r2, #0
 80067c8:	dd01      	ble.n	80067ce <_dtoa_r+0xa36>
 80067ca:	9b03      	ldr	r3, [sp, #12]
 80067cc:	3331      	adds	r3, #49	@ 0x31
 80067ce:	f88b 3000 	strb.w	r3, [fp]
 80067d2:	e52e      	b.n	8006232 <_dtoa_r+0x49a>
 80067d4:	4628      	mov	r0, r5
 80067d6:	e7b9      	b.n	800674c <_dtoa_r+0x9b4>
 80067d8:	2201      	movs	r2, #1
 80067da:	e7e2      	b.n	80067a2 <_dtoa_r+0xa0a>
 80067dc:	9904      	ldr	r1, [sp, #16]
 80067de:	2900      	cmp	r1, #0
 80067e0:	db04      	blt.n	80067ec <_dtoa_r+0xa54>
 80067e2:	9807      	ldr	r0, [sp, #28]
 80067e4:	4301      	orrs	r1, r0
 80067e6:	9806      	ldr	r0, [sp, #24]
 80067e8:	4301      	orrs	r1, r0
 80067ea:	d120      	bne.n	800682e <_dtoa_r+0xa96>
 80067ec:	2a00      	cmp	r2, #0
 80067ee:	ddee      	ble.n	80067ce <_dtoa_r+0xa36>
 80067f0:	9902      	ldr	r1, [sp, #8]
 80067f2:	9300      	str	r3, [sp, #0]
 80067f4:	2201      	movs	r2, #1
 80067f6:	4648      	mov	r0, r9
 80067f8:	f000 fbee 	bl	8006fd8 <__lshift>
 80067fc:	4621      	mov	r1, r4
 80067fe:	9002      	str	r0, [sp, #8]
 8006800:	f000 fc56 	bl	80070b0 <__mcmp>
 8006804:	2800      	cmp	r0, #0
 8006806:	9b00      	ldr	r3, [sp, #0]
 8006808:	dc02      	bgt.n	8006810 <_dtoa_r+0xa78>
 800680a:	d1e0      	bne.n	80067ce <_dtoa_r+0xa36>
 800680c:	07da      	lsls	r2, r3, #31
 800680e:	d5de      	bpl.n	80067ce <_dtoa_r+0xa36>
 8006810:	2b39      	cmp	r3, #57	@ 0x39
 8006812:	d1da      	bne.n	80067ca <_dtoa_r+0xa32>
 8006814:	2339      	movs	r3, #57	@ 0x39
 8006816:	f88b 3000 	strb.w	r3, [fp]
 800681a:	4633      	mov	r3, r6
 800681c:	461e      	mov	r6, r3
 800681e:	3b01      	subs	r3, #1
 8006820:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8006824:	2a39      	cmp	r2, #57	@ 0x39
 8006826:	d04e      	beq.n	80068c6 <_dtoa_r+0xb2e>
 8006828:	3201      	adds	r2, #1
 800682a:	701a      	strb	r2, [r3, #0]
 800682c:	e501      	b.n	8006232 <_dtoa_r+0x49a>
 800682e:	2a00      	cmp	r2, #0
 8006830:	dd03      	ble.n	800683a <_dtoa_r+0xaa2>
 8006832:	2b39      	cmp	r3, #57	@ 0x39
 8006834:	d0ee      	beq.n	8006814 <_dtoa_r+0xa7c>
 8006836:	3301      	adds	r3, #1
 8006838:	e7c9      	b.n	80067ce <_dtoa_r+0xa36>
 800683a:	9a00      	ldr	r2, [sp, #0]
 800683c:	9908      	ldr	r1, [sp, #32]
 800683e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006842:	428a      	cmp	r2, r1
 8006844:	d028      	beq.n	8006898 <_dtoa_r+0xb00>
 8006846:	9902      	ldr	r1, [sp, #8]
 8006848:	2300      	movs	r3, #0
 800684a:	220a      	movs	r2, #10
 800684c:	4648      	mov	r0, r9
 800684e:	f000 f9d5 	bl	8006bfc <__multadd>
 8006852:	42af      	cmp	r7, r5
 8006854:	9002      	str	r0, [sp, #8]
 8006856:	f04f 0300 	mov.w	r3, #0
 800685a:	f04f 020a 	mov.w	r2, #10
 800685e:	4639      	mov	r1, r7
 8006860:	4648      	mov	r0, r9
 8006862:	d107      	bne.n	8006874 <_dtoa_r+0xadc>
 8006864:	f000 f9ca 	bl	8006bfc <__multadd>
 8006868:	4607      	mov	r7, r0
 800686a:	4605      	mov	r5, r0
 800686c:	9b00      	ldr	r3, [sp, #0]
 800686e:	3301      	adds	r3, #1
 8006870:	9300      	str	r3, [sp, #0]
 8006872:	e777      	b.n	8006764 <_dtoa_r+0x9cc>
 8006874:	f000 f9c2 	bl	8006bfc <__multadd>
 8006878:	4629      	mov	r1, r5
 800687a:	4607      	mov	r7, r0
 800687c:	2300      	movs	r3, #0
 800687e:	220a      	movs	r2, #10
 8006880:	4648      	mov	r0, r9
 8006882:	f000 f9bb 	bl	8006bfc <__multadd>
 8006886:	4605      	mov	r5, r0
 8006888:	e7f0      	b.n	800686c <_dtoa_r+0xad4>
 800688a:	f1bb 0f00 	cmp.w	fp, #0
 800688e:	bfcc      	ite	gt
 8006890:	465e      	movgt	r6, fp
 8006892:	2601      	movle	r6, #1
 8006894:	4456      	add	r6, sl
 8006896:	2700      	movs	r7, #0
 8006898:	9902      	ldr	r1, [sp, #8]
 800689a:	9300      	str	r3, [sp, #0]
 800689c:	2201      	movs	r2, #1
 800689e:	4648      	mov	r0, r9
 80068a0:	f000 fb9a 	bl	8006fd8 <__lshift>
 80068a4:	4621      	mov	r1, r4
 80068a6:	9002      	str	r0, [sp, #8]
 80068a8:	f000 fc02 	bl	80070b0 <__mcmp>
 80068ac:	2800      	cmp	r0, #0
 80068ae:	dcb4      	bgt.n	800681a <_dtoa_r+0xa82>
 80068b0:	d102      	bne.n	80068b8 <_dtoa_r+0xb20>
 80068b2:	9b00      	ldr	r3, [sp, #0]
 80068b4:	07db      	lsls	r3, r3, #31
 80068b6:	d4b0      	bmi.n	800681a <_dtoa_r+0xa82>
 80068b8:	4633      	mov	r3, r6
 80068ba:	461e      	mov	r6, r3
 80068bc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80068c0:	2a30      	cmp	r2, #48	@ 0x30
 80068c2:	d0fa      	beq.n	80068ba <_dtoa_r+0xb22>
 80068c4:	e4b5      	b.n	8006232 <_dtoa_r+0x49a>
 80068c6:	459a      	cmp	sl, r3
 80068c8:	d1a8      	bne.n	800681c <_dtoa_r+0xa84>
 80068ca:	2331      	movs	r3, #49	@ 0x31
 80068cc:	f108 0801 	add.w	r8, r8, #1
 80068d0:	f88a 3000 	strb.w	r3, [sl]
 80068d4:	e4ad      	b.n	8006232 <_dtoa_r+0x49a>
 80068d6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80068d8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8006934 <_dtoa_r+0xb9c>
 80068dc:	b11b      	cbz	r3, 80068e6 <_dtoa_r+0xb4e>
 80068de:	f10a 0308 	add.w	r3, sl, #8
 80068e2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80068e4:	6013      	str	r3, [r2, #0]
 80068e6:	4650      	mov	r0, sl
 80068e8:	b017      	add	sp, #92	@ 0x5c
 80068ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80068ee:	9b07      	ldr	r3, [sp, #28]
 80068f0:	2b01      	cmp	r3, #1
 80068f2:	f77f ae2e 	ble.w	8006552 <_dtoa_r+0x7ba>
 80068f6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80068f8:	9308      	str	r3, [sp, #32]
 80068fa:	2001      	movs	r0, #1
 80068fc:	e64d      	b.n	800659a <_dtoa_r+0x802>
 80068fe:	f1bb 0f00 	cmp.w	fp, #0
 8006902:	f77f aed9 	ble.w	80066b8 <_dtoa_r+0x920>
 8006906:	4656      	mov	r6, sl
 8006908:	9802      	ldr	r0, [sp, #8]
 800690a:	4621      	mov	r1, r4
 800690c:	f7ff f9bc 	bl	8005c88 <quorem>
 8006910:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8006914:	f806 3b01 	strb.w	r3, [r6], #1
 8006918:	eba6 020a 	sub.w	r2, r6, sl
 800691c:	4593      	cmp	fp, r2
 800691e:	ddb4      	ble.n	800688a <_dtoa_r+0xaf2>
 8006920:	9902      	ldr	r1, [sp, #8]
 8006922:	2300      	movs	r3, #0
 8006924:	220a      	movs	r2, #10
 8006926:	4648      	mov	r0, r9
 8006928:	f000 f968 	bl	8006bfc <__multadd>
 800692c:	9002      	str	r0, [sp, #8]
 800692e:	e7eb      	b.n	8006908 <_dtoa_r+0xb70>
 8006930:	08009835 	.word	0x08009835
 8006934:	080097b9 	.word	0x080097b9

08006938 <_free_r>:
 8006938:	b538      	push	{r3, r4, r5, lr}
 800693a:	4605      	mov	r5, r0
 800693c:	2900      	cmp	r1, #0
 800693e:	d041      	beq.n	80069c4 <_free_r+0x8c>
 8006940:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006944:	1f0c      	subs	r4, r1, #4
 8006946:	2b00      	cmp	r3, #0
 8006948:	bfb8      	it	lt
 800694a:	18e4      	addlt	r4, r4, r3
 800694c:	f000 f8e8 	bl	8006b20 <__malloc_lock>
 8006950:	4a1d      	ldr	r2, [pc, #116]	@ (80069c8 <_free_r+0x90>)
 8006952:	6813      	ldr	r3, [r2, #0]
 8006954:	b933      	cbnz	r3, 8006964 <_free_r+0x2c>
 8006956:	6063      	str	r3, [r4, #4]
 8006958:	6014      	str	r4, [r2, #0]
 800695a:	4628      	mov	r0, r5
 800695c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006960:	f000 b8e4 	b.w	8006b2c <__malloc_unlock>
 8006964:	42a3      	cmp	r3, r4
 8006966:	d908      	bls.n	800697a <_free_r+0x42>
 8006968:	6820      	ldr	r0, [r4, #0]
 800696a:	1821      	adds	r1, r4, r0
 800696c:	428b      	cmp	r3, r1
 800696e:	bf01      	itttt	eq
 8006970:	6819      	ldreq	r1, [r3, #0]
 8006972:	685b      	ldreq	r3, [r3, #4]
 8006974:	1809      	addeq	r1, r1, r0
 8006976:	6021      	streq	r1, [r4, #0]
 8006978:	e7ed      	b.n	8006956 <_free_r+0x1e>
 800697a:	461a      	mov	r2, r3
 800697c:	685b      	ldr	r3, [r3, #4]
 800697e:	b10b      	cbz	r3, 8006984 <_free_r+0x4c>
 8006980:	42a3      	cmp	r3, r4
 8006982:	d9fa      	bls.n	800697a <_free_r+0x42>
 8006984:	6811      	ldr	r1, [r2, #0]
 8006986:	1850      	adds	r0, r2, r1
 8006988:	42a0      	cmp	r0, r4
 800698a:	d10b      	bne.n	80069a4 <_free_r+0x6c>
 800698c:	6820      	ldr	r0, [r4, #0]
 800698e:	4401      	add	r1, r0
 8006990:	1850      	adds	r0, r2, r1
 8006992:	4283      	cmp	r3, r0
 8006994:	6011      	str	r1, [r2, #0]
 8006996:	d1e0      	bne.n	800695a <_free_r+0x22>
 8006998:	6818      	ldr	r0, [r3, #0]
 800699a:	685b      	ldr	r3, [r3, #4]
 800699c:	6053      	str	r3, [r2, #4]
 800699e:	4408      	add	r0, r1
 80069a0:	6010      	str	r0, [r2, #0]
 80069a2:	e7da      	b.n	800695a <_free_r+0x22>
 80069a4:	d902      	bls.n	80069ac <_free_r+0x74>
 80069a6:	230c      	movs	r3, #12
 80069a8:	602b      	str	r3, [r5, #0]
 80069aa:	e7d6      	b.n	800695a <_free_r+0x22>
 80069ac:	6820      	ldr	r0, [r4, #0]
 80069ae:	1821      	adds	r1, r4, r0
 80069b0:	428b      	cmp	r3, r1
 80069b2:	bf04      	itt	eq
 80069b4:	6819      	ldreq	r1, [r3, #0]
 80069b6:	685b      	ldreq	r3, [r3, #4]
 80069b8:	6063      	str	r3, [r4, #4]
 80069ba:	bf04      	itt	eq
 80069bc:	1809      	addeq	r1, r1, r0
 80069be:	6021      	streq	r1, [r4, #0]
 80069c0:	6054      	str	r4, [r2, #4]
 80069c2:	e7ca      	b.n	800695a <_free_r+0x22>
 80069c4:	bd38      	pop	{r3, r4, r5, pc}
 80069c6:	bf00      	nop
 80069c8:	200004b8 	.word	0x200004b8

080069cc <malloc>:
 80069cc:	4b02      	ldr	r3, [pc, #8]	@ (80069d8 <malloc+0xc>)
 80069ce:	4601      	mov	r1, r0
 80069d0:	6818      	ldr	r0, [r3, #0]
 80069d2:	f000 b825 	b.w	8006a20 <_malloc_r>
 80069d6:	bf00      	nop
 80069d8:	20000018 	.word	0x20000018

080069dc <sbrk_aligned>:
 80069dc:	b570      	push	{r4, r5, r6, lr}
 80069de:	4e0f      	ldr	r6, [pc, #60]	@ (8006a1c <sbrk_aligned+0x40>)
 80069e0:	460c      	mov	r4, r1
 80069e2:	6831      	ldr	r1, [r6, #0]
 80069e4:	4605      	mov	r5, r0
 80069e6:	b911      	cbnz	r1, 80069ee <sbrk_aligned+0x12>
 80069e8:	f001 fe04 	bl	80085f4 <_sbrk_r>
 80069ec:	6030      	str	r0, [r6, #0]
 80069ee:	4621      	mov	r1, r4
 80069f0:	4628      	mov	r0, r5
 80069f2:	f001 fdff 	bl	80085f4 <_sbrk_r>
 80069f6:	1c43      	adds	r3, r0, #1
 80069f8:	d103      	bne.n	8006a02 <sbrk_aligned+0x26>
 80069fa:	f04f 34ff 	mov.w	r4, #4294967295
 80069fe:	4620      	mov	r0, r4
 8006a00:	bd70      	pop	{r4, r5, r6, pc}
 8006a02:	1cc4      	adds	r4, r0, #3
 8006a04:	f024 0403 	bic.w	r4, r4, #3
 8006a08:	42a0      	cmp	r0, r4
 8006a0a:	d0f8      	beq.n	80069fe <sbrk_aligned+0x22>
 8006a0c:	1a21      	subs	r1, r4, r0
 8006a0e:	4628      	mov	r0, r5
 8006a10:	f001 fdf0 	bl	80085f4 <_sbrk_r>
 8006a14:	3001      	adds	r0, #1
 8006a16:	d1f2      	bne.n	80069fe <sbrk_aligned+0x22>
 8006a18:	e7ef      	b.n	80069fa <sbrk_aligned+0x1e>
 8006a1a:	bf00      	nop
 8006a1c:	200004b4 	.word	0x200004b4

08006a20 <_malloc_r>:
 8006a20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006a24:	1ccd      	adds	r5, r1, #3
 8006a26:	f025 0503 	bic.w	r5, r5, #3
 8006a2a:	3508      	adds	r5, #8
 8006a2c:	2d0c      	cmp	r5, #12
 8006a2e:	bf38      	it	cc
 8006a30:	250c      	movcc	r5, #12
 8006a32:	2d00      	cmp	r5, #0
 8006a34:	4606      	mov	r6, r0
 8006a36:	db01      	blt.n	8006a3c <_malloc_r+0x1c>
 8006a38:	42a9      	cmp	r1, r5
 8006a3a:	d904      	bls.n	8006a46 <_malloc_r+0x26>
 8006a3c:	230c      	movs	r3, #12
 8006a3e:	6033      	str	r3, [r6, #0]
 8006a40:	2000      	movs	r0, #0
 8006a42:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006a46:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006b1c <_malloc_r+0xfc>
 8006a4a:	f000 f869 	bl	8006b20 <__malloc_lock>
 8006a4e:	f8d8 3000 	ldr.w	r3, [r8]
 8006a52:	461c      	mov	r4, r3
 8006a54:	bb44      	cbnz	r4, 8006aa8 <_malloc_r+0x88>
 8006a56:	4629      	mov	r1, r5
 8006a58:	4630      	mov	r0, r6
 8006a5a:	f7ff ffbf 	bl	80069dc <sbrk_aligned>
 8006a5e:	1c43      	adds	r3, r0, #1
 8006a60:	4604      	mov	r4, r0
 8006a62:	d158      	bne.n	8006b16 <_malloc_r+0xf6>
 8006a64:	f8d8 4000 	ldr.w	r4, [r8]
 8006a68:	4627      	mov	r7, r4
 8006a6a:	2f00      	cmp	r7, #0
 8006a6c:	d143      	bne.n	8006af6 <_malloc_r+0xd6>
 8006a6e:	2c00      	cmp	r4, #0
 8006a70:	d04b      	beq.n	8006b0a <_malloc_r+0xea>
 8006a72:	6823      	ldr	r3, [r4, #0]
 8006a74:	4639      	mov	r1, r7
 8006a76:	4630      	mov	r0, r6
 8006a78:	eb04 0903 	add.w	r9, r4, r3
 8006a7c:	f001 fdba 	bl	80085f4 <_sbrk_r>
 8006a80:	4581      	cmp	r9, r0
 8006a82:	d142      	bne.n	8006b0a <_malloc_r+0xea>
 8006a84:	6821      	ldr	r1, [r4, #0]
 8006a86:	1a6d      	subs	r5, r5, r1
 8006a88:	4629      	mov	r1, r5
 8006a8a:	4630      	mov	r0, r6
 8006a8c:	f7ff ffa6 	bl	80069dc <sbrk_aligned>
 8006a90:	3001      	adds	r0, #1
 8006a92:	d03a      	beq.n	8006b0a <_malloc_r+0xea>
 8006a94:	6823      	ldr	r3, [r4, #0]
 8006a96:	442b      	add	r3, r5
 8006a98:	6023      	str	r3, [r4, #0]
 8006a9a:	f8d8 3000 	ldr.w	r3, [r8]
 8006a9e:	685a      	ldr	r2, [r3, #4]
 8006aa0:	bb62      	cbnz	r2, 8006afc <_malloc_r+0xdc>
 8006aa2:	f8c8 7000 	str.w	r7, [r8]
 8006aa6:	e00f      	b.n	8006ac8 <_malloc_r+0xa8>
 8006aa8:	6822      	ldr	r2, [r4, #0]
 8006aaa:	1b52      	subs	r2, r2, r5
 8006aac:	d420      	bmi.n	8006af0 <_malloc_r+0xd0>
 8006aae:	2a0b      	cmp	r2, #11
 8006ab0:	d917      	bls.n	8006ae2 <_malloc_r+0xc2>
 8006ab2:	1961      	adds	r1, r4, r5
 8006ab4:	42a3      	cmp	r3, r4
 8006ab6:	6025      	str	r5, [r4, #0]
 8006ab8:	bf18      	it	ne
 8006aba:	6059      	strne	r1, [r3, #4]
 8006abc:	6863      	ldr	r3, [r4, #4]
 8006abe:	bf08      	it	eq
 8006ac0:	f8c8 1000 	streq.w	r1, [r8]
 8006ac4:	5162      	str	r2, [r4, r5]
 8006ac6:	604b      	str	r3, [r1, #4]
 8006ac8:	4630      	mov	r0, r6
 8006aca:	f000 f82f 	bl	8006b2c <__malloc_unlock>
 8006ace:	f104 000b 	add.w	r0, r4, #11
 8006ad2:	1d23      	adds	r3, r4, #4
 8006ad4:	f020 0007 	bic.w	r0, r0, #7
 8006ad8:	1ac2      	subs	r2, r0, r3
 8006ada:	bf1c      	itt	ne
 8006adc:	1a1b      	subne	r3, r3, r0
 8006ade:	50a3      	strne	r3, [r4, r2]
 8006ae0:	e7af      	b.n	8006a42 <_malloc_r+0x22>
 8006ae2:	6862      	ldr	r2, [r4, #4]
 8006ae4:	42a3      	cmp	r3, r4
 8006ae6:	bf0c      	ite	eq
 8006ae8:	f8c8 2000 	streq.w	r2, [r8]
 8006aec:	605a      	strne	r2, [r3, #4]
 8006aee:	e7eb      	b.n	8006ac8 <_malloc_r+0xa8>
 8006af0:	4623      	mov	r3, r4
 8006af2:	6864      	ldr	r4, [r4, #4]
 8006af4:	e7ae      	b.n	8006a54 <_malloc_r+0x34>
 8006af6:	463c      	mov	r4, r7
 8006af8:	687f      	ldr	r7, [r7, #4]
 8006afa:	e7b6      	b.n	8006a6a <_malloc_r+0x4a>
 8006afc:	461a      	mov	r2, r3
 8006afe:	685b      	ldr	r3, [r3, #4]
 8006b00:	42a3      	cmp	r3, r4
 8006b02:	d1fb      	bne.n	8006afc <_malloc_r+0xdc>
 8006b04:	2300      	movs	r3, #0
 8006b06:	6053      	str	r3, [r2, #4]
 8006b08:	e7de      	b.n	8006ac8 <_malloc_r+0xa8>
 8006b0a:	230c      	movs	r3, #12
 8006b0c:	6033      	str	r3, [r6, #0]
 8006b0e:	4630      	mov	r0, r6
 8006b10:	f000 f80c 	bl	8006b2c <__malloc_unlock>
 8006b14:	e794      	b.n	8006a40 <_malloc_r+0x20>
 8006b16:	6005      	str	r5, [r0, #0]
 8006b18:	e7d6      	b.n	8006ac8 <_malloc_r+0xa8>
 8006b1a:	bf00      	nop
 8006b1c:	200004b8 	.word	0x200004b8

08006b20 <__malloc_lock>:
 8006b20:	4801      	ldr	r0, [pc, #4]	@ (8006b28 <__malloc_lock+0x8>)
 8006b22:	f7ff b8a8 	b.w	8005c76 <__retarget_lock_acquire_recursive>
 8006b26:	bf00      	nop
 8006b28:	200004b0 	.word	0x200004b0

08006b2c <__malloc_unlock>:
 8006b2c:	4801      	ldr	r0, [pc, #4]	@ (8006b34 <__malloc_unlock+0x8>)
 8006b2e:	f7ff b8a3 	b.w	8005c78 <__retarget_lock_release_recursive>
 8006b32:	bf00      	nop
 8006b34:	200004b0 	.word	0x200004b0

08006b38 <_Balloc>:
 8006b38:	b570      	push	{r4, r5, r6, lr}
 8006b3a:	69c6      	ldr	r6, [r0, #28]
 8006b3c:	4604      	mov	r4, r0
 8006b3e:	460d      	mov	r5, r1
 8006b40:	b976      	cbnz	r6, 8006b60 <_Balloc+0x28>
 8006b42:	2010      	movs	r0, #16
 8006b44:	f7ff ff42 	bl	80069cc <malloc>
 8006b48:	4602      	mov	r2, r0
 8006b4a:	61e0      	str	r0, [r4, #28]
 8006b4c:	b920      	cbnz	r0, 8006b58 <_Balloc+0x20>
 8006b4e:	4b18      	ldr	r3, [pc, #96]	@ (8006bb0 <_Balloc+0x78>)
 8006b50:	4818      	ldr	r0, [pc, #96]	@ (8006bb4 <_Balloc+0x7c>)
 8006b52:	216b      	movs	r1, #107	@ 0x6b
 8006b54:	f001 fd74 	bl	8008640 <__assert_func>
 8006b58:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006b5c:	6006      	str	r6, [r0, #0]
 8006b5e:	60c6      	str	r6, [r0, #12]
 8006b60:	69e6      	ldr	r6, [r4, #28]
 8006b62:	68f3      	ldr	r3, [r6, #12]
 8006b64:	b183      	cbz	r3, 8006b88 <_Balloc+0x50>
 8006b66:	69e3      	ldr	r3, [r4, #28]
 8006b68:	68db      	ldr	r3, [r3, #12]
 8006b6a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006b6e:	b9b8      	cbnz	r0, 8006ba0 <_Balloc+0x68>
 8006b70:	2101      	movs	r1, #1
 8006b72:	fa01 f605 	lsl.w	r6, r1, r5
 8006b76:	1d72      	adds	r2, r6, #5
 8006b78:	0092      	lsls	r2, r2, #2
 8006b7a:	4620      	mov	r0, r4
 8006b7c:	f001 fd7e 	bl	800867c <_calloc_r>
 8006b80:	b160      	cbz	r0, 8006b9c <_Balloc+0x64>
 8006b82:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006b86:	e00e      	b.n	8006ba6 <_Balloc+0x6e>
 8006b88:	2221      	movs	r2, #33	@ 0x21
 8006b8a:	2104      	movs	r1, #4
 8006b8c:	4620      	mov	r0, r4
 8006b8e:	f001 fd75 	bl	800867c <_calloc_r>
 8006b92:	69e3      	ldr	r3, [r4, #28]
 8006b94:	60f0      	str	r0, [r6, #12]
 8006b96:	68db      	ldr	r3, [r3, #12]
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d1e4      	bne.n	8006b66 <_Balloc+0x2e>
 8006b9c:	2000      	movs	r0, #0
 8006b9e:	bd70      	pop	{r4, r5, r6, pc}
 8006ba0:	6802      	ldr	r2, [r0, #0]
 8006ba2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006ba6:	2300      	movs	r3, #0
 8006ba8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006bac:	e7f7      	b.n	8006b9e <_Balloc+0x66>
 8006bae:	bf00      	nop
 8006bb0:	080097c6 	.word	0x080097c6
 8006bb4:	08009846 	.word	0x08009846

08006bb8 <_Bfree>:
 8006bb8:	b570      	push	{r4, r5, r6, lr}
 8006bba:	69c6      	ldr	r6, [r0, #28]
 8006bbc:	4605      	mov	r5, r0
 8006bbe:	460c      	mov	r4, r1
 8006bc0:	b976      	cbnz	r6, 8006be0 <_Bfree+0x28>
 8006bc2:	2010      	movs	r0, #16
 8006bc4:	f7ff ff02 	bl	80069cc <malloc>
 8006bc8:	4602      	mov	r2, r0
 8006bca:	61e8      	str	r0, [r5, #28]
 8006bcc:	b920      	cbnz	r0, 8006bd8 <_Bfree+0x20>
 8006bce:	4b09      	ldr	r3, [pc, #36]	@ (8006bf4 <_Bfree+0x3c>)
 8006bd0:	4809      	ldr	r0, [pc, #36]	@ (8006bf8 <_Bfree+0x40>)
 8006bd2:	218f      	movs	r1, #143	@ 0x8f
 8006bd4:	f001 fd34 	bl	8008640 <__assert_func>
 8006bd8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006bdc:	6006      	str	r6, [r0, #0]
 8006bde:	60c6      	str	r6, [r0, #12]
 8006be0:	b13c      	cbz	r4, 8006bf2 <_Bfree+0x3a>
 8006be2:	69eb      	ldr	r3, [r5, #28]
 8006be4:	6862      	ldr	r2, [r4, #4]
 8006be6:	68db      	ldr	r3, [r3, #12]
 8006be8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006bec:	6021      	str	r1, [r4, #0]
 8006bee:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006bf2:	bd70      	pop	{r4, r5, r6, pc}
 8006bf4:	080097c6 	.word	0x080097c6
 8006bf8:	08009846 	.word	0x08009846

08006bfc <__multadd>:
 8006bfc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006c00:	690d      	ldr	r5, [r1, #16]
 8006c02:	4607      	mov	r7, r0
 8006c04:	460c      	mov	r4, r1
 8006c06:	461e      	mov	r6, r3
 8006c08:	f101 0c14 	add.w	ip, r1, #20
 8006c0c:	2000      	movs	r0, #0
 8006c0e:	f8dc 3000 	ldr.w	r3, [ip]
 8006c12:	b299      	uxth	r1, r3
 8006c14:	fb02 6101 	mla	r1, r2, r1, r6
 8006c18:	0c1e      	lsrs	r6, r3, #16
 8006c1a:	0c0b      	lsrs	r3, r1, #16
 8006c1c:	fb02 3306 	mla	r3, r2, r6, r3
 8006c20:	b289      	uxth	r1, r1
 8006c22:	3001      	adds	r0, #1
 8006c24:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006c28:	4285      	cmp	r5, r0
 8006c2a:	f84c 1b04 	str.w	r1, [ip], #4
 8006c2e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006c32:	dcec      	bgt.n	8006c0e <__multadd+0x12>
 8006c34:	b30e      	cbz	r6, 8006c7a <__multadd+0x7e>
 8006c36:	68a3      	ldr	r3, [r4, #8]
 8006c38:	42ab      	cmp	r3, r5
 8006c3a:	dc19      	bgt.n	8006c70 <__multadd+0x74>
 8006c3c:	6861      	ldr	r1, [r4, #4]
 8006c3e:	4638      	mov	r0, r7
 8006c40:	3101      	adds	r1, #1
 8006c42:	f7ff ff79 	bl	8006b38 <_Balloc>
 8006c46:	4680      	mov	r8, r0
 8006c48:	b928      	cbnz	r0, 8006c56 <__multadd+0x5a>
 8006c4a:	4602      	mov	r2, r0
 8006c4c:	4b0c      	ldr	r3, [pc, #48]	@ (8006c80 <__multadd+0x84>)
 8006c4e:	480d      	ldr	r0, [pc, #52]	@ (8006c84 <__multadd+0x88>)
 8006c50:	21ba      	movs	r1, #186	@ 0xba
 8006c52:	f001 fcf5 	bl	8008640 <__assert_func>
 8006c56:	6922      	ldr	r2, [r4, #16]
 8006c58:	3202      	adds	r2, #2
 8006c5a:	f104 010c 	add.w	r1, r4, #12
 8006c5e:	0092      	lsls	r2, r2, #2
 8006c60:	300c      	adds	r0, #12
 8006c62:	f001 fcd7 	bl	8008614 <memcpy>
 8006c66:	4621      	mov	r1, r4
 8006c68:	4638      	mov	r0, r7
 8006c6a:	f7ff ffa5 	bl	8006bb8 <_Bfree>
 8006c6e:	4644      	mov	r4, r8
 8006c70:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006c74:	3501      	adds	r5, #1
 8006c76:	615e      	str	r6, [r3, #20]
 8006c78:	6125      	str	r5, [r4, #16]
 8006c7a:	4620      	mov	r0, r4
 8006c7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006c80:	08009835 	.word	0x08009835
 8006c84:	08009846 	.word	0x08009846

08006c88 <__s2b>:
 8006c88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006c8c:	460c      	mov	r4, r1
 8006c8e:	4615      	mov	r5, r2
 8006c90:	461f      	mov	r7, r3
 8006c92:	2209      	movs	r2, #9
 8006c94:	3308      	adds	r3, #8
 8006c96:	4606      	mov	r6, r0
 8006c98:	fb93 f3f2 	sdiv	r3, r3, r2
 8006c9c:	2100      	movs	r1, #0
 8006c9e:	2201      	movs	r2, #1
 8006ca0:	429a      	cmp	r2, r3
 8006ca2:	db09      	blt.n	8006cb8 <__s2b+0x30>
 8006ca4:	4630      	mov	r0, r6
 8006ca6:	f7ff ff47 	bl	8006b38 <_Balloc>
 8006caa:	b940      	cbnz	r0, 8006cbe <__s2b+0x36>
 8006cac:	4602      	mov	r2, r0
 8006cae:	4b19      	ldr	r3, [pc, #100]	@ (8006d14 <__s2b+0x8c>)
 8006cb0:	4819      	ldr	r0, [pc, #100]	@ (8006d18 <__s2b+0x90>)
 8006cb2:	21d3      	movs	r1, #211	@ 0xd3
 8006cb4:	f001 fcc4 	bl	8008640 <__assert_func>
 8006cb8:	0052      	lsls	r2, r2, #1
 8006cba:	3101      	adds	r1, #1
 8006cbc:	e7f0      	b.n	8006ca0 <__s2b+0x18>
 8006cbe:	9b08      	ldr	r3, [sp, #32]
 8006cc0:	6143      	str	r3, [r0, #20]
 8006cc2:	2d09      	cmp	r5, #9
 8006cc4:	f04f 0301 	mov.w	r3, #1
 8006cc8:	6103      	str	r3, [r0, #16]
 8006cca:	dd16      	ble.n	8006cfa <__s2b+0x72>
 8006ccc:	f104 0909 	add.w	r9, r4, #9
 8006cd0:	46c8      	mov	r8, r9
 8006cd2:	442c      	add	r4, r5
 8006cd4:	f818 3b01 	ldrb.w	r3, [r8], #1
 8006cd8:	4601      	mov	r1, r0
 8006cda:	3b30      	subs	r3, #48	@ 0x30
 8006cdc:	220a      	movs	r2, #10
 8006cde:	4630      	mov	r0, r6
 8006ce0:	f7ff ff8c 	bl	8006bfc <__multadd>
 8006ce4:	45a0      	cmp	r8, r4
 8006ce6:	d1f5      	bne.n	8006cd4 <__s2b+0x4c>
 8006ce8:	f1a5 0408 	sub.w	r4, r5, #8
 8006cec:	444c      	add	r4, r9
 8006cee:	1b2d      	subs	r5, r5, r4
 8006cf0:	1963      	adds	r3, r4, r5
 8006cf2:	42bb      	cmp	r3, r7
 8006cf4:	db04      	blt.n	8006d00 <__s2b+0x78>
 8006cf6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006cfa:	340a      	adds	r4, #10
 8006cfc:	2509      	movs	r5, #9
 8006cfe:	e7f6      	b.n	8006cee <__s2b+0x66>
 8006d00:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006d04:	4601      	mov	r1, r0
 8006d06:	3b30      	subs	r3, #48	@ 0x30
 8006d08:	220a      	movs	r2, #10
 8006d0a:	4630      	mov	r0, r6
 8006d0c:	f7ff ff76 	bl	8006bfc <__multadd>
 8006d10:	e7ee      	b.n	8006cf0 <__s2b+0x68>
 8006d12:	bf00      	nop
 8006d14:	08009835 	.word	0x08009835
 8006d18:	08009846 	.word	0x08009846

08006d1c <__hi0bits>:
 8006d1c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8006d20:	4603      	mov	r3, r0
 8006d22:	bf36      	itet	cc
 8006d24:	0403      	lslcc	r3, r0, #16
 8006d26:	2000      	movcs	r0, #0
 8006d28:	2010      	movcc	r0, #16
 8006d2a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006d2e:	bf3c      	itt	cc
 8006d30:	021b      	lslcc	r3, r3, #8
 8006d32:	3008      	addcc	r0, #8
 8006d34:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006d38:	bf3c      	itt	cc
 8006d3a:	011b      	lslcc	r3, r3, #4
 8006d3c:	3004      	addcc	r0, #4
 8006d3e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006d42:	bf3c      	itt	cc
 8006d44:	009b      	lslcc	r3, r3, #2
 8006d46:	3002      	addcc	r0, #2
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	db05      	blt.n	8006d58 <__hi0bits+0x3c>
 8006d4c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006d50:	f100 0001 	add.w	r0, r0, #1
 8006d54:	bf08      	it	eq
 8006d56:	2020      	moveq	r0, #32
 8006d58:	4770      	bx	lr

08006d5a <__lo0bits>:
 8006d5a:	6803      	ldr	r3, [r0, #0]
 8006d5c:	4602      	mov	r2, r0
 8006d5e:	f013 0007 	ands.w	r0, r3, #7
 8006d62:	d00b      	beq.n	8006d7c <__lo0bits+0x22>
 8006d64:	07d9      	lsls	r1, r3, #31
 8006d66:	d421      	bmi.n	8006dac <__lo0bits+0x52>
 8006d68:	0798      	lsls	r0, r3, #30
 8006d6a:	bf49      	itett	mi
 8006d6c:	085b      	lsrmi	r3, r3, #1
 8006d6e:	089b      	lsrpl	r3, r3, #2
 8006d70:	2001      	movmi	r0, #1
 8006d72:	6013      	strmi	r3, [r2, #0]
 8006d74:	bf5c      	itt	pl
 8006d76:	6013      	strpl	r3, [r2, #0]
 8006d78:	2002      	movpl	r0, #2
 8006d7a:	4770      	bx	lr
 8006d7c:	b299      	uxth	r1, r3
 8006d7e:	b909      	cbnz	r1, 8006d84 <__lo0bits+0x2a>
 8006d80:	0c1b      	lsrs	r3, r3, #16
 8006d82:	2010      	movs	r0, #16
 8006d84:	b2d9      	uxtb	r1, r3
 8006d86:	b909      	cbnz	r1, 8006d8c <__lo0bits+0x32>
 8006d88:	3008      	adds	r0, #8
 8006d8a:	0a1b      	lsrs	r3, r3, #8
 8006d8c:	0719      	lsls	r1, r3, #28
 8006d8e:	bf04      	itt	eq
 8006d90:	091b      	lsreq	r3, r3, #4
 8006d92:	3004      	addeq	r0, #4
 8006d94:	0799      	lsls	r1, r3, #30
 8006d96:	bf04      	itt	eq
 8006d98:	089b      	lsreq	r3, r3, #2
 8006d9a:	3002      	addeq	r0, #2
 8006d9c:	07d9      	lsls	r1, r3, #31
 8006d9e:	d403      	bmi.n	8006da8 <__lo0bits+0x4e>
 8006da0:	085b      	lsrs	r3, r3, #1
 8006da2:	f100 0001 	add.w	r0, r0, #1
 8006da6:	d003      	beq.n	8006db0 <__lo0bits+0x56>
 8006da8:	6013      	str	r3, [r2, #0]
 8006daa:	4770      	bx	lr
 8006dac:	2000      	movs	r0, #0
 8006dae:	4770      	bx	lr
 8006db0:	2020      	movs	r0, #32
 8006db2:	4770      	bx	lr

08006db4 <__i2b>:
 8006db4:	b510      	push	{r4, lr}
 8006db6:	460c      	mov	r4, r1
 8006db8:	2101      	movs	r1, #1
 8006dba:	f7ff febd 	bl	8006b38 <_Balloc>
 8006dbe:	4602      	mov	r2, r0
 8006dc0:	b928      	cbnz	r0, 8006dce <__i2b+0x1a>
 8006dc2:	4b05      	ldr	r3, [pc, #20]	@ (8006dd8 <__i2b+0x24>)
 8006dc4:	4805      	ldr	r0, [pc, #20]	@ (8006ddc <__i2b+0x28>)
 8006dc6:	f240 1145 	movw	r1, #325	@ 0x145
 8006dca:	f001 fc39 	bl	8008640 <__assert_func>
 8006dce:	2301      	movs	r3, #1
 8006dd0:	6144      	str	r4, [r0, #20]
 8006dd2:	6103      	str	r3, [r0, #16]
 8006dd4:	bd10      	pop	{r4, pc}
 8006dd6:	bf00      	nop
 8006dd8:	08009835 	.word	0x08009835
 8006ddc:	08009846 	.word	0x08009846

08006de0 <__multiply>:
 8006de0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006de4:	4617      	mov	r7, r2
 8006de6:	690a      	ldr	r2, [r1, #16]
 8006de8:	693b      	ldr	r3, [r7, #16]
 8006dea:	429a      	cmp	r2, r3
 8006dec:	bfa8      	it	ge
 8006dee:	463b      	movge	r3, r7
 8006df0:	4689      	mov	r9, r1
 8006df2:	bfa4      	itt	ge
 8006df4:	460f      	movge	r7, r1
 8006df6:	4699      	movge	r9, r3
 8006df8:	693d      	ldr	r5, [r7, #16]
 8006dfa:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006dfe:	68bb      	ldr	r3, [r7, #8]
 8006e00:	6879      	ldr	r1, [r7, #4]
 8006e02:	eb05 060a 	add.w	r6, r5, sl
 8006e06:	42b3      	cmp	r3, r6
 8006e08:	b085      	sub	sp, #20
 8006e0a:	bfb8      	it	lt
 8006e0c:	3101      	addlt	r1, #1
 8006e0e:	f7ff fe93 	bl	8006b38 <_Balloc>
 8006e12:	b930      	cbnz	r0, 8006e22 <__multiply+0x42>
 8006e14:	4602      	mov	r2, r0
 8006e16:	4b41      	ldr	r3, [pc, #260]	@ (8006f1c <__multiply+0x13c>)
 8006e18:	4841      	ldr	r0, [pc, #260]	@ (8006f20 <__multiply+0x140>)
 8006e1a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8006e1e:	f001 fc0f 	bl	8008640 <__assert_func>
 8006e22:	f100 0414 	add.w	r4, r0, #20
 8006e26:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8006e2a:	4623      	mov	r3, r4
 8006e2c:	2200      	movs	r2, #0
 8006e2e:	4573      	cmp	r3, lr
 8006e30:	d320      	bcc.n	8006e74 <__multiply+0x94>
 8006e32:	f107 0814 	add.w	r8, r7, #20
 8006e36:	f109 0114 	add.w	r1, r9, #20
 8006e3a:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8006e3e:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8006e42:	9302      	str	r3, [sp, #8]
 8006e44:	1beb      	subs	r3, r5, r7
 8006e46:	3b15      	subs	r3, #21
 8006e48:	f023 0303 	bic.w	r3, r3, #3
 8006e4c:	3304      	adds	r3, #4
 8006e4e:	3715      	adds	r7, #21
 8006e50:	42bd      	cmp	r5, r7
 8006e52:	bf38      	it	cc
 8006e54:	2304      	movcc	r3, #4
 8006e56:	9301      	str	r3, [sp, #4]
 8006e58:	9b02      	ldr	r3, [sp, #8]
 8006e5a:	9103      	str	r1, [sp, #12]
 8006e5c:	428b      	cmp	r3, r1
 8006e5e:	d80c      	bhi.n	8006e7a <__multiply+0x9a>
 8006e60:	2e00      	cmp	r6, #0
 8006e62:	dd03      	ble.n	8006e6c <__multiply+0x8c>
 8006e64:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	d055      	beq.n	8006f18 <__multiply+0x138>
 8006e6c:	6106      	str	r6, [r0, #16]
 8006e6e:	b005      	add	sp, #20
 8006e70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e74:	f843 2b04 	str.w	r2, [r3], #4
 8006e78:	e7d9      	b.n	8006e2e <__multiply+0x4e>
 8006e7a:	f8b1 a000 	ldrh.w	sl, [r1]
 8006e7e:	f1ba 0f00 	cmp.w	sl, #0
 8006e82:	d01f      	beq.n	8006ec4 <__multiply+0xe4>
 8006e84:	46c4      	mov	ip, r8
 8006e86:	46a1      	mov	r9, r4
 8006e88:	2700      	movs	r7, #0
 8006e8a:	f85c 2b04 	ldr.w	r2, [ip], #4
 8006e8e:	f8d9 3000 	ldr.w	r3, [r9]
 8006e92:	fa1f fb82 	uxth.w	fp, r2
 8006e96:	b29b      	uxth	r3, r3
 8006e98:	fb0a 330b 	mla	r3, sl, fp, r3
 8006e9c:	443b      	add	r3, r7
 8006e9e:	f8d9 7000 	ldr.w	r7, [r9]
 8006ea2:	0c12      	lsrs	r2, r2, #16
 8006ea4:	0c3f      	lsrs	r7, r7, #16
 8006ea6:	fb0a 7202 	mla	r2, sl, r2, r7
 8006eaa:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8006eae:	b29b      	uxth	r3, r3
 8006eb0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006eb4:	4565      	cmp	r5, ip
 8006eb6:	f849 3b04 	str.w	r3, [r9], #4
 8006eba:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8006ebe:	d8e4      	bhi.n	8006e8a <__multiply+0xaa>
 8006ec0:	9b01      	ldr	r3, [sp, #4]
 8006ec2:	50e7      	str	r7, [r4, r3]
 8006ec4:	9b03      	ldr	r3, [sp, #12]
 8006ec6:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8006eca:	3104      	adds	r1, #4
 8006ecc:	f1b9 0f00 	cmp.w	r9, #0
 8006ed0:	d020      	beq.n	8006f14 <__multiply+0x134>
 8006ed2:	6823      	ldr	r3, [r4, #0]
 8006ed4:	4647      	mov	r7, r8
 8006ed6:	46a4      	mov	ip, r4
 8006ed8:	f04f 0a00 	mov.w	sl, #0
 8006edc:	f8b7 b000 	ldrh.w	fp, [r7]
 8006ee0:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8006ee4:	fb09 220b 	mla	r2, r9, fp, r2
 8006ee8:	4452      	add	r2, sl
 8006eea:	b29b      	uxth	r3, r3
 8006eec:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006ef0:	f84c 3b04 	str.w	r3, [ip], #4
 8006ef4:	f857 3b04 	ldr.w	r3, [r7], #4
 8006ef8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006efc:	f8bc 3000 	ldrh.w	r3, [ip]
 8006f00:	fb09 330a 	mla	r3, r9, sl, r3
 8006f04:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8006f08:	42bd      	cmp	r5, r7
 8006f0a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006f0e:	d8e5      	bhi.n	8006edc <__multiply+0xfc>
 8006f10:	9a01      	ldr	r2, [sp, #4]
 8006f12:	50a3      	str	r3, [r4, r2]
 8006f14:	3404      	adds	r4, #4
 8006f16:	e79f      	b.n	8006e58 <__multiply+0x78>
 8006f18:	3e01      	subs	r6, #1
 8006f1a:	e7a1      	b.n	8006e60 <__multiply+0x80>
 8006f1c:	08009835 	.word	0x08009835
 8006f20:	08009846 	.word	0x08009846

08006f24 <__pow5mult>:
 8006f24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006f28:	4615      	mov	r5, r2
 8006f2a:	f012 0203 	ands.w	r2, r2, #3
 8006f2e:	4607      	mov	r7, r0
 8006f30:	460e      	mov	r6, r1
 8006f32:	d007      	beq.n	8006f44 <__pow5mult+0x20>
 8006f34:	4c25      	ldr	r4, [pc, #148]	@ (8006fcc <__pow5mult+0xa8>)
 8006f36:	3a01      	subs	r2, #1
 8006f38:	2300      	movs	r3, #0
 8006f3a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006f3e:	f7ff fe5d 	bl	8006bfc <__multadd>
 8006f42:	4606      	mov	r6, r0
 8006f44:	10ad      	asrs	r5, r5, #2
 8006f46:	d03d      	beq.n	8006fc4 <__pow5mult+0xa0>
 8006f48:	69fc      	ldr	r4, [r7, #28]
 8006f4a:	b97c      	cbnz	r4, 8006f6c <__pow5mult+0x48>
 8006f4c:	2010      	movs	r0, #16
 8006f4e:	f7ff fd3d 	bl	80069cc <malloc>
 8006f52:	4602      	mov	r2, r0
 8006f54:	61f8      	str	r0, [r7, #28]
 8006f56:	b928      	cbnz	r0, 8006f64 <__pow5mult+0x40>
 8006f58:	4b1d      	ldr	r3, [pc, #116]	@ (8006fd0 <__pow5mult+0xac>)
 8006f5a:	481e      	ldr	r0, [pc, #120]	@ (8006fd4 <__pow5mult+0xb0>)
 8006f5c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8006f60:	f001 fb6e 	bl	8008640 <__assert_func>
 8006f64:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006f68:	6004      	str	r4, [r0, #0]
 8006f6a:	60c4      	str	r4, [r0, #12]
 8006f6c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8006f70:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006f74:	b94c      	cbnz	r4, 8006f8a <__pow5mult+0x66>
 8006f76:	f240 2171 	movw	r1, #625	@ 0x271
 8006f7a:	4638      	mov	r0, r7
 8006f7c:	f7ff ff1a 	bl	8006db4 <__i2b>
 8006f80:	2300      	movs	r3, #0
 8006f82:	f8c8 0008 	str.w	r0, [r8, #8]
 8006f86:	4604      	mov	r4, r0
 8006f88:	6003      	str	r3, [r0, #0]
 8006f8a:	f04f 0900 	mov.w	r9, #0
 8006f8e:	07eb      	lsls	r3, r5, #31
 8006f90:	d50a      	bpl.n	8006fa8 <__pow5mult+0x84>
 8006f92:	4631      	mov	r1, r6
 8006f94:	4622      	mov	r2, r4
 8006f96:	4638      	mov	r0, r7
 8006f98:	f7ff ff22 	bl	8006de0 <__multiply>
 8006f9c:	4631      	mov	r1, r6
 8006f9e:	4680      	mov	r8, r0
 8006fa0:	4638      	mov	r0, r7
 8006fa2:	f7ff fe09 	bl	8006bb8 <_Bfree>
 8006fa6:	4646      	mov	r6, r8
 8006fa8:	106d      	asrs	r5, r5, #1
 8006faa:	d00b      	beq.n	8006fc4 <__pow5mult+0xa0>
 8006fac:	6820      	ldr	r0, [r4, #0]
 8006fae:	b938      	cbnz	r0, 8006fc0 <__pow5mult+0x9c>
 8006fb0:	4622      	mov	r2, r4
 8006fb2:	4621      	mov	r1, r4
 8006fb4:	4638      	mov	r0, r7
 8006fb6:	f7ff ff13 	bl	8006de0 <__multiply>
 8006fba:	6020      	str	r0, [r4, #0]
 8006fbc:	f8c0 9000 	str.w	r9, [r0]
 8006fc0:	4604      	mov	r4, r0
 8006fc2:	e7e4      	b.n	8006f8e <__pow5mult+0x6a>
 8006fc4:	4630      	mov	r0, r6
 8006fc6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006fca:	bf00      	nop
 8006fcc:	08009958 	.word	0x08009958
 8006fd0:	080097c6 	.word	0x080097c6
 8006fd4:	08009846 	.word	0x08009846

08006fd8 <__lshift>:
 8006fd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006fdc:	460c      	mov	r4, r1
 8006fde:	6849      	ldr	r1, [r1, #4]
 8006fe0:	6923      	ldr	r3, [r4, #16]
 8006fe2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006fe6:	68a3      	ldr	r3, [r4, #8]
 8006fe8:	4607      	mov	r7, r0
 8006fea:	4691      	mov	r9, r2
 8006fec:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006ff0:	f108 0601 	add.w	r6, r8, #1
 8006ff4:	42b3      	cmp	r3, r6
 8006ff6:	db0b      	blt.n	8007010 <__lshift+0x38>
 8006ff8:	4638      	mov	r0, r7
 8006ffa:	f7ff fd9d 	bl	8006b38 <_Balloc>
 8006ffe:	4605      	mov	r5, r0
 8007000:	b948      	cbnz	r0, 8007016 <__lshift+0x3e>
 8007002:	4602      	mov	r2, r0
 8007004:	4b28      	ldr	r3, [pc, #160]	@ (80070a8 <__lshift+0xd0>)
 8007006:	4829      	ldr	r0, [pc, #164]	@ (80070ac <__lshift+0xd4>)
 8007008:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800700c:	f001 fb18 	bl	8008640 <__assert_func>
 8007010:	3101      	adds	r1, #1
 8007012:	005b      	lsls	r3, r3, #1
 8007014:	e7ee      	b.n	8006ff4 <__lshift+0x1c>
 8007016:	2300      	movs	r3, #0
 8007018:	f100 0114 	add.w	r1, r0, #20
 800701c:	f100 0210 	add.w	r2, r0, #16
 8007020:	4618      	mov	r0, r3
 8007022:	4553      	cmp	r3, sl
 8007024:	db33      	blt.n	800708e <__lshift+0xb6>
 8007026:	6920      	ldr	r0, [r4, #16]
 8007028:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800702c:	f104 0314 	add.w	r3, r4, #20
 8007030:	f019 091f 	ands.w	r9, r9, #31
 8007034:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007038:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800703c:	d02b      	beq.n	8007096 <__lshift+0xbe>
 800703e:	f1c9 0e20 	rsb	lr, r9, #32
 8007042:	468a      	mov	sl, r1
 8007044:	2200      	movs	r2, #0
 8007046:	6818      	ldr	r0, [r3, #0]
 8007048:	fa00 f009 	lsl.w	r0, r0, r9
 800704c:	4310      	orrs	r0, r2
 800704e:	f84a 0b04 	str.w	r0, [sl], #4
 8007052:	f853 2b04 	ldr.w	r2, [r3], #4
 8007056:	459c      	cmp	ip, r3
 8007058:	fa22 f20e 	lsr.w	r2, r2, lr
 800705c:	d8f3      	bhi.n	8007046 <__lshift+0x6e>
 800705e:	ebac 0304 	sub.w	r3, ip, r4
 8007062:	3b15      	subs	r3, #21
 8007064:	f023 0303 	bic.w	r3, r3, #3
 8007068:	3304      	adds	r3, #4
 800706a:	f104 0015 	add.w	r0, r4, #21
 800706e:	4560      	cmp	r0, ip
 8007070:	bf88      	it	hi
 8007072:	2304      	movhi	r3, #4
 8007074:	50ca      	str	r2, [r1, r3]
 8007076:	b10a      	cbz	r2, 800707c <__lshift+0xa4>
 8007078:	f108 0602 	add.w	r6, r8, #2
 800707c:	3e01      	subs	r6, #1
 800707e:	4638      	mov	r0, r7
 8007080:	612e      	str	r6, [r5, #16]
 8007082:	4621      	mov	r1, r4
 8007084:	f7ff fd98 	bl	8006bb8 <_Bfree>
 8007088:	4628      	mov	r0, r5
 800708a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800708e:	f842 0f04 	str.w	r0, [r2, #4]!
 8007092:	3301      	adds	r3, #1
 8007094:	e7c5      	b.n	8007022 <__lshift+0x4a>
 8007096:	3904      	subs	r1, #4
 8007098:	f853 2b04 	ldr.w	r2, [r3], #4
 800709c:	f841 2f04 	str.w	r2, [r1, #4]!
 80070a0:	459c      	cmp	ip, r3
 80070a2:	d8f9      	bhi.n	8007098 <__lshift+0xc0>
 80070a4:	e7ea      	b.n	800707c <__lshift+0xa4>
 80070a6:	bf00      	nop
 80070a8:	08009835 	.word	0x08009835
 80070ac:	08009846 	.word	0x08009846

080070b0 <__mcmp>:
 80070b0:	690a      	ldr	r2, [r1, #16]
 80070b2:	4603      	mov	r3, r0
 80070b4:	6900      	ldr	r0, [r0, #16]
 80070b6:	1a80      	subs	r0, r0, r2
 80070b8:	b530      	push	{r4, r5, lr}
 80070ba:	d10e      	bne.n	80070da <__mcmp+0x2a>
 80070bc:	3314      	adds	r3, #20
 80070be:	3114      	adds	r1, #20
 80070c0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80070c4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80070c8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80070cc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80070d0:	4295      	cmp	r5, r2
 80070d2:	d003      	beq.n	80070dc <__mcmp+0x2c>
 80070d4:	d205      	bcs.n	80070e2 <__mcmp+0x32>
 80070d6:	f04f 30ff 	mov.w	r0, #4294967295
 80070da:	bd30      	pop	{r4, r5, pc}
 80070dc:	42a3      	cmp	r3, r4
 80070de:	d3f3      	bcc.n	80070c8 <__mcmp+0x18>
 80070e0:	e7fb      	b.n	80070da <__mcmp+0x2a>
 80070e2:	2001      	movs	r0, #1
 80070e4:	e7f9      	b.n	80070da <__mcmp+0x2a>
	...

080070e8 <__mdiff>:
 80070e8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070ec:	4689      	mov	r9, r1
 80070ee:	4606      	mov	r6, r0
 80070f0:	4611      	mov	r1, r2
 80070f2:	4648      	mov	r0, r9
 80070f4:	4614      	mov	r4, r2
 80070f6:	f7ff ffdb 	bl	80070b0 <__mcmp>
 80070fa:	1e05      	subs	r5, r0, #0
 80070fc:	d112      	bne.n	8007124 <__mdiff+0x3c>
 80070fe:	4629      	mov	r1, r5
 8007100:	4630      	mov	r0, r6
 8007102:	f7ff fd19 	bl	8006b38 <_Balloc>
 8007106:	4602      	mov	r2, r0
 8007108:	b928      	cbnz	r0, 8007116 <__mdiff+0x2e>
 800710a:	4b3f      	ldr	r3, [pc, #252]	@ (8007208 <__mdiff+0x120>)
 800710c:	f240 2137 	movw	r1, #567	@ 0x237
 8007110:	483e      	ldr	r0, [pc, #248]	@ (800720c <__mdiff+0x124>)
 8007112:	f001 fa95 	bl	8008640 <__assert_func>
 8007116:	2301      	movs	r3, #1
 8007118:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800711c:	4610      	mov	r0, r2
 800711e:	b003      	add	sp, #12
 8007120:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007124:	bfbc      	itt	lt
 8007126:	464b      	movlt	r3, r9
 8007128:	46a1      	movlt	r9, r4
 800712a:	4630      	mov	r0, r6
 800712c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007130:	bfba      	itte	lt
 8007132:	461c      	movlt	r4, r3
 8007134:	2501      	movlt	r5, #1
 8007136:	2500      	movge	r5, #0
 8007138:	f7ff fcfe 	bl	8006b38 <_Balloc>
 800713c:	4602      	mov	r2, r0
 800713e:	b918      	cbnz	r0, 8007148 <__mdiff+0x60>
 8007140:	4b31      	ldr	r3, [pc, #196]	@ (8007208 <__mdiff+0x120>)
 8007142:	f240 2145 	movw	r1, #581	@ 0x245
 8007146:	e7e3      	b.n	8007110 <__mdiff+0x28>
 8007148:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800714c:	6926      	ldr	r6, [r4, #16]
 800714e:	60c5      	str	r5, [r0, #12]
 8007150:	f109 0310 	add.w	r3, r9, #16
 8007154:	f109 0514 	add.w	r5, r9, #20
 8007158:	f104 0e14 	add.w	lr, r4, #20
 800715c:	f100 0b14 	add.w	fp, r0, #20
 8007160:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007164:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007168:	9301      	str	r3, [sp, #4]
 800716a:	46d9      	mov	r9, fp
 800716c:	f04f 0c00 	mov.w	ip, #0
 8007170:	9b01      	ldr	r3, [sp, #4]
 8007172:	f85e 0b04 	ldr.w	r0, [lr], #4
 8007176:	f853 af04 	ldr.w	sl, [r3, #4]!
 800717a:	9301      	str	r3, [sp, #4]
 800717c:	fa1f f38a 	uxth.w	r3, sl
 8007180:	4619      	mov	r1, r3
 8007182:	b283      	uxth	r3, r0
 8007184:	1acb      	subs	r3, r1, r3
 8007186:	0c00      	lsrs	r0, r0, #16
 8007188:	4463      	add	r3, ip
 800718a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800718e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007192:	b29b      	uxth	r3, r3
 8007194:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007198:	4576      	cmp	r6, lr
 800719a:	f849 3b04 	str.w	r3, [r9], #4
 800719e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80071a2:	d8e5      	bhi.n	8007170 <__mdiff+0x88>
 80071a4:	1b33      	subs	r3, r6, r4
 80071a6:	3b15      	subs	r3, #21
 80071a8:	f023 0303 	bic.w	r3, r3, #3
 80071ac:	3415      	adds	r4, #21
 80071ae:	3304      	adds	r3, #4
 80071b0:	42a6      	cmp	r6, r4
 80071b2:	bf38      	it	cc
 80071b4:	2304      	movcc	r3, #4
 80071b6:	441d      	add	r5, r3
 80071b8:	445b      	add	r3, fp
 80071ba:	461e      	mov	r6, r3
 80071bc:	462c      	mov	r4, r5
 80071be:	4544      	cmp	r4, r8
 80071c0:	d30e      	bcc.n	80071e0 <__mdiff+0xf8>
 80071c2:	f108 0103 	add.w	r1, r8, #3
 80071c6:	1b49      	subs	r1, r1, r5
 80071c8:	f021 0103 	bic.w	r1, r1, #3
 80071cc:	3d03      	subs	r5, #3
 80071ce:	45a8      	cmp	r8, r5
 80071d0:	bf38      	it	cc
 80071d2:	2100      	movcc	r1, #0
 80071d4:	440b      	add	r3, r1
 80071d6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80071da:	b191      	cbz	r1, 8007202 <__mdiff+0x11a>
 80071dc:	6117      	str	r7, [r2, #16]
 80071de:	e79d      	b.n	800711c <__mdiff+0x34>
 80071e0:	f854 1b04 	ldr.w	r1, [r4], #4
 80071e4:	46e6      	mov	lr, ip
 80071e6:	0c08      	lsrs	r0, r1, #16
 80071e8:	fa1c fc81 	uxtah	ip, ip, r1
 80071ec:	4471      	add	r1, lr
 80071ee:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80071f2:	b289      	uxth	r1, r1
 80071f4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80071f8:	f846 1b04 	str.w	r1, [r6], #4
 80071fc:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007200:	e7dd      	b.n	80071be <__mdiff+0xd6>
 8007202:	3f01      	subs	r7, #1
 8007204:	e7e7      	b.n	80071d6 <__mdiff+0xee>
 8007206:	bf00      	nop
 8007208:	08009835 	.word	0x08009835
 800720c:	08009846 	.word	0x08009846

08007210 <__ulp>:
 8007210:	b082      	sub	sp, #8
 8007212:	ed8d 0b00 	vstr	d0, [sp]
 8007216:	9a01      	ldr	r2, [sp, #4]
 8007218:	4b0f      	ldr	r3, [pc, #60]	@ (8007258 <__ulp+0x48>)
 800721a:	4013      	ands	r3, r2
 800721c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8007220:	2b00      	cmp	r3, #0
 8007222:	dc08      	bgt.n	8007236 <__ulp+0x26>
 8007224:	425b      	negs	r3, r3
 8007226:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800722a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800722e:	da04      	bge.n	800723a <__ulp+0x2a>
 8007230:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8007234:	4113      	asrs	r3, r2
 8007236:	2200      	movs	r2, #0
 8007238:	e008      	b.n	800724c <__ulp+0x3c>
 800723a:	f1a2 0314 	sub.w	r3, r2, #20
 800723e:	2b1e      	cmp	r3, #30
 8007240:	bfda      	itte	le
 8007242:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8007246:	40da      	lsrle	r2, r3
 8007248:	2201      	movgt	r2, #1
 800724a:	2300      	movs	r3, #0
 800724c:	4619      	mov	r1, r3
 800724e:	4610      	mov	r0, r2
 8007250:	ec41 0b10 	vmov	d0, r0, r1
 8007254:	b002      	add	sp, #8
 8007256:	4770      	bx	lr
 8007258:	7ff00000 	.word	0x7ff00000

0800725c <__b2d>:
 800725c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007260:	6906      	ldr	r6, [r0, #16]
 8007262:	f100 0814 	add.w	r8, r0, #20
 8007266:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800726a:	1f37      	subs	r7, r6, #4
 800726c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8007270:	4610      	mov	r0, r2
 8007272:	f7ff fd53 	bl	8006d1c <__hi0bits>
 8007276:	f1c0 0320 	rsb	r3, r0, #32
 800727a:	280a      	cmp	r0, #10
 800727c:	600b      	str	r3, [r1, #0]
 800727e:	491b      	ldr	r1, [pc, #108]	@ (80072ec <__b2d+0x90>)
 8007280:	dc15      	bgt.n	80072ae <__b2d+0x52>
 8007282:	f1c0 0c0b 	rsb	ip, r0, #11
 8007286:	fa22 f30c 	lsr.w	r3, r2, ip
 800728a:	45b8      	cmp	r8, r7
 800728c:	ea43 0501 	orr.w	r5, r3, r1
 8007290:	bf34      	ite	cc
 8007292:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8007296:	2300      	movcs	r3, #0
 8007298:	3015      	adds	r0, #21
 800729a:	fa02 f000 	lsl.w	r0, r2, r0
 800729e:	fa23 f30c 	lsr.w	r3, r3, ip
 80072a2:	4303      	orrs	r3, r0
 80072a4:	461c      	mov	r4, r3
 80072a6:	ec45 4b10 	vmov	d0, r4, r5
 80072aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80072ae:	45b8      	cmp	r8, r7
 80072b0:	bf3a      	itte	cc
 80072b2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80072b6:	f1a6 0708 	subcc.w	r7, r6, #8
 80072ba:	2300      	movcs	r3, #0
 80072bc:	380b      	subs	r0, #11
 80072be:	d012      	beq.n	80072e6 <__b2d+0x8a>
 80072c0:	f1c0 0120 	rsb	r1, r0, #32
 80072c4:	fa23 f401 	lsr.w	r4, r3, r1
 80072c8:	4082      	lsls	r2, r0
 80072ca:	4322      	orrs	r2, r4
 80072cc:	4547      	cmp	r7, r8
 80072ce:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 80072d2:	bf8c      	ite	hi
 80072d4:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 80072d8:	2200      	movls	r2, #0
 80072da:	4083      	lsls	r3, r0
 80072dc:	40ca      	lsrs	r2, r1
 80072de:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 80072e2:	4313      	orrs	r3, r2
 80072e4:	e7de      	b.n	80072a4 <__b2d+0x48>
 80072e6:	ea42 0501 	orr.w	r5, r2, r1
 80072ea:	e7db      	b.n	80072a4 <__b2d+0x48>
 80072ec:	3ff00000 	.word	0x3ff00000

080072f0 <__d2b>:
 80072f0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80072f4:	460f      	mov	r7, r1
 80072f6:	2101      	movs	r1, #1
 80072f8:	ec59 8b10 	vmov	r8, r9, d0
 80072fc:	4616      	mov	r6, r2
 80072fe:	f7ff fc1b 	bl	8006b38 <_Balloc>
 8007302:	4604      	mov	r4, r0
 8007304:	b930      	cbnz	r0, 8007314 <__d2b+0x24>
 8007306:	4602      	mov	r2, r0
 8007308:	4b23      	ldr	r3, [pc, #140]	@ (8007398 <__d2b+0xa8>)
 800730a:	4824      	ldr	r0, [pc, #144]	@ (800739c <__d2b+0xac>)
 800730c:	f240 310f 	movw	r1, #783	@ 0x30f
 8007310:	f001 f996 	bl	8008640 <__assert_func>
 8007314:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007318:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800731c:	b10d      	cbz	r5, 8007322 <__d2b+0x32>
 800731e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007322:	9301      	str	r3, [sp, #4]
 8007324:	f1b8 0300 	subs.w	r3, r8, #0
 8007328:	d023      	beq.n	8007372 <__d2b+0x82>
 800732a:	4668      	mov	r0, sp
 800732c:	9300      	str	r3, [sp, #0]
 800732e:	f7ff fd14 	bl	8006d5a <__lo0bits>
 8007332:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007336:	b1d0      	cbz	r0, 800736e <__d2b+0x7e>
 8007338:	f1c0 0320 	rsb	r3, r0, #32
 800733c:	fa02 f303 	lsl.w	r3, r2, r3
 8007340:	430b      	orrs	r3, r1
 8007342:	40c2      	lsrs	r2, r0
 8007344:	6163      	str	r3, [r4, #20]
 8007346:	9201      	str	r2, [sp, #4]
 8007348:	9b01      	ldr	r3, [sp, #4]
 800734a:	61a3      	str	r3, [r4, #24]
 800734c:	2b00      	cmp	r3, #0
 800734e:	bf0c      	ite	eq
 8007350:	2201      	moveq	r2, #1
 8007352:	2202      	movne	r2, #2
 8007354:	6122      	str	r2, [r4, #16]
 8007356:	b1a5      	cbz	r5, 8007382 <__d2b+0x92>
 8007358:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800735c:	4405      	add	r5, r0
 800735e:	603d      	str	r5, [r7, #0]
 8007360:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007364:	6030      	str	r0, [r6, #0]
 8007366:	4620      	mov	r0, r4
 8007368:	b003      	add	sp, #12
 800736a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800736e:	6161      	str	r1, [r4, #20]
 8007370:	e7ea      	b.n	8007348 <__d2b+0x58>
 8007372:	a801      	add	r0, sp, #4
 8007374:	f7ff fcf1 	bl	8006d5a <__lo0bits>
 8007378:	9b01      	ldr	r3, [sp, #4]
 800737a:	6163      	str	r3, [r4, #20]
 800737c:	3020      	adds	r0, #32
 800737e:	2201      	movs	r2, #1
 8007380:	e7e8      	b.n	8007354 <__d2b+0x64>
 8007382:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007386:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800738a:	6038      	str	r0, [r7, #0]
 800738c:	6918      	ldr	r0, [r3, #16]
 800738e:	f7ff fcc5 	bl	8006d1c <__hi0bits>
 8007392:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007396:	e7e5      	b.n	8007364 <__d2b+0x74>
 8007398:	08009835 	.word	0x08009835
 800739c:	08009846 	.word	0x08009846

080073a0 <__ratio>:
 80073a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073a4:	b085      	sub	sp, #20
 80073a6:	e9cd 1000 	strd	r1, r0, [sp]
 80073aa:	a902      	add	r1, sp, #8
 80073ac:	f7ff ff56 	bl	800725c <__b2d>
 80073b0:	9800      	ldr	r0, [sp, #0]
 80073b2:	a903      	add	r1, sp, #12
 80073b4:	ec55 4b10 	vmov	r4, r5, d0
 80073b8:	f7ff ff50 	bl	800725c <__b2d>
 80073bc:	9b01      	ldr	r3, [sp, #4]
 80073be:	6919      	ldr	r1, [r3, #16]
 80073c0:	9b00      	ldr	r3, [sp, #0]
 80073c2:	691b      	ldr	r3, [r3, #16]
 80073c4:	1ac9      	subs	r1, r1, r3
 80073c6:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 80073ca:	1a9b      	subs	r3, r3, r2
 80073cc:	ec5b ab10 	vmov	sl, fp, d0
 80073d0:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	bfce      	itee	gt
 80073d8:	462a      	movgt	r2, r5
 80073da:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80073de:	465a      	movle	r2, fp
 80073e0:	462f      	mov	r7, r5
 80073e2:	46d9      	mov	r9, fp
 80073e4:	bfcc      	ite	gt
 80073e6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80073ea:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 80073ee:	464b      	mov	r3, r9
 80073f0:	4652      	mov	r2, sl
 80073f2:	4620      	mov	r0, r4
 80073f4:	4639      	mov	r1, r7
 80073f6:	f7f9 fa29 	bl	800084c <__aeabi_ddiv>
 80073fa:	ec41 0b10 	vmov	d0, r0, r1
 80073fe:	b005      	add	sp, #20
 8007400:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007404 <__copybits>:
 8007404:	3901      	subs	r1, #1
 8007406:	b570      	push	{r4, r5, r6, lr}
 8007408:	1149      	asrs	r1, r1, #5
 800740a:	6914      	ldr	r4, [r2, #16]
 800740c:	3101      	adds	r1, #1
 800740e:	f102 0314 	add.w	r3, r2, #20
 8007412:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8007416:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800741a:	1f05      	subs	r5, r0, #4
 800741c:	42a3      	cmp	r3, r4
 800741e:	d30c      	bcc.n	800743a <__copybits+0x36>
 8007420:	1aa3      	subs	r3, r4, r2
 8007422:	3b11      	subs	r3, #17
 8007424:	f023 0303 	bic.w	r3, r3, #3
 8007428:	3211      	adds	r2, #17
 800742a:	42a2      	cmp	r2, r4
 800742c:	bf88      	it	hi
 800742e:	2300      	movhi	r3, #0
 8007430:	4418      	add	r0, r3
 8007432:	2300      	movs	r3, #0
 8007434:	4288      	cmp	r0, r1
 8007436:	d305      	bcc.n	8007444 <__copybits+0x40>
 8007438:	bd70      	pop	{r4, r5, r6, pc}
 800743a:	f853 6b04 	ldr.w	r6, [r3], #4
 800743e:	f845 6f04 	str.w	r6, [r5, #4]!
 8007442:	e7eb      	b.n	800741c <__copybits+0x18>
 8007444:	f840 3b04 	str.w	r3, [r0], #4
 8007448:	e7f4      	b.n	8007434 <__copybits+0x30>

0800744a <__any_on>:
 800744a:	f100 0214 	add.w	r2, r0, #20
 800744e:	6900      	ldr	r0, [r0, #16]
 8007450:	114b      	asrs	r3, r1, #5
 8007452:	4298      	cmp	r0, r3
 8007454:	b510      	push	{r4, lr}
 8007456:	db11      	blt.n	800747c <__any_on+0x32>
 8007458:	dd0a      	ble.n	8007470 <__any_on+0x26>
 800745a:	f011 011f 	ands.w	r1, r1, #31
 800745e:	d007      	beq.n	8007470 <__any_on+0x26>
 8007460:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8007464:	fa24 f001 	lsr.w	r0, r4, r1
 8007468:	fa00 f101 	lsl.w	r1, r0, r1
 800746c:	428c      	cmp	r4, r1
 800746e:	d10b      	bne.n	8007488 <__any_on+0x3e>
 8007470:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007474:	4293      	cmp	r3, r2
 8007476:	d803      	bhi.n	8007480 <__any_on+0x36>
 8007478:	2000      	movs	r0, #0
 800747a:	bd10      	pop	{r4, pc}
 800747c:	4603      	mov	r3, r0
 800747e:	e7f7      	b.n	8007470 <__any_on+0x26>
 8007480:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007484:	2900      	cmp	r1, #0
 8007486:	d0f5      	beq.n	8007474 <__any_on+0x2a>
 8007488:	2001      	movs	r0, #1
 800748a:	e7f6      	b.n	800747a <__any_on+0x30>

0800748c <sulp>:
 800748c:	b570      	push	{r4, r5, r6, lr}
 800748e:	4604      	mov	r4, r0
 8007490:	460d      	mov	r5, r1
 8007492:	ec45 4b10 	vmov	d0, r4, r5
 8007496:	4616      	mov	r6, r2
 8007498:	f7ff feba 	bl	8007210 <__ulp>
 800749c:	ec51 0b10 	vmov	r0, r1, d0
 80074a0:	b17e      	cbz	r6, 80074c2 <sulp+0x36>
 80074a2:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80074a6:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	dd09      	ble.n	80074c2 <sulp+0x36>
 80074ae:	051b      	lsls	r3, r3, #20
 80074b0:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 80074b4:	2400      	movs	r4, #0
 80074b6:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 80074ba:	4622      	mov	r2, r4
 80074bc:	462b      	mov	r3, r5
 80074be:	f7f9 f89b 	bl	80005f8 <__aeabi_dmul>
 80074c2:	ec41 0b10 	vmov	d0, r0, r1
 80074c6:	bd70      	pop	{r4, r5, r6, pc}

080074c8 <_strtod_l>:
 80074c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80074cc:	b09f      	sub	sp, #124	@ 0x7c
 80074ce:	460c      	mov	r4, r1
 80074d0:	9217      	str	r2, [sp, #92]	@ 0x5c
 80074d2:	2200      	movs	r2, #0
 80074d4:	921a      	str	r2, [sp, #104]	@ 0x68
 80074d6:	9005      	str	r0, [sp, #20]
 80074d8:	f04f 0a00 	mov.w	sl, #0
 80074dc:	f04f 0b00 	mov.w	fp, #0
 80074e0:	460a      	mov	r2, r1
 80074e2:	9219      	str	r2, [sp, #100]	@ 0x64
 80074e4:	7811      	ldrb	r1, [r2, #0]
 80074e6:	292b      	cmp	r1, #43	@ 0x2b
 80074e8:	d04a      	beq.n	8007580 <_strtod_l+0xb8>
 80074ea:	d838      	bhi.n	800755e <_strtod_l+0x96>
 80074ec:	290d      	cmp	r1, #13
 80074ee:	d832      	bhi.n	8007556 <_strtod_l+0x8e>
 80074f0:	2908      	cmp	r1, #8
 80074f2:	d832      	bhi.n	800755a <_strtod_l+0x92>
 80074f4:	2900      	cmp	r1, #0
 80074f6:	d03b      	beq.n	8007570 <_strtod_l+0xa8>
 80074f8:	2200      	movs	r2, #0
 80074fa:	920e      	str	r2, [sp, #56]	@ 0x38
 80074fc:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 80074fe:	782a      	ldrb	r2, [r5, #0]
 8007500:	2a30      	cmp	r2, #48	@ 0x30
 8007502:	f040 80b2 	bne.w	800766a <_strtod_l+0x1a2>
 8007506:	786a      	ldrb	r2, [r5, #1]
 8007508:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800750c:	2a58      	cmp	r2, #88	@ 0x58
 800750e:	d16e      	bne.n	80075ee <_strtod_l+0x126>
 8007510:	9302      	str	r3, [sp, #8]
 8007512:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007514:	9301      	str	r3, [sp, #4]
 8007516:	ab1a      	add	r3, sp, #104	@ 0x68
 8007518:	9300      	str	r3, [sp, #0]
 800751a:	4a8f      	ldr	r2, [pc, #572]	@ (8007758 <_strtod_l+0x290>)
 800751c:	9805      	ldr	r0, [sp, #20]
 800751e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8007520:	a919      	add	r1, sp, #100	@ 0x64
 8007522:	f001 f927 	bl	8008774 <__gethex>
 8007526:	f010 060f 	ands.w	r6, r0, #15
 800752a:	4604      	mov	r4, r0
 800752c:	d005      	beq.n	800753a <_strtod_l+0x72>
 800752e:	2e06      	cmp	r6, #6
 8007530:	d128      	bne.n	8007584 <_strtod_l+0xbc>
 8007532:	3501      	adds	r5, #1
 8007534:	2300      	movs	r3, #0
 8007536:	9519      	str	r5, [sp, #100]	@ 0x64
 8007538:	930e      	str	r3, [sp, #56]	@ 0x38
 800753a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800753c:	2b00      	cmp	r3, #0
 800753e:	f040 858e 	bne.w	800805e <_strtod_l+0xb96>
 8007542:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007544:	b1cb      	cbz	r3, 800757a <_strtod_l+0xb2>
 8007546:	4652      	mov	r2, sl
 8007548:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800754c:	ec43 2b10 	vmov	d0, r2, r3
 8007550:	b01f      	add	sp, #124	@ 0x7c
 8007552:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007556:	2920      	cmp	r1, #32
 8007558:	d1ce      	bne.n	80074f8 <_strtod_l+0x30>
 800755a:	3201      	adds	r2, #1
 800755c:	e7c1      	b.n	80074e2 <_strtod_l+0x1a>
 800755e:	292d      	cmp	r1, #45	@ 0x2d
 8007560:	d1ca      	bne.n	80074f8 <_strtod_l+0x30>
 8007562:	2101      	movs	r1, #1
 8007564:	910e      	str	r1, [sp, #56]	@ 0x38
 8007566:	1c51      	adds	r1, r2, #1
 8007568:	9119      	str	r1, [sp, #100]	@ 0x64
 800756a:	7852      	ldrb	r2, [r2, #1]
 800756c:	2a00      	cmp	r2, #0
 800756e:	d1c5      	bne.n	80074fc <_strtod_l+0x34>
 8007570:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007572:	9419      	str	r4, [sp, #100]	@ 0x64
 8007574:	2b00      	cmp	r3, #0
 8007576:	f040 8570 	bne.w	800805a <_strtod_l+0xb92>
 800757a:	4652      	mov	r2, sl
 800757c:	465b      	mov	r3, fp
 800757e:	e7e5      	b.n	800754c <_strtod_l+0x84>
 8007580:	2100      	movs	r1, #0
 8007582:	e7ef      	b.n	8007564 <_strtod_l+0x9c>
 8007584:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8007586:	b13a      	cbz	r2, 8007598 <_strtod_l+0xd0>
 8007588:	2135      	movs	r1, #53	@ 0x35
 800758a:	a81c      	add	r0, sp, #112	@ 0x70
 800758c:	f7ff ff3a 	bl	8007404 <__copybits>
 8007590:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007592:	9805      	ldr	r0, [sp, #20]
 8007594:	f7ff fb10 	bl	8006bb8 <_Bfree>
 8007598:	3e01      	subs	r6, #1
 800759a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800759c:	2e04      	cmp	r6, #4
 800759e:	d806      	bhi.n	80075ae <_strtod_l+0xe6>
 80075a0:	e8df f006 	tbb	[pc, r6]
 80075a4:	201d0314 	.word	0x201d0314
 80075a8:	14          	.byte	0x14
 80075a9:	00          	.byte	0x00
 80075aa:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 80075ae:	05e1      	lsls	r1, r4, #23
 80075b0:	bf48      	it	mi
 80075b2:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 80075b6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80075ba:	0d1b      	lsrs	r3, r3, #20
 80075bc:	051b      	lsls	r3, r3, #20
 80075be:	2b00      	cmp	r3, #0
 80075c0:	d1bb      	bne.n	800753a <_strtod_l+0x72>
 80075c2:	f7fe fb2d 	bl	8005c20 <__errno>
 80075c6:	2322      	movs	r3, #34	@ 0x22
 80075c8:	6003      	str	r3, [r0, #0]
 80075ca:	e7b6      	b.n	800753a <_strtod_l+0x72>
 80075cc:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 80075d0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80075d4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80075d8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80075dc:	e7e7      	b.n	80075ae <_strtod_l+0xe6>
 80075de:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8007760 <_strtod_l+0x298>
 80075e2:	e7e4      	b.n	80075ae <_strtod_l+0xe6>
 80075e4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 80075e8:	f04f 3aff 	mov.w	sl, #4294967295
 80075ec:	e7df      	b.n	80075ae <_strtod_l+0xe6>
 80075ee:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80075f0:	1c5a      	adds	r2, r3, #1
 80075f2:	9219      	str	r2, [sp, #100]	@ 0x64
 80075f4:	785b      	ldrb	r3, [r3, #1]
 80075f6:	2b30      	cmp	r3, #48	@ 0x30
 80075f8:	d0f9      	beq.n	80075ee <_strtod_l+0x126>
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d09d      	beq.n	800753a <_strtod_l+0x72>
 80075fe:	2301      	movs	r3, #1
 8007600:	2700      	movs	r7, #0
 8007602:	9308      	str	r3, [sp, #32]
 8007604:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007606:	930c      	str	r3, [sp, #48]	@ 0x30
 8007608:	970b      	str	r7, [sp, #44]	@ 0x2c
 800760a:	46b9      	mov	r9, r7
 800760c:	220a      	movs	r2, #10
 800760e:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8007610:	7805      	ldrb	r5, [r0, #0]
 8007612:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8007616:	b2d9      	uxtb	r1, r3
 8007618:	2909      	cmp	r1, #9
 800761a:	d928      	bls.n	800766e <_strtod_l+0x1a6>
 800761c:	494f      	ldr	r1, [pc, #316]	@ (800775c <_strtod_l+0x294>)
 800761e:	2201      	movs	r2, #1
 8007620:	f000 ffd6 	bl	80085d0 <strncmp>
 8007624:	2800      	cmp	r0, #0
 8007626:	d032      	beq.n	800768e <_strtod_l+0x1c6>
 8007628:	2000      	movs	r0, #0
 800762a:	462a      	mov	r2, r5
 800762c:	900a      	str	r0, [sp, #40]	@ 0x28
 800762e:	464d      	mov	r5, r9
 8007630:	4603      	mov	r3, r0
 8007632:	2a65      	cmp	r2, #101	@ 0x65
 8007634:	d001      	beq.n	800763a <_strtod_l+0x172>
 8007636:	2a45      	cmp	r2, #69	@ 0x45
 8007638:	d114      	bne.n	8007664 <_strtod_l+0x19c>
 800763a:	b91d      	cbnz	r5, 8007644 <_strtod_l+0x17c>
 800763c:	9a08      	ldr	r2, [sp, #32]
 800763e:	4302      	orrs	r2, r0
 8007640:	d096      	beq.n	8007570 <_strtod_l+0xa8>
 8007642:	2500      	movs	r5, #0
 8007644:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8007646:	1c62      	adds	r2, r4, #1
 8007648:	9219      	str	r2, [sp, #100]	@ 0x64
 800764a:	7862      	ldrb	r2, [r4, #1]
 800764c:	2a2b      	cmp	r2, #43	@ 0x2b
 800764e:	d07a      	beq.n	8007746 <_strtod_l+0x27e>
 8007650:	2a2d      	cmp	r2, #45	@ 0x2d
 8007652:	d07e      	beq.n	8007752 <_strtod_l+0x28a>
 8007654:	f04f 0c00 	mov.w	ip, #0
 8007658:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800765c:	2909      	cmp	r1, #9
 800765e:	f240 8085 	bls.w	800776c <_strtod_l+0x2a4>
 8007662:	9419      	str	r4, [sp, #100]	@ 0x64
 8007664:	f04f 0800 	mov.w	r8, #0
 8007668:	e0a5      	b.n	80077b6 <_strtod_l+0x2ee>
 800766a:	2300      	movs	r3, #0
 800766c:	e7c8      	b.n	8007600 <_strtod_l+0x138>
 800766e:	f1b9 0f08 	cmp.w	r9, #8
 8007672:	bfd8      	it	le
 8007674:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8007676:	f100 0001 	add.w	r0, r0, #1
 800767a:	bfda      	itte	le
 800767c:	fb02 3301 	mlale	r3, r2, r1, r3
 8007680:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8007682:	fb02 3707 	mlagt	r7, r2, r7, r3
 8007686:	f109 0901 	add.w	r9, r9, #1
 800768a:	9019      	str	r0, [sp, #100]	@ 0x64
 800768c:	e7bf      	b.n	800760e <_strtod_l+0x146>
 800768e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007690:	1c5a      	adds	r2, r3, #1
 8007692:	9219      	str	r2, [sp, #100]	@ 0x64
 8007694:	785a      	ldrb	r2, [r3, #1]
 8007696:	f1b9 0f00 	cmp.w	r9, #0
 800769a:	d03b      	beq.n	8007714 <_strtod_l+0x24c>
 800769c:	900a      	str	r0, [sp, #40]	@ 0x28
 800769e:	464d      	mov	r5, r9
 80076a0:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 80076a4:	2b09      	cmp	r3, #9
 80076a6:	d912      	bls.n	80076ce <_strtod_l+0x206>
 80076a8:	2301      	movs	r3, #1
 80076aa:	e7c2      	b.n	8007632 <_strtod_l+0x16a>
 80076ac:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80076ae:	1c5a      	adds	r2, r3, #1
 80076b0:	9219      	str	r2, [sp, #100]	@ 0x64
 80076b2:	785a      	ldrb	r2, [r3, #1]
 80076b4:	3001      	adds	r0, #1
 80076b6:	2a30      	cmp	r2, #48	@ 0x30
 80076b8:	d0f8      	beq.n	80076ac <_strtod_l+0x1e4>
 80076ba:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 80076be:	2b08      	cmp	r3, #8
 80076c0:	f200 84d2 	bhi.w	8008068 <_strtod_l+0xba0>
 80076c4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80076c6:	900a      	str	r0, [sp, #40]	@ 0x28
 80076c8:	2000      	movs	r0, #0
 80076ca:	930c      	str	r3, [sp, #48]	@ 0x30
 80076cc:	4605      	mov	r5, r0
 80076ce:	3a30      	subs	r2, #48	@ 0x30
 80076d0:	f100 0301 	add.w	r3, r0, #1
 80076d4:	d018      	beq.n	8007708 <_strtod_l+0x240>
 80076d6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80076d8:	4419      	add	r1, r3
 80076da:	910a      	str	r1, [sp, #40]	@ 0x28
 80076dc:	462e      	mov	r6, r5
 80076de:	f04f 0e0a 	mov.w	lr, #10
 80076e2:	1c71      	adds	r1, r6, #1
 80076e4:	eba1 0c05 	sub.w	ip, r1, r5
 80076e8:	4563      	cmp	r3, ip
 80076ea:	dc15      	bgt.n	8007718 <_strtod_l+0x250>
 80076ec:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 80076f0:	182b      	adds	r3, r5, r0
 80076f2:	2b08      	cmp	r3, #8
 80076f4:	f105 0501 	add.w	r5, r5, #1
 80076f8:	4405      	add	r5, r0
 80076fa:	dc1a      	bgt.n	8007732 <_strtod_l+0x26a>
 80076fc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80076fe:	230a      	movs	r3, #10
 8007700:	fb03 2301 	mla	r3, r3, r1, r2
 8007704:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007706:	2300      	movs	r3, #0
 8007708:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800770a:	1c51      	adds	r1, r2, #1
 800770c:	9119      	str	r1, [sp, #100]	@ 0x64
 800770e:	7852      	ldrb	r2, [r2, #1]
 8007710:	4618      	mov	r0, r3
 8007712:	e7c5      	b.n	80076a0 <_strtod_l+0x1d8>
 8007714:	4648      	mov	r0, r9
 8007716:	e7ce      	b.n	80076b6 <_strtod_l+0x1ee>
 8007718:	2e08      	cmp	r6, #8
 800771a:	dc05      	bgt.n	8007728 <_strtod_l+0x260>
 800771c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800771e:	fb0e f606 	mul.w	r6, lr, r6
 8007722:	960b      	str	r6, [sp, #44]	@ 0x2c
 8007724:	460e      	mov	r6, r1
 8007726:	e7dc      	b.n	80076e2 <_strtod_l+0x21a>
 8007728:	2910      	cmp	r1, #16
 800772a:	bfd8      	it	le
 800772c:	fb0e f707 	mulle.w	r7, lr, r7
 8007730:	e7f8      	b.n	8007724 <_strtod_l+0x25c>
 8007732:	2b0f      	cmp	r3, #15
 8007734:	bfdc      	itt	le
 8007736:	230a      	movle	r3, #10
 8007738:	fb03 2707 	mlale	r7, r3, r7, r2
 800773c:	e7e3      	b.n	8007706 <_strtod_l+0x23e>
 800773e:	2300      	movs	r3, #0
 8007740:	930a      	str	r3, [sp, #40]	@ 0x28
 8007742:	2301      	movs	r3, #1
 8007744:	e77a      	b.n	800763c <_strtod_l+0x174>
 8007746:	f04f 0c00 	mov.w	ip, #0
 800774a:	1ca2      	adds	r2, r4, #2
 800774c:	9219      	str	r2, [sp, #100]	@ 0x64
 800774e:	78a2      	ldrb	r2, [r4, #2]
 8007750:	e782      	b.n	8007658 <_strtod_l+0x190>
 8007752:	f04f 0c01 	mov.w	ip, #1
 8007756:	e7f8      	b.n	800774a <_strtod_l+0x282>
 8007758:	08009a6c 	.word	0x08009a6c
 800775c:	0800989f 	.word	0x0800989f
 8007760:	7ff00000 	.word	0x7ff00000
 8007764:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007766:	1c51      	adds	r1, r2, #1
 8007768:	9119      	str	r1, [sp, #100]	@ 0x64
 800776a:	7852      	ldrb	r2, [r2, #1]
 800776c:	2a30      	cmp	r2, #48	@ 0x30
 800776e:	d0f9      	beq.n	8007764 <_strtod_l+0x29c>
 8007770:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8007774:	2908      	cmp	r1, #8
 8007776:	f63f af75 	bhi.w	8007664 <_strtod_l+0x19c>
 800777a:	3a30      	subs	r2, #48	@ 0x30
 800777c:	9209      	str	r2, [sp, #36]	@ 0x24
 800777e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007780:	920f      	str	r2, [sp, #60]	@ 0x3c
 8007782:	f04f 080a 	mov.w	r8, #10
 8007786:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007788:	1c56      	adds	r6, r2, #1
 800778a:	9619      	str	r6, [sp, #100]	@ 0x64
 800778c:	7852      	ldrb	r2, [r2, #1]
 800778e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8007792:	f1be 0f09 	cmp.w	lr, #9
 8007796:	d939      	bls.n	800780c <_strtod_l+0x344>
 8007798:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800779a:	1a76      	subs	r6, r6, r1
 800779c:	2e08      	cmp	r6, #8
 800779e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 80077a2:	dc03      	bgt.n	80077ac <_strtod_l+0x2e4>
 80077a4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80077a6:	4588      	cmp	r8, r1
 80077a8:	bfa8      	it	ge
 80077aa:	4688      	movge	r8, r1
 80077ac:	f1bc 0f00 	cmp.w	ip, #0
 80077b0:	d001      	beq.n	80077b6 <_strtod_l+0x2ee>
 80077b2:	f1c8 0800 	rsb	r8, r8, #0
 80077b6:	2d00      	cmp	r5, #0
 80077b8:	d14e      	bne.n	8007858 <_strtod_l+0x390>
 80077ba:	9908      	ldr	r1, [sp, #32]
 80077bc:	4308      	orrs	r0, r1
 80077be:	f47f aebc 	bne.w	800753a <_strtod_l+0x72>
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	f47f aed4 	bne.w	8007570 <_strtod_l+0xa8>
 80077c8:	2a69      	cmp	r2, #105	@ 0x69
 80077ca:	d028      	beq.n	800781e <_strtod_l+0x356>
 80077cc:	dc25      	bgt.n	800781a <_strtod_l+0x352>
 80077ce:	2a49      	cmp	r2, #73	@ 0x49
 80077d0:	d025      	beq.n	800781e <_strtod_l+0x356>
 80077d2:	2a4e      	cmp	r2, #78	@ 0x4e
 80077d4:	f47f aecc 	bne.w	8007570 <_strtod_l+0xa8>
 80077d8:	499a      	ldr	r1, [pc, #616]	@ (8007a44 <_strtod_l+0x57c>)
 80077da:	a819      	add	r0, sp, #100	@ 0x64
 80077dc:	f001 f9ec 	bl	8008bb8 <__match>
 80077e0:	2800      	cmp	r0, #0
 80077e2:	f43f aec5 	beq.w	8007570 <_strtod_l+0xa8>
 80077e6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80077e8:	781b      	ldrb	r3, [r3, #0]
 80077ea:	2b28      	cmp	r3, #40	@ 0x28
 80077ec:	d12e      	bne.n	800784c <_strtod_l+0x384>
 80077ee:	4996      	ldr	r1, [pc, #600]	@ (8007a48 <_strtod_l+0x580>)
 80077f0:	aa1c      	add	r2, sp, #112	@ 0x70
 80077f2:	a819      	add	r0, sp, #100	@ 0x64
 80077f4:	f001 f9f4 	bl	8008be0 <__hexnan>
 80077f8:	2805      	cmp	r0, #5
 80077fa:	d127      	bne.n	800784c <_strtod_l+0x384>
 80077fc:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80077fe:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8007802:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8007806:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800780a:	e696      	b.n	800753a <_strtod_l+0x72>
 800780c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800780e:	fb08 2101 	mla	r1, r8, r1, r2
 8007812:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8007816:	9209      	str	r2, [sp, #36]	@ 0x24
 8007818:	e7b5      	b.n	8007786 <_strtod_l+0x2be>
 800781a:	2a6e      	cmp	r2, #110	@ 0x6e
 800781c:	e7da      	b.n	80077d4 <_strtod_l+0x30c>
 800781e:	498b      	ldr	r1, [pc, #556]	@ (8007a4c <_strtod_l+0x584>)
 8007820:	a819      	add	r0, sp, #100	@ 0x64
 8007822:	f001 f9c9 	bl	8008bb8 <__match>
 8007826:	2800      	cmp	r0, #0
 8007828:	f43f aea2 	beq.w	8007570 <_strtod_l+0xa8>
 800782c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800782e:	4988      	ldr	r1, [pc, #544]	@ (8007a50 <_strtod_l+0x588>)
 8007830:	3b01      	subs	r3, #1
 8007832:	a819      	add	r0, sp, #100	@ 0x64
 8007834:	9319      	str	r3, [sp, #100]	@ 0x64
 8007836:	f001 f9bf 	bl	8008bb8 <__match>
 800783a:	b910      	cbnz	r0, 8007842 <_strtod_l+0x37a>
 800783c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800783e:	3301      	adds	r3, #1
 8007840:	9319      	str	r3, [sp, #100]	@ 0x64
 8007842:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8007a60 <_strtod_l+0x598>
 8007846:	f04f 0a00 	mov.w	sl, #0
 800784a:	e676      	b.n	800753a <_strtod_l+0x72>
 800784c:	4881      	ldr	r0, [pc, #516]	@ (8007a54 <_strtod_l+0x58c>)
 800784e:	f000 feef 	bl	8008630 <nan>
 8007852:	ec5b ab10 	vmov	sl, fp, d0
 8007856:	e670      	b.n	800753a <_strtod_l+0x72>
 8007858:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800785a:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800785c:	eba8 0303 	sub.w	r3, r8, r3
 8007860:	f1b9 0f00 	cmp.w	r9, #0
 8007864:	bf08      	it	eq
 8007866:	46a9      	moveq	r9, r5
 8007868:	2d10      	cmp	r5, #16
 800786a:	9309      	str	r3, [sp, #36]	@ 0x24
 800786c:	462c      	mov	r4, r5
 800786e:	bfa8      	it	ge
 8007870:	2410      	movge	r4, #16
 8007872:	f7f8 fe47 	bl	8000504 <__aeabi_ui2d>
 8007876:	2d09      	cmp	r5, #9
 8007878:	4682      	mov	sl, r0
 800787a:	468b      	mov	fp, r1
 800787c:	dc13      	bgt.n	80078a6 <_strtod_l+0x3de>
 800787e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007880:	2b00      	cmp	r3, #0
 8007882:	f43f ae5a 	beq.w	800753a <_strtod_l+0x72>
 8007886:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007888:	dd78      	ble.n	800797c <_strtod_l+0x4b4>
 800788a:	2b16      	cmp	r3, #22
 800788c:	dc5f      	bgt.n	800794e <_strtod_l+0x486>
 800788e:	4972      	ldr	r1, [pc, #456]	@ (8007a58 <_strtod_l+0x590>)
 8007890:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007894:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007898:	4652      	mov	r2, sl
 800789a:	465b      	mov	r3, fp
 800789c:	f7f8 feac 	bl	80005f8 <__aeabi_dmul>
 80078a0:	4682      	mov	sl, r0
 80078a2:	468b      	mov	fp, r1
 80078a4:	e649      	b.n	800753a <_strtod_l+0x72>
 80078a6:	4b6c      	ldr	r3, [pc, #432]	@ (8007a58 <_strtod_l+0x590>)
 80078a8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80078ac:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 80078b0:	f7f8 fea2 	bl	80005f8 <__aeabi_dmul>
 80078b4:	4682      	mov	sl, r0
 80078b6:	4638      	mov	r0, r7
 80078b8:	468b      	mov	fp, r1
 80078ba:	f7f8 fe23 	bl	8000504 <__aeabi_ui2d>
 80078be:	4602      	mov	r2, r0
 80078c0:	460b      	mov	r3, r1
 80078c2:	4650      	mov	r0, sl
 80078c4:	4659      	mov	r1, fp
 80078c6:	f7f8 fce1 	bl	800028c <__adddf3>
 80078ca:	2d0f      	cmp	r5, #15
 80078cc:	4682      	mov	sl, r0
 80078ce:	468b      	mov	fp, r1
 80078d0:	ddd5      	ble.n	800787e <_strtod_l+0x3b6>
 80078d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80078d4:	1b2c      	subs	r4, r5, r4
 80078d6:	441c      	add	r4, r3
 80078d8:	2c00      	cmp	r4, #0
 80078da:	f340 8093 	ble.w	8007a04 <_strtod_l+0x53c>
 80078de:	f014 030f 	ands.w	r3, r4, #15
 80078e2:	d00a      	beq.n	80078fa <_strtod_l+0x432>
 80078e4:	495c      	ldr	r1, [pc, #368]	@ (8007a58 <_strtod_l+0x590>)
 80078e6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80078ea:	4652      	mov	r2, sl
 80078ec:	465b      	mov	r3, fp
 80078ee:	e9d1 0100 	ldrd	r0, r1, [r1]
 80078f2:	f7f8 fe81 	bl	80005f8 <__aeabi_dmul>
 80078f6:	4682      	mov	sl, r0
 80078f8:	468b      	mov	fp, r1
 80078fa:	f034 040f 	bics.w	r4, r4, #15
 80078fe:	d073      	beq.n	80079e8 <_strtod_l+0x520>
 8007900:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8007904:	dd49      	ble.n	800799a <_strtod_l+0x4d2>
 8007906:	2400      	movs	r4, #0
 8007908:	46a0      	mov	r8, r4
 800790a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800790c:	46a1      	mov	r9, r4
 800790e:	9a05      	ldr	r2, [sp, #20]
 8007910:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8007a60 <_strtod_l+0x598>
 8007914:	2322      	movs	r3, #34	@ 0x22
 8007916:	6013      	str	r3, [r2, #0]
 8007918:	f04f 0a00 	mov.w	sl, #0
 800791c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800791e:	2b00      	cmp	r3, #0
 8007920:	f43f ae0b 	beq.w	800753a <_strtod_l+0x72>
 8007924:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007926:	9805      	ldr	r0, [sp, #20]
 8007928:	f7ff f946 	bl	8006bb8 <_Bfree>
 800792c:	9805      	ldr	r0, [sp, #20]
 800792e:	4649      	mov	r1, r9
 8007930:	f7ff f942 	bl	8006bb8 <_Bfree>
 8007934:	9805      	ldr	r0, [sp, #20]
 8007936:	4641      	mov	r1, r8
 8007938:	f7ff f93e 	bl	8006bb8 <_Bfree>
 800793c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800793e:	9805      	ldr	r0, [sp, #20]
 8007940:	f7ff f93a 	bl	8006bb8 <_Bfree>
 8007944:	9805      	ldr	r0, [sp, #20]
 8007946:	4621      	mov	r1, r4
 8007948:	f7ff f936 	bl	8006bb8 <_Bfree>
 800794c:	e5f5      	b.n	800753a <_strtod_l+0x72>
 800794e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007950:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8007954:	4293      	cmp	r3, r2
 8007956:	dbbc      	blt.n	80078d2 <_strtod_l+0x40a>
 8007958:	4c3f      	ldr	r4, [pc, #252]	@ (8007a58 <_strtod_l+0x590>)
 800795a:	f1c5 050f 	rsb	r5, r5, #15
 800795e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8007962:	4652      	mov	r2, sl
 8007964:	465b      	mov	r3, fp
 8007966:	e9d1 0100 	ldrd	r0, r1, [r1]
 800796a:	f7f8 fe45 	bl	80005f8 <__aeabi_dmul>
 800796e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007970:	1b5d      	subs	r5, r3, r5
 8007972:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8007976:	e9d4 2300 	ldrd	r2, r3, [r4]
 800797a:	e78f      	b.n	800789c <_strtod_l+0x3d4>
 800797c:	3316      	adds	r3, #22
 800797e:	dba8      	blt.n	80078d2 <_strtod_l+0x40a>
 8007980:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007982:	eba3 0808 	sub.w	r8, r3, r8
 8007986:	4b34      	ldr	r3, [pc, #208]	@ (8007a58 <_strtod_l+0x590>)
 8007988:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800798c:	e9d8 2300 	ldrd	r2, r3, [r8]
 8007990:	4650      	mov	r0, sl
 8007992:	4659      	mov	r1, fp
 8007994:	f7f8 ff5a 	bl	800084c <__aeabi_ddiv>
 8007998:	e782      	b.n	80078a0 <_strtod_l+0x3d8>
 800799a:	2300      	movs	r3, #0
 800799c:	4f2f      	ldr	r7, [pc, #188]	@ (8007a5c <_strtod_l+0x594>)
 800799e:	1124      	asrs	r4, r4, #4
 80079a0:	4650      	mov	r0, sl
 80079a2:	4659      	mov	r1, fp
 80079a4:	461e      	mov	r6, r3
 80079a6:	2c01      	cmp	r4, #1
 80079a8:	dc21      	bgt.n	80079ee <_strtod_l+0x526>
 80079aa:	b10b      	cbz	r3, 80079b0 <_strtod_l+0x4e8>
 80079ac:	4682      	mov	sl, r0
 80079ae:	468b      	mov	fp, r1
 80079b0:	492a      	ldr	r1, [pc, #168]	@ (8007a5c <_strtod_l+0x594>)
 80079b2:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 80079b6:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 80079ba:	4652      	mov	r2, sl
 80079bc:	465b      	mov	r3, fp
 80079be:	e9d1 0100 	ldrd	r0, r1, [r1]
 80079c2:	f7f8 fe19 	bl	80005f8 <__aeabi_dmul>
 80079c6:	4b26      	ldr	r3, [pc, #152]	@ (8007a60 <_strtod_l+0x598>)
 80079c8:	460a      	mov	r2, r1
 80079ca:	400b      	ands	r3, r1
 80079cc:	4925      	ldr	r1, [pc, #148]	@ (8007a64 <_strtod_l+0x59c>)
 80079ce:	428b      	cmp	r3, r1
 80079d0:	4682      	mov	sl, r0
 80079d2:	d898      	bhi.n	8007906 <_strtod_l+0x43e>
 80079d4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 80079d8:	428b      	cmp	r3, r1
 80079da:	bf86      	itte	hi
 80079dc:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8007a68 <_strtod_l+0x5a0>
 80079e0:	f04f 3aff 	movhi.w	sl, #4294967295
 80079e4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 80079e8:	2300      	movs	r3, #0
 80079ea:	9308      	str	r3, [sp, #32]
 80079ec:	e076      	b.n	8007adc <_strtod_l+0x614>
 80079ee:	07e2      	lsls	r2, r4, #31
 80079f0:	d504      	bpl.n	80079fc <_strtod_l+0x534>
 80079f2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80079f6:	f7f8 fdff 	bl	80005f8 <__aeabi_dmul>
 80079fa:	2301      	movs	r3, #1
 80079fc:	3601      	adds	r6, #1
 80079fe:	1064      	asrs	r4, r4, #1
 8007a00:	3708      	adds	r7, #8
 8007a02:	e7d0      	b.n	80079a6 <_strtod_l+0x4de>
 8007a04:	d0f0      	beq.n	80079e8 <_strtod_l+0x520>
 8007a06:	4264      	negs	r4, r4
 8007a08:	f014 020f 	ands.w	r2, r4, #15
 8007a0c:	d00a      	beq.n	8007a24 <_strtod_l+0x55c>
 8007a0e:	4b12      	ldr	r3, [pc, #72]	@ (8007a58 <_strtod_l+0x590>)
 8007a10:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007a14:	4650      	mov	r0, sl
 8007a16:	4659      	mov	r1, fp
 8007a18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a1c:	f7f8 ff16 	bl	800084c <__aeabi_ddiv>
 8007a20:	4682      	mov	sl, r0
 8007a22:	468b      	mov	fp, r1
 8007a24:	1124      	asrs	r4, r4, #4
 8007a26:	d0df      	beq.n	80079e8 <_strtod_l+0x520>
 8007a28:	2c1f      	cmp	r4, #31
 8007a2a:	dd1f      	ble.n	8007a6c <_strtod_l+0x5a4>
 8007a2c:	2400      	movs	r4, #0
 8007a2e:	46a0      	mov	r8, r4
 8007a30:	940b      	str	r4, [sp, #44]	@ 0x2c
 8007a32:	46a1      	mov	r9, r4
 8007a34:	9a05      	ldr	r2, [sp, #20]
 8007a36:	2322      	movs	r3, #34	@ 0x22
 8007a38:	f04f 0a00 	mov.w	sl, #0
 8007a3c:	f04f 0b00 	mov.w	fp, #0
 8007a40:	6013      	str	r3, [r2, #0]
 8007a42:	e76b      	b.n	800791c <_strtod_l+0x454>
 8007a44:	0800978d 	.word	0x0800978d
 8007a48:	08009a58 	.word	0x08009a58
 8007a4c:	08009785 	.word	0x08009785
 8007a50:	080097bc 	.word	0x080097bc
 8007a54:	080098f5 	.word	0x080098f5
 8007a58:	08009990 	.word	0x08009990
 8007a5c:	08009968 	.word	0x08009968
 8007a60:	7ff00000 	.word	0x7ff00000
 8007a64:	7ca00000 	.word	0x7ca00000
 8007a68:	7fefffff 	.word	0x7fefffff
 8007a6c:	f014 0310 	ands.w	r3, r4, #16
 8007a70:	bf18      	it	ne
 8007a72:	236a      	movne	r3, #106	@ 0x6a
 8007a74:	4ea9      	ldr	r6, [pc, #676]	@ (8007d1c <_strtod_l+0x854>)
 8007a76:	9308      	str	r3, [sp, #32]
 8007a78:	4650      	mov	r0, sl
 8007a7a:	4659      	mov	r1, fp
 8007a7c:	2300      	movs	r3, #0
 8007a7e:	07e7      	lsls	r7, r4, #31
 8007a80:	d504      	bpl.n	8007a8c <_strtod_l+0x5c4>
 8007a82:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007a86:	f7f8 fdb7 	bl	80005f8 <__aeabi_dmul>
 8007a8a:	2301      	movs	r3, #1
 8007a8c:	1064      	asrs	r4, r4, #1
 8007a8e:	f106 0608 	add.w	r6, r6, #8
 8007a92:	d1f4      	bne.n	8007a7e <_strtod_l+0x5b6>
 8007a94:	b10b      	cbz	r3, 8007a9a <_strtod_l+0x5d2>
 8007a96:	4682      	mov	sl, r0
 8007a98:	468b      	mov	fp, r1
 8007a9a:	9b08      	ldr	r3, [sp, #32]
 8007a9c:	b1b3      	cbz	r3, 8007acc <_strtod_l+0x604>
 8007a9e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8007aa2:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	4659      	mov	r1, fp
 8007aaa:	dd0f      	ble.n	8007acc <_strtod_l+0x604>
 8007aac:	2b1f      	cmp	r3, #31
 8007aae:	dd56      	ble.n	8007b5e <_strtod_l+0x696>
 8007ab0:	2b34      	cmp	r3, #52	@ 0x34
 8007ab2:	bfde      	ittt	le
 8007ab4:	f04f 33ff 	movle.w	r3, #4294967295
 8007ab8:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8007abc:	4093      	lslle	r3, r2
 8007abe:	f04f 0a00 	mov.w	sl, #0
 8007ac2:	bfcc      	ite	gt
 8007ac4:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8007ac8:	ea03 0b01 	andle.w	fp, r3, r1
 8007acc:	2200      	movs	r2, #0
 8007ace:	2300      	movs	r3, #0
 8007ad0:	4650      	mov	r0, sl
 8007ad2:	4659      	mov	r1, fp
 8007ad4:	f7f8 fff8 	bl	8000ac8 <__aeabi_dcmpeq>
 8007ad8:	2800      	cmp	r0, #0
 8007ada:	d1a7      	bne.n	8007a2c <_strtod_l+0x564>
 8007adc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007ade:	9300      	str	r3, [sp, #0]
 8007ae0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8007ae2:	9805      	ldr	r0, [sp, #20]
 8007ae4:	462b      	mov	r3, r5
 8007ae6:	464a      	mov	r2, r9
 8007ae8:	f7ff f8ce 	bl	8006c88 <__s2b>
 8007aec:	900b      	str	r0, [sp, #44]	@ 0x2c
 8007aee:	2800      	cmp	r0, #0
 8007af0:	f43f af09 	beq.w	8007906 <_strtod_l+0x43e>
 8007af4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007af6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007af8:	2a00      	cmp	r2, #0
 8007afa:	eba3 0308 	sub.w	r3, r3, r8
 8007afe:	bfa8      	it	ge
 8007b00:	2300      	movge	r3, #0
 8007b02:	9312      	str	r3, [sp, #72]	@ 0x48
 8007b04:	2400      	movs	r4, #0
 8007b06:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8007b0a:	9316      	str	r3, [sp, #88]	@ 0x58
 8007b0c:	46a0      	mov	r8, r4
 8007b0e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007b10:	9805      	ldr	r0, [sp, #20]
 8007b12:	6859      	ldr	r1, [r3, #4]
 8007b14:	f7ff f810 	bl	8006b38 <_Balloc>
 8007b18:	4681      	mov	r9, r0
 8007b1a:	2800      	cmp	r0, #0
 8007b1c:	f43f aef7 	beq.w	800790e <_strtod_l+0x446>
 8007b20:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007b22:	691a      	ldr	r2, [r3, #16]
 8007b24:	3202      	adds	r2, #2
 8007b26:	f103 010c 	add.w	r1, r3, #12
 8007b2a:	0092      	lsls	r2, r2, #2
 8007b2c:	300c      	adds	r0, #12
 8007b2e:	f000 fd71 	bl	8008614 <memcpy>
 8007b32:	ec4b ab10 	vmov	d0, sl, fp
 8007b36:	9805      	ldr	r0, [sp, #20]
 8007b38:	aa1c      	add	r2, sp, #112	@ 0x70
 8007b3a:	a91b      	add	r1, sp, #108	@ 0x6c
 8007b3c:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8007b40:	f7ff fbd6 	bl	80072f0 <__d2b>
 8007b44:	901a      	str	r0, [sp, #104]	@ 0x68
 8007b46:	2800      	cmp	r0, #0
 8007b48:	f43f aee1 	beq.w	800790e <_strtod_l+0x446>
 8007b4c:	9805      	ldr	r0, [sp, #20]
 8007b4e:	2101      	movs	r1, #1
 8007b50:	f7ff f930 	bl	8006db4 <__i2b>
 8007b54:	4680      	mov	r8, r0
 8007b56:	b948      	cbnz	r0, 8007b6c <_strtod_l+0x6a4>
 8007b58:	f04f 0800 	mov.w	r8, #0
 8007b5c:	e6d7      	b.n	800790e <_strtod_l+0x446>
 8007b5e:	f04f 32ff 	mov.w	r2, #4294967295
 8007b62:	fa02 f303 	lsl.w	r3, r2, r3
 8007b66:	ea03 0a0a 	and.w	sl, r3, sl
 8007b6a:	e7af      	b.n	8007acc <_strtod_l+0x604>
 8007b6c:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8007b6e:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8007b70:	2d00      	cmp	r5, #0
 8007b72:	bfab      	itete	ge
 8007b74:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8007b76:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8007b78:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8007b7a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8007b7c:	bfac      	ite	ge
 8007b7e:	18ef      	addge	r7, r5, r3
 8007b80:	1b5e      	sublt	r6, r3, r5
 8007b82:	9b08      	ldr	r3, [sp, #32]
 8007b84:	1aed      	subs	r5, r5, r3
 8007b86:	4415      	add	r5, r2
 8007b88:	4b65      	ldr	r3, [pc, #404]	@ (8007d20 <_strtod_l+0x858>)
 8007b8a:	3d01      	subs	r5, #1
 8007b8c:	429d      	cmp	r5, r3
 8007b8e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8007b92:	da50      	bge.n	8007c36 <_strtod_l+0x76e>
 8007b94:	1b5b      	subs	r3, r3, r5
 8007b96:	2b1f      	cmp	r3, #31
 8007b98:	eba2 0203 	sub.w	r2, r2, r3
 8007b9c:	f04f 0101 	mov.w	r1, #1
 8007ba0:	dc3d      	bgt.n	8007c1e <_strtod_l+0x756>
 8007ba2:	fa01 f303 	lsl.w	r3, r1, r3
 8007ba6:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007ba8:	2300      	movs	r3, #0
 8007baa:	9310      	str	r3, [sp, #64]	@ 0x40
 8007bac:	18bd      	adds	r5, r7, r2
 8007bae:	9b08      	ldr	r3, [sp, #32]
 8007bb0:	42af      	cmp	r7, r5
 8007bb2:	4416      	add	r6, r2
 8007bb4:	441e      	add	r6, r3
 8007bb6:	463b      	mov	r3, r7
 8007bb8:	bfa8      	it	ge
 8007bba:	462b      	movge	r3, r5
 8007bbc:	42b3      	cmp	r3, r6
 8007bbe:	bfa8      	it	ge
 8007bc0:	4633      	movge	r3, r6
 8007bc2:	2b00      	cmp	r3, #0
 8007bc4:	bfc2      	ittt	gt
 8007bc6:	1aed      	subgt	r5, r5, r3
 8007bc8:	1af6      	subgt	r6, r6, r3
 8007bca:	1aff      	subgt	r7, r7, r3
 8007bcc:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	dd16      	ble.n	8007c00 <_strtod_l+0x738>
 8007bd2:	4641      	mov	r1, r8
 8007bd4:	9805      	ldr	r0, [sp, #20]
 8007bd6:	461a      	mov	r2, r3
 8007bd8:	f7ff f9a4 	bl	8006f24 <__pow5mult>
 8007bdc:	4680      	mov	r8, r0
 8007bde:	2800      	cmp	r0, #0
 8007be0:	d0ba      	beq.n	8007b58 <_strtod_l+0x690>
 8007be2:	4601      	mov	r1, r0
 8007be4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8007be6:	9805      	ldr	r0, [sp, #20]
 8007be8:	f7ff f8fa 	bl	8006de0 <__multiply>
 8007bec:	900a      	str	r0, [sp, #40]	@ 0x28
 8007bee:	2800      	cmp	r0, #0
 8007bf0:	f43f ae8d 	beq.w	800790e <_strtod_l+0x446>
 8007bf4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007bf6:	9805      	ldr	r0, [sp, #20]
 8007bf8:	f7fe ffde 	bl	8006bb8 <_Bfree>
 8007bfc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007bfe:	931a      	str	r3, [sp, #104]	@ 0x68
 8007c00:	2d00      	cmp	r5, #0
 8007c02:	dc1d      	bgt.n	8007c40 <_strtod_l+0x778>
 8007c04:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	dd23      	ble.n	8007c52 <_strtod_l+0x78a>
 8007c0a:	4649      	mov	r1, r9
 8007c0c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8007c0e:	9805      	ldr	r0, [sp, #20]
 8007c10:	f7ff f988 	bl	8006f24 <__pow5mult>
 8007c14:	4681      	mov	r9, r0
 8007c16:	b9e0      	cbnz	r0, 8007c52 <_strtod_l+0x78a>
 8007c18:	f04f 0900 	mov.w	r9, #0
 8007c1c:	e677      	b.n	800790e <_strtod_l+0x446>
 8007c1e:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8007c22:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8007c26:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8007c2a:	35e2      	adds	r5, #226	@ 0xe2
 8007c2c:	fa01 f305 	lsl.w	r3, r1, r5
 8007c30:	9310      	str	r3, [sp, #64]	@ 0x40
 8007c32:	9113      	str	r1, [sp, #76]	@ 0x4c
 8007c34:	e7ba      	b.n	8007bac <_strtod_l+0x6e4>
 8007c36:	2300      	movs	r3, #0
 8007c38:	9310      	str	r3, [sp, #64]	@ 0x40
 8007c3a:	2301      	movs	r3, #1
 8007c3c:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007c3e:	e7b5      	b.n	8007bac <_strtod_l+0x6e4>
 8007c40:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007c42:	9805      	ldr	r0, [sp, #20]
 8007c44:	462a      	mov	r2, r5
 8007c46:	f7ff f9c7 	bl	8006fd8 <__lshift>
 8007c4a:	901a      	str	r0, [sp, #104]	@ 0x68
 8007c4c:	2800      	cmp	r0, #0
 8007c4e:	d1d9      	bne.n	8007c04 <_strtod_l+0x73c>
 8007c50:	e65d      	b.n	800790e <_strtod_l+0x446>
 8007c52:	2e00      	cmp	r6, #0
 8007c54:	dd07      	ble.n	8007c66 <_strtod_l+0x79e>
 8007c56:	4649      	mov	r1, r9
 8007c58:	9805      	ldr	r0, [sp, #20]
 8007c5a:	4632      	mov	r2, r6
 8007c5c:	f7ff f9bc 	bl	8006fd8 <__lshift>
 8007c60:	4681      	mov	r9, r0
 8007c62:	2800      	cmp	r0, #0
 8007c64:	d0d8      	beq.n	8007c18 <_strtod_l+0x750>
 8007c66:	2f00      	cmp	r7, #0
 8007c68:	dd08      	ble.n	8007c7c <_strtod_l+0x7b4>
 8007c6a:	4641      	mov	r1, r8
 8007c6c:	9805      	ldr	r0, [sp, #20]
 8007c6e:	463a      	mov	r2, r7
 8007c70:	f7ff f9b2 	bl	8006fd8 <__lshift>
 8007c74:	4680      	mov	r8, r0
 8007c76:	2800      	cmp	r0, #0
 8007c78:	f43f ae49 	beq.w	800790e <_strtod_l+0x446>
 8007c7c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007c7e:	9805      	ldr	r0, [sp, #20]
 8007c80:	464a      	mov	r2, r9
 8007c82:	f7ff fa31 	bl	80070e8 <__mdiff>
 8007c86:	4604      	mov	r4, r0
 8007c88:	2800      	cmp	r0, #0
 8007c8a:	f43f ae40 	beq.w	800790e <_strtod_l+0x446>
 8007c8e:	68c3      	ldr	r3, [r0, #12]
 8007c90:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007c92:	2300      	movs	r3, #0
 8007c94:	60c3      	str	r3, [r0, #12]
 8007c96:	4641      	mov	r1, r8
 8007c98:	f7ff fa0a 	bl	80070b0 <__mcmp>
 8007c9c:	2800      	cmp	r0, #0
 8007c9e:	da45      	bge.n	8007d2c <_strtod_l+0x864>
 8007ca0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007ca2:	ea53 030a 	orrs.w	r3, r3, sl
 8007ca6:	d16b      	bne.n	8007d80 <_strtod_l+0x8b8>
 8007ca8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	d167      	bne.n	8007d80 <_strtod_l+0x8b8>
 8007cb0:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007cb4:	0d1b      	lsrs	r3, r3, #20
 8007cb6:	051b      	lsls	r3, r3, #20
 8007cb8:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8007cbc:	d960      	bls.n	8007d80 <_strtod_l+0x8b8>
 8007cbe:	6963      	ldr	r3, [r4, #20]
 8007cc0:	b913      	cbnz	r3, 8007cc8 <_strtod_l+0x800>
 8007cc2:	6923      	ldr	r3, [r4, #16]
 8007cc4:	2b01      	cmp	r3, #1
 8007cc6:	dd5b      	ble.n	8007d80 <_strtod_l+0x8b8>
 8007cc8:	4621      	mov	r1, r4
 8007cca:	2201      	movs	r2, #1
 8007ccc:	9805      	ldr	r0, [sp, #20]
 8007cce:	f7ff f983 	bl	8006fd8 <__lshift>
 8007cd2:	4641      	mov	r1, r8
 8007cd4:	4604      	mov	r4, r0
 8007cd6:	f7ff f9eb 	bl	80070b0 <__mcmp>
 8007cda:	2800      	cmp	r0, #0
 8007cdc:	dd50      	ble.n	8007d80 <_strtod_l+0x8b8>
 8007cde:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007ce2:	9a08      	ldr	r2, [sp, #32]
 8007ce4:	0d1b      	lsrs	r3, r3, #20
 8007ce6:	051b      	lsls	r3, r3, #20
 8007ce8:	2a00      	cmp	r2, #0
 8007cea:	d06a      	beq.n	8007dc2 <_strtod_l+0x8fa>
 8007cec:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8007cf0:	d867      	bhi.n	8007dc2 <_strtod_l+0x8fa>
 8007cf2:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8007cf6:	f67f ae9d 	bls.w	8007a34 <_strtod_l+0x56c>
 8007cfa:	4b0a      	ldr	r3, [pc, #40]	@ (8007d24 <_strtod_l+0x85c>)
 8007cfc:	4650      	mov	r0, sl
 8007cfe:	4659      	mov	r1, fp
 8007d00:	2200      	movs	r2, #0
 8007d02:	f7f8 fc79 	bl	80005f8 <__aeabi_dmul>
 8007d06:	4b08      	ldr	r3, [pc, #32]	@ (8007d28 <_strtod_l+0x860>)
 8007d08:	400b      	ands	r3, r1
 8007d0a:	4682      	mov	sl, r0
 8007d0c:	468b      	mov	fp, r1
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	f47f ae08 	bne.w	8007924 <_strtod_l+0x45c>
 8007d14:	9a05      	ldr	r2, [sp, #20]
 8007d16:	2322      	movs	r3, #34	@ 0x22
 8007d18:	6013      	str	r3, [r2, #0]
 8007d1a:	e603      	b.n	8007924 <_strtod_l+0x45c>
 8007d1c:	08009a80 	.word	0x08009a80
 8007d20:	fffffc02 	.word	0xfffffc02
 8007d24:	39500000 	.word	0x39500000
 8007d28:	7ff00000 	.word	0x7ff00000
 8007d2c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8007d30:	d165      	bne.n	8007dfe <_strtod_l+0x936>
 8007d32:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8007d34:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007d38:	b35a      	cbz	r2, 8007d92 <_strtod_l+0x8ca>
 8007d3a:	4a9f      	ldr	r2, [pc, #636]	@ (8007fb8 <_strtod_l+0xaf0>)
 8007d3c:	4293      	cmp	r3, r2
 8007d3e:	d12b      	bne.n	8007d98 <_strtod_l+0x8d0>
 8007d40:	9b08      	ldr	r3, [sp, #32]
 8007d42:	4651      	mov	r1, sl
 8007d44:	b303      	cbz	r3, 8007d88 <_strtod_l+0x8c0>
 8007d46:	4b9d      	ldr	r3, [pc, #628]	@ (8007fbc <_strtod_l+0xaf4>)
 8007d48:	465a      	mov	r2, fp
 8007d4a:	4013      	ands	r3, r2
 8007d4c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8007d50:	f04f 32ff 	mov.w	r2, #4294967295
 8007d54:	d81b      	bhi.n	8007d8e <_strtod_l+0x8c6>
 8007d56:	0d1b      	lsrs	r3, r3, #20
 8007d58:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8007d5c:	fa02 f303 	lsl.w	r3, r2, r3
 8007d60:	4299      	cmp	r1, r3
 8007d62:	d119      	bne.n	8007d98 <_strtod_l+0x8d0>
 8007d64:	4b96      	ldr	r3, [pc, #600]	@ (8007fc0 <_strtod_l+0xaf8>)
 8007d66:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007d68:	429a      	cmp	r2, r3
 8007d6a:	d102      	bne.n	8007d72 <_strtod_l+0x8aa>
 8007d6c:	3101      	adds	r1, #1
 8007d6e:	f43f adce 	beq.w	800790e <_strtod_l+0x446>
 8007d72:	4b92      	ldr	r3, [pc, #584]	@ (8007fbc <_strtod_l+0xaf4>)
 8007d74:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007d76:	401a      	ands	r2, r3
 8007d78:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8007d7c:	f04f 0a00 	mov.w	sl, #0
 8007d80:	9b08      	ldr	r3, [sp, #32]
 8007d82:	2b00      	cmp	r3, #0
 8007d84:	d1b9      	bne.n	8007cfa <_strtod_l+0x832>
 8007d86:	e5cd      	b.n	8007924 <_strtod_l+0x45c>
 8007d88:	f04f 33ff 	mov.w	r3, #4294967295
 8007d8c:	e7e8      	b.n	8007d60 <_strtod_l+0x898>
 8007d8e:	4613      	mov	r3, r2
 8007d90:	e7e6      	b.n	8007d60 <_strtod_l+0x898>
 8007d92:	ea53 030a 	orrs.w	r3, r3, sl
 8007d96:	d0a2      	beq.n	8007cde <_strtod_l+0x816>
 8007d98:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007d9a:	b1db      	cbz	r3, 8007dd4 <_strtod_l+0x90c>
 8007d9c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007d9e:	4213      	tst	r3, r2
 8007da0:	d0ee      	beq.n	8007d80 <_strtod_l+0x8b8>
 8007da2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007da4:	9a08      	ldr	r2, [sp, #32]
 8007da6:	4650      	mov	r0, sl
 8007da8:	4659      	mov	r1, fp
 8007daa:	b1bb      	cbz	r3, 8007ddc <_strtod_l+0x914>
 8007dac:	f7ff fb6e 	bl	800748c <sulp>
 8007db0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007db4:	ec53 2b10 	vmov	r2, r3, d0
 8007db8:	f7f8 fa68 	bl	800028c <__adddf3>
 8007dbc:	4682      	mov	sl, r0
 8007dbe:	468b      	mov	fp, r1
 8007dc0:	e7de      	b.n	8007d80 <_strtod_l+0x8b8>
 8007dc2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8007dc6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8007dca:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8007dce:	f04f 3aff 	mov.w	sl, #4294967295
 8007dd2:	e7d5      	b.n	8007d80 <_strtod_l+0x8b8>
 8007dd4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007dd6:	ea13 0f0a 	tst.w	r3, sl
 8007dda:	e7e1      	b.n	8007da0 <_strtod_l+0x8d8>
 8007ddc:	f7ff fb56 	bl	800748c <sulp>
 8007de0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007de4:	ec53 2b10 	vmov	r2, r3, d0
 8007de8:	f7f8 fa4e 	bl	8000288 <__aeabi_dsub>
 8007dec:	2200      	movs	r2, #0
 8007dee:	2300      	movs	r3, #0
 8007df0:	4682      	mov	sl, r0
 8007df2:	468b      	mov	fp, r1
 8007df4:	f7f8 fe68 	bl	8000ac8 <__aeabi_dcmpeq>
 8007df8:	2800      	cmp	r0, #0
 8007dfa:	d0c1      	beq.n	8007d80 <_strtod_l+0x8b8>
 8007dfc:	e61a      	b.n	8007a34 <_strtod_l+0x56c>
 8007dfe:	4641      	mov	r1, r8
 8007e00:	4620      	mov	r0, r4
 8007e02:	f7ff facd 	bl	80073a0 <__ratio>
 8007e06:	ec57 6b10 	vmov	r6, r7, d0
 8007e0a:	2200      	movs	r2, #0
 8007e0c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8007e10:	4630      	mov	r0, r6
 8007e12:	4639      	mov	r1, r7
 8007e14:	f7f8 fe6c 	bl	8000af0 <__aeabi_dcmple>
 8007e18:	2800      	cmp	r0, #0
 8007e1a:	d06f      	beq.n	8007efc <_strtod_l+0xa34>
 8007e1c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	d17a      	bne.n	8007f18 <_strtod_l+0xa50>
 8007e22:	f1ba 0f00 	cmp.w	sl, #0
 8007e26:	d158      	bne.n	8007eda <_strtod_l+0xa12>
 8007e28:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007e2a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	d15a      	bne.n	8007ee8 <_strtod_l+0xa20>
 8007e32:	4b64      	ldr	r3, [pc, #400]	@ (8007fc4 <_strtod_l+0xafc>)
 8007e34:	2200      	movs	r2, #0
 8007e36:	4630      	mov	r0, r6
 8007e38:	4639      	mov	r1, r7
 8007e3a:	f7f8 fe4f 	bl	8000adc <__aeabi_dcmplt>
 8007e3e:	2800      	cmp	r0, #0
 8007e40:	d159      	bne.n	8007ef6 <_strtod_l+0xa2e>
 8007e42:	4630      	mov	r0, r6
 8007e44:	4639      	mov	r1, r7
 8007e46:	4b60      	ldr	r3, [pc, #384]	@ (8007fc8 <_strtod_l+0xb00>)
 8007e48:	2200      	movs	r2, #0
 8007e4a:	f7f8 fbd5 	bl	80005f8 <__aeabi_dmul>
 8007e4e:	4606      	mov	r6, r0
 8007e50:	460f      	mov	r7, r1
 8007e52:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8007e56:	9606      	str	r6, [sp, #24]
 8007e58:	9307      	str	r3, [sp, #28]
 8007e5a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007e5e:	4d57      	ldr	r5, [pc, #348]	@ (8007fbc <_strtod_l+0xaf4>)
 8007e60:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8007e64:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007e66:	401d      	ands	r5, r3
 8007e68:	4b58      	ldr	r3, [pc, #352]	@ (8007fcc <_strtod_l+0xb04>)
 8007e6a:	429d      	cmp	r5, r3
 8007e6c:	f040 80b2 	bne.w	8007fd4 <_strtod_l+0xb0c>
 8007e70:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007e72:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8007e76:	ec4b ab10 	vmov	d0, sl, fp
 8007e7a:	f7ff f9c9 	bl	8007210 <__ulp>
 8007e7e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007e82:	ec51 0b10 	vmov	r0, r1, d0
 8007e86:	f7f8 fbb7 	bl	80005f8 <__aeabi_dmul>
 8007e8a:	4652      	mov	r2, sl
 8007e8c:	465b      	mov	r3, fp
 8007e8e:	f7f8 f9fd 	bl	800028c <__adddf3>
 8007e92:	460b      	mov	r3, r1
 8007e94:	4949      	ldr	r1, [pc, #292]	@ (8007fbc <_strtod_l+0xaf4>)
 8007e96:	4a4e      	ldr	r2, [pc, #312]	@ (8007fd0 <_strtod_l+0xb08>)
 8007e98:	4019      	ands	r1, r3
 8007e9a:	4291      	cmp	r1, r2
 8007e9c:	4682      	mov	sl, r0
 8007e9e:	d942      	bls.n	8007f26 <_strtod_l+0xa5e>
 8007ea0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007ea2:	4b47      	ldr	r3, [pc, #284]	@ (8007fc0 <_strtod_l+0xaf8>)
 8007ea4:	429a      	cmp	r2, r3
 8007ea6:	d103      	bne.n	8007eb0 <_strtod_l+0x9e8>
 8007ea8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007eaa:	3301      	adds	r3, #1
 8007eac:	f43f ad2f 	beq.w	800790e <_strtod_l+0x446>
 8007eb0:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8007fc0 <_strtod_l+0xaf8>
 8007eb4:	f04f 3aff 	mov.w	sl, #4294967295
 8007eb8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007eba:	9805      	ldr	r0, [sp, #20]
 8007ebc:	f7fe fe7c 	bl	8006bb8 <_Bfree>
 8007ec0:	9805      	ldr	r0, [sp, #20]
 8007ec2:	4649      	mov	r1, r9
 8007ec4:	f7fe fe78 	bl	8006bb8 <_Bfree>
 8007ec8:	9805      	ldr	r0, [sp, #20]
 8007eca:	4641      	mov	r1, r8
 8007ecc:	f7fe fe74 	bl	8006bb8 <_Bfree>
 8007ed0:	9805      	ldr	r0, [sp, #20]
 8007ed2:	4621      	mov	r1, r4
 8007ed4:	f7fe fe70 	bl	8006bb8 <_Bfree>
 8007ed8:	e619      	b.n	8007b0e <_strtod_l+0x646>
 8007eda:	f1ba 0f01 	cmp.w	sl, #1
 8007ede:	d103      	bne.n	8007ee8 <_strtod_l+0xa20>
 8007ee0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007ee2:	2b00      	cmp	r3, #0
 8007ee4:	f43f ada6 	beq.w	8007a34 <_strtod_l+0x56c>
 8007ee8:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8007f98 <_strtod_l+0xad0>
 8007eec:	4f35      	ldr	r7, [pc, #212]	@ (8007fc4 <_strtod_l+0xafc>)
 8007eee:	ed8d 7b06 	vstr	d7, [sp, #24]
 8007ef2:	2600      	movs	r6, #0
 8007ef4:	e7b1      	b.n	8007e5a <_strtod_l+0x992>
 8007ef6:	4f34      	ldr	r7, [pc, #208]	@ (8007fc8 <_strtod_l+0xb00>)
 8007ef8:	2600      	movs	r6, #0
 8007efa:	e7aa      	b.n	8007e52 <_strtod_l+0x98a>
 8007efc:	4b32      	ldr	r3, [pc, #200]	@ (8007fc8 <_strtod_l+0xb00>)
 8007efe:	4630      	mov	r0, r6
 8007f00:	4639      	mov	r1, r7
 8007f02:	2200      	movs	r2, #0
 8007f04:	f7f8 fb78 	bl	80005f8 <__aeabi_dmul>
 8007f08:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007f0a:	4606      	mov	r6, r0
 8007f0c:	460f      	mov	r7, r1
 8007f0e:	2b00      	cmp	r3, #0
 8007f10:	d09f      	beq.n	8007e52 <_strtod_l+0x98a>
 8007f12:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8007f16:	e7a0      	b.n	8007e5a <_strtod_l+0x992>
 8007f18:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8007fa0 <_strtod_l+0xad8>
 8007f1c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8007f20:	ec57 6b17 	vmov	r6, r7, d7
 8007f24:	e799      	b.n	8007e5a <_strtod_l+0x992>
 8007f26:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8007f2a:	9b08      	ldr	r3, [sp, #32]
 8007f2c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d1c1      	bne.n	8007eb8 <_strtod_l+0x9f0>
 8007f34:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007f38:	0d1b      	lsrs	r3, r3, #20
 8007f3a:	051b      	lsls	r3, r3, #20
 8007f3c:	429d      	cmp	r5, r3
 8007f3e:	d1bb      	bne.n	8007eb8 <_strtod_l+0x9f0>
 8007f40:	4630      	mov	r0, r6
 8007f42:	4639      	mov	r1, r7
 8007f44:	f7f8 fea0 	bl	8000c88 <__aeabi_d2lz>
 8007f48:	f7f8 fb28 	bl	800059c <__aeabi_l2d>
 8007f4c:	4602      	mov	r2, r0
 8007f4e:	460b      	mov	r3, r1
 8007f50:	4630      	mov	r0, r6
 8007f52:	4639      	mov	r1, r7
 8007f54:	f7f8 f998 	bl	8000288 <__aeabi_dsub>
 8007f58:	460b      	mov	r3, r1
 8007f5a:	4602      	mov	r2, r0
 8007f5c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8007f60:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8007f64:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007f66:	ea46 060a 	orr.w	r6, r6, sl
 8007f6a:	431e      	orrs	r6, r3
 8007f6c:	d06f      	beq.n	800804e <_strtod_l+0xb86>
 8007f6e:	a30e      	add	r3, pc, #56	@ (adr r3, 8007fa8 <_strtod_l+0xae0>)
 8007f70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f74:	f7f8 fdb2 	bl	8000adc <__aeabi_dcmplt>
 8007f78:	2800      	cmp	r0, #0
 8007f7a:	f47f acd3 	bne.w	8007924 <_strtod_l+0x45c>
 8007f7e:	a30c      	add	r3, pc, #48	@ (adr r3, 8007fb0 <_strtod_l+0xae8>)
 8007f80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f84:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007f88:	f7f8 fdc6 	bl	8000b18 <__aeabi_dcmpgt>
 8007f8c:	2800      	cmp	r0, #0
 8007f8e:	d093      	beq.n	8007eb8 <_strtod_l+0x9f0>
 8007f90:	e4c8      	b.n	8007924 <_strtod_l+0x45c>
 8007f92:	bf00      	nop
 8007f94:	f3af 8000 	nop.w
 8007f98:	00000000 	.word	0x00000000
 8007f9c:	bff00000 	.word	0xbff00000
 8007fa0:	00000000 	.word	0x00000000
 8007fa4:	3ff00000 	.word	0x3ff00000
 8007fa8:	94a03595 	.word	0x94a03595
 8007fac:	3fdfffff 	.word	0x3fdfffff
 8007fb0:	35afe535 	.word	0x35afe535
 8007fb4:	3fe00000 	.word	0x3fe00000
 8007fb8:	000fffff 	.word	0x000fffff
 8007fbc:	7ff00000 	.word	0x7ff00000
 8007fc0:	7fefffff 	.word	0x7fefffff
 8007fc4:	3ff00000 	.word	0x3ff00000
 8007fc8:	3fe00000 	.word	0x3fe00000
 8007fcc:	7fe00000 	.word	0x7fe00000
 8007fd0:	7c9fffff 	.word	0x7c9fffff
 8007fd4:	9b08      	ldr	r3, [sp, #32]
 8007fd6:	b323      	cbz	r3, 8008022 <_strtod_l+0xb5a>
 8007fd8:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8007fdc:	d821      	bhi.n	8008022 <_strtod_l+0xb5a>
 8007fde:	a328      	add	r3, pc, #160	@ (adr r3, 8008080 <_strtod_l+0xbb8>)
 8007fe0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fe4:	4630      	mov	r0, r6
 8007fe6:	4639      	mov	r1, r7
 8007fe8:	f7f8 fd82 	bl	8000af0 <__aeabi_dcmple>
 8007fec:	b1a0      	cbz	r0, 8008018 <_strtod_l+0xb50>
 8007fee:	4639      	mov	r1, r7
 8007ff0:	4630      	mov	r0, r6
 8007ff2:	f7f8 fdd9 	bl	8000ba8 <__aeabi_d2uiz>
 8007ff6:	2801      	cmp	r0, #1
 8007ff8:	bf38      	it	cc
 8007ffa:	2001      	movcc	r0, #1
 8007ffc:	f7f8 fa82 	bl	8000504 <__aeabi_ui2d>
 8008000:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008002:	4606      	mov	r6, r0
 8008004:	460f      	mov	r7, r1
 8008006:	b9fb      	cbnz	r3, 8008048 <_strtod_l+0xb80>
 8008008:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800800c:	9014      	str	r0, [sp, #80]	@ 0x50
 800800e:	9315      	str	r3, [sp, #84]	@ 0x54
 8008010:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8008014:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8008018:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800801a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800801e:	1b5b      	subs	r3, r3, r5
 8008020:	9311      	str	r3, [sp, #68]	@ 0x44
 8008022:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8008026:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800802a:	f7ff f8f1 	bl	8007210 <__ulp>
 800802e:	4650      	mov	r0, sl
 8008030:	ec53 2b10 	vmov	r2, r3, d0
 8008034:	4659      	mov	r1, fp
 8008036:	f7f8 fadf 	bl	80005f8 <__aeabi_dmul>
 800803a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800803e:	f7f8 f925 	bl	800028c <__adddf3>
 8008042:	4682      	mov	sl, r0
 8008044:	468b      	mov	fp, r1
 8008046:	e770      	b.n	8007f2a <_strtod_l+0xa62>
 8008048:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800804c:	e7e0      	b.n	8008010 <_strtod_l+0xb48>
 800804e:	a30e      	add	r3, pc, #56	@ (adr r3, 8008088 <_strtod_l+0xbc0>)
 8008050:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008054:	f7f8 fd42 	bl	8000adc <__aeabi_dcmplt>
 8008058:	e798      	b.n	8007f8c <_strtod_l+0xac4>
 800805a:	2300      	movs	r3, #0
 800805c:	930e      	str	r3, [sp, #56]	@ 0x38
 800805e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8008060:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008062:	6013      	str	r3, [r2, #0]
 8008064:	f7ff ba6d 	b.w	8007542 <_strtod_l+0x7a>
 8008068:	2a65      	cmp	r2, #101	@ 0x65
 800806a:	f43f ab68 	beq.w	800773e <_strtod_l+0x276>
 800806e:	2a45      	cmp	r2, #69	@ 0x45
 8008070:	f43f ab65 	beq.w	800773e <_strtod_l+0x276>
 8008074:	2301      	movs	r3, #1
 8008076:	f7ff bba0 	b.w	80077ba <_strtod_l+0x2f2>
 800807a:	bf00      	nop
 800807c:	f3af 8000 	nop.w
 8008080:	ffc00000 	.word	0xffc00000
 8008084:	41dfffff 	.word	0x41dfffff
 8008088:	94a03595 	.word	0x94a03595
 800808c:	3fcfffff 	.word	0x3fcfffff

08008090 <_strtod_r>:
 8008090:	4b01      	ldr	r3, [pc, #4]	@ (8008098 <_strtod_r+0x8>)
 8008092:	f7ff ba19 	b.w	80074c8 <_strtod_l>
 8008096:	bf00      	nop
 8008098:	20000068 	.word	0x20000068

0800809c <_strtol_l.isra.0>:
 800809c:	2b24      	cmp	r3, #36	@ 0x24
 800809e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80080a2:	4686      	mov	lr, r0
 80080a4:	4690      	mov	r8, r2
 80080a6:	d801      	bhi.n	80080ac <_strtol_l.isra.0+0x10>
 80080a8:	2b01      	cmp	r3, #1
 80080aa:	d106      	bne.n	80080ba <_strtol_l.isra.0+0x1e>
 80080ac:	f7fd fdb8 	bl	8005c20 <__errno>
 80080b0:	2316      	movs	r3, #22
 80080b2:	6003      	str	r3, [r0, #0]
 80080b4:	2000      	movs	r0, #0
 80080b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80080ba:	4834      	ldr	r0, [pc, #208]	@ (800818c <_strtol_l.isra.0+0xf0>)
 80080bc:	460d      	mov	r5, r1
 80080be:	462a      	mov	r2, r5
 80080c0:	f815 4b01 	ldrb.w	r4, [r5], #1
 80080c4:	5d06      	ldrb	r6, [r0, r4]
 80080c6:	f016 0608 	ands.w	r6, r6, #8
 80080ca:	d1f8      	bne.n	80080be <_strtol_l.isra.0+0x22>
 80080cc:	2c2d      	cmp	r4, #45	@ 0x2d
 80080ce:	d110      	bne.n	80080f2 <_strtol_l.isra.0+0x56>
 80080d0:	782c      	ldrb	r4, [r5, #0]
 80080d2:	2601      	movs	r6, #1
 80080d4:	1c95      	adds	r5, r2, #2
 80080d6:	f033 0210 	bics.w	r2, r3, #16
 80080da:	d115      	bne.n	8008108 <_strtol_l.isra.0+0x6c>
 80080dc:	2c30      	cmp	r4, #48	@ 0x30
 80080de:	d10d      	bne.n	80080fc <_strtol_l.isra.0+0x60>
 80080e0:	782a      	ldrb	r2, [r5, #0]
 80080e2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80080e6:	2a58      	cmp	r2, #88	@ 0x58
 80080e8:	d108      	bne.n	80080fc <_strtol_l.isra.0+0x60>
 80080ea:	786c      	ldrb	r4, [r5, #1]
 80080ec:	3502      	adds	r5, #2
 80080ee:	2310      	movs	r3, #16
 80080f0:	e00a      	b.n	8008108 <_strtol_l.isra.0+0x6c>
 80080f2:	2c2b      	cmp	r4, #43	@ 0x2b
 80080f4:	bf04      	itt	eq
 80080f6:	782c      	ldrbeq	r4, [r5, #0]
 80080f8:	1c95      	addeq	r5, r2, #2
 80080fa:	e7ec      	b.n	80080d6 <_strtol_l.isra.0+0x3a>
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d1f6      	bne.n	80080ee <_strtol_l.isra.0+0x52>
 8008100:	2c30      	cmp	r4, #48	@ 0x30
 8008102:	bf14      	ite	ne
 8008104:	230a      	movne	r3, #10
 8008106:	2308      	moveq	r3, #8
 8008108:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800810c:	f10c 3cff 	add.w	ip, ip, #4294967295
 8008110:	2200      	movs	r2, #0
 8008112:	fbbc f9f3 	udiv	r9, ip, r3
 8008116:	4610      	mov	r0, r2
 8008118:	fb03 ca19 	mls	sl, r3, r9, ip
 800811c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8008120:	2f09      	cmp	r7, #9
 8008122:	d80f      	bhi.n	8008144 <_strtol_l.isra.0+0xa8>
 8008124:	463c      	mov	r4, r7
 8008126:	42a3      	cmp	r3, r4
 8008128:	dd1b      	ble.n	8008162 <_strtol_l.isra.0+0xc6>
 800812a:	1c57      	adds	r7, r2, #1
 800812c:	d007      	beq.n	800813e <_strtol_l.isra.0+0xa2>
 800812e:	4581      	cmp	r9, r0
 8008130:	d314      	bcc.n	800815c <_strtol_l.isra.0+0xc0>
 8008132:	d101      	bne.n	8008138 <_strtol_l.isra.0+0x9c>
 8008134:	45a2      	cmp	sl, r4
 8008136:	db11      	blt.n	800815c <_strtol_l.isra.0+0xc0>
 8008138:	fb00 4003 	mla	r0, r0, r3, r4
 800813c:	2201      	movs	r2, #1
 800813e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008142:	e7eb      	b.n	800811c <_strtol_l.isra.0+0x80>
 8008144:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8008148:	2f19      	cmp	r7, #25
 800814a:	d801      	bhi.n	8008150 <_strtol_l.isra.0+0xb4>
 800814c:	3c37      	subs	r4, #55	@ 0x37
 800814e:	e7ea      	b.n	8008126 <_strtol_l.isra.0+0x8a>
 8008150:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8008154:	2f19      	cmp	r7, #25
 8008156:	d804      	bhi.n	8008162 <_strtol_l.isra.0+0xc6>
 8008158:	3c57      	subs	r4, #87	@ 0x57
 800815a:	e7e4      	b.n	8008126 <_strtol_l.isra.0+0x8a>
 800815c:	f04f 32ff 	mov.w	r2, #4294967295
 8008160:	e7ed      	b.n	800813e <_strtol_l.isra.0+0xa2>
 8008162:	1c53      	adds	r3, r2, #1
 8008164:	d108      	bne.n	8008178 <_strtol_l.isra.0+0xdc>
 8008166:	2322      	movs	r3, #34	@ 0x22
 8008168:	f8ce 3000 	str.w	r3, [lr]
 800816c:	4660      	mov	r0, ip
 800816e:	f1b8 0f00 	cmp.w	r8, #0
 8008172:	d0a0      	beq.n	80080b6 <_strtol_l.isra.0+0x1a>
 8008174:	1e69      	subs	r1, r5, #1
 8008176:	e006      	b.n	8008186 <_strtol_l.isra.0+0xea>
 8008178:	b106      	cbz	r6, 800817c <_strtol_l.isra.0+0xe0>
 800817a:	4240      	negs	r0, r0
 800817c:	f1b8 0f00 	cmp.w	r8, #0
 8008180:	d099      	beq.n	80080b6 <_strtol_l.isra.0+0x1a>
 8008182:	2a00      	cmp	r2, #0
 8008184:	d1f6      	bne.n	8008174 <_strtol_l.isra.0+0xd8>
 8008186:	f8c8 1000 	str.w	r1, [r8]
 800818a:	e794      	b.n	80080b6 <_strtol_l.isra.0+0x1a>
 800818c:	08009aa9 	.word	0x08009aa9

08008190 <_strtol_r>:
 8008190:	f7ff bf84 	b.w	800809c <_strtol_l.isra.0>

08008194 <__ssputs_r>:
 8008194:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008198:	688e      	ldr	r6, [r1, #8]
 800819a:	461f      	mov	r7, r3
 800819c:	42be      	cmp	r6, r7
 800819e:	680b      	ldr	r3, [r1, #0]
 80081a0:	4682      	mov	sl, r0
 80081a2:	460c      	mov	r4, r1
 80081a4:	4690      	mov	r8, r2
 80081a6:	d82d      	bhi.n	8008204 <__ssputs_r+0x70>
 80081a8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80081ac:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80081b0:	d026      	beq.n	8008200 <__ssputs_r+0x6c>
 80081b2:	6965      	ldr	r5, [r4, #20]
 80081b4:	6909      	ldr	r1, [r1, #16]
 80081b6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80081ba:	eba3 0901 	sub.w	r9, r3, r1
 80081be:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80081c2:	1c7b      	adds	r3, r7, #1
 80081c4:	444b      	add	r3, r9
 80081c6:	106d      	asrs	r5, r5, #1
 80081c8:	429d      	cmp	r5, r3
 80081ca:	bf38      	it	cc
 80081cc:	461d      	movcc	r5, r3
 80081ce:	0553      	lsls	r3, r2, #21
 80081d0:	d527      	bpl.n	8008222 <__ssputs_r+0x8e>
 80081d2:	4629      	mov	r1, r5
 80081d4:	f7fe fc24 	bl	8006a20 <_malloc_r>
 80081d8:	4606      	mov	r6, r0
 80081da:	b360      	cbz	r0, 8008236 <__ssputs_r+0xa2>
 80081dc:	6921      	ldr	r1, [r4, #16]
 80081de:	464a      	mov	r2, r9
 80081e0:	f000 fa18 	bl	8008614 <memcpy>
 80081e4:	89a3      	ldrh	r3, [r4, #12]
 80081e6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80081ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80081ee:	81a3      	strh	r3, [r4, #12]
 80081f0:	6126      	str	r6, [r4, #16]
 80081f2:	6165      	str	r5, [r4, #20]
 80081f4:	444e      	add	r6, r9
 80081f6:	eba5 0509 	sub.w	r5, r5, r9
 80081fa:	6026      	str	r6, [r4, #0]
 80081fc:	60a5      	str	r5, [r4, #8]
 80081fe:	463e      	mov	r6, r7
 8008200:	42be      	cmp	r6, r7
 8008202:	d900      	bls.n	8008206 <__ssputs_r+0x72>
 8008204:	463e      	mov	r6, r7
 8008206:	6820      	ldr	r0, [r4, #0]
 8008208:	4632      	mov	r2, r6
 800820a:	4641      	mov	r1, r8
 800820c:	f000 f9c6 	bl	800859c <memmove>
 8008210:	68a3      	ldr	r3, [r4, #8]
 8008212:	1b9b      	subs	r3, r3, r6
 8008214:	60a3      	str	r3, [r4, #8]
 8008216:	6823      	ldr	r3, [r4, #0]
 8008218:	4433      	add	r3, r6
 800821a:	6023      	str	r3, [r4, #0]
 800821c:	2000      	movs	r0, #0
 800821e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008222:	462a      	mov	r2, r5
 8008224:	f000 fd89 	bl	8008d3a <_realloc_r>
 8008228:	4606      	mov	r6, r0
 800822a:	2800      	cmp	r0, #0
 800822c:	d1e0      	bne.n	80081f0 <__ssputs_r+0x5c>
 800822e:	6921      	ldr	r1, [r4, #16]
 8008230:	4650      	mov	r0, sl
 8008232:	f7fe fb81 	bl	8006938 <_free_r>
 8008236:	230c      	movs	r3, #12
 8008238:	f8ca 3000 	str.w	r3, [sl]
 800823c:	89a3      	ldrh	r3, [r4, #12]
 800823e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008242:	81a3      	strh	r3, [r4, #12]
 8008244:	f04f 30ff 	mov.w	r0, #4294967295
 8008248:	e7e9      	b.n	800821e <__ssputs_r+0x8a>
	...

0800824c <_svfiprintf_r>:
 800824c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008250:	4698      	mov	r8, r3
 8008252:	898b      	ldrh	r3, [r1, #12]
 8008254:	061b      	lsls	r3, r3, #24
 8008256:	b09d      	sub	sp, #116	@ 0x74
 8008258:	4607      	mov	r7, r0
 800825a:	460d      	mov	r5, r1
 800825c:	4614      	mov	r4, r2
 800825e:	d510      	bpl.n	8008282 <_svfiprintf_r+0x36>
 8008260:	690b      	ldr	r3, [r1, #16]
 8008262:	b973      	cbnz	r3, 8008282 <_svfiprintf_r+0x36>
 8008264:	2140      	movs	r1, #64	@ 0x40
 8008266:	f7fe fbdb 	bl	8006a20 <_malloc_r>
 800826a:	6028      	str	r0, [r5, #0]
 800826c:	6128      	str	r0, [r5, #16]
 800826e:	b930      	cbnz	r0, 800827e <_svfiprintf_r+0x32>
 8008270:	230c      	movs	r3, #12
 8008272:	603b      	str	r3, [r7, #0]
 8008274:	f04f 30ff 	mov.w	r0, #4294967295
 8008278:	b01d      	add	sp, #116	@ 0x74
 800827a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800827e:	2340      	movs	r3, #64	@ 0x40
 8008280:	616b      	str	r3, [r5, #20]
 8008282:	2300      	movs	r3, #0
 8008284:	9309      	str	r3, [sp, #36]	@ 0x24
 8008286:	2320      	movs	r3, #32
 8008288:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800828c:	f8cd 800c 	str.w	r8, [sp, #12]
 8008290:	2330      	movs	r3, #48	@ 0x30
 8008292:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008430 <_svfiprintf_r+0x1e4>
 8008296:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800829a:	f04f 0901 	mov.w	r9, #1
 800829e:	4623      	mov	r3, r4
 80082a0:	469a      	mov	sl, r3
 80082a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80082a6:	b10a      	cbz	r2, 80082ac <_svfiprintf_r+0x60>
 80082a8:	2a25      	cmp	r2, #37	@ 0x25
 80082aa:	d1f9      	bne.n	80082a0 <_svfiprintf_r+0x54>
 80082ac:	ebba 0b04 	subs.w	fp, sl, r4
 80082b0:	d00b      	beq.n	80082ca <_svfiprintf_r+0x7e>
 80082b2:	465b      	mov	r3, fp
 80082b4:	4622      	mov	r2, r4
 80082b6:	4629      	mov	r1, r5
 80082b8:	4638      	mov	r0, r7
 80082ba:	f7ff ff6b 	bl	8008194 <__ssputs_r>
 80082be:	3001      	adds	r0, #1
 80082c0:	f000 80a7 	beq.w	8008412 <_svfiprintf_r+0x1c6>
 80082c4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80082c6:	445a      	add	r2, fp
 80082c8:	9209      	str	r2, [sp, #36]	@ 0x24
 80082ca:	f89a 3000 	ldrb.w	r3, [sl]
 80082ce:	2b00      	cmp	r3, #0
 80082d0:	f000 809f 	beq.w	8008412 <_svfiprintf_r+0x1c6>
 80082d4:	2300      	movs	r3, #0
 80082d6:	f04f 32ff 	mov.w	r2, #4294967295
 80082da:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80082de:	f10a 0a01 	add.w	sl, sl, #1
 80082e2:	9304      	str	r3, [sp, #16]
 80082e4:	9307      	str	r3, [sp, #28]
 80082e6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80082ea:	931a      	str	r3, [sp, #104]	@ 0x68
 80082ec:	4654      	mov	r4, sl
 80082ee:	2205      	movs	r2, #5
 80082f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80082f4:	484e      	ldr	r0, [pc, #312]	@ (8008430 <_svfiprintf_r+0x1e4>)
 80082f6:	f7f7 ff6b 	bl	80001d0 <memchr>
 80082fa:	9a04      	ldr	r2, [sp, #16]
 80082fc:	b9d8      	cbnz	r0, 8008336 <_svfiprintf_r+0xea>
 80082fe:	06d0      	lsls	r0, r2, #27
 8008300:	bf44      	itt	mi
 8008302:	2320      	movmi	r3, #32
 8008304:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008308:	0711      	lsls	r1, r2, #28
 800830a:	bf44      	itt	mi
 800830c:	232b      	movmi	r3, #43	@ 0x2b
 800830e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008312:	f89a 3000 	ldrb.w	r3, [sl]
 8008316:	2b2a      	cmp	r3, #42	@ 0x2a
 8008318:	d015      	beq.n	8008346 <_svfiprintf_r+0xfa>
 800831a:	9a07      	ldr	r2, [sp, #28]
 800831c:	4654      	mov	r4, sl
 800831e:	2000      	movs	r0, #0
 8008320:	f04f 0c0a 	mov.w	ip, #10
 8008324:	4621      	mov	r1, r4
 8008326:	f811 3b01 	ldrb.w	r3, [r1], #1
 800832a:	3b30      	subs	r3, #48	@ 0x30
 800832c:	2b09      	cmp	r3, #9
 800832e:	d94b      	bls.n	80083c8 <_svfiprintf_r+0x17c>
 8008330:	b1b0      	cbz	r0, 8008360 <_svfiprintf_r+0x114>
 8008332:	9207      	str	r2, [sp, #28]
 8008334:	e014      	b.n	8008360 <_svfiprintf_r+0x114>
 8008336:	eba0 0308 	sub.w	r3, r0, r8
 800833a:	fa09 f303 	lsl.w	r3, r9, r3
 800833e:	4313      	orrs	r3, r2
 8008340:	9304      	str	r3, [sp, #16]
 8008342:	46a2      	mov	sl, r4
 8008344:	e7d2      	b.n	80082ec <_svfiprintf_r+0xa0>
 8008346:	9b03      	ldr	r3, [sp, #12]
 8008348:	1d19      	adds	r1, r3, #4
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	9103      	str	r1, [sp, #12]
 800834e:	2b00      	cmp	r3, #0
 8008350:	bfbb      	ittet	lt
 8008352:	425b      	neglt	r3, r3
 8008354:	f042 0202 	orrlt.w	r2, r2, #2
 8008358:	9307      	strge	r3, [sp, #28]
 800835a:	9307      	strlt	r3, [sp, #28]
 800835c:	bfb8      	it	lt
 800835e:	9204      	strlt	r2, [sp, #16]
 8008360:	7823      	ldrb	r3, [r4, #0]
 8008362:	2b2e      	cmp	r3, #46	@ 0x2e
 8008364:	d10a      	bne.n	800837c <_svfiprintf_r+0x130>
 8008366:	7863      	ldrb	r3, [r4, #1]
 8008368:	2b2a      	cmp	r3, #42	@ 0x2a
 800836a:	d132      	bne.n	80083d2 <_svfiprintf_r+0x186>
 800836c:	9b03      	ldr	r3, [sp, #12]
 800836e:	1d1a      	adds	r2, r3, #4
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	9203      	str	r2, [sp, #12]
 8008374:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008378:	3402      	adds	r4, #2
 800837a:	9305      	str	r3, [sp, #20]
 800837c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008440 <_svfiprintf_r+0x1f4>
 8008380:	7821      	ldrb	r1, [r4, #0]
 8008382:	2203      	movs	r2, #3
 8008384:	4650      	mov	r0, sl
 8008386:	f7f7 ff23 	bl	80001d0 <memchr>
 800838a:	b138      	cbz	r0, 800839c <_svfiprintf_r+0x150>
 800838c:	9b04      	ldr	r3, [sp, #16]
 800838e:	eba0 000a 	sub.w	r0, r0, sl
 8008392:	2240      	movs	r2, #64	@ 0x40
 8008394:	4082      	lsls	r2, r0
 8008396:	4313      	orrs	r3, r2
 8008398:	3401      	adds	r4, #1
 800839a:	9304      	str	r3, [sp, #16]
 800839c:	f814 1b01 	ldrb.w	r1, [r4], #1
 80083a0:	4824      	ldr	r0, [pc, #144]	@ (8008434 <_svfiprintf_r+0x1e8>)
 80083a2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80083a6:	2206      	movs	r2, #6
 80083a8:	f7f7 ff12 	bl	80001d0 <memchr>
 80083ac:	2800      	cmp	r0, #0
 80083ae:	d036      	beq.n	800841e <_svfiprintf_r+0x1d2>
 80083b0:	4b21      	ldr	r3, [pc, #132]	@ (8008438 <_svfiprintf_r+0x1ec>)
 80083b2:	bb1b      	cbnz	r3, 80083fc <_svfiprintf_r+0x1b0>
 80083b4:	9b03      	ldr	r3, [sp, #12]
 80083b6:	3307      	adds	r3, #7
 80083b8:	f023 0307 	bic.w	r3, r3, #7
 80083bc:	3308      	adds	r3, #8
 80083be:	9303      	str	r3, [sp, #12]
 80083c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80083c2:	4433      	add	r3, r6
 80083c4:	9309      	str	r3, [sp, #36]	@ 0x24
 80083c6:	e76a      	b.n	800829e <_svfiprintf_r+0x52>
 80083c8:	fb0c 3202 	mla	r2, ip, r2, r3
 80083cc:	460c      	mov	r4, r1
 80083ce:	2001      	movs	r0, #1
 80083d0:	e7a8      	b.n	8008324 <_svfiprintf_r+0xd8>
 80083d2:	2300      	movs	r3, #0
 80083d4:	3401      	adds	r4, #1
 80083d6:	9305      	str	r3, [sp, #20]
 80083d8:	4619      	mov	r1, r3
 80083da:	f04f 0c0a 	mov.w	ip, #10
 80083de:	4620      	mov	r0, r4
 80083e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80083e4:	3a30      	subs	r2, #48	@ 0x30
 80083e6:	2a09      	cmp	r2, #9
 80083e8:	d903      	bls.n	80083f2 <_svfiprintf_r+0x1a6>
 80083ea:	2b00      	cmp	r3, #0
 80083ec:	d0c6      	beq.n	800837c <_svfiprintf_r+0x130>
 80083ee:	9105      	str	r1, [sp, #20]
 80083f0:	e7c4      	b.n	800837c <_svfiprintf_r+0x130>
 80083f2:	fb0c 2101 	mla	r1, ip, r1, r2
 80083f6:	4604      	mov	r4, r0
 80083f8:	2301      	movs	r3, #1
 80083fa:	e7f0      	b.n	80083de <_svfiprintf_r+0x192>
 80083fc:	ab03      	add	r3, sp, #12
 80083fe:	9300      	str	r3, [sp, #0]
 8008400:	462a      	mov	r2, r5
 8008402:	4b0e      	ldr	r3, [pc, #56]	@ (800843c <_svfiprintf_r+0x1f0>)
 8008404:	a904      	add	r1, sp, #16
 8008406:	4638      	mov	r0, r7
 8008408:	f7fc fccc 	bl	8004da4 <_printf_float>
 800840c:	1c42      	adds	r2, r0, #1
 800840e:	4606      	mov	r6, r0
 8008410:	d1d6      	bne.n	80083c0 <_svfiprintf_r+0x174>
 8008412:	89ab      	ldrh	r3, [r5, #12]
 8008414:	065b      	lsls	r3, r3, #25
 8008416:	f53f af2d 	bmi.w	8008274 <_svfiprintf_r+0x28>
 800841a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800841c:	e72c      	b.n	8008278 <_svfiprintf_r+0x2c>
 800841e:	ab03      	add	r3, sp, #12
 8008420:	9300      	str	r3, [sp, #0]
 8008422:	462a      	mov	r2, r5
 8008424:	4b05      	ldr	r3, [pc, #20]	@ (800843c <_svfiprintf_r+0x1f0>)
 8008426:	a904      	add	r1, sp, #16
 8008428:	4638      	mov	r0, r7
 800842a:	f7fc ff53 	bl	80052d4 <_printf_i>
 800842e:	e7ed      	b.n	800840c <_svfiprintf_r+0x1c0>
 8008430:	080098a1 	.word	0x080098a1
 8008434:	080098ab 	.word	0x080098ab
 8008438:	08004da5 	.word	0x08004da5
 800843c:	08008195 	.word	0x08008195
 8008440:	080098a7 	.word	0x080098a7

08008444 <__sflush_r>:
 8008444:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008448:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800844c:	0716      	lsls	r6, r2, #28
 800844e:	4605      	mov	r5, r0
 8008450:	460c      	mov	r4, r1
 8008452:	d454      	bmi.n	80084fe <__sflush_r+0xba>
 8008454:	684b      	ldr	r3, [r1, #4]
 8008456:	2b00      	cmp	r3, #0
 8008458:	dc02      	bgt.n	8008460 <__sflush_r+0x1c>
 800845a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800845c:	2b00      	cmp	r3, #0
 800845e:	dd48      	ble.n	80084f2 <__sflush_r+0xae>
 8008460:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008462:	2e00      	cmp	r6, #0
 8008464:	d045      	beq.n	80084f2 <__sflush_r+0xae>
 8008466:	2300      	movs	r3, #0
 8008468:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800846c:	682f      	ldr	r7, [r5, #0]
 800846e:	6a21      	ldr	r1, [r4, #32]
 8008470:	602b      	str	r3, [r5, #0]
 8008472:	d030      	beq.n	80084d6 <__sflush_r+0x92>
 8008474:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008476:	89a3      	ldrh	r3, [r4, #12]
 8008478:	0759      	lsls	r1, r3, #29
 800847a:	d505      	bpl.n	8008488 <__sflush_r+0x44>
 800847c:	6863      	ldr	r3, [r4, #4]
 800847e:	1ad2      	subs	r2, r2, r3
 8008480:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008482:	b10b      	cbz	r3, 8008488 <__sflush_r+0x44>
 8008484:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008486:	1ad2      	subs	r2, r2, r3
 8008488:	2300      	movs	r3, #0
 800848a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800848c:	6a21      	ldr	r1, [r4, #32]
 800848e:	4628      	mov	r0, r5
 8008490:	47b0      	blx	r6
 8008492:	1c43      	adds	r3, r0, #1
 8008494:	89a3      	ldrh	r3, [r4, #12]
 8008496:	d106      	bne.n	80084a6 <__sflush_r+0x62>
 8008498:	6829      	ldr	r1, [r5, #0]
 800849a:	291d      	cmp	r1, #29
 800849c:	d82b      	bhi.n	80084f6 <__sflush_r+0xb2>
 800849e:	4a2a      	ldr	r2, [pc, #168]	@ (8008548 <__sflush_r+0x104>)
 80084a0:	40ca      	lsrs	r2, r1
 80084a2:	07d6      	lsls	r6, r2, #31
 80084a4:	d527      	bpl.n	80084f6 <__sflush_r+0xb2>
 80084a6:	2200      	movs	r2, #0
 80084a8:	6062      	str	r2, [r4, #4]
 80084aa:	04d9      	lsls	r1, r3, #19
 80084ac:	6922      	ldr	r2, [r4, #16]
 80084ae:	6022      	str	r2, [r4, #0]
 80084b0:	d504      	bpl.n	80084bc <__sflush_r+0x78>
 80084b2:	1c42      	adds	r2, r0, #1
 80084b4:	d101      	bne.n	80084ba <__sflush_r+0x76>
 80084b6:	682b      	ldr	r3, [r5, #0]
 80084b8:	b903      	cbnz	r3, 80084bc <__sflush_r+0x78>
 80084ba:	6560      	str	r0, [r4, #84]	@ 0x54
 80084bc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80084be:	602f      	str	r7, [r5, #0]
 80084c0:	b1b9      	cbz	r1, 80084f2 <__sflush_r+0xae>
 80084c2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80084c6:	4299      	cmp	r1, r3
 80084c8:	d002      	beq.n	80084d0 <__sflush_r+0x8c>
 80084ca:	4628      	mov	r0, r5
 80084cc:	f7fe fa34 	bl	8006938 <_free_r>
 80084d0:	2300      	movs	r3, #0
 80084d2:	6363      	str	r3, [r4, #52]	@ 0x34
 80084d4:	e00d      	b.n	80084f2 <__sflush_r+0xae>
 80084d6:	2301      	movs	r3, #1
 80084d8:	4628      	mov	r0, r5
 80084da:	47b0      	blx	r6
 80084dc:	4602      	mov	r2, r0
 80084de:	1c50      	adds	r0, r2, #1
 80084e0:	d1c9      	bne.n	8008476 <__sflush_r+0x32>
 80084e2:	682b      	ldr	r3, [r5, #0]
 80084e4:	2b00      	cmp	r3, #0
 80084e6:	d0c6      	beq.n	8008476 <__sflush_r+0x32>
 80084e8:	2b1d      	cmp	r3, #29
 80084ea:	d001      	beq.n	80084f0 <__sflush_r+0xac>
 80084ec:	2b16      	cmp	r3, #22
 80084ee:	d11e      	bne.n	800852e <__sflush_r+0xea>
 80084f0:	602f      	str	r7, [r5, #0]
 80084f2:	2000      	movs	r0, #0
 80084f4:	e022      	b.n	800853c <__sflush_r+0xf8>
 80084f6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80084fa:	b21b      	sxth	r3, r3
 80084fc:	e01b      	b.n	8008536 <__sflush_r+0xf2>
 80084fe:	690f      	ldr	r7, [r1, #16]
 8008500:	2f00      	cmp	r7, #0
 8008502:	d0f6      	beq.n	80084f2 <__sflush_r+0xae>
 8008504:	0793      	lsls	r3, r2, #30
 8008506:	680e      	ldr	r6, [r1, #0]
 8008508:	bf08      	it	eq
 800850a:	694b      	ldreq	r3, [r1, #20]
 800850c:	600f      	str	r7, [r1, #0]
 800850e:	bf18      	it	ne
 8008510:	2300      	movne	r3, #0
 8008512:	eba6 0807 	sub.w	r8, r6, r7
 8008516:	608b      	str	r3, [r1, #8]
 8008518:	f1b8 0f00 	cmp.w	r8, #0
 800851c:	dde9      	ble.n	80084f2 <__sflush_r+0xae>
 800851e:	6a21      	ldr	r1, [r4, #32]
 8008520:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008522:	4643      	mov	r3, r8
 8008524:	463a      	mov	r2, r7
 8008526:	4628      	mov	r0, r5
 8008528:	47b0      	blx	r6
 800852a:	2800      	cmp	r0, #0
 800852c:	dc08      	bgt.n	8008540 <__sflush_r+0xfc>
 800852e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008532:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008536:	81a3      	strh	r3, [r4, #12]
 8008538:	f04f 30ff 	mov.w	r0, #4294967295
 800853c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008540:	4407      	add	r7, r0
 8008542:	eba8 0800 	sub.w	r8, r8, r0
 8008546:	e7e7      	b.n	8008518 <__sflush_r+0xd4>
 8008548:	20400001 	.word	0x20400001

0800854c <_fflush_r>:
 800854c:	b538      	push	{r3, r4, r5, lr}
 800854e:	690b      	ldr	r3, [r1, #16]
 8008550:	4605      	mov	r5, r0
 8008552:	460c      	mov	r4, r1
 8008554:	b913      	cbnz	r3, 800855c <_fflush_r+0x10>
 8008556:	2500      	movs	r5, #0
 8008558:	4628      	mov	r0, r5
 800855a:	bd38      	pop	{r3, r4, r5, pc}
 800855c:	b118      	cbz	r0, 8008566 <_fflush_r+0x1a>
 800855e:	6a03      	ldr	r3, [r0, #32]
 8008560:	b90b      	cbnz	r3, 8008566 <_fflush_r+0x1a>
 8008562:	f7fd fa6f 	bl	8005a44 <__sinit>
 8008566:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800856a:	2b00      	cmp	r3, #0
 800856c:	d0f3      	beq.n	8008556 <_fflush_r+0xa>
 800856e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008570:	07d0      	lsls	r0, r2, #31
 8008572:	d404      	bmi.n	800857e <_fflush_r+0x32>
 8008574:	0599      	lsls	r1, r3, #22
 8008576:	d402      	bmi.n	800857e <_fflush_r+0x32>
 8008578:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800857a:	f7fd fb7c 	bl	8005c76 <__retarget_lock_acquire_recursive>
 800857e:	4628      	mov	r0, r5
 8008580:	4621      	mov	r1, r4
 8008582:	f7ff ff5f 	bl	8008444 <__sflush_r>
 8008586:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008588:	07da      	lsls	r2, r3, #31
 800858a:	4605      	mov	r5, r0
 800858c:	d4e4      	bmi.n	8008558 <_fflush_r+0xc>
 800858e:	89a3      	ldrh	r3, [r4, #12]
 8008590:	059b      	lsls	r3, r3, #22
 8008592:	d4e1      	bmi.n	8008558 <_fflush_r+0xc>
 8008594:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008596:	f7fd fb6f 	bl	8005c78 <__retarget_lock_release_recursive>
 800859a:	e7dd      	b.n	8008558 <_fflush_r+0xc>

0800859c <memmove>:
 800859c:	4288      	cmp	r0, r1
 800859e:	b510      	push	{r4, lr}
 80085a0:	eb01 0402 	add.w	r4, r1, r2
 80085a4:	d902      	bls.n	80085ac <memmove+0x10>
 80085a6:	4284      	cmp	r4, r0
 80085a8:	4623      	mov	r3, r4
 80085aa:	d807      	bhi.n	80085bc <memmove+0x20>
 80085ac:	1e43      	subs	r3, r0, #1
 80085ae:	42a1      	cmp	r1, r4
 80085b0:	d008      	beq.n	80085c4 <memmove+0x28>
 80085b2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80085b6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80085ba:	e7f8      	b.n	80085ae <memmove+0x12>
 80085bc:	4402      	add	r2, r0
 80085be:	4601      	mov	r1, r0
 80085c0:	428a      	cmp	r2, r1
 80085c2:	d100      	bne.n	80085c6 <memmove+0x2a>
 80085c4:	bd10      	pop	{r4, pc}
 80085c6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80085ca:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80085ce:	e7f7      	b.n	80085c0 <memmove+0x24>

080085d0 <strncmp>:
 80085d0:	b510      	push	{r4, lr}
 80085d2:	b16a      	cbz	r2, 80085f0 <strncmp+0x20>
 80085d4:	3901      	subs	r1, #1
 80085d6:	1884      	adds	r4, r0, r2
 80085d8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80085dc:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80085e0:	429a      	cmp	r2, r3
 80085e2:	d103      	bne.n	80085ec <strncmp+0x1c>
 80085e4:	42a0      	cmp	r0, r4
 80085e6:	d001      	beq.n	80085ec <strncmp+0x1c>
 80085e8:	2a00      	cmp	r2, #0
 80085ea:	d1f5      	bne.n	80085d8 <strncmp+0x8>
 80085ec:	1ad0      	subs	r0, r2, r3
 80085ee:	bd10      	pop	{r4, pc}
 80085f0:	4610      	mov	r0, r2
 80085f2:	e7fc      	b.n	80085ee <strncmp+0x1e>

080085f4 <_sbrk_r>:
 80085f4:	b538      	push	{r3, r4, r5, lr}
 80085f6:	4d06      	ldr	r5, [pc, #24]	@ (8008610 <_sbrk_r+0x1c>)
 80085f8:	2300      	movs	r3, #0
 80085fa:	4604      	mov	r4, r0
 80085fc:	4608      	mov	r0, r1
 80085fe:	602b      	str	r3, [r5, #0]
 8008600:	f7f9 f904 	bl	800180c <_sbrk>
 8008604:	1c43      	adds	r3, r0, #1
 8008606:	d102      	bne.n	800860e <_sbrk_r+0x1a>
 8008608:	682b      	ldr	r3, [r5, #0]
 800860a:	b103      	cbz	r3, 800860e <_sbrk_r+0x1a>
 800860c:	6023      	str	r3, [r4, #0]
 800860e:	bd38      	pop	{r3, r4, r5, pc}
 8008610:	200004ac 	.word	0x200004ac

08008614 <memcpy>:
 8008614:	440a      	add	r2, r1
 8008616:	4291      	cmp	r1, r2
 8008618:	f100 33ff 	add.w	r3, r0, #4294967295
 800861c:	d100      	bne.n	8008620 <memcpy+0xc>
 800861e:	4770      	bx	lr
 8008620:	b510      	push	{r4, lr}
 8008622:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008626:	f803 4f01 	strb.w	r4, [r3, #1]!
 800862a:	4291      	cmp	r1, r2
 800862c:	d1f9      	bne.n	8008622 <memcpy+0xe>
 800862e:	bd10      	pop	{r4, pc}

08008630 <nan>:
 8008630:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8008638 <nan+0x8>
 8008634:	4770      	bx	lr
 8008636:	bf00      	nop
 8008638:	00000000 	.word	0x00000000
 800863c:	7ff80000 	.word	0x7ff80000

08008640 <__assert_func>:
 8008640:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008642:	4614      	mov	r4, r2
 8008644:	461a      	mov	r2, r3
 8008646:	4b09      	ldr	r3, [pc, #36]	@ (800866c <__assert_func+0x2c>)
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	4605      	mov	r5, r0
 800864c:	68d8      	ldr	r0, [r3, #12]
 800864e:	b14c      	cbz	r4, 8008664 <__assert_func+0x24>
 8008650:	4b07      	ldr	r3, [pc, #28]	@ (8008670 <__assert_func+0x30>)
 8008652:	9100      	str	r1, [sp, #0]
 8008654:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008658:	4906      	ldr	r1, [pc, #24]	@ (8008674 <__assert_func+0x34>)
 800865a:	462b      	mov	r3, r5
 800865c:	f000 fba8 	bl	8008db0 <fiprintf>
 8008660:	f000 fbb8 	bl	8008dd4 <abort>
 8008664:	4b04      	ldr	r3, [pc, #16]	@ (8008678 <__assert_func+0x38>)
 8008666:	461c      	mov	r4, r3
 8008668:	e7f3      	b.n	8008652 <__assert_func+0x12>
 800866a:	bf00      	nop
 800866c:	20000018 	.word	0x20000018
 8008670:	080098ba 	.word	0x080098ba
 8008674:	080098c7 	.word	0x080098c7
 8008678:	080098f5 	.word	0x080098f5

0800867c <_calloc_r>:
 800867c:	b570      	push	{r4, r5, r6, lr}
 800867e:	fba1 5402 	umull	r5, r4, r1, r2
 8008682:	b934      	cbnz	r4, 8008692 <_calloc_r+0x16>
 8008684:	4629      	mov	r1, r5
 8008686:	f7fe f9cb 	bl	8006a20 <_malloc_r>
 800868a:	4606      	mov	r6, r0
 800868c:	b928      	cbnz	r0, 800869a <_calloc_r+0x1e>
 800868e:	4630      	mov	r0, r6
 8008690:	bd70      	pop	{r4, r5, r6, pc}
 8008692:	220c      	movs	r2, #12
 8008694:	6002      	str	r2, [r0, #0]
 8008696:	2600      	movs	r6, #0
 8008698:	e7f9      	b.n	800868e <_calloc_r+0x12>
 800869a:	462a      	mov	r2, r5
 800869c:	4621      	mov	r1, r4
 800869e:	f7fd fa6c 	bl	8005b7a <memset>
 80086a2:	e7f4      	b.n	800868e <_calloc_r+0x12>

080086a4 <rshift>:
 80086a4:	6903      	ldr	r3, [r0, #16]
 80086a6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80086aa:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80086ae:	ea4f 1261 	mov.w	r2, r1, asr #5
 80086b2:	f100 0414 	add.w	r4, r0, #20
 80086b6:	dd45      	ble.n	8008744 <rshift+0xa0>
 80086b8:	f011 011f 	ands.w	r1, r1, #31
 80086bc:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80086c0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80086c4:	d10c      	bne.n	80086e0 <rshift+0x3c>
 80086c6:	f100 0710 	add.w	r7, r0, #16
 80086ca:	4629      	mov	r1, r5
 80086cc:	42b1      	cmp	r1, r6
 80086ce:	d334      	bcc.n	800873a <rshift+0x96>
 80086d0:	1a9b      	subs	r3, r3, r2
 80086d2:	009b      	lsls	r3, r3, #2
 80086d4:	1eea      	subs	r2, r5, #3
 80086d6:	4296      	cmp	r6, r2
 80086d8:	bf38      	it	cc
 80086da:	2300      	movcc	r3, #0
 80086dc:	4423      	add	r3, r4
 80086de:	e015      	b.n	800870c <rshift+0x68>
 80086e0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80086e4:	f1c1 0820 	rsb	r8, r1, #32
 80086e8:	40cf      	lsrs	r7, r1
 80086ea:	f105 0e04 	add.w	lr, r5, #4
 80086ee:	46a1      	mov	r9, r4
 80086f0:	4576      	cmp	r6, lr
 80086f2:	46f4      	mov	ip, lr
 80086f4:	d815      	bhi.n	8008722 <rshift+0x7e>
 80086f6:	1a9a      	subs	r2, r3, r2
 80086f8:	0092      	lsls	r2, r2, #2
 80086fa:	3a04      	subs	r2, #4
 80086fc:	3501      	adds	r5, #1
 80086fe:	42ae      	cmp	r6, r5
 8008700:	bf38      	it	cc
 8008702:	2200      	movcc	r2, #0
 8008704:	18a3      	adds	r3, r4, r2
 8008706:	50a7      	str	r7, [r4, r2]
 8008708:	b107      	cbz	r7, 800870c <rshift+0x68>
 800870a:	3304      	adds	r3, #4
 800870c:	1b1a      	subs	r2, r3, r4
 800870e:	42a3      	cmp	r3, r4
 8008710:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8008714:	bf08      	it	eq
 8008716:	2300      	moveq	r3, #0
 8008718:	6102      	str	r2, [r0, #16]
 800871a:	bf08      	it	eq
 800871c:	6143      	streq	r3, [r0, #20]
 800871e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008722:	f8dc c000 	ldr.w	ip, [ip]
 8008726:	fa0c fc08 	lsl.w	ip, ip, r8
 800872a:	ea4c 0707 	orr.w	r7, ip, r7
 800872e:	f849 7b04 	str.w	r7, [r9], #4
 8008732:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008736:	40cf      	lsrs	r7, r1
 8008738:	e7da      	b.n	80086f0 <rshift+0x4c>
 800873a:	f851 cb04 	ldr.w	ip, [r1], #4
 800873e:	f847 cf04 	str.w	ip, [r7, #4]!
 8008742:	e7c3      	b.n	80086cc <rshift+0x28>
 8008744:	4623      	mov	r3, r4
 8008746:	e7e1      	b.n	800870c <rshift+0x68>

08008748 <__hexdig_fun>:
 8008748:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800874c:	2b09      	cmp	r3, #9
 800874e:	d802      	bhi.n	8008756 <__hexdig_fun+0xe>
 8008750:	3820      	subs	r0, #32
 8008752:	b2c0      	uxtb	r0, r0
 8008754:	4770      	bx	lr
 8008756:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800875a:	2b05      	cmp	r3, #5
 800875c:	d801      	bhi.n	8008762 <__hexdig_fun+0x1a>
 800875e:	3847      	subs	r0, #71	@ 0x47
 8008760:	e7f7      	b.n	8008752 <__hexdig_fun+0xa>
 8008762:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8008766:	2b05      	cmp	r3, #5
 8008768:	d801      	bhi.n	800876e <__hexdig_fun+0x26>
 800876a:	3827      	subs	r0, #39	@ 0x27
 800876c:	e7f1      	b.n	8008752 <__hexdig_fun+0xa>
 800876e:	2000      	movs	r0, #0
 8008770:	4770      	bx	lr
	...

08008774 <__gethex>:
 8008774:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008778:	b085      	sub	sp, #20
 800877a:	468a      	mov	sl, r1
 800877c:	9302      	str	r3, [sp, #8]
 800877e:	680b      	ldr	r3, [r1, #0]
 8008780:	9001      	str	r0, [sp, #4]
 8008782:	4690      	mov	r8, r2
 8008784:	1c9c      	adds	r4, r3, #2
 8008786:	46a1      	mov	r9, r4
 8008788:	f814 0b01 	ldrb.w	r0, [r4], #1
 800878c:	2830      	cmp	r0, #48	@ 0x30
 800878e:	d0fa      	beq.n	8008786 <__gethex+0x12>
 8008790:	eba9 0303 	sub.w	r3, r9, r3
 8008794:	f1a3 0b02 	sub.w	fp, r3, #2
 8008798:	f7ff ffd6 	bl	8008748 <__hexdig_fun>
 800879c:	4605      	mov	r5, r0
 800879e:	2800      	cmp	r0, #0
 80087a0:	d168      	bne.n	8008874 <__gethex+0x100>
 80087a2:	49a0      	ldr	r1, [pc, #640]	@ (8008a24 <__gethex+0x2b0>)
 80087a4:	2201      	movs	r2, #1
 80087a6:	4648      	mov	r0, r9
 80087a8:	f7ff ff12 	bl	80085d0 <strncmp>
 80087ac:	4607      	mov	r7, r0
 80087ae:	2800      	cmp	r0, #0
 80087b0:	d167      	bne.n	8008882 <__gethex+0x10e>
 80087b2:	f899 0001 	ldrb.w	r0, [r9, #1]
 80087b6:	4626      	mov	r6, r4
 80087b8:	f7ff ffc6 	bl	8008748 <__hexdig_fun>
 80087bc:	2800      	cmp	r0, #0
 80087be:	d062      	beq.n	8008886 <__gethex+0x112>
 80087c0:	4623      	mov	r3, r4
 80087c2:	7818      	ldrb	r0, [r3, #0]
 80087c4:	2830      	cmp	r0, #48	@ 0x30
 80087c6:	4699      	mov	r9, r3
 80087c8:	f103 0301 	add.w	r3, r3, #1
 80087cc:	d0f9      	beq.n	80087c2 <__gethex+0x4e>
 80087ce:	f7ff ffbb 	bl	8008748 <__hexdig_fun>
 80087d2:	fab0 f580 	clz	r5, r0
 80087d6:	096d      	lsrs	r5, r5, #5
 80087d8:	f04f 0b01 	mov.w	fp, #1
 80087dc:	464a      	mov	r2, r9
 80087de:	4616      	mov	r6, r2
 80087e0:	3201      	adds	r2, #1
 80087e2:	7830      	ldrb	r0, [r6, #0]
 80087e4:	f7ff ffb0 	bl	8008748 <__hexdig_fun>
 80087e8:	2800      	cmp	r0, #0
 80087ea:	d1f8      	bne.n	80087de <__gethex+0x6a>
 80087ec:	498d      	ldr	r1, [pc, #564]	@ (8008a24 <__gethex+0x2b0>)
 80087ee:	2201      	movs	r2, #1
 80087f0:	4630      	mov	r0, r6
 80087f2:	f7ff feed 	bl	80085d0 <strncmp>
 80087f6:	2800      	cmp	r0, #0
 80087f8:	d13f      	bne.n	800887a <__gethex+0x106>
 80087fa:	b944      	cbnz	r4, 800880e <__gethex+0x9a>
 80087fc:	1c74      	adds	r4, r6, #1
 80087fe:	4622      	mov	r2, r4
 8008800:	4616      	mov	r6, r2
 8008802:	3201      	adds	r2, #1
 8008804:	7830      	ldrb	r0, [r6, #0]
 8008806:	f7ff ff9f 	bl	8008748 <__hexdig_fun>
 800880a:	2800      	cmp	r0, #0
 800880c:	d1f8      	bne.n	8008800 <__gethex+0x8c>
 800880e:	1ba4      	subs	r4, r4, r6
 8008810:	00a7      	lsls	r7, r4, #2
 8008812:	7833      	ldrb	r3, [r6, #0]
 8008814:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8008818:	2b50      	cmp	r3, #80	@ 0x50
 800881a:	d13e      	bne.n	800889a <__gethex+0x126>
 800881c:	7873      	ldrb	r3, [r6, #1]
 800881e:	2b2b      	cmp	r3, #43	@ 0x2b
 8008820:	d033      	beq.n	800888a <__gethex+0x116>
 8008822:	2b2d      	cmp	r3, #45	@ 0x2d
 8008824:	d034      	beq.n	8008890 <__gethex+0x11c>
 8008826:	1c71      	adds	r1, r6, #1
 8008828:	2400      	movs	r4, #0
 800882a:	7808      	ldrb	r0, [r1, #0]
 800882c:	f7ff ff8c 	bl	8008748 <__hexdig_fun>
 8008830:	1e43      	subs	r3, r0, #1
 8008832:	b2db      	uxtb	r3, r3
 8008834:	2b18      	cmp	r3, #24
 8008836:	d830      	bhi.n	800889a <__gethex+0x126>
 8008838:	f1a0 0210 	sub.w	r2, r0, #16
 800883c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008840:	f7ff ff82 	bl	8008748 <__hexdig_fun>
 8008844:	f100 3cff 	add.w	ip, r0, #4294967295
 8008848:	fa5f fc8c 	uxtb.w	ip, ip
 800884c:	f1bc 0f18 	cmp.w	ip, #24
 8008850:	f04f 030a 	mov.w	r3, #10
 8008854:	d91e      	bls.n	8008894 <__gethex+0x120>
 8008856:	b104      	cbz	r4, 800885a <__gethex+0xe6>
 8008858:	4252      	negs	r2, r2
 800885a:	4417      	add	r7, r2
 800885c:	f8ca 1000 	str.w	r1, [sl]
 8008860:	b1ed      	cbz	r5, 800889e <__gethex+0x12a>
 8008862:	f1bb 0f00 	cmp.w	fp, #0
 8008866:	bf0c      	ite	eq
 8008868:	2506      	moveq	r5, #6
 800886a:	2500      	movne	r5, #0
 800886c:	4628      	mov	r0, r5
 800886e:	b005      	add	sp, #20
 8008870:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008874:	2500      	movs	r5, #0
 8008876:	462c      	mov	r4, r5
 8008878:	e7b0      	b.n	80087dc <__gethex+0x68>
 800887a:	2c00      	cmp	r4, #0
 800887c:	d1c7      	bne.n	800880e <__gethex+0x9a>
 800887e:	4627      	mov	r7, r4
 8008880:	e7c7      	b.n	8008812 <__gethex+0x9e>
 8008882:	464e      	mov	r6, r9
 8008884:	462f      	mov	r7, r5
 8008886:	2501      	movs	r5, #1
 8008888:	e7c3      	b.n	8008812 <__gethex+0x9e>
 800888a:	2400      	movs	r4, #0
 800888c:	1cb1      	adds	r1, r6, #2
 800888e:	e7cc      	b.n	800882a <__gethex+0xb6>
 8008890:	2401      	movs	r4, #1
 8008892:	e7fb      	b.n	800888c <__gethex+0x118>
 8008894:	fb03 0002 	mla	r0, r3, r2, r0
 8008898:	e7ce      	b.n	8008838 <__gethex+0xc4>
 800889a:	4631      	mov	r1, r6
 800889c:	e7de      	b.n	800885c <__gethex+0xe8>
 800889e:	eba6 0309 	sub.w	r3, r6, r9
 80088a2:	3b01      	subs	r3, #1
 80088a4:	4629      	mov	r1, r5
 80088a6:	2b07      	cmp	r3, #7
 80088a8:	dc0a      	bgt.n	80088c0 <__gethex+0x14c>
 80088aa:	9801      	ldr	r0, [sp, #4]
 80088ac:	f7fe f944 	bl	8006b38 <_Balloc>
 80088b0:	4604      	mov	r4, r0
 80088b2:	b940      	cbnz	r0, 80088c6 <__gethex+0x152>
 80088b4:	4b5c      	ldr	r3, [pc, #368]	@ (8008a28 <__gethex+0x2b4>)
 80088b6:	4602      	mov	r2, r0
 80088b8:	21e4      	movs	r1, #228	@ 0xe4
 80088ba:	485c      	ldr	r0, [pc, #368]	@ (8008a2c <__gethex+0x2b8>)
 80088bc:	f7ff fec0 	bl	8008640 <__assert_func>
 80088c0:	3101      	adds	r1, #1
 80088c2:	105b      	asrs	r3, r3, #1
 80088c4:	e7ef      	b.n	80088a6 <__gethex+0x132>
 80088c6:	f100 0a14 	add.w	sl, r0, #20
 80088ca:	2300      	movs	r3, #0
 80088cc:	4655      	mov	r5, sl
 80088ce:	469b      	mov	fp, r3
 80088d0:	45b1      	cmp	r9, r6
 80088d2:	d337      	bcc.n	8008944 <__gethex+0x1d0>
 80088d4:	f845 bb04 	str.w	fp, [r5], #4
 80088d8:	eba5 050a 	sub.w	r5, r5, sl
 80088dc:	10ad      	asrs	r5, r5, #2
 80088de:	6125      	str	r5, [r4, #16]
 80088e0:	4658      	mov	r0, fp
 80088e2:	f7fe fa1b 	bl	8006d1c <__hi0bits>
 80088e6:	016d      	lsls	r5, r5, #5
 80088e8:	f8d8 6000 	ldr.w	r6, [r8]
 80088ec:	1a2d      	subs	r5, r5, r0
 80088ee:	42b5      	cmp	r5, r6
 80088f0:	dd54      	ble.n	800899c <__gethex+0x228>
 80088f2:	1bad      	subs	r5, r5, r6
 80088f4:	4629      	mov	r1, r5
 80088f6:	4620      	mov	r0, r4
 80088f8:	f7fe fda7 	bl	800744a <__any_on>
 80088fc:	4681      	mov	r9, r0
 80088fe:	b178      	cbz	r0, 8008920 <__gethex+0x1ac>
 8008900:	1e6b      	subs	r3, r5, #1
 8008902:	1159      	asrs	r1, r3, #5
 8008904:	f003 021f 	and.w	r2, r3, #31
 8008908:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800890c:	f04f 0901 	mov.w	r9, #1
 8008910:	fa09 f202 	lsl.w	r2, r9, r2
 8008914:	420a      	tst	r2, r1
 8008916:	d003      	beq.n	8008920 <__gethex+0x1ac>
 8008918:	454b      	cmp	r3, r9
 800891a:	dc36      	bgt.n	800898a <__gethex+0x216>
 800891c:	f04f 0902 	mov.w	r9, #2
 8008920:	4629      	mov	r1, r5
 8008922:	4620      	mov	r0, r4
 8008924:	f7ff febe 	bl	80086a4 <rshift>
 8008928:	442f      	add	r7, r5
 800892a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800892e:	42bb      	cmp	r3, r7
 8008930:	da42      	bge.n	80089b8 <__gethex+0x244>
 8008932:	9801      	ldr	r0, [sp, #4]
 8008934:	4621      	mov	r1, r4
 8008936:	f7fe f93f 	bl	8006bb8 <_Bfree>
 800893a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800893c:	2300      	movs	r3, #0
 800893e:	6013      	str	r3, [r2, #0]
 8008940:	25a3      	movs	r5, #163	@ 0xa3
 8008942:	e793      	b.n	800886c <__gethex+0xf8>
 8008944:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8008948:	2a2e      	cmp	r2, #46	@ 0x2e
 800894a:	d012      	beq.n	8008972 <__gethex+0x1fe>
 800894c:	2b20      	cmp	r3, #32
 800894e:	d104      	bne.n	800895a <__gethex+0x1e6>
 8008950:	f845 bb04 	str.w	fp, [r5], #4
 8008954:	f04f 0b00 	mov.w	fp, #0
 8008958:	465b      	mov	r3, fp
 800895a:	7830      	ldrb	r0, [r6, #0]
 800895c:	9303      	str	r3, [sp, #12]
 800895e:	f7ff fef3 	bl	8008748 <__hexdig_fun>
 8008962:	9b03      	ldr	r3, [sp, #12]
 8008964:	f000 000f 	and.w	r0, r0, #15
 8008968:	4098      	lsls	r0, r3
 800896a:	ea4b 0b00 	orr.w	fp, fp, r0
 800896e:	3304      	adds	r3, #4
 8008970:	e7ae      	b.n	80088d0 <__gethex+0x15c>
 8008972:	45b1      	cmp	r9, r6
 8008974:	d8ea      	bhi.n	800894c <__gethex+0x1d8>
 8008976:	492b      	ldr	r1, [pc, #172]	@ (8008a24 <__gethex+0x2b0>)
 8008978:	9303      	str	r3, [sp, #12]
 800897a:	2201      	movs	r2, #1
 800897c:	4630      	mov	r0, r6
 800897e:	f7ff fe27 	bl	80085d0 <strncmp>
 8008982:	9b03      	ldr	r3, [sp, #12]
 8008984:	2800      	cmp	r0, #0
 8008986:	d1e1      	bne.n	800894c <__gethex+0x1d8>
 8008988:	e7a2      	b.n	80088d0 <__gethex+0x15c>
 800898a:	1ea9      	subs	r1, r5, #2
 800898c:	4620      	mov	r0, r4
 800898e:	f7fe fd5c 	bl	800744a <__any_on>
 8008992:	2800      	cmp	r0, #0
 8008994:	d0c2      	beq.n	800891c <__gethex+0x1a8>
 8008996:	f04f 0903 	mov.w	r9, #3
 800899a:	e7c1      	b.n	8008920 <__gethex+0x1ac>
 800899c:	da09      	bge.n	80089b2 <__gethex+0x23e>
 800899e:	1b75      	subs	r5, r6, r5
 80089a0:	4621      	mov	r1, r4
 80089a2:	9801      	ldr	r0, [sp, #4]
 80089a4:	462a      	mov	r2, r5
 80089a6:	f7fe fb17 	bl	8006fd8 <__lshift>
 80089aa:	1b7f      	subs	r7, r7, r5
 80089ac:	4604      	mov	r4, r0
 80089ae:	f100 0a14 	add.w	sl, r0, #20
 80089b2:	f04f 0900 	mov.w	r9, #0
 80089b6:	e7b8      	b.n	800892a <__gethex+0x1b6>
 80089b8:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80089bc:	42bd      	cmp	r5, r7
 80089be:	dd6f      	ble.n	8008aa0 <__gethex+0x32c>
 80089c0:	1bed      	subs	r5, r5, r7
 80089c2:	42ae      	cmp	r6, r5
 80089c4:	dc34      	bgt.n	8008a30 <__gethex+0x2bc>
 80089c6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80089ca:	2b02      	cmp	r3, #2
 80089cc:	d022      	beq.n	8008a14 <__gethex+0x2a0>
 80089ce:	2b03      	cmp	r3, #3
 80089d0:	d024      	beq.n	8008a1c <__gethex+0x2a8>
 80089d2:	2b01      	cmp	r3, #1
 80089d4:	d115      	bne.n	8008a02 <__gethex+0x28e>
 80089d6:	42ae      	cmp	r6, r5
 80089d8:	d113      	bne.n	8008a02 <__gethex+0x28e>
 80089da:	2e01      	cmp	r6, #1
 80089dc:	d10b      	bne.n	80089f6 <__gethex+0x282>
 80089de:	9a02      	ldr	r2, [sp, #8]
 80089e0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80089e4:	6013      	str	r3, [r2, #0]
 80089e6:	2301      	movs	r3, #1
 80089e8:	6123      	str	r3, [r4, #16]
 80089ea:	f8ca 3000 	str.w	r3, [sl]
 80089ee:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80089f0:	2562      	movs	r5, #98	@ 0x62
 80089f2:	601c      	str	r4, [r3, #0]
 80089f4:	e73a      	b.n	800886c <__gethex+0xf8>
 80089f6:	1e71      	subs	r1, r6, #1
 80089f8:	4620      	mov	r0, r4
 80089fa:	f7fe fd26 	bl	800744a <__any_on>
 80089fe:	2800      	cmp	r0, #0
 8008a00:	d1ed      	bne.n	80089de <__gethex+0x26a>
 8008a02:	9801      	ldr	r0, [sp, #4]
 8008a04:	4621      	mov	r1, r4
 8008a06:	f7fe f8d7 	bl	8006bb8 <_Bfree>
 8008a0a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008a0c:	2300      	movs	r3, #0
 8008a0e:	6013      	str	r3, [r2, #0]
 8008a10:	2550      	movs	r5, #80	@ 0x50
 8008a12:	e72b      	b.n	800886c <__gethex+0xf8>
 8008a14:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	d1f3      	bne.n	8008a02 <__gethex+0x28e>
 8008a1a:	e7e0      	b.n	80089de <__gethex+0x26a>
 8008a1c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008a1e:	2b00      	cmp	r3, #0
 8008a20:	d1dd      	bne.n	80089de <__gethex+0x26a>
 8008a22:	e7ee      	b.n	8008a02 <__gethex+0x28e>
 8008a24:	0800989f 	.word	0x0800989f
 8008a28:	08009835 	.word	0x08009835
 8008a2c:	080098f6 	.word	0x080098f6
 8008a30:	1e6f      	subs	r7, r5, #1
 8008a32:	f1b9 0f00 	cmp.w	r9, #0
 8008a36:	d130      	bne.n	8008a9a <__gethex+0x326>
 8008a38:	b127      	cbz	r7, 8008a44 <__gethex+0x2d0>
 8008a3a:	4639      	mov	r1, r7
 8008a3c:	4620      	mov	r0, r4
 8008a3e:	f7fe fd04 	bl	800744a <__any_on>
 8008a42:	4681      	mov	r9, r0
 8008a44:	117a      	asrs	r2, r7, #5
 8008a46:	2301      	movs	r3, #1
 8008a48:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8008a4c:	f007 071f 	and.w	r7, r7, #31
 8008a50:	40bb      	lsls	r3, r7
 8008a52:	4213      	tst	r3, r2
 8008a54:	4629      	mov	r1, r5
 8008a56:	4620      	mov	r0, r4
 8008a58:	bf18      	it	ne
 8008a5a:	f049 0902 	orrne.w	r9, r9, #2
 8008a5e:	f7ff fe21 	bl	80086a4 <rshift>
 8008a62:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8008a66:	1b76      	subs	r6, r6, r5
 8008a68:	2502      	movs	r5, #2
 8008a6a:	f1b9 0f00 	cmp.w	r9, #0
 8008a6e:	d047      	beq.n	8008b00 <__gethex+0x38c>
 8008a70:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008a74:	2b02      	cmp	r3, #2
 8008a76:	d015      	beq.n	8008aa4 <__gethex+0x330>
 8008a78:	2b03      	cmp	r3, #3
 8008a7a:	d017      	beq.n	8008aac <__gethex+0x338>
 8008a7c:	2b01      	cmp	r3, #1
 8008a7e:	d109      	bne.n	8008a94 <__gethex+0x320>
 8008a80:	f019 0f02 	tst.w	r9, #2
 8008a84:	d006      	beq.n	8008a94 <__gethex+0x320>
 8008a86:	f8da 3000 	ldr.w	r3, [sl]
 8008a8a:	ea49 0903 	orr.w	r9, r9, r3
 8008a8e:	f019 0f01 	tst.w	r9, #1
 8008a92:	d10e      	bne.n	8008ab2 <__gethex+0x33e>
 8008a94:	f045 0510 	orr.w	r5, r5, #16
 8008a98:	e032      	b.n	8008b00 <__gethex+0x38c>
 8008a9a:	f04f 0901 	mov.w	r9, #1
 8008a9e:	e7d1      	b.n	8008a44 <__gethex+0x2d0>
 8008aa0:	2501      	movs	r5, #1
 8008aa2:	e7e2      	b.n	8008a6a <__gethex+0x2f6>
 8008aa4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008aa6:	f1c3 0301 	rsb	r3, r3, #1
 8008aaa:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008aac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008aae:	2b00      	cmp	r3, #0
 8008ab0:	d0f0      	beq.n	8008a94 <__gethex+0x320>
 8008ab2:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8008ab6:	f104 0314 	add.w	r3, r4, #20
 8008aba:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8008abe:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8008ac2:	f04f 0c00 	mov.w	ip, #0
 8008ac6:	4618      	mov	r0, r3
 8008ac8:	f853 2b04 	ldr.w	r2, [r3], #4
 8008acc:	f1b2 3fff 	cmp.w	r2, #4294967295
 8008ad0:	d01b      	beq.n	8008b0a <__gethex+0x396>
 8008ad2:	3201      	adds	r2, #1
 8008ad4:	6002      	str	r2, [r0, #0]
 8008ad6:	2d02      	cmp	r5, #2
 8008ad8:	f104 0314 	add.w	r3, r4, #20
 8008adc:	d13c      	bne.n	8008b58 <__gethex+0x3e4>
 8008ade:	f8d8 2000 	ldr.w	r2, [r8]
 8008ae2:	3a01      	subs	r2, #1
 8008ae4:	42b2      	cmp	r2, r6
 8008ae6:	d109      	bne.n	8008afc <__gethex+0x388>
 8008ae8:	1171      	asrs	r1, r6, #5
 8008aea:	2201      	movs	r2, #1
 8008aec:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008af0:	f006 061f 	and.w	r6, r6, #31
 8008af4:	fa02 f606 	lsl.w	r6, r2, r6
 8008af8:	421e      	tst	r6, r3
 8008afa:	d13a      	bne.n	8008b72 <__gethex+0x3fe>
 8008afc:	f045 0520 	orr.w	r5, r5, #32
 8008b00:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008b02:	601c      	str	r4, [r3, #0]
 8008b04:	9b02      	ldr	r3, [sp, #8]
 8008b06:	601f      	str	r7, [r3, #0]
 8008b08:	e6b0      	b.n	800886c <__gethex+0xf8>
 8008b0a:	4299      	cmp	r1, r3
 8008b0c:	f843 cc04 	str.w	ip, [r3, #-4]
 8008b10:	d8d9      	bhi.n	8008ac6 <__gethex+0x352>
 8008b12:	68a3      	ldr	r3, [r4, #8]
 8008b14:	459b      	cmp	fp, r3
 8008b16:	db17      	blt.n	8008b48 <__gethex+0x3d4>
 8008b18:	6861      	ldr	r1, [r4, #4]
 8008b1a:	9801      	ldr	r0, [sp, #4]
 8008b1c:	3101      	adds	r1, #1
 8008b1e:	f7fe f80b 	bl	8006b38 <_Balloc>
 8008b22:	4681      	mov	r9, r0
 8008b24:	b918      	cbnz	r0, 8008b2e <__gethex+0x3ba>
 8008b26:	4b1a      	ldr	r3, [pc, #104]	@ (8008b90 <__gethex+0x41c>)
 8008b28:	4602      	mov	r2, r0
 8008b2a:	2184      	movs	r1, #132	@ 0x84
 8008b2c:	e6c5      	b.n	80088ba <__gethex+0x146>
 8008b2e:	6922      	ldr	r2, [r4, #16]
 8008b30:	3202      	adds	r2, #2
 8008b32:	f104 010c 	add.w	r1, r4, #12
 8008b36:	0092      	lsls	r2, r2, #2
 8008b38:	300c      	adds	r0, #12
 8008b3a:	f7ff fd6b 	bl	8008614 <memcpy>
 8008b3e:	4621      	mov	r1, r4
 8008b40:	9801      	ldr	r0, [sp, #4]
 8008b42:	f7fe f839 	bl	8006bb8 <_Bfree>
 8008b46:	464c      	mov	r4, r9
 8008b48:	6923      	ldr	r3, [r4, #16]
 8008b4a:	1c5a      	adds	r2, r3, #1
 8008b4c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008b50:	6122      	str	r2, [r4, #16]
 8008b52:	2201      	movs	r2, #1
 8008b54:	615a      	str	r2, [r3, #20]
 8008b56:	e7be      	b.n	8008ad6 <__gethex+0x362>
 8008b58:	6922      	ldr	r2, [r4, #16]
 8008b5a:	455a      	cmp	r2, fp
 8008b5c:	dd0b      	ble.n	8008b76 <__gethex+0x402>
 8008b5e:	2101      	movs	r1, #1
 8008b60:	4620      	mov	r0, r4
 8008b62:	f7ff fd9f 	bl	80086a4 <rshift>
 8008b66:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008b6a:	3701      	adds	r7, #1
 8008b6c:	42bb      	cmp	r3, r7
 8008b6e:	f6ff aee0 	blt.w	8008932 <__gethex+0x1be>
 8008b72:	2501      	movs	r5, #1
 8008b74:	e7c2      	b.n	8008afc <__gethex+0x388>
 8008b76:	f016 061f 	ands.w	r6, r6, #31
 8008b7a:	d0fa      	beq.n	8008b72 <__gethex+0x3fe>
 8008b7c:	4453      	add	r3, sl
 8008b7e:	f1c6 0620 	rsb	r6, r6, #32
 8008b82:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8008b86:	f7fe f8c9 	bl	8006d1c <__hi0bits>
 8008b8a:	42b0      	cmp	r0, r6
 8008b8c:	dbe7      	blt.n	8008b5e <__gethex+0x3ea>
 8008b8e:	e7f0      	b.n	8008b72 <__gethex+0x3fe>
 8008b90:	08009835 	.word	0x08009835

08008b94 <L_shift>:
 8008b94:	f1c2 0208 	rsb	r2, r2, #8
 8008b98:	0092      	lsls	r2, r2, #2
 8008b9a:	b570      	push	{r4, r5, r6, lr}
 8008b9c:	f1c2 0620 	rsb	r6, r2, #32
 8008ba0:	6843      	ldr	r3, [r0, #4]
 8008ba2:	6804      	ldr	r4, [r0, #0]
 8008ba4:	fa03 f506 	lsl.w	r5, r3, r6
 8008ba8:	432c      	orrs	r4, r5
 8008baa:	40d3      	lsrs	r3, r2
 8008bac:	6004      	str	r4, [r0, #0]
 8008bae:	f840 3f04 	str.w	r3, [r0, #4]!
 8008bb2:	4288      	cmp	r0, r1
 8008bb4:	d3f4      	bcc.n	8008ba0 <L_shift+0xc>
 8008bb6:	bd70      	pop	{r4, r5, r6, pc}

08008bb8 <__match>:
 8008bb8:	b530      	push	{r4, r5, lr}
 8008bba:	6803      	ldr	r3, [r0, #0]
 8008bbc:	3301      	adds	r3, #1
 8008bbe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008bc2:	b914      	cbnz	r4, 8008bca <__match+0x12>
 8008bc4:	6003      	str	r3, [r0, #0]
 8008bc6:	2001      	movs	r0, #1
 8008bc8:	bd30      	pop	{r4, r5, pc}
 8008bca:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008bce:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8008bd2:	2d19      	cmp	r5, #25
 8008bd4:	bf98      	it	ls
 8008bd6:	3220      	addls	r2, #32
 8008bd8:	42a2      	cmp	r2, r4
 8008bda:	d0f0      	beq.n	8008bbe <__match+0x6>
 8008bdc:	2000      	movs	r0, #0
 8008bde:	e7f3      	b.n	8008bc8 <__match+0x10>

08008be0 <__hexnan>:
 8008be0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008be4:	680b      	ldr	r3, [r1, #0]
 8008be6:	6801      	ldr	r1, [r0, #0]
 8008be8:	115e      	asrs	r6, r3, #5
 8008bea:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8008bee:	f013 031f 	ands.w	r3, r3, #31
 8008bf2:	b087      	sub	sp, #28
 8008bf4:	bf18      	it	ne
 8008bf6:	3604      	addne	r6, #4
 8008bf8:	2500      	movs	r5, #0
 8008bfa:	1f37      	subs	r7, r6, #4
 8008bfc:	4682      	mov	sl, r0
 8008bfe:	4690      	mov	r8, r2
 8008c00:	9301      	str	r3, [sp, #4]
 8008c02:	f846 5c04 	str.w	r5, [r6, #-4]
 8008c06:	46b9      	mov	r9, r7
 8008c08:	463c      	mov	r4, r7
 8008c0a:	9502      	str	r5, [sp, #8]
 8008c0c:	46ab      	mov	fp, r5
 8008c0e:	784a      	ldrb	r2, [r1, #1]
 8008c10:	1c4b      	adds	r3, r1, #1
 8008c12:	9303      	str	r3, [sp, #12]
 8008c14:	b342      	cbz	r2, 8008c68 <__hexnan+0x88>
 8008c16:	4610      	mov	r0, r2
 8008c18:	9105      	str	r1, [sp, #20]
 8008c1a:	9204      	str	r2, [sp, #16]
 8008c1c:	f7ff fd94 	bl	8008748 <__hexdig_fun>
 8008c20:	2800      	cmp	r0, #0
 8008c22:	d151      	bne.n	8008cc8 <__hexnan+0xe8>
 8008c24:	9a04      	ldr	r2, [sp, #16]
 8008c26:	9905      	ldr	r1, [sp, #20]
 8008c28:	2a20      	cmp	r2, #32
 8008c2a:	d818      	bhi.n	8008c5e <__hexnan+0x7e>
 8008c2c:	9b02      	ldr	r3, [sp, #8]
 8008c2e:	459b      	cmp	fp, r3
 8008c30:	dd13      	ble.n	8008c5a <__hexnan+0x7a>
 8008c32:	454c      	cmp	r4, r9
 8008c34:	d206      	bcs.n	8008c44 <__hexnan+0x64>
 8008c36:	2d07      	cmp	r5, #7
 8008c38:	dc04      	bgt.n	8008c44 <__hexnan+0x64>
 8008c3a:	462a      	mov	r2, r5
 8008c3c:	4649      	mov	r1, r9
 8008c3e:	4620      	mov	r0, r4
 8008c40:	f7ff ffa8 	bl	8008b94 <L_shift>
 8008c44:	4544      	cmp	r4, r8
 8008c46:	d952      	bls.n	8008cee <__hexnan+0x10e>
 8008c48:	2300      	movs	r3, #0
 8008c4a:	f1a4 0904 	sub.w	r9, r4, #4
 8008c4e:	f844 3c04 	str.w	r3, [r4, #-4]
 8008c52:	f8cd b008 	str.w	fp, [sp, #8]
 8008c56:	464c      	mov	r4, r9
 8008c58:	461d      	mov	r5, r3
 8008c5a:	9903      	ldr	r1, [sp, #12]
 8008c5c:	e7d7      	b.n	8008c0e <__hexnan+0x2e>
 8008c5e:	2a29      	cmp	r2, #41	@ 0x29
 8008c60:	d157      	bne.n	8008d12 <__hexnan+0x132>
 8008c62:	3102      	adds	r1, #2
 8008c64:	f8ca 1000 	str.w	r1, [sl]
 8008c68:	f1bb 0f00 	cmp.w	fp, #0
 8008c6c:	d051      	beq.n	8008d12 <__hexnan+0x132>
 8008c6e:	454c      	cmp	r4, r9
 8008c70:	d206      	bcs.n	8008c80 <__hexnan+0xa0>
 8008c72:	2d07      	cmp	r5, #7
 8008c74:	dc04      	bgt.n	8008c80 <__hexnan+0xa0>
 8008c76:	462a      	mov	r2, r5
 8008c78:	4649      	mov	r1, r9
 8008c7a:	4620      	mov	r0, r4
 8008c7c:	f7ff ff8a 	bl	8008b94 <L_shift>
 8008c80:	4544      	cmp	r4, r8
 8008c82:	d936      	bls.n	8008cf2 <__hexnan+0x112>
 8008c84:	f1a8 0204 	sub.w	r2, r8, #4
 8008c88:	4623      	mov	r3, r4
 8008c8a:	f853 1b04 	ldr.w	r1, [r3], #4
 8008c8e:	f842 1f04 	str.w	r1, [r2, #4]!
 8008c92:	429f      	cmp	r7, r3
 8008c94:	d2f9      	bcs.n	8008c8a <__hexnan+0xaa>
 8008c96:	1b3b      	subs	r3, r7, r4
 8008c98:	f023 0303 	bic.w	r3, r3, #3
 8008c9c:	3304      	adds	r3, #4
 8008c9e:	3401      	adds	r4, #1
 8008ca0:	3e03      	subs	r6, #3
 8008ca2:	42b4      	cmp	r4, r6
 8008ca4:	bf88      	it	hi
 8008ca6:	2304      	movhi	r3, #4
 8008ca8:	4443      	add	r3, r8
 8008caa:	2200      	movs	r2, #0
 8008cac:	f843 2b04 	str.w	r2, [r3], #4
 8008cb0:	429f      	cmp	r7, r3
 8008cb2:	d2fb      	bcs.n	8008cac <__hexnan+0xcc>
 8008cb4:	683b      	ldr	r3, [r7, #0]
 8008cb6:	b91b      	cbnz	r3, 8008cc0 <__hexnan+0xe0>
 8008cb8:	4547      	cmp	r7, r8
 8008cba:	d128      	bne.n	8008d0e <__hexnan+0x12e>
 8008cbc:	2301      	movs	r3, #1
 8008cbe:	603b      	str	r3, [r7, #0]
 8008cc0:	2005      	movs	r0, #5
 8008cc2:	b007      	add	sp, #28
 8008cc4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008cc8:	3501      	adds	r5, #1
 8008cca:	2d08      	cmp	r5, #8
 8008ccc:	f10b 0b01 	add.w	fp, fp, #1
 8008cd0:	dd06      	ble.n	8008ce0 <__hexnan+0x100>
 8008cd2:	4544      	cmp	r4, r8
 8008cd4:	d9c1      	bls.n	8008c5a <__hexnan+0x7a>
 8008cd6:	2300      	movs	r3, #0
 8008cd8:	f844 3c04 	str.w	r3, [r4, #-4]
 8008cdc:	2501      	movs	r5, #1
 8008cde:	3c04      	subs	r4, #4
 8008ce0:	6822      	ldr	r2, [r4, #0]
 8008ce2:	f000 000f 	and.w	r0, r0, #15
 8008ce6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8008cea:	6020      	str	r0, [r4, #0]
 8008cec:	e7b5      	b.n	8008c5a <__hexnan+0x7a>
 8008cee:	2508      	movs	r5, #8
 8008cf0:	e7b3      	b.n	8008c5a <__hexnan+0x7a>
 8008cf2:	9b01      	ldr	r3, [sp, #4]
 8008cf4:	2b00      	cmp	r3, #0
 8008cf6:	d0dd      	beq.n	8008cb4 <__hexnan+0xd4>
 8008cf8:	f1c3 0320 	rsb	r3, r3, #32
 8008cfc:	f04f 32ff 	mov.w	r2, #4294967295
 8008d00:	40da      	lsrs	r2, r3
 8008d02:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8008d06:	4013      	ands	r3, r2
 8008d08:	f846 3c04 	str.w	r3, [r6, #-4]
 8008d0c:	e7d2      	b.n	8008cb4 <__hexnan+0xd4>
 8008d0e:	3f04      	subs	r7, #4
 8008d10:	e7d0      	b.n	8008cb4 <__hexnan+0xd4>
 8008d12:	2004      	movs	r0, #4
 8008d14:	e7d5      	b.n	8008cc2 <__hexnan+0xe2>

08008d16 <__ascii_mbtowc>:
 8008d16:	b082      	sub	sp, #8
 8008d18:	b901      	cbnz	r1, 8008d1c <__ascii_mbtowc+0x6>
 8008d1a:	a901      	add	r1, sp, #4
 8008d1c:	b142      	cbz	r2, 8008d30 <__ascii_mbtowc+0x1a>
 8008d1e:	b14b      	cbz	r3, 8008d34 <__ascii_mbtowc+0x1e>
 8008d20:	7813      	ldrb	r3, [r2, #0]
 8008d22:	600b      	str	r3, [r1, #0]
 8008d24:	7812      	ldrb	r2, [r2, #0]
 8008d26:	1e10      	subs	r0, r2, #0
 8008d28:	bf18      	it	ne
 8008d2a:	2001      	movne	r0, #1
 8008d2c:	b002      	add	sp, #8
 8008d2e:	4770      	bx	lr
 8008d30:	4610      	mov	r0, r2
 8008d32:	e7fb      	b.n	8008d2c <__ascii_mbtowc+0x16>
 8008d34:	f06f 0001 	mvn.w	r0, #1
 8008d38:	e7f8      	b.n	8008d2c <__ascii_mbtowc+0x16>

08008d3a <_realloc_r>:
 8008d3a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008d3e:	4607      	mov	r7, r0
 8008d40:	4614      	mov	r4, r2
 8008d42:	460d      	mov	r5, r1
 8008d44:	b921      	cbnz	r1, 8008d50 <_realloc_r+0x16>
 8008d46:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008d4a:	4611      	mov	r1, r2
 8008d4c:	f7fd be68 	b.w	8006a20 <_malloc_r>
 8008d50:	b92a      	cbnz	r2, 8008d5e <_realloc_r+0x24>
 8008d52:	f7fd fdf1 	bl	8006938 <_free_r>
 8008d56:	4625      	mov	r5, r4
 8008d58:	4628      	mov	r0, r5
 8008d5a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008d5e:	f000 f840 	bl	8008de2 <_malloc_usable_size_r>
 8008d62:	4284      	cmp	r4, r0
 8008d64:	4606      	mov	r6, r0
 8008d66:	d802      	bhi.n	8008d6e <_realloc_r+0x34>
 8008d68:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008d6c:	d8f4      	bhi.n	8008d58 <_realloc_r+0x1e>
 8008d6e:	4621      	mov	r1, r4
 8008d70:	4638      	mov	r0, r7
 8008d72:	f7fd fe55 	bl	8006a20 <_malloc_r>
 8008d76:	4680      	mov	r8, r0
 8008d78:	b908      	cbnz	r0, 8008d7e <_realloc_r+0x44>
 8008d7a:	4645      	mov	r5, r8
 8008d7c:	e7ec      	b.n	8008d58 <_realloc_r+0x1e>
 8008d7e:	42b4      	cmp	r4, r6
 8008d80:	4622      	mov	r2, r4
 8008d82:	4629      	mov	r1, r5
 8008d84:	bf28      	it	cs
 8008d86:	4632      	movcs	r2, r6
 8008d88:	f7ff fc44 	bl	8008614 <memcpy>
 8008d8c:	4629      	mov	r1, r5
 8008d8e:	4638      	mov	r0, r7
 8008d90:	f7fd fdd2 	bl	8006938 <_free_r>
 8008d94:	e7f1      	b.n	8008d7a <_realloc_r+0x40>

08008d96 <__ascii_wctomb>:
 8008d96:	4603      	mov	r3, r0
 8008d98:	4608      	mov	r0, r1
 8008d9a:	b141      	cbz	r1, 8008dae <__ascii_wctomb+0x18>
 8008d9c:	2aff      	cmp	r2, #255	@ 0xff
 8008d9e:	d904      	bls.n	8008daa <__ascii_wctomb+0x14>
 8008da0:	228a      	movs	r2, #138	@ 0x8a
 8008da2:	601a      	str	r2, [r3, #0]
 8008da4:	f04f 30ff 	mov.w	r0, #4294967295
 8008da8:	4770      	bx	lr
 8008daa:	700a      	strb	r2, [r1, #0]
 8008dac:	2001      	movs	r0, #1
 8008dae:	4770      	bx	lr

08008db0 <fiprintf>:
 8008db0:	b40e      	push	{r1, r2, r3}
 8008db2:	b503      	push	{r0, r1, lr}
 8008db4:	4601      	mov	r1, r0
 8008db6:	ab03      	add	r3, sp, #12
 8008db8:	4805      	ldr	r0, [pc, #20]	@ (8008dd0 <fiprintf+0x20>)
 8008dba:	f853 2b04 	ldr.w	r2, [r3], #4
 8008dbe:	6800      	ldr	r0, [r0, #0]
 8008dc0:	9301      	str	r3, [sp, #4]
 8008dc2:	f000 f83f 	bl	8008e44 <_vfiprintf_r>
 8008dc6:	b002      	add	sp, #8
 8008dc8:	f85d eb04 	ldr.w	lr, [sp], #4
 8008dcc:	b003      	add	sp, #12
 8008dce:	4770      	bx	lr
 8008dd0:	20000018 	.word	0x20000018

08008dd4 <abort>:
 8008dd4:	b508      	push	{r3, lr}
 8008dd6:	2006      	movs	r0, #6
 8008dd8:	f000 fa08 	bl	80091ec <raise>
 8008ddc:	2001      	movs	r0, #1
 8008dde:	f7f8 fc9c 	bl	800171a <_exit>

08008de2 <_malloc_usable_size_r>:
 8008de2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008de6:	1f18      	subs	r0, r3, #4
 8008de8:	2b00      	cmp	r3, #0
 8008dea:	bfbc      	itt	lt
 8008dec:	580b      	ldrlt	r3, [r1, r0]
 8008dee:	18c0      	addlt	r0, r0, r3
 8008df0:	4770      	bx	lr

08008df2 <__sfputc_r>:
 8008df2:	6893      	ldr	r3, [r2, #8]
 8008df4:	3b01      	subs	r3, #1
 8008df6:	2b00      	cmp	r3, #0
 8008df8:	b410      	push	{r4}
 8008dfa:	6093      	str	r3, [r2, #8]
 8008dfc:	da08      	bge.n	8008e10 <__sfputc_r+0x1e>
 8008dfe:	6994      	ldr	r4, [r2, #24]
 8008e00:	42a3      	cmp	r3, r4
 8008e02:	db01      	blt.n	8008e08 <__sfputc_r+0x16>
 8008e04:	290a      	cmp	r1, #10
 8008e06:	d103      	bne.n	8008e10 <__sfputc_r+0x1e>
 8008e08:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008e0c:	f000 b932 	b.w	8009074 <__swbuf_r>
 8008e10:	6813      	ldr	r3, [r2, #0]
 8008e12:	1c58      	adds	r0, r3, #1
 8008e14:	6010      	str	r0, [r2, #0]
 8008e16:	7019      	strb	r1, [r3, #0]
 8008e18:	4608      	mov	r0, r1
 8008e1a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008e1e:	4770      	bx	lr

08008e20 <__sfputs_r>:
 8008e20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e22:	4606      	mov	r6, r0
 8008e24:	460f      	mov	r7, r1
 8008e26:	4614      	mov	r4, r2
 8008e28:	18d5      	adds	r5, r2, r3
 8008e2a:	42ac      	cmp	r4, r5
 8008e2c:	d101      	bne.n	8008e32 <__sfputs_r+0x12>
 8008e2e:	2000      	movs	r0, #0
 8008e30:	e007      	b.n	8008e42 <__sfputs_r+0x22>
 8008e32:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008e36:	463a      	mov	r2, r7
 8008e38:	4630      	mov	r0, r6
 8008e3a:	f7ff ffda 	bl	8008df2 <__sfputc_r>
 8008e3e:	1c43      	adds	r3, r0, #1
 8008e40:	d1f3      	bne.n	8008e2a <__sfputs_r+0xa>
 8008e42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008e44 <_vfiprintf_r>:
 8008e44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e48:	460d      	mov	r5, r1
 8008e4a:	b09d      	sub	sp, #116	@ 0x74
 8008e4c:	4614      	mov	r4, r2
 8008e4e:	4698      	mov	r8, r3
 8008e50:	4606      	mov	r6, r0
 8008e52:	b118      	cbz	r0, 8008e5c <_vfiprintf_r+0x18>
 8008e54:	6a03      	ldr	r3, [r0, #32]
 8008e56:	b90b      	cbnz	r3, 8008e5c <_vfiprintf_r+0x18>
 8008e58:	f7fc fdf4 	bl	8005a44 <__sinit>
 8008e5c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008e5e:	07d9      	lsls	r1, r3, #31
 8008e60:	d405      	bmi.n	8008e6e <_vfiprintf_r+0x2a>
 8008e62:	89ab      	ldrh	r3, [r5, #12]
 8008e64:	059a      	lsls	r2, r3, #22
 8008e66:	d402      	bmi.n	8008e6e <_vfiprintf_r+0x2a>
 8008e68:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008e6a:	f7fc ff04 	bl	8005c76 <__retarget_lock_acquire_recursive>
 8008e6e:	89ab      	ldrh	r3, [r5, #12]
 8008e70:	071b      	lsls	r3, r3, #28
 8008e72:	d501      	bpl.n	8008e78 <_vfiprintf_r+0x34>
 8008e74:	692b      	ldr	r3, [r5, #16]
 8008e76:	b99b      	cbnz	r3, 8008ea0 <_vfiprintf_r+0x5c>
 8008e78:	4629      	mov	r1, r5
 8008e7a:	4630      	mov	r0, r6
 8008e7c:	f000 f938 	bl	80090f0 <__swsetup_r>
 8008e80:	b170      	cbz	r0, 8008ea0 <_vfiprintf_r+0x5c>
 8008e82:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008e84:	07dc      	lsls	r4, r3, #31
 8008e86:	d504      	bpl.n	8008e92 <_vfiprintf_r+0x4e>
 8008e88:	f04f 30ff 	mov.w	r0, #4294967295
 8008e8c:	b01d      	add	sp, #116	@ 0x74
 8008e8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e92:	89ab      	ldrh	r3, [r5, #12]
 8008e94:	0598      	lsls	r0, r3, #22
 8008e96:	d4f7      	bmi.n	8008e88 <_vfiprintf_r+0x44>
 8008e98:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008e9a:	f7fc feed 	bl	8005c78 <__retarget_lock_release_recursive>
 8008e9e:	e7f3      	b.n	8008e88 <_vfiprintf_r+0x44>
 8008ea0:	2300      	movs	r3, #0
 8008ea2:	9309      	str	r3, [sp, #36]	@ 0x24
 8008ea4:	2320      	movs	r3, #32
 8008ea6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008eaa:	f8cd 800c 	str.w	r8, [sp, #12]
 8008eae:	2330      	movs	r3, #48	@ 0x30
 8008eb0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009060 <_vfiprintf_r+0x21c>
 8008eb4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008eb8:	f04f 0901 	mov.w	r9, #1
 8008ebc:	4623      	mov	r3, r4
 8008ebe:	469a      	mov	sl, r3
 8008ec0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008ec4:	b10a      	cbz	r2, 8008eca <_vfiprintf_r+0x86>
 8008ec6:	2a25      	cmp	r2, #37	@ 0x25
 8008ec8:	d1f9      	bne.n	8008ebe <_vfiprintf_r+0x7a>
 8008eca:	ebba 0b04 	subs.w	fp, sl, r4
 8008ece:	d00b      	beq.n	8008ee8 <_vfiprintf_r+0xa4>
 8008ed0:	465b      	mov	r3, fp
 8008ed2:	4622      	mov	r2, r4
 8008ed4:	4629      	mov	r1, r5
 8008ed6:	4630      	mov	r0, r6
 8008ed8:	f7ff ffa2 	bl	8008e20 <__sfputs_r>
 8008edc:	3001      	adds	r0, #1
 8008ede:	f000 80a7 	beq.w	8009030 <_vfiprintf_r+0x1ec>
 8008ee2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008ee4:	445a      	add	r2, fp
 8008ee6:	9209      	str	r2, [sp, #36]	@ 0x24
 8008ee8:	f89a 3000 	ldrb.w	r3, [sl]
 8008eec:	2b00      	cmp	r3, #0
 8008eee:	f000 809f 	beq.w	8009030 <_vfiprintf_r+0x1ec>
 8008ef2:	2300      	movs	r3, #0
 8008ef4:	f04f 32ff 	mov.w	r2, #4294967295
 8008ef8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008efc:	f10a 0a01 	add.w	sl, sl, #1
 8008f00:	9304      	str	r3, [sp, #16]
 8008f02:	9307      	str	r3, [sp, #28]
 8008f04:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008f08:	931a      	str	r3, [sp, #104]	@ 0x68
 8008f0a:	4654      	mov	r4, sl
 8008f0c:	2205      	movs	r2, #5
 8008f0e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008f12:	4853      	ldr	r0, [pc, #332]	@ (8009060 <_vfiprintf_r+0x21c>)
 8008f14:	f7f7 f95c 	bl	80001d0 <memchr>
 8008f18:	9a04      	ldr	r2, [sp, #16]
 8008f1a:	b9d8      	cbnz	r0, 8008f54 <_vfiprintf_r+0x110>
 8008f1c:	06d1      	lsls	r1, r2, #27
 8008f1e:	bf44      	itt	mi
 8008f20:	2320      	movmi	r3, #32
 8008f22:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008f26:	0713      	lsls	r3, r2, #28
 8008f28:	bf44      	itt	mi
 8008f2a:	232b      	movmi	r3, #43	@ 0x2b
 8008f2c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008f30:	f89a 3000 	ldrb.w	r3, [sl]
 8008f34:	2b2a      	cmp	r3, #42	@ 0x2a
 8008f36:	d015      	beq.n	8008f64 <_vfiprintf_r+0x120>
 8008f38:	9a07      	ldr	r2, [sp, #28]
 8008f3a:	4654      	mov	r4, sl
 8008f3c:	2000      	movs	r0, #0
 8008f3e:	f04f 0c0a 	mov.w	ip, #10
 8008f42:	4621      	mov	r1, r4
 8008f44:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008f48:	3b30      	subs	r3, #48	@ 0x30
 8008f4a:	2b09      	cmp	r3, #9
 8008f4c:	d94b      	bls.n	8008fe6 <_vfiprintf_r+0x1a2>
 8008f4e:	b1b0      	cbz	r0, 8008f7e <_vfiprintf_r+0x13a>
 8008f50:	9207      	str	r2, [sp, #28]
 8008f52:	e014      	b.n	8008f7e <_vfiprintf_r+0x13a>
 8008f54:	eba0 0308 	sub.w	r3, r0, r8
 8008f58:	fa09 f303 	lsl.w	r3, r9, r3
 8008f5c:	4313      	orrs	r3, r2
 8008f5e:	9304      	str	r3, [sp, #16]
 8008f60:	46a2      	mov	sl, r4
 8008f62:	e7d2      	b.n	8008f0a <_vfiprintf_r+0xc6>
 8008f64:	9b03      	ldr	r3, [sp, #12]
 8008f66:	1d19      	adds	r1, r3, #4
 8008f68:	681b      	ldr	r3, [r3, #0]
 8008f6a:	9103      	str	r1, [sp, #12]
 8008f6c:	2b00      	cmp	r3, #0
 8008f6e:	bfbb      	ittet	lt
 8008f70:	425b      	neglt	r3, r3
 8008f72:	f042 0202 	orrlt.w	r2, r2, #2
 8008f76:	9307      	strge	r3, [sp, #28]
 8008f78:	9307      	strlt	r3, [sp, #28]
 8008f7a:	bfb8      	it	lt
 8008f7c:	9204      	strlt	r2, [sp, #16]
 8008f7e:	7823      	ldrb	r3, [r4, #0]
 8008f80:	2b2e      	cmp	r3, #46	@ 0x2e
 8008f82:	d10a      	bne.n	8008f9a <_vfiprintf_r+0x156>
 8008f84:	7863      	ldrb	r3, [r4, #1]
 8008f86:	2b2a      	cmp	r3, #42	@ 0x2a
 8008f88:	d132      	bne.n	8008ff0 <_vfiprintf_r+0x1ac>
 8008f8a:	9b03      	ldr	r3, [sp, #12]
 8008f8c:	1d1a      	adds	r2, r3, #4
 8008f8e:	681b      	ldr	r3, [r3, #0]
 8008f90:	9203      	str	r2, [sp, #12]
 8008f92:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008f96:	3402      	adds	r4, #2
 8008f98:	9305      	str	r3, [sp, #20]
 8008f9a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009070 <_vfiprintf_r+0x22c>
 8008f9e:	7821      	ldrb	r1, [r4, #0]
 8008fa0:	2203      	movs	r2, #3
 8008fa2:	4650      	mov	r0, sl
 8008fa4:	f7f7 f914 	bl	80001d0 <memchr>
 8008fa8:	b138      	cbz	r0, 8008fba <_vfiprintf_r+0x176>
 8008faa:	9b04      	ldr	r3, [sp, #16]
 8008fac:	eba0 000a 	sub.w	r0, r0, sl
 8008fb0:	2240      	movs	r2, #64	@ 0x40
 8008fb2:	4082      	lsls	r2, r0
 8008fb4:	4313      	orrs	r3, r2
 8008fb6:	3401      	adds	r4, #1
 8008fb8:	9304      	str	r3, [sp, #16]
 8008fba:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008fbe:	4829      	ldr	r0, [pc, #164]	@ (8009064 <_vfiprintf_r+0x220>)
 8008fc0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008fc4:	2206      	movs	r2, #6
 8008fc6:	f7f7 f903 	bl	80001d0 <memchr>
 8008fca:	2800      	cmp	r0, #0
 8008fcc:	d03f      	beq.n	800904e <_vfiprintf_r+0x20a>
 8008fce:	4b26      	ldr	r3, [pc, #152]	@ (8009068 <_vfiprintf_r+0x224>)
 8008fd0:	bb1b      	cbnz	r3, 800901a <_vfiprintf_r+0x1d6>
 8008fd2:	9b03      	ldr	r3, [sp, #12]
 8008fd4:	3307      	adds	r3, #7
 8008fd6:	f023 0307 	bic.w	r3, r3, #7
 8008fda:	3308      	adds	r3, #8
 8008fdc:	9303      	str	r3, [sp, #12]
 8008fde:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008fe0:	443b      	add	r3, r7
 8008fe2:	9309      	str	r3, [sp, #36]	@ 0x24
 8008fe4:	e76a      	b.n	8008ebc <_vfiprintf_r+0x78>
 8008fe6:	fb0c 3202 	mla	r2, ip, r2, r3
 8008fea:	460c      	mov	r4, r1
 8008fec:	2001      	movs	r0, #1
 8008fee:	e7a8      	b.n	8008f42 <_vfiprintf_r+0xfe>
 8008ff0:	2300      	movs	r3, #0
 8008ff2:	3401      	adds	r4, #1
 8008ff4:	9305      	str	r3, [sp, #20]
 8008ff6:	4619      	mov	r1, r3
 8008ff8:	f04f 0c0a 	mov.w	ip, #10
 8008ffc:	4620      	mov	r0, r4
 8008ffe:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009002:	3a30      	subs	r2, #48	@ 0x30
 8009004:	2a09      	cmp	r2, #9
 8009006:	d903      	bls.n	8009010 <_vfiprintf_r+0x1cc>
 8009008:	2b00      	cmp	r3, #0
 800900a:	d0c6      	beq.n	8008f9a <_vfiprintf_r+0x156>
 800900c:	9105      	str	r1, [sp, #20]
 800900e:	e7c4      	b.n	8008f9a <_vfiprintf_r+0x156>
 8009010:	fb0c 2101 	mla	r1, ip, r1, r2
 8009014:	4604      	mov	r4, r0
 8009016:	2301      	movs	r3, #1
 8009018:	e7f0      	b.n	8008ffc <_vfiprintf_r+0x1b8>
 800901a:	ab03      	add	r3, sp, #12
 800901c:	9300      	str	r3, [sp, #0]
 800901e:	462a      	mov	r2, r5
 8009020:	4b12      	ldr	r3, [pc, #72]	@ (800906c <_vfiprintf_r+0x228>)
 8009022:	a904      	add	r1, sp, #16
 8009024:	4630      	mov	r0, r6
 8009026:	f7fb febd 	bl	8004da4 <_printf_float>
 800902a:	4607      	mov	r7, r0
 800902c:	1c78      	adds	r0, r7, #1
 800902e:	d1d6      	bne.n	8008fde <_vfiprintf_r+0x19a>
 8009030:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009032:	07d9      	lsls	r1, r3, #31
 8009034:	d405      	bmi.n	8009042 <_vfiprintf_r+0x1fe>
 8009036:	89ab      	ldrh	r3, [r5, #12]
 8009038:	059a      	lsls	r2, r3, #22
 800903a:	d402      	bmi.n	8009042 <_vfiprintf_r+0x1fe>
 800903c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800903e:	f7fc fe1b 	bl	8005c78 <__retarget_lock_release_recursive>
 8009042:	89ab      	ldrh	r3, [r5, #12]
 8009044:	065b      	lsls	r3, r3, #25
 8009046:	f53f af1f 	bmi.w	8008e88 <_vfiprintf_r+0x44>
 800904a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800904c:	e71e      	b.n	8008e8c <_vfiprintf_r+0x48>
 800904e:	ab03      	add	r3, sp, #12
 8009050:	9300      	str	r3, [sp, #0]
 8009052:	462a      	mov	r2, r5
 8009054:	4b05      	ldr	r3, [pc, #20]	@ (800906c <_vfiprintf_r+0x228>)
 8009056:	a904      	add	r1, sp, #16
 8009058:	4630      	mov	r0, r6
 800905a:	f7fc f93b 	bl	80052d4 <_printf_i>
 800905e:	e7e4      	b.n	800902a <_vfiprintf_r+0x1e6>
 8009060:	080098a1 	.word	0x080098a1
 8009064:	080098ab 	.word	0x080098ab
 8009068:	08004da5 	.word	0x08004da5
 800906c:	08008e21 	.word	0x08008e21
 8009070:	080098a7 	.word	0x080098a7

08009074 <__swbuf_r>:
 8009074:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009076:	460e      	mov	r6, r1
 8009078:	4614      	mov	r4, r2
 800907a:	4605      	mov	r5, r0
 800907c:	b118      	cbz	r0, 8009086 <__swbuf_r+0x12>
 800907e:	6a03      	ldr	r3, [r0, #32]
 8009080:	b90b      	cbnz	r3, 8009086 <__swbuf_r+0x12>
 8009082:	f7fc fcdf 	bl	8005a44 <__sinit>
 8009086:	69a3      	ldr	r3, [r4, #24]
 8009088:	60a3      	str	r3, [r4, #8]
 800908a:	89a3      	ldrh	r3, [r4, #12]
 800908c:	071a      	lsls	r2, r3, #28
 800908e:	d501      	bpl.n	8009094 <__swbuf_r+0x20>
 8009090:	6923      	ldr	r3, [r4, #16]
 8009092:	b943      	cbnz	r3, 80090a6 <__swbuf_r+0x32>
 8009094:	4621      	mov	r1, r4
 8009096:	4628      	mov	r0, r5
 8009098:	f000 f82a 	bl	80090f0 <__swsetup_r>
 800909c:	b118      	cbz	r0, 80090a6 <__swbuf_r+0x32>
 800909e:	f04f 37ff 	mov.w	r7, #4294967295
 80090a2:	4638      	mov	r0, r7
 80090a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80090a6:	6823      	ldr	r3, [r4, #0]
 80090a8:	6922      	ldr	r2, [r4, #16]
 80090aa:	1a98      	subs	r0, r3, r2
 80090ac:	6963      	ldr	r3, [r4, #20]
 80090ae:	b2f6      	uxtb	r6, r6
 80090b0:	4283      	cmp	r3, r0
 80090b2:	4637      	mov	r7, r6
 80090b4:	dc05      	bgt.n	80090c2 <__swbuf_r+0x4e>
 80090b6:	4621      	mov	r1, r4
 80090b8:	4628      	mov	r0, r5
 80090ba:	f7ff fa47 	bl	800854c <_fflush_r>
 80090be:	2800      	cmp	r0, #0
 80090c0:	d1ed      	bne.n	800909e <__swbuf_r+0x2a>
 80090c2:	68a3      	ldr	r3, [r4, #8]
 80090c4:	3b01      	subs	r3, #1
 80090c6:	60a3      	str	r3, [r4, #8]
 80090c8:	6823      	ldr	r3, [r4, #0]
 80090ca:	1c5a      	adds	r2, r3, #1
 80090cc:	6022      	str	r2, [r4, #0]
 80090ce:	701e      	strb	r6, [r3, #0]
 80090d0:	6962      	ldr	r2, [r4, #20]
 80090d2:	1c43      	adds	r3, r0, #1
 80090d4:	429a      	cmp	r2, r3
 80090d6:	d004      	beq.n	80090e2 <__swbuf_r+0x6e>
 80090d8:	89a3      	ldrh	r3, [r4, #12]
 80090da:	07db      	lsls	r3, r3, #31
 80090dc:	d5e1      	bpl.n	80090a2 <__swbuf_r+0x2e>
 80090de:	2e0a      	cmp	r6, #10
 80090e0:	d1df      	bne.n	80090a2 <__swbuf_r+0x2e>
 80090e2:	4621      	mov	r1, r4
 80090e4:	4628      	mov	r0, r5
 80090e6:	f7ff fa31 	bl	800854c <_fflush_r>
 80090ea:	2800      	cmp	r0, #0
 80090ec:	d0d9      	beq.n	80090a2 <__swbuf_r+0x2e>
 80090ee:	e7d6      	b.n	800909e <__swbuf_r+0x2a>

080090f0 <__swsetup_r>:
 80090f0:	b538      	push	{r3, r4, r5, lr}
 80090f2:	4b29      	ldr	r3, [pc, #164]	@ (8009198 <__swsetup_r+0xa8>)
 80090f4:	4605      	mov	r5, r0
 80090f6:	6818      	ldr	r0, [r3, #0]
 80090f8:	460c      	mov	r4, r1
 80090fa:	b118      	cbz	r0, 8009104 <__swsetup_r+0x14>
 80090fc:	6a03      	ldr	r3, [r0, #32]
 80090fe:	b90b      	cbnz	r3, 8009104 <__swsetup_r+0x14>
 8009100:	f7fc fca0 	bl	8005a44 <__sinit>
 8009104:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009108:	0719      	lsls	r1, r3, #28
 800910a:	d422      	bmi.n	8009152 <__swsetup_r+0x62>
 800910c:	06da      	lsls	r2, r3, #27
 800910e:	d407      	bmi.n	8009120 <__swsetup_r+0x30>
 8009110:	2209      	movs	r2, #9
 8009112:	602a      	str	r2, [r5, #0]
 8009114:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009118:	81a3      	strh	r3, [r4, #12]
 800911a:	f04f 30ff 	mov.w	r0, #4294967295
 800911e:	e033      	b.n	8009188 <__swsetup_r+0x98>
 8009120:	0758      	lsls	r0, r3, #29
 8009122:	d512      	bpl.n	800914a <__swsetup_r+0x5a>
 8009124:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009126:	b141      	cbz	r1, 800913a <__swsetup_r+0x4a>
 8009128:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800912c:	4299      	cmp	r1, r3
 800912e:	d002      	beq.n	8009136 <__swsetup_r+0x46>
 8009130:	4628      	mov	r0, r5
 8009132:	f7fd fc01 	bl	8006938 <_free_r>
 8009136:	2300      	movs	r3, #0
 8009138:	6363      	str	r3, [r4, #52]	@ 0x34
 800913a:	89a3      	ldrh	r3, [r4, #12]
 800913c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009140:	81a3      	strh	r3, [r4, #12]
 8009142:	2300      	movs	r3, #0
 8009144:	6063      	str	r3, [r4, #4]
 8009146:	6923      	ldr	r3, [r4, #16]
 8009148:	6023      	str	r3, [r4, #0]
 800914a:	89a3      	ldrh	r3, [r4, #12]
 800914c:	f043 0308 	orr.w	r3, r3, #8
 8009150:	81a3      	strh	r3, [r4, #12]
 8009152:	6923      	ldr	r3, [r4, #16]
 8009154:	b94b      	cbnz	r3, 800916a <__swsetup_r+0x7a>
 8009156:	89a3      	ldrh	r3, [r4, #12]
 8009158:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800915c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009160:	d003      	beq.n	800916a <__swsetup_r+0x7a>
 8009162:	4621      	mov	r1, r4
 8009164:	4628      	mov	r0, r5
 8009166:	f000 f883 	bl	8009270 <__smakebuf_r>
 800916a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800916e:	f013 0201 	ands.w	r2, r3, #1
 8009172:	d00a      	beq.n	800918a <__swsetup_r+0x9a>
 8009174:	2200      	movs	r2, #0
 8009176:	60a2      	str	r2, [r4, #8]
 8009178:	6962      	ldr	r2, [r4, #20]
 800917a:	4252      	negs	r2, r2
 800917c:	61a2      	str	r2, [r4, #24]
 800917e:	6922      	ldr	r2, [r4, #16]
 8009180:	b942      	cbnz	r2, 8009194 <__swsetup_r+0xa4>
 8009182:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009186:	d1c5      	bne.n	8009114 <__swsetup_r+0x24>
 8009188:	bd38      	pop	{r3, r4, r5, pc}
 800918a:	0799      	lsls	r1, r3, #30
 800918c:	bf58      	it	pl
 800918e:	6962      	ldrpl	r2, [r4, #20]
 8009190:	60a2      	str	r2, [r4, #8]
 8009192:	e7f4      	b.n	800917e <__swsetup_r+0x8e>
 8009194:	2000      	movs	r0, #0
 8009196:	e7f7      	b.n	8009188 <__swsetup_r+0x98>
 8009198:	20000018 	.word	0x20000018

0800919c <_raise_r>:
 800919c:	291f      	cmp	r1, #31
 800919e:	b538      	push	{r3, r4, r5, lr}
 80091a0:	4605      	mov	r5, r0
 80091a2:	460c      	mov	r4, r1
 80091a4:	d904      	bls.n	80091b0 <_raise_r+0x14>
 80091a6:	2316      	movs	r3, #22
 80091a8:	6003      	str	r3, [r0, #0]
 80091aa:	f04f 30ff 	mov.w	r0, #4294967295
 80091ae:	bd38      	pop	{r3, r4, r5, pc}
 80091b0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80091b2:	b112      	cbz	r2, 80091ba <_raise_r+0x1e>
 80091b4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80091b8:	b94b      	cbnz	r3, 80091ce <_raise_r+0x32>
 80091ba:	4628      	mov	r0, r5
 80091bc:	f000 f830 	bl	8009220 <_getpid_r>
 80091c0:	4622      	mov	r2, r4
 80091c2:	4601      	mov	r1, r0
 80091c4:	4628      	mov	r0, r5
 80091c6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80091ca:	f000 b817 	b.w	80091fc <_kill_r>
 80091ce:	2b01      	cmp	r3, #1
 80091d0:	d00a      	beq.n	80091e8 <_raise_r+0x4c>
 80091d2:	1c59      	adds	r1, r3, #1
 80091d4:	d103      	bne.n	80091de <_raise_r+0x42>
 80091d6:	2316      	movs	r3, #22
 80091d8:	6003      	str	r3, [r0, #0]
 80091da:	2001      	movs	r0, #1
 80091dc:	e7e7      	b.n	80091ae <_raise_r+0x12>
 80091de:	2100      	movs	r1, #0
 80091e0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80091e4:	4620      	mov	r0, r4
 80091e6:	4798      	blx	r3
 80091e8:	2000      	movs	r0, #0
 80091ea:	e7e0      	b.n	80091ae <_raise_r+0x12>

080091ec <raise>:
 80091ec:	4b02      	ldr	r3, [pc, #8]	@ (80091f8 <raise+0xc>)
 80091ee:	4601      	mov	r1, r0
 80091f0:	6818      	ldr	r0, [r3, #0]
 80091f2:	f7ff bfd3 	b.w	800919c <_raise_r>
 80091f6:	bf00      	nop
 80091f8:	20000018 	.word	0x20000018

080091fc <_kill_r>:
 80091fc:	b538      	push	{r3, r4, r5, lr}
 80091fe:	4d07      	ldr	r5, [pc, #28]	@ (800921c <_kill_r+0x20>)
 8009200:	2300      	movs	r3, #0
 8009202:	4604      	mov	r4, r0
 8009204:	4608      	mov	r0, r1
 8009206:	4611      	mov	r1, r2
 8009208:	602b      	str	r3, [r5, #0]
 800920a:	f7f8 fa76 	bl	80016fa <_kill>
 800920e:	1c43      	adds	r3, r0, #1
 8009210:	d102      	bne.n	8009218 <_kill_r+0x1c>
 8009212:	682b      	ldr	r3, [r5, #0]
 8009214:	b103      	cbz	r3, 8009218 <_kill_r+0x1c>
 8009216:	6023      	str	r3, [r4, #0]
 8009218:	bd38      	pop	{r3, r4, r5, pc}
 800921a:	bf00      	nop
 800921c:	200004ac 	.word	0x200004ac

08009220 <_getpid_r>:
 8009220:	f7f8 ba63 	b.w	80016ea <_getpid>

08009224 <__swhatbuf_r>:
 8009224:	b570      	push	{r4, r5, r6, lr}
 8009226:	460c      	mov	r4, r1
 8009228:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800922c:	2900      	cmp	r1, #0
 800922e:	b096      	sub	sp, #88	@ 0x58
 8009230:	4615      	mov	r5, r2
 8009232:	461e      	mov	r6, r3
 8009234:	da0d      	bge.n	8009252 <__swhatbuf_r+0x2e>
 8009236:	89a3      	ldrh	r3, [r4, #12]
 8009238:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800923c:	f04f 0100 	mov.w	r1, #0
 8009240:	bf14      	ite	ne
 8009242:	2340      	movne	r3, #64	@ 0x40
 8009244:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009248:	2000      	movs	r0, #0
 800924a:	6031      	str	r1, [r6, #0]
 800924c:	602b      	str	r3, [r5, #0]
 800924e:	b016      	add	sp, #88	@ 0x58
 8009250:	bd70      	pop	{r4, r5, r6, pc}
 8009252:	466a      	mov	r2, sp
 8009254:	f000 f848 	bl	80092e8 <_fstat_r>
 8009258:	2800      	cmp	r0, #0
 800925a:	dbec      	blt.n	8009236 <__swhatbuf_r+0x12>
 800925c:	9901      	ldr	r1, [sp, #4]
 800925e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009262:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009266:	4259      	negs	r1, r3
 8009268:	4159      	adcs	r1, r3
 800926a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800926e:	e7eb      	b.n	8009248 <__swhatbuf_r+0x24>

08009270 <__smakebuf_r>:
 8009270:	898b      	ldrh	r3, [r1, #12]
 8009272:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009274:	079d      	lsls	r5, r3, #30
 8009276:	4606      	mov	r6, r0
 8009278:	460c      	mov	r4, r1
 800927a:	d507      	bpl.n	800928c <__smakebuf_r+0x1c>
 800927c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009280:	6023      	str	r3, [r4, #0]
 8009282:	6123      	str	r3, [r4, #16]
 8009284:	2301      	movs	r3, #1
 8009286:	6163      	str	r3, [r4, #20]
 8009288:	b003      	add	sp, #12
 800928a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800928c:	ab01      	add	r3, sp, #4
 800928e:	466a      	mov	r2, sp
 8009290:	f7ff ffc8 	bl	8009224 <__swhatbuf_r>
 8009294:	9f00      	ldr	r7, [sp, #0]
 8009296:	4605      	mov	r5, r0
 8009298:	4639      	mov	r1, r7
 800929a:	4630      	mov	r0, r6
 800929c:	f7fd fbc0 	bl	8006a20 <_malloc_r>
 80092a0:	b948      	cbnz	r0, 80092b6 <__smakebuf_r+0x46>
 80092a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80092a6:	059a      	lsls	r2, r3, #22
 80092a8:	d4ee      	bmi.n	8009288 <__smakebuf_r+0x18>
 80092aa:	f023 0303 	bic.w	r3, r3, #3
 80092ae:	f043 0302 	orr.w	r3, r3, #2
 80092b2:	81a3      	strh	r3, [r4, #12]
 80092b4:	e7e2      	b.n	800927c <__smakebuf_r+0xc>
 80092b6:	89a3      	ldrh	r3, [r4, #12]
 80092b8:	6020      	str	r0, [r4, #0]
 80092ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80092be:	81a3      	strh	r3, [r4, #12]
 80092c0:	9b01      	ldr	r3, [sp, #4]
 80092c2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80092c6:	b15b      	cbz	r3, 80092e0 <__smakebuf_r+0x70>
 80092c8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80092cc:	4630      	mov	r0, r6
 80092ce:	f000 f81d 	bl	800930c <_isatty_r>
 80092d2:	b128      	cbz	r0, 80092e0 <__smakebuf_r+0x70>
 80092d4:	89a3      	ldrh	r3, [r4, #12]
 80092d6:	f023 0303 	bic.w	r3, r3, #3
 80092da:	f043 0301 	orr.w	r3, r3, #1
 80092de:	81a3      	strh	r3, [r4, #12]
 80092e0:	89a3      	ldrh	r3, [r4, #12]
 80092e2:	431d      	orrs	r5, r3
 80092e4:	81a5      	strh	r5, [r4, #12]
 80092e6:	e7cf      	b.n	8009288 <__smakebuf_r+0x18>

080092e8 <_fstat_r>:
 80092e8:	b538      	push	{r3, r4, r5, lr}
 80092ea:	4d07      	ldr	r5, [pc, #28]	@ (8009308 <_fstat_r+0x20>)
 80092ec:	2300      	movs	r3, #0
 80092ee:	4604      	mov	r4, r0
 80092f0:	4608      	mov	r0, r1
 80092f2:	4611      	mov	r1, r2
 80092f4:	602b      	str	r3, [r5, #0]
 80092f6:	f7f8 fa60 	bl	80017ba <_fstat>
 80092fa:	1c43      	adds	r3, r0, #1
 80092fc:	d102      	bne.n	8009304 <_fstat_r+0x1c>
 80092fe:	682b      	ldr	r3, [r5, #0]
 8009300:	b103      	cbz	r3, 8009304 <_fstat_r+0x1c>
 8009302:	6023      	str	r3, [r4, #0]
 8009304:	bd38      	pop	{r3, r4, r5, pc}
 8009306:	bf00      	nop
 8009308:	200004ac 	.word	0x200004ac

0800930c <_isatty_r>:
 800930c:	b538      	push	{r3, r4, r5, lr}
 800930e:	4d06      	ldr	r5, [pc, #24]	@ (8009328 <_isatty_r+0x1c>)
 8009310:	2300      	movs	r3, #0
 8009312:	4604      	mov	r4, r0
 8009314:	4608      	mov	r0, r1
 8009316:	602b      	str	r3, [r5, #0]
 8009318:	f7f8 fa5f 	bl	80017da <_isatty>
 800931c:	1c43      	adds	r3, r0, #1
 800931e:	d102      	bne.n	8009326 <_isatty_r+0x1a>
 8009320:	682b      	ldr	r3, [r5, #0]
 8009322:	b103      	cbz	r3, 8009326 <_isatty_r+0x1a>
 8009324:	6023      	str	r3, [r4, #0]
 8009326:	bd38      	pop	{r3, r4, r5, pc}
 8009328:	200004ac 	.word	0x200004ac

0800932c <atan2f>:
 800932c:	f000 b800 	b.w	8009330 <__ieee754_atan2f>

08009330 <__ieee754_atan2f>:
 8009330:	ee10 2a90 	vmov	r2, s1
 8009334:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 8009338:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800933c:	b510      	push	{r4, lr}
 800933e:	eef0 7a40 	vmov.f32	s15, s0
 8009342:	d806      	bhi.n	8009352 <__ieee754_atan2f+0x22>
 8009344:	ee10 0a10 	vmov	r0, s0
 8009348:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 800934c:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8009350:	d904      	bls.n	800935c <__ieee754_atan2f+0x2c>
 8009352:	ee77 7aa0 	vadd.f32	s15, s15, s1
 8009356:	eeb0 0a67 	vmov.f32	s0, s15
 800935a:	bd10      	pop	{r4, pc}
 800935c:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 8009360:	d103      	bne.n	800936a <__ieee754_atan2f+0x3a>
 8009362:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009366:	f000 b883 	b.w	8009470 <atanf>
 800936a:	1794      	asrs	r4, r2, #30
 800936c:	f004 0402 	and.w	r4, r4, #2
 8009370:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 8009374:	b943      	cbnz	r3, 8009388 <__ieee754_atan2f+0x58>
 8009376:	2c02      	cmp	r4, #2
 8009378:	d05e      	beq.n	8009438 <__ieee754_atan2f+0x108>
 800937a:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 800944c <__ieee754_atan2f+0x11c>
 800937e:	2c03      	cmp	r4, #3
 8009380:	bf08      	it	eq
 8009382:	eef0 7a47 	vmoveq.f32	s15, s14
 8009386:	e7e6      	b.n	8009356 <__ieee754_atan2f+0x26>
 8009388:	b941      	cbnz	r1, 800939c <__ieee754_atan2f+0x6c>
 800938a:	eddf 7a31 	vldr	s15, [pc, #196]	@ 8009450 <__ieee754_atan2f+0x120>
 800938e:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8009454 <__ieee754_atan2f+0x124>
 8009392:	2800      	cmp	r0, #0
 8009394:	bfa8      	it	ge
 8009396:	eef0 7a47 	vmovge.f32	s15, s14
 800939a:	e7dc      	b.n	8009356 <__ieee754_atan2f+0x26>
 800939c:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 80093a0:	d110      	bne.n	80093c4 <__ieee754_atan2f+0x94>
 80093a2:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80093a6:	f104 34ff 	add.w	r4, r4, #4294967295
 80093aa:	d107      	bne.n	80093bc <__ieee754_atan2f+0x8c>
 80093ac:	2c02      	cmp	r4, #2
 80093ae:	d846      	bhi.n	800943e <__ieee754_atan2f+0x10e>
 80093b0:	4b29      	ldr	r3, [pc, #164]	@ (8009458 <__ieee754_atan2f+0x128>)
 80093b2:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80093b6:	edd3 7a00 	vldr	s15, [r3]
 80093ba:	e7cc      	b.n	8009356 <__ieee754_atan2f+0x26>
 80093bc:	2c02      	cmp	r4, #2
 80093be:	d841      	bhi.n	8009444 <__ieee754_atan2f+0x114>
 80093c0:	4b26      	ldr	r3, [pc, #152]	@ (800945c <__ieee754_atan2f+0x12c>)
 80093c2:	e7f6      	b.n	80093b2 <__ieee754_atan2f+0x82>
 80093c4:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80093c8:	d0df      	beq.n	800938a <__ieee754_atan2f+0x5a>
 80093ca:	1a5b      	subs	r3, r3, r1
 80093cc:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 80093d0:	ea4f 51e3 	mov.w	r1, r3, asr #23
 80093d4:	da1a      	bge.n	800940c <__ieee754_atan2f+0xdc>
 80093d6:	2a00      	cmp	r2, #0
 80093d8:	da01      	bge.n	80093de <__ieee754_atan2f+0xae>
 80093da:	313c      	adds	r1, #60	@ 0x3c
 80093dc:	db19      	blt.n	8009412 <__ieee754_atan2f+0xe2>
 80093de:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 80093e2:	f000 f919 	bl	8009618 <fabsf>
 80093e6:	f000 f843 	bl	8009470 <atanf>
 80093ea:	eef0 7a40 	vmov.f32	s15, s0
 80093ee:	2c01      	cmp	r4, #1
 80093f0:	d012      	beq.n	8009418 <__ieee754_atan2f+0xe8>
 80093f2:	2c02      	cmp	r4, #2
 80093f4:	d017      	beq.n	8009426 <__ieee754_atan2f+0xf6>
 80093f6:	2c00      	cmp	r4, #0
 80093f8:	d0ad      	beq.n	8009356 <__ieee754_atan2f+0x26>
 80093fa:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8009460 <__ieee754_atan2f+0x130>
 80093fe:	ee77 7a87 	vadd.f32	s15, s15, s14
 8009402:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8009464 <__ieee754_atan2f+0x134>
 8009406:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800940a:	e7a4      	b.n	8009356 <__ieee754_atan2f+0x26>
 800940c:	eddf 7a11 	vldr	s15, [pc, #68]	@ 8009454 <__ieee754_atan2f+0x124>
 8009410:	e7ed      	b.n	80093ee <__ieee754_atan2f+0xbe>
 8009412:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8009468 <__ieee754_atan2f+0x138>
 8009416:	e7ea      	b.n	80093ee <__ieee754_atan2f+0xbe>
 8009418:	ee17 3a90 	vmov	r3, s15
 800941c:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8009420:	ee07 3a90 	vmov	s15, r3
 8009424:	e797      	b.n	8009356 <__ieee754_atan2f+0x26>
 8009426:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8009460 <__ieee754_atan2f+0x130>
 800942a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800942e:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8009464 <__ieee754_atan2f+0x134>
 8009432:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009436:	e78e      	b.n	8009356 <__ieee754_atan2f+0x26>
 8009438:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 8009464 <__ieee754_atan2f+0x134>
 800943c:	e78b      	b.n	8009356 <__ieee754_atan2f+0x26>
 800943e:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 800946c <__ieee754_atan2f+0x13c>
 8009442:	e788      	b.n	8009356 <__ieee754_atan2f+0x26>
 8009444:	eddf 7a08 	vldr	s15, [pc, #32]	@ 8009468 <__ieee754_atan2f+0x138>
 8009448:	e785      	b.n	8009356 <__ieee754_atan2f+0x26>
 800944a:	bf00      	nop
 800944c:	c0490fdb 	.word	0xc0490fdb
 8009450:	bfc90fdb 	.word	0xbfc90fdb
 8009454:	3fc90fdb 	.word	0x3fc90fdb
 8009458:	08009bb8 	.word	0x08009bb8
 800945c:	08009bac 	.word	0x08009bac
 8009460:	33bbbd2e 	.word	0x33bbbd2e
 8009464:	40490fdb 	.word	0x40490fdb
 8009468:	00000000 	.word	0x00000000
 800946c:	3f490fdb 	.word	0x3f490fdb

08009470 <atanf>:
 8009470:	b538      	push	{r3, r4, r5, lr}
 8009472:	ee10 5a10 	vmov	r5, s0
 8009476:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 800947a:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 800947e:	eef0 7a40 	vmov.f32	s15, s0
 8009482:	d310      	bcc.n	80094a6 <atanf+0x36>
 8009484:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 8009488:	d904      	bls.n	8009494 <atanf+0x24>
 800948a:	ee70 7a00 	vadd.f32	s15, s0, s0
 800948e:	eeb0 0a67 	vmov.f32	s0, s15
 8009492:	bd38      	pop	{r3, r4, r5, pc}
 8009494:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 80095cc <atanf+0x15c>
 8009498:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 80095d0 <atanf+0x160>
 800949c:	2d00      	cmp	r5, #0
 800949e:	bfc8      	it	gt
 80094a0:	eef0 7a47 	vmovgt.f32	s15, s14
 80094a4:	e7f3      	b.n	800948e <atanf+0x1e>
 80094a6:	4b4b      	ldr	r3, [pc, #300]	@ (80095d4 <atanf+0x164>)
 80094a8:	429c      	cmp	r4, r3
 80094aa:	d810      	bhi.n	80094ce <atanf+0x5e>
 80094ac:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 80094b0:	d20a      	bcs.n	80094c8 <atanf+0x58>
 80094b2:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 80095d8 <atanf+0x168>
 80094b6:	ee30 7a07 	vadd.f32	s14, s0, s14
 80094ba:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80094be:	eeb4 7ae6 	vcmpe.f32	s14, s13
 80094c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80094c6:	dce2      	bgt.n	800948e <atanf+0x1e>
 80094c8:	f04f 33ff 	mov.w	r3, #4294967295
 80094cc:	e013      	b.n	80094f6 <atanf+0x86>
 80094ce:	f000 f8a3 	bl	8009618 <fabsf>
 80094d2:	4b42      	ldr	r3, [pc, #264]	@ (80095dc <atanf+0x16c>)
 80094d4:	429c      	cmp	r4, r3
 80094d6:	d84f      	bhi.n	8009578 <atanf+0x108>
 80094d8:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 80094dc:	429c      	cmp	r4, r3
 80094de:	d841      	bhi.n	8009564 <atanf+0xf4>
 80094e0:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 80094e4:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 80094e8:	eea0 7a27 	vfma.f32	s14, s0, s15
 80094ec:	2300      	movs	r3, #0
 80094ee:	ee30 0a27 	vadd.f32	s0, s0, s15
 80094f2:	eec7 7a00 	vdiv.f32	s15, s14, s0
 80094f6:	1c5a      	adds	r2, r3, #1
 80094f8:	ee27 6aa7 	vmul.f32	s12, s15, s15
 80094fc:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 80095e0 <atanf+0x170>
 8009500:	eddf 5a38 	vldr	s11, [pc, #224]	@ 80095e4 <atanf+0x174>
 8009504:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 80095e8 <atanf+0x178>
 8009508:	ee66 6a06 	vmul.f32	s13, s12, s12
 800950c:	eee6 5a87 	vfma.f32	s11, s13, s14
 8009510:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 80095ec <atanf+0x17c>
 8009514:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8009518:	eddf 5a35 	vldr	s11, [pc, #212]	@ 80095f0 <atanf+0x180>
 800951c:	eee7 5a26 	vfma.f32	s11, s14, s13
 8009520:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 80095f4 <atanf+0x184>
 8009524:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8009528:	eddf 5a33 	vldr	s11, [pc, #204]	@ 80095f8 <atanf+0x188>
 800952c:	eee7 5a26 	vfma.f32	s11, s14, s13
 8009530:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 80095fc <atanf+0x18c>
 8009534:	eea6 5a87 	vfma.f32	s10, s13, s14
 8009538:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8009600 <atanf+0x190>
 800953c:	eea5 7a26 	vfma.f32	s14, s10, s13
 8009540:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 8009604 <atanf+0x194>
 8009544:	eea7 5a26 	vfma.f32	s10, s14, s13
 8009548:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8009608 <atanf+0x198>
 800954c:	eea5 7a26 	vfma.f32	s14, s10, s13
 8009550:	ee27 7a26 	vmul.f32	s14, s14, s13
 8009554:	eea5 7a86 	vfma.f32	s14, s11, s12
 8009558:	ee27 7a87 	vmul.f32	s14, s15, s14
 800955c:	d121      	bne.n	80095a2 <atanf+0x132>
 800955e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009562:	e794      	b.n	800948e <atanf+0x1e>
 8009564:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8009568:	ee30 7a67 	vsub.f32	s14, s0, s15
 800956c:	ee30 0a27 	vadd.f32	s0, s0, s15
 8009570:	2301      	movs	r3, #1
 8009572:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8009576:	e7be      	b.n	80094f6 <atanf+0x86>
 8009578:	4b24      	ldr	r3, [pc, #144]	@ (800960c <atanf+0x19c>)
 800957a:	429c      	cmp	r4, r3
 800957c:	d80b      	bhi.n	8009596 <atanf+0x126>
 800957e:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 8009582:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009586:	eea0 7a27 	vfma.f32	s14, s0, s15
 800958a:	2302      	movs	r3, #2
 800958c:	ee70 6a67 	vsub.f32	s13, s0, s15
 8009590:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009594:	e7af      	b.n	80094f6 <atanf+0x86>
 8009596:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800959a:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800959e:	2303      	movs	r3, #3
 80095a0:	e7a9      	b.n	80094f6 <atanf+0x86>
 80095a2:	4a1b      	ldr	r2, [pc, #108]	@ (8009610 <atanf+0x1a0>)
 80095a4:	491b      	ldr	r1, [pc, #108]	@ (8009614 <atanf+0x1a4>)
 80095a6:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 80095aa:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 80095ae:	edd3 6a00 	vldr	s13, [r3]
 80095b2:	ee37 7a66 	vsub.f32	s14, s14, s13
 80095b6:	2d00      	cmp	r5, #0
 80095b8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80095bc:	edd2 7a00 	vldr	s15, [r2]
 80095c0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80095c4:	bfb8      	it	lt
 80095c6:	eef1 7a67 	vneglt.f32	s15, s15
 80095ca:	e760      	b.n	800948e <atanf+0x1e>
 80095cc:	bfc90fdb 	.word	0xbfc90fdb
 80095d0:	3fc90fdb 	.word	0x3fc90fdb
 80095d4:	3edfffff 	.word	0x3edfffff
 80095d8:	7149f2ca 	.word	0x7149f2ca
 80095dc:	3f97ffff 	.word	0x3f97ffff
 80095e0:	3c8569d7 	.word	0x3c8569d7
 80095e4:	3d4bda59 	.word	0x3d4bda59
 80095e8:	bd6ef16b 	.word	0xbd6ef16b
 80095ec:	3d886b35 	.word	0x3d886b35
 80095f0:	3dba2e6e 	.word	0x3dba2e6e
 80095f4:	3e124925 	.word	0x3e124925
 80095f8:	3eaaaaab 	.word	0x3eaaaaab
 80095fc:	bd15a221 	.word	0xbd15a221
 8009600:	bd9d8795 	.word	0xbd9d8795
 8009604:	bde38e38 	.word	0xbde38e38
 8009608:	be4ccccd 	.word	0xbe4ccccd
 800960c:	401bffff 	.word	0x401bffff
 8009610:	08009bd4 	.word	0x08009bd4
 8009614:	08009bc4 	.word	0x08009bc4

08009618 <fabsf>:
 8009618:	ee10 3a10 	vmov	r3, s0
 800961c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009620:	ee00 3a10 	vmov	s0, r3
 8009624:	4770      	bx	lr
	...

08009628 <_init>:
 8009628:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800962a:	bf00      	nop
 800962c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800962e:	bc08      	pop	{r3}
 8009630:	469e      	mov	lr, r3
 8009632:	4770      	bx	lr

08009634 <_fini>:
 8009634:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009636:	bf00      	nop
 8009638:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800963a:	bc08      	pop	{r3}
 800963c:	469e      	mov	lr, r3
 800963e:	4770      	bx	lr
