// Seed: 462609547
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  always id_2 = id_1;
  assign id_2 = id_4;
  tri0 id_5, id_6 = 1;
endmodule
module module_1 (
    output wand id_0,
    input wor id_1,
    input tri1 id_2,
    input supply0 id_3,
    output wor id_4,
    input wor id_5,
    output wire id_6,
    output tri1 id_7,
    input tri1 id_8,
    input wand id_9,
    output tri0 id_10,
    input tri0 id_11,
    input wand id_12
);
  wire id_14;
  assign id_7 = id_12;
  module_0 modCall_1 (
      id_14,
      id_14,
      id_14,
      id_14
  );
endmodule
