INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NO3/Desktop/year3/hwn syn lab/lab folder/lab1/lab1.srcs/sources_1/new/shitfB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shitfB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NO3/Desktop/year3/hwn syn lab/lab folder/lab1/lab1.srcs/sim_3/new/testShifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testShifter
INFO: [VRFC 10-2458] undeclared symbol q, assumed default net type wire [C:/Users/NO3/Desktop/year3/hwn syn lab/lab folder/lab1/lab1.srcs/sim_3/new/testShifter.v:28]
