// Seed: 456684982
`define pp_7 0
`timescale 1ps / 1ps
`define pp_8 0
module module_0 (
    input logic id_0
    , id_1
);
endmodule
`define pp_9 0
`timescale 1 ps / 1 ps `timescale 1ps / 1ps `default_nettype `pp_8 `timescale 1ps / 1ps
`define pp_10 0
`define pp_11 0
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input id_6;
  inout id_5;
  output id_4;
  output id_3;
  inout id_2;
  inout id_1;
  assign id_3 = id_6;
  logic id_7;
endmodule
