<H3>
  ECE 527 Repository
</H3>

<P> 
  Project repository for ECE 527 - System on Chip (SoC) Design.
</P>
<H4>
MP1
</H4>
<p>
Getting familiar with Vivado and Zinq7000.
</p>
<H4>
MP2
</H4>
<p>
Creating custom IP and interfacing through AXI Bus. Intro to stream processing.
</p>

<P>
  The target is a Xilinx Virtex 7 FPGA, and verilog was synthesiszed with Vivado 2017.2.
</P>
