{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575516761538 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575516761538 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 04 22:32:41 2019 " "Processing started: Wed Dec 04 22:32:41 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575516761538 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575516761538 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ex_8_8_str -c ex_8_8_str " "Command: quartus_map --read_settings_files=on --write_settings_files=off ex_8_8_str -c ex_8_8_str" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575516761538 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1575516762008 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1575516762008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_8_8_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file ex_8_8_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ex_8_8_pkg (SystemVerilog) " "Found design unit 1: ex_8_8_pkg (SystemVerilog)" {  } { { "ex_8_8_pkg.sv" "" { Text "C:/Users/home/Downloads/digital_design/ex_8_8_str/ex_8_8_pkg.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575516770317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575516770317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_8_8_str.sv 8 8 " "Found 8 design units, including 8 entities, in source file ex_8_8_str.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ex_8_8_str " "Found entity 1: ex_8_8_str" {  } { { "ex_8_8_str.sv" "" { Text "C:/Users/home/Downloads/digital_design/ex_8_8_str/ex_8_8_str.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575516770333 ""} { "Info" "ISGN_ENTITY_NAME" "2 controller " "Found entity 2: controller" {  } { { "ex_8_8_str.sv" "" { Text "C:/Users/home/Downloads/digital_design/ex_8_8_str/ex_8_8_str.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575516770333 ""} { "Info" "ISGN_ENTITY_NAME" "3 data_path " "Found entity 3: data_path" {  } { { "ex_8_8_str.sv" "" { Text "C:/Users/home/Downloads/digital_design/ex_8_8_str/ex_8_8_str.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575516770333 ""} { "Info" "ISGN_ENTITY_NAME" "4 shift_reg " "Found entity 4: shift_reg" {  } { { "ex_8_8_str.sv" "" { Text "C:/Users/home/Downloads/digital_design/ex_8_8_str/ex_8_8_str.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575516770333 ""} { "Info" "ISGN_ENTITY_NAME" "5 counter " "Found entity 5: counter" {  } { { "ex_8_8_str.sv" "" { Text "C:/Users/home/Downloads/digital_design/ex_8_8_str/ex_8_8_str.sv" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575516770333 ""} { "Info" "ISGN_ENTITY_NAME" "6 d_ff " "Found entity 6: d_ff" {  } { { "ex_8_8_str.sv" "" { Text "C:/Users/home/Downloads/digital_design/ex_8_8_str/ex_8_8_str.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575516770333 ""} { "Info" "ISGN_ENTITY_NAME" "7 mux_4x1 " "Found entity 7: mux_4x1" {  } { { "ex_8_8_str.sv" "" { Text "C:/Users/home/Downloads/digital_design/ex_8_8_str/ex_8_8_str.sv" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575516770333 ""} { "Info" "ISGN_ENTITY_NAME" "8 dec_2x4 " "Found entity 8: dec_2x4" {  } { { "ex_8_8_str.sv" "" { Text "C:/Users/home/Downloads/digital_design/ex_8_8_str/ex_8_8_str.sv" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575516770333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575516770333 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w1 ex_8_8_str.sv(44) " "Verilog HDL Implicit Net warning at ex_8_8_str.sv(44): created implicit net for \"w1\"" {  } { { "ex_8_8_str.sv" "" { Text "C:/Users/home/Downloads/digital_design/ex_8_8_str/ex_8_8_str.sv" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575516770333 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ex_8_8_str " "Elaborating entity \"ex_8_8_str\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1575516770348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:controller_0 " "Elaborating entity \"controller\" for hierarchy \"controller:controller_0\"" {  } { { "ex_8_8_str.sv" "controller_0" { Text "C:/Users/home/Downloads/digital_design/ex_8_8_str/ex_8_8_str.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575516770364 ""}
