// Seed: 1384025322
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_6 = id_7;
  wire id_10;
  wire id_11;
  reg id_12, id_13, id_14, id_15;
  always if (id_1) id_15 <= 1'b0;
  wire id_16;
endmodule
module module_1 (
    input wire id_0,
    output supply1 id_1,
    output supply0 id_2,
    output tri id_3,
    output tri1 id_4,
    output supply1 id_5
    , id_15,
    input wand id_6,
    output tri id_7,
    input supply1 id_8,
    input supply1 id_9,
    output wire id_10,
    output wand id_11,
    output tri id_12,
    input supply1 id_13
);
  wire id_16;
  wor  id_17 = 1'd0;
  wire id_18;
  module_0(
      id_16, id_17, id_18, id_15, id_16, id_17, id_18, id_18, id_17
  );
endmodule
