
# Week 2 
## 1) Combinational Logic Optimizations

a) Optimization - _opt_check4.v_

![25_opt_check4](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/fde992c9-004b-47b0-b788-4daa4de8c733)
![26](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/e483133a-fe28-4042-8a39-d20d02b7afcb)
![27](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/248a687c-94d0-4b02-af1a-8c5db9dc38b0)
![28](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/aa785eba-c7fb-4c43-b835-330f930eb62f)
![29](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/5731e8ca-d601-4f71-bb63-7a3a036cd702)

b) Optimization - _multiple_module_opt.v_ 

![30_mupltiple_opt](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/edcd3ee4-950a-4547-aab9-c9401468e7b4)
![31](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/25d47106-84fc-40ed-8ecb-aa2ac69041b7)
![32](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/762f544f-35ff-414e-a0a3-54082c167424)
![33](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/3b1bbf00-ad7f-49b8-9918-cbcf79160963)
![34](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/2c664f33-7a26-43c4-8d87-65d0c8e878c0)
![35](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/b18cf681-1d54-42c4-aa68-30c925246a23)
![36](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/2b5ddff0-be1c-451f-834b-5e2b86b9d963)
![37](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/f0cf5d17-0bd1-44de-a4b2-4d7b2d31dd6a)

c) Optimization - _multiple_module_opt2.v_

![38_multiple_opt2](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/eba12f72-b559-47fc-bce9-92e4d99b55bf)
![39](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/c6270ce7-903c-4164-8b64-c129f92da1f8)
![40](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/31e86d64-a17f-4c70-89fc-9898a12814af)
![41](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/b82af9bd-10f5-482a-b478-2f34ce53149f)
![42](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/4d33327f-bd7a-46d2-8728-19d3a6dd3596)
![43](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/c9c5cc8d-ae1b-44cb-af57-f865146d66de)
![44](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/c17475d2-aa5e-4f6e-82d4-5ca0806b37b8)
![45](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/c93d4a8f-3f33-438d-995b-4c447f7d027a)

## 2) Sequential Logic Optimizations

a) Synthesis and Optimization - _dff_const1_

![1_dff_const1](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/e8b08611-e624-485a-a3e4-1e56b225ea67)
![2_TB_output](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/453611b1-8ec6-4167-aaaf-7a4bbf593ef5)
![3](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/5825cd9d-428e-44e8-be8f-7f315cc67eac)
![4](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/174109b9-6bfb-49ce-b067-c46d310fe4c8)
![5](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/89b0416d-9f12-4d94-aebe-9095a480457c)
![6](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/28626870-fe82-4981-8826-196465c0c9d4)
![7](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/e78c1d84-dfac-42d1-8c2a-0b5e221811f3)
![8](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/687be900-6340-4adb-b1aa-49dafba63d7e)
![9](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/bbbefeb5-d000-4fd1-9ce8-d7e54326bb2c)

b) Synthesis and Optimization - _dff_const2_

![10_dff_const2](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/0307e442-fba4-4000-a76b-8a0a10993299)
![11](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/2d80fba3-2f53-43b7-87ac-830db5958ffb)
![12](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/f7c01cba-53ab-456d-b354-e0775cef5362)
![13](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/64f1fc1e-1b7e-4f0a-99ac-1473a992b17b)
![14](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/afd22e57-bc8e-41ed-9d42-725d8836e002)

c) Synthesis and Optimization - _dff_const3_

![15_const3_verilog](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/16d95e40-2993-42d5-bb29-d07a64796ee6)
![15_diff_const3](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/17a10d26-be88-48cc-b7d1-178201b69715)
![16](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/e0dcd666-a409-4ce7-92f9-2531df632d1b)
![17](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/ffa8a1d7-5066-43c2-986c-a30787cf9a9b)
![18](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/8b87b648-802d-40f8-82f2-73e5458bc4fe)


d) Synthesis and Optimization - _dff_const4_

![19_diff_const4](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/f56d6e87-e7dd-480f-b9e2-a6777e4bc074)
![19_diff_const4_verilog](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/63247761-9771-488f-9e08-358b60c923c2)
![20](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/90e98671-5a8f-4678-bc28-856600817a15)
![21_synthesis](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/7f281ff1-8cf6-4dcc-b41a-99fb9d75ced7)
![22](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/2d924f57-c3c8-480d-9b97-45f3d01b357e)
![23](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/7b335914-7548-4ce2-aea4-0997d425a676)

e) Synthesis and Optimization - _dff_const5_

![24 1](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/26c5bdc9-5c42-4726-bb5d-81e0a7468e17)
![24](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/d93d6c64-aac8-46ef-88bf-72028053c062)
![25](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/2c9f62a4-3887-4f95-ab34-e9bc4874e861)
![26](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/b07a6b25-7dd9-403c-b329-811ef386b7f0)

f) Sequential - Counter - Unused optimization

![1_simulation](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/b0a0c01a-dfd1-42bb-89fd-d58f74c7c571)
![2](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/74cc73bd-430b-4eb7-8b96-8acc1e266688)
![3](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/6449a4f5-adff-4a65-a635-4abadf211645)
![4_synth](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/dd5541d1-da1a-4134-ab6a-a53fccc92df0)
![5](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/9ea0da96-5f25-40f5-815a-da7b473f12ff)

g) RTL Vs Gate Level Simulation - Mismatch 

![1_2c1_RTL_SImulation](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/d645043e-5e91-4934-af9b-01f34c92780f)
![1_Vernary_op](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/b1f1d8ca-a07b-4b71-a49e-8a704e255741)
![3](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/62391f8b-e03c-4ad8-8864-8645deb42e41)
![4](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/fc3b7b51-f0ee-4ef0-83f3-c4bee0bc26d8)
![5](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/c003e541-3123-46a1-b125-e853c26aec1b)
![6](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/1e6274e1-5d07-42bc-9458-44b484f78a69)
![7_Bad_MUX](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/cc34540d-cec1-4655-a654-effca8bcf17d)
![8_no_change in output y](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/a33113f0-48b0-4c74-95a3-16e9ff4e966e)
![9](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/ff7407cf-2263-455c-a8ed-68306ecec82b)
![10](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/05006c15-7e0a-4bd0-85e0-5d211ac8d816)
![11](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/9ebd2f93-b64c-43ae-80c3-2ca4054aa52b)

h) RTL Vs Gatelevel Simulation - Blocking Statement Mismatch

![12](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/0d4e107c-c476-41e8-a046-cbcebeb308af)
![13](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/27b9db9f-e56f-4a8d-82a6-8a47d832c111)
![14](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/8e190356-e11b-4ec0-870c-2193cead8af9)
![15](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/5f9da39c-8cc6-4bc0-b80a-bf8dd2b5f0de)
![16](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/f187b3fc-50d5-4ba7-8da1-bdb5e1e2460a)
![17](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/b10496ab-d639-4e7f-adc1-585c9b376c6a)
![18_mismatch_due_to_blocking](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/bc05d65c-cf4f-4a73-8669-421474d29a97)
