============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = C:/Anlogic/TD5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     Lenovo
   Run Date =   Tue Aug 27 17:01:16 2024

   Run on =     LAPTOP-QRG7LJL6
============================================================
RUN-1002 : start command "open_project rx_top.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../rx_top.v
HDL-1007 : analyze verilog file ../../detect_module.v
HDL-1007 : analyze verilog file ../../rx_bps_module.v
HDL-1007 : analyze verilog file ../../rx_control_module.v
HDL-1007 : analyze verilog file ../../LED_display_module.v
HDL-5007 WARNING: empty port in module declaration in ../../LED_display_module.v(3)
HDL-1007 : analyze verilog file ../../Digitron_NumDisplay.v
HDL-1007 : analyze verilog file ../../tx_control_module.v
RUN-1001 : Project manager successfully analyzed 7 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/rx_top_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "config_chipwatcher ../../tx_test.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model rx_top
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 13 view nodes, 40 trigger nets, 40 data nets.
KIT-1004 : Chipwatcher code = 0010111001111000
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD5.6.2/cw/ -file rx_top_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\bus_det.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\bus_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\trigger.sv
HDL-1007 : analyze verilog file rx_top_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in rx_top_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=13,BUS_DIN_NUM=40,BUS_CTRL_NUM=132,BUS_WIDTH='{32'sb01,32'sb0110,32'sb0100,32'sb01101,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0111,32'sb01011,32'sb011000,32'sb011001,32'sb011010,32'sb011011,32'sb011100,32'sb011101,32'sb011110,32'sb0100110,32'sb0100111},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb010110,32'sb0100010,32'sb01000000,32'sb01000110,32'sb01001100,32'sb01010010,32'sb01011000,32'sb01011110,32'sb01100100,32'sb01111000,32'sb01111110}) in C:/Anlogic/TD5.6.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=154) in C:/Anlogic/TD5.6.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=154) in C:/Anlogic/TD5.6.2/cw\register.v(21)
HDL-1007 : elaborate module tap in C:/Anlogic/TD5.6.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=13,BUS_DIN_NUM=40,BUS_CTRL_NUM=132,BUS_WIDTH='{32'sb01,32'sb0110,32'sb0100,32'sb01101,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0111,32'sb01011,32'sb011000,32'sb011001,32'sb011010,32'sb011011,32'sb011100,32'sb011101,32'sb011110,32'sb0100110,32'sb0100111},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb010110,32'sb0100010,32'sb01000000,32'sb01000110,32'sb01001100,32'sb01010010,32'sb01011000,32'sb01011110,32'sb01100100,32'sb01111000,32'sb01111110}) in C:/Anlogic/TD5.6.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=13,BUS_DIN_NUM=40,BUS_CTRL_NUM=132,BUS_WIDTH='{32'sb01,32'sb0110,32'sb0100,32'sb01101,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0111,32'sb01011,32'sb011000,32'sb011001,32'sb011010,32'sb011011,32'sb011100,32'sb011101,32'sb011110,32'sb0100110,32'sb0100111},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb010110,32'sb0100010,32'sb01000000,32'sb01000110,32'sb01001100,32'sb01010010,32'sb01011000,32'sb01011110,32'sb01100100,32'sb01111000,32'sb01111110}) in C:/Anlogic/TD5.6.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in C:/Anlogic/TD5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0110) in C:/Anlogic/TD5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100) in C:/Anlogic/TD5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01101) in C:/Anlogic/TD5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in C:/Anlogic/TD5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in C:/Anlogic/TD5.6.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "rx_top"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=13,BUS_DIN_NUM=40,BUS_CTRL_NUM=132,BUS_WIDTH='{32'sb01,32'sb0110,32'sb0100,32'sb01101,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0111,32'sb01011,32'sb011000,32'sb011001,32'sb011010,32'sb011011,32'sb011100,32'sb011101,32'sb011110,32'sb0100110,32'sb0100111},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb010110,32'sb0100010,32'sb01000000,32'sb01000110,32'sb01001100,32'sb01010010,32'sb01011000,32'sb01011110,32'sb01100100,32'sb01111000,32'sb01111110})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=154)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=154)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=13,BUS_DIN_NUM=40,BUS_CTRL_NUM=132,BUS_WIDTH='{32'sb01,32'sb0110,32'sb0100,32'sb01101,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0111,32'sb01011,32'sb011000,32'sb011001,32'sb011010,32'sb011011,32'sb011100,32'sb011101,32'sb011110,32'sb0100110,32'sb0100111},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb010110,32'sb0100010,32'sb01000000,32'sb01000110,32'sb01001100,32'sb01010010,32'sb01011000,32'sb01011110,32'sb01100100,32'sb01111000,32'sb01111110})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=13,BUS_DIN_NUM=40,BUS_CTRL_NUM=132,BUS_WIDTH='{32'sb01,32'sb0110,32'sb0100,32'sb01101,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0111,32'sb01011,32'sb011000,32'sb011001,32'sb011010,32'sb011011,32'sb011100,32'sb011101,32'sb011110,32'sb0100110,32'sb0100111},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb010110,32'sb0100010,32'sb01000000,32'sb01000110,32'sb01001100,32'sb01010010,32'sb01011000,32'sb01011110,32'sb01100100,32'sb01111000,32'sb01111110})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0110)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01101)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model rx_top
SYN-1032 : 2137/49 useful/useless nets, 1104/35 useful/useless insts
SYN-1016 : Merged 60 instances.
SYN-1032 : 1734/18 useful/useless nets, 1565/18 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 1718/16 useful/useless nets, 1553/12 useful/useless insts
SYN-1021 : Optimized 4 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 4 mux instances.
SYN-1015 : Optimize round 1, 490 better
SYN-1014 : Optimize round 2
SYN-1032 : 1332/60 useful/useless nets, 1167/64 useful/useless insts
SYN-1015 : Optimize round 2, 128 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 25 IOs to PADs
RUN-1002 : start command "update_pll_param -module rx_top"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 31 instances.
SYN-2501 : Optimize round 1, 64 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 18 macro adder
SYN-1019 : Optimized 17 mux instances.
SYN-1016 : Merged 12 instances.
SYN-1032 : 1834/2 useful/useless nets, 1673/1 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 250 (3.60), #lev = 6 (1.95)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 248 (3.67), #lev = 5 (1.88)
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 681 instances into 248 LUTs, name keeping = 73%.
SYN-1001 : Packing model "rx_top" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 454 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 114 adder to BLE ...
SYN-4008 : Packed 114 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model rx_top
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.226867s wall, 1.156250s user + 0.062500s system = 1.218750s CPU (99.3%)

RUN-1004 : used memory is 117 MB, reserved memory is 81 MB, peak memory is 121 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model rx_top
SYN-5055 WARNING: The kept net U2/BPS_CLK_n will be merged to another kept net BPS_CLK
SYN-5055 WARNING: The kept net U6/BPS_CLK will be merged to another kept net BPS_CLK
SYN-5055 WARNING: The kept net U1/CLK will be merged to another kept net CLK_500K
SYN-5055 WARNING: The kept net U3/isCount will be merged to another kept net Count_Sig
SYN-5055 WARNING: The kept net U2/Count_Sig will be merged to another kept net Count_Sig
SYN-5055 WARNING: The kept net U3/isDone will be merged to another kept net RX_Done_Sig
SYN-5055 WARNING: The kept net U4/RX_Done_Sig will be merged to another kept net RX_Done_Sig
SYN-5055 WARNING: The kept net _al_n1 will be merged to another kept net TX_Data_Valid
SYN-5055 WARNING: The kept net U6/TX_Data_Valid will be merged to another kept net TX_Data_Valid
SYN-5055 WARNING: The kept net U1/neg_sig_n will be merged to another kept net neg_sig
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net config_inst_syn_10 driven by BUFG (320 clock/control pins, 0 other pins).
SYN-4024 : Net "CLK_500K" drives clk pins.
SYN-4024 : Net "CLK_dup_1" drives clk pins.
SYN-4024 : Net "U5/SingleNum_n" drives clk pins.
SYN-4024 : Net "U6/State_n" drives clk pins.
SYN-4024 : Net "U6/rTX_n1" drives clk pins.
SYN-4025 : Tag rtl::Net CLK_500K as clock net
SYN-4025 : Tag rtl::Net CLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net U5/SingleNum_n as clock net
SYN-4025 : Tag rtl::Net U6/State_n as clock net
SYN-4025 : Tag rtl::Net U6/rTX_n1 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net CLK_500K to drive 175 clock pins.
SYN-4015 : Create BUFG instance for clk Net U5/SingleNum_n to drive 8 clock pins.
SYN-4015 : Create BUFG instance for clk Net U6/State_n to drive 4 clock pins.
SYN-4015 : Create BUFG instance for clk Net U6/rTX_n1 to drive 2 clock pins.
PHY-1001 : Populate physical database on model rx_top.
RUN-1001 : There are total 1080 instances
RUN-0007 : 389 luts, 527 seqs, 75 mslices, 51 lslices, 25 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1241 nets
RUN-1001 : 631 nets have 2 pins
RUN-1001 : 518 nets have [3 - 5] pins
RUN-1001 : 43 nets have [6 - 10] pins
RUN-1001 : 37 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     37      
RUN-1001 :   No   |  No   |  Yes  |     174     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     316     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    6    |   4   |     5      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 13
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1078 instances, 389 luts, 527 seqs, 126 slices, 25 macros(126 instances: 75 mslices 51 lslices)
PHY-0007 : Cell area utilization is 3%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 310077
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1078.
PHY-3001 : End clustering;  0.000042s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 196034, overlap = 4.5
PHY-3002 : Step(2): len = 142170, overlap = 4.5
PHY-3002 : Step(3): len = 104659, overlap = 9
PHY-3002 : Step(4): len = 89218.4, overlap = 6.75
PHY-3002 : Step(5): len = 74152.5, overlap = 11.25
PHY-3002 : Step(6): len = 66849.3, overlap = 6.75
PHY-3002 : Step(7): len = 60332.8, overlap = 6.75
PHY-3002 : Step(8): len = 48818.1, overlap = 9
PHY-3002 : Step(9): len = 42504.1, overlap = 11.25
PHY-3002 : Step(10): len = 39890.5, overlap = 9
PHY-3002 : Step(11): len = 34974.5, overlap = 11.25
PHY-3002 : Step(12): len = 33965.4, overlap = 11.25
PHY-3002 : Step(13): len = 30982.7, overlap = 11.9688
PHY-3002 : Step(14): len = 28392, overlap = 13.875
PHY-3002 : Step(15): len = 28204.3, overlap = 14.9375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.36758e-05
PHY-3002 : Step(16): len = 28688.4, overlap = 11.9062
PHY-3002 : Step(17): len = 28482.7, overlap = 7.53125
PHY-3002 : Step(18): len = 27962.4, overlap = 7.65625
PHY-3002 : Step(19): len = 26221, overlap = 8.1875
PHY-3002 : Step(20): len = 25955.3, overlap = 10.1875
PHY-3002 : Step(21): len = 25788.3, overlap = 12.375
PHY-3002 : Step(22): len = 25030.7, overlap = 10.625
PHY-3002 : Step(23): len = 25118.8, overlap = 8.1875
PHY-3002 : Step(24): len = 24920.5, overlap = 7.90625
PHY-3002 : Step(25): len = 24621.3, overlap = 8.1875
PHY-3002 : Step(26): len = 24043.4, overlap = 12.6875
PHY-3002 : Step(27): len = 23723.7, overlap = 14.9062
PHY-3002 : Step(28): len = 23012.6, overlap = 15.0625
PHY-3002 : Step(29): len = 23064, overlap = 12.5312
PHY-3002 : Step(30): len = 22725.3, overlap = 10.2812
PHY-3002 : Step(31): len = 22704.7, overlap = 7.96875
PHY-3002 : Step(32): len = 22195.3, overlap = 8
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.73516e-05
PHY-3002 : Step(33): len = 22428.4, overlap = 8.0625
PHY-3002 : Step(34): len = 22445.7, overlap = 8.0625
PHY-3002 : Step(35): len = 22459.5, overlap = 8.0625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.47032e-05
PHY-3002 : Step(36): len = 22390.8, overlap = 8.0625
PHY-3002 : Step(37): len = 22368.7, overlap = 8.0625
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009038s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (172.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.80971e-06
PHY-3002 : Step(38): len = 22844.5, overlap = 15.875
PHY-3002 : Step(39): len = 23053.8, overlap = 16.375
PHY-3002 : Step(40): len = 22157, overlap = 22.4375
PHY-3002 : Step(41): len = 22272.9, overlap = 22.9062
PHY-3002 : Step(42): len = 21796.1, overlap = 25.2188
PHY-3002 : Step(43): len = 21961.6, overlap = 26.5312
PHY-3002 : Step(44): len = 21114.2, overlap = 27.4375
PHY-3002 : Step(45): len = 21315.9, overlap = 26.2188
PHY-3002 : Step(46): len = 21532.2, overlap = 22.125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.36194e-05
PHY-3002 : Step(47): len = 20751.3, overlap = 22.9375
PHY-3002 : Step(48): len = 20715.3, overlap = 23.0938
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.72388e-05
PHY-3002 : Step(49): len = 20632.8, overlap = 23.125
PHY-3002 : Step(50): len = 20673.8, overlap = 23.7188
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.17923e-06
PHY-3002 : Step(51): len = 20813.1, overlap = 52.25
PHY-3002 : Step(52): len = 20813.1, overlap = 52.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.23585e-05
PHY-3002 : Step(53): len = 21179.1, overlap = 53.5312
PHY-3002 : Step(54): len = 21463.5, overlap = 50.6562
PHY-3002 : Step(55): len = 22081, overlap = 46.6562
PHY-3002 : Step(56): len = 21998.1, overlap = 45.0625
PHY-3002 : Step(57): len = 21517.8, overlap = 45.1562
PHY-3002 : Step(58): len = 21530, overlap = 43.8125
PHY-3002 : Step(59): len = 21348.9, overlap = 42.8125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.47169e-05
PHY-3002 : Step(60): len = 21309.2, overlap = 42.2812
PHY-3002 : Step(61): len = 21309.2, overlap = 42.2812
PHY-3002 : Step(62): len = 21078.9, overlap = 41.375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.9992e-05
PHY-3002 : Step(63): len = 21771.6, overlap = 40.375
PHY-3002 : Step(64): len = 21943.4, overlap = 37.9375
PHY-3002 : Step(65): len = 22459.3, overlap = 31.8125
PHY-3002 : Step(66): len = 22393.7, overlap = 29.2188
PHY-3002 : Step(67): len = 22259.1, overlap = 29.125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.9984e-05
PHY-3002 : Step(68): len = 22216.3, overlap = 27.0938
PHY-3002 : Step(69): len = 22216.3, overlap = 27.0938
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000159968
PHY-3002 : Step(70): len = 22245.6, overlap = 24.5
PHY-3002 : Step(71): len = 22340.6, overlap = 24.5312
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000319936
PHY-3002 : Step(72): len = 22502.1, overlap = 22.1875
PHY-3002 : Step(73): len = 22585.4, overlap = 22.3125
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000550622
PHY-3002 : Step(74): len = 22576, overlap = 21.4062
PHY-3002 : Step(75): len = 22590.4, overlap = 21.4062
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000911833
PHY-3002 : Step(76): len = 22740.1, overlap = 20.3438
PHY-3002 : Step(77): len = 22874.8, overlap = 19.8438
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.0016893
PHY-3002 : Step(78): len = 22901.5, overlap = 20.4688
PHY-3002 : Step(79): len = 22897.8, overlap = 20.9688
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00337859
PHY-3002 : Step(80): len = 22956.8, overlap = 20.7188
PHY-3002 : Step(81): len = 22956.8, overlap = 20.7188
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00675718
PHY-3002 : Step(82): len = 22973.3, overlap = 20.8438
PHY-3002 : Step(83): len = 22977.8, overlap = 21.1562
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.0135144
PHY-3002 : Step(84): len = 22960.2, overlap = 20.9062
PHY-3002 : Step(85): len = 22960.2, overlap = 20.9062
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 59.56 peak overflow 3.72
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1241.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 25840, over cnt = 103(0%), over = 407, worst = 17
PHY-1001 : End global iterations;  0.061528s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (101.6%)

PHY-1001 : Congestion index: top1 = 28.28, top5 = 14.75, top10 = 8.81, top15 = 6.05.
PHY-1001 : End incremental global routing;  0.124412s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (100.5%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model rx_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 5198, tnet num: 1239, tinst num: 1078, tnode num: 7115, tedge num: 8495.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.150975s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (93.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.292874s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (101.4%)

OPT-1001 : Current memory(MB): used = 171, reserve = 135, peak = 171.
OPT-1001 : End physical optimization;  0.304748s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (97.4%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 389 LUT to BLE ...
SYN-4008 : Packed 389 LUT and 117 SEQ to BLE.
SYN-4003 : Packing 410 remaining SEQ's ...
SYN-4005 : Packed 222 SEQ with LUT/SLICE
SYN-4006 : 78 single LUT's are left
SYN-4006 : 188 single SEQ's are left
SYN-4011 : Packing model "rx_top" (AL_USER_NORMAL) with 577/751 primitive instances ...
PHY-3001 : End packing;  0.036515s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (128.4%)

PHY-1001 : Populate physical database on model rx_top.
RUN-1001 : There are total 490 instances
RUN-1001 : 226 mslices, 226 lslices, 25 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1126 nets
RUN-1001 : 476 nets have 2 pins
RUN-1001 : 553 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 31 nets have [11 - 20] pins
RUN-1001 : 12 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : design contains 488 instances, 452 slices, 25 macros(126 instances: 75 mslices 51 lslices)
PHY-3001 : Cell area utilization is 6%
PHY-3001 : After packing: Len = 23965.4, Over = 33.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.31829e-05
PHY-3002 : Step(86): len = 23357.3, overlap = 33.5
PHY-3002 : Step(87): len = 23406.7, overlap = 33.25
PHY-3002 : Step(88): len = 23284.7, overlap = 34
PHY-3002 : Step(89): len = 23237.7, overlap = 34.75
PHY-3002 : Step(90): len = 22887.3, overlap = 35.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.63658e-05
PHY-3002 : Step(91): len = 23266.5, overlap = 35.75
PHY-3002 : Step(92): len = 23377.6, overlap = 35.75
PHY-3002 : Step(93): len = 23743.1, overlap = 36.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.27316e-05
PHY-3002 : Step(94): len = 24129.1, overlap = 31.5
PHY-3002 : Step(95): len = 24344.7, overlap = 30.75
PHY-3002 : Step(96): len = 24631.9, overlap = 30.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.124273s wall, 0.046875s user + 0.265625s system = 0.312500s CPU (251.5%)

PHY-3001 : Trial Legalized: Len = 34218.8
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000413767
PHY-3002 : Step(97): len = 29995.4, overlap = 7.5
PHY-3002 : Step(98): len = 28700.3, overlap = 10.25
PHY-3002 : Step(99): len = 27529.1, overlap = 13
PHY-3002 : Step(100): len = 26837.7, overlap = 14.25
PHY-3002 : Step(101): len = 26265.3, overlap = 14.5
PHY-3002 : Step(102): len = 26150.9, overlap = 15.75
PHY-3002 : Step(103): len = 26063.7, overlap = 16.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000827534
PHY-3002 : Step(104): len = 26153.3, overlap = 16.75
PHY-3002 : Step(105): len = 26180.7, overlap = 15.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00165507
PHY-3002 : Step(106): len = 26189.8, overlap = 15.5
PHY-3002 : Step(107): len = 26203.6, overlap = 15.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004374s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 30581.8, Over = 0
PHY-3001 : Spreading special nets. 12 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.005219s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (299.4%)

PHY-3001 : 19 instances has been re-located, deltaX = 2, deltaY = 17, maxDist = 1.
PHY-3001 : Final: Len = 30819.8, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 62/1126.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 36728, over cnt = 126(0%), over = 202, worst = 5
PHY-1002 : len = 37296, over cnt = 87(0%), over = 125, worst = 5
PHY-1002 : len = 38416, over cnt = 33(0%), over = 50, worst = 3
PHY-1002 : len = 39008, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 39072, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.172246s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (127.0%)

PHY-1001 : Congestion index: top1 = 27.48, top5 = 19.15, top10 = 12.80, top15 = 9.03.
PHY-1001 : End incremental global routing;  0.233131s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (120.6%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model rx_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 4519, tnet num: 1124, tinst num: 488, tnode num: 5869, tedge num: 7597.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.169599s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (101.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.424182s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (110.5%)

OPT-1001 : Current memory(MB): used = 175, reserve = 138, peak = 175.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.001602s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 958/1126.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 39072, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.004559s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 27.48, top5 = 19.15, top10 = 12.80, top15 = 9.03.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.001827s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 27.172414
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.495928s wall, 0.515625s user + 0.015625s system = 0.531250s CPU (107.1%)

RUN-1003 : finish command "place" in  3.956472s wall, 5.328125s user + 5.468750s system = 10.796875s CPU (272.9%)

RUN-1004 : used memory is 155 MB, reserved memory is 119 MB, peak memory is 176 MB
RUN-1002 : start command "export_db rx_top_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 490 instances
RUN-1001 : 226 mslices, 226 lslices, 25 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1126 nets
RUN-1001 : 476 nets have 2 pins
RUN-1001 : 553 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 31 nets have [11 - 20] pins
RUN-1001 : 12 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model rx_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 4519, tnet num: 1124, tinst num: 488, tnode num: 5869, tedge num: 7597.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 226 mslices, 226 lslices, 25 pads, 5 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1124 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 644 clock pins, and constraint 1350 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 36592, over cnt = 124(0%), over = 198, worst = 5
PHY-1002 : len = 37104, over cnt = 89(0%), over = 125, worst = 5
PHY-1002 : len = 38632, over cnt = 10(0%), over = 17, worst = 3
PHY-1002 : len = 38800, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.121112s wall, 0.171875s user + 0.046875s system = 0.218750s CPU (180.6%)

PHY-1001 : Congestion index: top1 = 27.87, top5 = 19.12, top10 = 12.71, top15 = 8.94.
PHY-1001 : End global routing;  0.177526s wall, 0.218750s user + 0.046875s system = 0.265625s CPU (149.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 203, reserve = 167, peak = 217.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance DigitronCS_Out[3]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[2]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[1]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[0]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance TX_Pin_Out_syn_2 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_dup_1 will be routed on clock mesh
PHY-1001 : clock net CLK_500K_syn_8 will be merged with clock CLK_500K
PHY-1001 : clock net U5/SingleNum_n_syn_3 will be merged with clock U5/SingleNum_n
PHY-1001 : clock net U6/State_n_syn_6 will be merged with clock U6/State_n
PHY-1001 : clock net U6/rTX_n1_syn_6 will be merged with clock U6/rTX_n1
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 470, reserve = 439, peak = 470.
PHY-1001 : End build detailed router design. 3.066144s wall, 3.000000s user + 0.062500s system = 3.062500s CPU (99.9%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 30928, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 2.169903s wall, 2.171875s user + 0.000000s system = 2.171875s CPU (100.1%)

PHY-1001 : Current memory(MB): used = 502, reserve = 472, peak = 502.
PHY-1001 : End phase 1; 2.175875s wall, 2.171875s user + 0.000000s system = 2.171875s CPU (99.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 88% nets.
PHY-1022 : len = 163152, over cnt = 32(0%), over = 32, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 502, reserve = 472, peak = 502.
PHY-1001 : End initial routed; 1.426699s wall, 1.828125s user + 0.140625s system = 1.968750s CPU (138.0%)

PHY-1001 : Current memory(MB): used = 502, reserve = 472, peak = 502.
PHY-1001 : End phase 2; 1.426816s wall, 1.828125s user + 0.140625s system = 1.968750s CPU (138.0%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 162976, over cnt = 8(0%), over = 8, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.041032s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (152.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 162992, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.016909s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (92.4%)

PHY-1001 : Commit to database.....
PHY-1001 : 8 feed throughs used by 8 nets
PHY-1001 : End commit to database; 0.118415s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (105.6%)

PHY-1001 : Current memory(MB): used = 514, reserve = 483, peak = 514.
PHY-1001 : End phase 3; 0.281181s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (105.6%)

PHY-1003 : Routed, final wirelength = 162992
PHY-1001 : Current memory(MB): used = 515, reserve = 484, peak = 515.
PHY-1001 : End export database. 0.009060s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  7.152207s wall, 7.500000s user + 0.203125s system = 7.703125s CPU (107.7%)

RUN-1003 : finish command "route" in  7.587443s wall, 7.968750s user + 0.265625s system = 8.234375s CPU (108.5%)

RUN-1004 : used memory is 450 MB, reserved memory is 419 MB, peak memory is 515 MB
RUN-1002 : start command "report_area -io_info -file rx_top_phy.area"
RUN-1001 : standard
***Report Model: rx_top Device: EG4S20BG256***

IO Statistics
#IO                        25
  #input                    4
  #output                  21
  #inout                    0

Utilization Statistics
#lut                      671   out of  19600    3.42%
#reg                      527   out of  19600    2.69%
#le                       859
  #lut only               332   out of    859   38.65%
  #reg only               188   out of    859   21.89%
  #lut&reg                339   out of    859   39.46%
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   5
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       25   out of    188   13.30%
  #ireg                     1
  #oreg                    13
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       5   out of     16   31.25%

Clock Resource Statistics
Index     ClockNet             Type               DriverType         Driver                     Fanout
#1        config_inst_syn_9    GCLK               config             config_inst.jtck           180
#2        CLK_500K             GCLK               lslice             CLK_500K_reg_syn_5.q1      114
#3        CLK_dup_1            GCLK               io                 CLK_syn_2.di               20
#4        U5/SingleNum_n       GCLK               lslice             U5/SingleNum_n_syn_7.f0    8
#5        U6/State_n           GCLK               mslice             U6/State_n_syn_11.f0       3
#6        U6/rTX_n1            GCLK               mslice             U6/rTX_n1_syn_12.f1        2


Detailed IO Report

        Name           Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
         CLK             INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
        RSTn             INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
      RX_En_Sig          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
      RX_Pin_In          INPUT        F12        LVCMOS33          N/A          PULLUP      IREG    
  DigitronCS_Out[3]     OUTPUT         A3        LVCMOS33           8            NONE       OREG    
  DigitronCS_Out[2]     OUTPUT         A5        LVCMOS33           8            NONE       OREG    
  DigitronCS_Out[1]     OUTPUT         B6        LVCMOS33           8            NONE       OREG    
  DigitronCS_Out[0]     OUTPUT         C9        LVCMOS33           8            NONE       OREG    
   Digitron_Out[7]      OUTPUT         C8        LVCMOS33           8            NONE       NONE    
   Digitron_Out[6]      OUTPUT         A8        LVCMOS33           8            NONE       NONE    
   Digitron_Out[5]      OUTPUT         B5        LVCMOS33           8            NONE       NONE    
   Digitron_Out[4]      OUTPUT         A7        LVCMOS33           8            NONE       NONE    
   Digitron_Out[3]      OUTPUT         E8        LVCMOS33           8            NONE       NONE    
   Digitron_Out[2]      OUTPUT         B8        LVCMOS33           8            NONE       NONE    
   Digitron_Out[1]      OUTPUT         A6        LVCMOS33           8            NONE       NONE    
   Digitron_Out[0]      OUTPUT         A4        LVCMOS33           8            NONE       NONE    
     LED_Out[7]         OUTPUT        F16        LVCMOS33           8            NONE       OREG    
     LED_Out[6]         OUTPUT        E16        LVCMOS33           8            NONE       OREG    
     LED_Out[5]         OUTPUT        E13        LVCMOS33           8            NONE       OREG    
     LED_Out[4]         OUTPUT        C16        LVCMOS33           8            NONE       OREG    
     LED_Out[3]         OUTPUT        C15        LVCMOS33           8            NONE       OREG    
     LED_Out[2]         OUTPUT        B16        LVCMOS33           8            NONE       OREG    
     LED_Out[1]         OUTPUT        B15        LVCMOS33           8            NONE       OREG    
     LED_Out[0]         OUTPUT        B14        LVCMOS33           8            NONE       OREG    
     TX_Pin_Out         OUTPUT        D12        LVCMOS33           8            NONE       OREG    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------+
|Instance                             |Module              |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------+
|top                                  |rx_top              |859    |545     |126     |541     |5       |0       |
|  U1                                 |detect_module       |2      |2       |0       |1       |0       |0       |
|  U2                                 |rx_bps_module       |24     |20      |4       |14      |0       |0       |
|  U3                                 |rx_control_module   |32     |32      |0       |18      |0       |0       |
|  U5                                 |Digitron_NumDisplay |123    |101     |18      |28      |0       |0       |
|  U6                                 |tx_control_module   |10     |10      |0       |6       |0       |0       |
|  cw_top                             |CW_TOP_WRAPPER      |642    |362     |97      |448     |0       |0       |
|    wrapper_cwc_top                  |cwc_top             |642    |362     |97      |448     |0       |0       |
|      cfg_int_inst                   |cwc_cfg_int         |316    |146     |0       |310     |0       |0       |
|        reg_inst                     |register            |313    |143     |0       |307     |0       |0       |
|        tap_inst                     |tap                 |3      |3       |0       |3       |0       |0       |
|      trigger_inst                   |trigger             |326    |216     |97      |138     |0       |0       |
|        bus_inst                     |bus_top             |116    |75      |40      |46      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes  |bus_det             |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[10]$bus_nodes |bus_det             |22     |11      |10      |2       |0       |0       |
|          BUS_DETECTOR[12]$bus_nodes |bus_det             |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes  |bus_det             |19     |11      |8       |7       |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes  |bus_det             |14     |8       |6       |5       |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes  |bus_det             |45     |29      |16      |16      |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes  |bus_det             |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[6]$bus_nodes  |bus_det             |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[7]$bus_nodes  |bus_det             |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[8]$bus_nodes  |bus_det             |4      |4       |0       |4       |0       |0       |
|          BUS_DETECTOR[9]$bus_nodes  |bus_det             |2      |2       |0       |2       |0       |0       |
|        emb_ctrl_inst                |emb_ctrl            |113    |84      |29      |54      |0       |0       |
+---------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       451   
    #2          2       417   
    #3          3        99   
    #4          4        35   
    #5        5-10       59   
    #6        11-50      28   
    #7       51-100      3    
    #8       101-500     1    
  Average     2.78            

RUN-1002 : start command "export_db rx_top_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "export_bid rx_top_inst.bid"
PRG-1000 : <!-- HMAC is: f36bf39f095aee49badff405f4c2d7b53e9089c2296f0346e8b394d990307294 -->
RUN-1002 : start command "bitgen -bit rx_top.bit -unused_io_status pulldown"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Bitgen processed 163 unused pads, reserve input tri_state with pulldown
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 651
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 1126, pip num: 10673
BIT-1002 : Init feedthrough completely, num: 8
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1313 valid insts, and 28570 bits set as '1'.
BIT-1004 : the usercode register value: 00000000111101100010111001111000
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file rx_top.bit.
RUN-1003 : finish command "bitgen -bit rx_top.bit -unused_io_status pulldown" in  1.720338s wall, 13.906250s user + 0.171875s system = 14.078125s CPU (818.3%)

RUN-1004 : used memory is 451 MB, reserved memory is 427 MB, peak memory is 649 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240827_170116.log"
