// Seed: 2649233003
module module_0 (
    input  tri0  id_0,
    output logic id_1,
    input  wire  id_2
);
  always @(id_2 == 1) id_1 = id_2 == -1;
  wire id_4;
endmodule
module module_1 #(
    parameter id_3 = 32'd59,
    parameter id_4 = 32'd2,
    parameter id_9 = 32'd83
) (
    input tri1 id_0,
    output tri id_1,
    output supply1 id_2,
    input tri0 _id_3,
    input tri _id_4,
    input wor id_5,
    output tri id_6,
    output supply1 id_7,
    output logic id_8,
    input wor _id_9
);
  always @(posedge "") id_8 <= -1;
  wire [1  -  1 : id_3] id_11;
  assign id_8 = -1;
  wire [1 : id_4] id_12;
  module_0 modCall_1 (
      id_0,
      id_8,
      id_0
  );
  logic id_13;
  assign id_8 = id_3;
  wire id_14;
  wire id_15;
  ;
  wire [1 : -1  ==  id_9] id_16;
endmodule
