
CDH_ROUTINES.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c314  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000f0  0800c5b4  0800c5b4  0000d5b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800c6a4  0800c6a4  0000d6a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800c6ac  0800c6ac  0000d6ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800c6b0  0800c6b0  0000d6b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000078  24000000  0800c6b4  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          0000099c  24000078  0800c72c  0000e078  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  24000a14  0800c72c  0000ea14  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0000e078  2**0
                  CONTENTS, READONLY
 10 .debug_info   00025f9e  00000000  00000000  0000e0a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00004953  00000000  00000000  00034044  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001a98  00000000  00000000  00038998  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00001486  00000000  00000000  0003a430  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003d602  00000000  00000000  0003b8b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0002652a  00000000  00000000  00078eb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0017f92f  00000000  00000000  0009f3e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  0021ed11  2**0
                  CONTENTS, READONLY
 18 .debug_frame  0000764c  00000000  00000000  0021ed54  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000006c  00000000  00000000  002263a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000078 	.word	0x24000078
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800c59c 	.word	0x0800c59c

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	2400007c 	.word	0x2400007c
 80002dc:	0800c59c 	.word	0x0800c59c

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <memchr>:
 80002f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002f4:	2a10      	cmp	r2, #16
 80002f6:	db2b      	blt.n	8000350 <memchr+0x60>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	d008      	beq.n	8000310 <memchr+0x20>
 80002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000302:	3a01      	subs	r2, #1
 8000304:	428b      	cmp	r3, r1
 8000306:	d02d      	beq.n	8000364 <memchr+0x74>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	b342      	cbz	r2, 8000360 <memchr+0x70>
 800030e:	d1f6      	bne.n	80002fe <memchr+0xe>
 8000310:	b4f0      	push	{r4, r5, r6, r7}
 8000312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800031a:	f022 0407 	bic.w	r4, r2, #7
 800031e:	f07f 0700 	mvns.w	r7, #0
 8000322:	2300      	movs	r3, #0
 8000324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000328:	3c08      	subs	r4, #8
 800032a:	ea85 0501 	eor.w	r5, r5, r1
 800032e:	ea86 0601 	eor.w	r6, r6, r1
 8000332:	fa85 f547 	uadd8	r5, r5, r7
 8000336:	faa3 f587 	sel	r5, r3, r7
 800033a:	fa86 f647 	uadd8	r6, r6, r7
 800033e:	faa5 f687 	sel	r6, r5, r7
 8000342:	b98e      	cbnz	r6, 8000368 <memchr+0x78>
 8000344:	d1ee      	bne.n	8000324 <memchr+0x34>
 8000346:	bcf0      	pop	{r4, r5, r6, r7}
 8000348:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800034c:	f002 0207 	and.w	r2, r2, #7
 8000350:	b132      	cbz	r2, 8000360 <memchr+0x70>
 8000352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000356:	3a01      	subs	r2, #1
 8000358:	ea83 0301 	eor.w	r3, r3, r1
 800035c:	b113      	cbz	r3, 8000364 <memchr+0x74>
 800035e:	d1f8      	bne.n	8000352 <memchr+0x62>
 8000360:	2000      	movs	r0, #0
 8000362:	4770      	bx	lr
 8000364:	3801      	subs	r0, #1
 8000366:	4770      	bx	lr
 8000368:	2d00      	cmp	r5, #0
 800036a:	bf06      	itte	eq
 800036c:	4635      	moveq	r5, r6
 800036e:	3803      	subeq	r0, #3
 8000370:	3807      	subne	r0, #7
 8000372:	f015 0f01 	tst.w	r5, #1
 8000376:	d107      	bne.n	8000388 <memchr+0x98>
 8000378:	3001      	adds	r0, #1
 800037a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800037e:	bf02      	ittt	eq
 8000380:	3001      	addeq	r0, #1
 8000382:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000386:	3001      	addeq	r0, #1
 8000388:	bcf0      	pop	{r4, r5, r6, r7}
 800038a:	3801      	subs	r0, #1
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295
 80003a4:	f000 b988 	b.w	80006b8 <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9d08      	ldr	r5, [sp, #32]
 80003c6:	468e      	mov	lr, r1
 80003c8:	4604      	mov	r4, r0
 80003ca:	4688      	mov	r8, r1
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	d14a      	bne.n	8000466 <__udivmoddi4+0xa6>
 80003d0:	428a      	cmp	r2, r1
 80003d2:	4617      	mov	r7, r2
 80003d4:	d962      	bls.n	800049c <__udivmoddi4+0xdc>
 80003d6:	fab2 f682 	clz	r6, r2
 80003da:	b14e      	cbz	r6, 80003f0 <__udivmoddi4+0x30>
 80003dc:	f1c6 0320 	rsb	r3, r6, #32
 80003e0:	fa01 f806 	lsl.w	r8, r1, r6
 80003e4:	fa20 f303 	lsr.w	r3, r0, r3
 80003e8:	40b7      	lsls	r7, r6
 80003ea:	ea43 0808 	orr.w	r8, r3, r8
 80003ee:	40b4      	lsls	r4, r6
 80003f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003f4:	fa1f fc87 	uxth.w	ip, r7
 80003f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80003fc:	0c23      	lsrs	r3, r4, #16
 80003fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000402:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000406:	fb01 f20c 	mul.w	r2, r1, ip
 800040a:	429a      	cmp	r2, r3
 800040c:	d909      	bls.n	8000422 <__udivmoddi4+0x62>
 800040e:	18fb      	adds	r3, r7, r3
 8000410:	f101 30ff 	add.w	r0, r1, #4294967295
 8000414:	f080 80ea 	bcs.w	80005ec <__udivmoddi4+0x22c>
 8000418:	429a      	cmp	r2, r3
 800041a:	f240 80e7 	bls.w	80005ec <__udivmoddi4+0x22c>
 800041e:	3902      	subs	r1, #2
 8000420:	443b      	add	r3, r7
 8000422:	1a9a      	subs	r2, r3, r2
 8000424:	b2a3      	uxth	r3, r4
 8000426:	fbb2 f0fe 	udiv	r0, r2, lr
 800042a:	fb0e 2210 	mls	r2, lr, r0, r2
 800042e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000432:	fb00 fc0c 	mul.w	ip, r0, ip
 8000436:	459c      	cmp	ip, r3
 8000438:	d909      	bls.n	800044e <__udivmoddi4+0x8e>
 800043a:	18fb      	adds	r3, r7, r3
 800043c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000440:	f080 80d6 	bcs.w	80005f0 <__udivmoddi4+0x230>
 8000444:	459c      	cmp	ip, r3
 8000446:	f240 80d3 	bls.w	80005f0 <__udivmoddi4+0x230>
 800044a:	443b      	add	r3, r7
 800044c:	3802      	subs	r0, #2
 800044e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000452:	eba3 030c 	sub.w	r3, r3, ip
 8000456:	2100      	movs	r1, #0
 8000458:	b11d      	cbz	r5, 8000462 <__udivmoddi4+0xa2>
 800045a:	40f3      	lsrs	r3, r6
 800045c:	2200      	movs	r2, #0
 800045e:	e9c5 3200 	strd	r3, r2, [r5]
 8000462:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000466:	428b      	cmp	r3, r1
 8000468:	d905      	bls.n	8000476 <__udivmoddi4+0xb6>
 800046a:	b10d      	cbz	r5, 8000470 <__udivmoddi4+0xb0>
 800046c:	e9c5 0100 	strd	r0, r1, [r5]
 8000470:	2100      	movs	r1, #0
 8000472:	4608      	mov	r0, r1
 8000474:	e7f5      	b.n	8000462 <__udivmoddi4+0xa2>
 8000476:	fab3 f183 	clz	r1, r3
 800047a:	2900      	cmp	r1, #0
 800047c:	d146      	bne.n	800050c <__udivmoddi4+0x14c>
 800047e:	4573      	cmp	r3, lr
 8000480:	d302      	bcc.n	8000488 <__udivmoddi4+0xc8>
 8000482:	4282      	cmp	r2, r0
 8000484:	f200 8105 	bhi.w	8000692 <__udivmoddi4+0x2d2>
 8000488:	1a84      	subs	r4, r0, r2
 800048a:	eb6e 0203 	sbc.w	r2, lr, r3
 800048e:	2001      	movs	r0, #1
 8000490:	4690      	mov	r8, r2
 8000492:	2d00      	cmp	r5, #0
 8000494:	d0e5      	beq.n	8000462 <__udivmoddi4+0xa2>
 8000496:	e9c5 4800 	strd	r4, r8, [r5]
 800049a:	e7e2      	b.n	8000462 <__udivmoddi4+0xa2>
 800049c:	2a00      	cmp	r2, #0
 800049e:	f000 8090 	beq.w	80005c2 <__udivmoddi4+0x202>
 80004a2:	fab2 f682 	clz	r6, r2
 80004a6:	2e00      	cmp	r6, #0
 80004a8:	f040 80a4 	bne.w	80005f4 <__udivmoddi4+0x234>
 80004ac:	1a8a      	subs	r2, r1, r2
 80004ae:	0c03      	lsrs	r3, r0, #16
 80004b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004b4:	b280      	uxth	r0, r0
 80004b6:	b2bc      	uxth	r4, r7
 80004b8:	2101      	movs	r1, #1
 80004ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80004be:	fb0e 221c 	mls	r2, lr, ip, r2
 80004c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004c6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ca:	429a      	cmp	r2, r3
 80004cc:	d907      	bls.n	80004de <__udivmoddi4+0x11e>
 80004ce:	18fb      	adds	r3, r7, r3
 80004d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004d4:	d202      	bcs.n	80004dc <__udivmoddi4+0x11c>
 80004d6:	429a      	cmp	r2, r3
 80004d8:	f200 80e0 	bhi.w	800069c <__udivmoddi4+0x2dc>
 80004dc:	46c4      	mov	ip, r8
 80004de:	1a9b      	subs	r3, r3, r2
 80004e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80004e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80004e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80004ec:	fb02 f404 	mul.w	r4, r2, r4
 80004f0:	429c      	cmp	r4, r3
 80004f2:	d907      	bls.n	8000504 <__udivmoddi4+0x144>
 80004f4:	18fb      	adds	r3, r7, r3
 80004f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80004fa:	d202      	bcs.n	8000502 <__udivmoddi4+0x142>
 80004fc:	429c      	cmp	r4, r3
 80004fe:	f200 80ca 	bhi.w	8000696 <__udivmoddi4+0x2d6>
 8000502:	4602      	mov	r2, r0
 8000504:	1b1b      	subs	r3, r3, r4
 8000506:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800050a:	e7a5      	b.n	8000458 <__udivmoddi4+0x98>
 800050c:	f1c1 0620 	rsb	r6, r1, #32
 8000510:	408b      	lsls	r3, r1
 8000512:	fa22 f706 	lsr.w	r7, r2, r6
 8000516:	431f      	orrs	r7, r3
 8000518:	fa0e f401 	lsl.w	r4, lr, r1
 800051c:	fa20 f306 	lsr.w	r3, r0, r6
 8000520:	fa2e fe06 	lsr.w	lr, lr, r6
 8000524:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000528:	4323      	orrs	r3, r4
 800052a:	fa00 f801 	lsl.w	r8, r0, r1
 800052e:	fa1f fc87 	uxth.w	ip, r7
 8000532:	fbbe f0f9 	udiv	r0, lr, r9
 8000536:	0c1c      	lsrs	r4, r3, #16
 8000538:	fb09 ee10 	mls	lr, r9, r0, lr
 800053c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000540:	fb00 fe0c 	mul.w	lr, r0, ip
 8000544:	45a6      	cmp	lr, r4
 8000546:	fa02 f201 	lsl.w	r2, r2, r1
 800054a:	d909      	bls.n	8000560 <__udivmoddi4+0x1a0>
 800054c:	193c      	adds	r4, r7, r4
 800054e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000552:	f080 809c 	bcs.w	800068e <__udivmoddi4+0x2ce>
 8000556:	45a6      	cmp	lr, r4
 8000558:	f240 8099 	bls.w	800068e <__udivmoddi4+0x2ce>
 800055c:	3802      	subs	r0, #2
 800055e:	443c      	add	r4, r7
 8000560:	eba4 040e 	sub.w	r4, r4, lr
 8000564:	fa1f fe83 	uxth.w	lr, r3
 8000568:	fbb4 f3f9 	udiv	r3, r4, r9
 800056c:	fb09 4413 	mls	r4, r9, r3, r4
 8000570:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000574:	fb03 fc0c 	mul.w	ip, r3, ip
 8000578:	45a4      	cmp	ip, r4
 800057a:	d908      	bls.n	800058e <__udivmoddi4+0x1ce>
 800057c:	193c      	adds	r4, r7, r4
 800057e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000582:	f080 8082 	bcs.w	800068a <__udivmoddi4+0x2ca>
 8000586:	45a4      	cmp	ip, r4
 8000588:	d97f      	bls.n	800068a <__udivmoddi4+0x2ca>
 800058a:	3b02      	subs	r3, #2
 800058c:	443c      	add	r4, r7
 800058e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000592:	eba4 040c 	sub.w	r4, r4, ip
 8000596:	fba0 ec02 	umull	lr, ip, r0, r2
 800059a:	4564      	cmp	r4, ip
 800059c:	4673      	mov	r3, lr
 800059e:	46e1      	mov	r9, ip
 80005a0:	d362      	bcc.n	8000668 <__udivmoddi4+0x2a8>
 80005a2:	d05f      	beq.n	8000664 <__udivmoddi4+0x2a4>
 80005a4:	b15d      	cbz	r5, 80005be <__udivmoddi4+0x1fe>
 80005a6:	ebb8 0203 	subs.w	r2, r8, r3
 80005aa:	eb64 0409 	sbc.w	r4, r4, r9
 80005ae:	fa04 f606 	lsl.w	r6, r4, r6
 80005b2:	fa22 f301 	lsr.w	r3, r2, r1
 80005b6:	431e      	orrs	r6, r3
 80005b8:	40cc      	lsrs	r4, r1
 80005ba:	e9c5 6400 	strd	r6, r4, [r5]
 80005be:	2100      	movs	r1, #0
 80005c0:	e74f      	b.n	8000462 <__udivmoddi4+0xa2>
 80005c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005c6:	0c01      	lsrs	r1, r0, #16
 80005c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005cc:	b280      	uxth	r0, r0
 80005ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005d2:	463b      	mov	r3, r7
 80005d4:	4638      	mov	r0, r7
 80005d6:	463c      	mov	r4, r7
 80005d8:	46b8      	mov	r8, r7
 80005da:	46be      	mov	lr, r7
 80005dc:	2620      	movs	r6, #32
 80005de:	fbb1 f1f7 	udiv	r1, r1, r7
 80005e2:	eba2 0208 	sub.w	r2, r2, r8
 80005e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80005ea:	e766      	b.n	80004ba <__udivmoddi4+0xfa>
 80005ec:	4601      	mov	r1, r0
 80005ee:	e718      	b.n	8000422 <__udivmoddi4+0x62>
 80005f0:	4610      	mov	r0, r2
 80005f2:	e72c      	b.n	800044e <__udivmoddi4+0x8e>
 80005f4:	f1c6 0220 	rsb	r2, r6, #32
 80005f8:	fa2e f302 	lsr.w	r3, lr, r2
 80005fc:	40b7      	lsls	r7, r6
 80005fe:	40b1      	lsls	r1, r6
 8000600:	fa20 f202 	lsr.w	r2, r0, r2
 8000604:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000608:	430a      	orrs	r2, r1
 800060a:	fbb3 f8fe 	udiv	r8, r3, lr
 800060e:	b2bc      	uxth	r4, r7
 8000610:	fb0e 3318 	mls	r3, lr, r8, r3
 8000614:	0c11      	lsrs	r1, r2, #16
 8000616:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800061a:	fb08 f904 	mul.w	r9, r8, r4
 800061e:	40b0      	lsls	r0, r6
 8000620:	4589      	cmp	r9, r1
 8000622:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000626:	b280      	uxth	r0, r0
 8000628:	d93e      	bls.n	80006a8 <__udivmoddi4+0x2e8>
 800062a:	1879      	adds	r1, r7, r1
 800062c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000630:	d201      	bcs.n	8000636 <__udivmoddi4+0x276>
 8000632:	4589      	cmp	r9, r1
 8000634:	d81f      	bhi.n	8000676 <__udivmoddi4+0x2b6>
 8000636:	eba1 0109 	sub.w	r1, r1, r9
 800063a:	fbb1 f9fe 	udiv	r9, r1, lr
 800063e:	fb09 f804 	mul.w	r8, r9, r4
 8000642:	fb0e 1119 	mls	r1, lr, r9, r1
 8000646:	b292      	uxth	r2, r2
 8000648:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800064c:	4542      	cmp	r2, r8
 800064e:	d229      	bcs.n	80006a4 <__udivmoddi4+0x2e4>
 8000650:	18ba      	adds	r2, r7, r2
 8000652:	f109 31ff 	add.w	r1, r9, #4294967295
 8000656:	d2c4      	bcs.n	80005e2 <__udivmoddi4+0x222>
 8000658:	4542      	cmp	r2, r8
 800065a:	d2c2      	bcs.n	80005e2 <__udivmoddi4+0x222>
 800065c:	f1a9 0102 	sub.w	r1, r9, #2
 8000660:	443a      	add	r2, r7
 8000662:	e7be      	b.n	80005e2 <__udivmoddi4+0x222>
 8000664:	45f0      	cmp	r8, lr
 8000666:	d29d      	bcs.n	80005a4 <__udivmoddi4+0x1e4>
 8000668:	ebbe 0302 	subs.w	r3, lr, r2
 800066c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000670:	3801      	subs	r0, #1
 8000672:	46e1      	mov	r9, ip
 8000674:	e796      	b.n	80005a4 <__udivmoddi4+0x1e4>
 8000676:	eba7 0909 	sub.w	r9, r7, r9
 800067a:	4449      	add	r1, r9
 800067c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000680:	fbb1 f9fe 	udiv	r9, r1, lr
 8000684:	fb09 f804 	mul.w	r8, r9, r4
 8000688:	e7db      	b.n	8000642 <__udivmoddi4+0x282>
 800068a:	4673      	mov	r3, lr
 800068c:	e77f      	b.n	800058e <__udivmoddi4+0x1ce>
 800068e:	4650      	mov	r0, sl
 8000690:	e766      	b.n	8000560 <__udivmoddi4+0x1a0>
 8000692:	4608      	mov	r0, r1
 8000694:	e6fd      	b.n	8000492 <__udivmoddi4+0xd2>
 8000696:	443b      	add	r3, r7
 8000698:	3a02      	subs	r2, #2
 800069a:	e733      	b.n	8000504 <__udivmoddi4+0x144>
 800069c:	f1ac 0c02 	sub.w	ip, ip, #2
 80006a0:	443b      	add	r3, r7
 80006a2:	e71c      	b.n	80004de <__udivmoddi4+0x11e>
 80006a4:	4649      	mov	r1, r9
 80006a6:	e79c      	b.n	80005e2 <__udivmoddi4+0x222>
 80006a8:	eba1 0109 	sub.w	r1, r1, r9
 80006ac:	46c4      	mov	ip, r8
 80006ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80006b2:	fb09 f804 	mul.w	r8, r9, r4
 80006b6:	e7c4      	b.n	8000642 <__udivmoddi4+0x282>

080006b8 <__aeabi_idiv0>:
 80006b8:	4770      	bx	lr
 80006ba:	bf00      	nop

080006bc <Solar_Init>:
 */

#include "SolarTracker.h"

// Inicializa calibração e variáveis
void Solar_Init(SolarTracker_t *tracker) {
 80006bc:	b580      	push	{r7, lr}
 80006be:	b084      	sub	sp, #16
 80006c0:	af00      	add	r7, sp, #0
 80006c2:	6078      	str	r0, [r7, #4]
    // Zera toda a estrutura
    memset(tracker, 0, sizeof(SolarTracker_t));
 80006c4:	2254      	movs	r2, #84	@ 0x54
 80006c6:	2100      	movs	r1, #0
 80006c8:	6878      	ldr	r0, [r7, #4]
 80006ca:	f00b fae9 	bl	800bca0 <memset>

    // Define calibração padrão (pode ser ajustada em runtime se necessário)
    for(int i = 0; i < NUM_SENSORES; i++) {
 80006ce:	2300      	movs	r3, #0
 80006d0:	60fb      	str	r3, [r7, #12]
 80006d2:	e010      	b.n	80006f6 <Solar_Init+0x3a>
        tracker->calibracao[i].min_val = 100;
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	68fa      	ldr	r2, [r7, #12]
 80006d8:	3208      	adds	r2, #8
 80006da:	2164      	movs	r1, #100	@ 0x64
 80006dc:	f823 1022 	strh.w	r1, [r3, r2, lsl #2]
        tracker->calibracao[i].max_val = 65000;
 80006e0:	687a      	ldr	r2, [r7, #4]
 80006e2:	68fb      	ldr	r3, [r7, #12]
 80006e4:	3308      	adds	r3, #8
 80006e6:	009b      	lsls	r3, r3, #2
 80006e8:	4413      	add	r3, r2
 80006ea:	f64f 52e8 	movw	r2, #65000	@ 0xfde8
 80006ee:	805a      	strh	r2, [r3, #2]
    for(int i = 0; i < NUM_SENSORES; i++) {
 80006f0:	68fb      	ldr	r3, [r7, #12]
 80006f2:	3301      	adds	r3, #1
 80006f4:	60fb      	str	r3, [r7, #12]
 80006f6:	68fb      	ldr	r3, [r7, #12]
 80006f8:	2b07      	cmp	r3, #7
 80006fa:	ddeb      	ble.n	80006d4 <Solar_Init+0x18>
    }
    strcpy(tracker->debug_quadrante, "--");
 80006fc:	687b      	ldr	r3, [r7, #4]
 80006fe:	3344      	adds	r3, #68	@ 0x44
 8000700:	4a04      	ldr	r2, [pc, #16]	@ (8000714 <Solar_Init+0x58>)
 8000702:	8811      	ldrh	r1, [r2, #0]
 8000704:	7892      	ldrb	r2, [r2, #2]
 8000706:	8019      	strh	r1, [r3, #0]
 8000708:	709a      	strb	r2, [r3, #2]
}
 800070a:	bf00      	nop
 800070c:	3710      	adds	r7, #16
 800070e:	46bd      	mov	sp, r7
 8000710:	bd80      	pop	{r7, pc}
 8000712:	bf00      	nop
 8000714:	0800c5b4 	.word	0x0800c5b4

08000718 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc2;
ADC_HandleTypeDef hadc3;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000718:	b580      	push	{r7, lr}
 800071a:	b08a      	sub	sp, #40	@ 0x28
 800071c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800071e:	f107 031c 	add.w	r3, r7, #28
 8000722:	2200      	movs	r2, #0
 8000724:	601a      	str	r2, [r3, #0]
 8000726:	605a      	str	r2, [r3, #4]
 8000728:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800072a:	463b      	mov	r3, r7
 800072c:	2200      	movs	r2, #0
 800072e:	601a      	str	r2, [r3, #0]
 8000730:	605a      	str	r2, [r3, #4]
 8000732:	609a      	str	r2, [r3, #8]
 8000734:	60da      	str	r2, [r3, #12]
 8000736:	611a      	str	r2, [r3, #16]
 8000738:	615a      	str	r2, [r3, #20]
 800073a:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800073c:	4b31      	ldr	r3, [pc, #196]	@ (8000804 <MX_ADC1_Init+0xec>)
 800073e:	4a32      	ldr	r2, [pc, #200]	@ (8000808 <MX_ADC1_Init+0xf0>)
 8000740:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 8000742:	4b30      	ldr	r3, [pc, #192]	@ (8000804 <MX_ADC1_Init+0xec>)
 8000744:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000748:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 800074a:	4b2e      	ldr	r3, [pc, #184]	@ (8000804 <MX_ADC1_Init+0xec>)
 800074c:	2200      	movs	r2, #0
 800074e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000750:	4b2c      	ldr	r3, [pc, #176]	@ (8000804 <MX_ADC1_Init+0xec>)
 8000752:	2200      	movs	r2, #0
 8000754:	60da      	str	r2, [r3, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000756:	4b2b      	ldr	r3, [pc, #172]	@ (8000804 <MX_ADC1_Init+0xec>)
 8000758:	2204      	movs	r2, #4
 800075a:	611a      	str	r2, [r3, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800075c:	4b29      	ldr	r3, [pc, #164]	@ (8000804 <MX_ADC1_Init+0xec>)
 800075e:	2200      	movs	r2, #0
 8000760:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000762:	4b28      	ldr	r3, [pc, #160]	@ (8000804 <MX_ADC1_Init+0xec>)
 8000764:	2200      	movs	r2, #0
 8000766:	755a      	strb	r2, [r3, #21]
  hadc1.Init.NbrOfConversion = 1;
 8000768:	4b26      	ldr	r3, [pc, #152]	@ (8000804 <MX_ADC1_Init+0xec>)
 800076a:	2201      	movs	r2, #1
 800076c:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800076e:	4b25      	ldr	r3, [pc, #148]	@ (8000804 <MX_ADC1_Init+0xec>)
 8000770:	2200      	movs	r2, #0
 8000772:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000774:	4b23      	ldr	r3, [pc, #140]	@ (8000804 <MX_ADC1_Init+0xec>)
 8000776:	2200      	movs	r2, #0
 8000778:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800077a:	4b22      	ldr	r3, [pc, #136]	@ (8000804 <MX_ADC1_Init+0xec>)
 800077c:	2200      	movs	r2, #0
 800077e:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 8000780:	4b20      	ldr	r3, [pc, #128]	@ (8000804 <MX_ADC1_Init+0xec>)
 8000782:	2200      	movs	r2, #0
 8000784:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000786:	4b1f      	ldr	r3, [pc, #124]	@ (8000804 <MX_ADC1_Init+0xec>)
 8000788:	2200      	movs	r2, #0
 800078a:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 800078c:	4b1d      	ldr	r3, [pc, #116]	@ (8000804 <MX_ADC1_Init+0xec>)
 800078e:	2200      	movs	r2, #0
 8000790:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000792:	4b1c      	ldr	r3, [pc, #112]	@ (8000804 <MX_ADC1_Init+0xec>)
 8000794:	2200      	movs	r2, #0
 8000796:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Oversampling.Ratio = 1;
 800079a:	4b1a      	ldr	r3, [pc, #104]	@ (8000804 <MX_ADC1_Init+0xec>)
 800079c:	2201      	movs	r2, #1
 800079e:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80007a0:	4818      	ldr	r0, [pc, #96]	@ (8000804 <MX_ADC1_Init+0xec>)
 80007a2:	f002 ff01 	bl	80035a8 <HAL_ADC_Init>
 80007a6:	4603      	mov	r3, r0
 80007a8:	2b00      	cmp	r3, #0
 80007aa:	d001      	beq.n	80007b0 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 80007ac:	f000 ffa0 	bl	80016f0 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80007b0:	2300      	movs	r3, #0
 80007b2:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80007b4:	f107 031c 	add.w	r3, r7, #28
 80007b8:	4619      	mov	r1, r3
 80007ba:	4812      	ldr	r0, [pc, #72]	@ (8000804 <MX_ADC1_Init+0xec>)
 80007bc:	f003 fdb0 	bl	8004320 <HAL_ADCEx_MultiModeConfigChannel>
 80007c0:	4603      	mov	r3, r0
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	d001      	beq.n	80007ca <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 80007c6:	f000 ff93 	bl	80016f0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80007ca:	4b10      	ldr	r3, [pc, #64]	@ (800080c <MX_ADC1_Init+0xf4>)
 80007cc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80007ce:	2306      	movs	r3, #6
 80007d0:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80007d2:	2300      	movs	r3, #0
 80007d4:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80007d6:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 80007da:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80007dc:	2304      	movs	r3, #4
 80007de:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80007e0:	2300      	movs	r3, #0
 80007e2:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 80007e4:	2300      	movs	r3, #0
 80007e6:	767b      	strb	r3, [r7, #25]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007e8:	463b      	mov	r3, r7
 80007ea:	4619      	mov	r1, r3
 80007ec:	4805      	ldr	r0, [pc, #20]	@ (8000804 <MX_ADC1_Init+0xec>)
 80007ee:	f003 f87d 	bl	80038ec <HAL_ADC_ConfigChannel>
 80007f2:	4603      	mov	r3, r0
 80007f4:	2b00      	cmp	r3, #0
 80007f6:	d001      	beq.n	80007fc <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 80007f8:	f000 ff7a 	bl	80016f0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80007fc:	bf00      	nop
 80007fe:	3728      	adds	r7, #40	@ 0x28
 8000800:	46bd      	mov	sp, r7
 8000802:	bd80      	pop	{r7, pc}
 8000804:	24000094 	.word	0x24000094
 8000808:	40022000 	.word	0x40022000
 800080c:	19200040 	.word	0x19200040

08000810 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8000810:	b580      	push	{r7, lr}
 8000812:	b088      	sub	sp, #32
 8000814:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000816:	1d3b      	adds	r3, r7, #4
 8000818:	2200      	movs	r2, #0
 800081a:	601a      	str	r2, [r3, #0]
 800081c:	605a      	str	r2, [r3, #4]
 800081e:	609a      	str	r2, [r3, #8]
 8000820:	60da      	str	r2, [r3, #12]
 8000822:	611a      	str	r2, [r3, #16]
 8000824:	615a      	str	r2, [r3, #20]
 8000826:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8000828:	4b2b      	ldr	r3, [pc, #172]	@ (80008d8 <MX_ADC2_Init+0xc8>)
 800082a:	4a2c      	ldr	r2, [pc, #176]	@ (80008dc <MX_ADC2_Init+0xcc>)
 800082c:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 800082e:	4b2a      	ldr	r3, [pc, #168]	@ (80008d8 <MX_ADC2_Init+0xc8>)
 8000830:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000834:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_16B;
 8000836:	4b28      	ldr	r3, [pc, #160]	@ (80008d8 <MX_ADC2_Init+0xc8>)
 8000838:	2200      	movs	r2, #0
 800083a:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800083c:	4b26      	ldr	r3, [pc, #152]	@ (80008d8 <MX_ADC2_Init+0xc8>)
 800083e:	2200      	movs	r2, #0
 8000840:	60da      	str	r2, [r3, #12]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000842:	4b25      	ldr	r3, [pc, #148]	@ (80008d8 <MX_ADC2_Init+0xc8>)
 8000844:	2204      	movs	r2, #4
 8000846:	611a      	str	r2, [r3, #16]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8000848:	4b23      	ldr	r3, [pc, #140]	@ (80008d8 <MX_ADC2_Init+0xc8>)
 800084a:	2200      	movs	r2, #0
 800084c:	751a      	strb	r2, [r3, #20]
  hadc2.Init.ContinuousConvMode = DISABLE;
 800084e:	4b22      	ldr	r3, [pc, #136]	@ (80008d8 <MX_ADC2_Init+0xc8>)
 8000850:	2200      	movs	r2, #0
 8000852:	755a      	strb	r2, [r3, #21]
  hadc2.Init.NbrOfConversion = 1;
 8000854:	4b20      	ldr	r3, [pc, #128]	@ (80008d8 <MX_ADC2_Init+0xc8>)
 8000856:	2201      	movs	r2, #1
 8000858:	619a      	str	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800085a:	4b1f      	ldr	r3, [pc, #124]	@ (80008d8 <MX_ADC2_Init+0xc8>)
 800085c:	2200      	movs	r2, #0
 800085e:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000860:	4b1d      	ldr	r3, [pc, #116]	@ (80008d8 <MX_ADC2_Init+0xc8>)
 8000862:	2200      	movs	r2, #0
 8000864:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000866:	4b1c      	ldr	r3, [pc, #112]	@ (80008d8 <MX_ADC2_Init+0xc8>)
 8000868:	2200      	movs	r2, #0
 800086a:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 800086c:	4b1a      	ldr	r3, [pc, #104]	@ (80008d8 <MX_ADC2_Init+0xc8>)
 800086e:	2200      	movs	r2, #0
 8000870:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000872:	4b19      	ldr	r3, [pc, #100]	@ (80008d8 <MX_ADC2_Init+0xc8>)
 8000874:	2200      	movs	r2, #0
 8000876:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000878:	4b17      	ldr	r3, [pc, #92]	@ (80008d8 <MX_ADC2_Init+0xc8>)
 800087a:	2200      	movs	r2, #0
 800087c:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc2.Init.OversamplingMode = DISABLE;
 800087e:	4b16      	ldr	r3, [pc, #88]	@ (80008d8 <MX_ADC2_Init+0xc8>)
 8000880:	2200      	movs	r2, #0
 8000882:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Oversampling.Ratio = 1;
 8000886:	4b14      	ldr	r3, [pc, #80]	@ (80008d8 <MX_ADC2_Init+0xc8>)
 8000888:	2201      	movs	r2, #1
 800088a:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800088c:	4812      	ldr	r0, [pc, #72]	@ (80008d8 <MX_ADC2_Init+0xc8>)
 800088e:	f002 fe8b 	bl	80035a8 <HAL_ADC_Init>
 8000892:	4603      	mov	r3, r0
 8000894:	2b00      	cmp	r3, #0
 8000896:	d001      	beq.n	800089c <MX_ADC2_Init+0x8c>
  {
    Error_Handler();
 8000898:	f000 ff2a 	bl	80016f0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 800089c:	4b10      	ldr	r3, [pc, #64]	@ (80008e0 <MX_ADC2_Init+0xd0>)
 800089e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80008a0:	2306      	movs	r3, #6
 80008a2:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80008a4:	2300      	movs	r3, #0
 80008a6:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80008a8:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 80008ac:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80008ae:	2304      	movs	r3, #4
 80008b0:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80008b2:	2300      	movs	r3, #0
 80008b4:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSignedSaturation = DISABLE;
 80008b6:	2300      	movs	r3, #0
 80008b8:	777b      	strb	r3, [r7, #29]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80008ba:	1d3b      	adds	r3, r7, #4
 80008bc:	4619      	mov	r1, r3
 80008be:	4806      	ldr	r0, [pc, #24]	@ (80008d8 <MX_ADC2_Init+0xc8>)
 80008c0:	f003 f814 	bl	80038ec <HAL_ADC_ConfigChannel>
 80008c4:	4603      	mov	r3, r0
 80008c6:	2b00      	cmp	r3, #0
 80008c8:	d001      	beq.n	80008ce <MX_ADC2_Init+0xbe>
  {
    Error_Handler();
 80008ca:	f000 ff11 	bl	80016f0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80008ce:	bf00      	nop
 80008d0:	3720      	adds	r7, #32
 80008d2:	46bd      	mov	sp, r7
 80008d4:	bd80      	pop	{r7, pc}
 80008d6:	bf00      	nop
 80008d8:	240000f8 	.word	0x240000f8
 80008dc:	40022100 	.word	0x40022100
 80008e0:	08600004 	.word	0x08600004

080008e4 <MX_ADC3_Init>:
/* ADC3 init function */
void MX_ADC3_Init(void)
{
 80008e4:	b580      	push	{r7, lr}
 80008e6:	b088      	sub	sp, #32
 80008e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80008ea:	1d3b      	adds	r3, r7, #4
 80008ec:	2200      	movs	r2, #0
 80008ee:	601a      	str	r2, [r3, #0]
 80008f0:	605a      	str	r2, [r3, #4]
 80008f2:	609a      	str	r2, [r3, #8]
 80008f4:	60da      	str	r2, [r3, #12]
 80008f6:	611a      	str	r2, [r3, #16]
 80008f8:	615a      	str	r2, [r3, #20]
 80008fa:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 80008fc:	4b2b      	ldr	r3, [pc, #172]	@ (80009ac <MX_ADC3_Init+0xc8>)
 80008fe:	4a2c      	ldr	r2, [pc, #176]	@ (80009b0 <MX_ADC3_Init+0xcc>)
 8000900:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 8000902:	4b2a      	ldr	r3, [pc, #168]	@ (80009ac <MX_ADC3_Init+0xc8>)
 8000904:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000908:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_16B;
 800090a:	4b28      	ldr	r3, [pc, #160]	@ (80009ac <MX_ADC3_Init+0xc8>)
 800090c:	2200      	movs	r2, #0
 800090e:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000910:	4b26      	ldr	r3, [pc, #152]	@ (80009ac <MX_ADC3_Init+0xc8>)
 8000912:	2200      	movs	r2, #0
 8000914:	60da      	str	r2, [r3, #12]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000916:	4b25      	ldr	r3, [pc, #148]	@ (80009ac <MX_ADC3_Init+0xc8>)
 8000918:	2204      	movs	r2, #4
 800091a:	611a      	str	r2, [r3, #16]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 800091c:	4b23      	ldr	r3, [pc, #140]	@ (80009ac <MX_ADC3_Init+0xc8>)
 800091e:	2200      	movs	r2, #0
 8000920:	751a      	strb	r2, [r3, #20]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8000922:	4b22      	ldr	r3, [pc, #136]	@ (80009ac <MX_ADC3_Init+0xc8>)
 8000924:	2200      	movs	r2, #0
 8000926:	755a      	strb	r2, [r3, #21]
  hadc3.Init.NbrOfConversion = 1;
 8000928:	4b20      	ldr	r3, [pc, #128]	@ (80009ac <MX_ADC3_Init+0xc8>)
 800092a:	2201      	movs	r2, #1
 800092c:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 800092e:	4b1f      	ldr	r3, [pc, #124]	@ (80009ac <MX_ADC3_Init+0xc8>)
 8000930:	2200      	movs	r2, #0
 8000932:	771a      	strb	r2, [r3, #28]
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000934:	4b1d      	ldr	r3, [pc, #116]	@ (80009ac <MX_ADC3_Init+0xc8>)
 8000936:	2200      	movs	r2, #0
 8000938:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800093a:	4b1c      	ldr	r3, [pc, #112]	@ (80009ac <MX_ADC3_Init+0xc8>)
 800093c:	2200      	movs	r2, #0
 800093e:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc3.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 8000940:	4b1a      	ldr	r3, [pc, #104]	@ (80009ac <MX_ADC3_Init+0xc8>)
 8000942:	2200      	movs	r2, #0
 8000944:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000946:	4b19      	ldr	r3, [pc, #100]	@ (80009ac <MX_ADC3_Init+0xc8>)
 8000948:	2200      	movs	r2, #0
 800094a:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc3.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 800094c:	4b17      	ldr	r3, [pc, #92]	@ (80009ac <MX_ADC3_Init+0xc8>)
 800094e:	2200      	movs	r2, #0
 8000950:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc3.Init.OversamplingMode = DISABLE;
 8000952:	4b16      	ldr	r3, [pc, #88]	@ (80009ac <MX_ADC3_Init+0xc8>)
 8000954:	2200      	movs	r2, #0
 8000956:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc3.Init.Oversampling.Ratio = 1;
 800095a:	4b14      	ldr	r3, [pc, #80]	@ (80009ac <MX_ADC3_Init+0xc8>)
 800095c:	2201      	movs	r2, #1
 800095e:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8000960:	4812      	ldr	r0, [pc, #72]	@ (80009ac <MX_ADC3_Init+0xc8>)
 8000962:	f002 fe21 	bl	80035a8 <HAL_ADC_Init>
 8000966:	4603      	mov	r3, r0
 8000968:	2b00      	cmp	r3, #0
 800096a:	d001      	beq.n	8000970 <MX_ADC3_Init+0x8c>
  {
    Error_Handler();
 800096c:	f000 fec0 	bl	80016f0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000970:	4b10      	ldr	r3, [pc, #64]	@ (80009b4 <MX_ADC3_Init+0xd0>)
 8000972:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000974:	2306      	movs	r3, #6
 8000976:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000978:	2300      	movs	r3, #0
 800097a:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800097c:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8000980:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000982:	2304      	movs	r3, #4
 8000984:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000986:	2300      	movs	r3, #0
 8000988:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSignedSaturation = DISABLE;
 800098a:	2300      	movs	r3, #0
 800098c:	777b      	strb	r3, [r7, #29]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 800098e:	1d3b      	adds	r3, r7, #4
 8000990:	4619      	mov	r1, r3
 8000992:	4806      	ldr	r0, [pc, #24]	@ (80009ac <MX_ADC3_Init+0xc8>)
 8000994:	f002 ffaa 	bl	80038ec <HAL_ADC_ConfigChannel>
 8000998:	4603      	mov	r3, r0
 800099a:	2b00      	cmp	r3, #0
 800099c:	d001      	beq.n	80009a2 <MX_ADC3_Init+0xbe>
  {
    Error_Handler();
 800099e:	f000 fea7 	bl	80016f0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 80009a2:	bf00      	nop
 80009a4:	3720      	adds	r7, #32
 80009a6:	46bd      	mov	sp, r7
 80009a8:	bd80      	pop	{r7, pc}
 80009aa:	bf00      	nop
 80009ac:	2400015c 	.word	0x2400015c
 80009b0:	58026000 	.word	0x58026000
 80009b4:	10c00010 	.word	0x10c00010

080009b8 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80009b8:	b580      	push	{r7, lr}
 80009ba:	b090      	sub	sp, #64	@ 0x40
 80009bc:	af00      	add	r7, sp, #0
 80009be:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009c0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80009c4:	2200      	movs	r2, #0
 80009c6:	601a      	str	r2, [r3, #0]
 80009c8:	605a      	str	r2, [r3, #4]
 80009ca:	609a      	str	r2, [r3, #8]
 80009cc:	60da      	str	r2, [r3, #12]
 80009ce:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80009d0:	687b      	ldr	r3, [r7, #4]
 80009d2:	681b      	ldr	r3, [r3, #0]
 80009d4:	4a80      	ldr	r2, [pc, #512]	@ (8000bd8 <HAL_ADC_MspInit+0x220>)
 80009d6:	4293      	cmp	r3, r2
 80009d8:	d134      	bne.n	8000a44 <HAL_ADC_MspInit+0x8c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 80009da:	4b80      	ldr	r3, [pc, #512]	@ (8000bdc <HAL_ADC_MspInit+0x224>)
 80009dc:	681b      	ldr	r3, [r3, #0]
 80009de:	3301      	adds	r3, #1
 80009e0:	4a7e      	ldr	r2, [pc, #504]	@ (8000bdc <HAL_ADC_MspInit+0x224>)
 80009e2:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80009e4:	4b7d      	ldr	r3, [pc, #500]	@ (8000bdc <HAL_ADC_MspInit+0x224>)
 80009e6:	681b      	ldr	r3, [r3, #0]
 80009e8:	2b01      	cmp	r3, #1
 80009ea:	d10e      	bne.n	8000a0a <HAL_ADC_MspInit+0x52>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80009ec:	4b7c      	ldr	r3, [pc, #496]	@ (8000be0 <HAL_ADC_MspInit+0x228>)
 80009ee:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80009f2:	4a7b      	ldr	r2, [pc, #492]	@ (8000be0 <HAL_ADC_MspInit+0x228>)
 80009f4:	f043 0320 	orr.w	r3, r3, #32
 80009f8:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80009fc:	4b78      	ldr	r3, [pc, #480]	@ (8000be0 <HAL_ADC_MspInit+0x228>)
 80009fe:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000a02:	f003 0320 	and.w	r3, r3, #32
 8000a06:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000a08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    }

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8000a0a:	4b75      	ldr	r3, [pc, #468]	@ (8000be0 <HAL_ADC_MspInit+0x228>)
 8000a0c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a10:	4a73      	ldr	r2, [pc, #460]	@ (8000be0 <HAL_ADC_MspInit+0x228>)
 8000a12:	f043 0320 	orr.w	r3, r3, #32
 8000a16:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a1a:	4b71      	ldr	r3, [pc, #452]	@ (8000be0 <HAL_ADC_MspInit+0x228>)
 8000a1c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a20:	f003 0320 	and.w	r3, r3, #32
 8000a24:	627b      	str	r3, [r7, #36]	@ 0x24
 8000a26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /**ADC1 GPIO Configuration
    PF12     ------> ADC1_INP6
    */
    GPIO_InitStruct.Pin = SUN_SENSOR_Y__3F12_Pin;
 8000a28:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000a2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000a2e:	2303      	movs	r3, #3
 8000a30:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a32:	2300      	movs	r3, #0
 8000a34:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(SUN_SENSOR_Y__3F12_GPIO_Port, &GPIO_InitStruct);
 8000a36:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000a3a:	4619      	mov	r1, r3
 8000a3c:	4869      	ldr	r0, [pc, #420]	@ (8000be4 <HAL_ADC_MspInit+0x22c>)
 8000a3e:	f004 fead 	bl	800579c <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 8000a42:	e0c5      	b.n	8000bd0 <HAL_ADC_MspInit+0x218>
  else if(adcHandle->Instance==ADC2)
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	681b      	ldr	r3, [r3, #0]
 8000a48:	4a67      	ldr	r2, [pc, #412]	@ (8000be8 <HAL_ADC_MspInit+0x230>)
 8000a4a:	4293      	cmp	r3, r2
 8000a4c:	d14f      	bne.n	8000aee <HAL_ADC_MspInit+0x136>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8000a4e:	4b63      	ldr	r3, [pc, #396]	@ (8000bdc <HAL_ADC_MspInit+0x224>)
 8000a50:	681b      	ldr	r3, [r3, #0]
 8000a52:	3301      	adds	r3, #1
 8000a54:	4a61      	ldr	r2, [pc, #388]	@ (8000bdc <HAL_ADC_MspInit+0x224>)
 8000a56:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8000a58:	4b60      	ldr	r3, [pc, #384]	@ (8000bdc <HAL_ADC_MspInit+0x224>)
 8000a5a:	681b      	ldr	r3, [r3, #0]
 8000a5c:	2b01      	cmp	r3, #1
 8000a5e:	d10e      	bne.n	8000a7e <HAL_ADC_MspInit+0xc6>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8000a60:	4b5f      	ldr	r3, [pc, #380]	@ (8000be0 <HAL_ADC_MspInit+0x228>)
 8000a62:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000a66:	4a5e      	ldr	r2, [pc, #376]	@ (8000be0 <HAL_ADC_MspInit+0x228>)
 8000a68:	f043 0320 	orr.w	r3, r3, #32
 8000a6c:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000a70:	4b5b      	ldr	r3, [pc, #364]	@ (8000be0 <HAL_ADC_MspInit+0x228>)
 8000a72:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000a76:	f003 0320 	and.w	r3, r3, #32
 8000a7a:	623b      	str	r3, [r7, #32]
 8000a7c:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a7e:	4b58      	ldr	r3, [pc, #352]	@ (8000be0 <HAL_ADC_MspInit+0x228>)
 8000a80:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a84:	4a56      	ldr	r2, [pc, #344]	@ (8000be0 <HAL_ADC_MspInit+0x228>)
 8000a86:	f043 0301 	orr.w	r3, r3, #1
 8000a8a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a8e:	4b54      	ldr	r3, [pc, #336]	@ (8000be0 <HAL_ADC_MspInit+0x228>)
 8000a90:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a94:	f003 0301 	and.w	r3, r3, #1
 8000a98:	61fb      	str	r3, [r7, #28]
 8000a9a:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8000a9c:	4b50      	ldr	r3, [pc, #320]	@ (8000be0 <HAL_ADC_MspInit+0x228>)
 8000a9e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000aa2:	4a4f      	ldr	r2, [pc, #316]	@ (8000be0 <HAL_ADC_MspInit+0x228>)
 8000aa4:	f043 0320 	orr.w	r3, r3, #32
 8000aa8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000aac:	4b4c      	ldr	r3, [pc, #304]	@ (8000be0 <HAL_ADC_MspInit+0x228>)
 8000aae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ab2:	f003 0320 	and.w	r3, r3, #32
 8000ab6:	61bb      	str	r3, [r7, #24]
 8000ab8:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = SUN_SENSOR_X__3A3_Pin;
 8000aba:	2308      	movs	r3, #8
 8000abc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000abe:	2303      	movs	r3, #3
 8000ac0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ac2:	2300      	movs	r3, #0
 8000ac4:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(SUN_SENSOR_X__3A3_GPIO_Port, &GPIO_InitStruct);
 8000ac6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000aca:	4619      	mov	r1, r3
 8000acc:	4847      	ldr	r0, [pc, #284]	@ (8000bec <HAL_ADC_MspInit+0x234>)
 8000ace:	f004 fe65 	bl	800579c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SUN_SENSOR_Y__2F13_Pin|SUN_SENSOR_Y__1F14_Pin;
 8000ad2:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8000ad6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000ad8:	2303      	movs	r3, #3
 8000ada:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000adc:	2300      	movs	r3, #0
 8000ade:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000ae0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000ae4:	4619      	mov	r1, r3
 8000ae6:	483f      	ldr	r0, [pc, #252]	@ (8000be4 <HAL_ADC_MspInit+0x22c>)
 8000ae8:	f004 fe58 	bl	800579c <HAL_GPIO_Init>
}
 8000aec:	e070      	b.n	8000bd0 <HAL_ADC_MspInit+0x218>
  else if(adcHandle->Instance==ADC3)
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	681b      	ldr	r3, [r3, #0]
 8000af2:	4a3f      	ldr	r2, [pc, #252]	@ (8000bf0 <HAL_ADC_MspInit+0x238>)
 8000af4:	4293      	cmp	r3, r2
 8000af6:	d16b      	bne.n	8000bd0 <HAL_ADC_MspInit+0x218>
    __HAL_RCC_ADC3_CLK_ENABLE();
 8000af8:	4b39      	ldr	r3, [pc, #228]	@ (8000be0 <HAL_ADC_MspInit+0x228>)
 8000afa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000afe:	4a38      	ldr	r2, [pc, #224]	@ (8000be0 <HAL_ADC_MspInit+0x228>)
 8000b00:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000b04:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b08:	4b35      	ldr	r3, [pc, #212]	@ (8000be0 <HAL_ADC_MspInit+0x228>)
 8000b0a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b0e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8000b12:	617b      	str	r3, [r7, #20]
 8000b14:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8000b16:	4b32      	ldr	r3, [pc, #200]	@ (8000be0 <HAL_ADC_MspInit+0x228>)
 8000b18:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b1c:	4a30      	ldr	r2, [pc, #192]	@ (8000be0 <HAL_ADC_MspInit+0x228>)
 8000b1e:	f043 0320 	orr.w	r3, r3, #32
 8000b22:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b26:	4b2e      	ldr	r3, [pc, #184]	@ (8000be0 <HAL_ADC_MspInit+0x228>)
 8000b28:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b2c:	f003 0320 	and.w	r3, r3, #32
 8000b30:	613b      	str	r3, [r7, #16]
 8000b32:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b34:	4b2a      	ldr	r3, [pc, #168]	@ (8000be0 <HAL_ADC_MspInit+0x228>)
 8000b36:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b3a:	4a29      	ldr	r2, [pc, #164]	@ (8000be0 <HAL_ADC_MspInit+0x228>)
 8000b3c:	f043 0304 	orr.w	r3, r3, #4
 8000b40:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b44:	4b26      	ldr	r3, [pc, #152]	@ (8000be0 <HAL_ADC_MspInit+0x228>)
 8000b46:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b4a:	f003 0304 	and.w	r3, r3, #4
 8000b4e:	60fb      	str	r3, [r7, #12]
 8000b50:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8000b52:	4b23      	ldr	r3, [pc, #140]	@ (8000be0 <HAL_ADC_MspInit+0x228>)
 8000b54:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b58:	4a21      	ldr	r2, [pc, #132]	@ (8000be0 <HAL_ADC_MspInit+0x228>)
 8000b5a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000b5e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b62:	4b1f      	ldr	r3, [pc, #124]	@ (8000be0 <HAL_ADC_MspInit+0x228>)
 8000b64:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b68:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000b6c:	60bb      	str	r3, [r7, #8]
 8000b6e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = SUN_SENSOR_X__1_Pin|SUN_SENSOR_X__2_Pin|SUN_SENSOR_X__3_Pin;
 8000b70:	2338      	movs	r3, #56	@ 0x38
 8000b72:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000b74:	2303      	movs	r3, #3
 8000b76:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b78:	2300      	movs	r3, #0
 8000b7a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000b7c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000b80:	4619      	mov	r1, r3
 8000b82:	4818      	ldr	r0, [pc, #96]	@ (8000be4 <HAL_ADC_MspInit+0x22c>)
 8000b84:	f004 fe0a 	bl	800579c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SUN_SENSOR_Y__1_Pin;
 8000b88:	2302      	movs	r3, #2
 8000b8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000b8c:	2303      	movs	r3, #3
 8000b8e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b90:	2300      	movs	r3, #0
 8000b92:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(SUN_SENSOR_Y__1_GPIO_Port, &GPIO_InitStruct);
 8000b94:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000b98:	4619      	mov	r1, r3
 8000b9a:	4816      	ldr	r0, [pc, #88]	@ (8000bf4 <HAL_ADC_MspInit+0x23c>)
 8000b9c:	f004 fdfe 	bl	800579c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SUN_SENSOR_X__1H4_Pin|SUN_SENSOR_X__2H5_Pin;
 8000ba0:	2330      	movs	r3, #48	@ 0x30
 8000ba2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000ba4:	2303      	movs	r3, #3
 8000ba6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ba8:	2300      	movs	r3, #0
 8000baa:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000bac:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000bb0:	4619      	mov	r1, r3
 8000bb2:	4811      	ldr	r0, [pc, #68]	@ (8000bf8 <HAL_ADC_MspInit+0x240>)
 8000bb4:	f004 fdf2 	bl	800579c <HAL_GPIO_Init>
    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC2, SYSCFG_SWITCH_PC2_OPEN);
 8000bb8:	f04f 6180 	mov.w	r1, #67108864	@ 0x4000000
 8000bbc:	f04f 6080 	mov.w	r0, #67108864	@ 0x4000000
 8000bc0:	f002 faf8 	bl	80031b4 <HAL_SYSCFG_AnalogSwitchConfig>
    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC3, SYSCFG_SWITCH_PC3_OPEN);
 8000bc4:	f04f 6100 	mov.w	r1, #134217728	@ 0x8000000
 8000bc8:	f04f 6000 	mov.w	r0, #134217728	@ 0x8000000
 8000bcc:	f002 faf2 	bl	80031b4 <HAL_SYSCFG_AnalogSwitchConfig>
}
 8000bd0:	bf00      	nop
 8000bd2:	3740      	adds	r7, #64	@ 0x40
 8000bd4:	46bd      	mov	sp, r7
 8000bd6:	bd80      	pop	{r7, pc}
 8000bd8:	40022000 	.word	0x40022000
 8000bdc:	240001c0 	.word	0x240001c0
 8000be0:	58024400 	.word	0x58024400
 8000be4:	58021400 	.word	0x58021400
 8000be8:	40022100 	.word	0x40022100
 8000bec:	58020000 	.word	0x58020000
 8000bf0:	58026000 	.word	0x58026000
 8000bf4:	58020800 	.word	0x58020800
 8000bf8:	58021c00 	.word	0x58021c00

08000bfc <MX_FDCAN1_Init>:

FDCAN_HandleTypeDef hfdcan1;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	b088      	sub	sp, #32
 8000c00:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8000c02:	4b3c      	ldr	r3, [pc, #240]	@ (8000cf4 <MX_FDCAN1_Init+0xf8>)
 8000c04:	4a3c      	ldr	r2, [pc, #240]	@ (8000cf8 <MX_FDCAN1_Init+0xfc>)
 8000c06:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000c08:	4b3a      	ldr	r3, [pc, #232]	@ (8000cf4 <MX_FDCAN1_Init+0xf8>)
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8000c0e:	4b39      	ldr	r3, [pc, #228]	@ (8000cf4 <MX_FDCAN1_Init+0xf8>)
 8000c10:	2200      	movs	r2, #0
 8000c12:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8000c14:	4b37      	ldr	r3, [pc, #220]	@ (8000cf4 <MX_FDCAN1_Init+0xf8>)
 8000c16:	2200      	movs	r2, #0
 8000c18:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8000c1a:	4b36      	ldr	r3, [pc, #216]	@ (8000cf4 <MX_FDCAN1_Init+0xf8>)
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8000c20:	4b34      	ldr	r3, [pc, #208]	@ (8000cf4 <MX_FDCAN1_Init+0xf8>)
 8000c22:	2200      	movs	r2, #0
 8000c24:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 25;
 8000c26:	4b33      	ldr	r3, [pc, #204]	@ (8000cf4 <MX_FDCAN1_Init+0xf8>)
 8000c28:	2219      	movs	r2, #25
 8000c2a:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 8000c2c:	4b31      	ldr	r3, [pc, #196]	@ (8000cf4 <MX_FDCAN1_Init+0xf8>)
 8000c2e:	2201      	movs	r2, #1
 8000c30:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 6;
 8000c32:	4b30      	ldr	r3, [pc, #192]	@ (8000cf4 <MX_FDCAN1_Init+0xf8>)
 8000c34:	2206      	movs	r2, #6
 8000c36:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 1;
 8000c38:	4b2e      	ldr	r3, [pc, #184]	@ (8000cf4 <MX_FDCAN1_Init+0xf8>)
 8000c3a:	2201      	movs	r2, #1
 8000c3c:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 25;
 8000c3e:	4b2d      	ldr	r3, [pc, #180]	@ (8000cf4 <MX_FDCAN1_Init+0xf8>)
 8000c40:	2219      	movs	r2, #25
 8000c42:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8000c44:	4b2b      	ldr	r3, [pc, #172]	@ (8000cf4 <MX_FDCAN1_Init+0xf8>)
 8000c46:	2201      	movs	r2, #1
 8000c48:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 6;
 8000c4a:	4b2a      	ldr	r3, [pc, #168]	@ (8000cf4 <MX_FDCAN1_Init+0xf8>)
 8000c4c:	2206      	movs	r2, #6
 8000c4e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 8000c50:	4b28      	ldr	r3, [pc, #160]	@ (8000cf4 <MX_FDCAN1_Init+0xf8>)
 8000c52:	2201      	movs	r2, #1
 8000c54:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 8000c56:	4b27      	ldr	r3, [pc, #156]	@ (8000cf4 <MX_FDCAN1_Init+0xf8>)
 8000c58:	2200      	movs	r2, #0
 8000c5a:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.StdFiltersNbr = 1;
 8000c5c:	4b25      	ldr	r3, [pc, #148]	@ (8000cf4 <MX_FDCAN1_Init+0xf8>)
 8000c5e:	2201      	movs	r2, #1
 8000c60:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.ExtFiltersNbr = 0;
 8000c62:	4b24      	ldr	r3, [pc, #144]	@ (8000cf4 <MX_FDCAN1_Init+0xf8>)
 8000c64:	2200      	movs	r2, #0
 8000c66:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 1;
 8000c68:	4b22      	ldr	r3, [pc, #136]	@ (8000cf4 <MX_FDCAN1_Init+0xf8>)
 8000c6a:	2201      	movs	r2, #1
 8000c6c:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8000c6e:	4b21      	ldr	r3, [pc, #132]	@ (8000cf4 <MX_FDCAN1_Init+0xf8>)
 8000c70:	2204      	movs	r2, #4
 8000c72:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 8000c74:	4b1f      	ldr	r3, [pc, #124]	@ (8000cf4 <MX_FDCAN1_Init+0xf8>)
 8000c76:	2200      	movs	r2, #0
 8000c78:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8000c7a:	4b1e      	ldr	r3, [pc, #120]	@ (8000cf4 <MX_FDCAN1_Init+0xf8>)
 8000c7c:	2204      	movs	r2, #4
 8000c7e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan1.Init.RxBuffersNbr = 0;
 8000c80:	4b1c      	ldr	r3, [pc, #112]	@ (8000cf4 <MX_FDCAN1_Init+0xf8>)
 8000c82:	2200      	movs	r2, #0
 8000c84:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8000c86:	4b1b      	ldr	r3, [pc, #108]	@ (8000cf4 <MX_FDCAN1_Init+0xf8>)
 8000c88:	2204      	movs	r2, #4
 8000c8a:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan1.Init.TxEventsNbr = 0;
 8000c8c:	4b19      	ldr	r3, [pc, #100]	@ (8000cf4 <MX_FDCAN1_Init+0xf8>)
 8000c8e:	2200      	movs	r2, #0
 8000c90:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan1.Init.TxBuffersNbr = 0;
 8000c92:	4b18      	ldr	r3, [pc, #96]	@ (8000cf4 <MX_FDCAN1_Init+0xf8>)
 8000c94:	2200      	movs	r2, #0
 8000c96:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 1;
 8000c98:	4b16      	ldr	r3, [pc, #88]	@ (8000cf4 <MX_FDCAN1_Init+0xf8>)
 8000c9a:	2201      	movs	r2, #1
 8000c9c:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000c9e:	4b15      	ldr	r3, [pc, #84]	@ (8000cf4 <MX_FDCAN1_Init+0xf8>)
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8000ca4:	4b13      	ldr	r3, [pc, #76]	@ (8000cf4 <MX_FDCAN1_Init+0xf8>)
 8000ca6:	2204      	movs	r2, #4
 8000ca8:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8000caa:	4812      	ldr	r0, [pc, #72]	@ (8000cf4 <MX_FDCAN1_Init+0xf8>)
 8000cac:	f003 fd26 	bl	80046fc <HAL_FDCAN_Init>
 8000cb0:	4603      	mov	r3, r0
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d001      	beq.n	8000cba <MX_FDCAN1_Init+0xbe>
  {
    Error_Handler();
 8000cb6:	f000 fd1b 	bl	80016f0 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */
    FDCAN_FilterTypeDef sFilterConfig;

    sFilterConfig.IdType = FDCAN_STANDARD_ID; //Define se o filtro é para IDs padrão (11 bits) ou estendidos (29 bits).
 8000cba:	2300      	movs	r3, #0
 8000cbc:	603b      	str	r3, [r7, #0]
    sFilterConfig.FilterIndex = 0; // Número do filtro (0 até StdFiltersNbr-1 configurado na init).
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	607b      	str	r3, [r7, #4]
    sFilterConfig.FilterType = FDCAN_FILTER_MASK;
 8000cc2:	2302      	movs	r3, #2
 8000cc4:	60bb      	str	r3, [r7, #8]
    /*
      poderia ser FDCAN_FILTER DUAL, FDCAN_FILTER_RANGE.
    */
    sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0; // Define o destino das mensagens que passam: FIFO0, FIFO1, Buffer, ou Rejeitar.
 8000cc6:	2301      	movs	r3, #1
 8000cc8:	60fb      	str	r3, [r7, #12]
    sFilterConfig.FilterID1 = 0x000;
 8000cca:	2300      	movs	r3, #0
 8000ccc:	613b      	str	r3, [r7, #16]
    sFilterConfig.FilterID2 = 0x000;
 8000cce:	2300      	movs	r3, #0
 8000cd0:	617b      	str	r3, [r7, #20]
    sFilterConfig.RxBufferIndex = 0; // Se o filtro for para buffer dedicado, indica o índice dele.
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	61bb      	str	r3, [r7, #24]
    if (HAL_FDCAN_ConfigFilter(&hfdcan1, &sFilterConfig) != HAL_OK)
 8000cd6:	463b      	mov	r3, r7
 8000cd8:	4619      	mov	r1, r3
 8000cda:	4806      	ldr	r0, [pc, #24]	@ (8000cf4 <MX_FDCAN1_Init+0xf8>)
 8000cdc:	f003 feec 	bl	8004ab8 <HAL_FDCAN_ConfigFilter>
 8000ce0:	4603      	mov	r3, r0
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d001      	beq.n	8000cea <MX_FDCAN1_Init+0xee>
    {
      /* Filter configuration Error */
      Error_Handler();
 8000ce6:	f000 fd03 	bl	80016f0 <Error_Handler>
    }
  /* USER CODE END FDCAN1_Init 2 */

}
 8000cea:	bf00      	nop
 8000cec:	3720      	adds	r7, #32
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	bd80      	pop	{r7, pc}
 8000cf2:	bf00      	nop
 8000cf4:	240001c4 	.word	0x240001c4
 8000cf8:	4000a000 	.word	0x4000a000

08000cfc <HAL_FDCAN_MspInit>:

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	b0bc      	sub	sp, #240	@ 0xf0
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d04:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000d08:	2200      	movs	r2, #0
 8000d0a:	601a      	str	r2, [r3, #0]
 8000d0c:	605a      	str	r2, [r3, #4]
 8000d0e:	609a      	str	r2, [r3, #8]
 8000d10:	60da      	str	r2, [r3, #12]
 8000d12:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000d14:	f107 0318 	add.w	r3, r7, #24
 8000d18:	22c0      	movs	r2, #192	@ 0xc0
 8000d1a:	2100      	movs	r1, #0
 8000d1c:	4618      	mov	r0, r3
 8000d1e:	f00a ffbf 	bl	800bca0 <memset>
  if(fdcanHandle->Instance==FDCAN1)
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	681b      	ldr	r3, [r3, #0]
 8000d26:	4a3e      	ldr	r2, [pc, #248]	@ (8000e20 <HAL_FDCAN_MspInit+0x124>)
 8000d28:	4293      	cmp	r3, r2
 8000d2a:	d174      	bne.n	8000e16 <HAL_FDCAN_MspInit+0x11a>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8000d2c:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000d30:	f04f 0300 	mov.w	r3, #0
 8000d34:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8000d38:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000d3c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000d40:	f107 0318 	add.w	r3, r7, #24
 8000d44:	4618      	mov	r0, r3
 8000d46:	f006 f901 	bl	8006f4c <HAL_RCCEx_PeriphCLKConfig>
 8000d4a:	4603      	mov	r3, r0
 8000d4c:	2b00      	cmp	r3, #0
 8000d4e:	d001      	beq.n	8000d54 <HAL_FDCAN_MspInit+0x58>
    {
      Error_Handler();
 8000d50:	f000 fcce 	bl	80016f0 <Error_Handler>
    }

    /* FDCAN1 clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8000d54:	4b33      	ldr	r3, [pc, #204]	@ (8000e24 <HAL_FDCAN_MspInit+0x128>)
 8000d56:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8000d5a:	4a32      	ldr	r2, [pc, #200]	@ (8000e24 <HAL_FDCAN_MspInit+0x128>)
 8000d5c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000d60:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 8000d64:	4b2f      	ldr	r3, [pc, #188]	@ (8000e24 <HAL_FDCAN_MspInit+0x128>)
 8000d66:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8000d6a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000d6e:	617b      	str	r3, [r7, #20]
 8000d70:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d72:	4b2c      	ldr	r3, [pc, #176]	@ (8000e24 <HAL_FDCAN_MspInit+0x128>)
 8000d74:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d78:	4a2a      	ldr	r2, [pc, #168]	@ (8000e24 <HAL_FDCAN_MspInit+0x128>)
 8000d7a:	f043 0301 	orr.w	r3, r3, #1
 8000d7e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d82:	4b28      	ldr	r3, [pc, #160]	@ (8000e24 <HAL_FDCAN_MspInit+0x128>)
 8000d84:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d88:	f003 0301 	and.w	r3, r3, #1
 8000d8c:	613b      	str	r3, [r7, #16]
 8000d8e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8000d90:	4b24      	ldr	r3, [pc, #144]	@ (8000e24 <HAL_FDCAN_MspInit+0x128>)
 8000d92:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d96:	4a23      	ldr	r2, [pc, #140]	@ (8000e24 <HAL_FDCAN_MspInit+0x128>)
 8000d98:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000d9c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000da0:	4b20      	ldr	r3, [pc, #128]	@ (8000e24 <HAL_FDCAN_MspInit+0x128>)
 8000da2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000da6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000daa:	60fb      	str	r3, [r7, #12]
 8000dac:	68fb      	ldr	r3, [r7, #12]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PH13     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000dae:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000db2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000db6:	2302      	movs	r3, #2
 8000db8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dbc:	2300      	movs	r3, #0
 8000dbe:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8000dc8:	2309      	movs	r3, #9
 8000dca:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dce:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000dd2:	4619      	mov	r1, r3
 8000dd4:	4814      	ldr	r0, [pc, #80]	@ (8000e28 <HAL_FDCAN_MspInit+0x12c>)
 8000dd6:	f004 fce1 	bl	800579c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000dda:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000dde:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000de2:	2302      	movs	r3, #2
 8000de4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000de8:	2300      	movs	r3, #0
 8000dea:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dee:	2300      	movs	r3, #0
 8000df0:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8000df4:	2309      	movs	r3, #9
 8000df6:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000dfa:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000dfe:	4619      	mov	r1, r3
 8000e00:	480a      	ldr	r0, [pc, #40]	@ (8000e2c <HAL_FDCAN_MspInit+0x130>)
 8000e02:	f004 fccb 	bl	800579c <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 0, 0);
 8000e06:	2200      	movs	r2, #0
 8000e08:	2100      	movs	r1, #0
 8000e0a:	2013      	movs	r0, #19
 8000e0c:	f003 fc41 	bl	8004692 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 8000e10:	2013      	movs	r0, #19
 8000e12:	f003 fc58 	bl	80046c6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }
}
 8000e16:	bf00      	nop
 8000e18:	37f0      	adds	r7, #240	@ 0xf0
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	bd80      	pop	{r7, pc}
 8000e1e:	bf00      	nop
 8000e20:	4000a000 	.word	0x4000a000
 8000e24:	58024400 	.word	0x58024400
 8000e28:	58020000 	.word	0x58020000
 8000e2c:	58021c00 	.word	0x58021c00

08000e30 <MX_GPIO_Init>:
     PC12   ------> SDMMC1_CK
     PD2   ------> SDMMC1_CMD
     PB3 (JTDO/TRACESWO)   ------> DEBUG_JTDO-SWO
*/
void MX_GPIO_Init(void)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	b08e      	sub	sp, #56	@ 0x38
 8000e34:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e36:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	601a      	str	r2, [r3, #0]
 8000e3e:	605a      	str	r2, [r3, #4]
 8000e40:	609a      	str	r2, [r3, #8]
 8000e42:	60da      	str	r2, [r3, #12]
 8000e44:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000e46:	4bc0      	ldr	r3, [pc, #768]	@ (8001148 <MX_GPIO_Init+0x318>)
 8000e48:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e4c:	4abe      	ldr	r2, [pc, #760]	@ (8001148 <MX_GPIO_Init+0x318>)
 8000e4e:	f043 0310 	orr.w	r3, r3, #16
 8000e52:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e56:	4bbc      	ldr	r3, [pc, #752]	@ (8001148 <MX_GPIO_Init+0x318>)
 8000e58:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e5c:	f003 0310 	and.w	r3, r3, #16
 8000e60:	623b      	str	r3, [r7, #32]
 8000e62:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8000e64:	4bb8      	ldr	r3, [pc, #736]	@ (8001148 <MX_GPIO_Init+0x318>)
 8000e66:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e6a:	4ab7      	ldr	r2, [pc, #732]	@ (8001148 <MX_GPIO_Init+0x318>)
 8000e6c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000e70:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e74:	4bb4      	ldr	r3, [pc, #720]	@ (8001148 <MX_GPIO_Init+0x318>)
 8000e76:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e7a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000e7e:	61fb      	str	r3, [r7, #28]
 8000e80:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e82:	4bb1      	ldr	r3, [pc, #708]	@ (8001148 <MX_GPIO_Init+0x318>)
 8000e84:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e88:	4aaf      	ldr	r2, [pc, #700]	@ (8001148 <MX_GPIO_Init+0x318>)
 8000e8a:	f043 0304 	orr.w	r3, r3, #4
 8000e8e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e92:	4bad      	ldr	r3, [pc, #692]	@ (8001148 <MX_GPIO_Init+0x318>)
 8000e94:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e98:	f003 0304 	and.w	r3, r3, #4
 8000e9c:	61bb      	str	r3, [r7, #24]
 8000e9e:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000ea0:	4ba9      	ldr	r3, [pc, #676]	@ (8001148 <MX_GPIO_Init+0x318>)
 8000ea2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ea6:	4aa8      	ldr	r2, [pc, #672]	@ (8001148 <MX_GPIO_Init+0x318>)
 8000ea8:	f043 0320 	orr.w	r3, r3, #32
 8000eac:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000eb0:	4ba5      	ldr	r3, [pc, #660]	@ (8001148 <MX_GPIO_Init+0x318>)
 8000eb2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000eb6:	f003 0320 	and.w	r3, r3, #32
 8000eba:	617b      	str	r3, [r7, #20]
 8000ebc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000ebe:	4ba2      	ldr	r3, [pc, #648]	@ (8001148 <MX_GPIO_Init+0x318>)
 8000ec0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ec4:	4aa0      	ldr	r2, [pc, #640]	@ (8001148 <MX_GPIO_Init+0x318>)
 8000ec6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000eca:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000ece:	4b9e      	ldr	r3, [pc, #632]	@ (8001148 <MX_GPIO_Init+0x318>)
 8000ed0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ed4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000ed8:	613b      	str	r3, [r7, #16]
 8000eda:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000edc:	4b9a      	ldr	r3, [pc, #616]	@ (8001148 <MX_GPIO_Init+0x318>)
 8000ede:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ee2:	4a99      	ldr	r2, [pc, #612]	@ (8001148 <MX_GPIO_Init+0x318>)
 8000ee4:	f043 0301 	orr.w	r3, r3, #1
 8000ee8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000eec:	4b96      	ldr	r3, [pc, #600]	@ (8001148 <MX_GPIO_Init+0x318>)
 8000eee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ef2:	f003 0301 	and.w	r3, r3, #1
 8000ef6:	60fb      	str	r3, [r7, #12]
 8000ef8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000efa:	4b93      	ldr	r3, [pc, #588]	@ (8001148 <MX_GPIO_Init+0x318>)
 8000efc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f00:	4a91      	ldr	r2, [pc, #580]	@ (8001148 <MX_GPIO_Init+0x318>)
 8000f02:	f043 0302 	orr.w	r3, r3, #2
 8000f06:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f0a:	4b8f      	ldr	r3, [pc, #572]	@ (8001148 <MX_GPIO_Init+0x318>)
 8000f0c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f10:	f003 0302 	and.w	r3, r3, #2
 8000f14:	60bb      	str	r3, [r7, #8]
 8000f16:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000f18:	4b8b      	ldr	r3, [pc, #556]	@ (8001148 <MX_GPIO_Init+0x318>)
 8000f1a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f1e:	4a8a      	ldr	r2, [pc, #552]	@ (8001148 <MX_GPIO_Init+0x318>)
 8000f20:	f043 0308 	orr.w	r3, r3, #8
 8000f24:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f28:	4b87      	ldr	r3, [pc, #540]	@ (8001148 <MX_GPIO_Init+0x318>)
 8000f2a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f2e:	f003 0308 	and.w	r3, r3, #8
 8000f32:	607b      	str	r3, [r7, #4]
 8000f34:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000f36:	4b84      	ldr	r3, [pc, #528]	@ (8001148 <MX_GPIO_Init+0x318>)
 8000f38:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f3c:	4a82      	ldr	r2, [pc, #520]	@ (8001148 <MX_GPIO_Init+0x318>)
 8000f3e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000f42:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f46:	4b80      	ldr	r3, [pc, #512]	@ (8001148 <MX_GPIO_Init+0x318>)
 8000f48:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f4c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000f50:	603b      	str	r3, [r7, #0]
 8000f52:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OBC_CS_ACC_GPIO_Port, OBC_CS_ACC_Pin, GPIO_PIN_RESET);
 8000f54:	2200      	movs	r2, #0
 8000f56:	2110      	movs	r1, #16
 8000f58:	487c      	ldr	r0, [pc, #496]	@ (800114c <MX_GPIO_Init+0x31c>)
 8000f5a:	f004 fdcf 	bl	8005afc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, ADCS_DIR_Pin|ADCS_EN_Pin, GPIO_PIN_RESET);
 8000f5e:	2200      	movs	r2, #0
 8000f60:	210c      	movs	r1, #12
 8000f62:	487b      	ldr	r0, [pc, #492]	@ (8001150 <MX_GPIO_Init+0x320>)
 8000f64:	f004 fdca 	bl	8005afc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ANT_DEPLOYER_IO_3_GPIO_Port, ANT_DEPLOYER_IO_3_Pin, GPIO_PIN_RESET);
 8000f68:	2200      	movs	r2, #0
 8000f6a:	2120      	movs	r1, #32
 8000f6c:	4879      	ldr	r0, [pc, #484]	@ (8001154 <MX_GPIO_Init+0x324>)
 8000f6e:	f004 fdc5 	bl	8005afc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ANT_DEPLOYER_IO_2_Pin|ANT_DEPLOYER_IO_1_Pin, GPIO_PIN_RESET);
 8000f72:	2200      	movs	r2, #0
 8000f74:	2103      	movs	r1, #3
 8000f76:	4878      	ldr	r0, [pc, #480]	@ (8001158 <MX_GPIO_Init+0x328>)
 8000f78:	f004 fdc0 	bl	8005afc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, GPHIO_02_Pin|GPHIO_01_Pin|CAM_IO_1_Pin|CAM_IO_2_Pin
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	21e3      	movs	r1, #227	@ 0xe3
 8000f80:	4876      	ldr	r0, [pc, #472]	@ (800115c <MX_GPIO_Init+0x32c>)
 8000f82:	f004 fdbb 	bl	8005afc <HAL_GPIO_WritePin>
                          |OBC_CS_GYR_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_A_GPIO_Port, LED_A_Pin, GPIO_PIN_RESET);
 8000f86:	2200      	movs	r2, #0
 8000f88:	2180      	movs	r1, #128	@ 0x80
 8000f8a:	4875      	ldr	r0, [pc, #468]	@ (8001160 <MX_GPIO_Init+0x330>)
 8000f8c:	f004 fdb6 	bl	8005afc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LED_B_Pin|LED_C_Pin, GPIO_PIN_RESET);
 8000f90:	2200      	movs	r2, #0
 8000f92:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8000f96:	4873      	ldr	r0, [pc, #460]	@ (8001164 <MX_GPIO_Init+0x334>)
 8000f98:	f004 fdb0 	bl	8005afc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : INT_GYR_Pin */
  GPIO_InitStruct.Pin = INT_GYR_Pin;
 8000f9c:	2308      	movs	r3, #8
 8000f9e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000fa0:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000fa4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(INT_GYR_GPIO_Port, &GPIO_InitStruct);
 8000faa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000fae:	4619      	mov	r1, r3
 8000fb0:	4866      	ldr	r0, [pc, #408]	@ (800114c <MX_GPIO_Init+0x31c>)
 8000fb2:	f004 fbf3 	bl	800579c <HAL_GPIO_Init>

  /*Configure GPIO pin : OBC_CS_ACC_Pin */
  GPIO_InitStruct.Pin = OBC_CS_ACC_Pin;
 8000fb6:	2310      	movs	r3, #16
 8000fb8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fba:	2301      	movs	r3, #1
 8000fbc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(OBC_CS_ACC_GPIO_Port, &GPIO_InitStruct);
 8000fc6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000fca:	4619      	mov	r1, r3
 8000fcc:	485f      	ldr	r0, [pc, #380]	@ (800114c <MX_GPIO_Init+0x31c>)
 8000fce:	f004 fbe5 	bl	800579c <HAL_GPIO_Init>

  /*Configure GPIO pin : INT_ACC_Pin */
  GPIO_InitStruct.Pin = INT_ACC_Pin;
 8000fd2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000fd6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000fd8:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000fdc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fde:	2300      	movs	r3, #0
 8000fe0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(INT_ACC_GPIO_Port, &GPIO_InitStruct);
 8000fe2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000fe6:	4619      	mov	r1, r3
 8000fe8:	485c      	ldr	r0, [pc, #368]	@ (800115c <MX_GPIO_Init+0x32c>)
 8000fea:	f004 fbd7 	bl	800579c <HAL_GPIO_Init>

  /*Configure GPIO pin : ADCS_PWM_Pin */
  GPIO_InitStruct.Pin = ADCS_PWM_Pin;
 8000fee:	2304      	movs	r3, #4
 8000ff0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ff2:	2302      	movs	r3, #2
 8000ff4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000ffe:	2301      	movs	r3, #1
 8001000:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(ADCS_PWM_GPIO_Port, &GPIO_InitStruct);
 8001002:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001006:	4619      	mov	r1, r3
 8001008:	4857      	ldr	r0, [pc, #348]	@ (8001168 <MX_GPIO_Init+0x338>)
 800100a:	f004 fbc7 	bl	800579c <HAL_GPIO_Init>

  /*Configure GPIO pins : ADCS_DIR_Pin ADCS_EN_Pin */
  GPIO_InitStruct.Pin = ADCS_DIR_Pin|ADCS_EN_Pin;
 800100e:	230c      	movs	r3, #12
 8001010:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001012:	2301      	movs	r3, #1
 8001014:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001016:	2300      	movs	r3, #0
 8001018:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800101a:	2300      	movs	r3, #0
 800101c:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800101e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001022:	4619      	mov	r1, r3
 8001024:	484a      	ldr	r0, [pc, #296]	@ (8001150 <MX_GPIO_Init+0x320>)
 8001026:	f004 fbb9 	bl	800579c <HAL_GPIO_Init>

  /*Configure GPIO pin : ANT_DEPLOYER_IO_3_Pin */
  GPIO_InitStruct.Pin = ANT_DEPLOYER_IO_3_Pin;
 800102a:	2320      	movs	r3, #32
 800102c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800102e:	2301      	movs	r3, #1
 8001030:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001032:	2300      	movs	r3, #0
 8001034:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001036:	2300      	movs	r3, #0
 8001038:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(ANT_DEPLOYER_IO_3_GPIO_Port, &GPIO_InitStruct);
 800103a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800103e:	4619      	mov	r1, r3
 8001040:	4844      	ldr	r0, [pc, #272]	@ (8001154 <MX_GPIO_Init+0x324>)
 8001042:	f004 fbab 	bl	800579c <HAL_GPIO_Init>

  /*Configure GPIO pins : ANT_DEPLOYER_IO_2_Pin ANT_DEPLOYER_IO_1_Pin */
  GPIO_InitStruct.Pin = ANT_DEPLOYER_IO_2_Pin|ANT_DEPLOYER_IO_1_Pin;
 8001046:	2303      	movs	r3, #3
 8001048:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800104a:	2301      	movs	r3, #1
 800104c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800104e:	2300      	movs	r3, #0
 8001050:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001052:	2300      	movs	r3, #0
 8001054:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001056:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800105a:	4619      	mov	r1, r3
 800105c:	483e      	ldr	r0, [pc, #248]	@ (8001158 <MX_GPIO_Init+0x328>)
 800105e:	f004 fb9d 	bl	800579c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAY_SCL_Pin PAY_SDA_Pin */
  GPIO_InitStruct.Pin = PAY_SCL_Pin|PAY_SDA_Pin;
 8001062:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001066:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001068:	2312      	movs	r3, #18
 800106a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800106c:	2300      	movs	r3, #0
 800106e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001070:	2300      	movs	r3, #0
 8001072:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C4;
 8001074:	2304      	movs	r3, #4
 8001076:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001078:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800107c:	4619      	mov	r1, r3
 800107e:	4834      	ldr	r0, [pc, #208]	@ (8001150 <MX_GPIO_Init+0x320>)
 8001080:	f004 fb8c 	bl	800579c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 SYS_SCK_Pin SYS_MISO_Pin SYS_MOSI_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_12|SYS_SCK_Pin|SYS_MISO_Pin|SYS_MOSI_Pin;
 8001084:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8001088:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800108a:	2302      	movs	r3, #2
 800108c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800108e:	2300      	movs	r3, #0
 8001090:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001092:	2300      	movs	r3, #0
 8001094:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001096:	2305      	movs	r3, #5
 8001098:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800109a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800109e:	4619      	mov	r1, r3
 80010a0:	482d      	ldr	r0, [pc, #180]	@ (8001158 <MX_GPIO_Init+0x328>)
 80010a2:	f004 fb7b 	bl	800579c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC8 PC9 PC10 PC11
                           PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 80010a6:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 80010aa:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010ac:	2302      	movs	r3, #2
 80010ae:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010b0:	2300      	movs	r3, #0
 80010b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010b4:	2303      	movs	r3, #3
 80010b6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 80010b8:	230c      	movs	r3, #12
 80010ba:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80010bc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80010c0:	4619      	mov	r1, r3
 80010c2:	4824      	ldr	r0, [pc, #144]	@ (8001154 <MX_GPIO_Init+0x324>)
 80010c4:	f004 fb6a 	bl	800579c <HAL_GPIO_Init>

  /*Configure GPIO pins : GPHIO_02_Pin GPHIO_01_Pin CAM_IO_1_Pin CAM_IO_2_Pin
                           OBC_CS_GYR_Pin */
  GPIO_InitStruct.Pin = GPHIO_02_Pin|GPHIO_01_Pin|CAM_IO_1_Pin|CAM_IO_2_Pin
 80010c8:	23e3      	movs	r3, #227	@ 0xe3
 80010ca:	627b      	str	r3, [r7, #36]	@ 0x24
                          |OBC_CS_GYR_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010cc:	2301      	movs	r3, #1
 80010ce:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010d0:	2300      	movs	r3, #0
 80010d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010d4:	2300      	movs	r3, #0
 80010d6:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 80010d8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80010dc:	4619      	mov	r1, r3
 80010de:	481f      	ldr	r0, [pc, #124]	@ (800115c <MX_GPIO_Init+0x32c>)
 80010e0:	f004 fb5c 	bl	800579c <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 80010e4:	2304      	movs	r3, #4
 80010e6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010e8:	2302      	movs	r3, #2
 80010ea:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ec:	2300      	movs	r3, #0
 80010ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010f0:	2303      	movs	r3, #3
 80010f2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 80010f4:	230c      	movs	r3, #12
 80010f6:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80010f8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80010fc:	4619      	mov	r1, r3
 80010fe:	4818      	ldr	r0, [pc, #96]	@ (8001160 <MX_GPIO_Init+0x330>)
 8001100:	f004 fb4c 	bl	800579c <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_A_Pin */
  GPIO_InitStruct.Pin = LED_A_Pin;
 8001104:	2380      	movs	r3, #128	@ 0x80
 8001106:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001108:	2301      	movs	r3, #1
 800110a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800110c:	2300      	movs	r3, #0
 800110e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001110:	2300      	movs	r3, #0
 8001112:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(LED_A_GPIO_Port, &GPIO_InitStruct);
 8001114:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001118:	4619      	mov	r1, r3
 800111a:	4811      	ldr	r0, [pc, #68]	@ (8001160 <MX_GPIO_Init+0x330>)
 800111c:	f004 fb3e 	bl	800579c <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_B_Pin LED_C_Pin */
  GPIO_InitStruct.Pin = LED_B_Pin|LED_C_Pin;
 8001120:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001124:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001126:	2301      	movs	r3, #1
 8001128:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800112a:	2300      	movs	r3, #0
 800112c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800112e:	2300      	movs	r3, #0
 8001130:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001132:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001136:	4619      	mov	r1, r3
 8001138:	480a      	ldr	r0, [pc, #40]	@ (8001164 <MX_GPIO_Init+0x334>)
 800113a:	f004 fb2f 	bl	800579c <HAL_GPIO_Init>

}
 800113e:	bf00      	nop
 8001140:	3738      	adds	r7, #56	@ 0x38
 8001142:	46bd      	mov	sp, r7
 8001144:	e012      	b.n	800116c <MX_GPIO_Init+0x33c>
 8001146:	bf00      	nop
 8001148:	58024400 	.word	0x58024400
 800114c:	58021000 	.word	0x58021000
 8001150:	58021c00 	.word	0x58021c00
 8001154:	58020800 	.word	0x58020800
 8001158:	58020400 	.word	0x58020400
 800115c:	58022000 	.word	0x58022000
 8001160:	58020c00 	.word	0x58020c00
 8001164:	58021800 	.word	0x58021800
 8001168:	58020000 	.word	0x58020000
 800116c:	bd80      	pop	{r7, pc}
 800116e:	bf00      	nop

08001170 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c3;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001174:	4b1b      	ldr	r3, [pc, #108]	@ (80011e4 <MX_I2C1_Init+0x74>)
 8001176:	4a1c      	ldr	r2, [pc, #112]	@ (80011e8 <MX_I2C1_Init+0x78>)
 8001178:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00707CBB;
 800117a:	4b1a      	ldr	r3, [pc, #104]	@ (80011e4 <MX_I2C1_Init+0x74>)
 800117c:	4a1b      	ldr	r2, [pc, #108]	@ (80011ec <MX_I2C1_Init+0x7c>)
 800117e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001180:	4b18      	ldr	r3, [pc, #96]	@ (80011e4 <MX_I2C1_Init+0x74>)
 8001182:	2200      	movs	r2, #0
 8001184:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001186:	4b17      	ldr	r3, [pc, #92]	@ (80011e4 <MX_I2C1_Init+0x74>)
 8001188:	2201      	movs	r2, #1
 800118a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800118c:	4b15      	ldr	r3, [pc, #84]	@ (80011e4 <MX_I2C1_Init+0x74>)
 800118e:	2200      	movs	r2, #0
 8001190:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001192:	4b14      	ldr	r3, [pc, #80]	@ (80011e4 <MX_I2C1_Init+0x74>)
 8001194:	2200      	movs	r2, #0
 8001196:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001198:	4b12      	ldr	r3, [pc, #72]	@ (80011e4 <MX_I2C1_Init+0x74>)
 800119a:	2200      	movs	r2, #0
 800119c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800119e:	4b11      	ldr	r3, [pc, #68]	@ (80011e4 <MX_I2C1_Init+0x74>)
 80011a0:	2200      	movs	r2, #0
 80011a2:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80011a4:	4b0f      	ldr	r3, [pc, #60]	@ (80011e4 <MX_I2C1_Init+0x74>)
 80011a6:	2200      	movs	r2, #0
 80011a8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80011aa:	480e      	ldr	r0, [pc, #56]	@ (80011e4 <MX_I2C1_Init+0x74>)
 80011ac:	f004 fcc0 	bl	8005b30 <HAL_I2C_Init>
 80011b0:	4603      	mov	r3, r0
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d001      	beq.n	80011ba <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80011b6:	f000 fa9b 	bl	80016f0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80011ba:	2100      	movs	r1, #0
 80011bc:	4809      	ldr	r0, [pc, #36]	@ (80011e4 <MX_I2C1_Init+0x74>)
 80011be:	f004 fd53 	bl	8005c68 <HAL_I2CEx_ConfigAnalogFilter>
 80011c2:	4603      	mov	r3, r0
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d001      	beq.n	80011cc <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80011c8:	f000 fa92 	bl	80016f0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80011cc:	2100      	movs	r1, #0
 80011ce:	4805      	ldr	r0, [pc, #20]	@ (80011e4 <MX_I2C1_Init+0x74>)
 80011d0:	f004 fd95 	bl	8005cfe <HAL_I2CEx_ConfigDigitalFilter>
 80011d4:	4603      	mov	r3, r0
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d001      	beq.n	80011de <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80011da:	f000 fa89 	bl	80016f0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80011de:	bf00      	nop
 80011e0:	bd80      	pop	{r7, pc}
 80011e2:	bf00      	nop
 80011e4:	24000264 	.word	0x24000264
 80011e8:	40005400 	.word	0x40005400
 80011ec:	00707cbb 	.word	0x00707cbb

080011f0 <MX_I2C3_Init>:
/* I2C3 init function */
void MX_I2C3_Init(void)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 80011f4:	4b1b      	ldr	r3, [pc, #108]	@ (8001264 <MX_I2C3_Init+0x74>)
 80011f6:	4a1c      	ldr	r2, [pc, #112]	@ (8001268 <MX_I2C3_Init+0x78>)
 80011f8:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x00707CBB;
 80011fa:	4b1a      	ldr	r3, [pc, #104]	@ (8001264 <MX_I2C3_Init+0x74>)
 80011fc:	4a1b      	ldr	r2, [pc, #108]	@ (800126c <MX_I2C3_Init+0x7c>)
 80011fe:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 8001200:	4b18      	ldr	r3, [pc, #96]	@ (8001264 <MX_I2C3_Init+0x74>)
 8001202:	2200      	movs	r2, #0
 8001204:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001206:	4b17      	ldr	r3, [pc, #92]	@ (8001264 <MX_I2C3_Init+0x74>)
 8001208:	2201      	movs	r2, #1
 800120a:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800120c:	4b15      	ldr	r3, [pc, #84]	@ (8001264 <MX_I2C3_Init+0x74>)
 800120e:	2200      	movs	r2, #0
 8001210:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 8001212:	4b14      	ldr	r3, [pc, #80]	@ (8001264 <MX_I2C3_Init+0x74>)
 8001214:	2200      	movs	r2, #0
 8001216:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001218:	4b12      	ldr	r3, [pc, #72]	@ (8001264 <MX_I2C3_Init+0x74>)
 800121a:	2200      	movs	r2, #0
 800121c:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800121e:	4b11      	ldr	r3, [pc, #68]	@ (8001264 <MX_I2C3_Init+0x74>)
 8001220:	2200      	movs	r2, #0
 8001222:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001224:	4b0f      	ldr	r3, [pc, #60]	@ (8001264 <MX_I2C3_Init+0x74>)
 8001226:	2200      	movs	r2, #0
 8001228:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 800122a:	480e      	ldr	r0, [pc, #56]	@ (8001264 <MX_I2C3_Init+0x74>)
 800122c:	f004 fc80 	bl	8005b30 <HAL_I2C_Init>
 8001230:	4603      	mov	r3, r0
 8001232:	2b00      	cmp	r3, #0
 8001234:	d001      	beq.n	800123a <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 8001236:	f000 fa5b 	bl	80016f0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800123a:	2100      	movs	r1, #0
 800123c:	4809      	ldr	r0, [pc, #36]	@ (8001264 <MX_I2C3_Init+0x74>)
 800123e:	f004 fd13 	bl	8005c68 <HAL_I2CEx_ConfigAnalogFilter>
 8001242:	4603      	mov	r3, r0
 8001244:	2b00      	cmp	r3, #0
 8001246:	d001      	beq.n	800124c <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 8001248:	f000 fa52 	bl	80016f0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 800124c:	2100      	movs	r1, #0
 800124e:	4805      	ldr	r0, [pc, #20]	@ (8001264 <MX_I2C3_Init+0x74>)
 8001250:	f004 fd55 	bl	8005cfe <HAL_I2CEx_ConfigDigitalFilter>
 8001254:	4603      	mov	r3, r0
 8001256:	2b00      	cmp	r3, #0
 8001258:	d001      	beq.n	800125e <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 800125a:	f000 fa49 	bl	80016f0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 800125e:	bf00      	nop
 8001260:	bd80      	pop	{r7, pc}
 8001262:	bf00      	nop
 8001264:	240002b8 	.word	0x240002b8
 8001268:	40005c00 	.word	0x40005c00
 800126c:	00707cbb 	.word	0x00707cbb

08001270 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b0bc      	sub	sp, #240	@ 0xf0
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001278:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800127c:	2200      	movs	r2, #0
 800127e:	601a      	str	r2, [r3, #0]
 8001280:	605a      	str	r2, [r3, #4]
 8001282:	609a      	str	r2, [r3, #8]
 8001284:	60da      	str	r2, [r3, #12]
 8001286:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001288:	f107 0318 	add.w	r3, r7, #24
 800128c:	22c0      	movs	r2, #192	@ 0xc0
 800128e:	2100      	movs	r1, #0
 8001290:	4618      	mov	r0, r3
 8001292:	f00a fd05 	bl	800bca0 <memset>
  if(i2cHandle->Instance==I2C1)
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	4a4d      	ldr	r2, [pc, #308]	@ (80013d0 <HAL_I2C_MspInit+0x160>)
 800129c:	4293      	cmp	r3, r2
 800129e:	d147      	bne.n	8001330 <HAL_I2C_MspInit+0xc0>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80012a0:	f04f 0208 	mov.w	r2, #8
 80012a4:	f04f 0300 	mov.w	r3, #0
 80012a8:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 80012ac:	2300      	movs	r3, #0
 80012ae:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80012b2:	f107 0318 	add.w	r3, r7, #24
 80012b6:	4618      	mov	r0, r3
 80012b8:	f005 fe48 	bl	8006f4c <HAL_RCCEx_PeriphCLKConfig>
 80012bc:	4603      	mov	r3, r0
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d001      	beq.n	80012c6 <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 80012c2:	f000 fa15 	bl	80016f0 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012c6:	4b43      	ldr	r3, [pc, #268]	@ (80013d4 <HAL_I2C_MspInit+0x164>)
 80012c8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80012cc:	4a41      	ldr	r2, [pc, #260]	@ (80013d4 <HAL_I2C_MspInit+0x164>)
 80012ce:	f043 0302 	orr.w	r3, r3, #2
 80012d2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80012d6:	4b3f      	ldr	r3, [pc, #252]	@ (80013d4 <HAL_I2C_MspInit+0x164>)
 80012d8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80012dc:	f003 0302 	and.w	r3, r3, #2
 80012e0:	617b      	str	r3, [r7, #20]
 80012e2:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = OBC_SCL_Pin|OBC_SDA_Pin;
 80012e4:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80012e8:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80012ec:	2312      	movs	r3, #18
 80012ee:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012f2:	2300      	movs	r3, #0
 80012f4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012f8:	2300      	movs	r3, #0
 80012fa:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80012fe:	2304      	movs	r3, #4
 8001300:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001304:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001308:	4619      	mov	r1, r3
 800130a:	4833      	ldr	r0, [pc, #204]	@ (80013d8 <HAL_I2C_MspInit+0x168>)
 800130c:	f004 fa46 	bl	800579c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001310:	4b30      	ldr	r3, [pc, #192]	@ (80013d4 <HAL_I2C_MspInit+0x164>)
 8001312:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001316:	4a2f      	ldr	r2, [pc, #188]	@ (80013d4 <HAL_I2C_MspInit+0x164>)
 8001318:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800131c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001320:	4b2c      	ldr	r3, [pc, #176]	@ (80013d4 <HAL_I2C_MspInit+0x164>)
 8001322:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001326:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800132a:	613b      	str	r3, [r7, #16]
 800132c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_I2C3_CLK_ENABLE();
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 800132e:	e04b      	b.n	80013c8 <HAL_I2C_MspInit+0x158>
  else if(i2cHandle->Instance==I2C3)
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	4a29      	ldr	r2, [pc, #164]	@ (80013dc <HAL_I2C_MspInit+0x16c>)
 8001336:	4293      	cmp	r3, r2
 8001338:	d146      	bne.n	80013c8 <HAL_I2C_MspInit+0x158>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 800133a:	f04f 0208 	mov.w	r2, #8
 800133e:	f04f 0300 	mov.w	r3, #0
 8001342:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 8001346:	2300      	movs	r3, #0
 8001348:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800134c:	f107 0318 	add.w	r3, r7, #24
 8001350:	4618      	mov	r0, r3
 8001352:	f005 fdfb 	bl	8006f4c <HAL_RCCEx_PeriphCLKConfig>
 8001356:	4603      	mov	r3, r0
 8001358:	2b00      	cmp	r3, #0
 800135a:	d001      	beq.n	8001360 <HAL_I2C_MspInit+0xf0>
      Error_Handler();
 800135c:	f000 f9c8 	bl	80016f0 <Error_Handler>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8001360:	4b1c      	ldr	r3, [pc, #112]	@ (80013d4 <HAL_I2C_MspInit+0x164>)
 8001362:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001366:	4a1b      	ldr	r2, [pc, #108]	@ (80013d4 <HAL_I2C_MspInit+0x164>)
 8001368:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800136c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001370:	4b18      	ldr	r3, [pc, #96]	@ (80013d4 <HAL_I2C_MspInit+0x164>)
 8001372:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001376:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800137a:	60fb      	str	r3, [r7, #12]
 800137c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = SYS_SCL_Pin|SYS_SDA_Pin;
 800137e:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8001382:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001386:	2312      	movs	r3, #18
 8001388:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800138c:	2300      	movs	r3, #0
 800138e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001392:	2300      	movs	r3, #0
 8001394:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001398:	2304      	movs	r3, #4
 800139a:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800139e:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80013a2:	4619      	mov	r1, r3
 80013a4:	480e      	ldr	r0, [pc, #56]	@ (80013e0 <HAL_I2C_MspInit+0x170>)
 80013a6:	f004 f9f9 	bl	800579c <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 80013aa:	4b0a      	ldr	r3, [pc, #40]	@ (80013d4 <HAL_I2C_MspInit+0x164>)
 80013ac:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80013b0:	4a08      	ldr	r2, [pc, #32]	@ (80013d4 <HAL_I2C_MspInit+0x164>)
 80013b2:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80013b6:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80013ba:	4b06      	ldr	r3, [pc, #24]	@ (80013d4 <HAL_I2C_MspInit+0x164>)
 80013bc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80013c0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80013c4:	60bb      	str	r3, [r7, #8]
 80013c6:	68bb      	ldr	r3, [r7, #8]
}
 80013c8:	bf00      	nop
 80013ca:	37f0      	adds	r7, #240	@ 0xf0
 80013cc:	46bd      	mov	sp, r7
 80013ce:	bd80      	pop	{r7, pc}
 80013d0:	40005400 	.word	0x40005400
 80013d4:	58024400 	.word	0x58024400
 80013d8:	58020400 	.word	0x58020400
 80013dc:	40005c00 	.word	0x40005c00
 80013e0:	58021c00 	.word	0x58021c00

080013e4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b0c2      	sub	sp, #264	@ 0x108
 80013e8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80013ea:	f001 fe21 	bl	8003030 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80013ee:	f000 f8cd 	bl	800158c <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 80013f2:	f000 f94d 	bl	8001690 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80013f6:	f7ff fd1b 	bl	8000e30 <MX_GPIO_Init>
  MX_ADC1_Init();
 80013fa:	f7ff f98d 	bl	8000718 <MX_ADC1_Init>
  MX_ADC2_Init();
 80013fe:	f7ff fa07 	bl	8000810 <MX_ADC2_Init>
  MX_ADC3_Init();
 8001402:	f7ff fa6f 	bl	80008e4 <MX_ADC3_Init>
  MX_I2C1_Init();
 8001406:	f7ff feb3 	bl	8001170 <MX_I2C1_Init>
  MX_FDCAN1_Init();
 800140a:	f7ff fbf7 	bl	8000bfc <MX_FDCAN1_Init>
  MX_UART5_Init();
 800140e:	f000 fd35 	bl	8001e7c <MX_UART5_Init>
  MX_QUADSPI_Init();
 8001412:	f000 f973 	bl	80016fc <MX_QUADSPI_Init>
  MX_I2C3_Init();
 8001416:	f7ff feeb 	bl	80011f0 <MX_I2C3_Init>
  MX_SPI4_Init();
 800141a:	f000 fa95 	bl	8001948 <MX_SPI4_Init>
  MX_SPI1_Init();
 800141e:	f000 fa3d 	bl	800189c <MX_SPI1_Init>
  MX_UART4_Init();
 8001422:	f000 fcdf 	bl	8001de4 <MX_UART4_Init>
  MX_UART8_Init();
 8001426:	f000 fd75 	bl	8001f14 <MX_UART8_Init>
  MX_USART3_UART_Init();
 800142a:	f000 fdbf 	bl	8001fac <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  //CAN_Init();
  //CAN_Protocol_Init();
  //HAL_Delay(10);  // Aguarda CAN estabilizar
  
  ADCS_Init(&huart4);  // Inicializa ADCS (motor SimpleFOC)
 800142e:	4851      	ldr	r0, [pc, #324]	@ (8001574 <main+0x190>)
 8001430:	f001 f964 	bl	80026fc <ADCS_Init>
  HAL_Delay(10);
 8001434:	200a      	movs	r0, #10
 8001436:	f001 fe8d 	bl	8003154 <HAL_Delay>

  // --- ADICIONADO: INICIALIZAÇÃO DO SOLAR TRACKER ---
  // Calibração dos ADCs para garantir precisão na leitura de luz
  if (HAL_ADCEx_Calibration_Start(&hadc2, ADC_CALIB_OFFSET, ADC_SINGLE_ENDED) != HAL_OK) Error_Handler();
 800143a:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800143e:	2100      	movs	r1, #0
 8001440:	484d      	ldr	r0, [pc, #308]	@ (8001578 <main+0x194>)
 8001442:	f002 ff09 	bl	8004258 <HAL_ADCEx_Calibration_Start>
 8001446:	4603      	mov	r3, r0
 8001448:	2b00      	cmp	r3, #0
 800144a:	d001      	beq.n	8001450 <main+0x6c>
 800144c:	f000 f950 	bl	80016f0 <Error_Handler>
  if (HAL_ADCEx_Calibration_Start(&hadc3, ADC_CALIB_OFFSET, ADC_SINGLE_ENDED) != HAL_OK) Error_Handler();
 8001450:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8001454:	2100      	movs	r1, #0
 8001456:	4849      	ldr	r0, [pc, #292]	@ (800157c <main+0x198>)
 8001458:	f002 fefe 	bl	8004258 <HAL_ADCEx_Calibration_Start>
 800145c:	4603      	mov	r3, r0
 800145e:	2b00      	cmp	r3, #0
 8001460:	d001      	beq.n	8001466 <main+0x82>
 8001462:	f000 f945 	bl	80016f0 <Error_Handler>

  // Inicializa a estrutura do satélite (zera variáveis e define calibração padrão)
  Solar_Init(&satelite);
 8001466:	4846      	ldr	r0, [pc, #280]	@ (8001580 <main+0x19c>)
 8001468:	f7ff f928 	bl	80006bc <Solar_Init>
  while (1)
  {

    // Teste rápido da UART_PROTOCOL na COM5
    UART_Message_t msg;
    msg.id = MSG_CMD_START_M2;
 800146c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8001470:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001474:	2202      	movs	r2, #2
 8001476:	701a      	strb	r2, [r3, #0]
    msg.length = 3;
 8001478:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800147c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001480:	2203      	movs	r2, #3
 8001482:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
    msg.data[0] = 0xAA;
 8001486:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800148a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800148e:	22aa      	movs	r2, #170	@ 0xaa
 8001490:	705a      	strb	r2, [r3, #1]
    msg.data[1] = 0xBB;
 8001492:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8001496:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800149a:	22bb      	movs	r2, #187	@ 0xbb
 800149c:	709a      	strb	r2, [r3, #2]
    msg.data[2] = 0xCC;
 800149e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80014a2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80014a6:	22cc      	movs	r2, #204	@ 0xcc
 80014a8:	70da      	strb	r2, [r3, #3]
    UART_Transmit(&huart5, &msg, msg.length);
 80014aa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80014ae:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80014b2:	f893 3101 	ldrb.w	r3, [r3, #257]	@ 0x101
 80014b6:	461a      	mov	r2, r3
 80014b8:	1d3b      	adds	r3, r7, #4
 80014ba:	4619      	mov	r1, r3
 80014bc:	4831      	ldr	r0, [pc, #196]	@ (8001584 <main+0x1a0>)
 80014be:	f001 fa43 	bl	8002948 <UART_Transmit>
    
    // Aguarda o payload processar e responder (importante!)
    HAL_Delay(200);  // 200ms para dar tempo do Python processar
 80014c2:	20c8      	movs	r0, #200	@ 0xc8
 80014c4:	f001 fe46 	bl	8003154 <HAL_Delay>

    Check_Payload_Response();
 80014c8:	f001 fcd4 	bl	8002e74 <Check_Payload_Response>
    // Nota: Esse delay de 2s vai fazer o SolarTracker atualizar a cada 2s.
    // Se precisar de resposta rápida do motor, diminua esse tempo.
//    ADCS_SetSpeed(&huart4, velo);

    // Primeira parte: aumentar a velocidade até 100
    while (velo <= 100) {
 80014cc:	e013      	b.n	80014f6 <main+0x112>
        ADCS_SetSpeed(&huart4, velo);
 80014ce:	4b2e      	ldr	r3, [pc, #184]	@ (8001588 <main+0x1a4>)
 80014d0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014d4:	4619      	mov	r1, r3
 80014d6:	4827      	ldr	r0, [pc, #156]	@ (8001574 <main+0x190>)
 80014d8:	f001 f976 	bl	80027c8 <ADCS_SetSpeed>
        velo += 15;
 80014dc:	4b2a      	ldr	r3, [pc, #168]	@ (8001588 <main+0x1a4>)
 80014de:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014e2:	b29b      	uxth	r3, r3
 80014e4:	330f      	adds	r3, #15
 80014e6:	b29b      	uxth	r3, r3
 80014e8:	b21a      	sxth	r2, r3
 80014ea:	4b27      	ldr	r3, [pc, #156]	@ (8001588 <main+0x1a4>)
 80014ec:	801a      	strh	r2, [r3, #0]
        HAL_Delay(3000);  // Atraso de 3 segundos
 80014ee:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 80014f2:	f001 fe2f 	bl	8003154 <HAL_Delay>
    while (velo <= 100) {
 80014f6:	4b24      	ldr	r3, [pc, #144]	@ (8001588 <main+0x1a4>)
 80014f8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014fc:	2b64      	cmp	r3, #100	@ 0x64
 80014fe:	dde6      	ble.n	80014ce <main+0xea>
    }

    // Segunda parte: diminuir a velocidade até 0
    while (velo >= 0) {
 8001500:	e013      	b.n	800152a <main+0x146>
        ADCS_SetSpeed(&huart4, velo);
 8001502:	4b21      	ldr	r3, [pc, #132]	@ (8001588 <main+0x1a4>)
 8001504:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001508:	4619      	mov	r1, r3
 800150a:	481a      	ldr	r0, [pc, #104]	@ (8001574 <main+0x190>)
 800150c:	f001 f95c 	bl	80027c8 <ADCS_SetSpeed>
        velo -= 15;
 8001510:	4b1d      	ldr	r3, [pc, #116]	@ (8001588 <main+0x1a4>)
 8001512:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001516:	b29b      	uxth	r3, r3
 8001518:	3b0f      	subs	r3, #15
 800151a:	b29b      	uxth	r3, r3
 800151c:	b21a      	sxth	r2, r3
 800151e:	4b1a      	ldr	r3, [pc, #104]	@ (8001588 <main+0x1a4>)
 8001520:	801a      	strh	r2, [r3, #0]
        HAL_Delay(3000);  // Atraso de 3 segundos
 8001522:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8001526:	f001 fe15 	bl	8003154 <HAL_Delay>
    while (velo >= 0) {
 800152a:	4b17      	ldr	r3, [pc, #92]	@ (8001588 <main+0x1a4>)
 800152c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001530:	2b00      	cmp	r3, #0
 8001532:	dae6      	bge.n	8001502 <main+0x11e>
    }

    // Terceira parte: diminuir a velocidade até -100
    while (velo >= -100) {
 8001534:	e013      	b.n	800155e <main+0x17a>
        ADCS_SetSpeed(&huart4, velo);
 8001536:	4b14      	ldr	r3, [pc, #80]	@ (8001588 <main+0x1a4>)
 8001538:	f9b3 3000 	ldrsh.w	r3, [r3]
 800153c:	4619      	mov	r1, r3
 800153e:	480d      	ldr	r0, [pc, #52]	@ (8001574 <main+0x190>)
 8001540:	f001 f942 	bl	80027c8 <ADCS_SetSpeed>
        velo -= 15;
 8001544:	4b10      	ldr	r3, [pc, #64]	@ (8001588 <main+0x1a4>)
 8001546:	f9b3 3000 	ldrsh.w	r3, [r3]
 800154a:	b29b      	uxth	r3, r3
 800154c:	3b0f      	subs	r3, #15
 800154e:	b29b      	uxth	r3, r3
 8001550:	b21a      	sxth	r2, r3
 8001552:	4b0d      	ldr	r3, [pc, #52]	@ (8001588 <main+0x1a4>)
 8001554:	801a      	strh	r2, [r3, #0]
        HAL_Delay(3000);  // Atraso de 3 segundos
 8001556:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 800155a:	f001 fdfb 	bl	8003154 <HAL_Delay>
    while (velo >= -100) {
 800155e:	4b0a      	ldr	r3, [pc, #40]	@ (8001588 <main+0x1a4>)
 8001560:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001564:	f113 0f64 	cmn.w	r3, #100	@ 0x64
 8001568:	dae5      	bge.n	8001536 <main+0x152>
    }



    HAL_Delay(2000);
 800156a:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800156e:	f001 fdf1 	bl	8003154 <HAL_Delay>
  {
 8001572:	e77b      	b.n	800146c <main+0x88>
 8001574:	240004c4 	.word	0x240004c4
 8001578:	240000f8 	.word	0x240000f8
 800157c:	2400015c 	.word	0x2400015c
 8001580:	2400030c 	.word	0x2400030c
 8001584:	24000558 	.word	0x24000558
 8001588:	24000360 	.word	0x24000360

0800158c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800158c:	b580      	push	{r7, lr}
 800158e:	b09c      	sub	sp, #112	@ 0x70
 8001590:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001592:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001596:	224c      	movs	r2, #76	@ 0x4c
 8001598:	2100      	movs	r1, #0
 800159a:	4618      	mov	r0, r3
 800159c:	f00a fb80 	bl	800bca0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80015a0:	1d3b      	adds	r3, r7, #4
 80015a2:	2220      	movs	r2, #32
 80015a4:	2100      	movs	r1, #0
 80015a6:	4618      	mov	r0, r3
 80015a8:	f00a fb7a 	bl	800bca0 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 80015ac:	2002      	movs	r0, #2
 80015ae:	f004 fbf3 	bl	8005d98 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80015b2:	2300      	movs	r3, #0
 80015b4:	603b      	str	r3, [r7, #0]
 80015b6:	4b34      	ldr	r3, [pc, #208]	@ (8001688 <SystemClock_Config+0xfc>)
 80015b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80015ba:	4a33      	ldr	r2, [pc, #204]	@ (8001688 <SystemClock_Config+0xfc>)
 80015bc:	f023 0301 	bic.w	r3, r3, #1
 80015c0:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80015c2:	4b31      	ldr	r3, [pc, #196]	@ (8001688 <SystemClock_Config+0xfc>)
 80015c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80015c6:	f003 0301 	and.w	r3, r3, #1
 80015ca:	603b      	str	r3, [r7, #0]
 80015cc:	4b2f      	ldr	r3, [pc, #188]	@ (800168c <SystemClock_Config+0x100>)
 80015ce:	699b      	ldr	r3, [r3, #24]
 80015d0:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80015d4:	4a2d      	ldr	r2, [pc, #180]	@ (800168c <SystemClock_Config+0x100>)
 80015d6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80015da:	6193      	str	r3, [r2, #24]
 80015dc:	4b2b      	ldr	r3, [pc, #172]	@ (800168c <SystemClock_Config+0x100>)
 80015de:	699b      	ldr	r3, [r3, #24]
 80015e0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80015e4:	603b      	str	r3, [r7, #0]
 80015e6:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80015e8:	bf00      	nop
 80015ea:	4b28      	ldr	r3, [pc, #160]	@ (800168c <SystemClock_Config+0x100>)
 80015ec:	699b      	ldr	r3, [r3, #24]
 80015ee:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80015f2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80015f6:	d1f8      	bne.n	80015ea <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 80015f8:	2303      	movs	r3, #3
 80015fa:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80015fc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001600:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8001602:	2301      	movs	r3, #1
 8001604:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001606:	2340      	movs	r3, #64	@ 0x40
 8001608:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800160a:	2302      	movs	r3, #2
 800160c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800160e:	2302      	movs	r3, #2
 8001610:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001612:	2301      	movs	r3, #1
 8001614:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 9;
 8001616:	2309      	movs	r3, #9
 8001618:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 800161a:	2302      	movs	r3, #2
 800161c:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 3;
 800161e:	2303      	movs	r3, #3
 8001620:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001622:	2302      	movs	r3, #2
 8001624:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8001626:	230c      	movs	r3, #12
 8001628:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 800162a:	2302      	movs	r3, #2
 800162c:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 3072;
 800162e:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001632:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001634:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001638:	4618      	mov	r0, r3
 800163a:	f004 fca1 	bl	8005f80 <HAL_RCC_OscConfig>
 800163e:	4603      	mov	r3, r0
 8001640:	2b00      	cmp	r3, #0
 8001642:	d001      	beq.n	8001648 <SystemClock_Config+0xbc>
  {
    Error_Handler();
 8001644:	f000 f854 	bl	80016f0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001648:	233f      	movs	r3, #63	@ 0x3f
 800164a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800164c:	2300      	movs	r3, #0
 800164e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8001650:	2300      	movs	r3, #0
 8001652:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8001654:	2300      	movs	r3, #0
 8001656:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8001658:	2300      	movs	r3, #0
 800165a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 800165c:	2340      	movs	r3, #64	@ 0x40
 800165e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8001660:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001664:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8001666:	2340      	movs	r3, #64	@ 0x40
 8001668:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800166a:	1d3b      	adds	r3, r7, #4
 800166c:	2101      	movs	r1, #1
 800166e:	4618      	mov	r0, r3
 8001670:	f005 f8e0 	bl	8006834 <HAL_RCC_ClockConfig>
 8001674:	4603      	mov	r3, r0
 8001676:	2b00      	cmp	r3, #0
 8001678:	d001      	beq.n	800167e <SystemClock_Config+0xf2>
  {
    Error_Handler();
 800167a:	f000 f839 	bl	80016f0 <Error_Handler>
  }
}
 800167e:	bf00      	nop
 8001680:	3770      	adds	r7, #112	@ 0x70
 8001682:	46bd      	mov	sp, r7
 8001684:	bd80      	pop	{r7, pc}
 8001686:	bf00      	nop
 8001688:	58000400 	.word	0x58000400
 800168c:	58024800 	.word	0x58024800

08001690 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	b0b0      	sub	sp, #192	@ 0xc0
 8001694:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001696:	463b      	mov	r3, r7
 8001698:	22c0      	movs	r2, #192	@ 0xc0
 800169a:	2100      	movs	r1, #0
 800169c:	4618      	mov	r0, r3
 800169e:	f00a faff 	bl	800bca0 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80016a2:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80016a6:	f04f 0300 	mov.w	r3, #0
 80016aa:	e9c7 2300 	strd	r2, r3, [r7]
  PeriphClkInitStruct.PLL2.PLL2M = 1;
 80016ae:	2301      	movs	r3, #1
 80016b0:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLL2.PLL2N = 9;
 80016b2:	2309      	movs	r3, #9
 80016b4:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLL2.PLL2P = 2;
 80016b6:	2302      	movs	r3, #2
 80016b8:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLL2.PLL2Q = 2;
 80016ba:	2302      	movs	r3, #2
 80016bc:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.PLL2.PLL2R = 2;
 80016be:	2302      	movs	r3, #2
 80016c0:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 80016c2:	23c0      	movs	r3, #192	@ 0xc0
 80016c4:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 80016c6:	2320      	movs	r3, #32
 80016c8:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLL2.PLL2FRACN = 3072;
 80016ca:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80016ce:	627b      	str	r3, [r7, #36]	@ 0x24
  PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 80016d0:	2300      	movs	r3, #0
 80016d2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80016d6:	463b      	mov	r3, r7
 80016d8:	4618      	mov	r0, r3
 80016da:	f005 fc37 	bl	8006f4c <HAL_RCCEx_PeriphCLKConfig>
 80016de:	4603      	mov	r3, r0
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d001      	beq.n	80016e8 <PeriphCommonClock_Config+0x58>
  {
    Error_Handler();
 80016e4:	f000 f804 	bl	80016f0 <Error_Handler>
  }
}
 80016e8:	bf00      	nop
 80016ea:	37c0      	adds	r7, #192	@ 0xc0
 80016ec:	46bd      	mov	sp, r7
 80016ee:	bd80      	pop	{r7, pc}

080016f0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80016f0:	b480      	push	{r7}
 80016f2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80016f4:	b672      	cpsid	i
}
 80016f6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80016f8:	bf00      	nop
 80016fa:	e7fd      	b.n	80016f8 <Error_Handler+0x8>

080016fc <MX_QUADSPI_Init>:

QSPI_HandleTypeDef hqspi;

/* QUADSPI init function */
void MX_QUADSPI_Init(void)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	af00      	add	r7, sp, #0
  /* USER CODE END QUADSPI_Init 0 */

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  hqspi.Instance = QUADSPI;
 8001700:	4b12      	ldr	r3, [pc, #72]	@ (800174c <MX_QUADSPI_Init+0x50>)
 8001702:	4a13      	ldr	r2, [pc, #76]	@ (8001750 <MX_QUADSPI_Init+0x54>)
 8001704:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 1;
 8001706:	4b11      	ldr	r3, [pc, #68]	@ (800174c <MX_QUADSPI_Init+0x50>)
 8001708:	2201      	movs	r2, #1
 800170a:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 4;
 800170c:	4b0f      	ldr	r3, [pc, #60]	@ (800174c <MX_QUADSPI_Init+0x50>)
 800170e:	2204      	movs	r2, #4
 8001710:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 8001712:	4b0e      	ldr	r3, [pc, #56]	@ (800174c <MX_QUADSPI_Init+0x50>)
 8001714:	2210      	movs	r2, #16
 8001716:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 26;
 8001718:	4b0c      	ldr	r3, [pc, #48]	@ (800174c <MX_QUADSPI_Init+0x50>)
 800171a:	221a      	movs	r2, #26
 800171c:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 800171e:	4b0b      	ldr	r3, [pc, #44]	@ (800174c <MX_QUADSPI_Init+0x50>)
 8001720:	2200      	movs	r2, #0
 8001722:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8001724:	4b09      	ldr	r3, [pc, #36]	@ (800174c <MX_QUADSPI_Init+0x50>)
 8001726:	2200      	movs	r2, #0
 8001728:	619a      	str	r2, [r3, #24]
  hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 800172a:	4b08      	ldr	r3, [pc, #32]	@ (800174c <MX_QUADSPI_Init+0x50>)
 800172c:	2200      	movs	r2, #0
 800172e:	61da      	str	r2, [r3, #28]
  hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 8001730:	4b06      	ldr	r3, [pc, #24]	@ (800174c <MX_QUADSPI_Init+0x50>)
 8001732:	2200      	movs	r2, #0
 8001734:	621a      	str	r2, [r3, #32]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8001736:	4805      	ldr	r0, [pc, #20]	@ (800174c <MX_QUADSPI_Init+0x50>)
 8001738:	f004 fb68 	bl	8005e0c <HAL_QSPI_Init>
 800173c:	4603      	mov	r3, r0
 800173e:	2b00      	cmp	r3, #0
 8001740:	d001      	beq.n	8001746 <MX_QUADSPI_Init+0x4a>
  {
    Error_Handler();
 8001742:	f7ff ffd5 	bl	80016f0 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 8001746:	bf00      	nop
 8001748:	bd80      	pop	{r7, pc}
 800174a:	bf00      	nop
 800174c:	24000364 	.word	0x24000364
 8001750:	52005000 	.word	0x52005000

08001754 <HAL_QSPI_MspInit>:

void HAL_QSPI_MspInit(QSPI_HandleTypeDef* qspiHandle)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	b0bc      	sub	sp, #240	@ 0xf0
 8001758:	af00      	add	r7, sp, #0
 800175a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800175c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001760:	2200      	movs	r2, #0
 8001762:	601a      	str	r2, [r3, #0]
 8001764:	605a      	str	r2, [r3, #4]
 8001766:	609a      	str	r2, [r3, #8]
 8001768:	60da      	str	r2, [r3, #12]
 800176a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800176c:	f107 0318 	add.w	r3, r7, #24
 8001770:	22c0      	movs	r2, #192	@ 0xc0
 8001772:	2100      	movs	r1, #0
 8001774:	4618      	mov	r0, r3
 8001776:	f00a fa93 	bl	800bca0 <memset>
  if(qspiHandle->Instance==QUADSPI)
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	4a43      	ldr	r2, [pc, #268]	@ (800188c <HAL_QSPI_MspInit+0x138>)
 8001780:	4293      	cmp	r3, r2
 8001782:	d17f      	bne.n	8001884 <HAL_QSPI_MspInit+0x130>

  /* USER CODE END QUADSPI_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_QSPI;
 8001784:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001788:	f04f 0300 	mov.w	r3, #0
 800178c:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.QspiClockSelection = RCC_QSPICLKSOURCE_D1HCLK;
 8001790:	2300      	movs	r3, #0
 8001792:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001794:	f107 0318 	add.w	r3, r7, #24
 8001798:	4618      	mov	r0, r3
 800179a:	f005 fbd7 	bl	8006f4c <HAL_RCCEx_PeriphCLKConfig>
 800179e:	4603      	mov	r3, r0
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d001      	beq.n	80017a8 <HAL_QSPI_MspInit+0x54>
    {
      Error_Handler();
 80017a4:	f7ff ffa4 	bl	80016f0 <Error_Handler>
    }

    /* QUADSPI clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 80017a8:	4b39      	ldr	r3, [pc, #228]	@ (8001890 <HAL_QSPI_MspInit+0x13c>)
 80017aa:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80017ae:	4a38      	ldr	r2, [pc, #224]	@ (8001890 <HAL_QSPI_MspInit+0x13c>)
 80017b0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80017b4:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 80017b8:	4b35      	ldr	r3, [pc, #212]	@ (8001890 <HAL_QSPI_MspInit+0x13c>)
 80017ba:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80017be:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80017c2:	617b      	str	r3, [r7, #20]
 80017c4:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 80017c6:	4b32      	ldr	r3, [pc, #200]	@ (8001890 <HAL_QSPI_MspInit+0x13c>)
 80017c8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80017cc:	4a30      	ldr	r2, [pc, #192]	@ (8001890 <HAL_QSPI_MspInit+0x13c>)
 80017ce:	f043 0320 	orr.w	r3, r3, #32
 80017d2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80017d6:	4b2e      	ldr	r3, [pc, #184]	@ (8001890 <HAL_QSPI_MspInit+0x13c>)
 80017d8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80017dc:	f003 0320 	and.w	r3, r3, #32
 80017e0:	613b      	str	r3, [r7, #16]
 80017e2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80017e4:	4b2a      	ldr	r3, [pc, #168]	@ (8001890 <HAL_QSPI_MspInit+0x13c>)
 80017e6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80017ea:	4a29      	ldr	r2, [pc, #164]	@ (8001890 <HAL_QSPI_MspInit+0x13c>)
 80017ec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80017f0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80017f4:	4b26      	ldr	r3, [pc, #152]	@ (8001890 <HAL_QSPI_MspInit+0x13c>)
 80017f6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80017fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80017fe:	60fb      	str	r3, [r7, #12]
 8001800:	68fb      	ldr	r3, [r7, #12]
    PF8     ------> QUADSPI_BK1_IO0
    PF9     ------> QUADSPI_BK1_IO1
    PF10     ------> QUADSPI_CLK
    PG6     ------> QUADSPI_BK1_NCS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_10;
 8001802:	f44f 6398 	mov.w	r3, #1216	@ 0x4c0
 8001806:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800180a:	2302      	movs	r3, #2
 800180c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001810:	2300      	movs	r3, #0
 8001812:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001816:	2300      	movs	r3, #0
 8001818:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 800181c:	2309      	movs	r3, #9
 800181e:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001822:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001826:	4619      	mov	r1, r3
 8001828:	481a      	ldr	r0, [pc, #104]	@ (8001894 <HAL_QSPI_MspInit+0x140>)
 800182a:	f003 ffb7 	bl	800579c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800182e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001832:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001836:	2302      	movs	r3, #2
 8001838:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800183c:	2300      	movs	r3, #0
 800183e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001842:	2300      	movs	r3, #0
 8001844:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8001848:	230a      	movs	r3, #10
 800184a:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800184e:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001852:	4619      	mov	r1, r3
 8001854:	480f      	ldr	r0, [pc, #60]	@ (8001894 <HAL_QSPI_MspInit+0x140>)
 8001856:	f003 ffa1 	bl	800579c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800185a:	2340      	movs	r3, #64	@ 0x40
 800185c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001860:	2302      	movs	r3, #2
 8001862:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001866:	2300      	movs	r3, #0
 8001868:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800186c:	2300      	movs	r3, #0
 800186e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8001872:	230a      	movs	r3, #10
 8001874:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001878:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800187c:	4619      	mov	r1, r3
 800187e:	4806      	ldr	r0, [pc, #24]	@ (8001898 <HAL_QSPI_MspInit+0x144>)
 8001880:	f003 ff8c 	bl	800579c <HAL_GPIO_Init>

  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }
}
 8001884:	bf00      	nop
 8001886:	37f0      	adds	r7, #240	@ 0xf0
 8001888:	46bd      	mov	sp, r7
 800188a:	bd80      	pop	{r7, pc}
 800188c:	52005000 	.word	0x52005000
 8001890:	58024400 	.word	0x58024400
 8001894:	58021400 	.word	0x58021400
 8001898:	58021800 	.word	0x58021800

0800189c <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
SPI_HandleTypeDef hspi4;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80018a0:	4b27      	ldr	r3, [pc, #156]	@ (8001940 <MX_SPI1_Init+0xa4>)
 80018a2:	4a28      	ldr	r2, [pc, #160]	@ (8001944 <MX_SPI1_Init+0xa8>)
 80018a4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80018a6:	4b26      	ldr	r3, [pc, #152]	@ (8001940 <MX_SPI1_Init+0xa4>)
 80018a8:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80018ac:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80018ae:	4b24      	ldr	r3, [pc, #144]	@ (8001940 <MX_SPI1_Init+0xa4>)
 80018b0:	2200      	movs	r2, #0
 80018b2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 80018b4:	4b22      	ldr	r3, [pc, #136]	@ (8001940 <MX_SPI1_Init+0xa4>)
 80018b6:	2203      	movs	r2, #3
 80018b8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80018ba:	4b21      	ldr	r3, [pc, #132]	@ (8001940 <MX_SPI1_Init+0xa4>)
 80018bc:	2200      	movs	r2, #0
 80018be:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80018c0:	4b1f      	ldr	r3, [pc, #124]	@ (8001940 <MX_SPI1_Init+0xa4>)
 80018c2:	2200      	movs	r2, #0
 80018c4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80018c6:	4b1e      	ldr	r3, [pc, #120]	@ (8001940 <MX_SPI1_Init+0xa4>)
 80018c8:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80018cc:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80018ce:	4b1c      	ldr	r3, [pc, #112]	@ (8001940 <MX_SPI1_Init+0xa4>)
 80018d0:	2200      	movs	r2, #0
 80018d2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80018d4:	4b1a      	ldr	r3, [pc, #104]	@ (8001940 <MX_SPI1_Init+0xa4>)
 80018d6:	2200      	movs	r2, #0
 80018d8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80018da:	4b19      	ldr	r3, [pc, #100]	@ (8001940 <MX_SPI1_Init+0xa4>)
 80018dc:	2200      	movs	r2, #0
 80018de:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80018e0:	4b17      	ldr	r3, [pc, #92]	@ (8001940 <MX_SPI1_Init+0xa4>)
 80018e2:	2200      	movs	r2, #0
 80018e4:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 80018e6:	4b16      	ldr	r3, [pc, #88]	@ (8001940 <MX_SPI1_Init+0xa4>)
 80018e8:	2200      	movs	r2, #0
 80018ea:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80018ec:	4b14      	ldr	r3, [pc, #80]	@ (8001940 <MX_SPI1_Init+0xa4>)
 80018ee:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80018f2:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80018f4:	4b12      	ldr	r3, [pc, #72]	@ (8001940 <MX_SPI1_Init+0xa4>)
 80018f6:	2200      	movs	r2, #0
 80018f8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80018fa:	4b11      	ldr	r3, [pc, #68]	@ (8001940 <MX_SPI1_Init+0xa4>)
 80018fc:	2200      	movs	r2, #0
 80018fe:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001900:	4b0f      	ldr	r3, [pc, #60]	@ (8001940 <MX_SPI1_Init+0xa4>)
 8001902:	2200      	movs	r2, #0
 8001904:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001906:	4b0e      	ldr	r3, [pc, #56]	@ (8001940 <MX_SPI1_Init+0xa4>)
 8001908:	2200      	movs	r2, #0
 800190a:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 800190c:	4b0c      	ldr	r3, [pc, #48]	@ (8001940 <MX_SPI1_Init+0xa4>)
 800190e:	2200      	movs	r2, #0
 8001910:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8001912:	4b0b      	ldr	r3, [pc, #44]	@ (8001940 <MX_SPI1_Init+0xa4>)
 8001914:	2200      	movs	r2, #0
 8001916:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8001918:	4b09      	ldr	r3, [pc, #36]	@ (8001940 <MX_SPI1_Init+0xa4>)
 800191a:	2200      	movs	r2, #0
 800191c:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 800191e:	4b08      	ldr	r3, [pc, #32]	@ (8001940 <MX_SPI1_Init+0xa4>)
 8001920:	2200      	movs	r2, #0
 8001922:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8001924:	4b06      	ldr	r3, [pc, #24]	@ (8001940 <MX_SPI1_Init+0xa4>)
 8001926:	2200      	movs	r2, #0
 8001928:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800192a:	4805      	ldr	r0, [pc, #20]	@ (8001940 <MX_SPI1_Init+0xa4>)
 800192c:	f008 f80c 	bl	8009948 <HAL_SPI_Init>
 8001930:	4603      	mov	r3, r0
 8001932:	2b00      	cmp	r3, #0
 8001934:	d001      	beq.n	800193a <MX_SPI1_Init+0x9e>
  {
    Error_Handler();
 8001936:	f7ff fedb 	bl	80016f0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800193a:	bf00      	nop
 800193c:	bd80      	pop	{r7, pc}
 800193e:	bf00      	nop
 8001940:	240003b0 	.word	0x240003b0
 8001944:	40013000 	.word	0x40013000

08001948 <MX_SPI4_Init>:
/* SPI4 init function */
void MX_SPI4_Init(void)
{
 8001948:	b580      	push	{r7, lr}
 800194a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI4_Init 0 */

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  hspi4.Instance = SPI4;
 800194c:	4b27      	ldr	r3, [pc, #156]	@ (80019ec <MX_SPI4_Init+0xa4>)
 800194e:	4a28      	ldr	r2, [pc, #160]	@ (80019f0 <MX_SPI4_Init+0xa8>)
 8001950:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 8001952:	4b26      	ldr	r3, [pc, #152]	@ (80019ec <MX_SPI4_Init+0xa4>)
 8001954:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001958:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 800195a:	4b24      	ldr	r3, [pc, #144]	@ (80019ec <MX_SPI4_Init+0xa4>)
 800195c:	2200      	movs	r2, #0
 800195e:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_4BIT;
 8001960:	4b22      	ldr	r3, [pc, #136]	@ (80019ec <MX_SPI4_Init+0xa4>)
 8001962:	2203      	movs	r2, #3
 8001964:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001966:	4b21      	ldr	r3, [pc, #132]	@ (80019ec <MX_SPI4_Init+0xa4>)
 8001968:	2200      	movs	r2, #0
 800196a:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 800196c:	4b1f      	ldr	r3, [pc, #124]	@ (80019ec <MX_SPI4_Init+0xa4>)
 800196e:	2200      	movs	r2, #0
 8001970:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 8001972:	4b1e      	ldr	r3, [pc, #120]	@ (80019ec <MX_SPI4_Init+0xa4>)
 8001974:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001978:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800197a:	4b1c      	ldr	r3, [pc, #112]	@ (80019ec <MX_SPI4_Init+0xa4>)
 800197c:	2200      	movs	r2, #0
 800197e:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001980:	4b1a      	ldr	r3, [pc, #104]	@ (80019ec <MX_SPI4_Init+0xa4>)
 8001982:	2200      	movs	r2, #0
 8001984:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 8001986:	4b19      	ldr	r3, [pc, #100]	@ (80019ec <MX_SPI4_Init+0xa4>)
 8001988:	2200      	movs	r2, #0
 800198a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800198c:	4b17      	ldr	r3, [pc, #92]	@ (80019ec <MX_SPI4_Init+0xa4>)
 800198e:	2200      	movs	r2, #0
 8001990:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi4.Init.CRCPolynomial = 0x0;
 8001992:	4b16      	ldr	r3, [pc, #88]	@ (80019ec <MX_SPI4_Init+0xa4>)
 8001994:	2200      	movs	r2, #0
 8001996:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001998:	4b14      	ldr	r3, [pc, #80]	@ (80019ec <MX_SPI4_Init+0xa4>)
 800199a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800199e:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi4.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80019a0:	4b12      	ldr	r3, [pc, #72]	@ (80019ec <MX_SPI4_Init+0xa4>)
 80019a2:	2200      	movs	r2, #0
 80019a4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi4.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80019a6:	4b11      	ldr	r3, [pc, #68]	@ (80019ec <MX_SPI4_Init+0xa4>)
 80019a8:	2200      	movs	r2, #0
 80019aa:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi4.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80019ac:	4b0f      	ldr	r3, [pc, #60]	@ (80019ec <MX_SPI4_Init+0xa4>)
 80019ae:	2200      	movs	r2, #0
 80019b0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi4.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80019b2:	4b0e      	ldr	r3, [pc, #56]	@ (80019ec <MX_SPI4_Init+0xa4>)
 80019b4:	2200      	movs	r2, #0
 80019b6:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi4.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80019b8:	4b0c      	ldr	r3, [pc, #48]	@ (80019ec <MX_SPI4_Init+0xa4>)
 80019ba:	2200      	movs	r2, #0
 80019bc:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi4.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80019be:	4b0b      	ldr	r3, [pc, #44]	@ (80019ec <MX_SPI4_Init+0xa4>)
 80019c0:	2200      	movs	r2, #0
 80019c2:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi4.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80019c4:	4b09      	ldr	r3, [pc, #36]	@ (80019ec <MX_SPI4_Init+0xa4>)
 80019c6:	2200      	movs	r2, #0
 80019c8:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi4.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80019ca:	4b08      	ldr	r3, [pc, #32]	@ (80019ec <MX_SPI4_Init+0xa4>)
 80019cc:	2200      	movs	r2, #0
 80019ce:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi4.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80019d0:	4b06      	ldr	r3, [pc, #24]	@ (80019ec <MX_SPI4_Init+0xa4>)
 80019d2:	2200      	movs	r2, #0
 80019d4:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 80019d6:	4805      	ldr	r0, [pc, #20]	@ (80019ec <MX_SPI4_Init+0xa4>)
 80019d8:	f007 ffb6 	bl	8009948 <HAL_SPI_Init>
 80019dc:	4603      	mov	r3, r0
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d001      	beq.n	80019e6 <MX_SPI4_Init+0x9e>
  {
    Error_Handler();
 80019e2:	f7ff fe85 	bl	80016f0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 80019e6:	bf00      	nop
 80019e8:	bd80      	pop	{r7, pc}
 80019ea:	bf00      	nop
 80019ec:	24000438 	.word	0x24000438
 80019f0:	40013400 	.word	0x40013400

080019f4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b0bc      	sub	sp, #240	@ 0xf0
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019fc:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001a00:	2200      	movs	r2, #0
 8001a02:	601a      	str	r2, [r3, #0]
 8001a04:	605a      	str	r2, [r3, #4]
 8001a06:	609a      	str	r2, [r3, #8]
 8001a08:	60da      	str	r2, [r3, #12]
 8001a0a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001a0c:	f107 0318 	add.w	r3, r7, #24
 8001a10:	22c0      	movs	r2, #192	@ 0xc0
 8001a12:	2100      	movs	r1, #0
 8001a14:	4618      	mov	r0, r3
 8001a16:	f00a f943 	bl	800bca0 <memset>
  if(spiHandle->Instance==SPI1)
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	4a4b      	ldr	r2, [pc, #300]	@ (8001b4c <HAL_SPI_MspInit+0x158>)
 8001a20:	4293      	cmp	r3, r2
 8001a22:	d145      	bne.n	8001ab0 <HAL_SPI_MspInit+0xbc>

  /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 8001a24:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001a28:	f04f 0300 	mov.w	r3, #0
 8001a2c:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8001a30:	2300      	movs	r3, #0
 8001a32:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001a34:	f107 0318 	add.w	r3, r7, #24
 8001a38:	4618      	mov	r0, r3
 8001a3a:	f005 fa87 	bl	8006f4c <HAL_RCCEx_PeriphCLKConfig>
 8001a3e:	4603      	mov	r3, r0
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d001      	beq.n	8001a48 <HAL_SPI_MspInit+0x54>
    {
      Error_Handler();
 8001a44:	f7ff fe54 	bl	80016f0 <Error_Handler>
    }

    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001a48:	4b41      	ldr	r3, [pc, #260]	@ (8001b50 <HAL_SPI_MspInit+0x15c>)
 8001a4a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001a4e:	4a40      	ldr	r2, [pc, #256]	@ (8001b50 <HAL_SPI_MspInit+0x15c>)
 8001a50:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001a54:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001a58:	4b3d      	ldr	r3, [pc, #244]	@ (8001b50 <HAL_SPI_MspInit+0x15c>)
 8001a5a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001a5e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001a62:	617b      	str	r3, [r7, #20]
 8001a64:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a66:	4b3a      	ldr	r3, [pc, #232]	@ (8001b50 <HAL_SPI_MspInit+0x15c>)
 8001a68:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001a6c:	4a38      	ldr	r2, [pc, #224]	@ (8001b50 <HAL_SPI_MspInit+0x15c>)
 8001a6e:	f043 0301 	orr.w	r3, r3, #1
 8001a72:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001a76:	4b36      	ldr	r3, [pc, #216]	@ (8001b50 <HAL_SPI_MspInit+0x15c>)
 8001a78:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001a7c:	f003 0301 	and.w	r3, r3, #1
 8001a80:	613b      	str	r3, [r7, #16]
 8001a82:	693b      	ldr	r3, [r7, #16]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = RADIO_SCK_Pin|RADIO_MISO_Pin|RADIO_MOSI_Pin;
 8001a84:	23e0      	movs	r3, #224	@ 0xe0
 8001a86:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a8a:	2302      	movs	r3, #2
 8001a8c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a90:	2300      	movs	r3, #0
 8001a92:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a96:	2300      	movs	r3, #0
 8001a98:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001a9c:	2305      	movs	r3, #5
 8001a9e:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001aa2:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001aa6:	4619      	mov	r1, r3
 8001aa8:	482a      	ldr	r0, [pc, #168]	@ (8001b54 <HAL_SPI_MspInit+0x160>)
 8001aaa:	f003 fe77 	bl	800579c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }
}
 8001aae:	e049      	b.n	8001b44 <HAL_SPI_MspInit+0x150>
  else if(spiHandle->Instance==SPI4)
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	4a28      	ldr	r2, [pc, #160]	@ (8001b58 <HAL_SPI_MspInit+0x164>)
 8001ab6:	4293      	cmp	r3, r2
 8001ab8:	d144      	bne.n	8001b44 <HAL_SPI_MspInit+0x150>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI4;
 8001aba:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001abe:	f04f 0300 	mov.w	r3, #0
 8001ac2:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Spi45ClockSelection = RCC_SPI45CLKSOURCE_D2PCLK1;
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001aca:	f107 0318 	add.w	r3, r7, #24
 8001ace:	4618      	mov	r0, r3
 8001ad0:	f005 fa3c 	bl	8006f4c <HAL_RCCEx_PeriphCLKConfig>
 8001ad4:	4603      	mov	r3, r0
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d001      	beq.n	8001ade <HAL_SPI_MspInit+0xea>
      Error_Handler();
 8001ada:	f7ff fe09 	bl	80016f0 <Error_Handler>
    __HAL_RCC_SPI4_CLK_ENABLE();
 8001ade:	4b1c      	ldr	r3, [pc, #112]	@ (8001b50 <HAL_SPI_MspInit+0x15c>)
 8001ae0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001ae4:	4a1a      	ldr	r2, [pc, #104]	@ (8001b50 <HAL_SPI_MspInit+0x15c>)
 8001ae6:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001aea:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001aee:	4b18      	ldr	r3, [pc, #96]	@ (8001b50 <HAL_SPI_MspInit+0x15c>)
 8001af0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001af4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001af8:	60fb      	str	r3, [r7, #12]
 8001afa:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001afc:	4b14      	ldr	r3, [pc, #80]	@ (8001b50 <HAL_SPI_MspInit+0x15c>)
 8001afe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001b02:	4a13      	ldr	r2, [pc, #76]	@ (8001b50 <HAL_SPI_MspInit+0x15c>)
 8001b04:	f043 0310 	orr.w	r3, r3, #16
 8001b08:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001b0c:	4b10      	ldr	r3, [pc, #64]	@ (8001b50 <HAL_SPI_MspInit+0x15c>)
 8001b0e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001b12:	f003 0310 	and.w	r3, r3, #16
 8001b16:	60bb      	str	r3, [r7, #8]
 8001b18:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = OBC_SCK_Pin|OBC_MISO_Pin|OBC_MOSI_Pin;
 8001b1a:	2364      	movs	r3, #100	@ 0x64
 8001b1c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b20:	2302      	movs	r3, #2
 8001b22:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b26:	2300      	movs	r3, #0
 8001b28:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8001b32:	2305      	movs	r3, #5
 8001b34:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001b38:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001b3c:	4619      	mov	r1, r3
 8001b3e:	4807      	ldr	r0, [pc, #28]	@ (8001b5c <HAL_SPI_MspInit+0x168>)
 8001b40:	f003 fe2c 	bl	800579c <HAL_GPIO_Init>
}
 8001b44:	bf00      	nop
 8001b46:	37f0      	adds	r7, #240	@ 0xf0
 8001b48:	46bd      	mov	sp, r7
 8001b4a:	bd80      	pop	{r7, pc}
 8001b4c:	40013000 	.word	0x40013000
 8001b50:	58024400 	.word	0x58024400
 8001b54:	58020000 	.word	0x58020000
 8001b58:	40013400 	.word	0x40013400
 8001b5c:	58021000 	.word	0x58021000

08001b60 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b60:	b480      	push	{r7}
 8001b62:	b083      	sub	sp, #12
 8001b64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b66:	4b0a      	ldr	r3, [pc, #40]	@ (8001b90 <HAL_MspInit+0x30>)
 8001b68:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001b6c:	4a08      	ldr	r2, [pc, #32]	@ (8001b90 <HAL_MspInit+0x30>)
 8001b6e:	f043 0302 	orr.w	r3, r3, #2
 8001b72:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001b76:	4b06      	ldr	r3, [pc, #24]	@ (8001b90 <HAL_MspInit+0x30>)
 8001b78:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001b7c:	f003 0302 	and.w	r3, r3, #2
 8001b80:	607b      	str	r3, [r7, #4]
 8001b82:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b84:	bf00      	nop
 8001b86:	370c      	adds	r7, #12
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8e:	4770      	bx	lr
 8001b90:	58024400 	.word	0x58024400

08001b94 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b94:	b480      	push	{r7}
 8001b96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001b98:	bf00      	nop
 8001b9a:	e7fd      	b.n	8001b98 <NMI_Handler+0x4>

08001b9c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b9c:	b480      	push	{r7}
 8001b9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ba0:	bf00      	nop
 8001ba2:	e7fd      	b.n	8001ba0 <HardFault_Handler+0x4>

08001ba4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ba4:	b480      	push	{r7}
 8001ba6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ba8:	bf00      	nop
 8001baa:	e7fd      	b.n	8001ba8 <MemManage_Handler+0x4>

08001bac <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001bac:	b480      	push	{r7}
 8001bae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001bb0:	bf00      	nop
 8001bb2:	e7fd      	b.n	8001bb0 <BusFault_Handler+0x4>

08001bb4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001bb4:	b480      	push	{r7}
 8001bb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001bb8:	bf00      	nop
 8001bba:	e7fd      	b.n	8001bb8 <UsageFault_Handler+0x4>

08001bbc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001bbc:	b480      	push	{r7}
 8001bbe:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001bc0:	bf00      	nop
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc8:	4770      	bx	lr

08001bca <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001bca:	b480      	push	{r7}
 8001bcc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001bce:	bf00      	nop
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd6:	4770      	bx	lr

08001bd8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001bd8:	b480      	push	{r7}
 8001bda:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001bdc:	bf00      	nop
 8001bde:	46bd      	mov	sp, r7
 8001be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be4:	4770      	bx	lr

08001be6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001be6:	b580      	push	{r7, lr}
 8001be8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001bea:	f001 fa93 	bl	8003114 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001bee:	bf00      	nop
 8001bf0:	bd80      	pop	{r7, pc}
	...

08001bf4 <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8001bf8:	4802      	ldr	r0, [pc, #8]	@ (8001c04 <FDCAN1_IT0_IRQHandler+0x10>)
 8001bfa:	f003 f93f 	bl	8004e7c <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 8001bfe:	bf00      	nop
 8001c00:	bd80      	pop	{r7, pc}
 8001c02:	bf00      	nop
 8001c04:	240001c4 	.word	0x240001c4

08001c08 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b086      	sub	sp, #24
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001c10:	4a14      	ldr	r2, [pc, #80]	@ (8001c64 <_sbrk+0x5c>)
 8001c12:	4b15      	ldr	r3, [pc, #84]	@ (8001c68 <_sbrk+0x60>)
 8001c14:	1ad3      	subs	r3, r2, r3
 8001c16:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001c18:	697b      	ldr	r3, [r7, #20]
 8001c1a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001c1c:	4b13      	ldr	r3, [pc, #76]	@ (8001c6c <_sbrk+0x64>)
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d102      	bne.n	8001c2a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001c24:	4b11      	ldr	r3, [pc, #68]	@ (8001c6c <_sbrk+0x64>)
 8001c26:	4a12      	ldr	r2, [pc, #72]	@ (8001c70 <_sbrk+0x68>)
 8001c28:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c2a:	4b10      	ldr	r3, [pc, #64]	@ (8001c6c <_sbrk+0x64>)
 8001c2c:	681a      	ldr	r2, [r3, #0]
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	4413      	add	r3, r2
 8001c32:	693a      	ldr	r2, [r7, #16]
 8001c34:	429a      	cmp	r2, r3
 8001c36:	d207      	bcs.n	8001c48 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001c38:	f00a f83a 	bl	800bcb0 <__errno>
 8001c3c:	4603      	mov	r3, r0
 8001c3e:	220c      	movs	r2, #12
 8001c40:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001c42:	f04f 33ff 	mov.w	r3, #4294967295
 8001c46:	e009      	b.n	8001c5c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001c48:	4b08      	ldr	r3, [pc, #32]	@ (8001c6c <_sbrk+0x64>)
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c4e:	4b07      	ldr	r3, [pc, #28]	@ (8001c6c <_sbrk+0x64>)
 8001c50:	681a      	ldr	r2, [r3, #0]
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	4413      	add	r3, r2
 8001c56:	4a05      	ldr	r2, [pc, #20]	@ (8001c6c <_sbrk+0x64>)
 8001c58:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c5a:	68fb      	ldr	r3, [r7, #12]
}
 8001c5c:	4618      	mov	r0, r3
 8001c5e:	3718      	adds	r7, #24
 8001c60:	46bd      	mov	sp, r7
 8001c62:	bd80      	pop	{r7, pc}
 8001c64:	24080000 	.word	0x24080000
 8001c68:	00000400 	.word	0x00000400
 8001c6c:	240004c0 	.word	0x240004c0
 8001c70:	24000a18 	.word	0x24000a18

08001c74 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001c74:	b480      	push	{r7}
 8001c76:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001c78:	4b43      	ldr	r3, [pc, #268]	@ (8001d88 <SystemInit+0x114>)
 8001c7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001c7e:	4a42      	ldr	r2, [pc, #264]	@ (8001d88 <SystemInit+0x114>)
 8001c80:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001c84:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001c88:	4b40      	ldr	r3, [pc, #256]	@ (8001d8c <SystemInit+0x118>)
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	f003 030f 	and.w	r3, r3, #15
 8001c90:	2b06      	cmp	r3, #6
 8001c92:	d807      	bhi.n	8001ca4 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001c94:	4b3d      	ldr	r3, [pc, #244]	@ (8001d8c <SystemInit+0x118>)
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	f023 030f 	bic.w	r3, r3, #15
 8001c9c:	4a3b      	ldr	r2, [pc, #236]	@ (8001d8c <SystemInit+0x118>)
 8001c9e:	f043 0307 	orr.w	r3, r3, #7
 8001ca2:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8001ca4:	4b3a      	ldr	r3, [pc, #232]	@ (8001d90 <SystemInit+0x11c>)
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	4a39      	ldr	r2, [pc, #228]	@ (8001d90 <SystemInit+0x11c>)
 8001caa:	f043 0301 	orr.w	r3, r3, #1
 8001cae:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001cb0:	4b37      	ldr	r3, [pc, #220]	@ (8001d90 <SystemInit+0x11c>)
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8001cb6:	4b36      	ldr	r3, [pc, #216]	@ (8001d90 <SystemInit+0x11c>)
 8001cb8:	681a      	ldr	r2, [r3, #0]
 8001cba:	4935      	ldr	r1, [pc, #212]	@ (8001d90 <SystemInit+0x11c>)
 8001cbc:	4b35      	ldr	r3, [pc, #212]	@ (8001d94 <SystemInit+0x120>)
 8001cbe:	4013      	ands	r3, r2
 8001cc0:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001cc2:	4b32      	ldr	r3, [pc, #200]	@ (8001d8c <SystemInit+0x118>)
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	f003 0308 	and.w	r3, r3, #8
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d007      	beq.n	8001cde <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001cce:	4b2f      	ldr	r3, [pc, #188]	@ (8001d8c <SystemInit+0x118>)
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	f023 030f 	bic.w	r3, r3, #15
 8001cd6:	4a2d      	ldr	r2, [pc, #180]	@ (8001d8c <SystemInit+0x118>)
 8001cd8:	f043 0307 	orr.w	r3, r3, #7
 8001cdc:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8001cde:	4b2c      	ldr	r3, [pc, #176]	@ (8001d90 <SystemInit+0x11c>)
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8001ce4:	4b2a      	ldr	r3, [pc, #168]	@ (8001d90 <SystemInit+0x11c>)
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8001cea:	4b29      	ldr	r3, [pc, #164]	@ (8001d90 <SystemInit+0x11c>)
 8001cec:	2200      	movs	r2, #0
 8001cee:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8001cf0:	4b27      	ldr	r3, [pc, #156]	@ (8001d90 <SystemInit+0x11c>)
 8001cf2:	4a29      	ldr	r2, [pc, #164]	@ (8001d98 <SystemInit+0x124>)
 8001cf4:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8001cf6:	4b26      	ldr	r3, [pc, #152]	@ (8001d90 <SystemInit+0x11c>)
 8001cf8:	4a28      	ldr	r2, [pc, #160]	@ (8001d9c <SystemInit+0x128>)
 8001cfa:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001cfc:	4b24      	ldr	r3, [pc, #144]	@ (8001d90 <SystemInit+0x11c>)
 8001cfe:	4a28      	ldr	r2, [pc, #160]	@ (8001da0 <SystemInit+0x12c>)
 8001d00:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8001d02:	4b23      	ldr	r3, [pc, #140]	@ (8001d90 <SystemInit+0x11c>)
 8001d04:	2200      	movs	r2, #0
 8001d06:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8001d08:	4b21      	ldr	r3, [pc, #132]	@ (8001d90 <SystemInit+0x11c>)
 8001d0a:	4a25      	ldr	r2, [pc, #148]	@ (8001da0 <SystemInit+0x12c>)
 8001d0c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8001d0e:	4b20      	ldr	r3, [pc, #128]	@ (8001d90 <SystemInit+0x11c>)
 8001d10:	2200      	movs	r2, #0
 8001d12:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001d14:	4b1e      	ldr	r3, [pc, #120]	@ (8001d90 <SystemInit+0x11c>)
 8001d16:	4a22      	ldr	r2, [pc, #136]	@ (8001da0 <SystemInit+0x12c>)
 8001d18:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8001d1a:	4b1d      	ldr	r3, [pc, #116]	@ (8001d90 <SystemInit+0x11c>)
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001d20:	4b1b      	ldr	r3, [pc, #108]	@ (8001d90 <SystemInit+0x11c>)
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	4a1a      	ldr	r2, [pc, #104]	@ (8001d90 <SystemInit+0x11c>)
 8001d26:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001d2a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001d2c:	4b18      	ldr	r3, [pc, #96]	@ (8001d90 <SystemInit+0x11c>)
 8001d2e:	2200      	movs	r2, #0
 8001d30:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8001d32:	4b1c      	ldr	r3, [pc, #112]	@ (8001da4 <SystemInit+0x130>)
 8001d34:	681a      	ldr	r2, [r3, #0]
 8001d36:	4b1c      	ldr	r3, [pc, #112]	@ (8001da8 <SystemInit+0x134>)
 8001d38:	4013      	ands	r3, r2
 8001d3a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001d3e:	d202      	bcs.n	8001d46 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8001d40:	4b1a      	ldr	r3, [pc, #104]	@ (8001dac <SystemInit+0x138>)
 8001d42:	2201      	movs	r2, #1
 8001d44:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8001d46:	4b12      	ldr	r3, [pc, #72]	@ (8001d90 <SystemInit+0x11c>)
 8001d48:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001d4c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d113      	bne.n	8001d7c <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8001d54:	4b0e      	ldr	r3, [pc, #56]	@ (8001d90 <SystemInit+0x11c>)
 8001d56:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001d5a:	4a0d      	ldr	r2, [pc, #52]	@ (8001d90 <SystemInit+0x11c>)
 8001d5c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001d60:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8001d64:	4b12      	ldr	r3, [pc, #72]	@ (8001db0 <SystemInit+0x13c>)
 8001d66:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8001d6a:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8001d6c:	4b08      	ldr	r3, [pc, #32]	@ (8001d90 <SystemInit+0x11c>)
 8001d6e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001d72:	4a07      	ldr	r2, [pc, #28]	@ (8001d90 <SystemInit+0x11c>)
 8001d74:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001d78:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8001d7c:	bf00      	nop
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d84:	4770      	bx	lr
 8001d86:	bf00      	nop
 8001d88:	e000ed00 	.word	0xe000ed00
 8001d8c:	52002000 	.word	0x52002000
 8001d90:	58024400 	.word	0x58024400
 8001d94:	eaf6ed7f 	.word	0xeaf6ed7f
 8001d98:	02020200 	.word	0x02020200
 8001d9c:	01ff0000 	.word	0x01ff0000
 8001da0:	01010280 	.word	0x01010280
 8001da4:	5c001000 	.word	0x5c001000
 8001da8:	ffff0000 	.word	0xffff0000
 8001dac:	51008108 	.word	0x51008108
 8001db0:	52004000 	.word	0x52004000

08001db4 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8001db4:	b480      	push	{r7}
 8001db6:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8001db8:	4b09      	ldr	r3, [pc, #36]	@ (8001de0 <ExitRun0Mode+0x2c>)
 8001dba:	68db      	ldr	r3, [r3, #12]
 8001dbc:	4a08      	ldr	r2, [pc, #32]	@ (8001de0 <ExitRun0Mode+0x2c>)
 8001dbe:	f043 0302 	orr.w	r3, r3, #2
 8001dc2:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8001dc4:	bf00      	nop
 8001dc6:	4b06      	ldr	r3, [pc, #24]	@ (8001de0 <ExitRun0Mode+0x2c>)
 8001dc8:	685b      	ldr	r3, [r3, #4]
 8001dca:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d0f9      	beq.n	8001dc6 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8001dd2:	bf00      	nop
 8001dd4:	bf00      	nop
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ddc:	4770      	bx	lr
 8001dde:	bf00      	nop
 8001de0:	58024800 	.word	0x58024800

08001de4 <MX_UART4_Init>:
UART_HandleTypeDef huart8;
UART_HandleTypeDef huart3;

/* UART4 init function */
void MX_UART4_Init(void)
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8001de8:	4b22      	ldr	r3, [pc, #136]	@ (8001e74 <MX_UART4_Init+0x90>)
 8001dea:	4a23      	ldr	r2, [pc, #140]	@ (8001e78 <MX_UART4_Init+0x94>)
 8001dec:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8001dee:	4b21      	ldr	r3, [pc, #132]	@ (8001e74 <MX_UART4_Init+0x90>)
 8001df0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001df4:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8001df6:	4b1f      	ldr	r3, [pc, #124]	@ (8001e74 <MX_UART4_Init+0x90>)
 8001df8:	2200      	movs	r2, #0
 8001dfa:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8001dfc:	4b1d      	ldr	r3, [pc, #116]	@ (8001e74 <MX_UART4_Init+0x90>)
 8001dfe:	2200      	movs	r2, #0
 8001e00:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8001e02:	4b1c      	ldr	r3, [pc, #112]	@ (8001e74 <MX_UART4_Init+0x90>)
 8001e04:	2200      	movs	r2, #0
 8001e06:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8001e08:	4b1a      	ldr	r3, [pc, #104]	@ (8001e74 <MX_UART4_Init+0x90>)
 8001e0a:	220c      	movs	r2, #12
 8001e0c:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e0e:	4b19      	ldr	r3, [pc, #100]	@ (8001e74 <MX_UART4_Init+0x90>)
 8001e10:	2200      	movs	r2, #0
 8001e12:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e14:	4b17      	ldr	r3, [pc, #92]	@ (8001e74 <MX_UART4_Init+0x90>)
 8001e16:	2200      	movs	r2, #0
 8001e18:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001e1a:	4b16      	ldr	r3, [pc, #88]	@ (8001e74 <MX_UART4_Init+0x90>)
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001e20:	4b14      	ldr	r3, [pc, #80]	@ (8001e74 <MX_UART4_Init+0x90>)
 8001e22:	2200      	movs	r2, #0
 8001e24:	625a      	str	r2, [r3, #36]	@ 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001e26:	4b13      	ldr	r3, [pc, #76]	@ (8001e74 <MX_UART4_Init+0x90>)
 8001e28:	2200      	movs	r2, #0
 8001e2a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8001e2c:	4811      	ldr	r0, [pc, #68]	@ (8001e74 <MX_UART4_Init+0x90>)
 8001e2e:	f008 fcce 	bl	800a7ce <HAL_UART_Init>
 8001e32:	4603      	mov	r3, r0
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d001      	beq.n	8001e3c <MX_UART4_Init+0x58>
  {
    Error_Handler();
 8001e38:	f7ff fc5a 	bl	80016f0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001e3c:	2100      	movs	r1, #0
 8001e3e:	480d      	ldr	r0, [pc, #52]	@ (8001e74 <MX_UART4_Init+0x90>)
 8001e40:	f009 fe2d 	bl	800ba9e <HAL_UARTEx_SetTxFifoThreshold>
 8001e44:	4603      	mov	r3, r0
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d001      	beq.n	8001e4e <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 8001e4a:	f7ff fc51 	bl	80016f0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001e4e:	2100      	movs	r1, #0
 8001e50:	4808      	ldr	r0, [pc, #32]	@ (8001e74 <MX_UART4_Init+0x90>)
 8001e52:	f009 fe62 	bl	800bb1a <HAL_UARTEx_SetRxFifoThreshold>
 8001e56:	4603      	mov	r3, r0
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d001      	beq.n	8001e60 <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 8001e5c:	f7ff fc48 	bl	80016f0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 8001e60:	4804      	ldr	r0, [pc, #16]	@ (8001e74 <MX_UART4_Init+0x90>)
 8001e62:	f009 fde3 	bl	800ba2c <HAL_UARTEx_DisableFifoMode>
 8001e66:	4603      	mov	r3, r0
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d001      	beq.n	8001e70 <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 8001e6c:	f7ff fc40 	bl	80016f0 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8001e70:	bf00      	nop
 8001e72:	bd80      	pop	{r7, pc}
 8001e74:	240004c4 	.word	0x240004c4
 8001e78:	40004c00 	.word	0x40004c00

08001e7c <MX_UART5_Init>:
/* UART5 init function */
void MX_UART5_Init(void)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8001e80:	4b22      	ldr	r3, [pc, #136]	@ (8001f0c <MX_UART5_Init+0x90>)
 8001e82:	4a23      	ldr	r2, [pc, #140]	@ (8001f10 <MX_UART5_Init+0x94>)
 8001e84:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 8001e86:	4b21      	ldr	r3, [pc, #132]	@ (8001f0c <MX_UART5_Init+0x90>)
 8001e88:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001e8c:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8001e8e:	4b1f      	ldr	r3, [pc, #124]	@ (8001f0c <MX_UART5_Init+0x90>)
 8001e90:	2200      	movs	r2, #0
 8001e92:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8001e94:	4b1d      	ldr	r3, [pc, #116]	@ (8001f0c <MX_UART5_Init+0x90>)
 8001e96:	2200      	movs	r2, #0
 8001e98:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8001e9a:	4b1c      	ldr	r3, [pc, #112]	@ (8001f0c <MX_UART5_Init+0x90>)
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8001ea0:	4b1a      	ldr	r3, [pc, #104]	@ (8001f0c <MX_UART5_Init+0x90>)
 8001ea2:	220c      	movs	r2, #12
 8001ea4:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ea6:	4b19      	ldr	r3, [pc, #100]	@ (8001f0c <MX_UART5_Init+0x90>)
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8001eac:	4b17      	ldr	r3, [pc, #92]	@ (8001f0c <MX_UART5_Init+0x90>)
 8001eae:	2200      	movs	r2, #0
 8001eb0:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001eb2:	4b16      	ldr	r3, [pc, #88]	@ (8001f0c <MX_UART5_Init+0x90>)
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	621a      	str	r2, [r3, #32]
  huart5.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001eb8:	4b14      	ldr	r3, [pc, #80]	@ (8001f0c <MX_UART5_Init+0x90>)
 8001eba:	2200      	movs	r2, #0
 8001ebc:	625a      	str	r2, [r3, #36]	@ 0x24
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001ebe:	4b13      	ldr	r3, [pc, #76]	@ (8001f0c <MX_UART5_Init+0x90>)
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8001ec4:	4811      	ldr	r0, [pc, #68]	@ (8001f0c <MX_UART5_Init+0x90>)
 8001ec6:	f008 fc82 	bl	800a7ce <HAL_UART_Init>
 8001eca:	4603      	mov	r3, r0
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d001      	beq.n	8001ed4 <MX_UART5_Init+0x58>
  {
    Error_Handler();
 8001ed0:	f7ff fc0e 	bl	80016f0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart5, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001ed4:	2100      	movs	r1, #0
 8001ed6:	480d      	ldr	r0, [pc, #52]	@ (8001f0c <MX_UART5_Init+0x90>)
 8001ed8:	f009 fde1 	bl	800ba9e <HAL_UARTEx_SetTxFifoThreshold>
 8001edc:	4603      	mov	r3, r0
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d001      	beq.n	8001ee6 <MX_UART5_Init+0x6a>
  {
    Error_Handler();
 8001ee2:	f7ff fc05 	bl	80016f0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart5, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001ee6:	2100      	movs	r1, #0
 8001ee8:	4808      	ldr	r0, [pc, #32]	@ (8001f0c <MX_UART5_Init+0x90>)
 8001eea:	f009 fe16 	bl	800bb1a <HAL_UARTEx_SetRxFifoThreshold>
 8001eee:	4603      	mov	r3, r0
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d001      	beq.n	8001ef8 <MX_UART5_Init+0x7c>
  {
    Error_Handler();
 8001ef4:	f7ff fbfc 	bl	80016f0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart5) != HAL_OK)
 8001ef8:	4804      	ldr	r0, [pc, #16]	@ (8001f0c <MX_UART5_Init+0x90>)
 8001efa:	f009 fd97 	bl	800ba2c <HAL_UARTEx_DisableFifoMode>
 8001efe:	4603      	mov	r3, r0
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d001      	beq.n	8001f08 <MX_UART5_Init+0x8c>
  {
    Error_Handler();
 8001f04:	f7ff fbf4 	bl	80016f0 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8001f08:	bf00      	nop
 8001f0a:	bd80      	pop	{r7, pc}
 8001f0c:	24000558 	.word	0x24000558
 8001f10:	40005000 	.word	0x40005000

08001f14 <MX_UART8_Init>:
/* UART8 init function */
void MX_UART8_Init(void)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	af00      	add	r7, sp, #0
  /* USER CODE END UART8_Init 0 */

  /* USER CODE BEGIN UART8_Init 1 */

  /* USER CODE END UART8_Init 1 */
  huart8.Instance = UART8;
 8001f18:	4b22      	ldr	r3, [pc, #136]	@ (8001fa4 <MX_UART8_Init+0x90>)
 8001f1a:	4a23      	ldr	r2, [pc, #140]	@ (8001fa8 <MX_UART8_Init+0x94>)
 8001f1c:	601a      	str	r2, [r3, #0]
  huart8.Init.BaudRate = 115200;
 8001f1e:	4b21      	ldr	r3, [pc, #132]	@ (8001fa4 <MX_UART8_Init+0x90>)
 8001f20:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001f24:	605a      	str	r2, [r3, #4]
  huart8.Init.WordLength = UART_WORDLENGTH_8B;
 8001f26:	4b1f      	ldr	r3, [pc, #124]	@ (8001fa4 <MX_UART8_Init+0x90>)
 8001f28:	2200      	movs	r2, #0
 8001f2a:	609a      	str	r2, [r3, #8]
  huart8.Init.StopBits = UART_STOPBITS_1;
 8001f2c:	4b1d      	ldr	r3, [pc, #116]	@ (8001fa4 <MX_UART8_Init+0x90>)
 8001f2e:	2200      	movs	r2, #0
 8001f30:	60da      	str	r2, [r3, #12]
  huart8.Init.Parity = UART_PARITY_NONE;
 8001f32:	4b1c      	ldr	r3, [pc, #112]	@ (8001fa4 <MX_UART8_Init+0x90>)
 8001f34:	2200      	movs	r2, #0
 8001f36:	611a      	str	r2, [r3, #16]
  huart8.Init.Mode = UART_MODE_TX_RX;
 8001f38:	4b1a      	ldr	r3, [pc, #104]	@ (8001fa4 <MX_UART8_Init+0x90>)
 8001f3a:	220c      	movs	r2, #12
 8001f3c:	615a      	str	r2, [r3, #20]
  huart8.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f3e:	4b19      	ldr	r3, [pc, #100]	@ (8001fa4 <MX_UART8_Init+0x90>)
 8001f40:	2200      	movs	r2, #0
 8001f42:	619a      	str	r2, [r3, #24]
  huart8.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f44:	4b17      	ldr	r3, [pc, #92]	@ (8001fa4 <MX_UART8_Init+0x90>)
 8001f46:	2200      	movs	r2, #0
 8001f48:	61da      	str	r2, [r3, #28]
  huart8.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001f4a:	4b16      	ldr	r3, [pc, #88]	@ (8001fa4 <MX_UART8_Init+0x90>)
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	621a      	str	r2, [r3, #32]
  huart8.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001f50:	4b14      	ldr	r3, [pc, #80]	@ (8001fa4 <MX_UART8_Init+0x90>)
 8001f52:	2200      	movs	r2, #0
 8001f54:	625a      	str	r2, [r3, #36]	@ 0x24
  huart8.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001f56:	4b13      	ldr	r3, [pc, #76]	@ (8001fa4 <MX_UART8_Init+0x90>)
 8001f58:	2200      	movs	r2, #0
 8001f5a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart8) != HAL_OK)
 8001f5c:	4811      	ldr	r0, [pc, #68]	@ (8001fa4 <MX_UART8_Init+0x90>)
 8001f5e:	f008 fc36 	bl	800a7ce <HAL_UART_Init>
 8001f62:	4603      	mov	r3, r0
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d001      	beq.n	8001f6c <MX_UART8_Init+0x58>
  {
    Error_Handler();
 8001f68:	f7ff fbc2 	bl	80016f0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart8, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001f6c:	2100      	movs	r1, #0
 8001f6e:	480d      	ldr	r0, [pc, #52]	@ (8001fa4 <MX_UART8_Init+0x90>)
 8001f70:	f009 fd95 	bl	800ba9e <HAL_UARTEx_SetTxFifoThreshold>
 8001f74:	4603      	mov	r3, r0
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d001      	beq.n	8001f7e <MX_UART8_Init+0x6a>
  {
    Error_Handler();
 8001f7a:	f7ff fbb9 	bl	80016f0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart8, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001f7e:	2100      	movs	r1, #0
 8001f80:	4808      	ldr	r0, [pc, #32]	@ (8001fa4 <MX_UART8_Init+0x90>)
 8001f82:	f009 fdca 	bl	800bb1a <HAL_UARTEx_SetRxFifoThreshold>
 8001f86:	4603      	mov	r3, r0
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d001      	beq.n	8001f90 <MX_UART8_Init+0x7c>
  {
    Error_Handler();
 8001f8c:	f7ff fbb0 	bl	80016f0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart8) != HAL_OK)
 8001f90:	4804      	ldr	r0, [pc, #16]	@ (8001fa4 <MX_UART8_Init+0x90>)
 8001f92:	f009 fd4b 	bl	800ba2c <HAL_UARTEx_DisableFifoMode>
 8001f96:	4603      	mov	r3, r0
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d001      	beq.n	8001fa0 <MX_UART8_Init+0x8c>
  {
    Error_Handler();
 8001f9c:	f7ff fba8 	bl	80016f0 <Error_Handler>
  }
  /* USER CODE BEGIN UART8_Init 2 */

  /* USER CODE END UART8_Init 2 */

}
 8001fa0:	bf00      	nop
 8001fa2:	bd80      	pop	{r7, pc}
 8001fa4:	240005ec 	.word	0x240005ec
 8001fa8:	40007c00 	.word	0x40007c00

08001fac <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001fb0:	4b22      	ldr	r3, [pc, #136]	@ (800203c <MX_USART3_UART_Init+0x90>)
 8001fb2:	4a23      	ldr	r2, [pc, #140]	@ (8002040 <MX_USART3_UART_Init+0x94>)
 8001fb4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001fb6:	4b21      	ldr	r3, [pc, #132]	@ (800203c <MX_USART3_UART_Init+0x90>)
 8001fb8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001fbc:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001fbe:	4b1f      	ldr	r3, [pc, #124]	@ (800203c <MX_USART3_UART_Init+0x90>)
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001fc4:	4b1d      	ldr	r3, [pc, #116]	@ (800203c <MX_USART3_UART_Init+0x90>)
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001fca:	4b1c      	ldr	r3, [pc, #112]	@ (800203c <MX_USART3_UART_Init+0x90>)
 8001fcc:	2200      	movs	r2, #0
 8001fce:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001fd0:	4b1a      	ldr	r3, [pc, #104]	@ (800203c <MX_USART3_UART_Init+0x90>)
 8001fd2:	220c      	movs	r2, #12
 8001fd4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001fd6:	4b19      	ldr	r3, [pc, #100]	@ (800203c <MX_USART3_UART_Init+0x90>)
 8001fd8:	2200      	movs	r2, #0
 8001fda:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001fdc:	4b17      	ldr	r3, [pc, #92]	@ (800203c <MX_USART3_UART_Init+0x90>)
 8001fde:	2200      	movs	r2, #0
 8001fe0:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001fe2:	4b16      	ldr	r3, [pc, #88]	@ (800203c <MX_USART3_UART_Init+0x90>)
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001fe8:	4b14      	ldr	r3, [pc, #80]	@ (800203c <MX_USART3_UART_Init+0x90>)
 8001fea:	2200      	movs	r2, #0
 8001fec:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001fee:	4b13      	ldr	r3, [pc, #76]	@ (800203c <MX_USART3_UART_Init+0x90>)
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001ff4:	4811      	ldr	r0, [pc, #68]	@ (800203c <MX_USART3_UART_Init+0x90>)
 8001ff6:	f008 fbea 	bl	800a7ce <HAL_UART_Init>
 8001ffa:	4603      	mov	r3, r0
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d001      	beq.n	8002004 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8002000:	f7ff fb76 	bl	80016f0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002004:	2100      	movs	r1, #0
 8002006:	480d      	ldr	r0, [pc, #52]	@ (800203c <MX_USART3_UART_Init+0x90>)
 8002008:	f009 fd49 	bl	800ba9e <HAL_UARTEx_SetTxFifoThreshold>
 800200c:	4603      	mov	r3, r0
 800200e:	2b00      	cmp	r3, #0
 8002010:	d001      	beq.n	8002016 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8002012:	f7ff fb6d 	bl	80016f0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002016:	2100      	movs	r1, #0
 8002018:	4808      	ldr	r0, [pc, #32]	@ (800203c <MX_USART3_UART_Init+0x90>)
 800201a:	f009 fd7e 	bl	800bb1a <HAL_UARTEx_SetRxFifoThreshold>
 800201e:	4603      	mov	r3, r0
 8002020:	2b00      	cmp	r3, #0
 8002022:	d001      	beq.n	8002028 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8002024:	f7ff fb64 	bl	80016f0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8002028:	4804      	ldr	r0, [pc, #16]	@ (800203c <MX_USART3_UART_Init+0x90>)
 800202a:	f009 fcff 	bl	800ba2c <HAL_UARTEx_DisableFifoMode>
 800202e:	4603      	mov	r3, r0
 8002030:	2b00      	cmp	r3, #0
 8002032:	d001      	beq.n	8002038 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8002034:	f7ff fb5c 	bl	80016f0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002038:	bf00      	nop
 800203a:	bd80      	pop	{r7, pc}
 800203c:	24000680 	.word	0x24000680
 8002040:	40004800 	.word	0x40004800

08002044 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002044:	b580      	push	{r7, lr}
 8002046:	b0c0      	sub	sp, #256	@ 0x100
 8002048:	af00      	add	r7, sp, #0
 800204a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800204c:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 8002050:	2200      	movs	r2, #0
 8002052:	601a      	str	r2, [r3, #0]
 8002054:	605a      	str	r2, [r3, #4]
 8002056:	609a      	str	r2, [r3, #8]
 8002058:	60da      	str	r2, [r3, #12]
 800205a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800205c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002060:	22c0      	movs	r2, #192	@ 0xc0
 8002062:	2100      	movs	r1, #0
 8002064:	4618      	mov	r0, r3
 8002066:	f009 fe1b 	bl	800bca0 <memset>
  if(uartHandle->Instance==UART4)
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	4a99      	ldr	r2, [pc, #612]	@ (80022d4 <HAL_UART_MspInit+0x290>)
 8002070:	4293      	cmp	r3, r2
 8002072:	d146      	bne.n	8002102 <HAL_UART_MspInit+0xbe>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8002074:	f04f 0202 	mov.w	r2, #2
 8002078:	f04f 0300 	mov.w	r3, #0
 800207c:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8002080:	2300      	movs	r3, #0
 8002082:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002086:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800208a:	4618      	mov	r0, r3
 800208c:	f004 ff5e 	bl	8006f4c <HAL_RCCEx_PeriphCLKConfig>
 8002090:	4603      	mov	r3, r0
 8002092:	2b00      	cmp	r3, #0
 8002094:	d001      	beq.n	800209a <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8002096:	f7ff fb2b 	bl	80016f0 <Error_Handler>
    }

    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 800209a:	4b8f      	ldr	r3, [pc, #572]	@ (80022d8 <HAL_UART_MspInit+0x294>)
 800209c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80020a0:	4a8d      	ldr	r2, [pc, #564]	@ (80022d8 <HAL_UART_MspInit+0x294>)
 80020a2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80020a6:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80020aa:	4b8b      	ldr	r3, [pc, #556]	@ (80022d8 <HAL_UART_MspInit+0x294>)
 80020ac:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80020b0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80020b4:	627b      	str	r3, [r7, #36]	@ 0x24
 80020b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020b8:	4b87      	ldr	r3, [pc, #540]	@ (80022d8 <HAL_UART_MspInit+0x294>)
 80020ba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80020be:	4a86      	ldr	r2, [pc, #536]	@ (80022d8 <HAL_UART_MspInit+0x294>)
 80020c0:	f043 0301 	orr.w	r3, r3, #1
 80020c4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80020c8:	4b83      	ldr	r3, [pc, #524]	@ (80022d8 <HAL_UART_MspInit+0x294>)
 80020ca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80020ce:	f003 0301 	and.w	r3, r3, #1
 80020d2:	623b      	str	r3, [r7, #32]
 80020d4:	6a3b      	ldr	r3, [r7, #32]
    /**UART4 GPIO Configuration
    PA0     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = ADCS_TX_Pin|ADCS_RX_Pin;
 80020d6:	2303      	movs	r3, #3
 80020d8:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020dc:	2302      	movs	r3, #2
 80020de:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020e2:	2300      	movs	r3, #0
 80020e4:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020e8:	2300      	movs	r3, #0
 80020ea:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80020ee:	2308      	movs	r3, #8
 80020f0:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020f4:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 80020f8:	4619      	mov	r1, r3
 80020fa:	4878      	ldr	r0, [pc, #480]	@ (80022dc <HAL_UART_MspInit+0x298>)
 80020fc:	f003 fb4e 	bl	800579c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8002100:	e0e3      	b.n	80022ca <HAL_UART_MspInit+0x286>
  else if(uartHandle->Instance==UART5)
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	4a76      	ldr	r2, [pc, #472]	@ (80022e0 <HAL_UART_MspInit+0x29c>)
 8002108:	4293      	cmp	r3, r2
 800210a:	d146      	bne.n	800219a <HAL_UART_MspInit+0x156>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART5;
 800210c:	f04f 0202 	mov.w	r2, #2
 8002110:	f04f 0300 	mov.w	r3, #0
 8002114:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8002118:	2300      	movs	r3, #0
 800211a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800211e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002122:	4618      	mov	r0, r3
 8002124:	f004 ff12 	bl	8006f4c <HAL_RCCEx_PeriphCLKConfig>
 8002128:	4603      	mov	r3, r0
 800212a:	2b00      	cmp	r3, #0
 800212c:	d001      	beq.n	8002132 <HAL_UART_MspInit+0xee>
      Error_Handler();
 800212e:	f7ff fadf 	bl	80016f0 <Error_Handler>
    __HAL_RCC_UART5_CLK_ENABLE();
 8002132:	4b69      	ldr	r3, [pc, #420]	@ (80022d8 <HAL_UART_MspInit+0x294>)
 8002134:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002138:	4a67      	ldr	r2, [pc, #412]	@ (80022d8 <HAL_UART_MspInit+0x294>)
 800213a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800213e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002142:	4b65      	ldr	r3, [pc, #404]	@ (80022d8 <HAL_UART_MspInit+0x294>)
 8002144:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002148:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800214c:	61fb      	str	r3, [r7, #28]
 800214e:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002150:	4b61      	ldr	r3, [pc, #388]	@ (80022d8 <HAL_UART_MspInit+0x294>)
 8002152:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002156:	4a60      	ldr	r2, [pc, #384]	@ (80022d8 <HAL_UART_MspInit+0x294>)
 8002158:	f043 0302 	orr.w	r3, r3, #2
 800215c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002160:	4b5d      	ldr	r3, [pc, #372]	@ (80022d8 <HAL_UART_MspInit+0x294>)
 8002162:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002166:	f003 0302 	and.w	r3, r3, #2
 800216a:	61bb      	str	r3, [r7, #24]
 800216c:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = DEBUG_UART_RX_Pin|DEBUG_UART_TX_Pin;
 800216e:	2360      	movs	r3, #96	@ 0x60
 8002170:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002174:	2302      	movs	r3, #2
 8002176:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800217a:	2300      	movs	r3, #0
 800217c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002180:	2300      	movs	r3, #0
 8002182:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF14_UART5;
 8002186:	230e      	movs	r3, #14
 8002188:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800218c:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 8002190:	4619      	mov	r1, r3
 8002192:	4854      	ldr	r0, [pc, #336]	@ (80022e4 <HAL_UART_MspInit+0x2a0>)
 8002194:	f003 fb02 	bl	800579c <HAL_GPIO_Init>
}
 8002198:	e097      	b.n	80022ca <HAL_UART_MspInit+0x286>
  else if(uartHandle->Instance==UART8)
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	4a52      	ldr	r2, [pc, #328]	@ (80022e8 <HAL_UART_MspInit+0x2a4>)
 80021a0:	4293      	cmp	r3, r2
 80021a2:	d146      	bne.n	8002232 <HAL_UART_MspInit+0x1ee>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART8;
 80021a4:	f04f 0202 	mov.w	r2, #2
 80021a8:	f04f 0300 	mov.w	r3, #0
 80021ac:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 80021b0:	2300      	movs	r3, #0
 80021b2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80021b6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80021ba:	4618      	mov	r0, r3
 80021bc:	f004 fec6 	bl	8006f4c <HAL_RCCEx_PeriphCLKConfig>
 80021c0:	4603      	mov	r3, r0
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d001      	beq.n	80021ca <HAL_UART_MspInit+0x186>
      Error_Handler();
 80021c6:	f7ff fa93 	bl	80016f0 <Error_Handler>
    __HAL_RCC_UART8_CLK_ENABLE();
 80021ca:	4b43      	ldr	r3, [pc, #268]	@ (80022d8 <HAL_UART_MspInit+0x294>)
 80021cc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80021d0:	4a41      	ldr	r2, [pc, #260]	@ (80022d8 <HAL_UART_MspInit+0x294>)
 80021d2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80021d6:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80021da:	4b3f      	ldr	r3, [pc, #252]	@ (80022d8 <HAL_UART_MspInit+0x294>)
 80021dc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80021e0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80021e4:	617b      	str	r3, [r7, #20]
 80021e6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80021e8:	4b3b      	ldr	r3, [pc, #236]	@ (80022d8 <HAL_UART_MspInit+0x294>)
 80021ea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80021ee:	4a3a      	ldr	r2, [pc, #232]	@ (80022d8 <HAL_UART_MspInit+0x294>)
 80021f0:	f043 0310 	orr.w	r3, r3, #16
 80021f4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80021f8:	4b37      	ldr	r3, [pc, #220]	@ (80022d8 <HAL_UART_MspInit+0x294>)
 80021fa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80021fe:	f003 0310 	and.w	r3, r3, #16
 8002202:	613b      	str	r3, [r7, #16]
 8002204:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = CAM_RX_Pin|CAM_TX_Pin;
 8002206:	2303      	movs	r3, #3
 8002208:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800220c:	2302      	movs	r3, #2
 800220e:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002212:	2300      	movs	r3, #0
 8002214:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002218:	2300      	movs	r3, #0
 800221a:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART8;
 800221e:	2308      	movs	r3, #8
 8002220:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002224:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 8002228:	4619      	mov	r1, r3
 800222a:	4830      	ldr	r0, [pc, #192]	@ (80022ec <HAL_UART_MspInit+0x2a8>)
 800222c:	f003 fab6 	bl	800579c <HAL_GPIO_Init>
}
 8002230:	e04b      	b.n	80022ca <HAL_UART_MspInit+0x286>
  else if(uartHandle->Instance==USART3)
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	4a2e      	ldr	r2, [pc, #184]	@ (80022f0 <HAL_UART_MspInit+0x2ac>)
 8002238:	4293      	cmp	r3, r2
 800223a:	d146      	bne.n	80022ca <HAL_UART_MspInit+0x286>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800223c:	f04f 0202 	mov.w	r2, #2
 8002240:	f04f 0300 	mov.w	r3, #0
 8002244:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8002248:	2300      	movs	r3, #0
 800224a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800224e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002252:	4618      	mov	r0, r3
 8002254:	f004 fe7a 	bl	8006f4c <HAL_RCCEx_PeriphCLKConfig>
 8002258:	4603      	mov	r3, r0
 800225a:	2b00      	cmp	r3, #0
 800225c:	d001      	beq.n	8002262 <HAL_UART_MspInit+0x21e>
      Error_Handler();
 800225e:	f7ff fa47 	bl	80016f0 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002262:	4b1d      	ldr	r3, [pc, #116]	@ (80022d8 <HAL_UART_MspInit+0x294>)
 8002264:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002268:	4a1b      	ldr	r2, [pc, #108]	@ (80022d8 <HAL_UART_MspInit+0x294>)
 800226a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800226e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002272:	4b19      	ldr	r3, [pc, #100]	@ (80022d8 <HAL_UART_MspInit+0x294>)
 8002274:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002278:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800227c:	60fb      	str	r3, [r7, #12]
 800227e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002280:	4b15      	ldr	r3, [pc, #84]	@ (80022d8 <HAL_UART_MspInit+0x294>)
 8002282:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002286:	4a14      	ldr	r2, [pc, #80]	@ (80022d8 <HAL_UART_MspInit+0x294>)
 8002288:	f043 0308 	orr.w	r3, r3, #8
 800228c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002290:	4b11      	ldr	r3, [pc, #68]	@ (80022d8 <HAL_UART_MspInit+0x294>)
 8002292:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002296:	f003 0308 	and.w	r3, r3, #8
 800229a:	60bb      	str	r3, [r7, #8]
 800229c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = PAY_TX_Pin|PAY_RX_Pin;
 800229e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80022a2:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022a6:	2302      	movs	r3, #2
 80022a8:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022ac:	2300      	movs	r3, #0
 80022ae:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022b2:	2300      	movs	r3, #0
 80022b4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80022b8:	2307      	movs	r3, #7
 80022ba:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80022be:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 80022c2:	4619      	mov	r1, r3
 80022c4:	480b      	ldr	r0, [pc, #44]	@ (80022f4 <HAL_UART_MspInit+0x2b0>)
 80022c6:	f003 fa69 	bl	800579c <HAL_GPIO_Init>
}
 80022ca:	bf00      	nop
 80022cc:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80022d0:	46bd      	mov	sp, r7
 80022d2:	bd80      	pop	{r7, pc}
 80022d4:	40004c00 	.word	0x40004c00
 80022d8:	58024400 	.word	0x58024400
 80022dc:	58020000 	.word	0x58020000
 80022e0:	40005000 	.word	0x40005000
 80022e4:	58020400 	.word	0x58020400
 80022e8:	40007c00 	.word	0x40007c00
 80022ec:	58021000 	.word	0x58021000
 80022f0:	40004800 	.word	0x40004800
 80022f4:	58020c00 	.word	0x58020c00

080022f8 <BMI088_Init>:
 *
 */
uint8_t BMI088_Init(BMI088 *imu,
				 SPI_HandleTypeDef *spiHandle,
				 GPIO_TypeDef *csAccPinBank, uint16_t csAccPin,
				 GPIO_TypeDef *csGyrPinBank, uint16_t csGyrPin) {
 80022f8:	b580      	push	{r7, lr}
 80022fa:	b086      	sub	sp, #24
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	60f8      	str	r0, [r7, #12]
 8002300:	60b9      	str	r1, [r7, #8]
 8002302:	607a      	str	r2, [r7, #4]
 8002304:	807b      	strh	r3, [r7, #2]

	/* Store interface parameters in struct */
	imu->spiHandle 		= spiHandle;
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	68ba      	ldr	r2, [r7, #8]
 800230a:	601a      	str	r2, [r3, #0]
	imu->csAccPinBank 	= csAccPinBank;
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	687a      	ldr	r2, [r7, #4]
 8002310:	605a      	str	r2, [r3, #4]
	imu->csAccPin 		= csAccPin;
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	887a      	ldrh	r2, [r7, #2]
 8002316:	819a      	strh	r2, [r3, #12]
	imu->csGyrPinBank 	= csGyrPinBank;
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	6a3a      	ldr	r2, [r7, #32]
 800231c:	609a      	str	r2, [r3, #8]
	imu->csGyrPin 		= csGyrPin;
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002322:	81da      	strh	r2, [r3, #14]

	/* Clear DMA flags */
	imu->readingAcc = 0;
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	2200      	movs	r2, #0
 8002328:	741a      	strb	r2, [r3, #16]
	imu->readingGyr = 0;
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	2200      	movs	r2, #0
 800232e:	745a      	strb	r2, [r3, #17]

	uint8_t status = 0;
 8002330:	2300      	movs	r3, #0
 8002332:	75fb      	strb	r3, [r7, #23]
	 * ACCELEROMETER
	 *
	 */

	/* Accelerometer requires rising edge on CSB at start-up to activate SPI */
	HAL_GPIO_WritePin(imu->csAccPinBank, imu->csAccPin, GPIO_PIN_RESET);
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	6858      	ldr	r0, [r3, #4]
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	899b      	ldrh	r3, [r3, #12]
 800233c:	2200      	movs	r2, #0
 800233e:	4619      	mov	r1, r3
 8002340:	f003 fbdc 	bl	8005afc <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8002344:	2001      	movs	r0, #1
 8002346:	f000 ff05 	bl	8003154 <HAL_Delay>
	HAL_GPIO_WritePin(imu->csAccPinBank, imu->csAccPin, GPIO_PIN_SET);
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	6858      	ldr	r0, [r3, #4]
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	899b      	ldrh	r3, [r3, #12]
 8002352:	2201      	movs	r2, #1
 8002354:	4619      	mov	r1, r3
 8002356:	f003 fbd1 	bl	8005afc <HAL_GPIO_WritePin>
	HAL_Delay(50);
 800235a:	2032      	movs	r0, #50	@ 0x32
 800235c:	f000 fefa 	bl	8003154 <HAL_Delay>

	/* Perform accelerometer soft reset */
	status += BMI088_WriteAccRegister(imu, BMI_ACC_SOFTRESET, 0xB6);
 8002360:	22b6      	movs	r2, #182	@ 0xb6
 8002362:	217e      	movs	r1, #126	@ 0x7e
 8002364:	68f8      	ldr	r0, [r7, #12]
 8002366:	f000 f954 	bl	8002612 <BMI088_WriteAccRegister>
 800236a:	4603      	mov	r3, r0
 800236c:	461a      	mov	r2, r3
 800236e:	7dfb      	ldrb	r3, [r7, #23]
 8002370:	4413      	add	r3, r2
 8002372:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(50);
 8002374:	2032      	movs	r0, #50	@ 0x32
 8002376:	f000 feed 	bl	8003154 <HAL_Delay>

	/* Check chip ID */
	uint8_t chipID;
	status += BMI088_ReadAccRegister(imu, BMI_ACC_CHIP_ID, &chipID);
 800237a:	f107 0316 	add.w	r3, r7, #22
 800237e:	461a      	mov	r2, r3
 8002380:	2100      	movs	r1, #0
 8002382:	68f8      	ldr	r0, [r7, #12]
 8002384:	f000 f8d0 	bl	8002528 <BMI088_ReadAccRegister>
 8002388:	4603      	mov	r3, r0
 800238a:	461a      	mov	r2, r3
 800238c:	7dfb      	ldrb	r3, [r7, #23]
 800238e:	4413      	add	r3, r2
 8002390:	75fb      	strb	r3, [r7, #23]
	if (chipID != 0x1E) {

	//	return 0;

	}
	HAL_Delay(10);
 8002392:	200a      	movs	r0, #10
 8002394:	f000 fede 	bl	8003154 <HAL_Delay>

	/* Configure accelerometer  */
	status += BMI088_WriteAccRegister(imu, BMI_ACC_CONF, 0xA8); /* (no oversampling, ODR = 100 Hz, BW = 40 Hz) */
 8002398:	22a8      	movs	r2, #168	@ 0xa8
 800239a:	2140      	movs	r1, #64	@ 0x40
 800239c:	68f8      	ldr	r0, [r7, #12]
 800239e:	f000 f938 	bl	8002612 <BMI088_WriteAccRegister>
 80023a2:	4603      	mov	r3, r0
 80023a4:	461a      	mov	r2, r3
 80023a6:	7dfb      	ldrb	r3, [r7, #23]
 80023a8:	4413      	add	r3, r2
 80023aa:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 80023ac:	200a      	movs	r0, #10
 80023ae:	f000 fed1 	bl	8003154 <HAL_Delay>

	status += BMI088_WriteAccRegister(imu, BMI_ACC_RANGE, 0x00); /* +- 3g range */
 80023b2:	2200      	movs	r2, #0
 80023b4:	2141      	movs	r1, #65	@ 0x41
 80023b6:	68f8      	ldr	r0, [r7, #12]
 80023b8:	f000 f92b 	bl	8002612 <BMI088_WriteAccRegister>
 80023bc:	4603      	mov	r3, r0
 80023be:	461a      	mov	r2, r3
 80023c0:	7dfb      	ldrb	r3, [r7, #23]
 80023c2:	4413      	add	r3, r2
 80023c4:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 80023c6:	200a      	movs	r0, #10
 80023c8:	f000 fec4 	bl	8003154 <HAL_Delay>

	/* Enable accelerometer data ready interrupt */
	status += BMI088_WriteAccRegister(imu, BMI_INT1_IO_CONF, 0x0A); /* INT1 = push-pull output, active high */
 80023cc:	220a      	movs	r2, #10
 80023ce:	2153      	movs	r1, #83	@ 0x53
 80023d0:	68f8      	ldr	r0, [r7, #12]
 80023d2:	f000 f91e 	bl	8002612 <BMI088_WriteAccRegister>
 80023d6:	4603      	mov	r3, r0
 80023d8:	461a      	mov	r2, r3
 80023da:	7dfb      	ldrb	r3, [r7, #23]
 80023dc:	4413      	add	r3, r2
 80023de:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 80023e0:	200a      	movs	r0, #10
 80023e2:	f000 feb7 	bl	8003154 <HAL_Delay>

	status += BMI088_WriteAccRegister(imu, BMI_INT1_INT2_MAP_DATA, 0x04);
 80023e6:	2204      	movs	r2, #4
 80023e8:	2158      	movs	r1, #88	@ 0x58
 80023ea:	68f8      	ldr	r0, [r7, #12]
 80023ec:	f000 f911 	bl	8002612 <BMI088_WriteAccRegister>
 80023f0:	4603      	mov	r3, r0
 80023f2:	461a      	mov	r2, r3
 80023f4:	7dfb      	ldrb	r3, [r7, #23]
 80023f6:	4413      	add	r3, r2
 80023f8:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 80023fa:	200a      	movs	r0, #10
 80023fc:	f000 feaa 	bl	8003154 <HAL_Delay>

	/* Put accelerometer into active mode */
	status += BMI088_WriteAccRegister(imu, BMI_ACC_PWR_CONF, 0x00);
 8002400:	2200      	movs	r2, #0
 8002402:	217c      	movs	r1, #124	@ 0x7c
 8002404:	68f8      	ldr	r0, [r7, #12]
 8002406:	f000 f904 	bl	8002612 <BMI088_WriteAccRegister>
 800240a:	4603      	mov	r3, r0
 800240c:	461a      	mov	r2, r3
 800240e:	7dfb      	ldrb	r3, [r7, #23]
 8002410:	4413      	add	r3, r2
 8002412:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 8002414:	200a      	movs	r0, #10
 8002416:	f000 fe9d 	bl	8003154 <HAL_Delay>

	/* Turn accelerometer on */
	status += BMI088_WriteAccRegister(imu, BMI_ACC_PWR_CTRL, 0x04);
 800241a:	2204      	movs	r2, #4
 800241c:	217d      	movs	r1, #125	@ 0x7d
 800241e:	68f8      	ldr	r0, [r7, #12]
 8002420:	f000 f8f7 	bl	8002612 <BMI088_WriteAccRegister>
 8002424:	4603      	mov	r3, r0
 8002426:	461a      	mov	r2, r3
 8002428:	7dfb      	ldrb	r3, [r7, #23]
 800242a:	4413      	add	r3, r2
 800242c:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 800242e:	200a      	movs	r0, #10
 8002430:	f000 fe90 	bl	8003154 <HAL_Delay>

	/* Pre-compute accelerometer conversion constant (raw to m/s^2) */
	imu->accConversion = 9.81f / 32768.0f * 2.0f * 1.5f; /* Datasheet page 27 */
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	4a3a      	ldr	r2, [pc, #232]	@ (8002520 <BMI088_Init+0x228>)
 8002438:	631a      	str	r2, [r3, #48]	@ 0x30
	
	/* Set accelerometer TX buffer for DMA */
	imu->accTxBuf[0] = BMI_ACC_DATA | 0x80;
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	2292      	movs	r2, #146	@ 0x92
 800243e:	749a      	strb	r2, [r3, #18]
	 *
	 * GYROSCOPE
	 *
	 */

	HAL_GPIO_WritePin(imu->csGyrPinBank, imu->csGyrPin, GPIO_PIN_SET);
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	6898      	ldr	r0, [r3, #8]
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	89db      	ldrh	r3, [r3, #14]
 8002448:	2201      	movs	r2, #1
 800244a:	4619      	mov	r1, r3
 800244c:	f003 fb56 	bl	8005afc <HAL_GPIO_WritePin>

	/* Perform gyro soft reset */
	status += BMI088_WriteGyrRegister(imu, BMI_GYR_SOFTRESET, 0xB6);
 8002450:	22b6      	movs	r2, #182	@ 0xb6
 8002452:	2114      	movs	r1, #20
 8002454:	68f8      	ldr	r0, [r7, #12]
 8002456:	f000 f916 	bl	8002686 <BMI088_WriteGyrRegister>
 800245a:	4603      	mov	r3, r0
 800245c:	461a      	mov	r2, r3
 800245e:	7dfb      	ldrb	r3, [r7, #23]
 8002460:	4413      	add	r3, r2
 8002462:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(250);
 8002464:	20fa      	movs	r0, #250	@ 0xfa
 8002466:	f000 fe75 	bl	8003154 <HAL_Delay>

	/* Check chip ID */
	status += BMI088_ReadGyrRegister(imu, BMI_GYR_CHIP_ID, &chipID);
 800246a:	f107 0316 	add.w	r3, r7, #22
 800246e:	461a      	mov	r2, r3
 8002470:	2100      	movs	r1, #0
 8002472:	68f8      	ldr	r0, [r7, #12]
 8002474:	f000 f891 	bl	800259a <BMI088_ReadGyrRegister>
 8002478:	4603      	mov	r3, r0
 800247a:	461a      	mov	r2, r3
 800247c:	7dfb      	ldrb	r3, [r7, #23]
 800247e:	4413      	add	r3, r2
 8002480:	75fb      	strb	r3, [r7, #23]
	if (chipID != 0x0F) {

		//return 0;

	}
	HAL_Delay(10);
 8002482:	200a      	movs	r0, #10
 8002484:	f000 fe66 	bl	8003154 <HAL_Delay>

	/* Configure gyroscope */
	status += BMI088_WriteGyrRegister(imu, BMI_GYR_RANGE, 0x01); /* +- 1000 deg/s */
 8002488:	2201      	movs	r2, #1
 800248a:	210f      	movs	r1, #15
 800248c:	68f8      	ldr	r0, [r7, #12]
 800248e:	f000 f8fa 	bl	8002686 <BMI088_WriteGyrRegister>
 8002492:	4603      	mov	r3, r0
 8002494:	461a      	mov	r2, r3
 8002496:	7dfb      	ldrb	r3, [r7, #23]
 8002498:	4413      	add	r3, r2
 800249a:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 800249c:	200a      	movs	r0, #10
 800249e:	f000 fe59 	bl	8003154 <HAL_Delay>

	status += BMI088_WriteGyrRegister(imu, BMI_GYR_BANDWIDTH, 0x07); /* ODR = 100 Hz, Filter bandwidth = 32 Hz */
 80024a2:	2207      	movs	r2, #7
 80024a4:	2110      	movs	r1, #16
 80024a6:	68f8      	ldr	r0, [r7, #12]
 80024a8:	f000 f8ed 	bl	8002686 <BMI088_WriteGyrRegister>
 80024ac:	4603      	mov	r3, r0
 80024ae:	461a      	mov	r2, r3
 80024b0:	7dfb      	ldrb	r3, [r7, #23]
 80024b2:	4413      	add	r3, r2
 80024b4:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 80024b6:	200a      	movs	r0, #10
 80024b8:	f000 fe4c 	bl	8003154 <HAL_Delay>

	/* Enable gyroscope data ready interrupt */
	status += BMI088_WriteGyrRegister(imu, BMI_GYR_INT_CTRL, 0x80); /* New data interrupt enabled */
 80024bc:	2280      	movs	r2, #128	@ 0x80
 80024be:	2115      	movs	r1, #21
 80024c0:	68f8      	ldr	r0, [r7, #12]
 80024c2:	f000 f8e0 	bl	8002686 <BMI088_WriteGyrRegister>
 80024c6:	4603      	mov	r3, r0
 80024c8:	461a      	mov	r2, r3
 80024ca:	7dfb      	ldrb	r3, [r7, #23]
 80024cc:	4413      	add	r3, r2
 80024ce:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 80024d0:	200a      	movs	r0, #10
 80024d2:	f000 fe3f 	bl	8003154 <HAL_Delay>

	status += BMI088_WriteGyrRegister(imu, BMI_INT3_INT4_IO_CONF, 0x01); /* INT3 = push-pull, active high */
 80024d6:	2201      	movs	r2, #1
 80024d8:	2116      	movs	r1, #22
 80024da:	68f8      	ldr	r0, [r7, #12]
 80024dc:	f000 f8d3 	bl	8002686 <BMI088_WriteGyrRegister>
 80024e0:	4603      	mov	r3, r0
 80024e2:	461a      	mov	r2, r3
 80024e4:	7dfb      	ldrb	r3, [r7, #23]
 80024e6:	4413      	add	r3, r2
 80024e8:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 80024ea:	200a      	movs	r0, #10
 80024ec:	f000 fe32 	bl	8003154 <HAL_Delay>

	status += BMI088_WriteGyrRegister(imu, BMI_INT3_INT4_IO_MAP, 0x01); /* Data ready interrupt mapped to INT3 pin */
 80024f0:	2201      	movs	r2, #1
 80024f2:	2118      	movs	r1, #24
 80024f4:	68f8      	ldr	r0, [r7, #12]
 80024f6:	f000 f8c6 	bl	8002686 <BMI088_WriteGyrRegister>
 80024fa:	4603      	mov	r3, r0
 80024fc:	461a      	mov	r2, r3
 80024fe:	7dfb      	ldrb	r3, [r7, #23]
 8002500:	4413      	add	r3, r2
 8002502:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 8002504:	200a      	movs	r0, #10
 8002506:	f000 fe25 	bl	8003154 <HAL_Delay>

	/* Pre-compute gyroscope conversion constant (raw to rad/s) */
	imu->gyrConversion = 0.01745329251f * 1000.0f / 32768.0f; /* Datasheet page 39 */
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	4a05      	ldr	r2, [pc, #20]	@ (8002524 <BMI088_Init+0x22c>)
 800250e:	635a      	str	r2, [r3, #52]	@ 0x34
	
	/* Set gyroscope TX buffer for DMA */
	imu->gyrTxBuf[0] = BMI_GYR_DATA | 0x80;
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	2282      	movs	r2, #130	@ 0x82
 8002514:	769a      	strb	r2, [r3, #26]

	return status;
 8002516:	7dfb      	ldrb	r3, [r7, #23]

}
 8002518:	4618      	mov	r0, r3
 800251a:	3718      	adds	r7, #24
 800251c:	46bd      	mov	sp, r7
 800251e:	bd80      	pop	{r7, pc}
 8002520:	3a6b70a4 	.word	0x3a6b70a4
 8002524:	3a0ba058 	.word	0x3a0ba058

08002528 <BMI088_ReadAccRegister>:
 * LOW-LEVEL REGISTER FUNCTIONS
 *
 */

/* ACCELEROMETER READS ARE DIFFERENT TO GYROSCOPE READS. SEND ONE BYTE ADDRESS, READ ONE DUMMY BYTE, READ TRUE DATA !!! */
uint8_t BMI088_ReadAccRegister(BMI088 *imu, uint8_t regAddr, uint8_t *data) {
 8002528:	b580      	push	{r7, lr}
 800252a:	b088      	sub	sp, #32
 800252c:	af02      	add	r7, sp, #8
 800252e:	60f8      	str	r0, [r7, #12]
 8002530:	460b      	mov	r3, r1
 8002532:	607a      	str	r2, [r7, #4]
 8002534:	72fb      	strb	r3, [r7, #11]

	uint8_t txBuf[3] = {regAddr | 0x80, 0x00, 0x00};
 8002536:	7afb      	ldrb	r3, [r7, #11]
 8002538:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800253c:	b2db      	uxtb	r3, r3
 800253e:	753b      	strb	r3, [r7, #20]
 8002540:	2300      	movs	r3, #0
 8002542:	757b      	strb	r3, [r7, #21]
 8002544:	2300      	movs	r3, #0
 8002546:	75bb      	strb	r3, [r7, #22]
	uint8_t rxBuf[3];

	HAL_GPIO_WritePin(imu->csAccPinBank, imu->csAccPin, GPIO_PIN_RESET);
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	6858      	ldr	r0, [r3, #4]
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	899b      	ldrh	r3, [r3, #12]
 8002550:	2200      	movs	r2, #0
 8002552:	4619      	mov	r1, r3
 8002554:	f003 fad2 	bl	8005afc <HAL_GPIO_WritePin>
	HAL_StatusTypeDef status = HAL_SPI_TransmitReceive(imu->spiHandle, txBuf, rxBuf, 3, HAL_MAX_DELAY);
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	6818      	ldr	r0, [r3, #0]
 800255c:	f107 0210 	add.w	r2, r7, #16
 8002560:	f107 0114 	add.w	r1, r7, #20
 8002564:	f04f 33ff 	mov.w	r3, #4294967295
 8002568:	9300      	str	r3, [sp, #0]
 800256a:	2303      	movs	r3, #3
 800256c:	f007 fcfe 	bl	8009f6c <HAL_SPI_TransmitReceive>
 8002570:	4603      	mov	r3, r0
 8002572:	75fb      	strb	r3, [r7, #23]
	HAL_GPIO_WritePin(imu->csAccPinBank, imu->csAccPin, GPIO_PIN_SET);
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	6858      	ldr	r0, [r3, #4]
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	899b      	ldrh	r3, [r3, #12]
 800257c:	2201      	movs	r2, #1
 800257e:	4619      	mov	r1, r3
 8002580:	f003 fabc 	bl	8005afc <HAL_GPIO_WritePin>

	if (status == 1) {
 8002584:	7dfb      	ldrb	r3, [r7, #23]
 8002586:	2b01      	cmp	r3, #1
 8002588:	d102      	bne.n	8002590 <BMI088_ReadAccRegister+0x68>

		*data = rxBuf[2];
 800258a:	7cba      	ldrb	r2, [r7, #18]
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	701a      	strb	r2, [r3, #0]

	}

	return status;
 8002590:	7dfb      	ldrb	r3, [r7, #23]

}
 8002592:	4618      	mov	r0, r3
 8002594:	3718      	adds	r7, #24
 8002596:	46bd      	mov	sp, r7
 8002598:	bd80      	pop	{r7, pc}

0800259a <BMI088_ReadGyrRegister>:

uint8_t BMI088_ReadGyrRegister(BMI088 *imu, uint8_t regAddr, uint8_t *data) {
 800259a:	b580      	push	{r7, lr}
 800259c:	b088      	sub	sp, #32
 800259e:	af02      	add	r7, sp, #8
 80025a0:	60f8      	str	r0, [r7, #12]
 80025a2:	460b      	mov	r3, r1
 80025a4:	607a      	str	r2, [r7, #4]
 80025a6:	72fb      	strb	r3, [r7, #11]

	uint8_t txBuf[2] = {regAddr | 0x80, 0x00};
 80025a8:	7afb      	ldrb	r3, [r7, #11]
 80025aa:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80025ae:	b2db      	uxtb	r3, r3
 80025b0:	753b      	strb	r3, [r7, #20]
 80025b2:	2300      	movs	r3, #0
 80025b4:	757b      	strb	r3, [r7, #21]
	uint8_t rxBuf[2];

	HAL_GPIO_WritePin(imu->csGyrPinBank, imu->csGyrPin, GPIO_PIN_RESET);
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	6898      	ldr	r0, [r3, #8]
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	89db      	ldrh	r3, [r3, #14]
 80025be:	2200      	movs	r2, #0
 80025c0:	4619      	mov	r1, r3
 80025c2:	f003 fa9b 	bl	8005afc <HAL_GPIO_WritePin>
	uint8_t status = (HAL_SPI_TransmitReceive(imu->spiHandle, txBuf, rxBuf, 2, HAL_MAX_DELAY) == HAL_OK);
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	6818      	ldr	r0, [r3, #0]
 80025ca:	f107 0210 	add.w	r2, r7, #16
 80025ce:	f107 0114 	add.w	r1, r7, #20
 80025d2:	f04f 33ff 	mov.w	r3, #4294967295
 80025d6:	9300      	str	r3, [sp, #0]
 80025d8:	2302      	movs	r3, #2
 80025da:	f007 fcc7 	bl	8009f6c <HAL_SPI_TransmitReceive>
 80025de:	4603      	mov	r3, r0
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	bf0c      	ite	eq
 80025e4:	2301      	moveq	r3, #1
 80025e6:	2300      	movne	r3, #0
 80025e8:	b2db      	uxtb	r3, r3
 80025ea:	75fb      	strb	r3, [r7, #23]
	HAL_GPIO_WritePin(imu->csGyrPinBank, imu->csGyrPin, GPIO_PIN_SET);
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	6898      	ldr	r0, [r3, #8]
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	89db      	ldrh	r3, [r3, #14]
 80025f4:	2201      	movs	r2, #1
 80025f6:	4619      	mov	r1, r3
 80025f8:	f003 fa80 	bl	8005afc <HAL_GPIO_WritePin>

	if (status == 1) {
 80025fc:	7dfb      	ldrb	r3, [r7, #23]
 80025fe:	2b01      	cmp	r3, #1
 8002600:	d102      	bne.n	8002608 <BMI088_ReadGyrRegister+0x6e>

		*data = rxBuf[1];
 8002602:	7c7a      	ldrb	r2, [r7, #17]
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	701a      	strb	r2, [r3, #0]

	}

	return status;
 8002608:	7dfb      	ldrb	r3, [r7, #23]

}
 800260a:	4618      	mov	r0, r3
 800260c:	3718      	adds	r7, #24
 800260e:	46bd      	mov	sp, r7
 8002610:	bd80      	pop	{r7, pc}

08002612 <BMI088_WriteAccRegister>:

uint8_t BMI088_WriteAccRegister(BMI088 *imu, uint8_t regAddr, uint8_t data) {
 8002612:	b580      	push	{r7, lr}
 8002614:	b084      	sub	sp, #16
 8002616:	af00      	add	r7, sp, #0
 8002618:	6078      	str	r0, [r7, #4]
 800261a:	460b      	mov	r3, r1
 800261c:	70fb      	strb	r3, [r7, #3]
 800261e:	4613      	mov	r3, r2
 8002620:	70bb      	strb	r3, [r7, #2]

	uint8_t txBuf[2] = {regAddr, data};
 8002622:	78fb      	ldrb	r3, [r7, #3]
 8002624:	733b      	strb	r3, [r7, #12]
 8002626:	78bb      	ldrb	r3, [r7, #2]
 8002628:	737b      	strb	r3, [r7, #13]

	HAL_GPIO_WritePin(imu->csAccPinBank, imu->csAccPin, GPIO_PIN_RESET);
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	6858      	ldr	r0, [r3, #4]
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	899b      	ldrh	r3, [r3, #12]
 8002632:	2200      	movs	r2, #0
 8002634:	4619      	mov	r1, r3
 8002636:	f003 fa61 	bl	8005afc <HAL_GPIO_WritePin>
	uint8_t status = (HAL_SPI_Transmit(imu->spiHandle, txBuf, 2, HAL_MAX_DELAY) == HAL_OK);
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	6818      	ldr	r0, [r3, #0]
 800263e:	f107 010c 	add.w	r1, r7, #12
 8002642:	f04f 33ff 	mov.w	r3, #4294967295
 8002646:	2202      	movs	r2, #2
 8002648:	f007 faa2 	bl	8009b90 <HAL_SPI_Transmit>
 800264c:	4603      	mov	r3, r0
 800264e:	2b00      	cmp	r3, #0
 8002650:	bf0c      	ite	eq
 8002652:	2301      	moveq	r3, #1
 8002654:	2300      	movne	r3, #0
 8002656:	b2db      	uxtb	r3, r3
 8002658:	73fb      	strb	r3, [r7, #15]
	while(HAL_SPI_GetState(imu->spiHandle) != HAL_SPI_STATE_READY);
 800265a:	bf00      	nop
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	4618      	mov	r0, r3
 8002662:	f007 ffbd 	bl	800a5e0 <HAL_SPI_GetState>
 8002666:	4603      	mov	r3, r0
 8002668:	2b01      	cmp	r3, #1
 800266a:	d1f7      	bne.n	800265c <BMI088_WriteAccRegister+0x4a>
	HAL_GPIO_WritePin(imu->csAccPinBank, imu->csAccPin, GPIO_PIN_SET);
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	6858      	ldr	r0, [r3, #4]
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	899b      	ldrh	r3, [r3, #12]
 8002674:	2201      	movs	r2, #1
 8002676:	4619      	mov	r1, r3
 8002678:	f003 fa40 	bl	8005afc <HAL_GPIO_WritePin>

	return status;
 800267c:	7bfb      	ldrb	r3, [r7, #15]

}
 800267e:	4618      	mov	r0, r3
 8002680:	3710      	adds	r7, #16
 8002682:	46bd      	mov	sp, r7
 8002684:	bd80      	pop	{r7, pc}

08002686 <BMI088_WriteGyrRegister>:

uint8_t BMI088_WriteGyrRegister(BMI088 *imu, uint8_t regAddr, uint8_t data) {
 8002686:	b580      	push	{r7, lr}
 8002688:	b084      	sub	sp, #16
 800268a:	af00      	add	r7, sp, #0
 800268c:	6078      	str	r0, [r7, #4]
 800268e:	460b      	mov	r3, r1
 8002690:	70fb      	strb	r3, [r7, #3]
 8002692:	4613      	mov	r3, r2
 8002694:	70bb      	strb	r3, [r7, #2]

	uint8_t txBuf[2] = {regAddr, data};
 8002696:	78fb      	ldrb	r3, [r7, #3]
 8002698:	733b      	strb	r3, [r7, #12]
 800269a:	78bb      	ldrb	r3, [r7, #2]
 800269c:	737b      	strb	r3, [r7, #13]

	HAL_GPIO_WritePin(imu->csGyrPinBank, imu->csGyrPin, GPIO_PIN_RESET);
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	6898      	ldr	r0, [r3, #8]
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	89db      	ldrh	r3, [r3, #14]
 80026a6:	2200      	movs	r2, #0
 80026a8:	4619      	mov	r1, r3
 80026aa:	f003 fa27 	bl	8005afc <HAL_GPIO_WritePin>
	uint8_t status = (HAL_SPI_Transmit(imu->spiHandle, txBuf, 2, HAL_MAX_DELAY) == HAL_OK);
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	6818      	ldr	r0, [r3, #0]
 80026b2:	f107 010c 	add.w	r1, r7, #12
 80026b6:	f04f 33ff 	mov.w	r3, #4294967295
 80026ba:	2202      	movs	r2, #2
 80026bc:	f007 fa68 	bl	8009b90 <HAL_SPI_Transmit>
 80026c0:	4603      	mov	r3, r0
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	bf0c      	ite	eq
 80026c6:	2301      	moveq	r3, #1
 80026c8:	2300      	movne	r3, #0
 80026ca:	b2db      	uxtb	r3, r3
 80026cc:	73fb      	strb	r3, [r7, #15]
	while(HAL_SPI_GetState(imu->spiHandle) != HAL_SPI_STATE_READY);
 80026ce:	bf00      	nop
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	4618      	mov	r0, r3
 80026d6:	f007 ff83 	bl	800a5e0 <HAL_SPI_GetState>
 80026da:	4603      	mov	r3, r0
 80026dc:	2b01      	cmp	r3, #1
 80026de:	d1f7      	bne.n	80026d0 <BMI088_WriteGyrRegister+0x4a>
	HAL_GPIO_WritePin(imu->csGyrPinBank, imu->csGyrPin, GPIO_PIN_SET);
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	6898      	ldr	r0, [r3, #8]
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	89db      	ldrh	r3, [r3, #14]
 80026e8:	2201      	movs	r2, #1
 80026ea:	4619      	mov	r1, r3
 80026ec:	f003 fa06 	bl	8005afc <HAL_GPIO_WritePin>

	return status;
 80026f0:	7bfb      	ldrb	r3, [r7, #15]

}
 80026f2:	4618      	mov	r0, r3
 80026f4:	3710      	adds	r7, #16
 80026f6:	46bd      	mov	sp, r7
 80026f8:	bd80      	pop	{r7, pc}
	...

080026fc <ADCS_Init>:
   ============================================================================ */
/**
 * @brief Inicializa o sistema ADCS
 */
void ADCS_Init(UART_HandleTypeDef *huart)
{
 80026fc:	b580      	push	{r7, lr}
 80026fe:	b086      	sub	sp, #24
 8002700:	af02      	add	r7, sp, #8
 8002702:	6078      	str	r0, [r7, #4]
    // Reseta estado
    adcs_state.target_speed = 0;
 8002704:	4b1e      	ldr	r3, [pc, #120]	@ (8002780 <ADCS_Init+0x84>)
 8002706:	2200      	movs	r2, #0
 8002708:	801a      	strh	r2, [r3, #0]
    adcs_state.current_speed = 0;
 800270a:	4b1d      	ldr	r3, [pc, #116]	@ (8002780 <ADCS_Init+0x84>)
 800270c:	2200      	movs	r2, #0
 800270e:	805a      	strh	r2, [r3, #2]
    adcs_state.motor_active = 0;
 8002710:	4b1b      	ldr	r3, [pc, #108]	@ (8002780 <ADCS_Init+0x84>)
 8002712:	2200      	movs	r2, #0
 8002714:	711a      	strb	r2, [r3, #4]
    adcs_state.motor_initialized = 0;
 8002716:	4b1a      	ldr	r3, [pc, #104]	@ (8002780 <ADCS_Init+0x84>)
 8002718:	2200      	movs	r2, #0
 800271a:	715a      	strb	r2, [r3, #5]
    
    // Reseta PID
    ADCS_PID_Reset(&pid_controller);
 800271c:	4819      	ldr	r0, [pc, #100]	@ (8002784 <ADCS_Init+0x88>)
 800271e:	f000 f899 	bl	8002854 <ADCS_PID_Reset>
    
    // ===== INICIALIZA BMI088 (Sensor IMU) =====
    // SPI4: Acelerômetro CS = OBC_CS_ACC (GPIOE), Giroscópio CS = OBC_CS_GYR (GPIOI)
    if (!bmi088_initialized) {
 8002722:	4b19      	ldr	r3, [pc, #100]	@ (8002788 <ADCS_Init+0x8c>)
 8002724:	781b      	ldrb	r3, [r3, #0]
 8002726:	2b00      	cmp	r3, #0
 8002728:	d118      	bne.n	800275c <ADCS_Init+0x60>
        extern SPI_HandleTypeDef hspi4;
        
        // Inicializa BMI088 com SPI4
        uint8_t imu_status = BMI088_Init(&imu, 
 800272a:	2380      	movs	r3, #128	@ 0x80
 800272c:	9301      	str	r3, [sp, #4]
 800272e:	4b17      	ldr	r3, [pc, #92]	@ (800278c <ADCS_Init+0x90>)
 8002730:	9300      	str	r3, [sp, #0]
 8002732:	2310      	movs	r3, #16
 8002734:	4a16      	ldr	r2, [pc, #88]	@ (8002790 <ADCS_Init+0x94>)
 8002736:	4917      	ldr	r1, [pc, #92]	@ (8002794 <ADCS_Init+0x98>)
 8002738:	4817      	ldr	r0, [pc, #92]	@ (8002798 <ADCS_Init+0x9c>)
 800273a:	f7ff fddd 	bl	80022f8 <BMI088_Init>
 800273e:	4603      	mov	r3, r0
 8002740:	73fb      	strb	r3, [r7, #15]
                                          &hspi4, 
                                          OBC_CS_ACC_GPIO_Port, OBC_CS_ACC_Pin,
                                          OBC_CS_GYR_GPIO_Port, OBC_CS_GYR_Pin);
        
        if (imu_status == HAL_OK) {
 8002742:	7bfb      	ldrb	r3, [r7, #15]
 8002744:	2b00      	cmp	r3, #0
 8002746:	d103      	bne.n	8002750 <ADCS_Init+0x54>
            bmi088_initialized = 1;
 8002748:	4b0f      	ldr	r3, [pc, #60]	@ (8002788 <ADCS_Init+0x8c>)
 800274a:	2201      	movs	r2, #1
 800274c:	701a      	strb	r2, [r3, #0]
 800274e:	e002      	b.n	8002756 <ADCS_Init+0x5a>
            // Debug: Sensor inicializado com sucesso
        } else {
            // Debug: Falha ao inicializar sensor
            bmi088_initialized = 0;
 8002750:	4b0d      	ldr	r3, [pc, #52]	@ (8002788 <ADCS_Init+0x8c>)
 8002752:	2200      	movs	r2, #0
 8002754:	701a      	strb	r2, [r3, #0]
        }
        
        HAL_Delay(100);
 8002756:	2064      	movs	r0, #100	@ 0x64
 8002758:	f000 fcfc 	bl	8003154 <HAL_Delay>
    }
    
    // Pequeno delay para estabilizar UART
    HAL_Delay(100);
 800275c:	2064      	movs	r0, #100	@ 0x64
 800275e:	f000 fcf9 	bl	8003154 <HAL_Delay>
    
    // Envia comando de seleção de motor (equivalente ao Serial.print("MC1\\n"))
    ADCS_SendCommand(huart, ADCS_CMD_SELECT_MOTOR);
 8002762:	490e      	ldr	r1, [pc, #56]	@ (800279c <ADCS_Init+0xa0>)
 8002764:	6878      	ldr	r0, [r7, #4]
 8002766:	f000 f81b 	bl	80027a0 <ADCS_SendCommand>
    HAL_Delay(50);
 800276a:	2032      	movs	r0, #50	@ 0x32
 800276c:	f000 fcf2 	bl	8003154 <HAL_Delay>
    
    adcs_state.motor_initialized = 1;
 8002770:	4b03      	ldr	r3, [pc, #12]	@ (8002780 <ADCS_Init+0x84>)
 8002772:	2201      	movs	r2, #1
 8002774:	715a      	strb	r2, [r3, #5]
}
 8002776:	bf00      	nop
 8002778:	3710      	adds	r7, #16
 800277a:	46bd      	mov	sp, r7
 800277c:	bd80      	pop	{r7, pc}
 800277e:	bf00      	nop
 8002780:	24000768 	.word	0x24000768
 8002784:	24000008 	.word	0x24000008
 8002788:	24000764 	.word	0x24000764
 800278c:	58022000 	.word	0x58022000
 8002790:	58021000 	.word	0x58021000
 8002794:	24000438 	.word	0x24000438
 8002798:	24000714 	.word	0x24000714
 800279c:	0800c5c8 	.word	0x0800c5c8

080027a0 <ADCS_SendCommand>:
/**
 * @brief Envia comando genérico para o motor SimpleFOC
 * @param cmd String de comando (ex: "M0\\n", "MC1\\n")
 */
void ADCS_SendCommand(UART_HandleTypeDef *huart, const char *cmd)
{
 80027a0:	b580      	push	{r7, lr}
 80027a2:	b082      	sub	sp, #8
 80027a4:	af00      	add	r7, sp, #0
 80027a6:	6078      	str	r0, [r7, #4]
 80027a8:	6039      	str	r1, [r7, #0]
    HAL_UART_Transmit(huart, (uint8_t*)cmd, strlen(cmd), HAL_MAX_DELAY);
 80027aa:	6838      	ldr	r0, [r7, #0]
 80027ac:	f7fd fd98 	bl	80002e0 <strlen>
 80027b0:	4603      	mov	r3, r0
 80027b2:	b29a      	uxth	r2, r3
 80027b4:	f04f 33ff 	mov.w	r3, #4294967295
 80027b8:	6839      	ldr	r1, [r7, #0]
 80027ba:	6878      	ldr	r0, [r7, #4]
 80027bc:	f008 f857 	bl	800a86e <HAL_UART_Transmit>
}
 80027c0:	bf00      	nop
 80027c2:	3708      	adds	r7, #8
 80027c4:	46bd      	mov	sp, r7
 80027c6:	bd80      	pop	{r7, pc}

080027c8 <ADCS_SetSpeed>:
/**
 * @brief Define velocidade do motor (-127 a +127)
 * @param speed Velocidade desejada (negativo = esquerda, positivo = direita)
 */
void ADCS_SetSpeed(UART_HandleTypeDef *huart, int16_t speed)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	b086      	sub	sp, #24
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	6078      	str	r0, [r7, #4]
 80027d0:	460b      	mov	r3, r1
 80027d2:	807b      	strh	r3, [r7, #2]
    // Aplica dead zone
    if (speed >= -ADCS_DEAD_ZONE && speed <= ADCS_DEAD_ZONE) {
 80027d4:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80027d8:	f113 0f0a 	cmn.w	r3, #10
 80027dc:	db05      	blt.n	80027ea <ADCS_SetSpeed+0x22>
 80027de:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80027e2:	2b0a      	cmp	r3, #10
 80027e4:	dc01      	bgt.n	80027ea <ADCS_SetSpeed+0x22>
        speed = ADCS_STOP_SPEED;
 80027e6:	2300      	movs	r3, #0
 80027e8:	807b      	strh	r3, [r7, #2]
    }
    
    // Limita velocidade
    if (speed > ADCS_MAX_SPEED) speed = ADCS_MAX_SPEED;
 80027ea:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80027ee:	2b7f      	cmp	r3, #127	@ 0x7f
 80027f0:	dd01      	ble.n	80027f6 <ADCS_SetSpeed+0x2e>
 80027f2:	237f      	movs	r3, #127	@ 0x7f
 80027f4:	807b      	strh	r3, [r7, #2]
    if (speed < ADCS_MIN_SPEED) speed = ADCS_MIN_SPEED;
 80027f6:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80027fa:	f113 0f7f 	cmn.w	r3, #127	@ 0x7f
 80027fe:	da02      	bge.n	8002806 <ADCS_SetSpeed+0x3e>
 8002800:	f64f 7381 	movw	r3, #65409	@ 0xff81
 8002804:	807b      	strh	r3, [r7, #2]
    
    adcs_state.target_speed = speed;
 8002806:	4a11      	ldr	r2, [pc, #68]	@ (800284c <ADCS_SetSpeed+0x84>)
 8002808:	887b      	ldrh	r3, [r7, #2]
 800280a:	8013      	strh	r3, [r2, #0]
    
    // Monta comando no formato "M{speed}\\n" (ex: "M-125\\n" ou "M125\\n")
    char cmd_buffer[16];
    snprintf(cmd_buffer, sizeof(cmd_buffer), "M%d\n", speed);
 800280c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8002810:	f107 0008 	add.w	r0, r7, #8
 8002814:	4a0e      	ldr	r2, [pc, #56]	@ (8002850 <ADCS_SetSpeed+0x88>)
 8002816:	2110      	movs	r1, #16
 8002818:	f009 fa0c 	bl	800bc34 <sniprintf>
    
    // Envia via UART
    ADCS_SendCommand(huart, cmd_buffer);
 800281c:	f107 0308 	add.w	r3, r7, #8
 8002820:	4619      	mov	r1, r3
 8002822:	6878      	ldr	r0, [r7, #4]
 8002824:	f7ff ffbc 	bl	80027a0 <ADCS_SendCommand>
    
    // Atualiza flags
    if (speed == 0) {
 8002828:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800282c:	2b00      	cmp	r3, #0
 800282e:	d103      	bne.n	8002838 <ADCS_SetSpeed+0x70>
        adcs_state.motor_active = 0;
 8002830:	4b06      	ldr	r3, [pc, #24]	@ (800284c <ADCS_SetSpeed+0x84>)
 8002832:	2200      	movs	r2, #0
 8002834:	711a      	strb	r2, [r3, #4]
 8002836:	e002      	b.n	800283e <ADCS_SetSpeed+0x76>
    } else {
        adcs_state.motor_active = 1;
 8002838:	4b04      	ldr	r3, [pc, #16]	@ (800284c <ADCS_SetSpeed+0x84>)
 800283a:	2201      	movs	r2, #1
 800283c:	711a      	strb	r2, [r3, #4]
    }
    
    adcs_state.current_speed = speed;
 800283e:	4a03      	ldr	r2, [pc, #12]	@ (800284c <ADCS_SetSpeed+0x84>)
 8002840:	887b      	ldrh	r3, [r7, #2]
 8002842:	8053      	strh	r3, [r2, #2]
}
 8002844:	bf00      	nop
 8002846:	3718      	adds	r7, #24
 8002848:	46bd      	mov	sp, r7
 800284a:	bd80      	pop	{r7, pc}
 800284c:	24000768 	.word	0x24000768
 8002850:	0800c5d0 	.word	0x0800c5d0

08002854 <ADCS_PID_Reset>:
/**
 * @brief Reseta o controlador PID
 * @param pid Ponteiro para estrutura PID
 */
void ADCS_PID_Reset(ADCS_PID_t *pid)
{
 8002854:	b480      	push	{r7}
 8002856:	b083      	sub	sp, #12
 8002858:	af00      	add	r7, sp, #0
 800285a:	6078      	str	r0, [r7, #4]
    pid->error_sum = 0.0f;
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	f04f 0200 	mov.w	r2, #0
 8002862:	611a      	str	r2, [r3, #16]
    pid->last_error = 0.0f;
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	f04f 0200 	mov.w	r2, #0
 800286a:	615a      	str	r2, [r3, #20]
}
 800286c:	bf00      	nop
 800286e:	370c      	adds	r7, #12
 8002870:	46bd      	mov	sp, r7
 8002872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002876:	4770      	bx	lr

08002878 <HAL_FDCAN_RxFifo0Callback>:
    return 1;
}

/* CAN RX Callback */
void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 8002878:	b580      	push	{r7, lr}
 800287a:	b086      	sub	sp, #24
 800287c:	af00      	add	r7, sp, #0
 800287e:	6078      	str	r0, [r7, #4]
 8002880:	6039      	str	r1, [r7, #0]
    if ((RxFifo0ITs & FDCAN_IT_RX_FIFO0_NEW_MESSAGE) != RESET) {
 8002882:	683b      	ldr	r3, [r7, #0]
 8002884:	f003 0301 	and.w	r3, r3, #1
 8002888:	2b00      	cmp	r3, #0
 800288a:	d01d      	beq.n	80028c8 <HAL_FDCAN_RxFifo0Callback+0x50>
        // Lê mensagem diretamente para buffer temporário
        uint8_t tempBuffer[8];
        
        if (HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO0, &RxHeader, tempBuffer) == HAL_OK) {
 800288c:	f107 030c 	add.w	r3, r7, #12
 8002890:	4a0f      	ldr	r2, [pc, #60]	@ (80028d0 <HAL_FDCAN_RxFifo0Callback+0x58>)
 8002892:	2140      	movs	r1, #64	@ 0x40
 8002894:	6878      	ldr	r0, [r7, #4]
 8002896:	f002 f985 	bl	8004ba4 <HAL_FDCAN_GetRxMessage>
 800289a:	4603      	mov	r3, r0
 800289c:	2b00      	cmp	r3, #0
 800289e:	d113      	bne.n	80028c8 <HAL_FDCAN_RxFifo0Callback+0x50>
            // Copia para buffer volátil
            for (uint8_t i = 0; i < 8; i++) {
 80028a0:	2300      	movs	r3, #0
 80028a2:	75fb      	strb	r3, [r7, #23]
 80028a4:	e00a      	b.n	80028bc <HAL_FDCAN_RxFifo0Callback+0x44>
                RxBuffer[i] = tempBuffer[i];
 80028a6:	7dfa      	ldrb	r2, [r7, #23]
 80028a8:	7dfb      	ldrb	r3, [r7, #23]
 80028aa:	3218      	adds	r2, #24
 80028ac:	443a      	add	r2, r7
 80028ae:	f812 1c0c 	ldrb.w	r1, [r2, #-12]
 80028b2:	4a08      	ldr	r2, [pc, #32]	@ (80028d4 <HAL_FDCAN_RxFifo0Callback+0x5c>)
 80028b4:	54d1      	strb	r1, [r2, r3]
            for (uint8_t i = 0; i < 8; i++) {
 80028b6:	7dfb      	ldrb	r3, [r7, #23]
 80028b8:	3301      	adds	r3, #1
 80028ba:	75fb      	strb	r3, [r7, #23]
 80028bc:	7dfb      	ldrb	r3, [r7, #23]
 80028be:	2b07      	cmp	r3, #7
 80028c0:	d9f1      	bls.n	80028a6 <HAL_FDCAN_RxFifo0Callback+0x2e>
            }
            
            // Seta flag por último
            msg_received = 1;
 80028c2:	4b05      	ldr	r3, [pc, #20]	@ (80028d8 <HAL_FDCAN_RxFifo0Callback+0x60>)
 80028c4:	2201      	movs	r2, #1
 80028c6:	701a      	strb	r2, [r3, #0]
        }
    }
}
 80028c8:	bf00      	nop
 80028ca:	3718      	adds	r7, #24
 80028cc:	46bd      	mov	sp, r7
 80028ce:	bd80      	pop	{r7, pc}
 80028d0:	24000770 	.word	0x24000770
 80028d4:	24000798 	.word	0x24000798
 80028d8:	240007a0 	.word	0x240007a0

080028dc <CalculateChecksum>:
 * @param length Tamanho do payload
 * @param data Ponteiro para os dados
 * @return Checksum calculado
 */
uint8_t CalculateChecksum(uint8_t msg_id, uint16_t length, uint8_t *data)
{
 80028dc:	b480      	push	{r7}
 80028de:	b085      	sub	sp, #20
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	4603      	mov	r3, r0
 80028e4:	603a      	str	r2, [r7, #0]
 80028e6:	71fb      	strb	r3, [r7, #7]
 80028e8:	460b      	mov	r3, r1
 80028ea:	80bb      	strh	r3, [r7, #4]
    uint8_t checksum = UART_START_BYTE;
 80028ec:	23fe      	movs	r3, #254	@ 0xfe
 80028ee:	73fb      	strb	r3, [r7, #15]
    
    checksum ^= msg_id;
 80028f0:	7bfa      	ldrb	r2, [r7, #15]
 80028f2:	79fb      	ldrb	r3, [r7, #7]
 80028f4:	4053      	eors	r3, r2
 80028f6:	73fb      	strb	r3, [r7, #15]
    checksum ^= (length >> 8) & 0xFF;   // High byte do length
 80028f8:	88bb      	ldrh	r3, [r7, #4]
 80028fa:	0a1b      	lsrs	r3, r3, #8
 80028fc:	b29b      	uxth	r3, r3
 80028fe:	b25a      	sxtb	r2, r3
 8002900:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002904:	4053      	eors	r3, r2
 8002906:	b25b      	sxtb	r3, r3
 8002908:	73fb      	strb	r3, [r7, #15]
    checksum ^= length & 0xFF;          // Low byte do length
 800290a:	88bb      	ldrh	r3, [r7, #4]
 800290c:	b25a      	sxtb	r2, r3
 800290e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002912:	4053      	eors	r3, r2
 8002914:	b25b      	sxtb	r3, r3
 8002916:	73fb      	strb	r3, [r7, #15]
    
    for (uint16_t i = 0; i < length; i++) {
 8002918:	2300      	movs	r3, #0
 800291a:	81bb      	strh	r3, [r7, #12]
 800291c:	e009      	b.n	8002932 <CalculateChecksum+0x56>
        checksum ^= data[i];
 800291e:	89bb      	ldrh	r3, [r7, #12]
 8002920:	683a      	ldr	r2, [r7, #0]
 8002922:	4413      	add	r3, r2
 8002924:	781a      	ldrb	r2, [r3, #0]
 8002926:	7bfb      	ldrb	r3, [r7, #15]
 8002928:	4053      	eors	r3, r2
 800292a:	73fb      	strb	r3, [r7, #15]
    for (uint16_t i = 0; i < length; i++) {
 800292c:	89bb      	ldrh	r3, [r7, #12]
 800292e:	3301      	adds	r3, #1
 8002930:	81bb      	strh	r3, [r7, #12]
 8002932:	89ba      	ldrh	r2, [r7, #12]
 8002934:	88bb      	ldrh	r3, [r7, #4]
 8002936:	429a      	cmp	r2, r3
 8002938:	d3f1      	bcc.n	800291e <CalculateChecksum+0x42>
    }
    
    return checksum;
 800293a:	7bfb      	ldrb	r3, [r7, #15]
}
 800293c:	4618      	mov	r0, r3
 800293e:	3714      	adds	r7, #20
 8002940:	46bd      	mov	sp, r7
 8002942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002946:	4770      	bx	lr

08002948 <UART_Transmit>:
 * @param huart Handle da UART
 * @param msg Estrutura da mensagem a enviar
 * @param size Tamanho dos dados úteis
 */
void UART_Transmit(UART_HandleTypeDef *huart, UART_Message_t *msg, uint16_t size)
{
 8002948:	b580      	push	{r7, lr}
 800294a:	b0c8      	sub	sp, #288	@ 0x120
 800294c:	af00      	add	r7, sp, #0
 800294e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8002952:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8002956:	6018      	str	r0, [r3, #0]
 8002958:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800295c:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8002960:	6019      	str	r1, [r3, #0]
 8002962:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8002966:	f5a3 738d 	sub.w	r3, r3, #282	@ 0x11a
 800296a:	801a      	strh	r2, [r3, #0]
    uint8_t tx_buffer[UART_MAX_PAYLOAD + 10];
    uint16_t tx_index = 0;
 800296c:	2300      	movs	r3, #0
 800296e:	f8a7 311e 	strh.w	r3, [r7, #286]	@ 0x11e
    
    // Monta o frame: [START][ID][LEN_H][LEN_L][DATA...][CHECKSUM]
    tx_buffer[tx_index++] = UART_START_BYTE;
 8002972:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 8002976:	1c5a      	adds	r2, r3, #1
 8002978:	f8a7 211e 	strh.w	r2, [r7, #286]	@ 0x11e
 800297c:	461a      	mov	r2, r3
 800297e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8002982:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8002986:	21fe      	movs	r1, #254	@ 0xfe
 8002988:	5499      	strb	r1, [r3, r2]
    tx_buffer[tx_index++] = msg->id;
 800298a:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 800298e:	1c5a      	adds	r2, r3, #1
 8002990:	f8a7 211e 	strh.w	r2, [r7, #286]	@ 0x11e
 8002994:	461a      	mov	r2, r3
 8002996:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800299a:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	7819      	ldrb	r1, [r3, #0]
 80029a2:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80029a6:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80029aa:	5499      	strb	r1, [r3, r2]
    tx_buffer[tx_index++] = (size >> 8) & 0xFF;   // Length high byte
 80029ac:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80029b0:	f5a3 738d 	sub.w	r3, r3, #282	@ 0x11a
 80029b4:	881b      	ldrh	r3, [r3, #0]
 80029b6:	0a1b      	lsrs	r3, r3, #8
 80029b8:	b299      	uxth	r1, r3
 80029ba:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 80029be:	1c5a      	adds	r2, r3, #1
 80029c0:	f8a7 211e 	strh.w	r2, [r7, #286]	@ 0x11e
 80029c4:	461a      	mov	r2, r3
 80029c6:	b2c9      	uxtb	r1, r1
 80029c8:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80029cc:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80029d0:	5499      	strb	r1, [r3, r2]
    tx_buffer[tx_index++] = size & 0xFF;          // Length low byte
 80029d2:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 80029d6:	1c5a      	adds	r2, r3, #1
 80029d8:	f8a7 211e 	strh.w	r2, [r7, #286]	@ 0x11e
 80029dc:	461a      	mov	r2, r3
 80029de:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80029e2:	f5a3 738d 	sub.w	r3, r3, #282	@ 0x11a
 80029e6:	881b      	ldrh	r3, [r3, #0]
 80029e8:	b2d9      	uxtb	r1, r3
 80029ea:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80029ee:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80029f2:	5499      	strb	r1, [r3, r2]
    
    // Copia dados
    for (uint16_t i = 0; i < size; i++) {
 80029f4:	2300      	movs	r3, #0
 80029f6:	f8a7 311c 	strh.w	r3, [r7, #284]	@ 0x11c
 80029fa:	e018      	b.n	8002a2e <UART_Transmit+0xe6>
        tx_buffer[tx_index++] = msg->data[i];
 80029fc:	f8b7 211c 	ldrh.w	r2, [r7, #284]	@ 0x11c
 8002a00:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 8002a04:	1c59      	adds	r1, r3, #1
 8002a06:	f8a7 111e 	strh.w	r1, [r7, #286]	@ 0x11e
 8002a0a:	4619      	mov	r1, r3
 8002a0c:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8002a10:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	4413      	add	r3, r2
 8002a18:	785a      	ldrb	r2, [r3, #1]
 8002a1a:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8002a1e:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8002a22:	545a      	strb	r2, [r3, r1]
    for (uint16_t i = 0; i < size; i++) {
 8002a24:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8002a28:	3301      	adds	r3, #1
 8002a2a:	f8a7 311c 	strh.w	r3, [r7, #284]	@ 0x11c
 8002a2e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8002a32:	f5a3 738d 	sub.w	r3, r3, #282	@ 0x11a
 8002a36:	f8b7 211c 	ldrh.w	r2, [r7, #284]	@ 0x11c
 8002a3a:	881b      	ldrh	r3, [r3, #0]
 8002a3c:	429a      	cmp	r2, r3
 8002a3e:	d3dd      	bcc.n	80029fc <UART_Transmit+0xb4>
    }
    
    // Adiciona checksum
    uint8_t checksum = CalculateChecksum(msg->id, size, msg->data);
 8002a40:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8002a44:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	7818      	ldrb	r0, [r3, #0]
 8002a4c:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8002a50:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	1c5a      	adds	r2, r3, #1
 8002a58:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8002a5c:	f5a3 738d 	sub.w	r3, r3, #282	@ 0x11a
 8002a60:	881b      	ldrh	r3, [r3, #0]
 8002a62:	4619      	mov	r1, r3
 8002a64:	f7ff ff3a 	bl	80028dc <CalculateChecksum>
 8002a68:	4603      	mov	r3, r0
 8002a6a:	f887 311b 	strb.w	r3, [r7, #283]	@ 0x11b
    tx_buffer[tx_index++] = checksum;
 8002a6e:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 8002a72:	1c5a      	adds	r2, r3, #1
 8002a74:	f8a7 211e 	strh.w	r2, [r7, #286]	@ 0x11e
 8002a78:	4619      	mov	r1, r3
 8002a7a:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8002a7e:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8002a82:	f897 211b 	ldrb.w	r2, [r7, #283]	@ 0x11b
 8002a86:	545a      	strb	r2, [r3, r1]
    
    // Transmite via UART
    HAL_UART_Transmit(huart, tx_buffer, tx_index, HAL_MAX_DELAY);
 8002a88:	f8b7 211e 	ldrh.w	r2, [r7, #286]	@ 0x11e
 8002a8c:	f107 0110 	add.w	r1, r7, #16
 8002a90:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8002a94:	f5a3 708a 	sub.w	r0, r3, #276	@ 0x114
 8002a98:	f04f 33ff 	mov.w	r3, #4294967295
 8002a9c:	6800      	ldr	r0, [r0, #0]
 8002a9e:	f007 fee6 	bl	800a86e <HAL_UART_Transmit>
}
 8002aa2:	bf00      	nop
 8002aa4:	f507 7790 	add.w	r7, r7, #288	@ 0x120
 8002aa8:	46bd      	mov	sp, r7
 8002aaa:	bd80      	pop	{r7, pc}

08002aac <UART_Receive>:
 * @brief Recebe e valida mensagem UART
 * @param huart Handle da UART
 * @return Estrutura com mensagem recebida (id=0 se erro)
 */
UART_Message_t UART_Receive(UART_HandleTypeDef *huart)
{
 8002aac:	b580      	push	{r7, lr}
 8002aae:	b0c6      	sub	sp, #280	@ 0x118
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002ab6:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8002aba:	6018      	str	r0, [r3, #0]
 8002abc:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002ac0:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8002ac4:	6019      	str	r1, [r3, #0]
    UART_Message_t msg = {0};
 8002ac6:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002aca:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002ace:	4618      	mov	r0, r3
 8002ad0:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8002ad4:	461a      	mov	r2, r3
 8002ad6:	2100      	movs	r1, #0
 8002ad8:	f009 f8e2 	bl	800bca0 <memset>
    uint8_t byte;
    uint16_t rx_index = 0;
 8002adc:	2300      	movs	r3, #0
 8002ade:	f8a7 3116 	strh.w	r3, [r7, #278]	@ 0x116
    
    // 1. Aguarda START_BYTE
    if (HAL_UART_Receive(huart, &byte, 1, 1000) != HAL_OK) {
 8002ae2:	f107 010b 	add.w	r1, r7, #11
 8002ae6:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002aea:	f5a3 708c 	sub.w	r0, r3, #280	@ 0x118
 8002aee:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002af2:	2201      	movs	r2, #1
 8002af4:	6800      	ldr	r0, [r0, #0]
 8002af6:	f007 ff48 	bl	800a98a <HAL_UART_Receive>
 8002afa:	4603      	mov	r3, r0
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d010      	beq.n	8002b22 <UART_Receive+0x76>
        return msg;  // Timeout ou erro
 8002b00:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002b04:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8002b08:	681a      	ldr	r2, [r3, #0]
 8002b0a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002b0e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002b12:	4610      	mov	r0, r2
 8002b14:	4619      	mov	r1, r3
 8002b16:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8002b1a:	461a      	mov	r2, r3
 8002b1c:	f009 f8f4 	bl	800bd08 <memcpy>
 8002b20:	e19d      	b.n	8002e5e <UART_Receive+0x3b2>
    }
    
    if (byte != UART_START_BYTE) {
 8002b22:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002b26:	f2a3 130d 	subw	r3, r3, #269	@ 0x10d
 8002b2a:	781b      	ldrb	r3, [r3, #0]
 8002b2c:	2bfe      	cmp	r3, #254	@ 0xfe
 8002b2e:	d010      	beq.n	8002b52 <UART_Receive+0xa6>
        return msg;  // Byte inicial inválido
 8002b30:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002b34:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8002b38:	681a      	ldr	r2, [r3, #0]
 8002b3a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002b3e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002b42:	4610      	mov	r0, r2
 8002b44:	4619      	mov	r1, r3
 8002b46:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8002b4a:	461a      	mov	r2, r3
 8002b4c:	f009 f8dc 	bl	800bd08 <memcpy>
 8002b50:	e185      	b.n	8002e5e <UART_Receive+0x3b2>
    }
    
    rx_buffer[rx_index++] = byte;
 8002b52:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8002b56:	1c5a      	adds	r2, r3, #1
 8002b58:	f8a7 2116 	strh.w	r2, [r7, #278]	@ 0x116
 8002b5c:	461a      	mov	r2, r3
 8002b5e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002b62:	f2a3 130d 	subw	r3, r3, #269	@ 0x10d
 8002b66:	7819      	ldrb	r1, [r3, #0]
 8002b68:	4bc1      	ldr	r3, [pc, #772]	@ (8002e70 <UART_Receive+0x3c4>)
 8002b6a:	5499      	strb	r1, [r3, r2]
    
    // 2. Recebe ID
    if (HAL_UART_Receive(huart, &byte, 1, 100) != HAL_OK) return msg;
 8002b6c:	f107 010b 	add.w	r1, r7, #11
 8002b70:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002b74:	f5a3 708c 	sub.w	r0, r3, #280	@ 0x118
 8002b78:	2364      	movs	r3, #100	@ 0x64
 8002b7a:	2201      	movs	r2, #1
 8002b7c:	6800      	ldr	r0, [r0, #0]
 8002b7e:	f007 ff04 	bl	800a98a <HAL_UART_Receive>
 8002b82:	4603      	mov	r3, r0
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d010      	beq.n	8002baa <UART_Receive+0xfe>
 8002b88:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002b8c:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8002b90:	681a      	ldr	r2, [r3, #0]
 8002b92:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002b96:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002b9a:	4610      	mov	r0, r2
 8002b9c:	4619      	mov	r1, r3
 8002b9e:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8002ba2:	461a      	mov	r2, r3
 8002ba4:	f009 f8b0 	bl	800bd08 <memcpy>
 8002ba8:	e159      	b.n	8002e5e <UART_Receive+0x3b2>
    msg.id = byte;
 8002baa:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002bae:	f2a3 130d 	subw	r3, r3, #269	@ 0x10d
 8002bb2:	781a      	ldrb	r2, [r3, #0]
 8002bb4:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002bb8:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002bbc:	701a      	strb	r2, [r3, #0]
    rx_buffer[rx_index++] = byte;
 8002bbe:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8002bc2:	1c5a      	adds	r2, r3, #1
 8002bc4:	f8a7 2116 	strh.w	r2, [r7, #278]	@ 0x116
 8002bc8:	461a      	mov	r2, r3
 8002bca:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002bce:	f2a3 130d 	subw	r3, r3, #269	@ 0x10d
 8002bd2:	7819      	ldrb	r1, [r3, #0]
 8002bd4:	4ba6      	ldr	r3, [pc, #664]	@ (8002e70 <UART_Receive+0x3c4>)
 8002bd6:	5499      	strb	r1, [r3, r2]
    
    // 3. Recebe LENGTH (2 bytes)
    uint8_t len_h, len_l;
    if (HAL_UART_Receive(huart, &len_h, 1, 100) != HAL_OK) return msg;
 8002bd8:	f107 010a 	add.w	r1, r7, #10
 8002bdc:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002be0:	f5a3 708c 	sub.w	r0, r3, #280	@ 0x118
 8002be4:	2364      	movs	r3, #100	@ 0x64
 8002be6:	2201      	movs	r2, #1
 8002be8:	6800      	ldr	r0, [r0, #0]
 8002bea:	f007 fece 	bl	800a98a <HAL_UART_Receive>
 8002bee:	4603      	mov	r3, r0
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d010      	beq.n	8002c16 <UART_Receive+0x16a>
 8002bf4:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002bf8:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8002bfc:	681a      	ldr	r2, [r3, #0]
 8002bfe:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002c02:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002c06:	4610      	mov	r0, r2
 8002c08:	4619      	mov	r1, r3
 8002c0a:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8002c0e:	461a      	mov	r2, r3
 8002c10:	f009 f87a 	bl	800bd08 <memcpy>
 8002c14:	e123      	b.n	8002e5e <UART_Receive+0x3b2>
    if (HAL_UART_Receive(huart, &len_l, 1, 100) != HAL_OK) return msg;
 8002c16:	f107 0109 	add.w	r1, r7, #9
 8002c1a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002c1e:	f5a3 708c 	sub.w	r0, r3, #280	@ 0x118
 8002c22:	2364      	movs	r3, #100	@ 0x64
 8002c24:	2201      	movs	r2, #1
 8002c26:	6800      	ldr	r0, [r0, #0]
 8002c28:	f007 feaf 	bl	800a98a <HAL_UART_Receive>
 8002c2c:	4603      	mov	r3, r0
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d010      	beq.n	8002c54 <UART_Receive+0x1a8>
 8002c32:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002c36:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8002c3a:	681a      	ldr	r2, [r3, #0]
 8002c3c:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002c40:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002c44:	4610      	mov	r0, r2
 8002c46:	4619      	mov	r1, r3
 8002c48:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8002c4c:	461a      	mov	r2, r3
 8002c4e:	f009 f85b 	bl	800bd08 <memcpy>
 8002c52:	e104      	b.n	8002e5e <UART_Receive+0x3b2>
    
    uint16_t length = (len_h << 8) | len_l;
 8002c54:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002c58:	f5a3 7387 	sub.w	r3, r3, #270	@ 0x10e
 8002c5c:	781b      	ldrb	r3, [r3, #0]
 8002c5e:	b21b      	sxth	r3, r3
 8002c60:	021b      	lsls	r3, r3, #8
 8002c62:	b21a      	sxth	r2, r3
 8002c64:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002c68:	f2a3 130f 	subw	r3, r3, #271	@ 0x10f
 8002c6c:	781b      	ldrb	r3, [r3, #0]
 8002c6e:	b21b      	sxth	r3, r3
 8002c70:	4313      	orrs	r3, r2
 8002c72:	b21b      	sxth	r3, r3
 8002c74:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
    rx_buffer[rx_index++] = len_h;
 8002c78:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8002c7c:	1c5a      	adds	r2, r3, #1
 8002c7e:	f8a7 2116 	strh.w	r2, [r7, #278]	@ 0x116
 8002c82:	461a      	mov	r2, r3
 8002c84:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002c88:	f5a3 7387 	sub.w	r3, r3, #270	@ 0x10e
 8002c8c:	7819      	ldrb	r1, [r3, #0]
 8002c8e:	4b78      	ldr	r3, [pc, #480]	@ (8002e70 <UART_Receive+0x3c4>)
 8002c90:	5499      	strb	r1, [r3, r2]
    rx_buffer[rx_index++] = len_l;
 8002c92:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8002c96:	1c5a      	adds	r2, r3, #1
 8002c98:	f8a7 2116 	strh.w	r2, [r7, #278]	@ 0x116
 8002c9c:	461a      	mov	r2, r3
 8002c9e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002ca2:	f2a3 130f 	subw	r3, r3, #271	@ 0x10f
 8002ca6:	7819      	ldrb	r1, [r3, #0]
 8002ca8:	4b71      	ldr	r3, [pc, #452]	@ (8002e70 <UART_Receive+0x3c4>)
 8002caa:	5499      	strb	r1, [r3, r2]
    
    // Validação de tamanho
    if (length > UART_MAX_PAYLOAD) {
 8002cac:	f8b7 3112 	ldrh.w	r3, [r7, #274]	@ 0x112
 8002cb0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002cb4:	d916      	bls.n	8002ce4 <UART_Receive+0x238>
        msg.id = 0;  // Erro
 8002cb6:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002cba:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002cbe:	2200      	movs	r2, #0
 8002cc0:	701a      	strb	r2, [r3, #0]
        return msg;
 8002cc2:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002cc6:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8002cca:	681a      	ldr	r2, [r3, #0]
 8002ccc:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002cd0:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002cd4:	4610      	mov	r0, r2
 8002cd6:	4619      	mov	r1, r3
 8002cd8:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8002cdc:	461a      	mov	r2, r3
 8002cde:	f009 f813 	bl	800bd08 <memcpy>
 8002ce2:	e0bc      	b.n	8002e5e <UART_Receive+0x3b2>
    }
    
    msg.length = length;
 8002ce4:	f8b7 3112 	ldrh.w	r3, [r7, #274]	@ 0x112
 8002ce8:	b2da      	uxtb	r2, r3
 8002cea:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002cee:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002cf2:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
    
    // 4. Recebe DATA
    for (uint16_t i = 0; i < length; i++) {
 8002cf6:	2300      	movs	r3, #0
 8002cf8:	f8a7 3114 	strh.w	r3, [r7, #276]	@ 0x114
 8002cfc:	e044      	b.n	8002d88 <UART_Receive+0x2dc>
        if (HAL_UART_Receive(huart, &byte, 1, 100) != HAL_OK) {
 8002cfe:	f107 010b 	add.w	r1, r7, #11
 8002d02:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002d06:	f5a3 708c 	sub.w	r0, r3, #280	@ 0x118
 8002d0a:	2364      	movs	r3, #100	@ 0x64
 8002d0c:	2201      	movs	r2, #1
 8002d0e:	6800      	ldr	r0, [r0, #0]
 8002d10:	f007 fe3b 	bl	800a98a <HAL_UART_Receive>
 8002d14:	4603      	mov	r3, r0
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d016      	beq.n	8002d48 <UART_Receive+0x29c>
            msg.id = 0;
 8002d1a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002d1e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002d22:	2200      	movs	r2, #0
 8002d24:	701a      	strb	r2, [r3, #0]
            return msg;
 8002d26:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002d2a:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8002d2e:	681a      	ldr	r2, [r3, #0]
 8002d30:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002d34:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002d38:	4610      	mov	r0, r2
 8002d3a:	4619      	mov	r1, r3
 8002d3c:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8002d40:	461a      	mov	r2, r3
 8002d42:	f008 ffe1 	bl	800bd08 <memcpy>
 8002d46:	e08a      	b.n	8002e5e <UART_Receive+0x3b2>
        }
        msg.data[i] = byte;
 8002d48:	f8b7 3114 	ldrh.w	r3, [r7, #276]	@ 0x114
 8002d4c:	f507 728c 	add.w	r2, r7, #280	@ 0x118
 8002d50:	f2a2 120d 	subw	r2, r2, #269	@ 0x10d
 8002d54:	7811      	ldrb	r1, [r2, #0]
 8002d56:	f507 728c 	add.w	r2, r7, #280	@ 0x118
 8002d5a:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 8002d5e:	4413      	add	r3, r2
 8002d60:	460a      	mov	r2, r1
 8002d62:	705a      	strb	r2, [r3, #1]
        rx_buffer[rx_index++] = byte;
 8002d64:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8002d68:	1c5a      	adds	r2, r3, #1
 8002d6a:	f8a7 2116 	strh.w	r2, [r7, #278]	@ 0x116
 8002d6e:	461a      	mov	r2, r3
 8002d70:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002d74:	f2a3 130d 	subw	r3, r3, #269	@ 0x10d
 8002d78:	7819      	ldrb	r1, [r3, #0]
 8002d7a:	4b3d      	ldr	r3, [pc, #244]	@ (8002e70 <UART_Receive+0x3c4>)
 8002d7c:	5499      	strb	r1, [r3, r2]
    for (uint16_t i = 0; i < length; i++) {
 8002d7e:	f8b7 3114 	ldrh.w	r3, [r7, #276]	@ 0x114
 8002d82:	3301      	adds	r3, #1
 8002d84:	f8a7 3114 	strh.w	r3, [r7, #276]	@ 0x114
 8002d88:	f8b7 2114 	ldrh.w	r2, [r7, #276]	@ 0x114
 8002d8c:	f8b7 3112 	ldrh.w	r3, [r7, #274]	@ 0x112
 8002d90:	429a      	cmp	r2, r3
 8002d92:	d3b4      	bcc.n	8002cfe <UART_Receive+0x252>
    }
    
    // 5. Recebe CHECKSUM
    uint8_t received_checksum;
    if (HAL_UART_Receive(huart, &received_checksum, 1, 100) != HAL_OK) {
 8002d94:	f107 0108 	add.w	r1, r7, #8
 8002d98:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002d9c:	f5a3 708c 	sub.w	r0, r3, #280	@ 0x118
 8002da0:	2364      	movs	r3, #100	@ 0x64
 8002da2:	2201      	movs	r2, #1
 8002da4:	6800      	ldr	r0, [r0, #0]
 8002da6:	f007 fdf0 	bl	800a98a <HAL_UART_Receive>
 8002daa:	4603      	mov	r3, r0
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d016      	beq.n	8002dde <UART_Receive+0x332>
        msg.id = 0;
 8002db0:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002db4:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002db8:	2200      	movs	r2, #0
 8002dba:	701a      	strb	r2, [r3, #0]
        return msg;
 8002dbc:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002dc0:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8002dc4:	681a      	ldr	r2, [r3, #0]
 8002dc6:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002dca:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002dce:	4610      	mov	r0, r2
 8002dd0:	4619      	mov	r1, r3
 8002dd2:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8002dd6:	461a      	mov	r2, r3
 8002dd8:	f008 ff96 	bl	800bd08 <memcpy>
 8002ddc:	e03f      	b.n	8002e5e <UART_Receive+0x3b2>
    }
    
    // 6. Valida CHECKSUM
    uint8_t calculated_checksum = CalculateChecksum(msg.id, length, msg.data);
 8002dde:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002de2:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002de6:	7818      	ldrb	r0, [r3, #0]
 8002de8:	f107 030c 	add.w	r3, r7, #12
 8002dec:	1c5a      	adds	r2, r3, #1
 8002dee:	f8b7 3112 	ldrh.w	r3, [r7, #274]	@ 0x112
 8002df2:	4619      	mov	r1, r3
 8002df4:	f7ff fd72 	bl	80028dc <CalculateChecksum>
 8002df8:	4603      	mov	r3, r0
 8002dfa:	f887 3111 	strb.w	r3, [r7, #273]	@ 0x111
    
    if (received_checksum != calculated_checksum) {
 8002dfe:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002e02:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8002e06:	781b      	ldrb	r3, [r3, #0]
 8002e08:	f897 2111 	ldrb.w	r2, [r7, #273]	@ 0x111
 8002e0c:	429a      	cmp	r2, r3
 8002e0e:	d016      	beq.n	8002e3e <UART_Receive+0x392>
        msg.id = 0;  // Checksum inválido
 8002e10:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002e14:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002e18:	2200      	movs	r2, #0
 8002e1a:	701a      	strb	r2, [r3, #0]
        return msg;
 8002e1c:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002e20:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8002e24:	681a      	ldr	r2, [r3, #0]
 8002e26:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002e2a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002e2e:	4610      	mov	r0, r2
 8002e30:	4619      	mov	r1, r3
 8002e32:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8002e36:	461a      	mov	r2, r3
 8002e38:	f008 ff66 	bl	800bd08 <memcpy>
 8002e3c:	e00f      	b.n	8002e5e <UART_Receive+0x3b2>
    }
    
    return msg;
 8002e3e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002e42:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8002e46:	681a      	ldr	r2, [r3, #0]
 8002e48:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002e4c:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002e50:	4610      	mov	r0, r2
 8002e52:	4619      	mov	r1, r3
 8002e54:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8002e58:	461a      	mov	r2, r3
 8002e5a:	f008 ff55 	bl	800bd08 <memcpy>
}
 8002e5e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002e62:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8002e66:	6818      	ldr	r0, [r3, #0]
 8002e68:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 8002e6c:	46bd      	mov	sp, r7
 8002e6e:	bd80      	pop	{r7, pc}
 8002e70:	240007a4 	.word	0x240007a4

08002e74 <Check_Payload_Response>:
   ============================================================================ */
/**
 * @brief Processa respostas recebidas do Payload
 */
void Check_Payload_Response(void)
{
 8002e74:	b580      	push	{r7, lr}
 8002e76:	b0c4      	sub	sp, #272	@ 0x110
 8002e78:	af00      	add	r7, sp, #0
    UART_Message_t msg = UART_Receive(&huart5);
 8002e7a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8002e7e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002e82:	4953      	ldr	r1, [pc, #332]	@ (8002fd0 <Check_Payload_Response+0x15c>)
 8002e84:	4618      	mov	r0, r3
 8002e86:	f7ff fe11 	bl	8002aac <UART_Receive>
    
    if (msg.id == 0) {
 8002e8a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8002e8e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002e92:	781b      	ldrb	r3, [r3, #0]
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	f000 808d 	beq.w	8002fb4 <Check_Payload_Response+0x140>
        return;  // Nenhuma mensagem válida ou erro
    }
    
    switch (msg.id) {
 8002e9a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8002e9e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002ea2:	781b      	ldrb	r3, [r3, #0]
 8002ea4:	2bee      	cmp	r3, #238	@ 0xee
 8002ea6:	f000 8081 	beq.w	8002fac <Check_Payload_Response+0x138>
 8002eaa:	2bee      	cmp	r3, #238	@ 0xee
 8002eac:	f300 8084 	bgt.w	8002fb8 <Check_Payload_Response+0x144>
 8002eb0:	2ba0      	cmp	r3, #160	@ 0xa0
 8002eb2:	f000 8083 	beq.w	8002fbc <Check_Payload_Response+0x148>
 8002eb6:	2ba0      	cmp	r3, #160	@ 0xa0
 8002eb8:	dc7e      	bgt.n	8002fb8 <Check_Payload_Response+0x144>
 8002eba:	2b10      	cmp	r3, #16
 8002ebc:	d002      	beq.n	8002ec4 <Check_Payload_Response+0x50>
 8002ebe:	2b11      	cmp	r3, #17
 8002ec0:	d026      	beq.n	8002f10 <Check_Payload_Response+0x9c>
            mission_results.mission_complete = 0;
            break;
            
        default:
            // Mensagem desconhecida
            break;
 8002ec2:	e079      	b.n	8002fb8 <Check_Payload_Response+0x144>
            if (msg.length >= 5) {
 8002ec4:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8002ec8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002ecc:	f893 3101 	ldrb.w	r3, [r3, #257]	@ 0x101
 8002ed0:	2b04      	cmp	r3, #4
 8002ed2:	d975      	bls.n	8002fc0 <Check_Payload_Response+0x14c>
                mission_results.oil_detected = msg.data[0];
 8002ed4:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8002ed8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002edc:	785a      	ldrb	r2, [r3, #1]
 8002ede:	4b3d      	ldr	r3, [pc, #244]	@ (8002fd4 <Check_Payload_Response+0x160>)
 8002ee0:	701a      	strb	r2, [r3, #0]
                memcpy(&temp, &msg.data[1], 4);
 8002ee2:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8002ee6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002eea:	f8d3 3002 	ldr.w	r3, [r3, #2]
 8002eee:	461a      	mov	r2, r3
 8002ef0:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8002ef4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8002ef8:	601a      	str	r2, [r3, #0]
                memcpy(&mission_results.oil_area_percentage, &temp, 4);
 8002efa:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8002efe:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	4a33      	ldr	r2, [pc, #204]	@ (8002fd4 <Check_Payload_Response+0x160>)
 8002f06:	6053      	str	r3, [r2, #4]
                mission_results.mission_complete = 1;
 8002f08:	4b32      	ldr	r3, [pc, #200]	@ (8002fd4 <Check_Payload_Response+0x160>)
 8002f0a:	2201      	movs	r2, #1
 8002f0c:	751a      	strb	r2, [r3, #20]
            break;
 8002f0e:	e057      	b.n	8002fc0 <Check_Payload_Response+0x14c>
            if (msg.length >= 12) {
 8002f10:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8002f14:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002f18:	f893 3101 	ldrb.w	r3, [r3, #257]	@ 0x101
 8002f1c:	2b0b      	cmp	r3, #11
 8002f1e:	d951      	bls.n	8002fc4 <Check_Payload_Response+0x150>
                mission_results.ship_mmsi = ((uint32_t)msg.data[0] << 24) |
 8002f20:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8002f24:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002f28:	785b      	ldrb	r3, [r3, #1]
 8002f2a:	061a      	lsls	r2, r3, #24
                                            ((uint32_t)msg.data[1] << 16) |
 8002f2c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8002f30:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002f34:	789b      	ldrb	r3, [r3, #2]
 8002f36:	041b      	lsls	r3, r3, #16
                mission_results.ship_mmsi = ((uint32_t)msg.data[0] << 24) |
 8002f38:	431a      	orrs	r2, r3
                                            ((uint32_t)msg.data[2] << 8)  |
 8002f3a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8002f3e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002f42:	78db      	ldrb	r3, [r3, #3]
 8002f44:	021b      	lsls	r3, r3, #8
                                            ((uint32_t)msg.data[1] << 16) |
 8002f46:	4313      	orrs	r3, r2
                                             (uint32_t)msg.data[3];
 8002f48:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8002f4c:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 8002f50:	7912      	ldrb	r2, [r2, #4]
                                            ((uint32_t)msg.data[2] << 8)  |
 8002f52:	4313      	orrs	r3, r2
                mission_results.ship_mmsi = ((uint32_t)msg.data[0] << 24) |
 8002f54:	4a1f      	ldr	r2, [pc, #124]	@ (8002fd4 <Check_Payload_Response+0x160>)
 8002f56:	6093      	str	r3, [r2, #8]
                memcpy(&temp_lat, &msg.data[4], 4);
 8002f58:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8002f5c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002f60:	f8d3 3005 	ldr.w	r3, [r3, #5]
 8002f64:	461a      	mov	r2, r3
 8002f66:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8002f6a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002f6e:	601a      	str	r2, [r3, #0]
                memcpy(&mission_results.ship_origin_lat, &temp_lat, 4);
 8002f70:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8002f74:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	4a16      	ldr	r2, [pc, #88]	@ (8002fd4 <Check_Payload_Response+0x160>)
 8002f7c:	60d3      	str	r3, [r2, #12]
                memcpy(&temp_lon, &msg.data[8], 4);
 8002f7e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8002f82:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002f86:	f8d3 3009 	ldr.w	r3, [r3, #9]
 8002f8a:	461a      	mov	r2, r3
 8002f8c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8002f90:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8002f94:	601a      	str	r2, [r3, #0]
                memcpy(&mission_results.ship_origin_lon, &temp_lon, 4);
 8002f96:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8002f9a:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	4a0c      	ldr	r2, [pc, #48]	@ (8002fd4 <Check_Payload_Response+0x160>)
 8002fa2:	6113      	str	r3, [r2, #16]
                mission_results.mission_complete = 1;
 8002fa4:	4b0b      	ldr	r3, [pc, #44]	@ (8002fd4 <Check_Payload_Response+0x160>)
 8002fa6:	2201      	movs	r2, #1
 8002fa8:	751a      	strb	r2, [r3, #20]
            break;
 8002faa:	e00b      	b.n	8002fc4 <Check_Payload_Response+0x150>
            mission_results.mission_complete = 0;
 8002fac:	4b09      	ldr	r3, [pc, #36]	@ (8002fd4 <Check_Payload_Response+0x160>)
 8002fae:	2200      	movs	r2, #0
 8002fb0:	751a      	strb	r2, [r3, #20]
            break;
 8002fb2:	e008      	b.n	8002fc6 <Check_Payload_Response+0x152>
        return;  // Nenhuma mensagem válida ou erro
 8002fb4:	bf00      	nop
 8002fb6:	e006      	b.n	8002fc6 <Check_Payload_Response+0x152>
            break;
 8002fb8:	bf00      	nop
 8002fba:	e004      	b.n	8002fc6 <Check_Payload_Response+0x152>
            break;
 8002fbc:	bf00      	nop
 8002fbe:	e002      	b.n	8002fc6 <Check_Payload_Response+0x152>
            break;
 8002fc0:	bf00      	nop
 8002fc2:	e000      	b.n	8002fc6 <Check_Payload_Response+0x152>
            break;
 8002fc4:	bf00      	nop
    }
}
 8002fc6:	f507 7788 	add.w	r7, r7, #272	@ 0x110
 8002fca:	46bd      	mov	sp, r7
 8002fcc:	bd80      	pop	{r7, pc}
 8002fce:	bf00      	nop
 8002fd0:	24000558 	.word	0x24000558
 8002fd4:	240008b0 	.word	0x240008b0

08002fd8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8002fd8:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8003014 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8002fdc:	f7fe feea 	bl	8001db4 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8002fe0:	f7fe fe48 	bl	8001c74 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002fe4:	480c      	ldr	r0, [pc, #48]	@ (8003018 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002fe6:	490d      	ldr	r1, [pc, #52]	@ (800301c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002fe8:	4a0d      	ldr	r2, [pc, #52]	@ (8003020 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002fea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002fec:	e002      	b.n	8002ff4 <LoopCopyDataInit>

08002fee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002fee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002ff0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002ff2:	3304      	adds	r3, #4

08002ff4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002ff4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002ff6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002ff8:	d3f9      	bcc.n	8002fee <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002ffa:	4a0a      	ldr	r2, [pc, #40]	@ (8003024 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002ffc:	4c0a      	ldr	r4, [pc, #40]	@ (8003028 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002ffe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003000:	e001      	b.n	8003006 <LoopFillZerobss>

08003002 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003002:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003004:	3204      	adds	r2, #4

08003006 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003006:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003008:	d3fb      	bcc.n	8003002 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800300a:	f008 fe57 	bl	800bcbc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800300e:	f7fe f9e9 	bl	80013e4 <main>
  bx  lr
 8003012:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003014:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8003018:	24000000 	.word	0x24000000
  ldr r1, =_edata
 800301c:	24000078 	.word	0x24000078
  ldr r2, =_sidata
 8003020:	0800c6b4 	.word	0x0800c6b4
  ldr r2, =_sbss
 8003024:	24000078 	.word	0x24000078
  ldr r4, =_ebss
 8003028:	24000a14 	.word	0x24000a14

0800302c <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800302c:	e7fe      	b.n	800302c <ADC3_IRQHandler>
	...

08003030 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003030:	b580      	push	{r7, lr}
 8003032:	b082      	sub	sp, #8
 8003034:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003036:	2003      	movs	r0, #3
 8003038:	f001 fb20 	bl	800467c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800303c:	f003 fdb0 	bl	8006ba0 <HAL_RCC_GetSysClockFreq>
 8003040:	4602      	mov	r2, r0
 8003042:	4b15      	ldr	r3, [pc, #84]	@ (8003098 <HAL_Init+0x68>)
 8003044:	699b      	ldr	r3, [r3, #24]
 8003046:	0a1b      	lsrs	r3, r3, #8
 8003048:	f003 030f 	and.w	r3, r3, #15
 800304c:	4913      	ldr	r1, [pc, #76]	@ (800309c <HAL_Init+0x6c>)
 800304e:	5ccb      	ldrb	r3, [r1, r3]
 8003050:	f003 031f 	and.w	r3, r3, #31
 8003054:	fa22 f303 	lsr.w	r3, r2, r3
 8003058:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800305a:	4b0f      	ldr	r3, [pc, #60]	@ (8003098 <HAL_Init+0x68>)
 800305c:	699b      	ldr	r3, [r3, #24]
 800305e:	f003 030f 	and.w	r3, r3, #15
 8003062:	4a0e      	ldr	r2, [pc, #56]	@ (800309c <HAL_Init+0x6c>)
 8003064:	5cd3      	ldrb	r3, [r2, r3]
 8003066:	f003 031f 	and.w	r3, r3, #31
 800306a:	687a      	ldr	r2, [r7, #4]
 800306c:	fa22 f303 	lsr.w	r3, r2, r3
 8003070:	4a0b      	ldr	r2, [pc, #44]	@ (80030a0 <HAL_Init+0x70>)
 8003072:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003074:	4a0b      	ldr	r2, [pc, #44]	@ (80030a4 <HAL_Init+0x74>)
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800307a:	200f      	movs	r0, #15
 800307c:	f000 f814 	bl	80030a8 <HAL_InitTick>
 8003080:	4603      	mov	r3, r0
 8003082:	2b00      	cmp	r3, #0
 8003084:	d001      	beq.n	800308a <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8003086:	2301      	movs	r3, #1
 8003088:	e002      	b.n	8003090 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800308a:	f7fe fd69 	bl	8001b60 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800308e:	2300      	movs	r3, #0
}
 8003090:	4618      	mov	r0, r3
 8003092:	3708      	adds	r7, #8
 8003094:	46bd      	mov	sp, r7
 8003096:	bd80      	pop	{r7, pc}
 8003098:	58024400 	.word	0x58024400
 800309c:	0800c628 	.word	0x0800c628
 80030a0:	24000004 	.word	0x24000004
 80030a4:	24000000 	.word	0x24000000

080030a8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80030a8:	b580      	push	{r7, lr}
 80030aa:	b082      	sub	sp, #8
 80030ac:	af00      	add	r7, sp, #0
 80030ae:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80030b0:	4b15      	ldr	r3, [pc, #84]	@ (8003108 <HAL_InitTick+0x60>)
 80030b2:	781b      	ldrb	r3, [r3, #0]
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d101      	bne.n	80030bc <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80030b8:	2301      	movs	r3, #1
 80030ba:	e021      	b.n	8003100 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80030bc:	4b13      	ldr	r3, [pc, #76]	@ (800310c <HAL_InitTick+0x64>)
 80030be:	681a      	ldr	r2, [r3, #0]
 80030c0:	4b11      	ldr	r3, [pc, #68]	@ (8003108 <HAL_InitTick+0x60>)
 80030c2:	781b      	ldrb	r3, [r3, #0]
 80030c4:	4619      	mov	r1, r3
 80030c6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80030ca:	fbb3 f3f1 	udiv	r3, r3, r1
 80030ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80030d2:	4618      	mov	r0, r3
 80030d4:	f001 fb05 	bl	80046e2 <HAL_SYSTICK_Config>
 80030d8:	4603      	mov	r3, r0
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d001      	beq.n	80030e2 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80030de:	2301      	movs	r3, #1
 80030e0:	e00e      	b.n	8003100 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	2b0f      	cmp	r3, #15
 80030e6:	d80a      	bhi.n	80030fe <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80030e8:	2200      	movs	r2, #0
 80030ea:	6879      	ldr	r1, [r7, #4]
 80030ec:	f04f 30ff 	mov.w	r0, #4294967295
 80030f0:	f001 facf 	bl	8004692 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80030f4:	4a06      	ldr	r2, [pc, #24]	@ (8003110 <HAL_InitTick+0x68>)
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80030fa:	2300      	movs	r3, #0
 80030fc:	e000      	b.n	8003100 <HAL_InitTick+0x58>
    return HAL_ERROR;
 80030fe:	2301      	movs	r3, #1
}
 8003100:	4618      	mov	r0, r3
 8003102:	3708      	adds	r7, #8
 8003104:	46bd      	mov	sp, r7
 8003106:	bd80      	pop	{r7, pc}
 8003108:	24000024 	.word	0x24000024
 800310c:	24000000 	.word	0x24000000
 8003110:	24000020 	.word	0x24000020

08003114 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003114:	b480      	push	{r7}
 8003116:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003118:	4b06      	ldr	r3, [pc, #24]	@ (8003134 <HAL_IncTick+0x20>)
 800311a:	781b      	ldrb	r3, [r3, #0]
 800311c:	461a      	mov	r2, r3
 800311e:	4b06      	ldr	r3, [pc, #24]	@ (8003138 <HAL_IncTick+0x24>)
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	4413      	add	r3, r2
 8003124:	4a04      	ldr	r2, [pc, #16]	@ (8003138 <HAL_IncTick+0x24>)
 8003126:	6013      	str	r3, [r2, #0]
}
 8003128:	bf00      	nop
 800312a:	46bd      	mov	sp, r7
 800312c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003130:	4770      	bx	lr
 8003132:	bf00      	nop
 8003134:	24000024 	.word	0x24000024
 8003138:	240008c8 	.word	0x240008c8

0800313c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800313c:	b480      	push	{r7}
 800313e:	af00      	add	r7, sp, #0
  return uwTick;
 8003140:	4b03      	ldr	r3, [pc, #12]	@ (8003150 <HAL_GetTick+0x14>)
 8003142:	681b      	ldr	r3, [r3, #0]
}
 8003144:	4618      	mov	r0, r3
 8003146:	46bd      	mov	sp, r7
 8003148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800314c:	4770      	bx	lr
 800314e:	bf00      	nop
 8003150:	240008c8 	.word	0x240008c8

08003154 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003154:	b580      	push	{r7, lr}
 8003156:	b084      	sub	sp, #16
 8003158:	af00      	add	r7, sp, #0
 800315a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800315c:	f7ff ffee 	bl	800313c <HAL_GetTick>
 8003160:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	f1b3 3fff 	cmp.w	r3, #4294967295
 800316c:	d005      	beq.n	800317a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800316e:	4b0a      	ldr	r3, [pc, #40]	@ (8003198 <HAL_Delay+0x44>)
 8003170:	781b      	ldrb	r3, [r3, #0]
 8003172:	461a      	mov	r2, r3
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	4413      	add	r3, r2
 8003178:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800317a:	bf00      	nop
 800317c:	f7ff ffde 	bl	800313c <HAL_GetTick>
 8003180:	4602      	mov	r2, r0
 8003182:	68bb      	ldr	r3, [r7, #8]
 8003184:	1ad3      	subs	r3, r2, r3
 8003186:	68fa      	ldr	r2, [r7, #12]
 8003188:	429a      	cmp	r2, r3
 800318a:	d8f7      	bhi.n	800317c <HAL_Delay+0x28>
  {
  }
}
 800318c:	bf00      	nop
 800318e:	bf00      	nop
 8003190:	3710      	adds	r7, #16
 8003192:	46bd      	mov	sp, r7
 8003194:	bd80      	pop	{r7, pc}
 8003196:	bf00      	nop
 8003198:	24000024 	.word	0x24000024

0800319c <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 800319c:	b480      	push	{r7}
 800319e:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 80031a0:	4b03      	ldr	r3, [pc, #12]	@ (80031b0 <HAL_GetREVID+0x14>)
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	0c1b      	lsrs	r3, r3, #16
}
 80031a6:	4618      	mov	r0, r3
 80031a8:	46bd      	mov	sp, r7
 80031aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ae:	4770      	bx	lr
 80031b0:	5c001000 	.word	0x5c001000

080031b4 <HAL_SYSCFG_AnalogSwitchConfig>:
  *   @arg SYSCFG_SWITCH_PC3_CLOSE
  * @retval None
  */

void HAL_SYSCFG_AnalogSwitchConfig(uint32_t SYSCFG_AnalogSwitch , uint32_t SYSCFG_SwitchState )
{
 80031b4:	b480      	push	{r7}
 80031b6:	b083      	sub	sp, #12
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	6078      	str	r0, [r7, #4]
 80031bc:	6039      	str	r1, [r7, #0]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ANALOG_SWITCH(SYSCFG_AnalogSwitch));
  assert_param(IS_SYSCFG_SWITCH_STATE(SYSCFG_SwitchState));

  MODIFY_REG(SYSCFG->PMCR, (uint32_t) SYSCFG_AnalogSwitch, (uint32_t)(SYSCFG_SwitchState));
 80031be:	4b07      	ldr	r3, [pc, #28]	@ (80031dc <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 80031c0:	685a      	ldr	r2, [r3, #4]
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	43db      	mvns	r3, r3
 80031c6:	401a      	ands	r2, r3
 80031c8:	4904      	ldr	r1, [pc, #16]	@ (80031dc <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 80031ca:	683b      	ldr	r3, [r7, #0]
 80031cc:	4313      	orrs	r3, r2
 80031ce:	604b      	str	r3, [r1, #4]
}
 80031d0:	bf00      	nop
 80031d2:	370c      	adds	r7, #12
 80031d4:	46bd      	mov	sp, r7
 80031d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031da:	4770      	bx	lr
 80031dc:	58000400 	.word	0x58000400

080031e0 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80031e0:	b480      	push	{r7}
 80031e2:	b083      	sub	sp, #12
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	6078      	str	r0, [r7, #4]
 80031e8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	689b      	ldr	r3, [r3, #8]
 80031ee:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80031f2:	683b      	ldr	r3, [r7, #0]
 80031f4:	431a      	orrs	r2, r3
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	609a      	str	r2, [r3, #8]
}
 80031fa:	bf00      	nop
 80031fc:	370c      	adds	r7, #12
 80031fe:	46bd      	mov	sp, r7
 8003200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003204:	4770      	bx	lr

08003206 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8003206:	b480      	push	{r7}
 8003208:	b083      	sub	sp, #12
 800320a:	af00      	add	r7, sp, #0
 800320c:	6078      	str	r0, [r7, #4]
 800320e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	689b      	ldr	r3, [r3, #8]
 8003214:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8003218:	683b      	ldr	r3, [r7, #0]
 800321a:	431a      	orrs	r2, r3
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	609a      	str	r2, [r3, #8]
}
 8003220:	bf00      	nop
 8003222:	370c      	adds	r7, #12
 8003224:	46bd      	mov	sp, r7
 8003226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800322a:	4770      	bx	lr

0800322c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800322c:	b480      	push	{r7}
 800322e:	b083      	sub	sp, #12
 8003230:	af00      	add	r7, sp, #0
 8003232:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	689b      	ldr	r3, [r3, #8]
 8003238:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 800323c:	4618      	mov	r0, r3
 800323e:	370c      	adds	r7, #12
 8003240:	46bd      	mov	sp, r7
 8003242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003246:	4770      	bx	lr

08003248 <LL_ADC_SetChannelPreselection>:
  *         @arg @ref LL_ADC_CHANNEL_18
  *         @arg @ref LL_ADC_CHANNEL_19
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelPreselection(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8003248:	b480      	push	{r7}
 800324a:	b087      	sub	sp, #28
 800324c:	af00      	add	r7, sp, #0
 800324e:	6078      	str	r0, [r7, #4]
 8003250:	6039      	str	r1, [r7, #0]
      /* ADC channels preselection */
      ADCx->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 8003252:	683b      	ldr	r3, [r7, #0]
 8003254:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003258:	2b00      	cmp	r3, #0
 800325a:	d107      	bne.n	800326c <LL_ADC_SetChannelPreselection+0x24>
 800325c:	683b      	ldr	r3, [r7, #0]
 800325e:	0e9b      	lsrs	r3, r3, #26
 8003260:	f003 031f 	and.w	r3, r3, #31
 8003264:	2201      	movs	r2, #1
 8003266:	fa02 f303 	lsl.w	r3, r2, r3
 800326a:	e015      	b.n	8003298 <LL_ADC_SetChannelPreselection+0x50>
 800326c:	683b      	ldr	r3, [r7, #0]
 800326e:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003270:	693b      	ldr	r3, [r7, #16]
 8003272:	fa93 f3a3 	rbit	r3, r3
 8003276:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800327c:	697b      	ldr	r3, [r7, #20]
 800327e:	2b00      	cmp	r3, #0
 8003280:	d101      	bne.n	8003286 <LL_ADC_SetChannelPreselection+0x3e>
  {
    return 32U;
 8003282:	2320      	movs	r3, #32
 8003284:	e003      	b.n	800328e <LL_ADC_SetChannelPreselection+0x46>
  }
  return __builtin_clz(value);
 8003286:	697b      	ldr	r3, [r7, #20]
 8003288:	fab3 f383 	clz	r3, r3
 800328c:	b2db      	uxtb	r3, r3
 800328e:	f003 031f 	and.w	r3, r3, #31
 8003292:	2201      	movs	r2, #1
 8003294:	fa02 f303 	lsl.w	r3, r2, r3
 8003298:	687a      	ldr	r2, [r7, #4]
 800329a:	69d2      	ldr	r2, [r2, #28]
 800329c:	431a      	orrs	r2, r3
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	61da      	str	r2, [r3, #28]
#endif /* ADC_VER_V5_V90 */
}
 80032a2:	bf00      	nop
 80032a4:	371c      	adds	r7, #28
 80032a6:	46bd      	mov	sp, r7
 80032a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ac:	4770      	bx	lr

080032ae <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80032ae:	b480      	push	{r7}
 80032b0:	b087      	sub	sp, #28
 80032b2:	af00      	add	r7, sp, #0
 80032b4:	60f8      	str	r0, [r7, #12]
 80032b6:	60b9      	str	r1, [r7, #8]
 80032b8:	607a      	str	r2, [r7, #4]
 80032ba:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	3360      	adds	r3, #96	@ 0x60
 80032c0:	461a      	mov	r2, r3
 80032c2:	68bb      	ldr	r3, [r7, #8]
 80032c4:	009b      	lsls	r3, r3, #2
 80032c6:	4413      	add	r3, r2
 80032c8:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 80032ca:	697b      	ldr	r3, [r7, #20]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 80032d8:	683b      	ldr	r3, [r7, #0]
 80032da:	430b      	orrs	r3, r1
 80032dc:	431a      	orrs	r2, r3
 80032de:	697b      	ldr	r3, [r7, #20]
 80032e0:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 80032e2:	bf00      	nop
 80032e4:	371c      	adds	r7, #28
 80032e6:	46bd      	mov	sp, r7
 80032e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ec:	4770      	bx	lr

080032ee <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 80032ee:	b480      	push	{r7}
 80032f0:	b085      	sub	sp, #20
 80032f2:	af00      	add	r7, sp, #0
 80032f4:	60f8      	str	r0, [r7, #12]
 80032f6:	60b9      	str	r1, [r7, #8]
 80032f8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	691b      	ldr	r3, [r3, #16]
 80032fe:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 8003302:	68bb      	ldr	r3, [r7, #8]
 8003304:	f003 031f 	and.w	r3, r3, #31
 8003308:	6879      	ldr	r1, [r7, #4]
 800330a:	fa01 f303 	lsl.w	r3, r1, r3
 800330e:	431a      	orrs	r2, r3
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	611a      	str	r2, [r3, #16]
}
 8003314:	bf00      	nop
 8003316:	3714      	adds	r7, #20
 8003318:	46bd      	mov	sp, r7
 800331a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800331e:	4770      	bx	lr

08003320 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8003320:	b480      	push	{r7}
 8003322:	b087      	sub	sp, #28
 8003324:	af00      	add	r7, sp, #0
 8003326:	60f8      	str	r0, [r7, #12]
 8003328:	60b9      	str	r1, [r7, #8]
 800332a:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	3360      	adds	r3, #96	@ 0x60
 8003330:	461a      	mov	r2, r3
 8003332:	68bb      	ldr	r3, [r7, #8]
 8003334:	009b      	lsls	r3, r3, #2
 8003336:	4413      	add	r3, r2
 8003338:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 800333a:	697b      	ldr	r3, [r7, #20]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	431a      	orrs	r2, r3
 8003346:	697b      	ldr	r3, [r7, #20]
 8003348:	601a      	str	r2, [r3, #0]
  }
}
 800334a:	bf00      	nop
 800334c:	371c      	adds	r7, #28
 800334e:	46bd      	mov	sp, r7
 8003350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003354:	4770      	bx	lr

08003356 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8003356:	b480      	push	{r7}
 8003358:	b087      	sub	sp, #28
 800335a:	af00      	add	r7, sp, #0
 800335c:	60f8      	str	r0, [r7, #12]
 800335e:	60b9      	str	r1, [r7, #8]
 8003360:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	3330      	adds	r3, #48	@ 0x30
 8003366:	461a      	mov	r2, r3
 8003368:	68bb      	ldr	r3, [r7, #8]
 800336a:	0a1b      	lsrs	r3, r3, #8
 800336c:	009b      	lsls	r3, r3, #2
 800336e:	f003 030c 	and.w	r3, r3, #12
 8003372:	4413      	add	r3, r2
 8003374:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003376:	697b      	ldr	r3, [r7, #20]
 8003378:	681a      	ldr	r2, [r3, #0]
 800337a:	68bb      	ldr	r3, [r7, #8]
 800337c:	f003 031f 	and.w	r3, r3, #31
 8003380:	211f      	movs	r1, #31
 8003382:	fa01 f303 	lsl.w	r3, r1, r3
 8003386:	43db      	mvns	r3, r3
 8003388:	401a      	ands	r2, r3
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	0e9b      	lsrs	r3, r3, #26
 800338e:	f003 011f 	and.w	r1, r3, #31
 8003392:	68bb      	ldr	r3, [r7, #8]
 8003394:	f003 031f 	and.w	r3, r3, #31
 8003398:	fa01 f303 	lsl.w	r3, r1, r3
 800339c:	431a      	orrs	r2, r3
 800339e:	697b      	ldr	r3, [r7, #20]
 80033a0:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80033a2:	bf00      	nop
 80033a4:	371c      	adds	r7, #28
 80033a6:	46bd      	mov	sp, r7
 80033a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ac:	4770      	bx	lr

080033ae <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80033ae:	b480      	push	{r7}
 80033b0:	b087      	sub	sp, #28
 80033b2:	af00      	add	r7, sp, #0
 80033b4:	60f8      	str	r0, [r7, #12]
 80033b6:	60b9      	str	r1, [r7, #8]
 80033b8:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	3314      	adds	r3, #20
 80033be:	461a      	mov	r2, r3
 80033c0:	68bb      	ldr	r3, [r7, #8]
 80033c2:	0e5b      	lsrs	r3, r3, #25
 80033c4:	009b      	lsls	r3, r3, #2
 80033c6:	f003 0304 	and.w	r3, r3, #4
 80033ca:	4413      	add	r3, r2
 80033cc:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80033ce:	697b      	ldr	r3, [r7, #20]
 80033d0:	681a      	ldr	r2, [r3, #0]
 80033d2:	68bb      	ldr	r3, [r7, #8]
 80033d4:	0d1b      	lsrs	r3, r3, #20
 80033d6:	f003 031f 	and.w	r3, r3, #31
 80033da:	2107      	movs	r1, #7
 80033dc:	fa01 f303 	lsl.w	r3, r1, r3
 80033e0:	43db      	mvns	r3, r3
 80033e2:	401a      	ands	r2, r3
 80033e4:	68bb      	ldr	r3, [r7, #8]
 80033e6:	0d1b      	lsrs	r3, r3, #20
 80033e8:	f003 031f 	and.w	r3, r3, #31
 80033ec:	6879      	ldr	r1, [r7, #4]
 80033ee:	fa01 f303 	lsl.w	r3, r1, r3
 80033f2:	431a      	orrs	r2, r3
 80033f4:	697b      	ldr	r3, [r7, #20]
 80033f6:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80033f8:	bf00      	nop
 80033fa:	371c      	adds	r7, #28
 80033fc:	46bd      	mov	sp, r7
 80033fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003402:	4770      	bx	lr

08003404 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8003404:	b480      	push	{r7}
 8003406:	b085      	sub	sp, #20
 8003408:	af00      	add	r7, sp, #0
 800340a:	60f8      	str	r0, [r7, #12]
 800340c:	60b9      	str	r1, [r7, #8]
 800340e:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8003416:	68bb      	ldr	r3, [r7, #8]
 8003418:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800341c:	43db      	mvns	r3, r3
 800341e:	401a      	ands	r2, r3
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	f003 0318 	and.w	r3, r3, #24
 8003426:	4908      	ldr	r1, [pc, #32]	@ (8003448 <LL_ADC_SetChannelSingleDiff+0x44>)
 8003428:	40d9      	lsrs	r1, r3
 800342a:	68bb      	ldr	r3, [r7, #8]
 800342c:	400b      	ands	r3, r1
 800342e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003432:	431a      	orrs	r2, r3
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 800343a:	bf00      	nop
 800343c:	3714      	adds	r7, #20
 800343e:	46bd      	mov	sp, r7
 8003440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003444:	4770      	bx	lr
 8003446:	bf00      	nop
 8003448:	000fffff 	.word	0x000fffff

0800344c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800344c:	b480      	push	{r7}
 800344e:	b083      	sub	sp, #12
 8003450:	af00      	add	r7, sp, #0
 8003452:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	689a      	ldr	r2, [r3, #8]
 8003458:	4b04      	ldr	r3, [pc, #16]	@ (800346c <LL_ADC_DisableDeepPowerDown+0x20>)
 800345a:	4013      	ands	r3, r2
 800345c:	687a      	ldr	r2, [r7, #4]
 800345e:	6093      	str	r3, [r2, #8]
}
 8003460:	bf00      	nop
 8003462:	370c      	adds	r7, #12
 8003464:	46bd      	mov	sp, r7
 8003466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800346a:	4770      	bx	lr
 800346c:	5fffffc0 	.word	0x5fffffc0

08003470 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8003470:	b480      	push	{r7}
 8003472:	b083      	sub	sp, #12
 8003474:	af00      	add	r7, sp, #0
 8003476:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	689b      	ldr	r3, [r3, #8]
 800347c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003480:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003484:	d101      	bne.n	800348a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8003486:	2301      	movs	r3, #1
 8003488:	e000      	b.n	800348c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800348a:	2300      	movs	r3, #0
}
 800348c:	4618      	mov	r0, r3
 800348e:	370c      	adds	r7, #12
 8003490:	46bd      	mov	sp, r7
 8003492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003496:	4770      	bx	lr

08003498 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003498:	b480      	push	{r7}
 800349a:	b083      	sub	sp, #12
 800349c:	af00      	add	r7, sp, #0
 800349e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	689a      	ldr	r2, [r3, #8]
 80034a4:	4b05      	ldr	r3, [pc, #20]	@ (80034bc <LL_ADC_EnableInternalRegulator+0x24>)
 80034a6:	4013      	ands	r3, r2
 80034a8:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80034b0:	bf00      	nop
 80034b2:	370c      	adds	r7, #12
 80034b4:	46bd      	mov	sp, r7
 80034b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ba:	4770      	bx	lr
 80034bc:	6fffffc0 	.word	0x6fffffc0

080034c0 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80034c0:	b480      	push	{r7}
 80034c2:	b083      	sub	sp, #12
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	689b      	ldr	r3, [r3, #8]
 80034cc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80034d0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80034d4:	d101      	bne.n	80034da <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80034d6:	2301      	movs	r3, #1
 80034d8:	e000      	b.n	80034dc <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80034da:	2300      	movs	r3, #0
}
 80034dc:	4618      	mov	r0, r3
 80034de:	370c      	adds	r7, #12
 80034e0:	46bd      	mov	sp, r7
 80034e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e6:	4770      	bx	lr

080034e8 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80034e8:	b480      	push	{r7}
 80034ea:	b083      	sub	sp, #12
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	689a      	ldr	r2, [r3, #8]
 80034f4:	4b05      	ldr	r3, [pc, #20]	@ (800350c <LL_ADC_Disable+0x24>)
 80034f6:	4013      	ands	r3, r2
 80034f8:	f043 0202 	orr.w	r2, r3, #2
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8003500:	bf00      	nop
 8003502:	370c      	adds	r7, #12
 8003504:	46bd      	mov	sp, r7
 8003506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800350a:	4770      	bx	lr
 800350c:	7fffffc0 	.word	0x7fffffc0

08003510 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8003510:	b480      	push	{r7}
 8003512:	b083      	sub	sp, #12
 8003514:	af00      	add	r7, sp, #0
 8003516:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	689b      	ldr	r3, [r3, #8]
 800351c:	f003 0301 	and.w	r3, r3, #1
 8003520:	2b01      	cmp	r3, #1
 8003522:	d101      	bne.n	8003528 <LL_ADC_IsEnabled+0x18>
 8003524:	2301      	movs	r3, #1
 8003526:	e000      	b.n	800352a <LL_ADC_IsEnabled+0x1a>
 8003528:	2300      	movs	r3, #0
}
 800352a:	4618      	mov	r0, r3
 800352c:	370c      	adds	r7, #12
 800352e:	46bd      	mov	sp, r7
 8003530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003534:	4770      	bx	lr

08003536 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8003536:	b480      	push	{r7}
 8003538:	b083      	sub	sp, #12
 800353a:	af00      	add	r7, sp, #0
 800353c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	689b      	ldr	r3, [r3, #8]
 8003542:	f003 0302 	and.w	r3, r3, #2
 8003546:	2b02      	cmp	r3, #2
 8003548:	d101      	bne.n	800354e <LL_ADC_IsDisableOngoing+0x18>
 800354a:	2301      	movs	r3, #1
 800354c:	e000      	b.n	8003550 <LL_ADC_IsDisableOngoing+0x1a>
 800354e:	2300      	movs	r3, #0
}
 8003550:	4618      	mov	r0, r3
 8003552:	370c      	adds	r7, #12
 8003554:	46bd      	mov	sp, r7
 8003556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800355a:	4770      	bx	lr

0800355c <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800355c:	b480      	push	{r7}
 800355e:	b083      	sub	sp, #12
 8003560:	af00      	add	r7, sp, #0
 8003562:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	689b      	ldr	r3, [r3, #8]
 8003568:	f003 0304 	and.w	r3, r3, #4
 800356c:	2b04      	cmp	r3, #4
 800356e:	d101      	bne.n	8003574 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003570:	2301      	movs	r3, #1
 8003572:	e000      	b.n	8003576 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003574:	2300      	movs	r3, #0
}
 8003576:	4618      	mov	r0, r3
 8003578:	370c      	adds	r7, #12
 800357a:	46bd      	mov	sp, r7
 800357c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003580:	4770      	bx	lr

08003582 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8003582:	b480      	push	{r7}
 8003584:	b083      	sub	sp, #12
 8003586:	af00      	add	r7, sp, #0
 8003588:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	689b      	ldr	r3, [r3, #8]
 800358e:	f003 0308 	and.w	r3, r3, #8
 8003592:	2b08      	cmp	r3, #8
 8003594:	d101      	bne.n	800359a <LL_ADC_INJ_IsConversionOngoing+0x18>
 8003596:	2301      	movs	r3, #1
 8003598:	e000      	b.n	800359c <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800359a:	2300      	movs	r3, #0
}
 800359c:	4618      	mov	r0, r3
 800359e:	370c      	adds	r7, #12
 80035a0:	46bd      	mov	sp, r7
 80035a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a6:	4770      	bx	lr

080035a8 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80035a8:	b590      	push	{r4, r7, lr}
 80035aa:	b089      	sub	sp, #36	@ 0x24
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80035b0:	2300      	movs	r3, #0
 80035b2:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80035b4:	2300      	movs	r3, #0
 80035b6:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d101      	bne.n	80035c2 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80035be:	2301      	movs	r3, #1
 80035c0:	e18f      	b.n	80038e2 <HAL_ADC_Init+0x33a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	68db      	ldr	r3, [r3, #12]
 80035c6:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d109      	bne.n	80035e4 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80035d0:	6878      	ldr	r0, [r7, #4]
 80035d2:	f7fd f9f1 	bl	80009b8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	2200      	movs	r2, #0
 80035da:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	2200      	movs	r2, #0
 80035e0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	4618      	mov	r0, r3
 80035ea:	f7ff ff41 	bl	8003470 <LL_ADC_IsDeepPowerDownEnabled>
 80035ee:	4603      	mov	r3, r0
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d004      	beq.n	80035fe <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	4618      	mov	r0, r3
 80035fa:	f7ff ff27 	bl	800344c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	4618      	mov	r0, r3
 8003604:	f7ff ff5c 	bl	80034c0 <LL_ADC_IsInternalRegulatorEnabled>
 8003608:	4603      	mov	r3, r0
 800360a:	2b00      	cmp	r3, #0
 800360c:	d114      	bne.n	8003638 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	4618      	mov	r0, r3
 8003614:	f7ff ff40 	bl	8003498 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003618:	4b87      	ldr	r3, [pc, #540]	@ (8003838 <HAL_ADC_Init+0x290>)
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	099b      	lsrs	r3, r3, #6
 800361e:	4a87      	ldr	r2, [pc, #540]	@ (800383c <HAL_ADC_Init+0x294>)
 8003620:	fba2 2303 	umull	r2, r3, r2, r3
 8003624:	099b      	lsrs	r3, r3, #6
 8003626:	3301      	adds	r3, #1
 8003628:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800362a:	e002      	b.n	8003632 <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 800362c:	68bb      	ldr	r3, [r7, #8]
 800362e:	3b01      	subs	r3, #1
 8003630:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8003632:	68bb      	ldr	r3, [r7, #8]
 8003634:	2b00      	cmp	r3, #0
 8003636:	d1f9      	bne.n	800362c <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	4618      	mov	r0, r3
 800363e:	f7ff ff3f 	bl	80034c0 <LL_ADC_IsInternalRegulatorEnabled>
 8003642:	4603      	mov	r3, r0
 8003644:	2b00      	cmp	r3, #0
 8003646:	d10d      	bne.n	8003664 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800364c:	f043 0210 	orr.w	r2, r3, #16
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003658:	f043 0201 	orr.w	r2, r3, #1
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8003660:	2301      	movs	r3, #1
 8003662:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	4618      	mov	r0, r3
 800366a:	f7ff ff77 	bl	800355c <LL_ADC_REG_IsConversionOngoing>
 800366e:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003674:	f003 0310 	and.w	r3, r3, #16
 8003678:	2b00      	cmp	r3, #0
 800367a:	f040 8129 	bne.w	80038d0 <HAL_ADC_Init+0x328>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800367e:	697b      	ldr	r3, [r7, #20]
 8003680:	2b00      	cmp	r3, #0
 8003682:	f040 8125 	bne.w	80038d0 <HAL_ADC_Init+0x328>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800368a:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 800368e:	f043 0202 	orr.w	r2, r3, #2
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	4618      	mov	r0, r3
 800369c:	f7ff ff38 	bl	8003510 <LL_ADC_IsEnabled>
 80036a0:	4603      	mov	r3, r0
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d136      	bne.n	8003714 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	4a65      	ldr	r2, [pc, #404]	@ (8003840 <HAL_ADC_Init+0x298>)
 80036ac:	4293      	cmp	r3, r2
 80036ae:	d004      	beq.n	80036ba <HAL_ADC_Init+0x112>
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	4a63      	ldr	r2, [pc, #396]	@ (8003844 <HAL_ADC_Init+0x29c>)
 80036b6:	4293      	cmp	r3, r2
 80036b8:	d10e      	bne.n	80036d8 <HAL_ADC_Init+0x130>
 80036ba:	4861      	ldr	r0, [pc, #388]	@ (8003840 <HAL_ADC_Init+0x298>)
 80036bc:	f7ff ff28 	bl	8003510 <LL_ADC_IsEnabled>
 80036c0:	4604      	mov	r4, r0
 80036c2:	4860      	ldr	r0, [pc, #384]	@ (8003844 <HAL_ADC_Init+0x29c>)
 80036c4:	f7ff ff24 	bl	8003510 <LL_ADC_IsEnabled>
 80036c8:	4603      	mov	r3, r0
 80036ca:	4323      	orrs	r3, r4
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	bf0c      	ite	eq
 80036d0:	2301      	moveq	r3, #1
 80036d2:	2300      	movne	r3, #0
 80036d4:	b2db      	uxtb	r3, r3
 80036d6:	e008      	b.n	80036ea <HAL_ADC_Init+0x142>
 80036d8:	485b      	ldr	r0, [pc, #364]	@ (8003848 <HAL_ADC_Init+0x2a0>)
 80036da:	f7ff ff19 	bl	8003510 <LL_ADC_IsEnabled>
 80036de:	4603      	mov	r3, r0
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	bf0c      	ite	eq
 80036e4:	2301      	moveq	r3, #1
 80036e6:	2300      	movne	r3, #0
 80036e8:	b2db      	uxtb	r3, r3
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d012      	beq.n	8003714 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	4a53      	ldr	r2, [pc, #332]	@ (8003840 <HAL_ADC_Init+0x298>)
 80036f4:	4293      	cmp	r3, r2
 80036f6:	d004      	beq.n	8003702 <HAL_ADC_Init+0x15a>
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	4a51      	ldr	r2, [pc, #324]	@ (8003844 <HAL_ADC_Init+0x29c>)
 80036fe:	4293      	cmp	r3, r2
 8003700:	d101      	bne.n	8003706 <HAL_ADC_Init+0x15e>
 8003702:	4a52      	ldr	r2, [pc, #328]	@ (800384c <HAL_ADC_Init+0x2a4>)
 8003704:	e000      	b.n	8003708 <HAL_ADC_Init+0x160>
 8003706:	4a52      	ldr	r2, [pc, #328]	@ (8003850 <HAL_ADC_Init+0x2a8>)
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	685b      	ldr	r3, [r3, #4]
 800370c:	4619      	mov	r1, r3
 800370e:	4610      	mov	r0, r2
 8003710:	f7ff fd66 	bl	80031e0 <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8003714:	f7ff fd42 	bl	800319c <HAL_GetREVID>
 8003718:	4603      	mov	r3, r0
 800371a:	f241 0203 	movw	r2, #4099	@ 0x1003
 800371e:	4293      	cmp	r3, r2
 8003720:	d914      	bls.n	800374c <HAL_ADC_Init+0x1a4>
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	689b      	ldr	r3, [r3, #8]
 8003726:	2b10      	cmp	r3, #16
 8003728:	d110      	bne.n	800374c <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	7d5b      	ldrb	r3, [r3, #21]
 800372e:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8003734:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 800373a:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	7f1b      	ldrb	r3, [r3, #28]
 8003740:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8003742:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8003744:	f043 030c 	orr.w	r3, r3, #12
 8003748:	61bb      	str	r3, [r7, #24]
 800374a:	e00d      	b.n	8003768 <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	7d5b      	ldrb	r3, [r3, #21]
 8003750:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8003756:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 800375c:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	7f1b      	ldrb	r3, [r3, #28]
 8003762:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8003764:	4313      	orrs	r3, r2
 8003766:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	7f1b      	ldrb	r3, [r3, #28]
 800376c:	2b01      	cmp	r3, #1
 800376e:	d106      	bne.n	800377e <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	6a1b      	ldr	r3, [r3, #32]
 8003774:	3b01      	subs	r3, #1
 8003776:	045b      	lsls	r3, r3, #17
 8003778:	69ba      	ldr	r2, [r7, #24]
 800377a:	4313      	orrs	r3, r2
 800377c:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003782:	2b00      	cmp	r3, #0
 8003784:	d009      	beq.n	800379a <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800378a:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003792:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003794:	69ba      	ldr	r2, [r7, #24]
 8003796:	4313      	orrs	r3, r2
 8003798:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	68da      	ldr	r2, [r3, #12]
 80037a0:	4b2c      	ldr	r3, [pc, #176]	@ (8003854 <HAL_ADC_Init+0x2ac>)
 80037a2:	4013      	ands	r3, r2
 80037a4:	687a      	ldr	r2, [r7, #4]
 80037a6:	6812      	ldr	r2, [r2, #0]
 80037a8:	69b9      	ldr	r1, [r7, #24]
 80037aa:	430b      	orrs	r3, r1
 80037ac:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	4618      	mov	r0, r3
 80037b4:	f7ff fed2 	bl	800355c <LL_ADC_REG_IsConversionOngoing>
 80037b8:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	4618      	mov	r0, r3
 80037c0:	f7ff fedf 	bl	8003582 <LL_ADC_INJ_IsConversionOngoing>
 80037c4:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80037c6:	693b      	ldr	r3, [r7, #16]
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d15f      	bne.n	800388c <HAL_ADC_Init+0x2e4>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d15c      	bne.n	800388c <HAL_ADC_Init+0x2e4>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	7d1b      	ldrb	r3, [r3, #20]
 80037d6:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      tmpCFGR = (
 80037dc:	4313      	orrs	r3, r2
 80037de:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	68da      	ldr	r2, [r3, #12]
 80037e6:	4b1c      	ldr	r3, [pc, #112]	@ (8003858 <HAL_ADC_Init+0x2b0>)
 80037e8:	4013      	ands	r3, r2
 80037ea:	687a      	ldr	r2, [r7, #4]
 80037ec:	6812      	ldr	r2, [r2, #0]
 80037ee:	69b9      	ldr	r1, [r7, #24]
 80037f0:	430b      	orrs	r3, r1
 80037f2:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80037fa:	2b01      	cmp	r3, #1
 80037fc:	d130      	bne.n	8003860 <HAL_ADC_Init+0x2b8>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003802:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	691a      	ldr	r2, [r3, #16]
 800380a:	4b14      	ldr	r3, [pc, #80]	@ (800385c <HAL_ADC_Init+0x2b4>)
 800380c:	4013      	ands	r3, r2
 800380e:	687a      	ldr	r2, [r7, #4]
 8003810:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003812:	3a01      	subs	r2, #1
 8003814:	0411      	lsls	r1, r2, #16
 8003816:	687a      	ldr	r2, [r7, #4]
 8003818:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800381a:	4311      	orrs	r1, r2
 800381c:	687a      	ldr	r2, [r7, #4]
 800381e:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8003820:	4311      	orrs	r1, r2
 8003822:	687a      	ldr	r2, [r7, #4]
 8003824:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003826:	430a      	orrs	r2, r1
 8003828:	431a      	orrs	r2, r3
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f042 0201 	orr.w	r2, r2, #1
 8003832:	611a      	str	r2, [r3, #16]
 8003834:	e01c      	b.n	8003870 <HAL_ADC_Init+0x2c8>
 8003836:	bf00      	nop
 8003838:	24000000 	.word	0x24000000
 800383c:	053e2d63 	.word	0x053e2d63
 8003840:	40022000 	.word	0x40022000
 8003844:	40022100 	.word	0x40022100
 8003848:	58026000 	.word	0x58026000
 800384c:	40022300 	.word	0x40022300
 8003850:	58026300 	.word	0x58026300
 8003854:	fff0c003 	.word	0xfff0c003
 8003858:	ffffbffc 	.word	0xffffbffc
 800385c:	fc00f81e 	.word	0xfc00f81e

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	691a      	ldr	r2, [r3, #16]
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	f022 0201 	bic.w	r2, r2, #1
 800386e:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	691b      	ldr	r3, [r3, #16]
 8003876:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	430a      	orrs	r2, r1
 8003884:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 8003886:	6878      	ldr	r0, [r7, #4]
 8003888:	f000 fb80 	bl	8003f8c <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	68db      	ldr	r3, [r3, #12]
 8003890:	2b01      	cmp	r3, #1
 8003892:	d10c      	bne.n	80038ae <HAL_ADC_Init+0x306>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800389a:	f023 010f 	bic.w	r1, r3, #15
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	699b      	ldr	r3, [r3, #24]
 80038a2:	1e5a      	subs	r2, r3, #1
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	430a      	orrs	r2, r1
 80038aa:	631a      	str	r2, [r3, #48]	@ 0x30
 80038ac:	e007      	b.n	80038be <HAL_ADC_Init+0x316>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	f022 020f 	bic.w	r2, r2, #15
 80038bc:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80038c2:	f023 0303 	bic.w	r3, r3, #3
 80038c6:	f043 0201 	orr.w	r2, r3, #1
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	655a      	str	r2, [r3, #84]	@ 0x54
 80038ce:	e007      	b.n	80038e0 <HAL_ADC_Init+0x338>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80038d4:	f043 0210 	orr.w	r2, r3, #16
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 80038dc:	2301      	movs	r3, #1
 80038de:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80038e0:	7ffb      	ldrb	r3, [r7, #31]
}
 80038e2:	4618      	mov	r0, r3
 80038e4:	3724      	adds	r7, #36	@ 0x24
 80038e6:	46bd      	mov	sp, r7
 80038e8:	bd90      	pop	{r4, r7, pc}
 80038ea:	bf00      	nop

080038ec <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80038ec:	b590      	push	{r4, r7, lr}
 80038ee:	b08d      	sub	sp, #52	@ 0x34
 80038f0:	af00      	add	r7, sp, #0
 80038f2:	6078      	str	r0, [r7, #4]
 80038f4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80038f6:	2300      	movs	r3, #0
 80038f8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 80038fc:	2300      	movs	r3, #0
 80038fe:	60fb      	str	r3, [r7, #12]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8003900:	683b      	ldr	r3, [r7, #0]
 8003902:	68db      	ldr	r3, [r3, #12]
 8003904:	4a65      	ldr	r2, [pc, #404]	@ (8003a9c <HAL_ADC_ConfigChannel+0x1b0>)
 8003906:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800390e:	2b01      	cmp	r3, #1
 8003910:	d101      	bne.n	8003916 <HAL_ADC_ConfigChannel+0x2a>
 8003912:	2302      	movs	r3, #2
 8003914:	e2c7      	b.n	8003ea6 <HAL_ADC_ConfigChannel+0x5ba>
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	2201      	movs	r2, #1
 800391a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	4618      	mov	r0, r3
 8003924:	f7ff fe1a 	bl	800355c <LL_ADC_REG_IsConversionOngoing>
 8003928:	4603      	mov	r3, r0
 800392a:	2b00      	cmp	r3, #0
 800392c:	f040 82ac 	bne.w	8003e88 <HAL_ADC_ConfigChannel+0x59c>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 8003930:	683b      	ldr	r3, [r7, #0]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	2b00      	cmp	r3, #0
 8003936:	db2c      	blt.n	8003992 <HAL_ADC_ConfigChannel+0xa6>
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
      }
#else
      /* ADC channels preselection */
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8003938:	683b      	ldr	r3, [r7, #0]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003940:	2b00      	cmp	r3, #0
 8003942:	d108      	bne.n	8003956 <HAL_ADC_ConfigChannel+0x6a>
 8003944:	683b      	ldr	r3, [r7, #0]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	0e9b      	lsrs	r3, r3, #26
 800394a:	f003 031f 	and.w	r3, r3, #31
 800394e:	2201      	movs	r2, #1
 8003950:	fa02 f303 	lsl.w	r3, r2, r3
 8003954:	e016      	b.n	8003984 <HAL_ADC_ConfigChannel+0x98>
 8003956:	683b      	ldr	r3, [r7, #0]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800395c:	697b      	ldr	r3, [r7, #20]
 800395e:	fa93 f3a3 	rbit	r3, r3
 8003962:	613b      	str	r3, [r7, #16]
  return result;
 8003964:	693b      	ldr	r3, [r7, #16]
 8003966:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8003968:	69bb      	ldr	r3, [r7, #24]
 800396a:	2b00      	cmp	r3, #0
 800396c:	d101      	bne.n	8003972 <HAL_ADC_ConfigChannel+0x86>
    return 32U;
 800396e:	2320      	movs	r3, #32
 8003970:	e003      	b.n	800397a <HAL_ADC_ConfigChannel+0x8e>
  return __builtin_clz(value);
 8003972:	69bb      	ldr	r3, [r7, #24]
 8003974:	fab3 f383 	clz	r3, r3
 8003978:	b2db      	uxtb	r3, r3
 800397a:	f003 031f 	and.w	r3, r3, #31
 800397e:	2201      	movs	r2, #1
 8003980:	fa02 f303 	lsl.w	r3, r2, r3
 8003984:	687a      	ldr	r2, [r7, #4]
 8003986:	6812      	ldr	r2, [r2, #0]
 8003988:	69d1      	ldr	r1, [r2, #28]
 800398a:	687a      	ldr	r2, [r7, #4]
 800398c:	6812      	ldr	r2, [r2, #0]
 800398e:	430b      	orrs	r3, r1
 8003990:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	6818      	ldr	r0, [r3, #0]
 8003996:	683b      	ldr	r3, [r7, #0]
 8003998:	6859      	ldr	r1, [r3, #4]
 800399a:	683b      	ldr	r3, [r7, #0]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	461a      	mov	r2, r3
 80039a0:	f7ff fcd9 	bl	8003356 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	4618      	mov	r0, r3
 80039aa:	f7ff fdd7 	bl	800355c <LL_ADC_REG_IsConversionOngoing>
 80039ae:	62b8      	str	r0, [r7, #40]	@ 0x28
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	4618      	mov	r0, r3
 80039b6:	f7ff fde4 	bl	8003582 <LL_ADC_INJ_IsConversionOngoing>
 80039ba:	6278      	str	r0, [r7, #36]	@ 0x24
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80039bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039be:	2b00      	cmp	r3, #0
 80039c0:	f040 80b8 	bne.w	8003b34 <HAL_ADC_ConfigChannel+0x248>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80039c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	f040 80b4 	bne.w	8003b34 <HAL_ADC_ConfigChannel+0x248>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	6818      	ldr	r0, [r3, #0]
 80039d0:	683b      	ldr	r3, [r7, #0]
 80039d2:	6819      	ldr	r1, [r3, #0]
 80039d4:	683b      	ldr	r3, [r7, #0]
 80039d6:	689b      	ldr	r3, [r3, #8]
 80039d8:	461a      	mov	r2, r3
 80039da:	f7ff fce8 	bl	80033ae <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80039de:	4b30      	ldr	r3, [pc, #192]	@ (8003aa0 <HAL_ADC_ConfigChannel+0x1b4>)
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 80039e6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80039ea:	d10b      	bne.n	8003a04 <HAL_ADC_ConfigChannel+0x118>
 80039ec:	683b      	ldr	r3, [r7, #0]
 80039ee:	695a      	ldr	r2, [r3, #20]
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	68db      	ldr	r3, [r3, #12]
 80039f6:	089b      	lsrs	r3, r3, #2
 80039f8:	f003 0307 	and.w	r3, r3, #7
 80039fc:	005b      	lsls	r3, r3, #1
 80039fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003a02:	e01d      	b.n	8003a40 <HAL_ADC_ConfigChannel+0x154>
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	68db      	ldr	r3, [r3, #12]
 8003a0a:	f003 0310 	and.w	r3, r3, #16
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d10b      	bne.n	8003a2a <HAL_ADC_ConfigChannel+0x13e>
 8003a12:	683b      	ldr	r3, [r7, #0]
 8003a14:	695a      	ldr	r2, [r3, #20]
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	68db      	ldr	r3, [r3, #12]
 8003a1c:	089b      	lsrs	r3, r3, #2
 8003a1e:	f003 0307 	and.w	r3, r3, #7
 8003a22:	005b      	lsls	r3, r3, #1
 8003a24:	fa02 f303 	lsl.w	r3, r2, r3
 8003a28:	e00a      	b.n	8003a40 <HAL_ADC_ConfigChannel+0x154>
 8003a2a:	683b      	ldr	r3, [r7, #0]
 8003a2c:	695a      	ldr	r2, [r3, #20]
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	68db      	ldr	r3, [r3, #12]
 8003a34:	089b      	lsrs	r3, r3, #2
 8003a36:	f003 0304 	and.w	r3, r3, #4
 8003a3a:	005b      	lsls	r3, r3, #1
 8003a3c:	fa02 f303 	lsl.w	r3, r2, r3
 8003a40:	623b      	str	r3, [r7, #32]
      }

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003a42:	683b      	ldr	r3, [r7, #0]
 8003a44:	691b      	ldr	r3, [r3, #16]
 8003a46:	2b04      	cmp	r3, #4
 8003a48:	d02c      	beq.n	8003aa4 <HAL_ADC_ConfigChannel+0x1b8>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	6818      	ldr	r0, [r3, #0]
 8003a4e:	683b      	ldr	r3, [r7, #0]
 8003a50:	6919      	ldr	r1, [r3, #16]
 8003a52:	683b      	ldr	r3, [r7, #0]
 8003a54:	681a      	ldr	r2, [r3, #0]
 8003a56:	6a3b      	ldr	r3, [r7, #32]
 8003a58:	f7ff fc29 	bl	80032ae <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	6818      	ldr	r0, [r3, #0]
 8003a60:	683b      	ldr	r3, [r7, #0]
 8003a62:	6919      	ldr	r1, [r3, #16]
 8003a64:	683b      	ldr	r3, [r7, #0]
 8003a66:	7e5b      	ldrb	r3, [r3, #25]
 8003a68:	2b01      	cmp	r3, #1
 8003a6a:	d102      	bne.n	8003a72 <HAL_ADC_ConfigChannel+0x186>
 8003a6c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8003a70:	e000      	b.n	8003a74 <HAL_ADC_ConfigChannel+0x188>
 8003a72:	2300      	movs	r3, #0
 8003a74:	461a      	mov	r2, r3
 8003a76:	f7ff fc53 	bl	8003320 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	6818      	ldr	r0, [r3, #0]
 8003a7e:	683b      	ldr	r3, [r7, #0]
 8003a80:	6919      	ldr	r1, [r3, #16]
 8003a82:	683b      	ldr	r3, [r7, #0]
 8003a84:	7e1b      	ldrb	r3, [r3, #24]
 8003a86:	2b01      	cmp	r3, #1
 8003a88:	d102      	bne.n	8003a90 <HAL_ADC_ConfigChannel+0x1a4>
 8003a8a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003a8e:	e000      	b.n	8003a92 <HAL_ADC_ConfigChannel+0x1a6>
 8003a90:	2300      	movs	r3, #0
 8003a92:	461a      	mov	r2, r3
 8003a94:	f7ff fc2b 	bl	80032ee <LL_ADC_SetDataRightShift>
 8003a98:	e04c      	b.n	8003b34 <HAL_ADC_ConfigChannel+0x248>
 8003a9a:	bf00      	nop
 8003a9c:	47ff0000 	.word	0x47ff0000
 8003aa0:	5c001000 	.word	0x5c001000
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003aaa:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003aae:	683b      	ldr	r3, [r7, #0]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	069b      	lsls	r3, r3, #26
 8003ab4:	429a      	cmp	r2, r3
 8003ab6:	d107      	bne.n	8003ac8 <HAL_ADC_ConfigChannel+0x1dc>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003ac6:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003ace:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003ad2:	683b      	ldr	r3, [r7, #0]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	069b      	lsls	r3, r3, #26
 8003ad8:	429a      	cmp	r2, r3
 8003ada:	d107      	bne.n	8003aec <HAL_ADC_ConfigChannel+0x200>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003aea:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003af2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003af6:	683b      	ldr	r3, [r7, #0]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	069b      	lsls	r3, r3, #26
 8003afc:	429a      	cmp	r2, r3
 8003afe:	d107      	bne.n	8003b10 <HAL_ADC_ConfigChannel+0x224>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003b0e:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003b16:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003b1a:	683b      	ldr	r3, [r7, #0]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	069b      	lsls	r3, r3, #26
 8003b20:	429a      	cmp	r2, r3
 8003b22:	d107      	bne.n	8003b34 <HAL_ADC_ConfigChannel+0x248>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003b32:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	4618      	mov	r0, r3
 8003b3a:	f7ff fce9 	bl	8003510 <LL_ADC_IsEnabled>
 8003b3e:	4603      	mov	r3, r0
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	f040 81aa 	bne.w	8003e9a <HAL_ADC_ConfigChannel+0x5ae>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	6818      	ldr	r0, [r3, #0]
 8003b4a:	683b      	ldr	r3, [r7, #0]
 8003b4c:	6819      	ldr	r1, [r3, #0]
 8003b4e:	683b      	ldr	r3, [r7, #0]
 8003b50:	68db      	ldr	r3, [r3, #12]
 8003b52:	461a      	mov	r2, r3
 8003b54:	f7ff fc56 	bl	8003404 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003b58:	683b      	ldr	r3, [r7, #0]
 8003b5a:	68db      	ldr	r3, [r3, #12]
 8003b5c:	4a87      	ldr	r2, [pc, #540]	@ (8003d7c <HAL_ADC_ConfigChannel+0x490>)
 8003b5e:	4293      	cmp	r3, r2
 8003b60:	f040 809a 	bne.w	8003c98 <HAL_ADC_ConfigChannel+0x3ac>
      {
        /* Set ADC channel preselection of corresponding negative channel */
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681a      	ldr	r2, [r3, #0]
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	4984      	ldr	r1, [pc, #528]	@ (8003d80 <HAL_ADC_ConfigChannel+0x494>)
 8003b6e:	428b      	cmp	r3, r1
 8003b70:	d147      	bne.n	8003c02 <HAL_ADC_ConfigChannel+0x316>
 8003b72:	683b      	ldr	r3, [r7, #0]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	4983      	ldr	r1, [pc, #524]	@ (8003d84 <HAL_ADC_ConfigChannel+0x498>)
 8003b78:	428b      	cmp	r3, r1
 8003b7a:	d040      	beq.n	8003bfe <HAL_ADC_ConfigChannel+0x312>
 8003b7c:	683b      	ldr	r3, [r7, #0]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	4981      	ldr	r1, [pc, #516]	@ (8003d88 <HAL_ADC_ConfigChannel+0x49c>)
 8003b82:	428b      	cmp	r3, r1
 8003b84:	d039      	beq.n	8003bfa <HAL_ADC_ConfigChannel+0x30e>
 8003b86:	683b      	ldr	r3, [r7, #0]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	4980      	ldr	r1, [pc, #512]	@ (8003d8c <HAL_ADC_ConfigChannel+0x4a0>)
 8003b8c:	428b      	cmp	r3, r1
 8003b8e:	d032      	beq.n	8003bf6 <HAL_ADC_ConfigChannel+0x30a>
 8003b90:	683b      	ldr	r3, [r7, #0]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	497e      	ldr	r1, [pc, #504]	@ (8003d90 <HAL_ADC_ConfigChannel+0x4a4>)
 8003b96:	428b      	cmp	r3, r1
 8003b98:	d02b      	beq.n	8003bf2 <HAL_ADC_ConfigChannel+0x306>
 8003b9a:	683b      	ldr	r3, [r7, #0]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	497d      	ldr	r1, [pc, #500]	@ (8003d94 <HAL_ADC_ConfigChannel+0x4a8>)
 8003ba0:	428b      	cmp	r3, r1
 8003ba2:	d024      	beq.n	8003bee <HAL_ADC_ConfigChannel+0x302>
 8003ba4:	683b      	ldr	r3, [r7, #0]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	497b      	ldr	r1, [pc, #492]	@ (8003d98 <HAL_ADC_ConfigChannel+0x4ac>)
 8003baa:	428b      	cmp	r3, r1
 8003bac:	d01d      	beq.n	8003bea <HAL_ADC_ConfigChannel+0x2fe>
 8003bae:	683b      	ldr	r3, [r7, #0]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	497a      	ldr	r1, [pc, #488]	@ (8003d9c <HAL_ADC_ConfigChannel+0x4b0>)
 8003bb4:	428b      	cmp	r3, r1
 8003bb6:	d016      	beq.n	8003be6 <HAL_ADC_ConfigChannel+0x2fa>
 8003bb8:	683b      	ldr	r3, [r7, #0]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	4978      	ldr	r1, [pc, #480]	@ (8003da0 <HAL_ADC_ConfigChannel+0x4b4>)
 8003bbe:	428b      	cmp	r3, r1
 8003bc0:	d00f      	beq.n	8003be2 <HAL_ADC_ConfigChannel+0x2f6>
 8003bc2:	683b      	ldr	r3, [r7, #0]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	4977      	ldr	r1, [pc, #476]	@ (8003da4 <HAL_ADC_ConfigChannel+0x4b8>)
 8003bc8:	428b      	cmp	r3, r1
 8003bca:	d008      	beq.n	8003bde <HAL_ADC_ConfigChannel+0x2f2>
 8003bcc:	683b      	ldr	r3, [r7, #0]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	4975      	ldr	r1, [pc, #468]	@ (8003da8 <HAL_ADC_ConfigChannel+0x4bc>)
 8003bd2:	428b      	cmp	r3, r1
 8003bd4:	d101      	bne.n	8003bda <HAL_ADC_ConfigChannel+0x2ee>
 8003bd6:	4b75      	ldr	r3, [pc, #468]	@ (8003dac <HAL_ADC_ConfigChannel+0x4c0>)
 8003bd8:	e05a      	b.n	8003c90 <HAL_ADC_ConfigChannel+0x3a4>
 8003bda:	2300      	movs	r3, #0
 8003bdc:	e058      	b.n	8003c90 <HAL_ADC_ConfigChannel+0x3a4>
 8003bde:	4b74      	ldr	r3, [pc, #464]	@ (8003db0 <HAL_ADC_ConfigChannel+0x4c4>)
 8003be0:	e056      	b.n	8003c90 <HAL_ADC_ConfigChannel+0x3a4>
 8003be2:	4b74      	ldr	r3, [pc, #464]	@ (8003db4 <HAL_ADC_ConfigChannel+0x4c8>)
 8003be4:	e054      	b.n	8003c90 <HAL_ADC_ConfigChannel+0x3a4>
 8003be6:	4b6e      	ldr	r3, [pc, #440]	@ (8003da0 <HAL_ADC_ConfigChannel+0x4b4>)
 8003be8:	e052      	b.n	8003c90 <HAL_ADC_ConfigChannel+0x3a4>
 8003bea:	4b6c      	ldr	r3, [pc, #432]	@ (8003d9c <HAL_ADC_ConfigChannel+0x4b0>)
 8003bec:	e050      	b.n	8003c90 <HAL_ADC_ConfigChannel+0x3a4>
 8003bee:	4b72      	ldr	r3, [pc, #456]	@ (8003db8 <HAL_ADC_ConfigChannel+0x4cc>)
 8003bf0:	e04e      	b.n	8003c90 <HAL_ADC_ConfigChannel+0x3a4>
 8003bf2:	4b72      	ldr	r3, [pc, #456]	@ (8003dbc <HAL_ADC_ConfigChannel+0x4d0>)
 8003bf4:	e04c      	b.n	8003c90 <HAL_ADC_ConfigChannel+0x3a4>
 8003bf6:	4b72      	ldr	r3, [pc, #456]	@ (8003dc0 <HAL_ADC_ConfigChannel+0x4d4>)
 8003bf8:	e04a      	b.n	8003c90 <HAL_ADC_ConfigChannel+0x3a4>
 8003bfa:	4b72      	ldr	r3, [pc, #456]	@ (8003dc4 <HAL_ADC_ConfigChannel+0x4d8>)
 8003bfc:	e048      	b.n	8003c90 <HAL_ADC_ConfigChannel+0x3a4>
 8003bfe:	2301      	movs	r3, #1
 8003c00:	e046      	b.n	8003c90 <HAL_ADC_ConfigChannel+0x3a4>
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	4970      	ldr	r1, [pc, #448]	@ (8003dc8 <HAL_ADC_ConfigChannel+0x4dc>)
 8003c08:	428b      	cmp	r3, r1
 8003c0a:	d140      	bne.n	8003c8e <HAL_ADC_ConfigChannel+0x3a2>
 8003c0c:	683b      	ldr	r3, [r7, #0]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	495c      	ldr	r1, [pc, #368]	@ (8003d84 <HAL_ADC_ConfigChannel+0x498>)
 8003c12:	428b      	cmp	r3, r1
 8003c14:	d039      	beq.n	8003c8a <HAL_ADC_ConfigChannel+0x39e>
 8003c16:	683b      	ldr	r3, [r7, #0]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	495b      	ldr	r1, [pc, #364]	@ (8003d88 <HAL_ADC_ConfigChannel+0x49c>)
 8003c1c:	428b      	cmp	r3, r1
 8003c1e:	d032      	beq.n	8003c86 <HAL_ADC_ConfigChannel+0x39a>
 8003c20:	683b      	ldr	r3, [r7, #0]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	4959      	ldr	r1, [pc, #356]	@ (8003d8c <HAL_ADC_ConfigChannel+0x4a0>)
 8003c26:	428b      	cmp	r3, r1
 8003c28:	d02b      	beq.n	8003c82 <HAL_ADC_ConfigChannel+0x396>
 8003c2a:	683b      	ldr	r3, [r7, #0]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	4958      	ldr	r1, [pc, #352]	@ (8003d90 <HAL_ADC_ConfigChannel+0x4a4>)
 8003c30:	428b      	cmp	r3, r1
 8003c32:	d024      	beq.n	8003c7e <HAL_ADC_ConfigChannel+0x392>
 8003c34:	683b      	ldr	r3, [r7, #0]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	4956      	ldr	r1, [pc, #344]	@ (8003d94 <HAL_ADC_ConfigChannel+0x4a8>)
 8003c3a:	428b      	cmp	r3, r1
 8003c3c:	d01d      	beq.n	8003c7a <HAL_ADC_ConfigChannel+0x38e>
 8003c3e:	683b      	ldr	r3, [r7, #0]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	4955      	ldr	r1, [pc, #340]	@ (8003d98 <HAL_ADC_ConfigChannel+0x4ac>)
 8003c44:	428b      	cmp	r3, r1
 8003c46:	d016      	beq.n	8003c76 <HAL_ADC_ConfigChannel+0x38a>
 8003c48:	683b      	ldr	r3, [r7, #0]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	4953      	ldr	r1, [pc, #332]	@ (8003d9c <HAL_ADC_ConfigChannel+0x4b0>)
 8003c4e:	428b      	cmp	r3, r1
 8003c50:	d00f      	beq.n	8003c72 <HAL_ADC_ConfigChannel+0x386>
 8003c52:	683b      	ldr	r3, [r7, #0]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	4952      	ldr	r1, [pc, #328]	@ (8003da0 <HAL_ADC_ConfigChannel+0x4b4>)
 8003c58:	428b      	cmp	r3, r1
 8003c5a:	d008      	beq.n	8003c6e <HAL_ADC_ConfigChannel+0x382>
 8003c5c:	683b      	ldr	r3, [r7, #0]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	4951      	ldr	r1, [pc, #324]	@ (8003da8 <HAL_ADC_ConfigChannel+0x4bc>)
 8003c62:	428b      	cmp	r3, r1
 8003c64:	d101      	bne.n	8003c6a <HAL_ADC_ConfigChannel+0x37e>
 8003c66:	4b51      	ldr	r3, [pc, #324]	@ (8003dac <HAL_ADC_ConfigChannel+0x4c0>)
 8003c68:	e012      	b.n	8003c90 <HAL_ADC_ConfigChannel+0x3a4>
 8003c6a:	2300      	movs	r3, #0
 8003c6c:	e010      	b.n	8003c90 <HAL_ADC_ConfigChannel+0x3a4>
 8003c6e:	4b51      	ldr	r3, [pc, #324]	@ (8003db4 <HAL_ADC_ConfigChannel+0x4c8>)
 8003c70:	e00e      	b.n	8003c90 <HAL_ADC_ConfigChannel+0x3a4>
 8003c72:	4b4b      	ldr	r3, [pc, #300]	@ (8003da0 <HAL_ADC_ConfigChannel+0x4b4>)
 8003c74:	e00c      	b.n	8003c90 <HAL_ADC_ConfigChannel+0x3a4>
 8003c76:	4b49      	ldr	r3, [pc, #292]	@ (8003d9c <HAL_ADC_ConfigChannel+0x4b0>)
 8003c78:	e00a      	b.n	8003c90 <HAL_ADC_ConfigChannel+0x3a4>
 8003c7a:	4b4f      	ldr	r3, [pc, #316]	@ (8003db8 <HAL_ADC_ConfigChannel+0x4cc>)
 8003c7c:	e008      	b.n	8003c90 <HAL_ADC_ConfigChannel+0x3a4>
 8003c7e:	4b4f      	ldr	r3, [pc, #316]	@ (8003dbc <HAL_ADC_ConfigChannel+0x4d0>)
 8003c80:	e006      	b.n	8003c90 <HAL_ADC_ConfigChannel+0x3a4>
 8003c82:	4b4f      	ldr	r3, [pc, #316]	@ (8003dc0 <HAL_ADC_ConfigChannel+0x4d4>)
 8003c84:	e004      	b.n	8003c90 <HAL_ADC_ConfigChannel+0x3a4>
 8003c86:	4b4f      	ldr	r3, [pc, #316]	@ (8003dc4 <HAL_ADC_ConfigChannel+0x4d8>)
 8003c88:	e002      	b.n	8003c90 <HAL_ADC_ConfigChannel+0x3a4>
 8003c8a:	2301      	movs	r3, #1
 8003c8c:	e000      	b.n	8003c90 <HAL_ADC_ConfigChannel+0x3a4>
 8003c8e:	2300      	movs	r3, #0
 8003c90:	4619      	mov	r1, r3
 8003c92:	4610      	mov	r0, r2
 8003c94:	f7ff fad8 	bl	8003248 <LL_ADC_SetChannelPreselection>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003c98:	683b      	ldr	r3, [r7, #0]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	f280 80fc 	bge.w	8003e9a <HAL_ADC_ConfigChannel+0x5ae>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	4a36      	ldr	r2, [pc, #216]	@ (8003d80 <HAL_ADC_ConfigChannel+0x494>)
 8003ca8:	4293      	cmp	r3, r2
 8003caa:	d004      	beq.n	8003cb6 <HAL_ADC_ConfigChannel+0x3ca>
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	4a45      	ldr	r2, [pc, #276]	@ (8003dc8 <HAL_ADC_ConfigChannel+0x4dc>)
 8003cb2:	4293      	cmp	r3, r2
 8003cb4:	d101      	bne.n	8003cba <HAL_ADC_ConfigChannel+0x3ce>
 8003cb6:	4b45      	ldr	r3, [pc, #276]	@ (8003dcc <HAL_ADC_ConfigChannel+0x4e0>)
 8003cb8:	e000      	b.n	8003cbc <HAL_ADC_ConfigChannel+0x3d0>
 8003cba:	4b45      	ldr	r3, [pc, #276]	@ (8003dd0 <HAL_ADC_ConfigChannel+0x4e4>)
 8003cbc:	4618      	mov	r0, r3
 8003cbe:	f7ff fab5 	bl	800322c <LL_ADC_GetCommonPathInternalCh>
 8003cc2:	61f8      	str	r0, [r7, #28]

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	4a2d      	ldr	r2, [pc, #180]	@ (8003d80 <HAL_ADC_ConfigChannel+0x494>)
 8003cca:	4293      	cmp	r3, r2
 8003ccc:	d004      	beq.n	8003cd8 <HAL_ADC_ConfigChannel+0x3ec>
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	4a3d      	ldr	r2, [pc, #244]	@ (8003dc8 <HAL_ADC_ConfigChannel+0x4dc>)
 8003cd4:	4293      	cmp	r3, r2
 8003cd6:	d10e      	bne.n	8003cf6 <HAL_ADC_ConfigChannel+0x40a>
 8003cd8:	4829      	ldr	r0, [pc, #164]	@ (8003d80 <HAL_ADC_ConfigChannel+0x494>)
 8003cda:	f7ff fc19 	bl	8003510 <LL_ADC_IsEnabled>
 8003cde:	4604      	mov	r4, r0
 8003ce0:	4839      	ldr	r0, [pc, #228]	@ (8003dc8 <HAL_ADC_ConfigChannel+0x4dc>)
 8003ce2:	f7ff fc15 	bl	8003510 <LL_ADC_IsEnabled>
 8003ce6:	4603      	mov	r3, r0
 8003ce8:	4323      	orrs	r3, r4
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	bf0c      	ite	eq
 8003cee:	2301      	moveq	r3, #1
 8003cf0:	2300      	movne	r3, #0
 8003cf2:	b2db      	uxtb	r3, r3
 8003cf4:	e008      	b.n	8003d08 <HAL_ADC_ConfigChannel+0x41c>
 8003cf6:	4837      	ldr	r0, [pc, #220]	@ (8003dd4 <HAL_ADC_ConfigChannel+0x4e8>)
 8003cf8:	f7ff fc0a 	bl	8003510 <LL_ADC_IsEnabled>
 8003cfc:	4603      	mov	r3, r0
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	bf0c      	ite	eq
 8003d02:	2301      	moveq	r3, #1
 8003d04:	2300      	movne	r3, #0
 8003d06:	b2db      	uxtb	r3, r3
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	f000 80b3 	beq.w	8003e74 <HAL_ADC_ConfigChannel+0x588>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003d0e:	683b      	ldr	r3, [r7, #0]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	4a31      	ldr	r2, [pc, #196]	@ (8003dd8 <HAL_ADC_ConfigChannel+0x4ec>)
 8003d14:	4293      	cmp	r3, r2
 8003d16:	d165      	bne.n	8003de4 <HAL_ADC_ConfigChannel+0x4f8>
 8003d18:	69fb      	ldr	r3, [r7, #28]
 8003d1a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d160      	bne.n	8003de4 <HAL_ADC_ConfigChannel+0x4f8>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	4a2b      	ldr	r2, [pc, #172]	@ (8003dd4 <HAL_ADC_ConfigChannel+0x4e8>)
 8003d28:	4293      	cmp	r3, r2
 8003d2a:	f040 80b6 	bne.w	8003e9a <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	4a13      	ldr	r2, [pc, #76]	@ (8003d80 <HAL_ADC_ConfigChannel+0x494>)
 8003d34:	4293      	cmp	r3, r2
 8003d36:	d004      	beq.n	8003d42 <HAL_ADC_ConfigChannel+0x456>
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	4a22      	ldr	r2, [pc, #136]	@ (8003dc8 <HAL_ADC_ConfigChannel+0x4dc>)
 8003d3e:	4293      	cmp	r3, r2
 8003d40:	d101      	bne.n	8003d46 <HAL_ADC_ConfigChannel+0x45a>
 8003d42:	4a22      	ldr	r2, [pc, #136]	@ (8003dcc <HAL_ADC_ConfigChannel+0x4e0>)
 8003d44:	e000      	b.n	8003d48 <HAL_ADC_ConfigChannel+0x45c>
 8003d46:	4a22      	ldr	r2, [pc, #136]	@ (8003dd0 <HAL_ADC_ConfigChannel+0x4e4>)
 8003d48:	69fb      	ldr	r3, [r7, #28]
 8003d4a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003d4e:	4619      	mov	r1, r3
 8003d50:	4610      	mov	r0, r2
 8003d52:	f7ff fa58 	bl	8003206 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003d56:	4b21      	ldr	r3, [pc, #132]	@ (8003ddc <HAL_ADC_ConfigChannel+0x4f0>)
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	099b      	lsrs	r3, r3, #6
 8003d5c:	4a20      	ldr	r2, [pc, #128]	@ (8003de0 <HAL_ADC_ConfigChannel+0x4f4>)
 8003d5e:	fba2 2303 	umull	r2, r3, r2, r3
 8003d62:	099b      	lsrs	r3, r3, #6
 8003d64:	3301      	adds	r3, #1
 8003d66:	005b      	lsls	r3, r3, #1
 8003d68:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 8003d6a:	e002      	b.n	8003d72 <HAL_ADC_ConfigChannel+0x486>
              {
                wait_loop_index--;
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	3b01      	subs	r3, #1
 8003d70:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d1f9      	bne.n	8003d6c <HAL_ADC_ConfigChannel+0x480>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003d78:	e08f      	b.n	8003e9a <HAL_ADC_ConfigChannel+0x5ae>
 8003d7a:	bf00      	nop
 8003d7c:	47ff0000 	.word	0x47ff0000
 8003d80:	40022000 	.word	0x40022000
 8003d84:	04300002 	.word	0x04300002
 8003d88:	08600004 	.word	0x08600004
 8003d8c:	0c900008 	.word	0x0c900008
 8003d90:	10c00010 	.word	0x10c00010
 8003d94:	14f00020 	.word	0x14f00020
 8003d98:	2a000400 	.word	0x2a000400
 8003d9c:	2e300800 	.word	0x2e300800
 8003da0:	32601000 	.word	0x32601000
 8003da4:	43210000 	.word	0x43210000
 8003da8:	4b840000 	.word	0x4b840000
 8003dac:	4fb80000 	.word	0x4fb80000
 8003db0:	47520000 	.word	0x47520000
 8003db4:	36902000 	.word	0x36902000
 8003db8:	25b00200 	.word	0x25b00200
 8003dbc:	21800100 	.word	0x21800100
 8003dc0:	1d500080 	.word	0x1d500080
 8003dc4:	19200040 	.word	0x19200040
 8003dc8:	40022100 	.word	0x40022100
 8003dcc:	40022300 	.word	0x40022300
 8003dd0:	58026300 	.word	0x58026300
 8003dd4:	58026000 	.word	0x58026000
 8003dd8:	cb840000 	.word	0xcb840000
 8003ddc:	24000000 	.word	0x24000000
 8003de0:	053e2d63 	.word	0x053e2d63
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003de4:	683b      	ldr	r3, [r7, #0]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	4a31      	ldr	r2, [pc, #196]	@ (8003eb0 <HAL_ADC_ConfigChannel+0x5c4>)
 8003dea:	4293      	cmp	r3, r2
 8003dec:	d11e      	bne.n	8003e2c <HAL_ADC_ConfigChannel+0x540>
 8003dee:	69fb      	ldr	r3, [r7, #28]
 8003df0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d119      	bne.n	8003e2c <HAL_ADC_ConfigChannel+0x540>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	4a2d      	ldr	r2, [pc, #180]	@ (8003eb4 <HAL_ADC_ConfigChannel+0x5c8>)
 8003dfe:	4293      	cmp	r3, r2
 8003e00:	d14b      	bne.n	8003e9a <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	4a2c      	ldr	r2, [pc, #176]	@ (8003eb8 <HAL_ADC_ConfigChannel+0x5cc>)
 8003e08:	4293      	cmp	r3, r2
 8003e0a:	d004      	beq.n	8003e16 <HAL_ADC_ConfigChannel+0x52a>
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	4a2a      	ldr	r2, [pc, #168]	@ (8003ebc <HAL_ADC_ConfigChannel+0x5d0>)
 8003e12:	4293      	cmp	r3, r2
 8003e14:	d101      	bne.n	8003e1a <HAL_ADC_ConfigChannel+0x52e>
 8003e16:	4a2a      	ldr	r2, [pc, #168]	@ (8003ec0 <HAL_ADC_ConfigChannel+0x5d4>)
 8003e18:	e000      	b.n	8003e1c <HAL_ADC_ConfigChannel+0x530>
 8003e1a:	4a2a      	ldr	r2, [pc, #168]	@ (8003ec4 <HAL_ADC_ConfigChannel+0x5d8>)
 8003e1c:	69fb      	ldr	r3, [r7, #28]
 8003e1e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003e22:	4619      	mov	r1, r3
 8003e24:	4610      	mov	r0, r2
 8003e26:	f7ff f9ee 	bl	8003206 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003e2a:	e036      	b.n	8003e9a <HAL_ADC_ConfigChannel+0x5ae>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003e2c:	683b      	ldr	r3, [r7, #0]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	4a25      	ldr	r2, [pc, #148]	@ (8003ec8 <HAL_ADC_ConfigChannel+0x5dc>)
 8003e32:	4293      	cmp	r3, r2
 8003e34:	d131      	bne.n	8003e9a <HAL_ADC_ConfigChannel+0x5ae>
 8003e36:	69fb      	ldr	r3, [r7, #28]
 8003e38:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d12c      	bne.n	8003e9a <HAL_ADC_ConfigChannel+0x5ae>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	4a1b      	ldr	r2, [pc, #108]	@ (8003eb4 <HAL_ADC_ConfigChannel+0x5c8>)
 8003e46:	4293      	cmp	r3, r2
 8003e48:	d127      	bne.n	8003e9a <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	4a1a      	ldr	r2, [pc, #104]	@ (8003eb8 <HAL_ADC_ConfigChannel+0x5cc>)
 8003e50:	4293      	cmp	r3, r2
 8003e52:	d004      	beq.n	8003e5e <HAL_ADC_ConfigChannel+0x572>
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	4a18      	ldr	r2, [pc, #96]	@ (8003ebc <HAL_ADC_ConfigChannel+0x5d0>)
 8003e5a:	4293      	cmp	r3, r2
 8003e5c:	d101      	bne.n	8003e62 <HAL_ADC_ConfigChannel+0x576>
 8003e5e:	4a18      	ldr	r2, [pc, #96]	@ (8003ec0 <HAL_ADC_ConfigChannel+0x5d4>)
 8003e60:	e000      	b.n	8003e64 <HAL_ADC_ConfigChannel+0x578>
 8003e62:	4a18      	ldr	r2, [pc, #96]	@ (8003ec4 <HAL_ADC_ConfigChannel+0x5d8>)
 8003e64:	69fb      	ldr	r3, [r7, #28]
 8003e66:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003e6a:	4619      	mov	r1, r3
 8003e6c:	4610      	mov	r0, r2
 8003e6e:	f7ff f9ca 	bl	8003206 <LL_ADC_SetCommonPathInternalCh>
 8003e72:	e012      	b.n	8003e9a <HAL_ADC_ConfigChannel+0x5ae>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e78:	f043 0220 	orr.w	r2, r3, #32
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	655a      	str	r2, [r3, #84]	@ 0x54

          tmp_hal_status = HAL_ERROR;
 8003e80:	2301      	movs	r3, #1
 8003e82:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8003e86:	e008      	b.n	8003e9a <HAL_ADC_ConfigChannel+0x5ae>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e8c:	f043 0220 	orr.w	r2, r3, #32
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8003e94:	2301      	movs	r3, #1
 8003e96:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	2200      	movs	r2, #0
 8003e9e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8003ea2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8003ea6:	4618      	mov	r0, r3
 8003ea8:	3734      	adds	r7, #52	@ 0x34
 8003eaa:	46bd      	mov	sp, r7
 8003eac:	bd90      	pop	{r4, r7, pc}
 8003eae:	bf00      	nop
 8003eb0:	c7520000 	.word	0xc7520000
 8003eb4:	58026000 	.word	0x58026000
 8003eb8:	40022000 	.word	0x40022000
 8003ebc:	40022100 	.word	0x40022100
 8003ec0:	40022300 	.word	0x40022300
 8003ec4:	58026300 	.word	0x58026300
 8003ec8:	cfb80000 	.word	0xcfb80000

08003ecc <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8003ecc:	b580      	push	{r7, lr}
 8003ece:	b084      	sub	sp, #16
 8003ed0:	af00      	add	r7, sp, #0
 8003ed2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	4618      	mov	r0, r3
 8003eda:	f7ff fb2c 	bl	8003536 <LL_ADC_IsDisableOngoing>
 8003ede:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	4618      	mov	r0, r3
 8003ee6:	f7ff fb13 	bl	8003510 <LL_ADC_IsEnabled>
 8003eea:	4603      	mov	r3, r0
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d047      	beq.n	8003f80 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d144      	bne.n	8003f80 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	689b      	ldr	r3, [r3, #8]
 8003efc:	f003 030d 	and.w	r3, r3, #13
 8003f00:	2b01      	cmp	r3, #1
 8003f02:	d10c      	bne.n	8003f1e <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	4618      	mov	r0, r3
 8003f0a:	f7ff faed 	bl	80034e8 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	2203      	movs	r2, #3
 8003f14:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003f16:	f7ff f911 	bl	800313c <HAL_GetTick>
 8003f1a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003f1c:	e029      	b.n	8003f72 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f22:	f043 0210 	orr.w	r2, r3, #16
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	655a      	str	r2, [r3, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f2e:	f043 0201 	orr.w	r2, r3, #1
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 8003f36:	2301      	movs	r3, #1
 8003f38:	e023      	b.n	8003f82 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003f3a:	f7ff f8ff 	bl	800313c <HAL_GetTick>
 8003f3e:	4602      	mov	r2, r0
 8003f40:	68bb      	ldr	r3, [r7, #8]
 8003f42:	1ad3      	subs	r3, r2, r3
 8003f44:	2b02      	cmp	r3, #2
 8003f46:	d914      	bls.n	8003f72 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	689b      	ldr	r3, [r3, #8]
 8003f4e:	f003 0301 	and.w	r3, r3, #1
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d00d      	beq.n	8003f72 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f5a:	f043 0210 	orr.w	r2, r3, #16
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f66:	f043 0201 	orr.w	r2, r3, #1
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8003f6e:	2301      	movs	r3, #1
 8003f70:	e007      	b.n	8003f82 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	689b      	ldr	r3, [r3, #8]
 8003f78:	f003 0301 	and.w	r3, r3, #1
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d1dc      	bne.n	8003f3a <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003f80:	2300      	movs	r3, #0
}
 8003f82:	4618      	mov	r0, r3
 8003f84:	3710      	adds	r7, #16
 8003f86:	46bd      	mov	sp, r7
 8003f88:	bd80      	pop	{r7, pc}
	...

08003f8c <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8003f8c:	b580      	push	{r7, lr}
 8003f8e:	b084      	sub	sp, #16
 8003f90:	af00      	add	r7, sp, #0
 8003f92:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	4a7a      	ldr	r2, [pc, #488]	@ (8004184 <ADC_ConfigureBoostMode+0x1f8>)
 8003f9a:	4293      	cmp	r3, r2
 8003f9c:	d004      	beq.n	8003fa8 <ADC_ConfigureBoostMode+0x1c>
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	4a79      	ldr	r2, [pc, #484]	@ (8004188 <ADC_ConfigureBoostMode+0x1fc>)
 8003fa4:	4293      	cmp	r3, r2
 8003fa6:	d109      	bne.n	8003fbc <ADC_ConfigureBoostMode+0x30>
 8003fa8:	4b78      	ldr	r3, [pc, #480]	@ (800418c <ADC_ConfigureBoostMode+0x200>)
 8003faa:	689b      	ldr	r3, [r3, #8]
 8003fac:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	bf14      	ite	ne
 8003fb4:	2301      	movne	r3, #1
 8003fb6:	2300      	moveq	r3, #0
 8003fb8:	b2db      	uxtb	r3, r3
 8003fba:	e008      	b.n	8003fce <ADC_ConfigureBoostMode+0x42>
 8003fbc:	4b74      	ldr	r3, [pc, #464]	@ (8004190 <ADC_ConfigureBoostMode+0x204>)
 8003fbe:	689b      	ldr	r3, [r3, #8]
 8003fc0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	bf14      	ite	ne
 8003fc8:	2301      	movne	r3, #1
 8003fca:	2300      	moveq	r3, #0
 8003fcc:	b2db      	uxtb	r3, r3
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d01c      	beq.n	800400c <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8003fd2:	f002 ff5f 	bl	8006e94 <HAL_RCC_GetHCLKFreq>
 8003fd6:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	685b      	ldr	r3, [r3, #4]
 8003fdc:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003fe0:	d010      	beq.n	8004004 <ADC_ConfigureBoostMode+0x78>
 8003fe2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003fe6:	d873      	bhi.n	80040d0 <ADC_ConfigureBoostMode+0x144>
 8003fe8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003fec:	d002      	beq.n	8003ff4 <ADC_ConfigureBoostMode+0x68>
 8003fee:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003ff2:	d16d      	bne.n	80040d0 <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	685b      	ldr	r3, [r3, #4]
 8003ff8:	0c1b      	lsrs	r3, r3, #16
 8003ffa:	68fa      	ldr	r2, [r7, #12]
 8003ffc:	fbb2 f3f3 	udiv	r3, r2, r3
 8004000:	60fb      	str	r3, [r7, #12]
        break;
 8004002:	e068      	b.n	80040d6 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	089b      	lsrs	r3, r3, #2
 8004008:	60fb      	str	r3, [r7, #12]
        break;
 800400a:	e064      	b.n	80040d6 <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 800400c:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8004010:	f04f 0100 	mov.w	r1, #0
 8004014:	f004 f9a4 	bl	8008360 <HAL_RCCEx_GetPeriphCLKFreq>
 8004018:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	685b      	ldr	r3, [r3, #4]
 800401e:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8004022:	d051      	beq.n	80040c8 <ADC_ConfigureBoostMode+0x13c>
 8004024:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8004028:	d854      	bhi.n	80040d4 <ADC_ConfigureBoostMode+0x148>
 800402a:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 800402e:	d047      	beq.n	80040c0 <ADC_ConfigureBoostMode+0x134>
 8004030:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8004034:	d84e      	bhi.n	80040d4 <ADC_ConfigureBoostMode+0x148>
 8004036:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 800403a:	d03d      	beq.n	80040b8 <ADC_ConfigureBoostMode+0x12c>
 800403c:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8004040:	d848      	bhi.n	80040d4 <ADC_ConfigureBoostMode+0x148>
 8004042:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004046:	d033      	beq.n	80040b0 <ADC_ConfigureBoostMode+0x124>
 8004048:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800404c:	d842      	bhi.n	80040d4 <ADC_ConfigureBoostMode+0x148>
 800404e:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8004052:	d029      	beq.n	80040a8 <ADC_ConfigureBoostMode+0x11c>
 8004054:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8004058:	d83c      	bhi.n	80040d4 <ADC_ConfigureBoostMode+0x148>
 800405a:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800405e:	d01a      	beq.n	8004096 <ADC_ConfigureBoostMode+0x10a>
 8004060:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8004064:	d836      	bhi.n	80040d4 <ADC_ConfigureBoostMode+0x148>
 8004066:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 800406a:	d014      	beq.n	8004096 <ADC_ConfigureBoostMode+0x10a>
 800406c:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8004070:	d830      	bhi.n	80040d4 <ADC_ConfigureBoostMode+0x148>
 8004072:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004076:	d00e      	beq.n	8004096 <ADC_ConfigureBoostMode+0x10a>
 8004078:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800407c:	d82a      	bhi.n	80040d4 <ADC_ConfigureBoostMode+0x148>
 800407e:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004082:	d008      	beq.n	8004096 <ADC_ConfigureBoostMode+0x10a>
 8004084:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004088:	d824      	bhi.n	80040d4 <ADC_ConfigureBoostMode+0x148>
 800408a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800408e:	d002      	beq.n	8004096 <ADC_ConfigureBoostMode+0x10a>
 8004090:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004094:	d11e      	bne.n	80040d4 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	685b      	ldr	r3, [r3, #4]
 800409a:	0c9b      	lsrs	r3, r3, #18
 800409c:	005b      	lsls	r3, r3, #1
 800409e:	68fa      	ldr	r2, [r7, #12]
 80040a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80040a4:	60fb      	str	r3, [r7, #12]
        break;
 80040a6:	e016      	b.n	80040d6 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	091b      	lsrs	r3, r3, #4
 80040ac:	60fb      	str	r3, [r7, #12]
        break;
 80040ae:	e012      	b.n	80040d6 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	095b      	lsrs	r3, r3, #5
 80040b4:	60fb      	str	r3, [r7, #12]
        break;
 80040b6:	e00e      	b.n	80040d6 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	099b      	lsrs	r3, r3, #6
 80040bc:	60fb      	str	r3, [r7, #12]
        break;
 80040be:	e00a      	b.n	80040d6 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	09db      	lsrs	r3, r3, #7
 80040c4:	60fb      	str	r3, [r7, #12]
        break;
 80040c6:	e006      	b.n	80040d6 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	0a1b      	lsrs	r3, r3, #8
 80040cc:	60fb      	str	r3, [r7, #12]
        break;
 80040ce:	e002      	b.n	80040d6 <ADC_ConfigureBoostMode+0x14a>
        break;
 80040d0:	bf00      	nop
 80040d2:	e000      	b.n	80040d6 <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 80040d4:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 80040d6:	f7ff f861 	bl	800319c <HAL_GetREVID>
 80040da:	4603      	mov	r3, r0
 80040dc:	f241 0203 	movw	r2, #4099	@ 0x1003
 80040e0:	4293      	cmp	r3, r2
 80040e2:	d815      	bhi.n	8004110 <ADC_ConfigureBoostMode+0x184>
  {
    if (freq > 20000000UL)
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	4a2b      	ldr	r2, [pc, #172]	@ (8004194 <ADC_ConfigureBoostMode+0x208>)
 80040e8:	4293      	cmp	r3, r2
 80040ea:	d908      	bls.n	80040fe <ADC_ConfigureBoostMode+0x172>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	689a      	ldr	r2, [r3, #8]
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80040fa:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 80040fc:	e03e      	b.n	800417c <ADC_ConfigureBoostMode+0x1f0>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	689a      	ldr	r2, [r3, #8]
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800410c:	609a      	str	r2, [r3, #8]
}
 800410e:	e035      	b.n	800417c <ADC_ConfigureBoostMode+0x1f0>
    freq /= 2U; /* divider by 2 for Rev.V */
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	085b      	lsrs	r3, r3, #1
 8004114:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	4a1f      	ldr	r2, [pc, #124]	@ (8004198 <ADC_ConfigureBoostMode+0x20c>)
 800411a:	4293      	cmp	r3, r2
 800411c:	d808      	bhi.n	8004130 <ADC_ConfigureBoostMode+0x1a4>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	689a      	ldr	r2, [r3, #8]
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 800412c:	609a      	str	r2, [r3, #8]
}
 800412e:	e025      	b.n	800417c <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 12500000UL)
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	4a1a      	ldr	r2, [pc, #104]	@ (800419c <ADC_ConfigureBoostMode+0x210>)
 8004134:	4293      	cmp	r3, r2
 8004136:	d80a      	bhi.n	800414e <ADC_ConfigureBoostMode+0x1c2>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	689b      	ldr	r3, [r3, #8]
 800413e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800414a:	609a      	str	r2, [r3, #8]
}
 800414c:	e016      	b.n	800417c <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 25000000UL)
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	4a13      	ldr	r2, [pc, #76]	@ (80041a0 <ADC_ConfigureBoostMode+0x214>)
 8004152:	4293      	cmp	r3, r2
 8004154:	d80a      	bhi.n	800416c <ADC_ConfigureBoostMode+0x1e0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	689b      	ldr	r3, [r3, #8]
 800415c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004168:	609a      	str	r2, [r3, #8]
}
 800416a:	e007      	b.n	800417c <ADC_ConfigureBoostMode+0x1f0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	689a      	ldr	r2, [r3, #8]
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 800417a:	609a      	str	r2, [r3, #8]
}
 800417c:	bf00      	nop
 800417e:	3710      	adds	r7, #16
 8004180:	46bd      	mov	sp, r7
 8004182:	bd80      	pop	{r7, pc}
 8004184:	40022000 	.word	0x40022000
 8004188:	40022100 	.word	0x40022100
 800418c:	40022300 	.word	0x40022300
 8004190:	58026300 	.word	0x58026300
 8004194:	01312d00 	.word	0x01312d00
 8004198:	005f5e10 	.word	0x005f5e10
 800419c:	00bebc20 	.word	0x00bebc20
 80041a0:	017d7840 	.word	0x017d7840

080041a4 <LL_ADC_IsEnabled>:
{
 80041a4:	b480      	push	{r7}
 80041a6:	b083      	sub	sp, #12
 80041a8:	af00      	add	r7, sp, #0
 80041aa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	689b      	ldr	r3, [r3, #8]
 80041b0:	f003 0301 	and.w	r3, r3, #1
 80041b4:	2b01      	cmp	r3, #1
 80041b6:	d101      	bne.n	80041bc <LL_ADC_IsEnabled+0x18>
 80041b8:	2301      	movs	r3, #1
 80041ba:	e000      	b.n	80041be <LL_ADC_IsEnabled+0x1a>
 80041bc:	2300      	movs	r3, #0
}
 80041be:	4618      	mov	r0, r3
 80041c0:	370c      	adds	r7, #12
 80041c2:	46bd      	mov	sp, r7
 80041c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c8:	4770      	bx	lr
	...

080041cc <LL_ADC_StartCalibration>:
{
 80041cc:	b480      	push	{r7}
 80041ce:	b085      	sub	sp, #20
 80041d0:	af00      	add	r7, sp, #0
 80041d2:	60f8      	str	r0, [r7, #12]
 80041d4:	60b9      	str	r1, [r7, #8]
 80041d6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CR,
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	689a      	ldr	r2, [r3, #8]
 80041dc:	4b09      	ldr	r3, [pc, #36]	@ (8004204 <LL_ADC_StartCalibration+0x38>)
 80041de:	4013      	ands	r3, r2
 80041e0:	68ba      	ldr	r2, [r7, #8]
 80041e2:	f402 3180 	and.w	r1, r2, #65536	@ 0x10000
 80041e6:	687a      	ldr	r2, [r7, #4]
 80041e8:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80041ec:	430a      	orrs	r2, r1
 80041ee:	4313      	orrs	r3, r2
 80041f0:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	609a      	str	r2, [r3, #8]
}
 80041f8:	bf00      	nop
 80041fa:	3714      	adds	r7, #20
 80041fc:	46bd      	mov	sp, r7
 80041fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004202:	4770      	bx	lr
 8004204:	3ffeffc0 	.word	0x3ffeffc0

08004208 <LL_ADC_IsCalibrationOnGoing>:
{
 8004208:	b480      	push	{r7}
 800420a:	b083      	sub	sp, #12
 800420c:	af00      	add	r7, sp, #0
 800420e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	689b      	ldr	r3, [r3, #8]
 8004214:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004218:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800421c:	d101      	bne.n	8004222 <LL_ADC_IsCalibrationOnGoing+0x1a>
 800421e:	2301      	movs	r3, #1
 8004220:	e000      	b.n	8004224 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8004222:	2300      	movs	r3, #0
}
 8004224:	4618      	mov	r0, r3
 8004226:	370c      	adds	r7, #12
 8004228:	46bd      	mov	sp, r7
 800422a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800422e:	4770      	bx	lr

08004230 <LL_ADC_REG_IsConversionOngoing>:
{
 8004230:	b480      	push	{r7}
 8004232:	b083      	sub	sp, #12
 8004234:	af00      	add	r7, sp, #0
 8004236:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	689b      	ldr	r3, [r3, #8]
 800423c:	f003 0304 	and.w	r3, r3, #4
 8004240:	2b04      	cmp	r3, #4
 8004242:	d101      	bne.n	8004248 <LL_ADC_REG_IsConversionOngoing+0x18>
 8004244:	2301      	movs	r3, #1
 8004246:	e000      	b.n	800424a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004248:	2300      	movs	r3, #0
}
 800424a:	4618      	mov	r0, r3
 800424c:	370c      	adds	r7, #12
 800424e:	46bd      	mov	sp, r7
 8004250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004254:	4770      	bx	lr
	...

08004258 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t CalibrationMode, uint32_t SingleDiff)
{
 8004258:	b580      	push	{r7, lr}
 800425a:	b086      	sub	sp, #24
 800425c:	af00      	add	r7, sp, #0
 800425e:	60f8      	str	r0, [r7, #12]
 8004260:	60b9      	str	r1, [r7, #8]
 8004262:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8004264:	2300      	movs	r3, #0
 8004266:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800426e:	2b01      	cmp	r3, #1
 8004270:	d101      	bne.n	8004276 <HAL_ADCEx_Calibration_Start+0x1e>
 8004272:	2302      	movs	r3, #2
 8004274:	e04c      	b.n	8004310 <HAL_ADCEx_Calibration_Start+0xb8>
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	2201      	movs	r2, #1
 800427a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 800427e:	68f8      	ldr	r0, [r7, #12]
 8004280:	f7ff fe24 	bl	8003ecc <ADC_Disable>
 8004284:	4603      	mov	r3, r0
 8004286:	75fb      	strb	r3, [r7, #23]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8004288:	7dfb      	ldrb	r3, [r7, #23]
 800428a:	2b00      	cmp	r3, #0
 800428c:	d135      	bne.n	80042fa <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004292:	4b21      	ldr	r3, [pc, #132]	@ (8004318 <HAL_ADCEx_Calibration_Start+0xc0>)
 8004294:	4013      	ands	r3, r2
 8004296:	f043 0202 	orr.w	r2, r3, #2
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	655a      	str	r2, [r3, #84]	@ 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, CalibrationMode, SingleDiff);
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	687a      	ldr	r2, [r7, #4]
 80042a4:	68b9      	ldr	r1, [r7, #8]
 80042a6:	4618      	mov	r0, r3
 80042a8:	f7ff ff90 	bl	80041cc <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80042ac:	e014      	b.n	80042d8 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 80042ae:	693b      	ldr	r3, [r7, #16]
 80042b0:	3301      	adds	r3, #1
 80042b2:	613b      	str	r3, [r7, #16]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 80042b4:	693b      	ldr	r3, [r7, #16]
 80042b6:	4a19      	ldr	r2, [pc, #100]	@ (800431c <HAL_ADCEx_Calibration_Start+0xc4>)
 80042b8:	4293      	cmp	r3, r2
 80042ba:	d30d      	bcc.n	80042d8 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80042c0:	f023 0312 	bic.w	r3, r3, #18
 80042c4:	f043 0210 	orr.w	r2, r3, #16
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	655a      	str	r2, [r3, #84]	@ 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	2200      	movs	r2, #0
 80042d0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_ERROR;
 80042d4:	2301      	movs	r3, #1
 80042d6:	e01b      	b.n	8004310 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	4618      	mov	r0, r3
 80042de:	f7ff ff93 	bl	8004208 <LL_ADC_IsCalibrationOnGoing>
 80042e2:	4603      	mov	r3, r0
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d1e2      	bne.n	80042ae <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80042ec:	f023 0303 	bic.w	r3, r3, #3
 80042f0:	f043 0201 	orr.w	r2, r3, #1
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	655a      	str	r2, [r3, #84]	@ 0x54
 80042f8:	e005      	b.n	8004306 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80042fe:	f043 0210 	orr.w	r2, r3, #16
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	2200      	movs	r2, #0
 800430a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 800430e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004310:	4618      	mov	r0, r3
 8004312:	3718      	adds	r7, #24
 8004314:	46bd      	mov	sp, r7
 8004316:	bd80      	pop	{r7, pc}
 8004318:	ffffeefd 	.word	0xffffeefd
 800431c:	25c3f800 	.word	0x25c3f800

08004320 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8004320:	b590      	push	{r4, r7, lr}
 8004322:	b09f      	sub	sp, #124	@ 0x7c
 8004324:	af00      	add	r7, sp, #0
 8004326:	6078      	str	r0, [r7, #4]
 8004328:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800432a:	2300      	movs	r3, #0
 800432c:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004336:	2b01      	cmp	r3, #1
 8004338:	d101      	bne.n	800433e <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800433a:	2302      	movs	r3, #2
 800433c:	e0be      	b.n	80044bc <HAL_ADCEx_MultiModeConfigChannel+0x19c>
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	2201      	movs	r2, #1
 8004342:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8004346:	2300      	movs	r3, #0
 8004348:	65fb      	str	r3, [r7, #92]	@ 0x5c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 800434a:	2300      	movs	r3, #0
 800434c:	663b      	str	r3, [r7, #96]	@ 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	4a5c      	ldr	r2, [pc, #368]	@ (80044c4 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8004354:	4293      	cmp	r3, r2
 8004356:	d102      	bne.n	800435e <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8004358:	4b5b      	ldr	r3, [pc, #364]	@ (80044c8 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 800435a:	60bb      	str	r3, [r7, #8]
 800435c:	e001      	b.n	8004362 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 800435e:	2300      	movs	r3, #0
 8004360:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8004362:	68bb      	ldr	r3, [r7, #8]
 8004364:	2b00      	cmp	r3, #0
 8004366:	d10b      	bne.n	8004380 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800436c:	f043 0220 	orr.w	r2, r3, #32
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	2200      	movs	r2, #0
 8004378:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 800437c:	2301      	movs	r3, #1
 800437e:	e09d      	b.n	80044bc <HAL_ADCEx_MultiModeConfigChannel+0x19c>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8004380:	68bb      	ldr	r3, [r7, #8]
 8004382:	4618      	mov	r0, r3
 8004384:	f7ff ff54 	bl	8004230 <LL_ADC_REG_IsConversionOngoing>
 8004388:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	4618      	mov	r0, r3
 8004390:	f7ff ff4e 	bl	8004230 <LL_ADC_REG_IsConversionOngoing>
 8004394:	4603      	mov	r3, r0
 8004396:	2b00      	cmp	r3, #0
 8004398:	d17f      	bne.n	800449a <HAL_ADCEx_MultiModeConfigChannel+0x17a>
      && (tmphadcSlave_conversion_on_going == 0UL))
 800439a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800439c:	2b00      	cmp	r3, #0
 800439e:	d17c      	bne.n	800449a <HAL_ADCEx_MultiModeConfigChannel+0x17a>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	4a47      	ldr	r2, [pc, #284]	@ (80044c4 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80043a6:	4293      	cmp	r3, r2
 80043a8:	d004      	beq.n	80043b4 <HAL_ADCEx_MultiModeConfigChannel+0x94>
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	4a46      	ldr	r2, [pc, #280]	@ (80044c8 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80043b0:	4293      	cmp	r3, r2
 80043b2:	d101      	bne.n	80043b8 <HAL_ADCEx_MultiModeConfigChannel+0x98>
 80043b4:	4b45      	ldr	r3, [pc, #276]	@ (80044cc <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 80043b6:	e000      	b.n	80043ba <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 80043b8:	4b45      	ldr	r3, [pc, #276]	@ (80044d0 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 80043ba:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80043bc:	683b      	ldr	r3, [r7, #0]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d039      	beq.n	8004438 <HAL_ADCEx_MultiModeConfigChannel+0x118>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 80043c4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80043c6:	689b      	ldr	r3, [r3, #8]
 80043c8:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80043cc:	683b      	ldr	r3, [r7, #0]
 80043ce:	685b      	ldr	r3, [r3, #4]
 80043d0:	431a      	orrs	r2, r3
 80043d2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80043d4:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	4a3a      	ldr	r2, [pc, #232]	@ (80044c4 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80043dc:	4293      	cmp	r3, r2
 80043de:	d004      	beq.n	80043ea <HAL_ADCEx_MultiModeConfigChannel+0xca>
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	4a38      	ldr	r2, [pc, #224]	@ (80044c8 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80043e6:	4293      	cmp	r3, r2
 80043e8:	d10e      	bne.n	8004408 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 80043ea:	4836      	ldr	r0, [pc, #216]	@ (80044c4 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80043ec:	f7ff feda 	bl	80041a4 <LL_ADC_IsEnabled>
 80043f0:	4604      	mov	r4, r0
 80043f2:	4835      	ldr	r0, [pc, #212]	@ (80044c8 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80043f4:	f7ff fed6 	bl	80041a4 <LL_ADC_IsEnabled>
 80043f8:	4603      	mov	r3, r0
 80043fa:	4323      	orrs	r3, r4
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	bf0c      	ite	eq
 8004400:	2301      	moveq	r3, #1
 8004402:	2300      	movne	r3, #0
 8004404:	b2db      	uxtb	r3, r3
 8004406:	e008      	b.n	800441a <HAL_ADCEx_MultiModeConfigChannel+0xfa>
 8004408:	4832      	ldr	r0, [pc, #200]	@ (80044d4 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 800440a:	f7ff fecb 	bl	80041a4 <LL_ADC_IsEnabled>
 800440e:	4603      	mov	r3, r0
 8004410:	2b00      	cmp	r3, #0
 8004412:	bf0c      	ite	eq
 8004414:	2301      	moveq	r3, #1
 8004416:	2300      	movne	r3, #0
 8004418:	b2db      	uxtb	r3, r3
 800441a:	2b00      	cmp	r3, #0
 800441c:	d047      	beq.n	80044ae <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800441e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004420:	689a      	ldr	r2, [r3, #8]
 8004422:	4b2d      	ldr	r3, [pc, #180]	@ (80044d8 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8004424:	4013      	ands	r3, r2
 8004426:	683a      	ldr	r2, [r7, #0]
 8004428:	6811      	ldr	r1, [r2, #0]
 800442a:	683a      	ldr	r2, [r7, #0]
 800442c:	6892      	ldr	r2, [r2, #8]
 800442e:	430a      	orrs	r2, r1
 8004430:	431a      	orrs	r2, r3
 8004432:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004434:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004436:	e03a      	b.n	80044ae <HAL_ADCEx_MultiModeConfigChannel+0x18e>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8004438:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800443a:	689b      	ldr	r3, [r3, #8]
 800443c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004440:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004442:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	4a1e      	ldr	r2, [pc, #120]	@ (80044c4 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 800444a:	4293      	cmp	r3, r2
 800444c:	d004      	beq.n	8004458 <HAL_ADCEx_MultiModeConfigChannel+0x138>
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	4a1d      	ldr	r2, [pc, #116]	@ (80044c8 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8004454:	4293      	cmp	r3, r2
 8004456:	d10e      	bne.n	8004476 <HAL_ADCEx_MultiModeConfigChannel+0x156>
 8004458:	481a      	ldr	r0, [pc, #104]	@ (80044c4 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 800445a:	f7ff fea3 	bl	80041a4 <LL_ADC_IsEnabled>
 800445e:	4604      	mov	r4, r0
 8004460:	4819      	ldr	r0, [pc, #100]	@ (80044c8 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8004462:	f7ff fe9f 	bl	80041a4 <LL_ADC_IsEnabled>
 8004466:	4603      	mov	r3, r0
 8004468:	4323      	orrs	r3, r4
 800446a:	2b00      	cmp	r3, #0
 800446c:	bf0c      	ite	eq
 800446e:	2301      	moveq	r3, #1
 8004470:	2300      	movne	r3, #0
 8004472:	b2db      	uxtb	r3, r3
 8004474:	e008      	b.n	8004488 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8004476:	4817      	ldr	r0, [pc, #92]	@ (80044d4 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8004478:	f7ff fe94 	bl	80041a4 <LL_ADC_IsEnabled>
 800447c:	4603      	mov	r3, r0
 800447e:	2b00      	cmp	r3, #0
 8004480:	bf0c      	ite	eq
 8004482:	2301      	moveq	r3, #1
 8004484:	2300      	movne	r3, #0
 8004486:	b2db      	uxtb	r3, r3
 8004488:	2b00      	cmp	r3, #0
 800448a:	d010      	beq.n	80044ae <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800448c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800448e:	689a      	ldr	r2, [r3, #8]
 8004490:	4b11      	ldr	r3, [pc, #68]	@ (80044d8 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8004492:	4013      	ands	r3, r2
 8004494:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004496:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004498:	e009      	b.n	80044ae <HAL_ADCEx_MultiModeConfigChannel+0x18e>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800449e:	f043 0220 	orr.w	r2, r3, #32
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 80044a6:	2301      	movs	r3, #1
 80044a8:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 80044ac:	e000      	b.n	80044b0 <HAL_ADCEx_MultiModeConfigChannel+0x190>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80044ae:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	2200      	movs	r2, #0
 80044b4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 80044b8:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 80044bc:	4618      	mov	r0, r3
 80044be:	377c      	adds	r7, #124	@ 0x7c
 80044c0:	46bd      	mov	sp, r7
 80044c2:	bd90      	pop	{r4, r7, pc}
 80044c4:	40022000 	.word	0x40022000
 80044c8:	40022100 	.word	0x40022100
 80044cc:	40022300 	.word	0x40022300
 80044d0:	58026300 	.word	0x58026300
 80044d4:	58026000 	.word	0x58026000
 80044d8:	fffff0e0 	.word	0xfffff0e0

080044dc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80044dc:	b480      	push	{r7}
 80044de:	b085      	sub	sp, #20
 80044e0:	af00      	add	r7, sp, #0
 80044e2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	f003 0307 	and.w	r3, r3, #7
 80044ea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80044ec:	4b0b      	ldr	r3, [pc, #44]	@ (800451c <__NVIC_SetPriorityGrouping+0x40>)
 80044ee:	68db      	ldr	r3, [r3, #12]
 80044f0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80044f2:	68ba      	ldr	r2, [r7, #8]
 80044f4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80044f8:	4013      	ands	r3, r2
 80044fa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004500:	68bb      	ldr	r3, [r7, #8]
 8004502:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8004504:	4b06      	ldr	r3, [pc, #24]	@ (8004520 <__NVIC_SetPriorityGrouping+0x44>)
 8004506:	4313      	orrs	r3, r2
 8004508:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800450a:	4a04      	ldr	r2, [pc, #16]	@ (800451c <__NVIC_SetPriorityGrouping+0x40>)
 800450c:	68bb      	ldr	r3, [r7, #8]
 800450e:	60d3      	str	r3, [r2, #12]
}
 8004510:	bf00      	nop
 8004512:	3714      	adds	r7, #20
 8004514:	46bd      	mov	sp, r7
 8004516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800451a:	4770      	bx	lr
 800451c:	e000ed00 	.word	0xe000ed00
 8004520:	05fa0000 	.word	0x05fa0000

08004524 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004524:	b480      	push	{r7}
 8004526:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004528:	4b04      	ldr	r3, [pc, #16]	@ (800453c <__NVIC_GetPriorityGrouping+0x18>)
 800452a:	68db      	ldr	r3, [r3, #12]
 800452c:	0a1b      	lsrs	r3, r3, #8
 800452e:	f003 0307 	and.w	r3, r3, #7
}
 8004532:	4618      	mov	r0, r3
 8004534:	46bd      	mov	sp, r7
 8004536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800453a:	4770      	bx	lr
 800453c:	e000ed00 	.word	0xe000ed00

08004540 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004540:	b480      	push	{r7}
 8004542:	b083      	sub	sp, #12
 8004544:	af00      	add	r7, sp, #0
 8004546:	4603      	mov	r3, r0
 8004548:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800454a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800454e:	2b00      	cmp	r3, #0
 8004550:	db0b      	blt.n	800456a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004552:	88fb      	ldrh	r3, [r7, #6]
 8004554:	f003 021f 	and.w	r2, r3, #31
 8004558:	4907      	ldr	r1, [pc, #28]	@ (8004578 <__NVIC_EnableIRQ+0x38>)
 800455a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800455e:	095b      	lsrs	r3, r3, #5
 8004560:	2001      	movs	r0, #1
 8004562:	fa00 f202 	lsl.w	r2, r0, r2
 8004566:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800456a:	bf00      	nop
 800456c:	370c      	adds	r7, #12
 800456e:	46bd      	mov	sp, r7
 8004570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004574:	4770      	bx	lr
 8004576:	bf00      	nop
 8004578:	e000e100 	.word	0xe000e100

0800457c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800457c:	b480      	push	{r7}
 800457e:	b083      	sub	sp, #12
 8004580:	af00      	add	r7, sp, #0
 8004582:	4603      	mov	r3, r0
 8004584:	6039      	str	r1, [r7, #0]
 8004586:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8004588:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800458c:	2b00      	cmp	r3, #0
 800458e:	db0a      	blt.n	80045a6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004590:	683b      	ldr	r3, [r7, #0]
 8004592:	b2da      	uxtb	r2, r3
 8004594:	490c      	ldr	r1, [pc, #48]	@ (80045c8 <__NVIC_SetPriority+0x4c>)
 8004596:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800459a:	0112      	lsls	r2, r2, #4
 800459c:	b2d2      	uxtb	r2, r2
 800459e:	440b      	add	r3, r1
 80045a0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80045a4:	e00a      	b.n	80045bc <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80045a6:	683b      	ldr	r3, [r7, #0]
 80045a8:	b2da      	uxtb	r2, r3
 80045aa:	4908      	ldr	r1, [pc, #32]	@ (80045cc <__NVIC_SetPriority+0x50>)
 80045ac:	88fb      	ldrh	r3, [r7, #6]
 80045ae:	f003 030f 	and.w	r3, r3, #15
 80045b2:	3b04      	subs	r3, #4
 80045b4:	0112      	lsls	r2, r2, #4
 80045b6:	b2d2      	uxtb	r2, r2
 80045b8:	440b      	add	r3, r1
 80045ba:	761a      	strb	r2, [r3, #24]
}
 80045bc:	bf00      	nop
 80045be:	370c      	adds	r7, #12
 80045c0:	46bd      	mov	sp, r7
 80045c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c6:	4770      	bx	lr
 80045c8:	e000e100 	.word	0xe000e100
 80045cc:	e000ed00 	.word	0xe000ed00

080045d0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80045d0:	b480      	push	{r7}
 80045d2:	b089      	sub	sp, #36	@ 0x24
 80045d4:	af00      	add	r7, sp, #0
 80045d6:	60f8      	str	r0, [r7, #12]
 80045d8:	60b9      	str	r1, [r7, #8]
 80045da:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	f003 0307 	and.w	r3, r3, #7
 80045e2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80045e4:	69fb      	ldr	r3, [r7, #28]
 80045e6:	f1c3 0307 	rsb	r3, r3, #7
 80045ea:	2b04      	cmp	r3, #4
 80045ec:	bf28      	it	cs
 80045ee:	2304      	movcs	r3, #4
 80045f0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80045f2:	69fb      	ldr	r3, [r7, #28]
 80045f4:	3304      	adds	r3, #4
 80045f6:	2b06      	cmp	r3, #6
 80045f8:	d902      	bls.n	8004600 <NVIC_EncodePriority+0x30>
 80045fa:	69fb      	ldr	r3, [r7, #28]
 80045fc:	3b03      	subs	r3, #3
 80045fe:	e000      	b.n	8004602 <NVIC_EncodePriority+0x32>
 8004600:	2300      	movs	r3, #0
 8004602:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004604:	f04f 32ff 	mov.w	r2, #4294967295
 8004608:	69bb      	ldr	r3, [r7, #24]
 800460a:	fa02 f303 	lsl.w	r3, r2, r3
 800460e:	43da      	mvns	r2, r3
 8004610:	68bb      	ldr	r3, [r7, #8]
 8004612:	401a      	ands	r2, r3
 8004614:	697b      	ldr	r3, [r7, #20]
 8004616:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004618:	f04f 31ff 	mov.w	r1, #4294967295
 800461c:	697b      	ldr	r3, [r7, #20]
 800461e:	fa01 f303 	lsl.w	r3, r1, r3
 8004622:	43d9      	mvns	r1, r3
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004628:	4313      	orrs	r3, r2
         );
}
 800462a:	4618      	mov	r0, r3
 800462c:	3724      	adds	r7, #36	@ 0x24
 800462e:	46bd      	mov	sp, r7
 8004630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004634:	4770      	bx	lr
	...

08004638 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004638:	b580      	push	{r7, lr}
 800463a:	b082      	sub	sp, #8
 800463c:	af00      	add	r7, sp, #0
 800463e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	3b01      	subs	r3, #1
 8004644:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004648:	d301      	bcc.n	800464e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800464a:	2301      	movs	r3, #1
 800464c:	e00f      	b.n	800466e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800464e:	4a0a      	ldr	r2, [pc, #40]	@ (8004678 <SysTick_Config+0x40>)
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	3b01      	subs	r3, #1
 8004654:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004656:	210f      	movs	r1, #15
 8004658:	f04f 30ff 	mov.w	r0, #4294967295
 800465c:	f7ff ff8e 	bl	800457c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004660:	4b05      	ldr	r3, [pc, #20]	@ (8004678 <SysTick_Config+0x40>)
 8004662:	2200      	movs	r2, #0
 8004664:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004666:	4b04      	ldr	r3, [pc, #16]	@ (8004678 <SysTick_Config+0x40>)
 8004668:	2207      	movs	r2, #7
 800466a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800466c:	2300      	movs	r3, #0
}
 800466e:	4618      	mov	r0, r3
 8004670:	3708      	adds	r7, #8
 8004672:	46bd      	mov	sp, r7
 8004674:	bd80      	pop	{r7, pc}
 8004676:	bf00      	nop
 8004678:	e000e010 	.word	0xe000e010

0800467c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800467c:	b580      	push	{r7, lr}
 800467e:	b082      	sub	sp, #8
 8004680:	af00      	add	r7, sp, #0
 8004682:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004684:	6878      	ldr	r0, [r7, #4]
 8004686:	f7ff ff29 	bl	80044dc <__NVIC_SetPriorityGrouping>
}
 800468a:	bf00      	nop
 800468c:	3708      	adds	r7, #8
 800468e:	46bd      	mov	sp, r7
 8004690:	bd80      	pop	{r7, pc}

08004692 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004692:	b580      	push	{r7, lr}
 8004694:	b086      	sub	sp, #24
 8004696:	af00      	add	r7, sp, #0
 8004698:	4603      	mov	r3, r0
 800469a:	60b9      	str	r1, [r7, #8]
 800469c:	607a      	str	r2, [r7, #4]
 800469e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80046a0:	f7ff ff40 	bl	8004524 <__NVIC_GetPriorityGrouping>
 80046a4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80046a6:	687a      	ldr	r2, [r7, #4]
 80046a8:	68b9      	ldr	r1, [r7, #8]
 80046aa:	6978      	ldr	r0, [r7, #20]
 80046ac:	f7ff ff90 	bl	80045d0 <NVIC_EncodePriority>
 80046b0:	4602      	mov	r2, r0
 80046b2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80046b6:	4611      	mov	r1, r2
 80046b8:	4618      	mov	r0, r3
 80046ba:	f7ff ff5f 	bl	800457c <__NVIC_SetPriority>
}
 80046be:	bf00      	nop
 80046c0:	3718      	adds	r7, #24
 80046c2:	46bd      	mov	sp, r7
 80046c4:	bd80      	pop	{r7, pc}

080046c6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80046c6:	b580      	push	{r7, lr}
 80046c8:	b082      	sub	sp, #8
 80046ca:	af00      	add	r7, sp, #0
 80046cc:	4603      	mov	r3, r0
 80046ce:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80046d0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80046d4:	4618      	mov	r0, r3
 80046d6:	f7ff ff33 	bl	8004540 <__NVIC_EnableIRQ>
}
 80046da:	bf00      	nop
 80046dc:	3708      	adds	r7, #8
 80046de:	46bd      	mov	sp, r7
 80046e0:	bd80      	pop	{r7, pc}

080046e2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80046e2:	b580      	push	{r7, lr}
 80046e4:	b082      	sub	sp, #8
 80046e6:	af00      	add	r7, sp, #0
 80046e8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80046ea:	6878      	ldr	r0, [r7, #4]
 80046ec:	f7ff ffa4 	bl	8004638 <SysTick_Config>
 80046f0:	4603      	mov	r3, r0
}
 80046f2:	4618      	mov	r0, r3
 80046f4:	3708      	adds	r7, #8
 80046f6:	46bd      	mov	sp, r7
 80046f8:	bd80      	pop	{r7, pc}
	...

080046fc <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 80046fc:	b580      	push	{r7, lr}
 80046fe:	b098      	sub	sp, #96	@ 0x60
 8004700:	af00      	add	r7, sp, #0
 8004702:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 8004704:	4a84      	ldr	r2, [pc, #528]	@ (8004918 <HAL_FDCAN_Init+0x21c>)
 8004706:	f107 030c 	add.w	r3, r7, #12
 800470a:	4611      	mov	r1, r2
 800470c:	224c      	movs	r2, #76	@ 0x4c
 800470e:	4618      	mov	r0, r3
 8004710:	f007 fafa 	bl	800bd08 <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	2b00      	cmp	r3, #0
 8004718:	d101      	bne.n	800471e <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 800471a:	2301      	movs	r3, #1
 800471c:	e1c6      	b.n	8004aac <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	4a7e      	ldr	r2, [pc, #504]	@ (800491c <HAL_FDCAN_Init+0x220>)
 8004724:	4293      	cmp	r3, r2
 8004726:	d106      	bne.n	8004736 <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8004730:	461a      	mov	r2, r3
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800473c:	b2db      	uxtb	r3, r3
 800473e:	2b00      	cmp	r3, #0
 8004740:	d106      	bne.n	8004750 <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	2200      	movs	r2, #0
 8004746:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 800474a:	6878      	ldr	r0, [r7, #4]
 800474c:	f7fc fad6 	bl	8000cfc <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	699a      	ldr	r2, [r3, #24]
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	f022 0210 	bic.w	r2, r2, #16
 800475e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004760:	f7fe fcec 	bl	800313c <HAL_GetTick>
 8004764:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8004766:	e014      	b.n	8004792 <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8004768:	f7fe fce8 	bl	800313c <HAL_GetTick>
 800476c:	4602      	mov	r2, r0
 800476e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004770:	1ad3      	subs	r3, r2, r3
 8004772:	2b0a      	cmp	r3, #10
 8004774:	d90d      	bls.n	8004792 <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800477c:	f043 0201 	orr.w	r2, r3, #1
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	2203      	movs	r2, #3
 800478a:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 800478e:	2301      	movs	r3, #1
 8004790:	e18c      	b.n	8004aac <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	699b      	ldr	r3, [r3, #24]
 8004798:	f003 0308 	and.w	r3, r3, #8
 800479c:	2b08      	cmp	r3, #8
 800479e:	d0e3      	beq.n	8004768 <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	699a      	ldr	r2, [r3, #24]
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	f042 0201 	orr.w	r2, r2, #1
 80047ae:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80047b0:	f7fe fcc4 	bl	800313c <HAL_GetTick>
 80047b4:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80047b6:	e014      	b.n	80047e2 <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80047b8:	f7fe fcc0 	bl	800313c <HAL_GetTick>
 80047bc:	4602      	mov	r2, r0
 80047be:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80047c0:	1ad3      	subs	r3, r2, r3
 80047c2:	2b0a      	cmp	r3, #10
 80047c4:	d90d      	bls.n	80047e2 <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80047cc:	f043 0201 	orr.w	r2, r3, #1
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	2203      	movs	r2, #3
 80047da:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 80047de:	2301      	movs	r3, #1
 80047e0:	e164      	b.n	8004aac <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	699b      	ldr	r3, [r3, #24]
 80047e8:	f003 0301 	and.w	r3, r3, #1
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d0e3      	beq.n	80047b8 <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	699a      	ldr	r2, [r3, #24]
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	f042 0202 	orr.w	r2, r2, #2
 80047fe:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	7c1b      	ldrb	r3, [r3, #16]
 8004804:	2b01      	cmp	r3, #1
 8004806:	d108      	bne.n	800481a <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	699a      	ldr	r2, [r3, #24]
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004816:	619a      	str	r2, [r3, #24]
 8004818:	e007      	b.n	800482a <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	699a      	ldr	r2, [r3, #24]
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004828:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	7c5b      	ldrb	r3, [r3, #17]
 800482e:	2b01      	cmp	r3, #1
 8004830:	d108      	bne.n	8004844 <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	699a      	ldr	r2, [r3, #24]
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004840:	619a      	str	r2, [r3, #24]
 8004842:	e007      	b.n	8004854 <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	699a      	ldr	r2, [r3, #24]
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004852:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	7c9b      	ldrb	r3, [r3, #18]
 8004858:	2b01      	cmp	r3, #1
 800485a:	d108      	bne.n	800486e <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	699a      	ldr	r2, [r3, #24]
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800486a:	619a      	str	r2, [r3, #24]
 800486c:	e007      	b.n	800487e <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	699a      	ldr	r2, [r3, #24]
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800487c:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	699b      	ldr	r3, [r3, #24]
 8004884:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	689a      	ldr	r2, [r3, #8]
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	430a      	orrs	r2, r1
 8004892:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	699a      	ldr	r2, [r3, #24]
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 80048a2:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	691a      	ldr	r2, [r3, #16]
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	f022 0210 	bic.w	r2, r2, #16
 80048b2:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	68db      	ldr	r3, [r3, #12]
 80048b8:	2b01      	cmp	r3, #1
 80048ba:	d108      	bne.n	80048ce <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	699a      	ldr	r2, [r3, #24]
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	f042 0204 	orr.w	r2, r2, #4
 80048ca:	619a      	str	r2, [r3, #24]
 80048cc:	e030      	b.n	8004930 <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	68db      	ldr	r3, [r3, #12]
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d02c      	beq.n	8004930 <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	68db      	ldr	r3, [r3, #12]
 80048da:	2b02      	cmp	r3, #2
 80048dc:	d020      	beq.n	8004920 <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	699a      	ldr	r2, [r3, #24]
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80048ec:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	691a      	ldr	r2, [r3, #16]
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	f042 0210 	orr.w	r2, r2, #16
 80048fc:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	68db      	ldr	r3, [r3, #12]
 8004902:	2b03      	cmp	r3, #3
 8004904:	d114      	bne.n	8004930 <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	699a      	ldr	r2, [r3, #24]
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	f042 0220 	orr.w	r2, r2, #32
 8004914:	619a      	str	r2, [r3, #24]
 8004916:	e00b      	b.n	8004930 <HAL_FDCAN_Init+0x234>
 8004918:	0800c5dc 	.word	0x0800c5dc
 800491c:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	699a      	ldr	r2, [r3, #24]
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	f042 0220 	orr.w	r2, r2, #32
 800492e:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	699b      	ldr	r3, [r3, #24]
 8004934:	3b01      	subs	r3, #1
 8004936:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	69db      	ldr	r3, [r3, #28]
 800493c:	3b01      	subs	r3, #1
 800493e:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004940:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	6a1b      	ldr	r3, [r3, #32]
 8004946:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8004948:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	695b      	ldr	r3, [r3, #20]
 8004950:	3b01      	subs	r3, #1
 8004952:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8004958:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800495a:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	689b      	ldr	r3, [r3, #8]
 8004960:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004964:	d115      	bne.n	8004992 <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800496a:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004970:	3b01      	subs	r3, #1
 8004972:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8004974:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800497a:	3b01      	subs	r3, #1
 800497c:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800497e:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004986:	3b01      	subs	r3, #1
 8004988:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800498e:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8004990:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004996:	2b00      	cmp	r3, #0
 8004998:	d00a      	beq.n	80049b0 <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	430a      	orrs	r2, r1
 80049ac:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80049b8:	4413      	add	r3, r2
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d011      	beq.n	80049e2 <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 80049c6:	f023 0107 	bic.w	r1, r3, #7
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80049ce:	009b      	lsls	r3, r3, #2
 80049d0:	3360      	adds	r3, #96	@ 0x60
 80049d2:	443b      	add	r3, r7
 80049d4:	f853 2c54 	ldr.w	r2, [r3, #-84]
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	430a      	orrs	r2, r1
 80049de:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d011      	beq.n	8004a0e <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80049f2:	f023 0107 	bic.w	r1, r3, #7
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049fa:	009b      	lsls	r3, r3, #2
 80049fc:	3360      	adds	r3, #96	@ 0x60
 80049fe:	443b      	add	r3, r7
 8004a00:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	430a      	orrs	r2, r1
 8004a0a:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d012      	beq.n	8004a3c <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8004a1e:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a26:	009b      	lsls	r3, r3, #2
 8004a28:	3360      	adds	r3, #96	@ 0x60
 8004a2a:	443b      	add	r3, r7
 8004a2c:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8004a30:	011a      	lsls	r2, r3, #4
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	430a      	orrs	r2, r1
 8004a38:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d012      	beq.n	8004a6a <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8004a4c:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a54:	009b      	lsls	r3, r3, #2
 8004a56:	3360      	adds	r3, #96	@ 0x60
 8004a58:	443b      	add	r3, r7
 8004a5a:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8004a5e:	021a      	lsls	r2, r3, #8
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	430a      	orrs	r2, r1
 8004a66:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	4a11      	ldr	r2, [pc, #68]	@ (8004ab4 <HAL_FDCAN_Init+0x3b8>)
 8004a70:	4293      	cmp	r3, r2
 8004a72:	d107      	bne.n	8004a84 <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	685b      	ldr	r3, [r3, #4]
 8004a78:	689a      	ldr	r2, [r3, #8]
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	685b      	ldr	r3, [r3, #4]
 8004a7e:	f022 0203 	bic.w	r2, r2, #3
 8004a82:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	2200      	movs	r2, #0
 8004a88:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	2200      	movs	r2, #0
 8004a90:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	2201      	movs	r2, #1
 8004a98:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8004a9c:	6878      	ldr	r0, [r7, #4]
 8004a9e:	f000 fcf7 	bl	8005490 <FDCAN_CalcultateRamBlockAddresses>
 8004aa2:	4603      	mov	r3, r0
 8004aa4:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 8004aa8:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 8004aac:	4618      	mov	r0, r3
 8004aae:	3760      	adds	r7, #96	@ 0x60
 8004ab0:	46bd      	mov	sp, r7
 8004ab2:	bd80      	pop	{r7, pc}
 8004ab4:	4000a000 	.word	0x4000a000

08004ab8 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 8004ab8:	b480      	push	{r7}
 8004aba:	b087      	sub	sp, #28
 8004abc:	af00      	add	r7, sp, #0
 8004abe:	6078      	str	r0, [r7, #4]
 8004ac0:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8004ac8:	73fb      	strb	r3, [r7, #15]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8004aca:	7bfb      	ldrb	r3, [r7, #15]
 8004acc:	2b01      	cmp	r3, #1
 8004ace:	d002      	beq.n	8004ad6 <HAL_FDCAN_ConfigFilter+0x1e>
 8004ad0:	7bfb      	ldrb	r3, [r7, #15]
 8004ad2:	2b02      	cmp	r3, #2
 8004ad4:	d157      	bne.n	8004b86 <HAL_FDCAN_ConfigFilter+0xce>
    {
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->RxBufferIndex, 63U));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->IsCalibrationMsg, 1U));
    }

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 8004ad6:	683b      	ldr	r3, [r7, #0]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d12b      	bne.n	8004b36 <HAL_FDCAN_ConfigFilter+0x7e>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
        assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 8004ade:	683b      	ldr	r3, [r7, #0]
 8004ae0:	68db      	ldr	r3, [r3, #12]
 8004ae2:	2b07      	cmp	r3, #7
 8004ae4:	d10d      	bne.n	8004b02 <HAL_FDCAN_ConfigFilter+0x4a>
      {
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
                           (sFilterConfig->FilterID1 << 16U)       |
 8004ae6:	683b      	ldr	r3, [r7, #0]
 8004ae8:	691b      	ldr	r3, [r3, #16]
 8004aea:	041a      	lsls	r2, r3, #16
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 8004aec:	683b      	ldr	r3, [r7, #0]
 8004aee:	69db      	ldr	r3, [r3, #28]
 8004af0:	021b      	lsls	r3, r3, #8
                           (sFilterConfig->FilterID1 << 16U)       |
 8004af2:	431a      	orrs	r2, r3
                           sFilterConfig->RxBufferIndex);
 8004af4:	683b      	ldr	r3, [r7, #0]
 8004af6:	699b      	ldr	r3, [r3, #24]
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 8004af8:	4313      	orrs	r3, r2
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
 8004afa:	f043 5360 	orr.w	r3, r3, #939524096	@ 0x38000000
 8004afe:	617b      	str	r3, [r7, #20]
 8004b00:	e00e      	b.n	8004b20 <HAL_FDCAN_ConfigFilter+0x68>
      }
      else
      {
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8004b02:	683b      	ldr	r3, [r7, #0]
 8004b04:	689b      	ldr	r3, [r3, #8]
 8004b06:	079a      	lsls	r2, r3, #30
                           (sFilterConfig->FilterConfig << 27U) |
 8004b08:	683b      	ldr	r3, [r7, #0]
 8004b0a:	68db      	ldr	r3, [r3, #12]
 8004b0c:	06db      	lsls	r3, r3, #27
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8004b0e:	431a      	orrs	r2, r3
                           (sFilterConfig->FilterID1 << 16U)    |
 8004b10:	683b      	ldr	r3, [r7, #0]
 8004b12:	691b      	ldr	r3, [r3, #16]
 8004b14:	041b      	lsls	r3, r3, #16
                           (sFilterConfig->FilterConfig << 27U) |
 8004b16:	431a      	orrs	r2, r3
                           sFilterConfig->FilterID2);
 8004b18:	683b      	ldr	r3, [r7, #0]
 8004b1a:	695b      	ldr	r3, [r3, #20]
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8004b1c:	4313      	orrs	r3, r2
 8004b1e:	617b      	str	r3, [r7, #20]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * 4U));
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8004b24:	683b      	ldr	r3, [r7, #0]
 8004b26:	685b      	ldr	r3, [r3, #4]
 8004b28:	009b      	lsls	r3, r3, #2
 8004b2a:	4413      	add	r3, r2
 8004b2c:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8004b2e:	68bb      	ldr	r3, [r7, #8]
 8004b30:	697a      	ldr	r2, [r7, #20]
 8004b32:	601a      	str	r2, [r3, #0]
 8004b34:	e025      	b.n	8004b82 <HAL_FDCAN_ConfigFilter+0xca>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
        assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 8004b36:	683b      	ldr	r3, [r7, #0]
 8004b38:	68db      	ldr	r3, [r3, #12]
 8004b3a:	075a      	lsls	r2, r3, #29
 8004b3c:	683b      	ldr	r3, [r7, #0]
 8004b3e:	691b      	ldr	r3, [r3, #16]
 8004b40:	4313      	orrs	r3, r2
 8004b42:	617b      	str	r3, [r7, #20]

      /* Build second word of filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 8004b44:	683b      	ldr	r3, [r7, #0]
 8004b46:	68db      	ldr	r3, [r3, #12]
 8004b48:	2b07      	cmp	r3, #7
 8004b4a:	d103      	bne.n	8004b54 <HAL_FDCAN_ConfigFilter+0x9c>
      {
        FilterElementW2 = sFilterConfig->RxBufferIndex;
 8004b4c:	683b      	ldr	r3, [r7, #0]
 8004b4e:	699b      	ldr	r3, [r3, #24]
 8004b50:	613b      	str	r3, [r7, #16]
 8004b52:	e006      	b.n	8004b62 <HAL_FDCAN_ConfigFilter+0xaa>
      }
      else
      {
        FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8004b54:	683b      	ldr	r3, [r7, #0]
 8004b56:	689b      	ldr	r3, [r3, #8]
 8004b58:	079a      	lsls	r2, r3, #30
 8004b5a:	683b      	ldr	r3, [r7, #0]
 8004b5c:	695b      	ldr	r3, [r3, #20]
 8004b5e:	4313      	orrs	r3, r2
 8004b60:	613b      	str	r3, [r7, #16]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * 4U * 2U));
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004b66:	683b      	ldr	r3, [r7, #0]
 8004b68:	685b      	ldr	r3, [r3, #4]
 8004b6a:	00db      	lsls	r3, r3, #3
 8004b6c:	4413      	add	r3, r2
 8004b6e:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8004b70:	68bb      	ldr	r3, [r7, #8]
 8004b72:	697a      	ldr	r2, [r7, #20]
 8004b74:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 8004b76:	68bb      	ldr	r3, [r7, #8]
 8004b78:	3304      	adds	r3, #4
 8004b7a:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 8004b7c:	68bb      	ldr	r3, [r7, #8]
 8004b7e:	693a      	ldr	r2, [r7, #16]
 8004b80:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 8004b82:	2300      	movs	r3, #0
 8004b84:	e008      	b.n	8004b98 <HAL_FDCAN_ConfigFilter+0xe0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004b8c:	f043 0202 	orr.w	r2, r3, #2
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8004b96:	2301      	movs	r3, #1
  }
}
 8004b98:	4618      	mov	r0, r3
 8004b9a:	371c      	adds	r7, #28
 8004b9c:	46bd      	mov	sp, r7
 8004b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba2:	4770      	bx	lr

08004ba4 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 8004ba4:	b480      	push	{r7}
 8004ba6:	b08b      	sub	sp, #44	@ 0x2c
 8004ba8:	af00      	add	r7, sp, #0
 8004baa:	60f8      	str	r0, [r7, #12]
 8004bac:	60b9      	str	r1, [r7, #8]
 8004bae:	607a      	str	r2, [r7, #4]
 8004bb0:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 8004bb2:	2300      	movs	r3, #0
 8004bb4:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8004bbc:	76fb      	strb	r3, [r7, #27]

  if (state == HAL_FDCAN_STATE_BUSY)
 8004bbe:	7efb      	ldrb	r3, [r7, #27]
 8004bc0:	2b02      	cmp	r3, #2
 8004bc2:	f040 8149 	bne.w	8004e58 <HAL_FDCAN_GetRxMessage+0x2b4>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8004bc6:	68bb      	ldr	r3, [r7, #8]
 8004bc8:	2b40      	cmp	r3, #64	@ 0x40
 8004bca:	d14c      	bne.n	8004c66 <HAL_FDCAN_GetRxMessage+0xc2>
    {
      /* Check that the Rx FIFO 0 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0S) == 0U)
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004bd4:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d109      	bne.n	8004bf0 <HAL_FDCAN_GetRxMessage+0x4c>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004be2:	f043 0220 	orr.w	r2, r3, #32
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8004bec:	2301      	movs	r3, #1
 8004bee:	e13c      	b.n	8004e6a <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004bf8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d109      	bne.n	8004c14 <HAL_FDCAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004c06:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8004c10:	2301      	movs	r3, #1
 8004c12:	e12a      	b.n	8004e6a <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004c1c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004c20:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004c24:	d10a      	bne.n	8004c3c <HAL_FDCAN_GetRxMessage+0x98>
        {
          if (((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0OM) >> FDCAN_RXF0C_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004c2e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004c32:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004c36:	d101      	bne.n	8004c3c <HAL_FDCAN_GetRxMessage+0x98>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8004c38:	2301      	movs	r3, #1
 8004c3a:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004c44:	0a1b      	lsrs	r3, r3, #8
 8004c46:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004c4a:	69fa      	ldr	r2, [r7, #28]
 8004c4c:	4413      	add	r3, r2
 8004c4e:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * hfdcan->Init.RxFifo0ElmtSize * 4U));
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c58:	69f9      	ldr	r1, [r7, #28]
 8004c5a:	fb01 f303 	mul.w	r3, r1, r3
 8004c5e:	009b      	lsls	r3, r3, #2
 8004c60:	4413      	add	r3, r2
 8004c62:	627b      	str	r3, [r7, #36]	@ 0x24
 8004c64:	e068      	b.n	8004d38 <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 8004c66:	68bb      	ldr	r3, [r7, #8]
 8004c68:	2b41      	cmp	r3, #65	@ 0x41
 8004c6a:	d14c      	bne.n	8004d06 <HAL_FDCAN_GetRxMessage+0x162>
    {
      /* Check that the Rx FIFO 1 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1S) == 0U)
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004c74:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d109      	bne.n	8004c90 <HAL_FDCAN_GetRxMessage+0xec>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004c82:	f043 0220 	orr.w	r2, r3, #32
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8004c8c:	2301      	movs	r3, #1
 8004c8e:	e0ec      	b.n	8004e6a <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004c98:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d109      	bne.n	8004cb4 <HAL_FDCAN_GetRxMessage+0x110>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004ca6:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8004cb0:	2301      	movs	r3, #1
 8004cb2:	e0da      	b.n	8004e6a <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004cbc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004cc0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004cc4:	d10a      	bne.n	8004cdc <HAL_FDCAN_GetRxMessage+0x138>
        {
          if (((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1OM) >> FDCAN_RXF1C_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004cce:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004cd2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004cd6:	d101      	bne.n	8004cdc <HAL_FDCAN_GetRxMessage+0x138>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8004cd8:	2301      	movs	r3, #1
 8004cda:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004ce4:	0a1b      	lsrs	r3, r3, #8
 8004ce6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004cea:	69fa      	ldr	r2, [r7, #28]
 8004cec:	4413      	add	r3, r2
 8004cee:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * hfdcan->Init.RxFifo1ElmtSize * 4U));
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004cf8:	69f9      	ldr	r1, [r7, #28]
 8004cfa:	fb01 f303 	mul.w	r3, r1, r3
 8004cfe:	009b      	lsls	r3, r3, #2
 8004d00:	4413      	add	r3, r2
 8004d02:	627b      	str	r3, [r7, #36]	@ 0x24
 8004d04:	e018      	b.n	8004d38 <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Check that the selected buffer has an allocated area into the RAM */
      if (RxLocation >= hfdcan->Init.RxBuffersNbr)
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004d0a:	68ba      	ldr	r2, [r7, #8]
 8004d0c:	429a      	cmp	r2, r3
 8004d0e:	d309      	bcc.n	8004d24 <HAL_FDCAN_GetRxMessage+0x180>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004d16:	f043 0220 	orr.w	r2, r3, #32
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8004d20:	2301      	movs	r3, #1
 8004d22:	e0a2      	b.n	8004e6a <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Calculate Rx buffer address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxBufferSA + (RxLocation * hfdcan->Init.RxBufferSize * 4U));
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d2c:	68b9      	ldr	r1, [r7, #8]
 8004d2e:	fb01 f303 	mul.w	r3, r1, r3
 8004d32:	009b      	lsls	r3, r3, #2
 8004d34:	4413      	add	r3, r2
 8004d36:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 8004d38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	685b      	ldr	r3, [r3, #4]
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d107      	bne.n	8004d5c <HAL_FDCAN_GetRxMessage+0x1b8>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 8004d4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	0c9b      	lsrs	r3, r3, #18
 8004d52:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	601a      	str	r2, [r3, #0]
 8004d5a:	e005      	b.n	8004d68 <HAL_FDCAN_GetRxMessage+0x1c4>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 8004d5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 8004d68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 8004d74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 8004d80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d82:	3304      	adds	r3, #4
 8004d84:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 8004d86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	b29a      	uxth	r2, r3
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 8004d90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	0c1b      	lsrs	r3, r3, #16
 8004d96:	f003 020f 	and.w	r2, r3, #15
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 8004d9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 8004daa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 8004db6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	0e1b      	lsrs	r3, r3, #24
 8004dbc:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 8004dc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	0fda      	lsrs	r2, r3, #31
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 8004dce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dd0:	3304      	adds	r3, #4
 8004dd2:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 8004dd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dd6:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8004dd8:	2300      	movs	r3, #0
 8004dda:	623b      	str	r3, [r7, #32]
 8004ddc:	e00a      	b.n	8004df4 <HAL_FDCAN_GetRxMessage+0x250>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 8004dde:	697a      	ldr	r2, [r7, #20]
 8004de0:	6a3b      	ldr	r3, [r7, #32]
 8004de2:	441a      	add	r2, r3
 8004de4:	6839      	ldr	r1, [r7, #0]
 8004de6:	6a3b      	ldr	r3, [r7, #32]
 8004de8:	440b      	add	r3, r1
 8004dea:	7812      	ldrb	r2, [r2, #0]
 8004dec:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8004dee:	6a3b      	ldr	r3, [r7, #32]
 8004df0:	3301      	adds	r3, #1
 8004df2:	623b      	str	r3, [r7, #32]
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	68db      	ldr	r3, [r3, #12]
 8004df8:	4a1f      	ldr	r2, [pc, #124]	@ (8004e78 <HAL_FDCAN_GetRxMessage+0x2d4>)
 8004dfa:	5cd3      	ldrb	r3, [r2, r3]
 8004dfc:	461a      	mov	r2, r3
 8004dfe:	6a3b      	ldr	r3, [r7, #32]
 8004e00:	4293      	cmp	r3, r2
 8004e02:	d3ec      	bcc.n	8004dde <HAL_FDCAN_GetRxMessage+0x23a>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8004e04:	68bb      	ldr	r3, [r7, #8]
 8004e06:	2b40      	cmp	r3, #64	@ 0x40
 8004e08:	d105      	bne.n	8004e16 <HAL_FDCAN_GetRxMessage+0x272>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	69fa      	ldr	r2, [r7, #28]
 8004e10:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
 8004e14:	e01e      	b.n	8004e54 <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 8004e16:	68bb      	ldr	r3, [r7, #8]
 8004e18:	2b41      	cmp	r3, #65	@ 0x41
 8004e1a:	d105      	bne.n	8004e28 <HAL_FDCAN_GetRxMessage+0x284>
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	69fa      	ldr	r2, [r7, #28]
 8004e22:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
 8004e26:	e015      	b.n	8004e54 <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Clear the New Data flag of the current Rx buffer */
      if (RxLocation < FDCAN_RX_BUFFER32)
 8004e28:	68bb      	ldr	r3, [r7, #8]
 8004e2a:	2b1f      	cmp	r3, #31
 8004e2c:	d808      	bhi.n	8004e40 <HAL_FDCAN_GetRxMessage+0x29c>
      {
        hfdcan->Instance->NDAT1 = ((uint32_t)1U << RxLocation);
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	2101      	movs	r1, #1
 8004e34:	68ba      	ldr	r2, [r7, #8]
 8004e36:	fa01 f202 	lsl.w	r2, r1, r2
 8004e3a:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
 8004e3e:	e009      	b.n	8004e54 <HAL_FDCAN_GetRxMessage+0x2b0>
      }
      else /* FDCAN_RX_BUFFER32 <= RxLocation <= FDCAN_RX_BUFFER63 */
      {
        hfdcan->Instance->NDAT2 = ((uint32_t)1U << (RxLocation & 0x1FU));
 8004e40:	68bb      	ldr	r3, [r7, #8]
 8004e42:	f003 021f 	and.w	r2, r3, #31
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	2101      	movs	r1, #1
 8004e4c:	fa01 f202 	lsl.w	r2, r1, r2
 8004e50:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }

    /* Return function status */
    return HAL_OK;
 8004e54:	2300      	movs	r3, #0
 8004e56:	e008      	b.n	8004e6a <HAL_FDCAN_GetRxMessage+0x2c6>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004e5e:	f043 0208 	orr.w	r2, r3, #8
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8004e68:	2301      	movs	r3, #1
  }
}
 8004e6a:	4618      	mov	r0, r3
 8004e6c:	372c      	adds	r7, #44	@ 0x2c
 8004e6e:	46bd      	mov	sp, r7
 8004e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e74:	4770      	bx	lr
 8004e76:	bf00      	nop
 8004e78:	0800c638 	.word	0x0800c638

08004e7c <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 8004e7c:	b580      	push	{r7, lr}
 8004e7e:	b096      	sub	sp, #88	@ 0x58
 8004e80:	af00      	add	r7, sp, #0
 8004e82:	6078      	str	r0, [r7, #4]
  uint32_t itsourceIE;
  uint32_t itsourceTTIE;
  uint32_t itflagIR;
  uint32_t itflagTTIR;

  ClkCalibrationITs = (FDCAN_CCU->IR << 30);
 8004e84:	4b9a      	ldr	r3, [pc, #616]	@ (80050f0 <HAL_FDCAN_IRQHandler+0x274>)
 8004e86:	691b      	ldr	r3, [r3, #16]
 8004e88:	079b      	lsls	r3, r3, #30
 8004e8a:	657b      	str	r3, [r7, #84]	@ 0x54
  ClkCalibrationITs &= (FDCAN_CCU->IE << 30);
 8004e8c:	4b98      	ldr	r3, [pc, #608]	@ (80050f0 <HAL_FDCAN_IRQHandler+0x274>)
 8004e8e:	695b      	ldr	r3, [r3, #20]
 8004e90:	079b      	lsls	r3, r3, #30
 8004e92:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8004e94:	4013      	ands	r3, r2
 8004e96:	657b      	str	r3, [r7, #84]	@ 0x54
  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004e9e:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8004ea2:	653b      	str	r3, [r7, #80]	@ 0x50
  TxEventFifoITs &= hfdcan->Instance->IE;
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004eaa:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8004eac:	4013      	ands	r3, r2
 8004eae:	653b      	str	r3, [r7, #80]	@ 0x50
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004eb6:	f003 030f 	and.w	r3, r3, #15
 8004eba:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo0ITs &= hfdcan->Instance->IE;
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ec2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004ec4:	4013      	ands	r3, r2
 8004ec6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004ece:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004ed2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RxFifo1ITs &= hfdcan->Instance->IE;
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004eda:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004edc:	4013      	ands	r3, r2
 8004ede:	64bb      	str	r3, [r7, #72]	@ 0x48
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004ee6:	f003 5371 	and.w	r3, r3, #1010827264	@ 0x3c400000
 8004eea:	647b      	str	r3, [r7, #68]	@ 0x44
  Errors &= hfdcan->Instance->IE;
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ef2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004ef4:	4013      	ands	r3, r2
 8004ef6:	647b      	str	r3, [r7, #68]	@ 0x44
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004efe:	f003 7360 	and.w	r3, r3, #58720256	@ 0x3800000
 8004f02:	643b      	str	r3, [r7, #64]	@ 0x40
  ErrorStatusITs &= hfdcan->Instance->IE;
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f0a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004f0c:	4013      	ands	r3, r2
 8004f0e:	643b      	str	r3, [r7, #64]	@ 0x40
  itsourceIE = hfdcan->Instance->IE;
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f16:	63fb      	str	r3, [r7, #60]	@ 0x3c
  itflagIR = hfdcan->Instance->IR;
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004f1e:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 8004f20:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004f22:	0a1b      	lsrs	r3, r3, #8
 8004f24:	f003 0301 	and.w	r3, r3, #1
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d010      	beq.n	8004f4e <HAL_FDCAN_IRQHandler+0xd2>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 8004f2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f2e:	0a1b      	lsrs	r3, r3, #8
 8004f30:	f003 0301 	and.w	r3, r3, #1
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d00a      	beq.n	8004f4e <HAL_FDCAN_IRQHandler+0xd2>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004f40:	651a      	str	r2, [r3, #80]	@ 0x50
 8004f42:	4b6b      	ldr	r3, [pc, #428]	@ (80050f0 <HAL_FDCAN_IRQHandler+0x274>)
 8004f44:	2200      	movs	r2, #0
 8004f46:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 8004f48:	6878      	ldr	r0, [r7, #4]
 8004f4a:	f000 fa54 	bl	80053f6 <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 8004f4e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004f50:	0a9b      	lsrs	r3, r3, #10
 8004f52:	f003 0301 	and.w	r3, r3, #1
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d01d      	beq.n	8004f96 <HAL_FDCAN_IRQHandler+0x11a>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 8004f5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f5c:	0a9b      	lsrs	r3, r3, #10
 8004f5e:	f003 0301 	and.w	r3, r3, #1
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d017      	beq.n	8004f96 <HAL_FDCAN_IRQHandler+0x11a>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8004f6e:	637b      	str	r3, [r7, #52]	@ 0x34
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004f78:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004f7a:	4013      	ands	r3, r2
 8004f7c:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004f86:	651a      	str	r2, [r3, #80]	@ 0x50
 8004f88:	4b59      	ldr	r3, [pc, #356]	@ (80050f0 <HAL_FDCAN_IRQHandler+0x274>)
 8004f8a:	2200      	movs	r2, #0
 8004f8c:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8004f8e:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8004f90:	6878      	ldr	r0, [r7, #4]
 8004f92:	f000 fa07 	bl	80053a4 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Clock calibration unit interrupts management *****************************/
  if (ClkCalibrationITs != 0U)
 8004f96:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d00d      	beq.n	8004fb8 <HAL_FDCAN_IRQHandler+0x13c>
  {
    /* Clear the Clock Calibration flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ClkCalibrationITs);
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681a      	ldr	r2, [r3, #0]
 8004fa0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004fa2:	4b54      	ldr	r3, [pc, #336]	@ (80050f4 <HAL_FDCAN_IRQHandler+0x278>)
 8004fa4:	400b      	ands	r3, r1
 8004fa6:	6513      	str	r3, [r2, #80]	@ 0x50
 8004fa8:	4a51      	ldr	r2, [pc, #324]	@ (80050f0 <HAL_FDCAN_IRQHandler+0x274>)
 8004faa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004fac:	0f9b      	lsrs	r3, r3, #30
 8004fae:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
#else
    /* Clock Calibration Callback */
    HAL_FDCAN_ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
 8004fb0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004fb2:	6878      	ldr	r0, [r7, #4]
 8004fb4:	f000 f9c0 	bl	8005338 <HAL_FDCAN_ClockCalibrationCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 8004fb8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d00d      	beq.n	8004fda <HAL_FDCAN_IRQHandler+0x15e>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681a      	ldr	r2, [r3, #0]
 8004fc2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8004fc4:	4b4b      	ldr	r3, [pc, #300]	@ (80050f4 <HAL_FDCAN_IRQHandler+0x278>)
 8004fc6:	400b      	ands	r3, r1
 8004fc8:	6513      	str	r3, [r2, #80]	@ 0x50
 8004fca:	4a49      	ldr	r2, [pc, #292]	@ (80050f0 <HAL_FDCAN_IRQHandler+0x274>)
 8004fcc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004fce:	0f9b      	lsrs	r3, r3, #30
 8004fd0:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 8004fd2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8004fd4:	6878      	ldr	r0, [r7, #4]
 8004fd6:	f000 f9ba 	bl	800534e <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 8004fda:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d00d      	beq.n	8004ffc <HAL_FDCAN_IRQHandler+0x180>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681a      	ldr	r2, [r3, #0]
 8004fe4:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8004fe6:	4b43      	ldr	r3, [pc, #268]	@ (80050f4 <HAL_FDCAN_IRQHandler+0x278>)
 8004fe8:	400b      	ands	r3, r1
 8004fea:	6513      	str	r3, [r2, #80]	@ 0x50
 8004fec:	4a40      	ldr	r2, [pc, #256]	@ (80050f0 <HAL_FDCAN_IRQHandler+0x274>)
 8004fee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004ff0:	0f9b      	lsrs	r3, r3, #30
 8004ff2:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8004ff4:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8004ff6:	6878      	ldr	r0, [r7, #4]
 8004ff8:	f7fd fc3e 	bl	8002878 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8004ffc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d00d      	beq.n	800501e <HAL_FDCAN_IRQHandler+0x1a2>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681a      	ldr	r2, [r3, #0]
 8005006:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8005008:	4b3a      	ldr	r3, [pc, #232]	@ (80050f4 <HAL_FDCAN_IRQHandler+0x278>)
 800500a:	400b      	ands	r3, r1
 800500c:	6513      	str	r3, [r2, #80]	@ 0x50
 800500e:	4a38      	ldr	r2, [pc, #224]	@ (80050f0 <HAL_FDCAN_IRQHandler+0x274>)
 8005010:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005012:	0f9b      	lsrs	r3, r3, #30
 8005014:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 8005016:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8005018:	6878      	ldr	r0, [r7, #4]
 800501a:	f000 f9a3 	bl	8005364 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 800501e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005020:	0adb      	lsrs	r3, r3, #11
 8005022:	f003 0301 	and.w	r3, r3, #1
 8005026:	2b00      	cmp	r3, #0
 8005028:	d010      	beq.n	800504c <HAL_FDCAN_IRQHandler+0x1d0>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 800502a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800502c:	0adb      	lsrs	r3, r3, #11
 800502e:	f003 0301 	and.w	r3, r3, #1
 8005032:	2b00      	cmp	r3, #0
 8005034:	d00a      	beq.n	800504c <HAL_FDCAN_IRQHandler+0x1d0>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800503e:	651a      	str	r2, [r3, #80]	@ 0x50
 8005040:	4b2b      	ldr	r3, [pc, #172]	@ (80050f0 <HAL_FDCAN_IRQHandler+0x274>)
 8005042:	2200      	movs	r2, #0
 8005044:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 8005046:	6878      	ldr	r0, [r7, #4]
 8005048:	f000 f997 	bl	800537a <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_COMPLETE) != RESET)
 800504c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800504e:	0a5b      	lsrs	r3, r3, #9
 8005050:	f003 0301 	and.w	r3, r3, #1
 8005054:	2b00      	cmp	r3, #0
 8005056:	d01d      	beq.n	8005094 <HAL_FDCAN_IRQHandler+0x218>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_COMPLETE) != RESET)
 8005058:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800505a:	0a5b      	lsrs	r3, r3, #9
 800505c:	f003 0301 	and.w	r3, r3, #1
 8005060:	2b00      	cmp	r3, #0
 8005062:	d017      	beq.n	8005094 <HAL_FDCAN_IRQHandler+0x218>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800506c:	633b      	str	r3, [r7, #48]	@ 0x30
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005076:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005078:	4013      	ands	r3, r2
 800507a:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005084:	651a      	str	r2, [r3, #80]	@ 0x50
 8005086:	4b1a      	ldr	r3, [pc, #104]	@ (80050f0 <HAL_FDCAN_IRQHandler+0x274>)
 8005088:	2200      	movs	r2, #0
 800508a:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 800508c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800508e:	6878      	ldr	r0, [r7, #4]
 8005090:	f000 f97d 	bl	800538e <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Rx Buffer New Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_BUFFER_NEW_MESSAGE) != RESET)
 8005094:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005096:	0cdb      	lsrs	r3, r3, #19
 8005098:	f003 0301 	and.w	r3, r3, #1
 800509c:	2b00      	cmp	r3, #0
 800509e:	d010      	beq.n	80050c2 <HAL_FDCAN_IRQHandler+0x246>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE) != RESET)
 80050a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80050a2:	0cdb      	lsrs	r3, r3, #19
 80050a4:	f003 0301 	and.w	r3, r3, #1
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d00a      	beq.n	80050c2 <HAL_FDCAN_IRQHandler+0x246>
    {
      /* Clear the Rx Buffer New Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE);
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80050b4:	651a      	str	r2, [r3, #80]	@ 0x50
 80050b6:	4b0e      	ldr	r3, [pc, #56]	@ (80050f0 <HAL_FDCAN_IRQHandler+0x274>)
 80050b8:	2200      	movs	r2, #0
 80050ba:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->RxBufferNewMessageCallback(hfdcan);
#else
      /* Rx Buffer New Message Callback */
      HAL_FDCAN_RxBufferNewMessageCallback(hfdcan);
 80050bc:	6878      	ldr	r0, [r7, #4]
 80050be:	f000 f97c 	bl	80053ba <HAL_FDCAN_RxBufferNewMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 80050c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80050c4:	0c1b      	lsrs	r3, r3, #16
 80050c6:	f003 0301 	and.w	r3, r3, #1
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d016      	beq.n	80050fc <HAL_FDCAN_IRQHandler+0x280>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 80050ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80050d0:	0c1b      	lsrs	r3, r3, #16
 80050d2:	f003 0301 	and.w	r3, r3, #1
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d010      	beq.n	80050fc <HAL_FDCAN_IRQHandler+0x280>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80050e2:	651a      	str	r2, [r3, #80]	@ 0x50
 80050e4:	4b02      	ldr	r3, [pc, #8]	@ (80050f0 <HAL_FDCAN_IRQHandler+0x274>)
 80050e6:	2200      	movs	r2, #0
 80050e8:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 80050ea:	6878      	ldr	r0, [r7, #4]
 80050ec:	e004      	b.n	80050f8 <HAL_FDCAN_IRQHandler+0x27c>
 80050ee:	bf00      	nop
 80050f0:	4000a800 	.word	0x4000a800
 80050f4:	3fcfffff 	.word	0x3fcfffff
 80050f8:	f000 f969 	bl	80053ce <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 80050fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80050fe:	0c9b      	lsrs	r3, r3, #18
 8005100:	f003 0301 	and.w	r3, r3, #1
 8005104:	2b00      	cmp	r3, #0
 8005106:	d010      	beq.n	800512a <HAL_FDCAN_IRQHandler+0x2ae>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 8005108:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800510a:	0c9b      	lsrs	r3, r3, #18
 800510c:	f003 0301 	and.w	r3, r3, #1
 8005110:	2b00      	cmp	r3, #0
 8005112:	d00a      	beq.n	800512a <HAL_FDCAN_IRQHandler+0x2ae>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800511c:	651a      	str	r2, [r3, #80]	@ 0x50
 800511e:	4b83      	ldr	r3, [pc, #524]	@ (800532c <HAL_FDCAN_IRQHandler+0x4b0>)
 8005120:	2200      	movs	r2, #0
 8005122:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 8005124:	6878      	ldr	r0, [r7, #4]
 8005126:	f000 f95c 	bl	80053e2 <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 800512a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800512c:	0c5b      	lsrs	r3, r3, #17
 800512e:	f003 0301 	and.w	r3, r3, #1
 8005132:	2b00      	cmp	r3, #0
 8005134:	d015      	beq.n	8005162 <HAL_FDCAN_IRQHandler+0x2e6>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 8005136:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005138:	0c5b      	lsrs	r3, r3, #17
 800513a:	f003 0301 	and.w	r3, r3, #1
 800513e:	2b00      	cmp	r3, #0
 8005140:	d00f      	beq.n	8005162 <HAL_FDCAN_IRQHandler+0x2e6>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800514a:	651a      	str	r2, [r3, #80]	@ 0x50
 800514c:	4b77      	ldr	r3, [pc, #476]	@ (800532c <HAL_FDCAN_IRQHandler+0x4b0>)
 800514e:	2200      	movs	r2, #0
 8005150:	611a      	str	r2, [r3, #16]

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005158:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 8005162:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005164:	2b00      	cmp	r3, #0
 8005166:	d00d      	beq.n	8005184 <HAL_FDCAN_IRQHandler+0x308>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681a      	ldr	r2, [r3, #0]
 800516c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800516e:	4b70      	ldr	r3, [pc, #448]	@ (8005330 <HAL_FDCAN_IRQHandler+0x4b4>)
 8005170:	400b      	ands	r3, r1
 8005172:	6513      	str	r3, [r2, #80]	@ 0x50
 8005174:	4a6d      	ldr	r2, [pc, #436]	@ (800532c <HAL_FDCAN_IRQHandler+0x4b0>)
 8005176:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005178:	0f9b      	lsrs	r3, r3, #30
 800517a:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 800517c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800517e:	6878      	ldr	r0, [r7, #4]
 8005180:	f000 f94d 	bl	800541e <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 8005184:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005186:	2b00      	cmp	r3, #0
 8005188:	d011      	beq.n	80051ae <HAL_FDCAN_IRQHandler+0x332>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681a      	ldr	r2, [r3, #0]
 800518e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8005190:	4b67      	ldr	r3, [pc, #412]	@ (8005330 <HAL_FDCAN_IRQHandler+0x4b4>)
 8005192:	400b      	ands	r3, r1
 8005194:	6513      	str	r3, [r2, #80]	@ 0x50
 8005196:	4a65      	ldr	r2, [pc, #404]	@ (800532c <HAL_FDCAN_IRQHandler+0x4b0>)
 8005198:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800519a:	0f9b      	lsrs	r3, r3, #30
 800519c:	6113      	str	r3, [r2, #16]

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 80051a4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80051a6:	431a      	orrs	r2, r3
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  }

  if (hfdcan->Instance == FDCAN1)
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	4a60      	ldr	r2, [pc, #384]	@ (8005334 <HAL_FDCAN_IRQHandler+0x4b8>)
 80051b4:	4293      	cmp	r3, r2
 80051b6:	f040 80ac 	bne.w	8005312 <HAL_FDCAN_IRQHandler+0x496>
  {
    if ((hfdcan->ttcan->TTOCF & FDCAN_TTOCF_OM) != 0U)
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	685b      	ldr	r3, [r3, #4]
 80051be:	689b      	ldr	r3, [r3, #8]
 80051c0:	f003 0303 	and.w	r3, r3, #3
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	f000 80a4 	beq.w	8005312 <HAL_FDCAN_IRQHandler+0x496>
    {
      TTSchedSyncITs = hfdcan->ttcan->TTIR & FDCAN_TT_SCHEDULE_SYNC_MASK;
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	685b      	ldr	r3, [r3, #4]
 80051ce:	6a1b      	ldr	r3, [r3, #32]
 80051d0:	f003 030f 	and.w	r3, r3, #15
 80051d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTSchedSyncITs &= hfdcan->ttcan->TTIE;
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	685b      	ldr	r3, [r3, #4]
 80051da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051dc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80051de:	4013      	ands	r3, r2
 80051e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTTimeMarkITs = hfdcan->ttcan->TTIR & FDCAN_TT_TIME_MARK_MASK;
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	685b      	ldr	r3, [r3, #4]
 80051e6:	6a1b      	ldr	r3, [r3, #32]
 80051e8:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80051ec:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTTimeMarkITs &= hfdcan->ttcan->TTIE;
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	685b      	ldr	r3, [r3, #4]
 80051f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051f4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80051f6:	4013      	ands	r3, r2
 80051f8:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTGlobTimeITs = hfdcan->ttcan->TTIR & FDCAN_TT_GLOBAL_TIME_MASK;
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	685b      	ldr	r3, [r3, #4]
 80051fe:	6a1b      	ldr	r3, [r3, #32]
 8005200:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8005204:	627b      	str	r3, [r7, #36]	@ 0x24
      TTGlobTimeITs &= hfdcan->ttcan->TTIE;
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	685b      	ldr	r3, [r3, #4]
 800520a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800520c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800520e:	4013      	ands	r3, r2
 8005210:	627b      	str	r3, [r7, #36]	@ 0x24
      TTDistErrors = hfdcan->ttcan->TTIR & FDCAN_TT_DISTURBING_ERROR_MASK;
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	685b      	ldr	r3, [r3, #4]
 8005216:	6a1b      	ldr	r3, [r3, #32]
 8005218:	f403 43fc 	and.w	r3, r3, #32256	@ 0x7e00
 800521c:	623b      	str	r3, [r7, #32]
      TTDistErrors &= hfdcan->ttcan->TTIE;
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	685b      	ldr	r3, [r3, #4]
 8005222:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005224:	6a3a      	ldr	r2, [r7, #32]
 8005226:	4013      	ands	r3, r2
 8005228:	623b      	str	r3, [r7, #32]
      TTFatalErrors = hfdcan->ttcan->TTIR & FDCAN_TT_FATAL_ERROR_MASK;
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	685b      	ldr	r3, [r3, #4]
 800522e:	6a1b      	ldr	r3, [r3, #32]
 8005230:	f403 23f0 	and.w	r3, r3, #491520	@ 0x78000
 8005234:	61fb      	str	r3, [r7, #28]
      TTFatalErrors &= hfdcan->ttcan->TTIE;
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	685b      	ldr	r3, [r3, #4]
 800523a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800523c:	69fa      	ldr	r2, [r7, #28]
 800523e:	4013      	ands	r3, r2
 8005240:	61fb      	str	r3, [r7, #28]
      itsourceTTIE = hfdcan->ttcan->TTIE;
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	685b      	ldr	r3, [r3, #4]
 8005246:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005248:	61bb      	str	r3, [r7, #24]
      itflagTTIR = hfdcan->ttcan->TTIR;
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	685b      	ldr	r3, [r3, #4]
 800524e:	6a1b      	ldr	r3, [r3, #32]
 8005250:	617b      	str	r3, [r7, #20]

      /* TT Schedule Synchronization interrupts management **********************/
      if (TTSchedSyncITs != 0U)
 8005252:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005254:	2b00      	cmp	r3, #0
 8005256:	d007      	beq.n	8005268 <HAL_FDCAN_IRQHandler+0x3ec>
      {
        /* Clear the TT Schedule Synchronization flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTSchedSyncITs);
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	685b      	ldr	r3, [r3, #4]
 800525c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800525e:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
#else
        /* TT Schedule Synchronization Callback */
        HAL_FDCAN_TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
 8005260:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005262:	6878      	ldr	r0, [r7, #4]
 8005264:	f000 f8e6 	bl	8005434 <HAL_FDCAN_TT_ScheduleSyncCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Time Mark interrupts management *************************************/
      if (TTTimeMarkITs != 0U)
 8005268:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800526a:	2b00      	cmp	r3, #0
 800526c:	d007      	beq.n	800527e <HAL_FDCAN_IRQHandler+0x402>
      {
        /* Clear the TT Time Mark flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTTimeMarkITs);
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	685b      	ldr	r3, [r3, #4]
 8005272:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005274:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
#else
        /* TT Time Mark Callback */
        HAL_FDCAN_TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
 8005276:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005278:	6878      	ldr	r0, [r7, #4]
 800527a:	f000 f8e6 	bl	800544a <HAL_FDCAN_TT_TimeMarkCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Stop Watch interrupt management *************************************/
      if (FDCAN_CHECK_IT_SOURCE(itsourceTTIE, FDCAN_TT_IT_STOP_WATCH) != RESET)
 800527e:	69bb      	ldr	r3, [r7, #24]
 8005280:	099b      	lsrs	r3, r3, #6
 8005282:	f003 0301 	and.w	r3, r3, #1
 8005286:	2b00      	cmp	r3, #0
 8005288:	d01a      	beq.n	80052c0 <HAL_FDCAN_IRQHandler+0x444>
      {
        if (FDCAN_CHECK_FLAG(itflagTTIR, FDCAN_TT_FLAG_STOP_WATCH) != RESET)
 800528a:	697b      	ldr	r3, [r7, #20]
 800528c:	099b      	lsrs	r3, r3, #6
 800528e:	f003 0301 	and.w	r3, r3, #1
 8005292:	2b00      	cmp	r3, #0
 8005294:	d014      	beq.n	80052c0 <HAL_FDCAN_IRQHandler+0x444>
        {
          /* Retrieve Stop watch Time and Cycle count */
          SWTime = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_SWV) >> FDCAN_TTCPT_SWV_Pos);
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	685b      	ldr	r3, [r3, #4]
 800529a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800529c:	0c1b      	lsrs	r3, r3, #16
 800529e:	b29b      	uxth	r3, r3
 80052a0:	613b      	str	r3, [r7, #16]
          SWCycleCount = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_CCV) >> FDCAN_TTCPT_CCV_Pos);
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	685b      	ldr	r3, [r3, #4]
 80052a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80052a8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80052ac:	60fb      	str	r3, [r7, #12]

          /* Clear the TT Stop Watch flag */
          __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, FDCAN_TT_FLAG_STOP_WATCH);
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	685b      	ldr	r3, [r3, #4]
 80052b2:	2240      	movs	r2, #64	@ 0x40
 80052b4:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hfdcan->TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
#else
          /* TT Stop Watch Callback */
          HAL_FDCAN_TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
 80052b6:	68fa      	ldr	r2, [r7, #12]
 80052b8:	6939      	ldr	r1, [r7, #16]
 80052ba:	6878      	ldr	r0, [r7, #4]
 80052bc:	f000 f8d0 	bl	8005460 <HAL_FDCAN_TT_StopWatchCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
        }
      }

      /* TT Global Time interrupts management ***********************************/
      if (TTGlobTimeITs != 0U)
 80052c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d007      	beq.n	80052d6 <HAL_FDCAN_IRQHandler+0x45a>
      {
        /* Clear the TT Global Time flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTGlobTimeITs);
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	685b      	ldr	r3, [r3, #4]
 80052ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80052cc:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
#else
        /* TT Global Time Callback */
        HAL_FDCAN_TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
 80052ce:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80052d0:	6878      	ldr	r0, [r7, #4]
 80052d2:	f000 f8d1 	bl	8005478 <HAL_FDCAN_TT_GlobalTimeCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Disturbing Error interrupts management ******************************/
      if (TTDistErrors != 0U)
 80052d6:	6a3b      	ldr	r3, [r7, #32]
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d00b      	beq.n	80052f4 <HAL_FDCAN_IRQHandler+0x478>
      {
        /* Clear the TT Disturbing Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTDistErrors);
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	685b      	ldr	r3, [r3, #4]
 80052e0:	6a3a      	ldr	r2, [r7, #32]
 80052e2:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTDistErrors;
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 80052ea:	6a3b      	ldr	r3, [r7, #32]
 80052ec:	431a      	orrs	r2, r3
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }

      /* TT Fatal Error interrupts management ***********************************/
      if (TTFatalErrors != 0U)
 80052f4:	69fb      	ldr	r3, [r7, #28]
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d00b      	beq.n	8005312 <HAL_FDCAN_IRQHandler+0x496>
      {
        /* Clear the TT Fatal Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTFatalErrors);
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	685b      	ldr	r3, [r3, #4]
 80052fe:	69fa      	ldr	r2, [r7, #28]
 8005300:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTFatalErrors;
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8005308:	69fb      	ldr	r3, [r7, #28]
 800530a:	431a      	orrs	r2, r3
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005318:	2b00      	cmp	r3, #0
 800531a:	d002      	beq.n	8005322 <HAL_FDCAN_IRQHandler+0x4a6>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 800531c:	6878      	ldr	r0, [r7, #4]
 800531e:	f000 f874 	bl	800540a <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 8005322:	bf00      	nop
 8005324:	3758      	adds	r7, #88	@ 0x58
 8005326:	46bd      	mov	sp, r7
 8005328:	bd80      	pop	{r7, pc}
 800532a:	bf00      	nop
 800532c:	4000a800 	.word	0x4000a800
 8005330:	3fcfffff 	.word	0x3fcfffff
 8005334:	4000a000 	.word	0x4000a000

08005338 <HAL_FDCAN_ClockCalibrationCallback>:
  * @param  ClkCalibrationITs indicates which Clock Calibration interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Clock_Calibration_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ClockCalibrationCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ClkCalibrationITs)
{
 8005338:	b480      	push	{r7}
 800533a:	b083      	sub	sp, #12
 800533c:	af00      	add	r7, sp, #0
 800533e:	6078      	str	r0, [r7, #4]
 8005340:	6039      	str	r1, [r7, #0]
  UNUSED(ClkCalibrationITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ClockCalibrationCallback could be implemented in the user file
   */
}
 8005342:	bf00      	nop
 8005344:	370c      	adds	r7, #12
 8005346:	46bd      	mov	sp, r7
 8005348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800534c:	4770      	bx	lr

0800534e <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 800534e:	b480      	push	{r7}
 8005350:	b083      	sub	sp, #12
 8005352:	af00      	add	r7, sp, #0
 8005354:	6078      	str	r0, [r7, #4]
 8005356:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 8005358:	bf00      	nop
 800535a:	370c      	adds	r7, #12
 800535c:	46bd      	mov	sp, r7
 800535e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005362:	4770      	bx	lr

08005364 <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 8005364:	b480      	push	{r7}
 8005366:	b083      	sub	sp, #12
 8005368:	af00      	add	r7, sp, #0
 800536a:	6078      	str	r0, [r7, #4]
 800536c:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 800536e:	bf00      	nop
 8005370:	370c      	adds	r7, #12
 8005372:	46bd      	mov	sp, r7
 8005374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005378:	4770      	bx	lr

0800537a <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800537a:	b480      	push	{r7}
 800537c:	b083      	sub	sp, #12
 800537e:	af00      	add	r7, sp, #0
 8005380:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 8005382:	bf00      	nop
 8005384:	370c      	adds	r7, #12
 8005386:	46bd      	mov	sp, r7
 8005388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800538c:	4770      	bx	lr

0800538e <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 800538e:	b480      	push	{r7}
 8005390:	b083      	sub	sp, #12
 8005392:	af00      	add	r7, sp, #0
 8005394:	6078      	str	r0, [r7, #4]
 8005396:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 8005398:	bf00      	nop
 800539a:	370c      	adds	r7, #12
 800539c:	46bd      	mov	sp, r7
 800539e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053a2:	4770      	bx	lr

080053a4 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 80053a4:	b480      	push	{r7}
 80053a6:	b083      	sub	sp, #12
 80053a8:	af00      	add	r7, sp, #0
 80053aa:	6078      	str	r0, [r7, #4]
 80053ac:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 80053ae:	bf00      	nop
 80053b0:	370c      	adds	r7, #12
 80053b2:	46bd      	mov	sp, r7
 80053b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053b8:	4770      	bx	lr

080053ba <HAL_FDCAN_RxBufferNewMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_RxBufferNewMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80053ba:	b480      	push	{r7}
 80053bc:	b083      	sub	sp, #12
 80053be:	af00      	add	r7, sp, #0
 80053c0:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxBufferNewMessageCallback could be implemented in the user file
   */
}
 80053c2:	bf00      	nop
 80053c4:	370c      	adds	r7, #12
 80053c6:	46bd      	mov	sp, r7
 80053c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053cc:	4770      	bx	lr

080053ce <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80053ce:	b480      	push	{r7}
 80053d0:	b083      	sub	sp, #12
 80053d2:	af00      	add	r7, sp, #0
 80053d4:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 80053d6:	bf00      	nop
 80053d8:	370c      	adds	r7, #12
 80053da:	46bd      	mov	sp, r7
 80053dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053e0:	4770      	bx	lr

080053e2 <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80053e2:	b480      	push	{r7}
 80053e4:	b083      	sub	sp, #12
 80053e6:	af00      	add	r7, sp, #0
 80053e8:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 80053ea:	bf00      	nop
 80053ec:	370c      	adds	r7, #12
 80053ee:	46bd      	mov	sp, r7
 80053f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053f4:	4770      	bx	lr

080053f6 <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80053f6:	b480      	push	{r7}
 80053f8:	b083      	sub	sp, #12
 80053fa:	af00      	add	r7, sp, #0
 80053fc:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 80053fe:	bf00      	nop
 8005400:	370c      	adds	r7, #12
 8005402:	46bd      	mov	sp, r7
 8005404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005408:	4770      	bx	lr

0800540a <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800540a:	b480      	push	{r7}
 800540c:	b083      	sub	sp, #12
 800540e:	af00      	add	r7, sp, #0
 8005410:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 8005412:	bf00      	nop
 8005414:	370c      	adds	r7, #12
 8005416:	46bd      	mov	sp, r7
 8005418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800541c:	4770      	bx	lr

0800541e <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 800541e:	b480      	push	{r7}
 8005420:	b083      	sub	sp, #12
 8005422:	af00      	add	r7, sp, #0
 8005424:	6078      	str	r0, [r7, #4]
 8005426:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 8005428:	bf00      	nop
 800542a:	370c      	adds	r7, #12
 800542c:	46bd      	mov	sp, r7
 800542e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005432:	4770      	bx	lr

08005434 <HAL_FDCAN_TT_ScheduleSyncCallback>:
  * @param  TTSchedSyncITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTScheduleSynchronization_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_ScheduleSyncCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTSchedSyncITs)
{
 8005434:	b480      	push	{r7}
 8005436:	b083      	sub	sp, #12
 8005438:	af00      	add	r7, sp, #0
 800543a:	6078      	str	r0, [r7, #4]
 800543c:	6039      	str	r1, [r7, #0]
  UNUSED(TTSchedSyncITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_ScheduleSyncCallback could be implemented in the user file
   */
}
 800543e:	bf00      	nop
 8005440:	370c      	adds	r7, #12
 8005442:	46bd      	mov	sp, r7
 8005444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005448:	4770      	bx	lr

0800544a <HAL_FDCAN_TT_TimeMarkCallback>:
  * @param  TTTimeMarkITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTTimeMark_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_TimeMarkCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTTimeMarkITs)
{
 800544a:	b480      	push	{r7}
 800544c:	b083      	sub	sp, #12
 800544e:	af00      	add	r7, sp, #0
 8005450:	6078      	str	r0, [r7, #4]
 8005452:	6039      	str	r1, [r7, #0]
  UNUSED(TTTimeMarkITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_TimeMarkCallback could be implemented in the user file
   */
}
 8005454:	bf00      	nop
 8005456:	370c      	adds	r7, #12
 8005458:	46bd      	mov	sp, r7
 800545a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800545e:	4770      	bx	lr

08005460 <HAL_FDCAN_TT_StopWatchCallback>:
  * @param  SWCycleCount Cycle count value captured together with SWTime.
  *         This parameter is a number between 0 and 0x3F.
  * @retval None
  */
__weak void HAL_FDCAN_TT_StopWatchCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t SWTime, uint32_t SWCycleCount)
{
 8005460:	b480      	push	{r7}
 8005462:	b085      	sub	sp, #20
 8005464:	af00      	add	r7, sp, #0
 8005466:	60f8      	str	r0, [r7, #12]
 8005468:	60b9      	str	r1, [r7, #8]
 800546a:	607a      	str	r2, [r7, #4]
  UNUSED(SWCycleCount);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_StopWatchCallback could be implemented in the user file
   */
}
 800546c:	bf00      	nop
 800546e:	3714      	adds	r7, #20
 8005470:	46bd      	mov	sp, r7
 8005472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005476:	4770      	bx	lr

08005478 <HAL_FDCAN_TT_GlobalTimeCallback>:
  * @param  TTGlobTimeITs indicates which TT Global Time interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTGlobalTime_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_GlobalTimeCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTGlobTimeITs)
{
 8005478:	b480      	push	{r7}
 800547a:	b083      	sub	sp, #12
 800547c:	af00      	add	r7, sp, #0
 800547e:	6078      	str	r0, [r7, #4]
 8005480:	6039      	str	r1, [r7, #0]
  UNUSED(TTGlobTimeITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_GlobalTimeCallback could be implemented in the user file
   */
}
 8005482:	bf00      	nop
 8005484:	370c      	adds	r7, #12
 8005486:	46bd      	mov	sp, r7
 8005488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800548c:	4770      	bx	lr
	...

08005490 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8005490:	b480      	push	{r7}
 8005492:	b085      	sub	sp, #20
 8005494:	af00      	add	r7, sp, #0
 8005496:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800549c:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 80054a6:	4ba7      	ldr	r3, [pc, #668]	@ (8005744 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80054a8:	4013      	ands	r3, r2
 80054aa:	68ba      	ldr	r2, [r7, #8]
 80054ac:	0091      	lsls	r1, r2, #2
 80054ae:	687a      	ldr	r2, [r7, #4]
 80054b0:	6812      	ldr	r2, [r2, #0]
 80054b2:	430b      	orrs	r3, r1
 80054b4:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80054c0:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054c8:	041a      	lsls	r2, r3, #16
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	430a      	orrs	r2, r1
 80054d0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054d8:	68ba      	ldr	r2, [r7, #8]
 80054da:	4413      	add	r3, r2
 80054dc:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 80054e6:	4b97      	ldr	r3, [pc, #604]	@ (8005744 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80054e8:	4013      	ands	r3, r2
 80054ea:	68ba      	ldr	r2, [r7, #8]
 80054ec:	0091      	lsls	r1, r2, #2
 80054ee:	687a      	ldr	r2, [r7, #4]
 80054f0:	6812      	ldr	r2, [r2, #0]
 80054f2:	430b      	orrs	r3, r1
 80054f4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005500:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005508:	041a      	lsls	r2, r3, #16
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	430a      	orrs	r2, r1
 8005510:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005518:	005b      	lsls	r3, r3, #1
 800551a:	68ba      	ldr	r2, [r7, #8]
 800551c:	4413      	add	r3, r2
 800551e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8005528:	4b86      	ldr	r3, [pc, #536]	@ (8005744 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800552a:	4013      	ands	r3, r2
 800552c:	68ba      	ldr	r2, [r7, #8]
 800552e:	0091      	lsls	r1, r2, #2
 8005530:	687a      	ldr	r2, [r7, #4]
 8005532:	6812      	ldr	r2, [r2, #0]
 8005534:	430b      	orrs	r3, r1
 8005536:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005542:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800554a:	041a      	lsls	r2, r3, #16
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	430a      	orrs	r2, r1
 8005552:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800555a:	687a      	ldr	r2, [r7, #4]
 800555c:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 800555e:	fb02 f303 	mul.w	r3, r2, r3
 8005562:	68ba      	ldr	r2, [r7, #8]
 8005564:	4413      	add	r3, r2
 8005566:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8005570:	4b74      	ldr	r3, [pc, #464]	@ (8005744 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005572:	4013      	ands	r3, r2
 8005574:	68ba      	ldr	r2, [r7, #8]
 8005576:	0091      	lsls	r1, r2, #2
 8005578:	687a      	ldr	r2, [r7, #4]
 800557a:	6812      	ldr	r2, [r2, #0]
 800557c:	430b      	orrs	r3, r1
 800557e:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800558a:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005592:	041a      	lsls	r2, r3, #16
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	430a      	orrs	r2, r1
 800559a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80055a2:	687a      	ldr	r2, [r7, #4]
 80055a4:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80055a6:	fb02 f303 	mul.w	r3, r2, r3
 80055aa:	68ba      	ldr	r2, [r7, #8]
 80055ac:	4413      	add	r3, r2
 80055ae:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 80055b8:	4b62      	ldr	r3, [pc, #392]	@ (8005744 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80055ba:	4013      	ands	r3, r2
 80055bc:	68ba      	ldr	r2, [r7, #8]
 80055be:	0091      	lsls	r1, r2, #2
 80055c0:	687a      	ldr	r2, [r7, #4]
 80055c2:	6812      	ldr	r2, [r2, #0]
 80055c4:	430b      	orrs	r3, r1
 80055c6:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80055ce:	687a      	ldr	r2, [r7, #4]
 80055d0:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 80055d2:	fb02 f303 	mul.w	r3, r2, r3
 80055d6:	68ba      	ldr	r2, [r7, #8]
 80055d8:	4413      	add	r3, r2
 80055da:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 80055e4:	4b57      	ldr	r3, [pc, #348]	@ (8005744 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80055e6:	4013      	ands	r3, r2
 80055e8:	68ba      	ldr	r2, [r7, #8]
 80055ea:	0091      	lsls	r1, r2, #2
 80055ec:	687a      	ldr	r2, [r7, #4]
 80055ee:	6812      	ldr	r2, [r2, #0]
 80055f0:	430b      	orrs	r3, r1
 80055f2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80055fe:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005606:	041a      	lsls	r2, r3, #16
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	430a      	orrs	r2, r1
 800560e:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005616:	005b      	lsls	r3, r3, #1
 8005618:	68ba      	ldr	r2, [r7, #8]
 800561a:	4413      	add	r3, r2
 800561c:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8005626:	4b47      	ldr	r3, [pc, #284]	@ (8005744 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005628:	4013      	ands	r3, r2
 800562a:	68ba      	ldr	r2, [r7, #8]
 800562c:	0091      	lsls	r1, r2, #2
 800562e:	687a      	ldr	r2, [r7, #4]
 8005630:	6812      	ldr	r2, [r2, #0]
 8005632:	430b      	orrs	r3, r1
 8005634:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8005640:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005648:	041a      	lsls	r2, r3, #16
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	430a      	orrs	r2, r1
 8005650:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800565c:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005664:	061a      	lsls	r2, r3, #24
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	430a      	orrs	r2, r1
 800566c:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005674:	4b34      	ldr	r3, [pc, #208]	@ (8005748 <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 8005676:	4413      	add	r3, r2
 8005678:	009a      	lsls	r2, r3, #2
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005686:	009b      	lsls	r3, r3, #2
 8005688:	441a      	add	r2, r3
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005696:	00db      	lsls	r3, r3, #3
 8005698:	441a      	add	r2, r3
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056a6:	6879      	ldr	r1, [r7, #4]
 80056a8:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 80056aa:	fb01 f303 	mul.w	r3, r1, r3
 80056ae:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 80056b0:	441a      	add	r2, r3
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80056be:	6879      	ldr	r1, [r7, #4]
 80056c0:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 80056c2:	fb01 f303 	mul.w	r3, r1, r3
 80056c6:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 80056c8:	441a      	add	r2, r3
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80056d6:	6879      	ldr	r1, [r7, #4]
 80056d8:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 80056da:	fb01 f303 	mul.w	r3, r1, r3
 80056de:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 80056e0:	441a      	add	r2, r3
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80056f2:	00db      	lsls	r3, r3, #3
 80056f4:	441a      	add	r2, r3
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005706:	6879      	ldr	r1, [r7, #4]
 8005708:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 800570a:	fb01 f303 	mul.w	r3, r1, r3
 800570e:	009b      	lsls	r3, r3, #2
 8005710:	441a      	add	r2, r3
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005722:	6879      	ldr	r1, [r7, #4]
 8005724:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8005726:	fb01 f303 	mul.w	r3, r1, r3
 800572a:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 800572c:	441a      	add	r2, r3
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800573a:	4a04      	ldr	r2, [pc, #16]	@ (800574c <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 800573c:	4293      	cmp	r3, r2
 800573e:	d915      	bls.n	800576c <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 8005740:	e006      	b.n	8005750 <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 8005742:	bf00      	nop
 8005744:	ffff0003 	.word	0xffff0003
 8005748:	10002b00 	.word	0x10002b00
 800574c:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005756:	f043 0220 	orr.w	r2, r3, #32
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	2203      	movs	r2, #3
 8005764:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 8005768:	2301      	movs	r3, #1
 800576a:	e010      	b.n	800578e <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005770:	60fb      	str	r3, [r7, #12]
 8005772:	e005      	b.n	8005780 <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	2200      	movs	r2, #0
 8005778:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	3304      	adds	r3, #4
 800577e:	60fb      	str	r3, [r7, #12]
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005786:	68fa      	ldr	r2, [r7, #12]
 8005788:	429a      	cmp	r2, r3
 800578a:	d3f3      	bcc.n	8005774 <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 800578c:	2300      	movs	r3, #0
}
 800578e:	4618      	mov	r0, r3
 8005790:	3714      	adds	r7, #20
 8005792:	46bd      	mov	sp, r7
 8005794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005798:	4770      	bx	lr
 800579a:	bf00      	nop

0800579c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 800579c:	b480      	push	{r7}
 800579e:	b089      	sub	sp, #36	@ 0x24
 80057a0:	af00      	add	r7, sp, #0
 80057a2:	6078      	str	r0, [r7, #4]
 80057a4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80057a6:	2300      	movs	r3, #0
 80057a8:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80057aa:	4b89      	ldr	r3, [pc, #548]	@ (80059d0 <HAL_GPIO_Init+0x234>)
 80057ac:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80057ae:	e194      	b.n	8005ada <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80057b0:	683b      	ldr	r3, [r7, #0]
 80057b2:	681a      	ldr	r2, [r3, #0]
 80057b4:	2101      	movs	r1, #1
 80057b6:	69fb      	ldr	r3, [r7, #28]
 80057b8:	fa01 f303 	lsl.w	r3, r1, r3
 80057bc:	4013      	ands	r3, r2
 80057be:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80057c0:	693b      	ldr	r3, [r7, #16]
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	f000 8186 	beq.w	8005ad4 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80057c8:	683b      	ldr	r3, [r7, #0]
 80057ca:	685b      	ldr	r3, [r3, #4]
 80057cc:	f003 0303 	and.w	r3, r3, #3
 80057d0:	2b01      	cmp	r3, #1
 80057d2:	d005      	beq.n	80057e0 <HAL_GPIO_Init+0x44>
 80057d4:	683b      	ldr	r3, [r7, #0]
 80057d6:	685b      	ldr	r3, [r3, #4]
 80057d8:	f003 0303 	and.w	r3, r3, #3
 80057dc:	2b02      	cmp	r3, #2
 80057de:	d130      	bne.n	8005842 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	689b      	ldr	r3, [r3, #8]
 80057e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80057e6:	69fb      	ldr	r3, [r7, #28]
 80057e8:	005b      	lsls	r3, r3, #1
 80057ea:	2203      	movs	r2, #3
 80057ec:	fa02 f303 	lsl.w	r3, r2, r3
 80057f0:	43db      	mvns	r3, r3
 80057f2:	69ba      	ldr	r2, [r7, #24]
 80057f4:	4013      	ands	r3, r2
 80057f6:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80057f8:	683b      	ldr	r3, [r7, #0]
 80057fa:	68da      	ldr	r2, [r3, #12]
 80057fc:	69fb      	ldr	r3, [r7, #28]
 80057fe:	005b      	lsls	r3, r3, #1
 8005800:	fa02 f303 	lsl.w	r3, r2, r3
 8005804:	69ba      	ldr	r2, [r7, #24]
 8005806:	4313      	orrs	r3, r2
 8005808:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	69ba      	ldr	r2, [r7, #24]
 800580e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	685b      	ldr	r3, [r3, #4]
 8005814:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005816:	2201      	movs	r2, #1
 8005818:	69fb      	ldr	r3, [r7, #28]
 800581a:	fa02 f303 	lsl.w	r3, r2, r3
 800581e:	43db      	mvns	r3, r3
 8005820:	69ba      	ldr	r2, [r7, #24]
 8005822:	4013      	ands	r3, r2
 8005824:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005826:	683b      	ldr	r3, [r7, #0]
 8005828:	685b      	ldr	r3, [r3, #4]
 800582a:	091b      	lsrs	r3, r3, #4
 800582c:	f003 0201 	and.w	r2, r3, #1
 8005830:	69fb      	ldr	r3, [r7, #28]
 8005832:	fa02 f303 	lsl.w	r3, r2, r3
 8005836:	69ba      	ldr	r2, [r7, #24]
 8005838:	4313      	orrs	r3, r2
 800583a:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	69ba      	ldr	r2, [r7, #24]
 8005840:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005842:	683b      	ldr	r3, [r7, #0]
 8005844:	685b      	ldr	r3, [r3, #4]
 8005846:	f003 0303 	and.w	r3, r3, #3
 800584a:	2b03      	cmp	r3, #3
 800584c:	d017      	beq.n	800587e <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	68db      	ldr	r3, [r3, #12]
 8005852:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005854:	69fb      	ldr	r3, [r7, #28]
 8005856:	005b      	lsls	r3, r3, #1
 8005858:	2203      	movs	r2, #3
 800585a:	fa02 f303 	lsl.w	r3, r2, r3
 800585e:	43db      	mvns	r3, r3
 8005860:	69ba      	ldr	r2, [r7, #24]
 8005862:	4013      	ands	r3, r2
 8005864:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005866:	683b      	ldr	r3, [r7, #0]
 8005868:	689a      	ldr	r2, [r3, #8]
 800586a:	69fb      	ldr	r3, [r7, #28]
 800586c:	005b      	lsls	r3, r3, #1
 800586e:	fa02 f303 	lsl.w	r3, r2, r3
 8005872:	69ba      	ldr	r2, [r7, #24]
 8005874:	4313      	orrs	r3, r2
 8005876:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	69ba      	ldr	r2, [r7, #24]
 800587c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800587e:	683b      	ldr	r3, [r7, #0]
 8005880:	685b      	ldr	r3, [r3, #4]
 8005882:	f003 0303 	and.w	r3, r3, #3
 8005886:	2b02      	cmp	r3, #2
 8005888:	d123      	bne.n	80058d2 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800588a:	69fb      	ldr	r3, [r7, #28]
 800588c:	08da      	lsrs	r2, r3, #3
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	3208      	adds	r2, #8
 8005892:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005896:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005898:	69fb      	ldr	r3, [r7, #28]
 800589a:	f003 0307 	and.w	r3, r3, #7
 800589e:	009b      	lsls	r3, r3, #2
 80058a0:	220f      	movs	r2, #15
 80058a2:	fa02 f303 	lsl.w	r3, r2, r3
 80058a6:	43db      	mvns	r3, r3
 80058a8:	69ba      	ldr	r2, [r7, #24]
 80058aa:	4013      	ands	r3, r2
 80058ac:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80058ae:	683b      	ldr	r3, [r7, #0]
 80058b0:	691a      	ldr	r2, [r3, #16]
 80058b2:	69fb      	ldr	r3, [r7, #28]
 80058b4:	f003 0307 	and.w	r3, r3, #7
 80058b8:	009b      	lsls	r3, r3, #2
 80058ba:	fa02 f303 	lsl.w	r3, r2, r3
 80058be:	69ba      	ldr	r2, [r7, #24]
 80058c0:	4313      	orrs	r3, r2
 80058c2:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80058c4:	69fb      	ldr	r3, [r7, #28]
 80058c6:	08da      	lsrs	r2, r3, #3
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	3208      	adds	r2, #8
 80058cc:	69b9      	ldr	r1, [r7, #24]
 80058ce:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80058d8:	69fb      	ldr	r3, [r7, #28]
 80058da:	005b      	lsls	r3, r3, #1
 80058dc:	2203      	movs	r2, #3
 80058de:	fa02 f303 	lsl.w	r3, r2, r3
 80058e2:	43db      	mvns	r3, r3
 80058e4:	69ba      	ldr	r2, [r7, #24]
 80058e6:	4013      	ands	r3, r2
 80058e8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80058ea:	683b      	ldr	r3, [r7, #0]
 80058ec:	685b      	ldr	r3, [r3, #4]
 80058ee:	f003 0203 	and.w	r2, r3, #3
 80058f2:	69fb      	ldr	r3, [r7, #28]
 80058f4:	005b      	lsls	r3, r3, #1
 80058f6:	fa02 f303 	lsl.w	r3, r2, r3
 80058fa:	69ba      	ldr	r2, [r7, #24]
 80058fc:	4313      	orrs	r3, r2
 80058fe:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	69ba      	ldr	r2, [r7, #24]
 8005904:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005906:	683b      	ldr	r3, [r7, #0]
 8005908:	685b      	ldr	r3, [r3, #4]
 800590a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800590e:	2b00      	cmp	r3, #0
 8005910:	f000 80e0 	beq.w	8005ad4 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005914:	4b2f      	ldr	r3, [pc, #188]	@ (80059d4 <HAL_GPIO_Init+0x238>)
 8005916:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800591a:	4a2e      	ldr	r2, [pc, #184]	@ (80059d4 <HAL_GPIO_Init+0x238>)
 800591c:	f043 0302 	orr.w	r3, r3, #2
 8005920:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8005924:	4b2b      	ldr	r3, [pc, #172]	@ (80059d4 <HAL_GPIO_Init+0x238>)
 8005926:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800592a:	f003 0302 	and.w	r3, r3, #2
 800592e:	60fb      	str	r3, [r7, #12]
 8005930:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005932:	4a29      	ldr	r2, [pc, #164]	@ (80059d8 <HAL_GPIO_Init+0x23c>)
 8005934:	69fb      	ldr	r3, [r7, #28]
 8005936:	089b      	lsrs	r3, r3, #2
 8005938:	3302      	adds	r3, #2
 800593a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800593e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005940:	69fb      	ldr	r3, [r7, #28]
 8005942:	f003 0303 	and.w	r3, r3, #3
 8005946:	009b      	lsls	r3, r3, #2
 8005948:	220f      	movs	r2, #15
 800594a:	fa02 f303 	lsl.w	r3, r2, r3
 800594e:	43db      	mvns	r3, r3
 8005950:	69ba      	ldr	r2, [r7, #24]
 8005952:	4013      	ands	r3, r2
 8005954:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	4a20      	ldr	r2, [pc, #128]	@ (80059dc <HAL_GPIO_Init+0x240>)
 800595a:	4293      	cmp	r3, r2
 800595c:	d052      	beq.n	8005a04 <HAL_GPIO_Init+0x268>
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	4a1f      	ldr	r2, [pc, #124]	@ (80059e0 <HAL_GPIO_Init+0x244>)
 8005962:	4293      	cmp	r3, r2
 8005964:	d031      	beq.n	80059ca <HAL_GPIO_Init+0x22e>
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	4a1e      	ldr	r2, [pc, #120]	@ (80059e4 <HAL_GPIO_Init+0x248>)
 800596a:	4293      	cmp	r3, r2
 800596c:	d02b      	beq.n	80059c6 <HAL_GPIO_Init+0x22a>
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	4a1d      	ldr	r2, [pc, #116]	@ (80059e8 <HAL_GPIO_Init+0x24c>)
 8005972:	4293      	cmp	r3, r2
 8005974:	d025      	beq.n	80059c2 <HAL_GPIO_Init+0x226>
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	4a1c      	ldr	r2, [pc, #112]	@ (80059ec <HAL_GPIO_Init+0x250>)
 800597a:	4293      	cmp	r3, r2
 800597c:	d01f      	beq.n	80059be <HAL_GPIO_Init+0x222>
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	4a1b      	ldr	r2, [pc, #108]	@ (80059f0 <HAL_GPIO_Init+0x254>)
 8005982:	4293      	cmp	r3, r2
 8005984:	d019      	beq.n	80059ba <HAL_GPIO_Init+0x21e>
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	4a1a      	ldr	r2, [pc, #104]	@ (80059f4 <HAL_GPIO_Init+0x258>)
 800598a:	4293      	cmp	r3, r2
 800598c:	d013      	beq.n	80059b6 <HAL_GPIO_Init+0x21a>
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	4a19      	ldr	r2, [pc, #100]	@ (80059f8 <HAL_GPIO_Init+0x25c>)
 8005992:	4293      	cmp	r3, r2
 8005994:	d00d      	beq.n	80059b2 <HAL_GPIO_Init+0x216>
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	4a18      	ldr	r2, [pc, #96]	@ (80059fc <HAL_GPIO_Init+0x260>)
 800599a:	4293      	cmp	r3, r2
 800599c:	d007      	beq.n	80059ae <HAL_GPIO_Init+0x212>
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	4a17      	ldr	r2, [pc, #92]	@ (8005a00 <HAL_GPIO_Init+0x264>)
 80059a2:	4293      	cmp	r3, r2
 80059a4:	d101      	bne.n	80059aa <HAL_GPIO_Init+0x20e>
 80059a6:	2309      	movs	r3, #9
 80059a8:	e02d      	b.n	8005a06 <HAL_GPIO_Init+0x26a>
 80059aa:	230a      	movs	r3, #10
 80059ac:	e02b      	b.n	8005a06 <HAL_GPIO_Init+0x26a>
 80059ae:	2308      	movs	r3, #8
 80059b0:	e029      	b.n	8005a06 <HAL_GPIO_Init+0x26a>
 80059b2:	2307      	movs	r3, #7
 80059b4:	e027      	b.n	8005a06 <HAL_GPIO_Init+0x26a>
 80059b6:	2306      	movs	r3, #6
 80059b8:	e025      	b.n	8005a06 <HAL_GPIO_Init+0x26a>
 80059ba:	2305      	movs	r3, #5
 80059bc:	e023      	b.n	8005a06 <HAL_GPIO_Init+0x26a>
 80059be:	2304      	movs	r3, #4
 80059c0:	e021      	b.n	8005a06 <HAL_GPIO_Init+0x26a>
 80059c2:	2303      	movs	r3, #3
 80059c4:	e01f      	b.n	8005a06 <HAL_GPIO_Init+0x26a>
 80059c6:	2302      	movs	r3, #2
 80059c8:	e01d      	b.n	8005a06 <HAL_GPIO_Init+0x26a>
 80059ca:	2301      	movs	r3, #1
 80059cc:	e01b      	b.n	8005a06 <HAL_GPIO_Init+0x26a>
 80059ce:	bf00      	nop
 80059d0:	58000080 	.word	0x58000080
 80059d4:	58024400 	.word	0x58024400
 80059d8:	58000400 	.word	0x58000400
 80059dc:	58020000 	.word	0x58020000
 80059e0:	58020400 	.word	0x58020400
 80059e4:	58020800 	.word	0x58020800
 80059e8:	58020c00 	.word	0x58020c00
 80059ec:	58021000 	.word	0x58021000
 80059f0:	58021400 	.word	0x58021400
 80059f4:	58021800 	.word	0x58021800
 80059f8:	58021c00 	.word	0x58021c00
 80059fc:	58022000 	.word	0x58022000
 8005a00:	58022400 	.word	0x58022400
 8005a04:	2300      	movs	r3, #0
 8005a06:	69fa      	ldr	r2, [r7, #28]
 8005a08:	f002 0203 	and.w	r2, r2, #3
 8005a0c:	0092      	lsls	r2, r2, #2
 8005a0e:	4093      	lsls	r3, r2
 8005a10:	69ba      	ldr	r2, [r7, #24]
 8005a12:	4313      	orrs	r3, r2
 8005a14:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005a16:	4938      	ldr	r1, [pc, #224]	@ (8005af8 <HAL_GPIO_Init+0x35c>)
 8005a18:	69fb      	ldr	r3, [r7, #28]
 8005a1a:	089b      	lsrs	r3, r3, #2
 8005a1c:	3302      	adds	r3, #2
 8005a1e:	69ba      	ldr	r2, [r7, #24]
 8005a20:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005a24:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005a2c:	693b      	ldr	r3, [r7, #16]
 8005a2e:	43db      	mvns	r3, r3
 8005a30:	69ba      	ldr	r2, [r7, #24]
 8005a32:	4013      	ands	r3, r2
 8005a34:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005a36:	683b      	ldr	r3, [r7, #0]
 8005a38:	685b      	ldr	r3, [r3, #4]
 8005a3a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d003      	beq.n	8005a4a <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8005a42:	69ba      	ldr	r2, [r7, #24]
 8005a44:	693b      	ldr	r3, [r7, #16]
 8005a46:	4313      	orrs	r3, r2
 8005a48:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8005a4a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005a4e:	69bb      	ldr	r3, [r7, #24]
 8005a50:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8005a52:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005a56:	685b      	ldr	r3, [r3, #4]
 8005a58:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005a5a:	693b      	ldr	r3, [r7, #16]
 8005a5c:	43db      	mvns	r3, r3
 8005a5e:	69ba      	ldr	r2, [r7, #24]
 8005a60:	4013      	ands	r3, r2
 8005a62:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005a64:	683b      	ldr	r3, [r7, #0]
 8005a66:	685b      	ldr	r3, [r3, #4]
 8005a68:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d003      	beq.n	8005a78 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8005a70:	69ba      	ldr	r2, [r7, #24]
 8005a72:	693b      	ldr	r3, [r7, #16]
 8005a74:	4313      	orrs	r3, r2
 8005a76:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8005a78:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005a7c:	69bb      	ldr	r3, [r7, #24]
 8005a7e:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8005a80:	697b      	ldr	r3, [r7, #20]
 8005a82:	685b      	ldr	r3, [r3, #4]
 8005a84:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005a86:	693b      	ldr	r3, [r7, #16]
 8005a88:	43db      	mvns	r3, r3
 8005a8a:	69ba      	ldr	r2, [r7, #24]
 8005a8c:	4013      	ands	r3, r2
 8005a8e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005a90:	683b      	ldr	r3, [r7, #0]
 8005a92:	685b      	ldr	r3, [r3, #4]
 8005a94:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d003      	beq.n	8005aa4 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8005a9c:	69ba      	ldr	r2, [r7, #24]
 8005a9e:	693b      	ldr	r3, [r7, #16]
 8005aa0:	4313      	orrs	r3, r2
 8005aa2:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8005aa4:	697b      	ldr	r3, [r7, #20]
 8005aa6:	69ba      	ldr	r2, [r7, #24]
 8005aa8:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8005aaa:	697b      	ldr	r3, [r7, #20]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005ab0:	693b      	ldr	r3, [r7, #16]
 8005ab2:	43db      	mvns	r3, r3
 8005ab4:	69ba      	ldr	r2, [r7, #24]
 8005ab6:	4013      	ands	r3, r2
 8005ab8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005aba:	683b      	ldr	r3, [r7, #0]
 8005abc:	685b      	ldr	r3, [r3, #4]
 8005abe:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d003      	beq.n	8005ace <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8005ac6:	69ba      	ldr	r2, [r7, #24]
 8005ac8:	693b      	ldr	r3, [r7, #16]
 8005aca:	4313      	orrs	r3, r2
 8005acc:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8005ace:	697b      	ldr	r3, [r7, #20]
 8005ad0:	69ba      	ldr	r2, [r7, #24]
 8005ad2:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8005ad4:	69fb      	ldr	r3, [r7, #28]
 8005ad6:	3301      	adds	r3, #1
 8005ad8:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8005ada:	683b      	ldr	r3, [r7, #0]
 8005adc:	681a      	ldr	r2, [r3, #0]
 8005ade:	69fb      	ldr	r3, [r7, #28]
 8005ae0:	fa22 f303 	lsr.w	r3, r2, r3
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	f47f ae63 	bne.w	80057b0 <HAL_GPIO_Init+0x14>
  }
}
 8005aea:	bf00      	nop
 8005aec:	bf00      	nop
 8005aee:	3724      	adds	r7, #36	@ 0x24
 8005af0:	46bd      	mov	sp, r7
 8005af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005af6:	4770      	bx	lr
 8005af8:	58000400 	.word	0x58000400

08005afc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005afc:	b480      	push	{r7}
 8005afe:	b083      	sub	sp, #12
 8005b00:	af00      	add	r7, sp, #0
 8005b02:	6078      	str	r0, [r7, #4]
 8005b04:	460b      	mov	r3, r1
 8005b06:	807b      	strh	r3, [r7, #2]
 8005b08:	4613      	mov	r3, r2
 8005b0a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005b0c:	787b      	ldrb	r3, [r7, #1]
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d003      	beq.n	8005b1a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005b12:	887a      	ldrh	r2, [r7, #2]
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8005b18:	e003      	b.n	8005b22 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8005b1a:	887b      	ldrh	r3, [r7, #2]
 8005b1c:	041a      	lsls	r2, r3, #16
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	619a      	str	r2, [r3, #24]
}
 8005b22:	bf00      	nop
 8005b24:	370c      	adds	r7, #12
 8005b26:	46bd      	mov	sp, r7
 8005b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b2c:	4770      	bx	lr
	...

08005b30 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005b30:	b580      	push	{r7, lr}
 8005b32:	b082      	sub	sp, #8
 8005b34:	af00      	add	r7, sp, #0
 8005b36:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d101      	bne.n	8005b42 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005b3e:	2301      	movs	r3, #1
 8005b40:	e08b      	b.n	8005c5a <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005b48:	b2db      	uxtb	r3, r3
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d106      	bne.n	8005b5c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	2200      	movs	r2, #0
 8005b52:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8005b56:	6878      	ldr	r0, [r7, #4]
 8005b58:	f7fb fb8a 	bl	8001270 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	2224      	movs	r2, #36	@ 0x24
 8005b60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	681a      	ldr	r2, [r3, #0]
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	f022 0201 	bic.w	r2, r2, #1
 8005b72:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	685a      	ldr	r2, [r3, #4]
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8005b80:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	689a      	ldr	r2, [r3, #8]
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005b90:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	68db      	ldr	r3, [r3, #12]
 8005b96:	2b01      	cmp	r3, #1
 8005b98:	d107      	bne.n	8005baa <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	689a      	ldr	r2, [r3, #8]
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005ba6:	609a      	str	r2, [r3, #8]
 8005ba8:	e006      	b.n	8005bb8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	689a      	ldr	r2, [r3, #8]
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8005bb6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	68db      	ldr	r3, [r3, #12]
 8005bbc:	2b02      	cmp	r3, #2
 8005bbe:	d108      	bne.n	8005bd2 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	685a      	ldr	r2, [r3, #4]
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005bce:	605a      	str	r2, [r3, #4]
 8005bd0:	e007      	b.n	8005be2 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	685a      	ldr	r2, [r3, #4]
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005be0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	6859      	ldr	r1, [r3, #4]
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681a      	ldr	r2, [r3, #0]
 8005bec:	4b1d      	ldr	r3, [pc, #116]	@ (8005c64 <HAL_I2C_Init+0x134>)
 8005bee:	430b      	orrs	r3, r1
 8005bf0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	68da      	ldr	r2, [r3, #12]
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005c00:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	691a      	ldr	r2, [r3, #16]
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	695b      	ldr	r3, [r3, #20]
 8005c0a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	699b      	ldr	r3, [r3, #24]
 8005c12:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	430a      	orrs	r2, r1
 8005c1a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	69d9      	ldr	r1, [r3, #28]
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	6a1a      	ldr	r2, [r3, #32]
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	430a      	orrs	r2, r1
 8005c2a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	681a      	ldr	r2, [r3, #0]
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	f042 0201 	orr.w	r2, r2, #1
 8005c3a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	2200      	movs	r2, #0
 8005c40:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	2220      	movs	r2, #32
 8005c46:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	2200      	movs	r2, #0
 8005c4e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	2200      	movs	r2, #0
 8005c54:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8005c58:	2300      	movs	r3, #0
}
 8005c5a:	4618      	mov	r0, r3
 8005c5c:	3708      	adds	r7, #8
 8005c5e:	46bd      	mov	sp, r7
 8005c60:	bd80      	pop	{r7, pc}
 8005c62:	bf00      	nop
 8005c64:	02008000 	.word	0x02008000

08005c68 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005c68:	b480      	push	{r7}
 8005c6a:	b083      	sub	sp, #12
 8005c6c:	af00      	add	r7, sp, #0
 8005c6e:	6078      	str	r0, [r7, #4]
 8005c70:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005c78:	b2db      	uxtb	r3, r3
 8005c7a:	2b20      	cmp	r3, #32
 8005c7c:	d138      	bne.n	8005cf0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005c84:	2b01      	cmp	r3, #1
 8005c86:	d101      	bne.n	8005c8c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005c88:	2302      	movs	r3, #2
 8005c8a:	e032      	b.n	8005cf2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	2201      	movs	r2, #1
 8005c90:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	2224      	movs	r2, #36	@ 0x24
 8005c98:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	681a      	ldr	r2, [r3, #0]
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	f022 0201 	bic.w	r2, r2, #1
 8005caa:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	681a      	ldr	r2, [r3, #0]
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005cba:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	6819      	ldr	r1, [r3, #0]
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	683a      	ldr	r2, [r7, #0]
 8005cc8:	430a      	orrs	r2, r1
 8005cca:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	681a      	ldr	r2, [r3, #0]
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	f042 0201 	orr.w	r2, r2, #1
 8005cda:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	2220      	movs	r2, #32
 8005ce0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	2200      	movs	r2, #0
 8005ce8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005cec:	2300      	movs	r3, #0
 8005cee:	e000      	b.n	8005cf2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005cf0:	2302      	movs	r3, #2
  }
}
 8005cf2:	4618      	mov	r0, r3
 8005cf4:	370c      	adds	r7, #12
 8005cf6:	46bd      	mov	sp, r7
 8005cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cfc:	4770      	bx	lr

08005cfe <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005cfe:	b480      	push	{r7}
 8005d00:	b085      	sub	sp, #20
 8005d02:	af00      	add	r7, sp, #0
 8005d04:	6078      	str	r0, [r7, #4]
 8005d06:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005d0e:	b2db      	uxtb	r3, r3
 8005d10:	2b20      	cmp	r3, #32
 8005d12:	d139      	bne.n	8005d88 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005d1a:	2b01      	cmp	r3, #1
 8005d1c:	d101      	bne.n	8005d22 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8005d1e:	2302      	movs	r3, #2
 8005d20:	e033      	b.n	8005d8a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	2201      	movs	r2, #1
 8005d26:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	2224      	movs	r2, #36	@ 0x24
 8005d2e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	681a      	ldr	r2, [r3, #0]
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	f022 0201 	bic.w	r2, r2, #1
 8005d40:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8005d50:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8005d52:	683b      	ldr	r3, [r7, #0]
 8005d54:	021b      	lsls	r3, r3, #8
 8005d56:	68fa      	ldr	r2, [r7, #12]
 8005d58:	4313      	orrs	r3, r2
 8005d5a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	68fa      	ldr	r2, [r7, #12]
 8005d62:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	681a      	ldr	r2, [r3, #0]
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	f042 0201 	orr.w	r2, r2, #1
 8005d72:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	2220      	movs	r2, #32
 8005d78:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	2200      	movs	r2, #0
 8005d80:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005d84:	2300      	movs	r3, #0
 8005d86:	e000      	b.n	8005d8a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8005d88:	2302      	movs	r3, #2
  }
}
 8005d8a:	4618      	mov	r0, r3
 8005d8c:	3714      	adds	r7, #20
 8005d8e:	46bd      	mov	sp, r7
 8005d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d94:	4770      	bx	lr
	...

08005d98 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8005d98:	b580      	push	{r7, lr}
 8005d9a:	b084      	sub	sp, #16
 8005d9c:	af00      	add	r7, sp, #0
 8005d9e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8005da0:	4b19      	ldr	r3, [pc, #100]	@ (8005e08 <HAL_PWREx_ConfigSupply+0x70>)
 8005da2:	68db      	ldr	r3, [r3, #12]
 8005da4:	f003 0304 	and.w	r3, r3, #4
 8005da8:	2b04      	cmp	r3, #4
 8005daa:	d00a      	beq.n	8005dc2 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8005dac:	4b16      	ldr	r3, [pc, #88]	@ (8005e08 <HAL_PWREx_ConfigSupply+0x70>)
 8005dae:	68db      	ldr	r3, [r3, #12]
 8005db0:	f003 0307 	and.w	r3, r3, #7
 8005db4:	687a      	ldr	r2, [r7, #4]
 8005db6:	429a      	cmp	r2, r3
 8005db8:	d001      	beq.n	8005dbe <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8005dba:	2301      	movs	r3, #1
 8005dbc:	e01f      	b.n	8005dfe <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8005dbe:	2300      	movs	r3, #0
 8005dc0:	e01d      	b.n	8005dfe <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8005dc2:	4b11      	ldr	r3, [pc, #68]	@ (8005e08 <HAL_PWREx_ConfigSupply+0x70>)
 8005dc4:	68db      	ldr	r3, [r3, #12]
 8005dc6:	f023 0207 	bic.w	r2, r3, #7
 8005dca:	490f      	ldr	r1, [pc, #60]	@ (8005e08 <HAL_PWREx_ConfigSupply+0x70>)
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	4313      	orrs	r3, r2
 8005dd0:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8005dd2:	f7fd f9b3 	bl	800313c <HAL_GetTick>
 8005dd6:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8005dd8:	e009      	b.n	8005dee <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8005dda:	f7fd f9af 	bl	800313c <HAL_GetTick>
 8005dde:	4602      	mov	r2, r0
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	1ad3      	subs	r3, r2, r3
 8005de4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005de8:	d901      	bls.n	8005dee <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8005dea:	2301      	movs	r3, #1
 8005dec:	e007      	b.n	8005dfe <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8005dee:	4b06      	ldr	r3, [pc, #24]	@ (8005e08 <HAL_PWREx_ConfigSupply+0x70>)
 8005df0:	685b      	ldr	r3, [r3, #4]
 8005df2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005df6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005dfa:	d1ee      	bne.n	8005dda <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8005dfc:	2300      	movs	r3, #0
}
 8005dfe:	4618      	mov	r0, r3
 8005e00:	3710      	adds	r7, #16
 8005e02:	46bd      	mov	sp, r7
 8005e04:	bd80      	pop	{r7, pc}
 8005e06:	bf00      	nop
 8005e08:	58024800 	.word	0x58024800

08005e0c <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8005e0c:	b580      	push	{r7, lr}
 8005e0e:	b086      	sub	sp, #24
 8005e10:	af02      	add	r7, sp, #8
 8005e12:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8005e14:	f7fd f992 	bl	800313c <HAL_GetTick>
 8005e18:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d101      	bne.n	8005e24 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 8005e20:	2301      	movs	r3, #1
 8005e22:	e05f      	b.n	8005ee4 <HAL_QSPI_Init+0xd8>
  if (hqspi->Init.DualFlash != QSPI_DUALFLASH_ENABLE )
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005e2a:	b2db      	uxtb	r3, r3
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d107      	bne.n	8005e40 <HAL_QSPI_Init+0x34>

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8005e30:	6878      	ldr	r0, [r7, #4]
 8005e32:	f7fb fc8f 	bl	8001754 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 8005e36:	f241 3188 	movw	r1, #5000	@ 0x1388
 8005e3a:	6878      	ldr	r0, [r7, #4]
 8005e3c:	f000 f85a 	bl	8005ef4 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	f423 51f8 	bic.w	r1, r3, #7936	@ 0x1f00
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	689b      	ldr	r3, [r3, #8]
 8005e4e:	3b01      	subs	r3, #1
 8005e50:	021a      	lsls	r2, r3, #8
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	430a      	orrs	r2, r1
 8005e58:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005e5e:	9300      	str	r3, [sp, #0]
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	2200      	movs	r2, #0
 8005e64:	2120      	movs	r1, #32
 8005e66:	6878      	ldr	r0, [r7, #4]
 8005e68:	f000 f852 	bl	8005f10 <QSPI_WaitFlagStateUntilTimeout>
 8005e6c:	4603      	mov	r3, r0
 8005e6e:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8005e70:	7afb      	ldrb	r3, [r7, #11]
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d135      	bne.n	8005ee2 <HAL_QSPI_Init+0xd6>
  {
    /* Configure QSPI Clock Prescaler and Sample Shift */
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	681a      	ldr	r2, [r3, #0]
 8005e7c:	4b1b      	ldr	r3, [pc, #108]	@ (8005eec <HAL_QSPI_Init+0xe0>)
 8005e7e:	4013      	ands	r3, r2
 8005e80:	687a      	ldr	r2, [r7, #4]
 8005e82:	6852      	ldr	r2, [r2, #4]
 8005e84:	0611      	lsls	r1, r2, #24
 8005e86:	687a      	ldr	r2, [r7, #4]
 8005e88:	68d2      	ldr	r2, [r2, #12]
 8005e8a:	4311      	orrs	r1, r2
 8005e8c:	687a      	ldr	r2, [r7, #4]
 8005e8e:	69d2      	ldr	r2, [r2, #28]
 8005e90:	4311      	orrs	r1, r2
 8005e92:	687a      	ldr	r2, [r7, #4]
 8005e94:	6a12      	ldr	r2, [r2, #32]
 8005e96:	4311      	orrs	r1, r2
 8005e98:	687a      	ldr	r2, [r7, #4]
 8005e9a:	6812      	ldr	r2, [r2, #0]
 8005e9c:	430b      	orrs	r3, r1
 8005e9e:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	685a      	ldr	r2, [r3, #4]
 8005ea6:	4b12      	ldr	r3, [pc, #72]	@ (8005ef0 <HAL_QSPI_Init+0xe4>)
 8005ea8:	4013      	ands	r3, r2
 8005eaa:	687a      	ldr	r2, [r7, #4]
 8005eac:	6912      	ldr	r2, [r2, #16]
 8005eae:	0411      	lsls	r1, r2, #16
 8005eb0:	687a      	ldr	r2, [r7, #4]
 8005eb2:	6952      	ldr	r2, [r2, #20]
 8005eb4:	4311      	orrs	r1, r2
 8005eb6:	687a      	ldr	r2, [r7, #4]
 8005eb8:	6992      	ldr	r2, [r2, #24]
 8005eba:	4311      	orrs	r1, r2
 8005ebc:	687a      	ldr	r2, [r7, #4]
 8005ebe:	6812      	ldr	r2, [r2, #0]
 8005ec0:	430b      	orrs	r3, r1
 8005ec2:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	681a      	ldr	r2, [r3, #0]
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	f042 0201 	orr.w	r2, r2, #1
 8005ed2:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	2200      	movs	r2, #0
 8005ed8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	2201      	movs	r2, #1
 8005ede:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

  /* Return function status */
  return status;
 8005ee2:	7afb      	ldrb	r3, [r7, #11]
}
 8005ee4:	4618      	mov	r0, r3
 8005ee6:	3710      	adds	r7, #16
 8005ee8:	46bd      	mov	sp, r7
 8005eea:	bd80      	pop	{r7, pc}
 8005eec:	00ffff2f 	.word	0x00ffff2f
 8005ef0:	ffe0f8fe 	.word	0xffe0f8fe

08005ef4 <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8005ef4:	b480      	push	{r7}
 8005ef6:	b083      	sub	sp, #12
 8005ef8:	af00      	add	r7, sp, #0
 8005efa:	6078      	str	r0, [r7, #4]
 8005efc:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	683a      	ldr	r2, [r7, #0]
 8005f02:	649a      	str	r2, [r3, #72]	@ 0x48
}
 8005f04:	bf00      	nop
 8005f06:	370c      	adds	r7, #12
 8005f08:	46bd      	mov	sp, r7
 8005f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f0e:	4770      	bx	lr

08005f10 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8005f10:	b580      	push	{r7, lr}
 8005f12:	b084      	sub	sp, #16
 8005f14:	af00      	add	r7, sp, #0
 8005f16:	60f8      	str	r0, [r7, #12]
 8005f18:	60b9      	str	r1, [r7, #8]
 8005f1a:	603b      	str	r3, [r7, #0]
 8005f1c:	4613      	mov	r3, r2
 8005f1e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8005f20:	e01a      	b.n	8005f58 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005f22:	69bb      	ldr	r3, [r7, #24]
 8005f24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f28:	d016      	beq.n	8005f58 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005f2a:	f7fd f907 	bl	800313c <HAL_GetTick>
 8005f2e:	4602      	mov	r2, r0
 8005f30:	683b      	ldr	r3, [r7, #0]
 8005f32:	1ad3      	subs	r3, r2, r3
 8005f34:	69ba      	ldr	r2, [r7, #24]
 8005f36:	429a      	cmp	r2, r3
 8005f38:	d302      	bcc.n	8005f40 <QSPI_WaitFlagStateUntilTimeout+0x30>
 8005f3a:	69bb      	ldr	r3, [r7, #24]
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d10b      	bne.n	8005f58 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	2204      	movs	r2, #4
 8005f44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f4c:	f043 0201 	orr.w	r2, r3, #1
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	645a      	str	r2, [r3, #68]	@ 0x44

        return HAL_ERROR;
 8005f54:	2301      	movs	r3, #1
 8005f56:	e00e      	b.n	8005f76 <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	689a      	ldr	r2, [r3, #8]
 8005f5e:	68bb      	ldr	r3, [r7, #8]
 8005f60:	4013      	ands	r3, r2
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	bf14      	ite	ne
 8005f66:	2301      	movne	r3, #1
 8005f68:	2300      	moveq	r3, #0
 8005f6a:	b2db      	uxtb	r3, r3
 8005f6c:	461a      	mov	r2, r3
 8005f6e:	79fb      	ldrb	r3, [r7, #7]
 8005f70:	429a      	cmp	r2, r3
 8005f72:	d1d6      	bne.n	8005f22 <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005f74:	2300      	movs	r3, #0
}
 8005f76:	4618      	mov	r0, r3
 8005f78:	3710      	adds	r7, #16
 8005f7a:	46bd      	mov	sp, r7
 8005f7c:	bd80      	pop	{r7, pc}
	...

08005f80 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005f80:	b580      	push	{r7, lr}
 8005f82:	b08c      	sub	sp, #48	@ 0x30
 8005f84:	af00      	add	r7, sp, #0
 8005f86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d102      	bne.n	8005f94 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8005f8e:	2301      	movs	r3, #1
 8005f90:	f000 bc48 	b.w	8006824 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	f003 0301 	and.w	r3, r3, #1
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	f000 8088 	beq.w	80060b2 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005fa2:	4b99      	ldr	r3, [pc, #612]	@ (8006208 <HAL_RCC_OscConfig+0x288>)
 8005fa4:	691b      	ldr	r3, [r3, #16]
 8005fa6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005faa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005fac:	4b96      	ldr	r3, [pc, #600]	@ (8006208 <HAL_RCC_OscConfig+0x288>)
 8005fae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005fb0:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8005fb2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005fb4:	2b10      	cmp	r3, #16
 8005fb6:	d007      	beq.n	8005fc8 <HAL_RCC_OscConfig+0x48>
 8005fb8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005fba:	2b18      	cmp	r3, #24
 8005fbc:	d111      	bne.n	8005fe2 <HAL_RCC_OscConfig+0x62>
 8005fbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fc0:	f003 0303 	and.w	r3, r3, #3
 8005fc4:	2b02      	cmp	r3, #2
 8005fc6:	d10c      	bne.n	8005fe2 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005fc8:	4b8f      	ldr	r3, [pc, #572]	@ (8006208 <HAL_RCC_OscConfig+0x288>)
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d06d      	beq.n	80060b0 <HAL_RCC_OscConfig+0x130>
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	685b      	ldr	r3, [r3, #4]
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d169      	bne.n	80060b0 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8005fdc:	2301      	movs	r3, #1
 8005fde:	f000 bc21 	b.w	8006824 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	685b      	ldr	r3, [r3, #4]
 8005fe6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005fea:	d106      	bne.n	8005ffa <HAL_RCC_OscConfig+0x7a>
 8005fec:	4b86      	ldr	r3, [pc, #536]	@ (8006208 <HAL_RCC_OscConfig+0x288>)
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	4a85      	ldr	r2, [pc, #532]	@ (8006208 <HAL_RCC_OscConfig+0x288>)
 8005ff2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005ff6:	6013      	str	r3, [r2, #0]
 8005ff8:	e02e      	b.n	8006058 <HAL_RCC_OscConfig+0xd8>
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	685b      	ldr	r3, [r3, #4]
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d10c      	bne.n	800601c <HAL_RCC_OscConfig+0x9c>
 8006002:	4b81      	ldr	r3, [pc, #516]	@ (8006208 <HAL_RCC_OscConfig+0x288>)
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	4a80      	ldr	r2, [pc, #512]	@ (8006208 <HAL_RCC_OscConfig+0x288>)
 8006008:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800600c:	6013      	str	r3, [r2, #0]
 800600e:	4b7e      	ldr	r3, [pc, #504]	@ (8006208 <HAL_RCC_OscConfig+0x288>)
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	4a7d      	ldr	r2, [pc, #500]	@ (8006208 <HAL_RCC_OscConfig+0x288>)
 8006014:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006018:	6013      	str	r3, [r2, #0]
 800601a:	e01d      	b.n	8006058 <HAL_RCC_OscConfig+0xd8>
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	685b      	ldr	r3, [r3, #4]
 8006020:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006024:	d10c      	bne.n	8006040 <HAL_RCC_OscConfig+0xc0>
 8006026:	4b78      	ldr	r3, [pc, #480]	@ (8006208 <HAL_RCC_OscConfig+0x288>)
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	4a77      	ldr	r2, [pc, #476]	@ (8006208 <HAL_RCC_OscConfig+0x288>)
 800602c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006030:	6013      	str	r3, [r2, #0]
 8006032:	4b75      	ldr	r3, [pc, #468]	@ (8006208 <HAL_RCC_OscConfig+0x288>)
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	4a74      	ldr	r2, [pc, #464]	@ (8006208 <HAL_RCC_OscConfig+0x288>)
 8006038:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800603c:	6013      	str	r3, [r2, #0]
 800603e:	e00b      	b.n	8006058 <HAL_RCC_OscConfig+0xd8>
 8006040:	4b71      	ldr	r3, [pc, #452]	@ (8006208 <HAL_RCC_OscConfig+0x288>)
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	4a70      	ldr	r2, [pc, #448]	@ (8006208 <HAL_RCC_OscConfig+0x288>)
 8006046:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800604a:	6013      	str	r3, [r2, #0]
 800604c:	4b6e      	ldr	r3, [pc, #440]	@ (8006208 <HAL_RCC_OscConfig+0x288>)
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	4a6d      	ldr	r2, [pc, #436]	@ (8006208 <HAL_RCC_OscConfig+0x288>)
 8006052:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006056:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	685b      	ldr	r3, [r3, #4]
 800605c:	2b00      	cmp	r3, #0
 800605e:	d013      	beq.n	8006088 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006060:	f7fd f86c 	bl	800313c <HAL_GetTick>
 8006064:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006066:	e008      	b.n	800607a <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006068:	f7fd f868 	bl	800313c <HAL_GetTick>
 800606c:	4602      	mov	r2, r0
 800606e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006070:	1ad3      	subs	r3, r2, r3
 8006072:	2b64      	cmp	r3, #100	@ 0x64
 8006074:	d901      	bls.n	800607a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006076:	2303      	movs	r3, #3
 8006078:	e3d4      	b.n	8006824 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800607a:	4b63      	ldr	r3, [pc, #396]	@ (8006208 <HAL_RCC_OscConfig+0x288>)
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006082:	2b00      	cmp	r3, #0
 8006084:	d0f0      	beq.n	8006068 <HAL_RCC_OscConfig+0xe8>
 8006086:	e014      	b.n	80060b2 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006088:	f7fd f858 	bl	800313c <HAL_GetTick>
 800608c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800608e:	e008      	b.n	80060a2 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006090:	f7fd f854 	bl	800313c <HAL_GetTick>
 8006094:	4602      	mov	r2, r0
 8006096:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006098:	1ad3      	subs	r3, r2, r3
 800609a:	2b64      	cmp	r3, #100	@ 0x64
 800609c:	d901      	bls.n	80060a2 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800609e:	2303      	movs	r3, #3
 80060a0:	e3c0      	b.n	8006824 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80060a2:	4b59      	ldr	r3, [pc, #356]	@ (8006208 <HAL_RCC_OscConfig+0x288>)
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d1f0      	bne.n	8006090 <HAL_RCC_OscConfig+0x110>
 80060ae:	e000      	b.n	80060b2 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80060b0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	f003 0302 	and.w	r3, r3, #2
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	f000 80ca 	beq.w	8006254 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80060c0:	4b51      	ldr	r3, [pc, #324]	@ (8006208 <HAL_RCC_OscConfig+0x288>)
 80060c2:	691b      	ldr	r3, [r3, #16]
 80060c4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80060c8:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80060ca:	4b4f      	ldr	r3, [pc, #316]	@ (8006208 <HAL_RCC_OscConfig+0x288>)
 80060cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060ce:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80060d0:	6a3b      	ldr	r3, [r7, #32]
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d007      	beq.n	80060e6 <HAL_RCC_OscConfig+0x166>
 80060d6:	6a3b      	ldr	r3, [r7, #32]
 80060d8:	2b18      	cmp	r3, #24
 80060da:	d156      	bne.n	800618a <HAL_RCC_OscConfig+0x20a>
 80060dc:	69fb      	ldr	r3, [r7, #28]
 80060de:	f003 0303 	and.w	r3, r3, #3
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d151      	bne.n	800618a <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80060e6:	4b48      	ldr	r3, [pc, #288]	@ (8006208 <HAL_RCC_OscConfig+0x288>)
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	f003 0304 	and.w	r3, r3, #4
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d005      	beq.n	80060fe <HAL_RCC_OscConfig+0x17e>
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	68db      	ldr	r3, [r3, #12]
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d101      	bne.n	80060fe <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80060fa:	2301      	movs	r3, #1
 80060fc:	e392      	b.n	8006824 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80060fe:	4b42      	ldr	r3, [pc, #264]	@ (8006208 <HAL_RCC_OscConfig+0x288>)
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	f023 0219 	bic.w	r2, r3, #25
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	68db      	ldr	r3, [r3, #12]
 800610a:	493f      	ldr	r1, [pc, #252]	@ (8006208 <HAL_RCC_OscConfig+0x288>)
 800610c:	4313      	orrs	r3, r2
 800610e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006110:	f7fd f814 	bl	800313c <HAL_GetTick>
 8006114:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006116:	e008      	b.n	800612a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006118:	f7fd f810 	bl	800313c <HAL_GetTick>
 800611c:	4602      	mov	r2, r0
 800611e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006120:	1ad3      	subs	r3, r2, r3
 8006122:	2b02      	cmp	r3, #2
 8006124:	d901      	bls.n	800612a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8006126:	2303      	movs	r3, #3
 8006128:	e37c      	b.n	8006824 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800612a:	4b37      	ldr	r3, [pc, #220]	@ (8006208 <HAL_RCC_OscConfig+0x288>)
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	f003 0304 	and.w	r3, r3, #4
 8006132:	2b00      	cmp	r3, #0
 8006134:	d0f0      	beq.n	8006118 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006136:	f7fd f831 	bl	800319c <HAL_GetREVID>
 800613a:	4603      	mov	r3, r0
 800613c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8006140:	4293      	cmp	r3, r2
 8006142:	d817      	bhi.n	8006174 <HAL_RCC_OscConfig+0x1f4>
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	691b      	ldr	r3, [r3, #16]
 8006148:	2b40      	cmp	r3, #64	@ 0x40
 800614a:	d108      	bne.n	800615e <HAL_RCC_OscConfig+0x1de>
 800614c:	4b2e      	ldr	r3, [pc, #184]	@ (8006208 <HAL_RCC_OscConfig+0x288>)
 800614e:	685b      	ldr	r3, [r3, #4]
 8006150:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8006154:	4a2c      	ldr	r2, [pc, #176]	@ (8006208 <HAL_RCC_OscConfig+0x288>)
 8006156:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800615a:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800615c:	e07a      	b.n	8006254 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800615e:	4b2a      	ldr	r3, [pc, #168]	@ (8006208 <HAL_RCC_OscConfig+0x288>)
 8006160:	685b      	ldr	r3, [r3, #4]
 8006162:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	691b      	ldr	r3, [r3, #16]
 800616a:	031b      	lsls	r3, r3, #12
 800616c:	4926      	ldr	r1, [pc, #152]	@ (8006208 <HAL_RCC_OscConfig+0x288>)
 800616e:	4313      	orrs	r3, r2
 8006170:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006172:	e06f      	b.n	8006254 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006174:	4b24      	ldr	r3, [pc, #144]	@ (8006208 <HAL_RCC_OscConfig+0x288>)
 8006176:	685b      	ldr	r3, [r3, #4]
 8006178:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	691b      	ldr	r3, [r3, #16]
 8006180:	061b      	lsls	r3, r3, #24
 8006182:	4921      	ldr	r1, [pc, #132]	@ (8006208 <HAL_RCC_OscConfig+0x288>)
 8006184:	4313      	orrs	r3, r2
 8006186:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006188:	e064      	b.n	8006254 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	68db      	ldr	r3, [r3, #12]
 800618e:	2b00      	cmp	r3, #0
 8006190:	d047      	beq.n	8006222 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8006192:	4b1d      	ldr	r3, [pc, #116]	@ (8006208 <HAL_RCC_OscConfig+0x288>)
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	f023 0219 	bic.w	r2, r3, #25
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	68db      	ldr	r3, [r3, #12]
 800619e:	491a      	ldr	r1, [pc, #104]	@ (8006208 <HAL_RCC_OscConfig+0x288>)
 80061a0:	4313      	orrs	r3, r2
 80061a2:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80061a4:	f7fc ffca 	bl	800313c <HAL_GetTick>
 80061a8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80061aa:	e008      	b.n	80061be <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80061ac:	f7fc ffc6 	bl	800313c <HAL_GetTick>
 80061b0:	4602      	mov	r2, r0
 80061b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061b4:	1ad3      	subs	r3, r2, r3
 80061b6:	2b02      	cmp	r3, #2
 80061b8:	d901      	bls.n	80061be <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 80061ba:	2303      	movs	r3, #3
 80061bc:	e332      	b.n	8006824 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80061be:	4b12      	ldr	r3, [pc, #72]	@ (8006208 <HAL_RCC_OscConfig+0x288>)
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	f003 0304 	and.w	r3, r3, #4
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d0f0      	beq.n	80061ac <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80061ca:	f7fc ffe7 	bl	800319c <HAL_GetREVID>
 80061ce:	4603      	mov	r3, r0
 80061d0:	f241 0203 	movw	r2, #4099	@ 0x1003
 80061d4:	4293      	cmp	r3, r2
 80061d6:	d819      	bhi.n	800620c <HAL_RCC_OscConfig+0x28c>
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	691b      	ldr	r3, [r3, #16]
 80061dc:	2b40      	cmp	r3, #64	@ 0x40
 80061de:	d108      	bne.n	80061f2 <HAL_RCC_OscConfig+0x272>
 80061e0:	4b09      	ldr	r3, [pc, #36]	@ (8006208 <HAL_RCC_OscConfig+0x288>)
 80061e2:	685b      	ldr	r3, [r3, #4]
 80061e4:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80061e8:	4a07      	ldr	r2, [pc, #28]	@ (8006208 <HAL_RCC_OscConfig+0x288>)
 80061ea:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80061ee:	6053      	str	r3, [r2, #4]
 80061f0:	e030      	b.n	8006254 <HAL_RCC_OscConfig+0x2d4>
 80061f2:	4b05      	ldr	r3, [pc, #20]	@ (8006208 <HAL_RCC_OscConfig+0x288>)
 80061f4:	685b      	ldr	r3, [r3, #4]
 80061f6:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	691b      	ldr	r3, [r3, #16]
 80061fe:	031b      	lsls	r3, r3, #12
 8006200:	4901      	ldr	r1, [pc, #4]	@ (8006208 <HAL_RCC_OscConfig+0x288>)
 8006202:	4313      	orrs	r3, r2
 8006204:	604b      	str	r3, [r1, #4]
 8006206:	e025      	b.n	8006254 <HAL_RCC_OscConfig+0x2d4>
 8006208:	58024400 	.word	0x58024400
 800620c:	4b9a      	ldr	r3, [pc, #616]	@ (8006478 <HAL_RCC_OscConfig+0x4f8>)
 800620e:	685b      	ldr	r3, [r3, #4]
 8006210:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	691b      	ldr	r3, [r3, #16]
 8006218:	061b      	lsls	r3, r3, #24
 800621a:	4997      	ldr	r1, [pc, #604]	@ (8006478 <HAL_RCC_OscConfig+0x4f8>)
 800621c:	4313      	orrs	r3, r2
 800621e:	604b      	str	r3, [r1, #4]
 8006220:	e018      	b.n	8006254 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006222:	4b95      	ldr	r3, [pc, #596]	@ (8006478 <HAL_RCC_OscConfig+0x4f8>)
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	4a94      	ldr	r2, [pc, #592]	@ (8006478 <HAL_RCC_OscConfig+0x4f8>)
 8006228:	f023 0301 	bic.w	r3, r3, #1
 800622c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800622e:	f7fc ff85 	bl	800313c <HAL_GetTick>
 8006232:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8006234:	e008      	b.n	8006248 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006236:	f7fc ff81 	bl	800313c <HAL_GetTick>
 800623a:	4602      	mov	r2, r0
 800623c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800623e:	1ad3      	subs	r3, r2, r3
 8006240:	2b02      	cmp	r3, #2
 8006242:	d901      	bls.n	8006248 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8006244:	2303      	movs	r3, #3
 8006246:	e2ed      	b.n	8006824 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8006248:	4b8b      	ldr	r3, [pc, #556]	@ (8006478 <HAL_RCC_OscConfig+0x4f8>)
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	f003 0304 	and.w	r3, r3, #4
 8006250:	2b00      	cmp	r3, #0
 8006252:	d1f0      	bne.n	8006236 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	f003 0310 	and.w	r3, r3, #16
 800625c:	2b00      	cmp	r3, #0
 800625e:	f000 80a9 	beq.w	80063b4 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006262:	4b85      	ldr	r3, [pc, #532]	@ (8006478 <HAL_RCC_OscConfig+0x4f8>)
 8006264:	691b      	ldr	r3, [r3, #16]
 8006266:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800626a:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800626c:	4b82      	ldr	r3, [pc, #520]	@ (8006478 <HAL_RCC_OscConfig+0x4f8>)
 800626e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006270:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8006272:	69bb      	ldr	r3, [r7, #24]
 8006274:	2b08      	cmp	r3, #8
 8006276:	d007      	beq.n	8006288 <HAL_RCC_OscConfig+0x308>
 8006278:	69bb      	ldr	r3, [r7, #24]
 800627a:	2b18      	cmp	r3, #24
 800627c:	d13a      	bne.n	80062f4 <HAL_RCC_OscConfig+0x374>
 800627e:	697b      	ldr	r3, [r7, #20]
 8006280:	f003 0303 	and.w	r3, r3, #3
 8006284:	2b01      	cmp	r3, #1
 8006286:	d135      	bne.n	80062f4 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8006288:	4b7b      	ldr	r3, [pc, #492]	@ (8006478 <HAL_RCC_OscConfig+0x4f8>)
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006290:	2b00      	cmp	r3, #0
 8006292:	d005      	beq.n	80062a0 <HAL_RCC_OscConfig+0x320>
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	69db      	ldr	r3, [r3, #28]
 8006298:	2b80      	cmp	r3, #128	@ 0x80
 800629a:	d001      	beq.n	80062a0 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 800629c:	2301      	movs	r3, #1
 800629e:	e2c1      	b.n	8006824 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80062a0:	f7fc ff7c 	bl	800319c <HAL_GetREVID>
 80062a4:	4603      	mov	r3, r0
 80062a6:	f241 0203 	movw	r2, #4099	@ 0x1003
 80062aa:	4293      	cmp	r3, r2
 80062ac:	d817      	bhi.n	80062de <HAL_RCC_OscConfig+0x35e>
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	6a1b      	ldr	r3, [r3, #32]
 80062b2:	2b20      	cmp	r3, #32
 80062b4:	d108      	bne.n	80062c8 <HAL_RCC_OscConfig+0x348>
 80062b6:	4b70      	ldr	r3, [pc, #448]	@ (8006478 <HAL_RCC_OscConfig+0x4f8>)
 80062b8:	685b      	ldr	r3, [r3, #4]
 80062ba:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80062be:	4a6e      	ldr	r2, [pc, #440]	@ (8006478 <HAL_RCC_OscConfig+0x4f8>)
 80062c0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80062c4:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80062c6:	e075      	b.n	80063b4 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80062c8:	4b6b      	ldr	r3, [pc, #428]	@ (8006478 <HAL_RCC_OscConfig+0x4f8>)
 80062ca:	685b      	ldr	r3, [r3, #4]
 80062cc:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	6a1b      	ldr	r3, [r3, #32]
 80062d4:	069b      	lsls	r3, r3, #26
 80062d6:	4968      	ldr	r1, [pc, #416]	@ (8006478 <HAL_RCC_OscConfig+0x4f8>)
 80062d8:	4313      	orrs	r3, r2
 80062da:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80062dc:	e06a      	b.n	80063b4 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80062de:	4b66      	ldr	r3, [pc, #408]	@ (8006478 <HAL_RCC_OscConfig+0x4f8>)
 80062e0:	68db      	ldr	r3, [r3, #12]
 80062e2:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	6a1b      	ldr	r3, [r3, #32]
 80062ea:	061b      	lsls	r3, r3, #24
 80062ec:	4962      	ldr	r1, [pc, #392]	@ (8006478 <HAL_RCC_OscConfig+0x4f8>)
 80062ee:	4313      	orrs	r3, r2
 80062f0:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80062f2:	e05f      	b.n	80063b4 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	69db      	ldr	r3, [r3, #28]
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d042      	beq.n	8006382 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80062fc:	4b5e      	ldr	r3, [pc, #376]	@ (8006478 <HAL_RCC_OscConfig+0x4f8>)
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	4a5d      	ldr	r2, [pc, #372]	@ (8006478 <HAL_RCC_OscConfig+0x4f8>)
 8006302:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006306:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006308:	f7fc ff18 	bl	800313c <HAL_GetTick>
 800630c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800630e:	e008      	b.n	8006322 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8006310:	f7fc ff14 	bl	800313c <HAL_GetTick>
 8006314:	4602      	mov	r2, r0
 8006316:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006318:	1ad3      	subs	r3, r2, r3
 800631a:	2b02      	cmp	r3, #2
 800631c:	d901      	bls.n	8006322 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 800631e:	2303      	movs	r3, #3
 8006320:	e280      	b.n	8006824 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006322:	4b55      	ldr	r3, [pc, #340]	@ (8006478 <HAL_RCC_OscConfig+0x4f8>)
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800632a:	2b00      	cmp	r3, #0
 800632c:	d0f0      	beq.n	8006310 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800632e:	f7fc ff35 	bl	800319c <HAL_GetREVID>
 8006332:	4603      	mov	r3, r0
 8006334:	f241 0203 	movw	r2, #4099	@ 0x1003
 8006338:	4293      	cmp	r3, r2
 800633a:	d817      	bhi.n	800636c <HAL_RCC_OscConfig+0x3ec>
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	6a1b      	ldr	r3, [r3, #32]
 8006340:	2b20      	cmp	r3, #32
 8006342:	d108      	bne.n	8006356 <HAL_RCC_OscConfig+0x3d6>
 8006344:	4b4c      	ldr	r3, [pc, #304]	@ (8006478 <HAL_RCC_OscConfig+0x4f8>)
 8006346:	685b      	ldr	r3, [r3, #4]
 8006348:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800634c:	4a4a      	ldr	r2, [pc, #296]	@ (8006478 <HAL_RCC_OscConfig+0x4f8>)
 800634e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006352:	6053      	str	r3, [r2, #4]
 8006354:	e02e      	b.n	80063b4 <HAL_RCC_OscConfig+0x434>
 8006356:	4b48      	ldr	r3, [pc, #288]	@ (8006478 <HAL_RCC_OscConfig+0x4f8>)
 8006358:	685b      	ldr	r3, [r3, #4]
 800635a:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	6a1b      	ldr	r3, [r3, #32]
 8006362:	069b      	lsls	r3, r3, #26
 8006364:	4944      	ldr	r1, [pc, #272]	@ (8006478 <HAL_RCC_OscConfig+0x4f8>)
 8006366:	4313      	orrs	r3, r2
 8006368:	604b      	str	r3, [r1, #4]
 800636a:	e023      	b.n	80063b4 <HAL_RCC_OscConfig+0x434>
 800636c:	4b42      	ldr	r3, [pc, #264]	@ (8006478 <HAL_RCC_OscConfig+0x4f8>)
 800636e:	68db      	ldr	r3, [r3, #12]
 8006370:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	6a1b      	ldr	r3, [r3, #32]
 8006378:	061b      	lsls	r3, r3, #24
 800637a:	493f      	ldr	r1, [pc, #252]	@ (8006478 <HAL_RCC_OscConfig+0x4f8>)
 800637c:	4313      	orrs	r3, r2
 800637e:	60cb      	str	r3, [r1, #12]
 8006380:	e018      	b.n	80063b4 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8006382:	4b3d      	ldr	r3, [pc, #244]	@ (8006478 <HAL_RCC_OscConfig+0x4f8>)
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	4a3c      	ldr	r2, [pc, #240]	@ (8006478 <HAL_RCC_OscConfig+0x4f8>)
 8006388:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800638c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800638e:	f7fc fed5 	bl	800313c <HAL_GetTick>
 8006392:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8006394:	e008      	b.n	80063a8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8006396:	f7fc fed1 	bl	800313c <HAL_GetTick>
 800639a:	4602      	mov	r2, r0
 800639c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800639e:	1ad3      	subs	r3, r2, r3
 80063a0:	2b02      	cmp	r3, #2
 80063a2:	d901      	bls.n	80063a8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80063a4:	2303      	movs	r3, #3
 80063a6:	e23d      	b.n	8006824 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80063a8:	4b33      	ldr	r3, [pc, #204]	@ (8006478 <HAL_RCC_OscConfig+0x4f8>)
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d1f0      	bne.n	8006396 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	f003 0308 	and.w	r3, r3, #8
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d036      	beq.n	800642e <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	695b      	ldr	r3, [r3, #20]
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d019      	beq.n	80063fc <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80063c8:	4b2b      	ldr	r3, [pc, #172]	@ (8006478 <HAL_RCC_OscConfig+0x4f8>)
 80063ca:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80063cc:	4a2a      	ldr	r2, [pc, #168]	@ (8006478 <HAL_RCC_OscConfig+0x4f8>)
 80063ce:	f043 0301 	orr.w	r3, r3, #1
 80063d2:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80063d4:	f7fc feb2 	bl	800313c <HAL_GetTick>
 80063d8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80063da:	e008      	b.n	80063ee <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80063dc:	f7fc feae 	bl	800313c <HAL_GetTick>
 80063e0:	4602      	mov	r2, r0
 80063e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063e4:	1ad3      	subs	r3, r2, r3
 80063e6:	2b02      	cmp	r3, #2
 80063e8:	d901      	bls.n	80063ee <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 80063ea:	2303      	movs	r3, #3
 80063ec:	e21a      	b.n	8006824 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80063ee:	4b22      	ldr	r3, [pc, #136]	@ (8006478 <HAL_RCC_OscConfig+0x4f8>)
 80063f0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80063f2:	f003 0302 	and.w	r3, r3, #2
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d0f0      	beq.n	80063dc <HAL_RCC_OscConfig+0x45c>
 80063fa:	e018      	b.n	800642e <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80063fc:	4b1e      	ldr	r3, [pc, #120]	@ (8006478 <HAL_RCC_OscConfig+0x4f8>)
 80063fe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006400:	4a1d      	ldr	r2, [pc, #116]	@ (8006478 <HAL_RCC_OscConfig+0x4f8>)
 8006402:	f023 0301 	bic.w	r3, r3, #1
 8006406:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006408:	f7fc fe98 	bl	800313c <HAL_GetTick>
 800640c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800640e:	e008      	b.n	8006422 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006410:	f7fc fe94 	bl	800313c <HAL_GetTick>
 8006414:	4602      	mov	r2, r0
 8006416:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006418:	1ad3      	subs	r3, r2, r3
 800641a:	2b02      	cmp	r3, #2
 800641c:	d901      	bls.n	8006422 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 800641e:	2303      	movs	r3, #3
 8006420:	e200      	b.n	8006824 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8006422:	4b15      	ldr	r3, [pc, #84]	@ (8006478 <HAL_RCC_OscConfig+0x4f8>)
 8006424:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006426:	f003 0302 	and.w	r3, r3, #2
 800642a:	2b00      	cmp	r3, #0
 800642c:	d1f0      	bne.n	8006410 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	f003 0320 	and.w	r3, r3, #32
 8006436:	2b00      	cmp	r3, #0
 8006438:	d039      	beq.n	80064ae <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	699b      	ldr	r3, [r3, #24]
 800643e:	2b00      	cmp	r3, #0
 8006440:	d01c      	beq.n	800647c <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006442:	4b0d      	ldr	r3, [pc, #52]	@ (8006478 <HAL_RCC_OscConfig+0x4f8>)
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	4a0c      	ldr	r2, [pc, #48]	@ (8006478 <HAL_RCC_OscConfig+0x4f8>)
 8006448:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800644c:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800644e:	f7fc fe75 	bl	800313c <HAL_GetTick>
 8006452:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8006454:	e008      	b.n	8006468 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006456:	f7fc fe71 	bl	800313c <HAL_GetTick>
 800645a:	4602      	mov	r2, r0
 800645c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800645e:	1ad3      	subs	r3, r2, r3
 8006460:	2b02      	cmp	r3, #2
 8006462:	d901      	bls.n	8006468 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8006464:	2303      	movs	r3, #3
 8006466:	e1dd      	b.n	8006824 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8006468:	4b03      	ldr	r3, [pc, #12]	@ (8006478 <HAL_RCC_OscConfig+0x4f8>)
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006470:	2b00      	cmp	r3, #0
 8006472:	d0f0      	beq.n	8006456 <HAL_RCC_OscConfig+0x4d6>
 8006474:	e01b      	b.n	80064ae <HAL_RCC_OscConfig+0x52e>
 8006476:	bf00      	nop
 8006478:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800647c:	4b9b      	ldr	r3, [pc, #620]	@ (80066ec <HAL_RCC_OscConfig+0x76c>)
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	4a9a      	ldr	r2, [pc, #616]	@ (80066ec <HAL_RCC_OscConfig+0x76c>)
 8006482:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006486:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8006488:	f7fc fe58 	bl	800313c <HAL_GetTick>
 800648c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800648e:	e008      	b.n	80064a2 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006490:	f7fc fe54 	bl	800313c <HAL_GetTick>
 8006494:	4602      	mov	r2, r0
 8006496:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006498:	1ad3      	subs	r3, r2, r3
 800649a:	2b02      	cmp	r3, #2
 800649c:	d901      	bls.n	80064a2 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 800649e:	2303      	movs	r3, #3
 80064a0:	e1c0      	b.n	8006824 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80064a2:	4b92      	ldr	r3, [pc, #584]	@ (80066ec <HAL_RCC_OscConfig+0x76c>)
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d1f0      	bne.n	8006490 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	f003 0304 	and.w	r3, r3, #4
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	f000 8081 	beq.w	80065be <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80064bc:	4b8c      	ldr	r3, [pc, #560]	@ (80066f0 <HAL_RCC_OscConfig+0x770>)
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	4a8b      	ldr	r2, [pc, #556]	@ (80066f0 <HAL_RCC_OscConfig+0x770>)
 80064c2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80064c6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80064c8:	f7fc fe38 	bl	800313c <HAL_GetTick>
 80064cc:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80064ce:	e008      	b.n	80064e2 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80064d0:	f7fc fe34 	bl	800313c <HAL_GetTick>
 80064d4:	4602      	mov	r2, r0
 80064d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064d8:	1ad3      	subs	r3, r2, r3
 80064da:	2b64      	cmp	r3, #100	@ 0x64
 80064dc:	d901      	bls.n	80064e2 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 80064de:	2303      	movs	r3, #3
 80064e0:	e1a0      	b.n	8006824 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80064e2:	4b83      	ldr	r3, [pc, #524]	@ (80066f0 <HAL_RCC_OscConfig+0x770>)
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d0f0      	beq.n	80064d0 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	689b      	ldr	r3, [r3, #8]
 80064f2:	2b01      	cmp	r3, #1
 80064f4:	d106      	bne.n	8006504 <HAL_RCC_OscConfig+0x584>
 80064f6:	4b7d      	ldr	r3, [pc, #500]	@ (80066ec <HAL_RCC_OscConfig+0x76c>)
 80064f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80064fa:	4a7c      	ldr	r2, [pc, #496]	@ (80066ec <HAL_RCC_OscConfig+0x76c>)
 80064fc:	f043 0301 	orr.w	r3, r3, #1
 8006500:	6713      	str	r3, [r2, #112]	@ 0x70
 8006502:	e02d      	b.n	8006560 <HAL_RCC_OscConfig+0x5e0>
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	689b      	ldr	r3, [r3, #8]
 8006508:	2b00      	cmp	r3, #0
 800650a:	d10c      	bne.n	8006526 <HAL_RCC_OscConfig+0x5a6>
 800650c:	4b77      	ldr	r3, [pc, #476]	@ (80066ec <HAL_RCC_OscConfig+0x76c>)
 800650e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006510:	4a76      	ldr	r2, [pc, #472]	@ (80066ec <HAL_RCC_OscConfig+0x76c>)
 8006512:	f023 0301 	bic.w	r3, r3, #1
 8006516:	6713      	str	r3, [r2, #112]	@ 0x70
 8006518:	4b74      	ldr	r3, [pc, #464]	@ (80066ec <HAL_RCC_OscConfig+0x76c>)
 800651a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800651c:	4a73      	ldr	r2, [pc, #460]	@ (80066ec <HAL_RCC_OscConfig+0x76c>)
 800651e:	f023 0304 	bic.w	r3, r3, #4
 8006522:	6713      	str	r3, [r2, #112]	@ 0x70
 8006524:	e01c      	b.n	8006560 <HAL_RCC_OscConfig+0x5e0>
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	689b      	ldr	r3, [r3, #8]
 800652a:	2b05      	cmp	r3, #5
 800652c:	d10c      	bne.n	8006548 <HAL_RCC_OscConfig+0x5c8>
 800652e:	4b6f      	ldr	r3, [pc, #444]	@ (80066ec <HAL_RCC_OscConfig+0x76c>)
 8006530:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006532:	4a6e      	ldr	r2, [pc, #440]	@ (80066ec <HAL_RCC_OscConfig+0x76c>)
 8006534:	f043 0304 	orr.w	r3, r3, #4
 8006538:	6713      	str	r3, [r2, #112]	@ 0x70
 800653a:	4b6c      	ldr	r3, [pc, #432]	@ (80066ec <HAL_RCC_OscConfig+0x76c>)
 800653c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800653e:	4a6b      	ldr	r2, [pc, #428]	@ (80066ec <HAL_RCC_OscConfig+0x76c>)
 8006540:	f043 0301 	orr.w	r3, r3, #1
 8006544:	6713      	str	r3, [r2, #112]	@ 0x70
 8006546:	e00b      	b.n	8006560 <HAL_RCC_OscConfig+0x5e0>
 8006548:	4b68      	ldr	r3, [pc, #416]	@ (80066ec <HAL_RCC_OscConfig+0x76c>)
 800654a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800654c:	4a67      	ldr	r2, [pc, #412]	@ (80066ec <HAL_RCC_OscConfig+0x76c>)
 800654e:	f023 0301 	bic.w	r3, r3, #1
 8006552:	6713      	str	r3, [r2, #112]	@ 0x70
 8006554:	4b65      	ldr	r3, [pc, #404]	@ (80066ec <HAL_RCC_OscConfig+0x76c>)
 8006556:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006558:	4a64      	ldr	r2, [pc, #400]	@ (80066ec <HAL_RCC_OscConfig+0x76c>)
 800655a:	f023 0304 	bic.w	r3, r3, #4
 800655e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	689b      	ldr	r3, [r3, #8]
 8006564:	2b00      	cmp	r3, #0
 8006566:	d015      	beq.n	8006594 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006568:	f7fc fde8 	bl	800313c <HAL_GetTick>
 800656c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800656e:	e00a      	b.n	8006586 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006570:	f7fc fde4 	bl	800313c <HAL_GetTick>
 8006574:	4602      	mov	r2, r0
 8006576:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006578:	1ad3      	subs	r3, r2, r3
 800657a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800657e:	4293      	cmp	r3, r2
 8006580:	d901      	bls.n	8006586 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8006582:	2303      	movs	r3, #3
 8006584:	e14e      	b.n	8006824 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006586:	4b59      	ldr	r3, [pc, #356]	@ (80066ec <HAL_RCC_OscConfig+0x76c>)
 8006588:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800658a:	f003 0302 	and.w	r3, r3, #2
 800658e:	2b00      	cmp	r3, #0
 8006590:	d0ee      	beq.n	8006570 <HAL_RCC_OscConfig+0x5f0>
 8006592:	e014      	b.n	80065be <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006594:	f7fc fdd2 	bl	800313c <HAL_GetTick>
 8006598:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800659a:	e00a      	b.n	80065b2 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800659c:	f7fc fdce 	bl	800313c <HAL_GetTick>
 80065a0:	4602      	mov	r2, r0
 80065a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065a4:	1ad3      	subs	r3, r2, r3
 80065a6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80065aa:	4293      	cmp	r3, r2
 80065ac:	d901      	bls.n	80065b2 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 80065ae:	2303      	movs	r3, #3
 80065b0:	e138      	b.n	8006824 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80065b2:	4b4e      	ldr	r3, [pc, #312]	@ (80066ec <HAL_RCC_OscConfig+0x76c>)
 80065b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80065b6:	f003 0302 	and.w	r3, r3, #2
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d1ee      	bne.n	800659c <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	f000 812d 	beq.w	8006822 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80065c8:	4b48      	ldr	r3, [pc, #288]	@ (80066ec <HAL_RCC_OscConfig+0x76c>)
 80065ca:	691b      	ldr	r3, [r3, #16]
 80065cc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80065d0:	2b18      	cmp	r3, #24
 80065d2:	f000 80bd 	beq.w	8006750 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065da:	2b02      	cmp	r3, #2
 80065dc:	f040 809e 	bne.w	800671c <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80065e0:	4b42      	ldr	r3, [pc, #264]	@ (80066ec <HAL_RCC_OscConfig+0x76c>)
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	4a41      	ldr	r2, [pc, #260]	@ (80066ec <HAL_RCC_OscConfig+0x76c>)
 80065e6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80065ea:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80065ec:	f7fc fda6 	bl	800313c <HAL_GetTick>
 80065f0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80065f2:	e008      	b.n	8006606 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80065f4:	f7fc fda2 	bl	800313c <HAL_GetTick>
 80065f8:	4602      	mov	r2, r0
 80065fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065fc:	1ad3      	subs	r3, r2, r3
 80065fe:	2b02      	cmp	r3, #2
 8006600:	d901      	bls.n	8006606 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8006602:	2303      	movs	r3, #3
 8006604:	e10e      	b.n	8006824 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006606:	4b39      	ldr	r3, [pc, #228]	@ (80066ec <HAL_RCC_OscConfig+0x76c>)
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800660e:	2b00      	cmp	r3, #0
 8006610:	d1f0      	bne.n	80065f4 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006612:	4b36      	ldr	r3, [pc, #216]	@ (80066ec <HAL_RCC_OscConfig+0x76c>)
 8006614:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006616:	4b37      	ldr	r3, [pc, #220]	@ (80066f4 <HAL_RCC_OscConfig+0x774>)
 8006618:	4013      	ands	r3, r2
 800661a:	687a      	ldr	r2, [r7, #4]
 800661c:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 800661e:	687a      	ldr	r2, [r7, #4]
 8006620:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8006622:	0112      	lsls	r2, r2, #4
 8006624:	430a      	orrs	r2, r1
 8006626:	4931      	ldr	r1, [pc, #196]	@ (80066ec <HAL_RCC_OscConfig+0x76c>)
 8006628:	4313      	orrs	r3, r2
 800662a:	628b      	str	r3, [r1, #40]	@ 0x28
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006630:	3b01      	subs	r3, #1
 8006632:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800663a:	3b01      	subs	r3, #1
 800663c:	025b      	lsls	r3, r3, #9
 800663e:	b29b      	uxth	r3, r3
 8006640:	431a      	orrs	r2, r3
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006646:	3b01      	subs	r3, #1
 8006648:	041b      	lsls	r3, r3, #16
 800664a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800664e:	431a      	orrs	r2, r3
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006654:	3b01      	subs	r3, #1
 8006656:	061b      	lsls	r3, r3, #24
 8006658:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800665c:	4923      	ldr	r1, [pc, #140]	@ (80066ec <HAL_RCC_OscConfig+0x76c>)
 800665e:	4313      	orrs	r3, r2
 8006660:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8006662:	4b22      	ldr	r3, [pc, #136]	@ (80066ec <HAL_RCC_OscConfig+0x76c>)
 8006664:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006666:	4a21      	ldr	r2, [pc, #132]	@ (80066ec <HAL_RCC_OscConfig+0x76c>)
 8006668:	f023 0301 	bic.w	r3, r3, #1
 800666c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800666e:	4b1f      	ldr	r3, [pc, #124]	@ (80066ec <HAL_RCC_OscConfig+0x76c>)
 8006670:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006672:	4b21      	ldr	r3, [pc, #132]	@ (80066f8 <HAL_RCC_OscConfig+0x778>)
 8006674:	4013      	ands	r3, r2
 8006676:	687a      	ldr	r2, [r7, #4]
 8006678:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800667a:	00d2      	lsls	r2, r2, #3
 800667c:	491b      	ldr	r1, [pc, #108]	@ (80066ec <HAL_RCC_OscConfig+0x76c>)
 800667e:	4313      	orrs	r3, r2
 8006680:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8006682:	4b1a      	ldr	r3, [pc, #104]	@ (80066ec <HAL_RCC_OscConfig+0x76c>)
 8006684:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006686:	f023 020c 	bic.w	r2, r3, #12
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800668e:	4917      	ldr	r1, [pc, #92]	@ (80066ec <HAL_RCC_OscConfig+0x76c>)
 8006690:	4313      	orrs	r3, r2
 8006692:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8006694:	4b15      	ldr	r3, [pc, #84]	@ (80066ec <HAL_RCC_OscConfig+0x76c>)
 8006696:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006698:	f023 0202 	bic.w	r2, r3, #2
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80066a0:	4912      	ldr	r1, [pc, #72]	@ (80066ec <HAL_RCC_OscConfig+0x76c>)
 80066a2:	4313      	orrs	r3, r2
 80066a4:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80066a6:	4b11      	ldr	r3, [pc, #68]	@ (80066ec <HAL_RCC_OscConfig+0x76c>)
 80066a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066aa:	4a10      	ldr	r2, [pc, #64]	@ (80066ec <HAL_RCC_OscConfig+0x76c>)
 80066ac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80066b0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80066b2:	4b0e      	ldr	r3, [pc, #56]	@ (80066ec <HAL_RCC_OscConfig+0x76c>)
 80066b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066b6:	4a0d      	ldr	r2, [pc, #52]	@ (80066ec <HAL_RCC_OscConfig+0x76c>)
 80066b8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80066bc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80066be:	4b0b      	ldr	r3, [pc, #44]	@ (80066ec <HAL_RCC_OscConfig+0x76c>)
 80066c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066c2:	4a0a      	ldr	r2, [pc, #40]	@ (80066ec <HAL_RCC_OscConfig+0x76c>)
 80066c4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80066c8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 80066ca:	4b08      	ldr	r3, [pc, #32]	@ (80066ec <HAL_RCC_OscConfig+0x76c>)
 80066cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066ce:	4a07      	ldr	r2, [pc, #28]	@ (80066ec <HAL_RCC_OscConfig+0x76c>)
 80066d0:	f043 0301 	orr.w	r3, r3, #1
 80066d4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80066d6:	4b05      	ldr	r3, [pc, #20]	@ (80066ec <HAL_RCC_OscConfig+0x76c>)
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	4a04      	ldr	r2, [pc, #16]	@ (80066ec <HAL_RCC_OscConfig+0x76c>)
 80066dc:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80066e0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80066e2:	f7fc fd2b 	bl	800313c <HAL_GetTick>
 80066e6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80066e8:	e011      	b.n	800670e <HAL_RCC_OscConfig+0x78e>
 80066ea:	bf00      	nop
 80066ec:	58024400 	.word	0x58024400
 80066f0:	58024800 	.word	0x58024800
 80066f4:	fffffc0c 	.word	0xfffffc0c
 80066f8:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80066fc:	f7fc fd1e 	bl	800313c <HAL_GetTick>
 8006700:	4602      	mov	r2, r0
 8006702:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006704:	1ad3      	subs	r3, r2, r3
 8006706:	2b02      	cmp	r3, #2
 8006708:	d901      	bls.n	800670e <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 800670a:	2303      	movs	r3, #3
 800670c:	e08a      	b.n	8006824 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800670e:	4b47      	ldr	r3, [pc, #284]	@ (800682c <HAL_RCC_OscConfig+0x8ac>)
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006716:	2b00      	cmp	r3, #0
 8006718:	d0f0      	beq.n	80066fc <HAL_RCC_OscConfig+0x77c>
 800671a:	e082      	b.n	8006822 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800671c:	4b43      	ldr	r3, [pc, #268]	@ (800682c <HAL_RCC_OscConfig+0x8ac>)
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	4a42      	ldr	r2, [pc, #264]	@ (800682c <HAL_RCC_OscConfig+0x8ac>)
 8006722:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006726:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006728:	f7fc fd08 	bl	800313c <HAL_GetTick>
 800672c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800672e:	e008      	b.n	8006742 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006730:	f7fc fd04 	bl	800313c <HAL_GetTick>
 8006734:	4602      	mov	r2, r0
 8006736:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006738:	1ad3      	subs	r3, r2, r3
 800673a:	2b02      	cmp	r3, #2
 800673c:	d901      	bls.n	8006742 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 800673e:	2303      	movs	r3, #3
 8006740:	e070      	b.n	8006824 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006742:	4b3a      	ldr	r3, [pc, #232]	@ (800682c <HAL_RCC_OscConfig+0x8ac>)
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800674a:	2b00      	cmp	r3, #0
 800674c:	d1f0      	bne.n	8006730 <HAL_RCC_OscConfig+0x7b0>
 800674e:	e068      	b.n	8006822 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8006750:	4b36      	ldr	r3, [pc, #216]	@ (800682c <HAL_RCC_OscConfig+0x8ac>)
 8006752:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006754:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8006756:	4b35      	ldr	r3, [pc, #212]	@ (800682c <HAL_RCC_OscConfig+0x8ac>)
 8006758:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800675a:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006760:	2b01      	cmp	r3, #1
 8006762:	d031      	beq.n	80067c8 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006764:	693b      	ldr	r3, [r7, #16]
 8006766:	f003 0203 	and.w	r2, r3, #3
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800676e:	429a      	cmp	r2, r3
 8006770:	d12a      	bne.n	80067c8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8006772:	693b      	ldr	r3, [r7, #16]
 8006774:	091b      	lsrs	r3, r3, #4
 8006776:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800677e:	429a      	cmp	r2, r3
 8006780:	d122      	bne.n	80067c8 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800678c:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800678e:	429a      	cmp	r2, r3
 8006790:	d11a      	bne.n	80067c8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	0a5b      	lsrs	r3, r3, #9
 8006796:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800679e:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80067a0:	429a      	cmp	r2, r3
 80067a2:	d111      	bne.n	80067c8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	0c1b      	lsrs	r3, r3, #16
 80067a8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067b0:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80067b2:	429a      	cmp	r2, r3
 80067b4:	d108      	bne.n	80067c8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	0e1b      	lsrs	r3, r3, #24
 80067ba:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80067c2:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80067c4:	429a      	cmp	r2, r3
 80067c6:	d001      	beq.n	80067cc <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 80067c8:	2301      	movs	r3, #1
 80067ca:	e02b      	b.n	8006824 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 80067cc:	4b17      	ldr	r3, [pc, #92]	@ (800682c <HAL_RCC_OscConfig+0x8ac>)
 80067ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80067d0:	08db      	lsrs	r3, r3, #3
 80067d2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80067d6:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80067dc:	693a      	ldr	r2, [r7, #16]
 80067de:	429a      	cmp	r2, r3
 80067e0:	d01f      	beq.n	8006822 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 80067e2:	4b12      	ldr	r3, [pc, #72]	@ (800682c <HAL_RCC_OscConfig+0x8ac>)
 80067e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067e6:	4a11      	ldr	r2, [pc, #68]	@ (800682c <HAL_RCC_OscConfig+0x8ac>)
 80067e8:	f023 0301 	bic.w	r3, r3, #1
 80067ec:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80067ee:	f7fc fca5 	bl	800313c <HAL_GetTick>
 80067f2:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80067f4:	bf00      	nop
 80067f6:	f7fc fca1 	bl	800313c <HAL_GetTick>
 80067fa:	4602      	mov	r2, r0
 80067fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067fe:	4293      	cmp	r3, r2
 8006800:	d0f9      	beq.n	80067f6 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8006802:	4b0a      	ldr	r3, [pc, #40]	@ (800682c <HAL_RCC_OscConfig+0x8ac>)
 8006804:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006806:	4b0a      	ldr	r3, [pc, #40]	@ (8006830 <HAL_RCC_OscConfig+0x8b0>)
 8006808:	4013      	ands	r3, r2
 800680a:	687a      	ldr	r2, [r7, #4]
 800680c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800680e:	00d2      	lsls	r2, r2, #3
 8006810:	4906      	ldr	r1, [pc, #24]	@ (800682c <HAL_RCC_OscConfig+0x8ac>)
 8006812:	4313      	orrs	r3, r2
 8006814:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8006816:	4b05      	ldr	r3, [pc, #20]	@ (800682c <HAL_RCC_OscConfig+0x8ac>)
 8006818:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800681a:	4a04      	ldr	r2, [pc, #16]	@ (800682c <HAL_RCC_OscConfig+0x8ac>)
 800681c:	f043 0301 	orr.w	r3, r3, #1
 8006820:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8006822:	2300      	movs	r3, #0
}
 8006824:	4618      	mov	r0, r3
 8006826:	3730      	adds	r7, #48	@ 0x30
 8006828:	46bd      	mov	sp, r7
 800682a:	bd80      	pop	{r7, pc}
 800682c:	58024400 	.word	0x58024400
 8006830:	ffff0007 	.word	0xffff0007

08006834 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006834:	b580      	push	{r7, lr}
 8006836:	b086      	sub	sp, #24
 8006838:	af00      	add	r7, sp, #0
 800683a:	6078      	str	r0, [r7, #4]
 800683c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	2b00      	cmp	r3, #0
 8006842:	d101      	bne.n	8006848 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006844:	2301      	movs	r3, #1
 8006846:	e19c      	b.n	8006b82 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006848:	4b8a      	ldr	r3, [pc, #552]	@ (8006a74 <HAL_RCC_ClockConfig+0x240>)
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	f003 030f 	and.w	r3, r3, #15
 8006850:	683a      	ldr	r2, [r7, #0]
 8006852:	429a      	cmp	r2, r3
 8006854:	d910      	bls.n	8006878 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006856:	4b87      	ldr	r3, [pc, #540]	@ (8006a74 <HAL_RCC_ClockConfig+0x240>)
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	f023 020f 	bic.w	r2, r3, #15
 800685e:	4985      	ldr	r1, [pc, #532]	@ (8006a74 <HAL_RCC_ClockConfig+0x240>)
 8006860:	683b      	ldr	r3, [r7, #0]
 8006862:	4313      	orrs	r3, r2
 8006864:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006866:	4b83      	ldr	r3, [pc, #524]	@ (8006a74 <HAL_RCC_ClockConfig+0x240>)
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	f003 030f 	and.w	r3, r3, #15
 800686e:	683a      	ldr	r2, [r7, #0]
 8006870:	429a      	cmp	r2, r3
 8006872:	d001      	beq.n	8006878 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8006874:	2301      	movs	r3, #1
 8006876:	e184      	b.n	8006b82 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	f003 0304 	and.w	r3, r3, #4
 8006880:	2b00      	cmp	r3, #0
 8006882:	d010      	beq.n	80068a6 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	691a      	ldr	r2, [r3, #16]
 8006888:	4b7b      	ldr	r3, [pc, #492]	@ (8006a78 <HAL_RCC_ClockConfig+0x244>)
 800688a:	699b      	ldr	r3, [r3, #24]
 800688c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006890:	429a      	cmp	r2, r3
 8006892:	d908      	bls.n	80068a6 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8006894:	4b78      	ldr	r3, [pc, #480]	@ (8006a78 <HAL_RCC_ClockConfig+0x244>)
 8006896:	699b      	ldr	r3, [r3, #24]
 8006898:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	691b      	ldr	r3, [r3, #16]
 80068a0:	4975      	ldr	r1, [pc, #468]	@ (8006a78 <HAL_RCC_ClockConfig+0x244>)
 80068a2:	4313      	orrs	r3, r2
 80068a4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	f003 0308 	and.w	r3, r3, #8
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d010      	beq.n	80068d4 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	695a      	ldr	r2, [r3, #20]
 80068b6:	4b70      	ldr	r3, [pc, #448]	@ (8006a78 <HAL_RCC_ClockConfig+0x244>)
 80068b8:	69db      	ldr	r3, [r3, #28]
 80068ba:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80068be:	429a      	cmp	r2, r3
 80068c0:	d908      	bls.n	80068d4 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80068c2:	4b6d      	ldr	r3, [pc, #436]	@ (8006a78 <HAL_RCC_ClockConfig+0x244>)
 80068c4:	69db      	ldr	r3, [r3, #28]
 80068c6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	695b      	ldr	r3, [r3, #20]
 80068ce:	496a      	ldr	r1, [pc, #424]	@ (8006a78 <HAL_RCC_ClockConfig+0x244>)
 80068d0:	4313      	orrs	r3, r2
 80068d2:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	f003 0310 	and.w	r3, r3, #16
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d010      	beq.n	8006902 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	699a      	ldr	r2, [r3, #24]
 80068e4:	4b64      	ldr	r3, [pc, #400]	@ (8006a78 <HAL_RCC_ClockConfig+0x244>)
 80068e6:	69db      	ldr	r3, [r3, #28]
 80068e8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80068ec:	429a      	cmp	r2, r3
 80068ee:	d908      	bls.n	8006902 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80068f0:	4b61      	ldr	r3, [pc, #388]	@ (8006a78 <HAL_RCC_ClockConfig+0x244>)
 80068f2:	69db      	ldr	r3, [r3, #28]
 80068f4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	699b      	ldr	r3, [r3, #24]
 80068fc:	495e      	ldr	r1, [pc, #376]	@ (8006a78 <HAL_RCC_ClockConfig+0x244>)
 80068fe:	4313      	orrs	r3, r2
 8006900:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	f003 0320 	and.w	r3, r3, #32
 800690a:	2b00      	cmp	r3, #0
 800690c:	d010      	beq.n	8006930 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	69da      	ldr	r2, [r3, #28]
 8006912:	4b59      	ldr	r3, [pc, #356]	@ (8006a78 <HAL_RCC_ClockConfig+0x244>)
 8006914:	6a1b      	ldr	r3, [r3, #32]
 8006916:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800691a:	429a      	cmp	r2, r3
 800691c:	d908      	bls.n	8006930 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800691e:	4b56      	ldr	r3, [pc, #344]	@ (8006a78 <HAL_RCC_ClockConfig+0x244>)
 8006920:	6a1b      	ldr	r3, [r3, #32]
 8006922:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	69db      	ldr	r3, [r3, #28]
 800692a:	4953      	ldr	r1, [pc, #332]	@ (8006a78 <HAL_RCC_ClockConfig+0x244>)
 800692c:	4313      	orrs	r3, r2
 800692e:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	f003 0302 	and.w	r3, r3, #2
 8006938:	2b00      	cmp	r3, #0
 800693a:	d010      	beq.n	800695e <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	68da      	ldr	r2, [r3, #12]
 8006940:	4b4d      	ldr	r3, [pc, #308]	@ (8006a78 <HAL_RCC_ClockConfig+0x244>)
 8006942:	699b      	ldr	r3, [r3, #24]
 8006944:	f003 030f 	and.w	r3, r3, #15
 8006948:	429a      	cmp	r2, r3
 800694a:	d908      	bls.n	800695e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800694c:	4b4a      	ldr	r3, [pc, #296]	@ (8006a78 <HAL_RCC_ClockConfig+0x244>)
 800694e:	699b      	ldr	r3, [r3, #24]
 8006950:	f023 020f 	bic.w	r2, r3, #15
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	68db      	ldr	r3, [r3, #12]
 8006958:	4947      	ldr	r1, [pc, #284]	@ (8006a78 <HAL_RCC_ClockConfig+0x244>)
 800695a:	4313      	orrs	r3, r2
 800695c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	f003 0301 	and.w	r3, r3, #1
 8006966:	2b00      	cmp	r3, #0
 8006968:	d055      	beq.n	8006a16 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800696a:	4b43      	ldr	r3, [pc, #268]	@ (8006a78 <HAL_RCC_ClockConfig+0x244>)
 800696c:	699b      	ldr	r3, [r3, #24]
 800696e:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	689b      	ldr	r3, [r3, #8]
 8006976:	4940      	ldr	r1, [pc, #256]	@ (8006a78 <HAL_RCC_ClockConfig+0x244>)
 8006978:	4313      	orrs	r3, r2
 800697a:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	685b      	ldr	r3, [r3, #4]
 8006980:	2b02      	cmp	r3, #2
 8006982:	d107      	bne.n	8006994 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006984:	4b3c      	ldr	r3, [pc, #240]	@ (8006a78 <HAL_RCC_ClockConfig+0x244>)
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800698c:	2b00      	cmp	r3, #0
 800698e:	d121      	bne.n	80069d4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006990:	2301      	movs	r3, #1
 8006992:	e0f6      	b.n	8006b82 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	685b      	ldr	r3, [r3, #4]
 8006998:	2b03      	cmp	r3, #3
 800699a:	d107      	bne.n	80069ac <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800699c:	4b36      	ldr	r3, [pc, #216]	@ (8006a78 <HAL_RCC_ClockConfig+0x244>)
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d115      	bne.n	80069d4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80069a8:	2301      	movs	r3, #1
 80069aa:	e0ea      	b.n	8006b82 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	685b      	ldr	r3, [r3, #4]
 80069b0:	2b01      	cmp	r3, #1
 80069b2:	d107      	bne.n	80069c4 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80069b4:	4b30      	ldr	r3, [pc, #192]	@ (8006a78 <HAL_RCC_ClockConfig+0x244>)
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d109      	bne.n	80069d4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80069c0:	2301      	movs	r3, #1
 80069c2:	e0de      	b.n	8006b82 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80069c4:	4b2c      	ldr	r3, [pc, #176]	@ (8006a78 <HAL_RCC_ClockConfig+0x244>)
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	f003 0304 	and.w	r3, r3, #4
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	d101      	bne.n	80069d4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80069d0:	2301      	movs	r3, #1
 80069d2:	e0d6      	b.n	8006b82 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80069d4:	4b28      	ldr	r3, [pc, #160]	@ (8006a78 <HAL_RCC_ClockConfig+0x244>)
 80069d6:	691b      	ldr	r3, [r3, #16]
 80069d8:	f023 0207 	bic.w	r2, r3, #7
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	685b      	ldr	r3, [r3, #4]
 80069e0:	4925      	ldr	r1, [pc, #148]	@ (8006a78 <HAL_RCC_ClockConfig+0x244>)
 80069e2:	4313      	orrs	r3, r2
 80069e4:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80069e6:	f7fc fba9 	bl	800313c <HAL_GetTick>
 80069ea:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80069ec:	e00a      	b.n	8006a04 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80069ee:	f7fc fba5 	bl	800313c <HAL_GetTick>
 80069f2:	4602      	mov	r2, r0
 80069f4:	697b      	ldr	r3, [r7, #20]
 80069f6:	1ad3      	subs	r3, r2, r3
 80069f8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80069fc:	4293      	cmp	r3, r2
 80069fe:	d901      	bls.n	8006a04 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8006a00:	2303      	movs	r3, #3
 8006a02:	e0be      	b.n	8006b82 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006a04:	4b1c      	ldr	r3, [pc, #112]	@ (8006a78 <HAL_RCC_ClockConfig+0x244>)
 8006a06:	691b      	ldr	r3, [r3, #16]
 8006a08:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	685b      	ldr	r3, [r3, #4]
 8006a10:	00db      	lsls	r3, r3, #3
 8006a12:	429a      	cmp	r2, r3
 8006a14:	d1eb      	bne.n	80069ee <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	f003 0302 	and.w	r3, r3, #2
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d010      	beq.n	8006a44 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	68da      	ldr	r2, [r3, #12]
 8006a26:	4b14      	ldr	r3, [pc, #80]	@ (8006a78 <HAL_RCC_ClockConfig+0x244>)
 8006a28:	699b      	ldr	r3, [r3, #24]
 8006a2a:	f003 030f 	and.w	r3, r3, #15
 8006a2e:	429a      	cmp	r2, r3
 8006a30:	d208      	bcs.n	8006a44 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006a32:	4b11      	ldr	r3, [pc, #68]	@ (8006a78 <HAL_RCC_ClockConfig+0x244>)
 8006a34:	699b      	ldr	r3, [r3, #24]
 8006a36:	f023 020f 	bic.w	r2, r3, #15
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	68db      	ldr	r3, [r3, #12]
 8006a3e:	490e      	ldr	r1, [pc, #56]	@ (8006a78 <HAL_RCC_ClockConfig+0x244>)
 8006a40:	4313      	orrs	r3, r2
 8006a42:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006a44:	4b0b      	ldr	r3, [pc, #44]	@ (8006a74 <HAL_RCC_ClockConfig+0x240>)
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	f003 030f 	and.w	r3, r3, #15
 8006a4c:	683a      	ldr	r2, [r7, #0]
 8006a4e:	429a      	cmp	r2, r3
 8006a50:	d214      	bcs.n	8006a7c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006a52:	4b08      	ldr	r3, [pc, #32]	@ (8006a74 <HAL_RCC_ClockConfig+0x240>)
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	f023 020f 	bic.w	r2, r3, #15
 8006a5a:	4906      	ldr	r1, [pc, #24]	@ (8006a74 <HAL_RCC_ClockConfig+0x240>)
 8006a5c:	683b      	ldr	r3, [r7, #0]
 8006a5e:	4313      	orrs	r3, r2
 8006a60:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006a62:	4b04      	ldr	r3, [pc, #16]	@ (8006a74 <HAL_RCC_ClockConfig+0x240>)
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	f003 030f 	and.w	r3, r3, #15
 8006a6a:	683a      	ldr	r2, [r7, #0]
 8006a6c:	429a      	cmp	r2, r3
 8006a6e:	d005      	beq.n	8006a7c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8006a70:	2301      	movs	r3, #1
 8006a72:	e086      	b.n	8006b82 <HAL_RCC_ClockConfig+0x34e>
 8006a74:	52002000 	.word	0x52002000
 8006a78:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	f003 0304 	and.w	r3, r3, #4
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d010      	beq.n	8006aaa <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	691a      	ldr	r2, [r3, #16]
 8006a8c:	4b3f      	ldr	r3, [pc, #252]	@ (8006b8c <HAL_RCC_ClockConfig+0x358>)
 8006a8e:	699b      	ldr	r3, [r3, #24]
 8006a90:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006a94:	429a      	cmp	r2, r3
 8006a96:	d208      	bcs.n	8006aaa <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8006a98:	4b3c      	ldr	r3, [pc, #240]	@ (8006b8c <HAL_RCC_ClockConfig+0x358>)
 8006a9a:	699b      	ldr	r3, [r3, #24]
 8006a9c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	691b      	ldr	r3, [r3, #16]
 8006aa4:	4939      	ldr	r1, [pc, #228]	@ (8006b8c <HAL_RCC_ClockConfig+0x358>)
 8006aa6:	4313      	orrs	r3, r2
 8006aa8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	f003 0308 	and.w	r3, r3, #8
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d010      	beq.n	8006ad8 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	695a      	ldr	r2, [r3, #20]
 8006aba:	4b34      	ldr	r3, [pc, #208]	@ (8006b8c <HAL_RCC_ClockConfig+0x358>)
 8006abc:	69db      	ldr	r3, [r3, #28]
 8006abe:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006ac2:	429a      	cmp	r2, r3
 8006ac4:	d208      	bcs.n	8006ad8 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8006ac6:	4b31      	ldr	r3, [pc, #196]	@ (8006b8c <HAL_RCC_ClockConfig+0x358>)
 8006ac8:	69db      	ldr	r3, [r3, #28]
 8006aca:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	695b      	ldr	r3, [r3, #20]
 8006ad2:	492e      	ldr	r1, [pc, #184]	@ (8006b8c <HAL_RCC_ClockConfig+0x358>)
 8006ad4:	4313      	orrs	r3, r2
 8006ad6:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	f003 0310 	and.w	r3, r3, #16
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d010      	beq.n	8006b06 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	699a      	ldr	r2, [r3, #24]
 8006ae8:	4b28      	ldr	r3, [pc, #160]	@ (8006b8c <HAL_RCC_ClockConfig+0x358>)
 8006aea:	69db      	ldr	r3, [r3, #28]
 8006aec:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006af0:	429a      	cmp	r2, r3
 8006af2:	d208      	bcs.n	8006b06 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8006af4:	4b25      	ldr	r3, [pc, #148]	@ (8006b8c <HAL_RCC_ClockConfig+0x358>)
 8006af6:	69db      	ldr	r3, [r3, #28]
 8006af8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	699b      	ldr	r3, [r3, #24]
 8006b00:	4922      	ldr	r1, [pc, #136]	@ (8006b8c <HAL_RCC_ClockConfig+0x358>)
 8006b02:	4313      	orrs	r3, r2
 8006b04:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	f003 0320 	and.w	r3, r3, #32
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d010      	beq.n	8006b34 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	69da      	ldr	r2, [r3, #28]
 8006b16:	4b1d      	ldr	r3, [pc, #116]	@ (8006b8c <HAL_RCC_ClockConfig+0x358>)
 8006b18:	6a1b      	ldr	r3, [r3, #32]
 8006b1a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006b1e:	429a      	cmp	r2, r3
 8006b20:	d208      	bcs.n	8006b34 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8006b22:	4b1a      	ldr	r3, [pc, #104]	@ (8006b8c <HAL_RCC_ClockConfig+0x358>)
 8006b24:	6a1b      	ldr	r3, [r3, #32]
 8006b26:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	69db      	ldr	r3, [r3, #28]
 8006b2e:	4917      	ldr	r1, [pc, #92]	@ (8006b8c <HAL_RCC_ClockConfig+0x358>)
 8006b30:	4313      	orrs	r3, r2
 8006b32:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8006b34:	f000 f834 	bl	8006ba0 <HAL_RCC_GetSysClockFreq>
 8006b38:	4602      	mov	r2, r0
 8006b3a:	4b14      	ldr	r3, [pc, #80]	@ (8006b8c <HAL_RCC_ClockConfig+0x358>)
 8006b3c:	699b      	ldr	r3, [r3, #24]
 8006b3e:	0a1b      	lsrs	r3, r3, #8
 8006b40:	f003 030f 	and.w	r3, r3, #15
 8006b44:	4912      	ldr	r1, [pc, #72]	@ (8006b90 <HAL_RCC_ClockConfig+0x35c>)
 8006b46:	5ccb      	ldrb	r3, [r1, r3]
 8006b48:	f003 031f 	and.w	r3, r3, #31
 8006b4c:	fa22 f303 	lsr.w	r3, r2, r3
 8006b50:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006b52:	4b0e      	ldr	r3, [pc, #56]	@ (8006b8c <HAL_RCC_ClockConfig+0x358>)
 8006b54:	699b      	ldr	r3, [r3, #24]
 8006b56:	f003 030f 	and.w	r3, r3, #15
 8006b5a:	4a0d      	ldr	r2, [pc, #52]	@ (8006b90 <HAL_RCC_ClockConfig+0x35c>)
 8006b5c:	5cd3      	ldrb	r3, [r2, r3]
 8006b5e:	f003 031f 	and.w	r3, r3, #31
 8006b62:	693a      	ldr	r2, [r7, #16]
 8006b64:	fa22 f303 	lsr.w	r3, r2, r3
 8006b68:	4a0a      	ldr	r2, [pc, #40]	@ (8006b94 <HAL_RCC_ClockConfig+0x360>)
 8006b6a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8006b6c:	4a0a      	ldr	r2, [pc, #40]	@ (8006b98 <HAL_RCC_ClockConfig+0x364>)
 8006b6e:	693b      	ldr	r3, [r7, #16]
 8006b70:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8006b72:	4b0a      	ldr	r3, [pc, #40]	@ (8006b9c <HAL_RCC_ClockConfig+0x368>)
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	4618      	mov	r0, r3
 8006b78:	f7fc fa96 	bl	80030a8 <HAL_InitTick>
 8006b7c:	4603      	mov	r3, r0
 8006b7e:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8006b80:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b82:	4618      	mov	r0, r3
 8006b84:	3718      	adds	r7, #24
 8006b86:	46bd      	mov	sp, r7
 8006b88:	bd80      	pop	{r7, pc}
 8006b8a:	bf00      	nop
 8006b8c:	58024400 	.word	0x58024400
 8006b90:	0800c628 	.word	0x0800c628
 8006b94:	24000004 	.word	0x24000004
 8006b98:	24000000 	.word	0x24000000
 8006b9c:	24000020 	.word	0x24000020

08006ba0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006ba0:	b480      	push	{r7}
 8006ba2:	b089      	sub	sp, #36	@ 0x24
 8006ba4:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006ba6:	4bb3      	ldr	r3, [pc, #716]	@ (8006e74 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006ba8:	691b      	ldr	r3, [r3, #16]
 8006baa:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006bae:	2b18      	cmp	r3, #24
 8006bb0:	f200 8155 	bhi.w	8006e5e <HAL_RCC_GetSysClockFreq+0x2be>
 8006bb4:	a201      	add	r2, pc, #4	@ (adr r2, 8006bbc <HAL_RCC_GetSysClockFreq+0x1c>)
 8006bb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006bba:	bf00      	nop
 8006bbc:	08006c21 	.word	0x08006c21
 8006bc0:	08006e5f 	.word	0x08006e5f
 8006bc4:	08006e5f 	.word	0x08006e5f
 8006bc8:	08006e5f 	.word	0x08006e5f
 8006bcc:	08006e5f 	.word	0x08006e5f
 8006bd0:	08006e5f 	.word	0x08006e5f
 8006bd4:	08006e5f 	.word	0x08006e5f
 8006bd8:	08006e5f 	.word	0x08006e5f
 8006bdc:	08006c47 	.word	0x08006c47
 8006be0:	08006e5f 	.word	0x08006e5f
 8006be4:	08006e5f 	.word	0x08006e5f
 8006be8:	08006e5f 	.word	0x08006e5f
 8006bec:	08006e5f 	.word	0x08006e5f
 8006bf0:	08006e5f 	.word	0x08006e5f
 8006bf4:	08006e5f 	.word	0x08006e5f
 8006bf8:	08006e5f 	.word	0x08006e5f
 8006bfc:	08006c4d 	.word	0x08006c4d
 8006c00:	08006e5f 	.word	0x08006e5f
 8006c04:	08006e5f 	.word	0x08006e5f
 8006c08:	08006e5f 	.word	0x08006e5f
 8006c0c:	08006e5f 	.word	0x08006e5f
 8006c10:	08006e5f 	.word	0x08006e5f
 8006c14:	08006e5f 	.word	0x08006e5f
 8006c18:	08006e5f 	.word	0x08006e5f
 8006c1c:	08006c53 	.word	0x08006c53
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006c20:	4b94      	ldr	r3, [pc, #592]	@ (8006e74 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	f003 0320 	and.w	r3, r3, #32
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d009      	beq.n	8006c40 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006c2c:	4b91      	ldr	r3, [pc, #580]	@ (8006e74 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	08db      	lsrs	r3, r3, #3
 8006c32:	f003 0303 	and.w	r3, r3, #3
 8006c36:	4a90      	ldr	r2, [pc, #576]	@ (8006e78 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006c38:	fa22 f303 	lsr.w	r3, r2, r3
 8006c3c:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8006c3e:	e111      	b.n	8006e64 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8006c40:	4b8d      	ldr	r3, [pc, #564]	@ (8006e78 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006c42:	61bb      	str	r3, [r7, #24]
      break;
 8006c44:	e10e      	b.n	8006e64 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8006c46:	4b8d      	ldr	r3, [pc, #564]	@ (8006e7c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8006c48:	61bb      	str	r3, [r7, #24]
      break;
 8006c4a:	e10b      	b.n	8006e64 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8006c4c:	4b8c      	ldr	r3, [pc, #560]	@ (8006e80 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8006c4e:	61bb      	str	r3, [r7, #24]
      break;
 8006c50:	e108      	b.n	8006e64 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006c52:	4b88      	ldr	r3, [pc, #544]	@ (8006e74 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006c54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c56:	f003 0303 	and.w	r3, r3, #3
 8006c5a:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8006c5c:	4b85      	ldr	r3, [pc, #532]	@ (8006e74 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006c5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c60:	091b      	lsrs	r3, r3, #4
 8006c62:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006c66:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8006c68:	4b82      	ldr	r3, [pc, #520]	@ (8006e74 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006c6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c6c:	f003 0301 	and.w	r3, r3, #1
 8006c70:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8006c72:	4b80      	ldr	r3, [pc, #512]	@ (8006e74 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006c74:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006c76:	08db      	lsrs	r3, r3, #3
 8006c78:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006c7c:	68fa      	ldr	r2, [r7, #12]
 8006c7e:	fb02 f303 	mul.w	r3, r2, r3
 8006c82:	ee07 3a90 	vmov	s15, r3
 8006c86:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006c8a:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8006c8e:	693b      	ldr	r3, [r7, #16]
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	f000 80e1 	beq.w	8006e58 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8006c96:	697b      	ldr	r3, [r7, #20]
 8006c98:	2b02      	cmp	r3, #2
 8006c9a:	f000 8083 	beq.w	8006da4 <HAL_RCC_GetSysClockFreq+0x204>
 8006c9e:	697b      	ldr	r3, [r7, #20]
 8006ca0:	2b02      	cmp	r3, #2
 8006ca2:	f200 80a1 	bhi.w	8006de8 <HAL_RCC_GetSysClockFreq+0x248>
 8006ca6:	697b      	ldr	r3, [r7, #20]
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	d003      	beq.n	8006cb4 <HAL_RCC_GetSysClockFreq+0x114>
 8006cac:	697b      	ldr	r3, [r7, #20]
 8006cae:	2b01      	cmp	r3, #1
 8006cb0:	d056      	beq.n	8006d60 <HAL_RCC_GetSysClockFreq+0x1c0>
 8006cb2:	e099      	b.n	8006de8 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006cb4:	4b6f      	ldr	r3, [pc, #444]	@ (8006e74 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	f003 0320 	and.w	r3, r3, #32
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	d02d      	beq.n	8006d1c <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006cc0:	4b6c      	ldr	r3, [pc, #432]	@ (8006e74 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	08db      	lsrs	r3, r3, #3
 8006cc6:	f003 0303 	and.w	r3, r3, #3
 8006cca:	4a6b      	ldr	r2, [pc, #428]	@ (8006e78 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006ccc:	fa22 f303 	lsr.w	r3, r2, r3
 8006cd0:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	ee07 3a90 	vmov	s15, r3
 8006cd8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006cdc:	693b      	ldr	r3, [r7, #16]
 8006cde:	ee07 3a90 	vmov	s15, r3
 8006ce2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006ce6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006cea:	4b62      	ldr	r3, [pc, #392]	@ (8006e74 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006cec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006cee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006cf2:	ee07 3a90 	vmov	s15, r3
 8006cf6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006cfa:	ed97 6a02 	vldr	s12, [r7, #8]
 8006cfe:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8006e84 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006d02:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006d06:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006d0a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006d0e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006d12:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006d16:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8006d1a:	e087      	b.n	8006e2c <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006d1c:	693b      	ldr	r3, [r7, #16]
 8006d1e:	ee07 3a90 	vmov	s15, r3
 8006d22:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006d26:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8006e88 <HAL_RCC_GetSysClockFreq+0x2e8>
 8006d2a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006d2e:	4b51      	ldr	r3, [pc, #324]	@ (8006e74 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006d30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d32:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006d36:	ee07 3a90 	vmov	s15, r3
 8006d3a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006d3e:	ed97 6a02 	vldr	s12, [r7, #8]
 8006d42:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8006e84 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006d46:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006d4a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006d4e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006d52:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006d56:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006d5a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006d5e:	e065      	b.n	8006e2c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006d60:	693b      	ldr	r3, [r7, #16]
 8006d62:	ee07 3a90 	vmov	s15, r3
 8006d66:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006d6a:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8006e8c <HAL_RCC_GetSysClockFreq+0x2ec>
 8006d6e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006d72:	4b40      	ldr	r3, [pc, #256]	@ (8006e74 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006d74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d76:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006d7a:	ee07 3a90 	vmov	s15, r3
 8006d7e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006d82:	ed97 6a02 	vldr	s12, [r7, #8]
 8006d86:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8006e84 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006d8a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006d8e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006d92:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006d96:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006d9a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006d9e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006da2:	e043      	b.n	8006e2c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006da4:	693b      	ldr	r3, [r7, #16]
 8006da6:	ee07 3a90 	vmov	s15, r3
 8006daa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006dae:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8006e90 <HAL_RCC_GetSysClockFreq+0x2f0>
 8006db2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006db6:	4b2f      	ldr	r3, [pc, #188]	@ (8006e74 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006db8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006dba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006dbe:	ee07 3a90 	vmov	s15, r3
 8006dc2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006dc6:	ed97 6a02 	vldr	s12, [r7, #8]
 8006dca:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8006e84 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006dce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006dd2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006dd6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006dda:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006dde:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006de2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006de6:	e021      	b.n	8006e2c <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006de8:	693b      	ldr	r3, [r7, #16]
 8006dea:	ee07 3a90 	vmov	s15, r3
 8006dee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006df2:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8006e8c <HAL_RCC_GetSysClockFreq+0x2ec>
 8006df6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006dfa:	4b1e      	ldr	r3, [pc, #120]	@ (8006e74 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006dfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006dfe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006e02:	ee07 3a90 	vmov	s15, r3
 8006e06:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006e0a:	ed97 6a02 	vldr	s12, [r7, #8]
 8006e0e:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8006e84 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006e12:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006e16:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006e1a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006e1e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006e22:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006e26:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006e2a:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8006e2c:	4b11      	ldr	r3, [pc, #68]	@ (8006e74 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006e2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e30:	0a5b      	lsrs	r3, r3, #9
 8006e32:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006e36:	3301      	adds	r3, #1
 8006e38:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8006e3a:	683b      	ldr	r3, [r7, #0]
 8006e3c:	ee07 3a90 	vmov	s15, r3
 8006e40:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006e44:	edd7 6a07 	vldr	s13, [r7, #28]
 8006e48:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006e4c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006e50:	ee17 3a90 	vmov	r3, s15
 8006e54:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8006e56:	e005      	b.n	8006e64 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8006e58:	2300      	movs	r3, #0
 8006e5a:	61bb      	str	r3, [r7, #24]
      break;
 8006e5c:	e002      	b.n	8006e64 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8006e5e:	4b07      	ldr	r3, [pc, #28]	@ (8006e7c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8006e60:	61bb      	str	r3, [r7, #24]
      break;
 8006e62:	bf00      	nop
  }

  return sysclockfreq;
 8006e64:	69bb      	ldr	r3, [r7, #24]
}
 8006e66:	4618      	mov	r0, r3
 8006e68:	3724      	adds	r7, #36	@ 0x24
 8006e6a:	46bd      	mov	sp, r7
 8006e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e70:	4770      	bx	lr
 8006e72:	bf00      	nop
 8006e74:	58024400 	.word	0x58024400
 8006e78:	03d09000 	.word	0x03d09000
 8006e7c:	003d0900 	.word	0x003d0900
 8006e80:	00f42400 	.word	0x00f42400
 8006e84:	46000000 	.word	0x46000000
 8006e88:	4c742400 	.word	0x4c742400
 8006e8c:	4a742400 	.word	0x4a742400
 8006e90:	4b742400 	.word	0x4b742400

08006e94 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006e94:	b580      	push	{r7, lr}
 8006e96:	b082      	sub	sp, #8
 8006e98:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8006e9a:	f7ff fe81 	bl	8006ba0 <HAL_RCC_GetSysClockFreq>
 8006e9e:	4602      	mov	r2, r0
 8006ea0:	4b10      	ldr	r3, [pc, #64]	@ (8006ee4 <HAL_RCC_GetHCLKFreq+0x50>)
 8006ea2:	699b      	ldr	r3, [r3, #24]
 8006ea4:	0a1b      	lsrs	r3, r3, #8
 8006ea6:	f003 030f 	and.w	r3, r3, #15
 8006eaa:	490f      	ldr	r1, [pc, #60]	@ (8006ee8 <HAL_RCC_GetHCLKFreq+0x54>)
 8006eac:	5ccb      	ldrb	r3, [r1, r3]
 8006eae:	f003 031f 	and.w	r3, r3, #31
 8006eb2:	fa22 f303 	lsr.w	r3, r2, r3
 8006eb6:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006eb8:	4b0a      	ldr	r3, [pc, #40]	@ (8006ee4 <HAL_RCC_GetHCLKFreq+0x50>)
 8006eba:	699b      	ldr	r3, [r3, #24]
 8006ebc:	f003 030f 	and.w	r3, r3, #15
 8006ec0:	4a09      	ldr	r2, [pc, #36]	@ (8006ee8 <HAL_RCC_GetHCLKFreq+0x54>)
 8006ec2:	5cd3      	ldrb	r3, [r2, r3]
 8006ec4:	f003 031f 	and.w	r3, r3, #31
 8006ec8:	687a      	ldr	r2, [r7, #4]
 8006eca:	fa22 f303 	lsr.w	r3, r2, r3
 8006ece:	4a07      	ldr	r2, [pc, #28]	@ (8006eec <HAL_RCC_GetHCLKFreq+0x58>)
 8006ed0:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8006ed2:	4a07      	ldr	r2, [pc, #28]	@ (8006ef0 <HAL_RCC_GetHCLKFreq+0x5c>)
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8006ed8:	4b04      	ldr	r3, [pc, #16]	@ (8006eec <HAL_RCC_GetHCLKFreq+0x58>)
 8006eda:	681b      	ldr	r3, [r3, #0]
}
 8006edc:	4618      	mov	r0, r3
 8006ede:	3708      	adds	r7, #8
 8006ee0:	46bd      	mov	sp, r7
 8006ee2:	bd80      	pop	{r7, pc}
 8006ee4:	58024400 	.word	0x58024400
 8006ee8:	0800c628 	.word	0x0800c628
 8006eec:	24000004 	.word	0x24000004
 8006ef0:	24000000 	.word	0x24000000

08006ef4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006ef4:	b580      	push	{r7, lr}
 8006ef6:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8006ef8:	f7ff ffcc 	bl	8006e94 <HAL_RCC_GetHCLKFreq>
 8006efc:	4602      	mov	r2, r0
 8006efe:	4b06      	ldr	r3, [pc, #24]	@ (8006f18 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006f00:	69db      	ldr	r3, [r3, #28]
 8006f02:	091b      	lsrs	r3, r3, #4
 8006f04:	f003 0307 	and.w	r3, r3, #7
 8006f08:	4904      	ldr	r1, [pc, #16]	@ (8006f1c <HAL_RCC_GetPCLK1Freq+0x28>)
 8006f0a:	5ccb      	ldrb	r3, [r1, r3]
 8006f0c:	f003 031f 	and.w	r3, r3, #31
 8006f10:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8006f14:	4618      	mov	r0, r3
 8006f16:	bd80      	pop	{r7, pc}
 8006f18:	58024400 	.word	0x58024400
 8006f1c:	0800c628 	.word	0x0800c628

08006f20 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006f20:	b580      	push	{r7, lr}
 8006f22:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8006f24:	f7ff ffb6 	bl	8006e94 <HAL_RCC_GetHCLKFreq>
 8006f28:	4602      	mov	r2, r0
 8006f2a:	4b06      	ldr	r3, [pc, #24]	@ (8006f44 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006f2c:	69db      	ldr	r3, [r3, #28]
 8006f2e:	0a1b      	lsrs	r3, r3, #8
 8006f30:	f003 0307 	and.w	r3, r3, #7
 8006f34:	4904      	ldr	r1, [pc, #16]	@ (8006f48 <HAL_RCC_GetPCLK2Freq+0x28>)
 8006f36:	5ccb      	ldrb	r3, [r1, r3]
 8006f38:	f003 031f 	and.w	r3, r3, #31
 8006f3c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8006f40:	4618      	mov	r0, r3
 8006f42:	bd80      	pop	{r7, pc}
 8006f44:	58024400 	.word	0x58024400
 8006f48:	0800c628 	.word	0x0800c628

08006f4c <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006f4c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006f50:	b0ca      	sub	sp, #296	@ 0x128
 8006f52:	af00      	add	r7, sp, #0
 8006f54:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006f58:	2300      	movs	r3, #0
 8006f5a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006f5e:	2300      	movs	r3, #0
 8006f60:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006f64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f6c:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8006f70:	2500      	movs	r5, #0
 8006f72:	ea54 0305 	orrs.w	r3, r4, r5
 8006f76:	d049      	beq.n	800700c <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8006f78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f7c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006f7e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006f82:	d02f      	beq.n	8006fe4 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8006f84:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006f88:	d828      	bhi.n	8006fdc <HAL_RCCEx_PeriphCLKConfig+0x90>
 8006f8a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006f8e:	d01a      	beq.n	8006fc6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8006f90:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006f94:	d822      	bhi.n	8006fdc <HAL_RCCEx_PeriphCLKConfig+0x90>
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d003      	beq.n	8006fa2 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8006f9a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006f9e:	d007      	beq.n	8006fb0 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8006fa0:	e01c      	b.n	8006fdc <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006fa2:	4bb8      	ldr	r3, [pc, #736]	@ (8007284 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006fa4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006fa6:	4ab7      	ldr	r2, [pc, #732]	@ (8007284 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006fa8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006fac:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8006fae:	e01a      	b.n	8006fe6 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006fb0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006fb4:	3308      	adds	r3, #8
 8006fb6:	2102      	movs	r1, #2
 8006fb8:	4618      	mov	r0, r3
 8006fba:	f002 fb61 	bl	8009680 <RCCEx_PLL2_Config>
 8006fbe:	4603      	mov	r3, r0
 8006fc0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8006fc4:	e00f      	b.n	8006fe6 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006fc6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006fca:	3328      	adds	r3, #40	@ 0x28
 8006fcc:	2102      	movs	r1, #2
 8006fce:	4618      	mov	r0, r3
 8006fd0:	f002 fc08 	bl	80097e4 <RCCEx_PLL3_Config>
 8006fd4:	4603      	mov	r3, r0
 8006fd6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8006fda:	e004      	b.n	8006fe6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006fdc:	2301      	movs	r3, #1
 8006fde:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006fe2:	e000      	b.n	8006fe6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8006fe4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006fe6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d10a      	bne.n	8007004 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8006fee:	4ba5      	ldr	r3, [pc, #660]	@ (8007284 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006ff0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006ff2:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8006ff6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ffa:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006ffc:	4aa1      	ldr	r2, [pc, #644]	@ (8007284 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006ffe:	430b      	orrs	r3, r1
 8007000:	6513      	str	r3, [r2, #80]	@ 0x50
 8007002:	e003      	b.n	800700c <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007004:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007008:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800700c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007010:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007014:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8007018:	f04f 0900 	mov.w	r9, #0
 800701c:	ea58 0309 	orrs.w	r3, r8, r9
 8007020:	d047      	beq.n	80070b2 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8007022:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007026:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007028:	2b04      	cmp	r3, #4
 800702a:	d82a      	bhi.n	8007082 <HAL_RCCEx_PeriphCLKConfig+0x136>
 800702c:	a201      	add	r2, pc, #4	@ (adr r2, 8007034 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800702e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007032:	bf00      	nop
 8007034:	08007049 	.word	0x08007049
 8007038:	08007057 	.word	0x08007057
 800703c:	0800706d 	.word	0x0800706d
 8007040:	0800708b 	.word	0x0800708b
 8007044:	0800708b 	.word	0x0800708b
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007048:	4b8e      	ldr	r3, [pc, #568]	@ (8007284 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800704a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800704c:	4a8d      	ldr	r2, [pc, #564]	@ (8007284 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800704e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007052:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007054:	e01a      	b.n	800708c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007056:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800705a:	3308      	adds	r3, #8
 800705c:	2100      	movs	r1, #0
 800705e:	4618      	mov	r0, r3
 8007060:	f002 fb0e 	bl	8009680 <RCCEx_PLL2_Config>
 8007064:	4603      	mov	r3, r0
 8007066:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800706a:	e00f      	b.n	800708c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800706c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007070:	3328      	adds	r3, #40	@ 0x28
 8007072:	2100      	movs	r1, #0
 8007074:	4618      	mov	r0, r3
 8007076:	f002 fbb5 	bl	80097e4 <RCCEx_PLL3_Config>
 800707a:	4603      	mov	r3, r0
 800707c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007080:	e004      	b.n	800708c <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007082:	2301      	movs	r3, #1
 8007084:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007088:	e000      	b.n	800708c <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800708a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800708c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007090:	2b00      	cmp	r3, #0
 8007092:	d10a      	bne.n	80070aa <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007094:	4b7b      	ldr	r3, [pc, #492]	@ (8007284 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007096:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007098:	f023 0107 	bic.w	r1, r3, #7
 800709c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80070a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80070a2:	4a78      	ldr	r2, [pc, #480]	@ (8007284 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80070a4:	430b      	orrs	r3, r1
 80070a6:	6513      	str	r3, [r2, #80]	@ 0x50
 80070a8:	e003      	b.n	80070b2 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80070aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80070ae:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80070b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80070b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070ba:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 80070be:	f04f 0b00 	mov.w	fp, #0
 80070c2:	ea5a 030b 	orrs.w	r3, sl, fp
 80070c6:	d04c      	beq.n	8007162 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 80070c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80070cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80070ce:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80070d2:	d030      	beq.n	8007136 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 80070d4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80070d8:	d829      	bhi.n	800712e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80070da:	2bc0      	cmp	r3, #192	@ 0xc0
 80070dc:	d02d      	beq.n	800713a <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 80070de:	2bc0      	cmp	r3, #192	@ 0xc0
 80070e0:	d825      	bhi.n	800712e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80070e2:	2b80      	cmp	r3, #128	@ 0x80
 80070e4:	d018      	beq.n	8007118 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 80070e6:	2b80      	cmp	r3, #128	@ 0x80
 80070e8:	d821      	bhi.n	800712e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	d002      	beq.n	80070f4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 80070ee:	2b40      	cmp	r3, #64	@ 0x40
 80070f0:	d007      	beq.n	8007102 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 80070f2:	e01c      	b.n	800712e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80070f4:	4b63      	ldr	r3, [pc, #396]	@ (8007284 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80070f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070f8:	4a62      	ldr	r2, [pc, #392]	@ (8007284 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80070fa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80070fe:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8007100:	e01c      	b.n	800713c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007102:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007106:	3308      	adds	r3, #8
 8007108:	2100      	movs	r1, #0
 800710a:	4618      	mov	r0, r3
 800710c:	f002 fab8 	bl	8009680 <RCCEx_PLL2_Config>
 8007110:	4603      	mov	r3, r0
 8007112:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8007116:	e011      	b.n	800713c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007118:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800711c:	3328      	adds	r3, #40	@ 0x28
 800711e:	2100      	movs	r1, #0
 8007120:	4618      	mov	r0, r3
 8007122:	f002 fb5f 	bl	80097e4 <RCCEx_PLL3_Config>
 8007126:	4603      	mov	r3, r0
 8007128:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800712c:	e006      	b.n	800713c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800712e:	2301      	movs	r3, #1
 8007130:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007134:	e002      	b.n	800713c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8007136:	bf00      	nop
 8007138:	e000      	b.n	800713c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800713a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800713c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007140:	2b00      	cmp	r3, #0
 8007142:	d10a      	bne.n	800715a <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8007144:	4b4f      	ldr	r3, [pc, #316]	@ (8007284 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007146:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007148:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 800714c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007150:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007152:	4a4c      	ldr	r2, [pc, #304]	@ (8007284 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007154:	430b      	orrs	r3, r1
 8007156:	6513      	str	r3, [r2, #80]	@ 0x50
 8007158:	e003      	b.n	8007162 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800715a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800715e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8007162:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007166:	e9d3 2300 	ldrd	r2, r3, [r3]
 800716a:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 800716e:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8007172:	2300      	movs	r3, #0
 8007174:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8007178:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 800717c:	460b      	mov	r3, r1
 800717e:	4313      	orrs	r3, r2
 8007180:	d053      	beq.n	800722a <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8007182:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007186:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800718a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800718e:	d035      	beq.n	80071fc <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8007190:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007194:	d82e      	bhi.n	80071f4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8007196:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800719a:	d031      	beq.n	8007200 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 800719c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80071a0:	d828      	bhi.n	80071f4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80071a2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80071a6:	d01a      	beq.n	80071de <HAL_RCCEx_PeriphCLKConfig+0x292>
 80071a8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80071ac:	d822      	bhi.n	80071f4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	d003      	beq.n	80071ba <HAL_RCCEx_PeriphCLKConfig+0x26e>
 80071b2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80071b6:	d007      	beq.n	80071c8 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 80071b8:	e01c      	b.n	80071f4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80071ba:	4b32      	ldr	r3, [pc, #200]	@ (8007284 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80071bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071be:	4a31      	ldr	r2, [pc, #196]	@ (8007284 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80071c0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80071c4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80071c6:	e01c      	b.n	8007202 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80071c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80071cc:	3308      	adds	r3, #8
 80071ce:	2100      	movs	r1, #0
 80071d0:	4618      	mov	r0, r3
 80071d2:	f002 fa55 	bl	8009680 <RCCEx_PLL2_Config>
 80071d6:	4603      	mov	r3, r0
 80071d8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80071dc:	e011      	b.n	8007202 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80071de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80071e2:	3328      	adds	r3, #40	@ 0x28
 80071e4:	2100      	movs	r1, #0
 80071e6:	4618      	mov	r0, r3
 80071e8:	f002 fafc 	bl	80097e4 <RCCEx_PLL3_Config>
 80071ec:	4603      	mov	r3, r0
 80071ee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80071f2:	e006      	b.n	8007202 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80071f4:	2301      	movs	r3, #1
 80071f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80071fa:	e002      	b.n	8007202 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80071fc:	bf00      	nop
 80071fe:	e000      	b.n	8007202 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8007200:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007202:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007206:	2b00      	cmp	r3, #0
 8007208:	d10b      	bne.n	8007222 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800720a:	4b1e      	ldr	r3, [pc, #120]	@ (8007284 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800720c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800720e:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8007212:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007216:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800721a:	4a1a      	ldr	r2, [pc, #104]	@ (8007284 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800721c:	430b      	orrs	r3, r1
 800721e:	6593      	str	r3, [r2, #88]	@ 0x58
 8007220:	e003      	b.n	800722a <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007222:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007226:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800722a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800722e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007232:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8007236:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800723a:	2300      	movs	r3, #0
 800723c:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8007240:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8007244:	460b      	mov	r3, r1
 8007246:	4313      	orrs	r3, r2
 8007248:	d056      	beq.n	80072f8 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800724a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800724e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8007252:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007256:	d038      	beq.n	80072ca <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8007258:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800725c:	d831      	bhi.n	80072c2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800725e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8007262:	d034      	beq.n	80072ce <HAL_RCCEx_PeriphCLKConfig+0x382>
 8007264:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8007268:	d82b      	bhi.n	80072c2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800726a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800726e:	d01d      	beq.n	80072ac <HAL_RCCEx_PeriphCLKConfig+0x360>
 8007270:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007274:	d825      	bhi.n	80072c2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8007276:	2b00      	cmp	r3, #0
 8007278:	d006      	beq.n	8007288 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800727a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800727e:	d00a      	beq.n	8007296 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8007280:	e01f      	b.n	80072c2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8007282:	bf00      	nop
 8007284:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007288:	4ba2      	ldr	r3, [pc, #648]	@ (8007514 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800728a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800728c:	4aa1      	ldr	r2, [pc, #644]	@ (8007514 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800728e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007292:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007294:	e01c      	b.n	80072d0 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007296:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800729a:	3308      	adds	r3, #8
 800729c:	2100      	movs	r1, #0
 800729e:	4618      	mov	r0, r3
 80072a0:	f002 f9ee 	bl	8009680 <RCCEx_PLL2_Config>
 80072a4:	4603      	mov	r3, r0
 80072a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80072aa:	e011      	b.n	80072d0 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80072ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80072b0:	3328      	adds	r3, #40	@ 0x28
 80072b2:	2100      	movs	r1, #0
 80072b4:	4618      	mov	r0, r3
 80072b6:	f002 fa95 	bl	80097e4 <RCCEx_PLL3_Config>
 80072ba:	4603      	mov	r3, r0
 80072bc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80072c0:	e006      	b.n	80072d0 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80072c2:	2301      	movs	r3, #1
 80072c4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80072c8:	e002      	b.n	80072d0 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80072ca:	bf00      	nop
 80072cc:	e000      	b.n	80072d0 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80072ce:	bf00      	nop
    }

    if (ret == HAL_OK)
 80072d0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	d10b      	bne.n	80072f0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80072d8:	4b8e      	ldr	r3, [pc, #568]	@ (8007514 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80072da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80072dc:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80072e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80072e4:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80072e8:	4a8a      	ldr	r2, [pc, #552]	@ (8007514 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80072ea:	430b      	orrs	r3, r1
 80072ec:	6593      	str	r3, [r2, #88]	@ 0x58
 80072ee:	e003      	b.n	80072f8 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80072f0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80072f4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80072f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80072fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007300:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8007304:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8007308:	2300      	movs	r3, #0
 800730a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800730e:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8007312:	460b      	mov	r3, r1
 8007314:	4313      	orrs	r3, r2
 8007316:	d03a      	beq.n	800738e <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8007318:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800731c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800731e:	2b30      	cmp	r3, #48	@ 0x30
 8007320:	d01f      	beq.n	8007362 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8007322:	2b30      	cmp	r3, #48	@ 0x30
 8007324:	d819      	bhi.n	800735a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8007326:	2b20      	cmp	r3, #32
 8007328:	d00c      	beq.n	8007344 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800732a:	2b20      	cmp	r3, #32
 800732c:	d815      	bhi.n	800735a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800732e:	2b00      	cmp	r3, #0
 8007330:	d019      	beq.n	8007366 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8007332:	2b10      	cmp	r3, #16
 8007334:	d111      	bne.n	800735a <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007336:	4b77      	ldr	r3, [pc, #476]	@ (8007514 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007338:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800733a:	4a76      	ldr	r2, [pc, #472]	@ (8007514 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800733c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007340:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8007342:	e011      	b.n	8007368 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007344:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007348:	3308      	adds	r3, #8
 800734a:	2102      	movs	r1, #2
 800734c:	4618      	mov	r0, r3
 800734e:	f002 f997 	bl	8009680 <RCCEx_PLL2_Config>
 8007352:	4603      	mov	r3, r0
 8007354:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8007358:	e006      	b.n	8007368 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800735a:	2301      	movs	r3, #1
 800735c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007360:	e002      	b.n	8007368 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8007362:	bf00      	nop
 8007364:	e000      	b.n	8007368 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8007366:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007368:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800736c:	2b00      	cmp	r3, #0
 800736e:	d10a      	bne.n	8007386 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8007370:	4b68      	ldr	r3, [pc, #416]	@ (8007514 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007372:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007374:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8007378:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800737c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800737e:	4a65      	ldr	r2, [pc, #404]	@ (8007514 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007380:	430b      	orrs	r3, r1
 8007382:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007384:	e003      	b.n	800738e <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007386:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800738a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800738e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007392:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007396:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800739a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800739e:	2300      	movs	r3, #0
 80073a0:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80073a4:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 80073a8:	460b      	mov	r3, r1
 80073aa:	4313      	orrs	r3, r2
 80073ac:	d051      	beq.n	8007452 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 80073ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80073b2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80073b4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80073b8:	d035      	beq.n	8007426 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 80073ba:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80073be:	d82e      	bhi.n	800741e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80073c0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80073c4:	d031      	beq.n	800742a <HAL_RCCEx_PeriphCLKConfig+0x4de>
 80073c6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80073ca:	d828      	bhi.n	800741e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80073cc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80073d0:	d01a      	beq.n	8007408 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 80073d2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80073d6:	d822      	bhi.n	800741e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80073d8:	2b00      	cmp	r3, #0
 80073da:	d003      	beq.n	80073e4 <HAL_RCCEx_PeriphCLKConfig+0x498>
 80073dc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80073e0:	d007      	beq.n	80073f2 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 80073e2:	e01c      	b.n	800741e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80073e4:	4b4b      	ldr	r3, [pc, #300]	@ (8007514 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80073e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073e8:	4a4a      	ldr	r2, [pc, #296]	@ (8007514 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80073ea:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80073ee:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80073f0:	e01c      	b.n	800742c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80073f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80073f6:	3308      	adds	r3, #8
 80073f8:	2100      	movs	r1, #0
 80073fa:	4618      	mov	r0, r3
 80073fc:	f002 f940 	bl	8009680 <RCCEx_PLL2_Config>
 8007400:	4603      	mov	r3, r0
 8007402:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8007406:	e011      	b.n	800742c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007408:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800740c:	3328      	adds	r3, #40	@ 0x28
 800740e:	2100      	movs	r1, #0
 8007410:	4618      	mov	r0, r3
 8007412:	f002 f9e7 	bl	80097e4 <RCCEx_PLL3_Config>
 8007416:	4603      	mov	r3, r0
 8007418:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800741c:	e006      	b.n	800742c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800741e:	2301      	movs	r3, #1
 8007420:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007424:	e002      	b.n	800742c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8007426:	bf00      	nop
 8007428:	e000      	b.n	800742c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800742a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800742c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007430:	2b00      	cmp	r3, #0
 8007432:	d10a      	bne.n	800744a <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8007434:	4b37      	ldr	r3, [pc, #220]	@ (8007514 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007436:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007438:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800743c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007440:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007442:	4a34      	ldr	r2, [pc, #208]	@ (8007514 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007444:	430b      	orrs	r3, r1
 8007446:	6513      	str	r3, [r2, #80]	@ 0x50
 8007448:	e003      	b.n	8007452 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800744a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800744e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8007452:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007456:	e9d3 2300 	ldrd	r2, r3, [r3]
 800745a:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800745e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8007462:	2300      	movs	r3, #0
 8007464:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8007468:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800746c:	460b      	mov	r3, r1
 800746e:	4313      	orrs	r3, r2
 8007470:	d056      	beq.n	8007520 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8007472:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007476:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007478:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800747c:	d033      	beq.n	80074e6 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800747e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007482:	d82c      	bhi.n	80074de <HAL_RCCEx_PeriphCLKConfig+0x592>
 8007484:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007488:	d02f      	beq.n	80074ea <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800748a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800748e:	d826      	bhi.n	80074de <HAL_RCCEx_PeriphCLKConfig+0x592>
 8007490:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007494:	d02b      	beq.n	80074ee <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8007496:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800749a:	d820      	bhi.n	80074de <HAL_RCCEx_PeriphCLKConfig+0x592>
 800749c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80074a0:	d012      	beq.n	80074c8 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 80074a2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80074a6:	d81a      	bhi.n	80074de <HAL_RCCEx_PeriphCLKConfig+0x592>
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	d022      	beq.n	80074f2 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 80074ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80074b0:	d115      	bne.n	80074de <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80074b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80074b6:	3308      	adds	r3, #8
 80074b8:	2101      	movs	r1, #1
 80074ba:	4618      	mov	r0, r3
 80074bc:	f002 f8e0 	bl	8009680 <RCCEx_PLL2_Config>
 80074c0:	4603      	mov	r3, r0
 80074c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80074c6:	e015      	b.n	80074f4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80074c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80074cc:	3328      	adds	r3, #40	@ 0x28
 80074ce:	2101      	movs	r1, #1
 80074d0:	4618      	mov	r0, r3
 80074d2:	f002 f987 	bl	80097e4 <RCCEx_PLL3_Config>
 80074d6:	4603      	mov	r3, r0
 80074d8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80074dc:	e00a      	b.n	80074f4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80074de:	2301      	movs	r3, #1
 80074e0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80074e4:	e006      	b.n	80074f4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80074e6:	bf00      	nop
 80074e8:	e004      	b.n	80074f4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80074ea:	bf00      	nop
 80074ec:	e002      	b.n	80074f4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80074ee:	bf00      	nop
 80074f0:	e000      	b.n	80074f4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80074f2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80074f4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	d10d      	bne.n	8007518 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80074fc:	4b05      	ldr	r3, [pc, #20]	@ (8007514 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80074fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007500:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8007504:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007508:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800750a:	4a02      	ldr	r2, [pc, #8]	@ (8007514 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800750c:	430b      	orrs	r3, r1
 800750e:	6513      	str	r3, [r2, #80]	@ 0x50
 8007510:	e006      	b.n	8007520 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8007512:	bf00      	nop
 8007514:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007518:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800751c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8007520:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007524:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007528:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800752c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007530:	2300      	movs	r3, #0
 8007532:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007536:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800753a:	460b      	mov	r3, r1
 800753c:	4313      	orrs	r3, r2
 800753e:	d055      	beq.n	80075ec <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8007540:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007544:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8007548:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800754c:	d033      	beq.n	80075b6 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 800754e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007552:	d82c      	bhi.n	80075ae <HAL_RCCEx_PeriphCLKConfig+0x662>
 8007554:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007558:	d02f      	beq.n	80075ba <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800755a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800755e:	d826      	bhi.n	80075ae <HAL_RCCEx_PeriphCLKConfig+0x662>
 8007560:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007564:	d02b      	beq.n	80075be <HAL_RCCEx_PeriphCLKConfig+0x672>
 8007566:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800756a:	d820      	bhi.n	80075ae <HAL_RCCEx_PeriphCLKConfig+0x662>
 800756c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007570:	d012      	beq.n	8007598 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8007572:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007576:	d81a      	bhi.n	80075ae <HAL_RCCEx_PeriphCLKConfig+0x662>
 8007578:	2b00      	cmp	r3, #0
 800757a:	d022      	beq.n	80075c2 <HAL_RCCEx_PeriphCLKConfig+0x676>
 800757c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007580:	d115      	bne.n	80075ae <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007582:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007586:	3308      	adds	r3, #8
 8007588:	2101      	movs	r1, #1
 800758a:	4618      	mov	r0, r3
 800758c:	f002 f878 	bl	8009680 <RCCEx_PLL2_Config>
 8007590:	4603      	mov	r3, r0
 8007592:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8007596:	e015      	b.n	80075c4 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007598:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800759c:	3328      	adds	r3, #40	@ 0x28
 800759e:	2101      	movs	r1, #1
 80075a0:	4618      	mov	r0, r3
 80075a2:	f002 f91f 	bl	80097e4 <RCCEx_PLL3_Config>
 80075a6:	4603      	mov	r3, r0
 80075a8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80075ac:	e00a      	b.n	80075c4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 80075ae:	2301      	movs	r3, #1
 80075b0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80075b4:	e006      	b.n	80075c4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80075b6:	bf00      	nop
 80075b8:	e004      	b.n	80075c4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80075ba:	bf00      	nop
 80075bc:	e002      	b.n	80075c4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80075be:	bf00      	nop
 80075c0:	e000      	b.n	80075c4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80075c2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80075c4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	d10b      	bne.n	80075e4 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80075cc:	4ba3      	ldr	r3, [pc, #652]	@ (800785c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80075ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80075d0:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80075d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80075d8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80075dc:	4a9f      	ldr	r2, [pc, #636]	@ (800785c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80075de:	430b      	orrs	r3, r1
 80075e0:	6593      	str	r3, [r2, #88]	@ 0x58
 80075e2:	e003      	b.n	80075ec <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80075e4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80075e8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80075ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80075f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075f4:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80075f8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80075fc:	2300      	movs	r3, #0
 80075fe:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8007602:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8007606:	460b      	mov	r3, r1
 8007608:	4313      	orrs	r3, r2
 800760a:	d037      	beq.n	800767c <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800760c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007610:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007612:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007616:	d00e      	beq.n	8007636 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8007618:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800761c:	d816      	bhi.n	800764c <HAL_RCCEx_PeriphCLKConfig+0x700>
 800761e:	2b00      	cmp	r3, #0
 8007620:	d018      	beq.n	8007654 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8007622:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007626:	d111      	bne.n	800764c <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007628:	4b8c      	ldr	r3, [pc, #560]	@ (800785c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800762a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800762c:	4a8b      	ldr	r2, [pc, #556]	@ (800785c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800762e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007632:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8007634:	e00f      	b.n	8007656 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007636:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800763a:	3308      	adds	r3, #8
 800763c:	2101      	movs	r1, #1
 800763e:	4618      	mov	r0, r3
 8007640:	f002 f81e 	bl	8009680 <RCCEx_PLL2_Config>
 8007644:	4603      	mov	r3, r0
 8007646:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800764a:	e004      	b.n	8007656 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800764c:	2301      	movs	r3, #1
 800764e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007652:	e000      	b.n	8007656 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8007654:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007656:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800765a:	2b00      	cmp	r3, #0
 800765c:	d10a      	bne.n	8007674 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800765e:	4b7f      	ldr	r3, [pc, #508]	@ (800785c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007660:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007662:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8007666:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800766a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800766c:	4a7b      	ldr	r2, [pc, #492]	@ (800785c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800766e:	430b      	orrs	r3, r1
 8007670:	6513      	str	r3, [r2, #80]	@ 0x50
 8007672:	e003      	b.n	800767c <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007674:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007678:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800767c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007680:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007684:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8007688:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800768c:	2300      	movs	r3, #0
 800768e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8007692:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8007696:	460b      	mov	r3, r1
 8007698:	4313      	orrs	r3, r2
 800769a:	d039      	beq.n	8007710 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800769c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80076a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80076a2:	2b03      	cmp	r3, #3
 80076a4:	d81c      	bhi.n	80076e0 <HAL_RCCEx_PeriphCLKConfig+0x794>
 80076a6:	a201      	add	r2, pc, #4	@ (adr r2, 80076ac <HAL_RCCEx_PeriphCLKConfig+0x760>)
 80076a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076ac:	080076e9 	.word	0x080076e9
 80076b0:	080076bd 	.word	0x080076bd
 80076b4:	080076cb 	.word	0x080076cb
 80076b8:	080076e9 	.word	0x080076e9
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80076bc:	4b67      	ldr	r3, [pc, #412]	@ (800785c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80076be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076c0:	4a66      	ldr	r2, [pc, #408]	@ (800785c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80076c2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80076c6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 80076c8:	e00f      	b.n	80076ea <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80076ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80076ce:	3308      	adds	r3, #8
 80076d0:	2102      	movs	r1, #2
 80076d2:	4618      	mov	r0, r3
 80076d4:	f001 ffd4 	bl	8009680 <RCCEx_PLL2_Config>
 80076d8:	4603      	mov	r3, r0
 80076da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 80076de:	e004      	b.n	80076ea <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80076e0:	2301      	movs	r3, #1
 80076e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80076e6:	e000      	b.n	80076ea <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 80076e8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80076ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	d10a      	bne.n	8007708 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80076f2:	4b5a      	ldr	r3, [pc, #360]	@ (800785c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80076f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80076f6:	f023 0103 	bic.w	r1, r3, #3
 80076fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80076fe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007700:	4a56      	ldr	r2, [pc, #344]	@ (800785c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007702:	430b      	orrs	r3, r1
 8007704:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007706:	e003      	b.n	8007710 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007708:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800770c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007710:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007714:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007718:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 800771c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007720:	2300      	movs	r3, #0
 8007722:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8007726:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800772a:	460b      	mov	r3, r1
 800772c:	4313      	orrs	r3, r2
 800772e:	f000 809f 	beq.w	8007870 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007732:	4b4b      	ldr	r3, [pc, #300]	@ (8007860 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	4a4a      	ldr	r2, [pc, #296]	@ (8007860 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8007738:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800773c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800773e:	f7fb fcfd 	bl	800313c <HAL_GetTick>
 8007742:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007746:	e00b      	b.n	8007760 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007748:	f7fb fcf8 	bl	800313c <HAL_GetTick>
 800774c:	4602      	mov	r2, r0
 800774e:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8007752:	1ad3      	subs	r3, r2, r3
 8007754:	2b64      	cmp	r3, #100	@ 0x64
 8007756:	d903      	bls.n	8007760 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8007758:	2303      	movs	r3, #3
 800775a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800775e:	e005      	b.n	800776c <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007760:	4b3f      	ldr	r3, [pc, #252]	@ (8007860 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007768:	2b00      	cmp	r3, #0
 800776a:	d0ed      	beq.n	8007748 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 800776c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007770:	2b00      	cmp	r3, #0
 8007772:	d179      	bne.n	8007868 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8007774:	4b39      	ldr	r3, [pc, #228]	@ (800785c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007776:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8007778:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800777c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007780:	4053      	eors	r3, r2
 8007782:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007786:	2b00      	cmp	r3, #0
 8007788:	d015      	beq.n	80077b6 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800778a:	4b34      	ldr	r3, [pc, #208]	@ (800785c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800778c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800778e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007792:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007796:	4b31      	ldr	r3, [pc, #196]	@ (800785c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007798:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800779a:	4a30      	ldr	r2, [pc, #192]	@ (800785c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800779c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80077a0:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80077a2:	4b2e      	ldr	r3, [pc, #184]	@ (800785c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80077a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80077a6:	4a2d      	ldr	r2, [pc, #180]	@ (800785c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80077a8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80077ac:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80077ae:	4a2b      	ldr	r2, [pc, #172]	@ (800785c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80077b0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80077b4:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80077b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80077ba:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80077be:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80077c2:	d118      	bne.n	80077f6 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80077c4:	f7fb fcba 	bl	800313c <HAL_GetTick>
 80077c8:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80077cc:	e00d      	b.n	80077ea <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80077ce:	f7fb fcb5 	bl	800313c <HAL_GetTick>
 80077d2:	4602      	mov	r2, r0
 80077d4:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80077d8:	1ad2      	subs	r2, r2, r3
 80077da:	f241 3388 	movw	r3, #5000	@ 0x1388
 80077de:	429a      	cmp	r2, r3
 80077e0:	d903      	bls.n	80077ea <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 80077e2:	2303      	movs	r3, #3
 80077e4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 80077e8:	e005      	b.n	80077f6 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80077ea:	4b1c      	ldr	r3, [pc, #112]	@ (800785c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80077ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80077ee:	f003 0302 	and.w	r3, r3, #2
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d0eb      	beq.n	80077ce <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 80077f6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	d129      	bne.n	8007852 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80077fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007802:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007806:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800780a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800780e:	d10e      	bne.n	800782e <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8007810:	4b12      	ldr	r3, [pc, #72]	@ (800785c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007812:	691b      	ldr	r3, [r3, #16]
 8007814:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8007818:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800781c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007820:	091a      	lsrs	r2, r3, #4
 8007822:	4b10      	ldr	r3, [pc, #64]	@ (8007864 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8007824:	4013      	ands	r3, r2
 8007826:	4a0d      	ldr	r2, [pc, #52]	@ (800785c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007828:	430b      	orrs	r3, r1
 800782a:	6113      	str	r3, [r2, #16]
 800782c:	e005      	b.n	800783a <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 800782e:	4b0b      	ldr	r3, [pc, #44]	@ (800785c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007830:	691b      	ldr	r3, [r3, #16]
 8007832:	4a0a      	ldr	r2, [pc, #40]	@ (800785c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007834:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8007838:	6113      	str	r3, [r2, #16]
 800783a:	4b08      	ldr	r3, [pc, #32]	@ (800785c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800783c:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800783e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007842:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007846:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800784a:	4a04      	ldr	r2, [pc, #16]	@ (800785c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800784c:	430b      	orrs	r3, r1
 800784e:	6713      	str	r3, [r2, #112]	@ 0x70
 8007850:	e00e      	b.n	8007870 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007852:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007856:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 800785a:	e009      	b.n	8007870 <HAL_RCCEx_PeriphCLKConfig+0x924>
 800785c:	58024400 	.word	0x58024400
 8007860:	58024800 	.word	0x58024800
 8007864:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007868:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800786c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8007870:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007874:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007878:	f002 0301 	and.w	r3, r2, #1
 800787c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007880:	2300      	movs	r3, #0
 8007882:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007886:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800788a:	460b      	mov	r3, r1
 800788c:	4313      	orrs	r3, r2
 800788e:	f000 8089 	beq.w	80079a4 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8007892:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007896:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007898:	2b28      	cmp	r3, #40	@ 0x28
 800789a:	d86b      	bhi.n	8007974 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 800789c:	a201      	add	r2, pc, #4	@ (adr r2, 80078a4 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800789e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80078a2:	bf00      	nop
 80078a4:	0800797d 	.word	0x0800797d
 80078a8:	08007975 	.word	0x08007975
 80078ac:	08007975 	.word	0x08007975
 80078b0:	08007975 	.word	0x08007975
 80078b4:	08007975 	.word	0x08007975
 80078b8:	08007975 	.word	0x08007975
 80078bc:	08007975 	.word	0x08007975
 80078c0:	08007975 	.word	0x08007975
 80078c4:	08007949 	.word	0x08007949
 80078c8:	08007975 	.word	0x08007975
 80078cc:	08007975 	.word	0x08007975
 80078d0:	08007975 	.word	0x08007975
 80078d4:	08007975 	.word	0x08007975
 80078d8:	08007975 	.word	0x08007975
 80078dc:	08007975 	.word	0x08007975
 80078e0:	08007975 	.word	0x08007975
 80078e4:	0800795f 	.word	0x0800795f
 80078e8:	08007975 	.word	0x08007975
 80078ec:	08007975 	.word	0x08007975
 80078f0:	08007975 	.word	0x08007975
 80078f4:	08007975 	.word	0x08007975
 80078f8:	08007975 	.word	0x08007975
 80078fc:	08007975 	.word	0x08007975
 8007900:	08007975 	.word	0x08007975
 8007904:	0800797d 	.word	0x0800797d
 8007908:	08007975 	.word	0x08007975
 800790c:	08007975 	.word	0x08007975
 8007910:	08007975 	.word	0x08007975
 8007914:	08007975 	.word	0x08007975
 8007918:	08007975 	.word	0x08007975
 800791c:	08007975 	.word	0x08007975
 8007920:	08007975 	.word	0x08007975
 8007924:	0800797d 	.word	0x0800797d
 8007928:	08007975 	.word	0x08007975
 800792c:	08007975 	.word	0x08007975
 8007930:	08007975 	.word	0x08007975
 8007934:	08007975 	.word	0x08007975
 8007938:	08007975 	.word	0x08007975
 800793c:	08007975 	.word	0x08007975
 8007940:	08007975 	.word	0x08007975
 8007944:	0800797d 	.word	0x0800797d
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007948:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800794c:	3308      	adds	r3, #8
 800794e:	2101      	movs	r1, #1
 8007950:	4618      	mov	r0, r3
 8007952:	f001 fe95 	bl	8009680 <RCCEx_PLL2_Config>
 8007956:	4603      	mov	r3, r0
 8007958:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800795c:	e00f      	b.n	800797e <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800795e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007962:	3328      	adds	r3, #40	@ 0x28
 8007964:	2101      	movs	r1, #1
 8007966:	4618      	mov	r0, r3
 8007968:	f001 ff3c 	bl	80097e4 <RCCEx_PLL3_Config>
 800796c:	4603      	mov	r3, r0
 800796e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8007972:	e004      	b.n	800797e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007974:	2301      	movs	r3, #1
 8007976:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800797a:	e000      	b.n	800797e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 800797c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800797e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007982:	2b00      	cmp	r3, #0
 8007984:	d10a      	bne.n	800799c <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8007986:	4bbf      	ldr	r3, [pc, #764]	@ (8007c84 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007988:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800798a:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800798e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007992:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007994:	4abb      	ldr	r2, [pc, #748]	@ (8007c84 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007996:	430b      	orrs	r3, r1
 8007998:	6553      	str	r3, [r2, #84]	@ 0x54
 800799a:	e003      	b.n	80079a4 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800799c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80079a0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80079a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80079a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079ac:	f002 0302 	and.w	r3, r2, #2
 80079b0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80079b4:	2300      	movs	r3, #0
 80079b6:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80079ba:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80079be:	460b      	mov	r3, r1
 80079c0:	4313      	orrs	r3, r2
 80079c2:	d041      	beq.n	8007a48 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 80079c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80079c8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80079ca:	2b05      	cmp	r3, #5
 80079cc:	d824      	bhi.n	8007a18 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 80079ce:	a201      	add	r2, pc, #4	@ (adr r2, 80079d4 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 80079d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079d4:	08007a21 	.word	0x08007a21
 80079d8:	080079ed 	.word	0x080079ed
 80079dc:	08007a03 	.word	0x08007a03
 80079e0:	08007a21 	.word	0x08007a21
 80079e4:	08007a21 	.word	0x08007a21
 80079e8:	08007a21 	.word	0x08007a21
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80079ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80079f0:	3308      	adds	r3, #8
 80079f2:	2101      	movs	r1, #1
 80079f4:	4618      	mov	r0, r3
 80079f6:	f001 fe43 	bl	8009680 <RCCEx_PLL2_Config>
 80079fa:	4603      	mov	r3, r0
 80079fc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8007a00:	e00f      	b.n	8007a22 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007a02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a06:	3328      	adds	r3, #40	@ 0x28
 8007a08:	2101      	movs	r1, #1
 8007a0a:	4618      	mov	r0, r3
 8007a0c:	f001 feea 	bl	80097e4 <RCCEx_PLL3_Config>
 8007a10:	4603      	mov	r3, r0
 8007a12:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8007a16:	e004      	b.n	8007a22 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007a18:	2301      	movs	r3, #1
 8007a1a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007a1e:	e000      	b.n	8007a22 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8007a20:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007a22:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	d10a      	bne.n	8007a40 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8007a2a:	4b96      	ldr	r3, [pc, #600]	@ (8007c84 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007a2c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007a2e:	f023 0107 	bic.w	r1, r3, #7
 8007a32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a36:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007a38:	4a92      	ldr	r2, [pc, #584]	@ (8007c84 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007a3a:	430b      	orrs	r3, r1
 8007a3c:	6553      	str	r3, [r2, #84]	@ 0x54
 8007a3e:	e003      	b.n	8007a48 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007a40:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007a44:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007a48:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a50:	f002 0304 	and.w	r3, r2, #4
 8007a54:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007a58:	2300      	movs	r3, #0
 8007a5a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007a5e:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8007a62:	460b      	mov	r3, r1
 8007a64:	4313      	orrs	r3, r2
 8007a66:	d044      	beq.n	8007af2 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8007a68:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a6c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007a70:	2b05      	cmp	r3, #5
 8007a72:	d825      	bhi.n	8007ac0 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8007a74:	a201      	add	r2, pc, #4	@ (adr r2, 8007a7c <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8007a76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a7a:	bf00      	nop
 8007a7c:	08007ac9 	.word	0x08007ac9
 8007a80:	08007a95 	.word	0x08007a95
 8007a84:	08007aab 	.word	0x08007aab
 8007a88:	08007ac9 	.word	0x08007ac9
 8007a8c:	08007ac9 	.word	0x08007ac9
 8007a90:	08007ac9 	.word	0x08007ac9
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007a94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a98:	3308      	adds	r3, #8
 8007a9a:	2101      	movs	r1, #1
 8007a9c:	4618      	mov	r0, r3
 8007a9e:	f001 fdef 	bl	8009680 <RCCEx_PLL2_Config>
 8007aa2:	4603      	mov	r3, r0
 8007aa4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8007aa8:	e00f      	b.n	8007aca <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007aaa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007aae:	3328      	adds	r3, #40	@ 0x28
 8007ab0:	2101      	movs	r1, #1
 8007ab2:	4618      	mov	r0, r3
 8007ab4:	f001 fe96 	bl	80097e4 <RCCEx_PLL3_Config>
 8007ab8:	4603      	mov	r3, r0
 8007aba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8007abe:	e004      	b.n	8007aca <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007ac0:	2301      	movs	r3, #1
 8007ac2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007ac6:	e000      	b.n	8007aca <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8007ac8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007aca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	d10b      	bne.n	8007aea <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007ad2:	4b6c      	ldr	r3, [pc, #432]	@ (8007c84 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007ad4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007ad6:	f023 0107 	bic.w	r1, r3, #7
 8007ada:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007ade:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007ae2:	4a68      	ldr	r2, [pc, #416]	@ (8007c84 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007ae4:	430b      	orrs	r3, r1
 8007ae6:	6593      	str	r3, [r2, #88]	@ 0x58
 8007ae8:	e003      	b.n	8007af2 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007aea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007aee:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007af2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007af6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007afa:	f002 0320 	and.w	r3, r2, #32
 8007afe:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007b02:	2300      	movs	r3, #0
 8007b04:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007b08:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007b0c:	460b      	mov	r3, r1
 8007b0e:	4313      	orrs	r3, r2
 8007b10:	d055      	beq.n	8007bbe <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8007b12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b16:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007b1a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007b1e:	d033      	beq.n	8007b88 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8007b20:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007b24:	d82c      	bhi.n	8007b80 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8007b26:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007b2a:	d02f      	beq.n	8007b8c <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8007b2c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007b30:	d826      	bhi.n	8007b80 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8007b32:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007b36:	d02b      	beq.n	8007b90 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8007b38:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007b3c:	d820      	bhi.n	8007b80 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8007b3e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007b42:	d012      	beq.n	8007b6a <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8007b44:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007b48:	d81a      	bhi.n	8007b80 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	d022      	beq.n	8007b94 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8007b4e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007b52:	d115      	bne.n	8007b80 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007b54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b58:	3308      	adds	r3, #8
 8007b5a:	2100      	movs	r1, #0
 8007b5c:	4618      	mov	r0, r3
 8007b5e:	f001 fd8f 	bl	8009680 <RCCEx_PLL2_Config>
 8007b62:	4603      	mov	r3, r0
 8007b64:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8007b68:	e015      	b.n	8007b96 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007b6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b6e:	3328      	adds	r3, #40	@ 0x28
 8007b70:	2102      	movs	r1, #2
 8007b72:	4618      	mov	r0, r3
 8007b74:	f001 fe36 	bl	80097e4 <RCCEx_PLL3_Config>
 8007b78:	4603      	mov	r3, r0
 8007b7a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8007b7e:	e00a      	b.n	8007b96 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007b80:	2301      	movs	r3, #1
 8007b82:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007b86:	e006      	b.n	8007b96 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8007b88:	bf00      	nop
 8007b8a:	e004      	b.n	8007b96 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8007b8c:	bf00      	nop
 8007b8e:	e002      	b.n	8007b96 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8007b90:	bf00      	nop
 8007b92:	e000      	b.n	8007b96 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8007b94:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007b96:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	d10b      	bne.n	8007bb6 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007b9e:	4b39      	ldr	r3, [pc, #228]	@ (8007c84 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007ba0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007ba2:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8007ba6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007baa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007bae:	4a35      	ldr	r2, [pc, #212]	@ (8007c84 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007bb0:	430b      	orrs	r3, r1
 8007bb2:	6553      	str	r3, [r2, #84]	@ 0x54
 8007bb4:	e003      	b.n	8007bbe <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007bb6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007bba:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8007bbe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007bc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bc6:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8007bca:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007bce:	2300      	movs	r3, #0
 8007bd0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8007bd4:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8007bd8:	460b      	mov	r3, r1
 8007bda:	4313      	orrs	r3, r2
 8007bdc:	d058      	beq.n	8007c90 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8007bde:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007be2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007be6:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8007bea:	d033      	beq.n	8007c54 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8007bec:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8007bf0:	d82c      	bhi.n	8007c4c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8007bf2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007bf6:	d02f      	beq.n	8007c58 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8007bf8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007bfc:	d826      	bhi.n	8007c4c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8007bfe:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007c02:	d02b      	beq.n	8007c5c <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8007c04:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007c08:	d820      	bhi.n	8007c4c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8007c0a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007c0e:	d012      	beq.n	8007c36 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8007c10:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007c14:	d81a      	bhi.n	8007c4c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d022      	beq.n	8007c60 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8007c1a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007c1e:	d115      	bne.n	8007c4c <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007c20:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c24:	3308      	adds	r3, #8
 8007c26:	2100      	movs	r1, #0
 8007c28:	4618      	mov	r0, r3
 8007c2a:	f001 fd29 	bl	8009680 <RCCEx_PLL2_Config>
 8007c2e:	4603      	mov	r3, r0
 8007c30:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8007c34:	e015      	b.n	8007c62 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007c36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c3a:	3328      	adds	r3, #40	@ 0x28
 8007c3c:	2102      	movs	r1, #2
 8007c3e:	4618      	mov	r0, r3
 8007c40:	f001 fdd0 	bl	80097e4 <RCCEx_PLL3_Config>
 8007c44:	4603      	mov	r3, r0
 8007c46:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8007c4a:	e00a      	b.n	8007c62 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007c4c:	2301      	movs	r3, #1
 8007c4e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007c52:	e006      	b.n	8007c62 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8007c54:	bf00      	nop
 8007c56:	e004      	b.n	8007c62 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8007c58:	bf00      	nop
 8007c5a:	e002      	b.n	8007c62 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8007c5c:	bf00      	nop
 8007c5e:	e000      	b.n	8007c62 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8007c60:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007c62:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	d10e      	bne.n	8007c88 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8007c6a:	4b06      	ldr	r3, [pc, #24]	@ (8007c84 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007c6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007c6e:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8007c72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c76:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007c7a:	4a02      	ldr	r2, [pc, #8]	@ (8007c84 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007c7c:	430b      	orrs	r3, r1
 8007c7e:	6593      	str	r3, [r2, #88]	@ 0x58
 8007c80:	e006      	b.n	8007c90 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8007c82:	bf00      	nop
 8007c84:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007c88:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007c8c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8007c90:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c98:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8007c9c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007ca0:	2300      	movs	r3, #0
 8007ca2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007ca6:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8007caa:	460b      	mov	r3, r1
 8007cac:	4313      	orrs	r3, r2
 8007cae:	d055      	beq.n	8007d5c <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8007cb0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007cb4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007cb8:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8007cbc:	d033      	beq.n	8007d26 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8007cbe:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8007cc2:	d82c      	bhi.n	8007d1e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8007cc4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007cc8:	d02f      	beq.n	8007d2a <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8007cca:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007cce:	d826      	bhi.n	8007d1e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8007cd0:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8007cd4:	d02b      	beq.n	8007d2e <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8007cd6:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8007cda:	d820      	bhi.n	8007d1e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8007cdc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007ce0:	d012      	beq.n	8007d08 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8007ce2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007ce6:	d81a      	bhi.n	8007d1e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	d022      	beq.n	8007d32 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8007cec:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007cf0:	d115      	bne.n	8007d1e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007cf2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007cf6:	3308      	adds	r3, #8
 8007cf8:	2100      	movs	r1, #0
 8007cfa:	4618      	mov	r0, r3
 8007cfc:	f001 fcc0 	bl	8009680 <RCCEx_PLL2_Config>
 8007d00:	4603      	mov	r3, r0
 8007d02:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8007d06:	e015      	b.n	8007d34 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007d08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d0c:	3328      	adds	r3, #40	@ 0x28
 8007d0e:	2102      	movs	r1, #2
 8007d10:	4618      	mov	r0, r3
 8007d12:	f001 fd67 	bl	80097e4 <RCCEx_PLL3_Config>
 8007d16:	4603      	mov	r3, r0
 8007d18:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8007d1c:	e00a      	b.n	8007d34 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007d1e:	2301      	movs	r3, #1
 8007d20:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007d24:	e006      	b.n	8007d34 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8007d26:	bf00      	nop
 8007d28:	e004      	b.n	8007d34 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8007d2a:	bf00      	nop
 8007d2c:	e002      	b.n	8007d34 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8007d2e:	bf00      	nop
 8007d30:	e000      	b.n	8007d34 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8007d32:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007d34:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007d38:	2b00      	cmp	r3, #0
 8007d3a:	d10b      	bne.n	8007d54 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8007d3c:	4ba1      	ldr	r3, [pc, #644]	@ (8007fc4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007d3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007d40:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8007d44:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d48:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007d4c:	4a9d      	ldr	r2, [pc, #628]	@ (8007fc4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007d4e:	430b      	orrs	r3, r1
 8007d50:	6593      	str	r3, [r2, #88]	@ 0x58
 8007d52:	e003      	b.n	8007d5c <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007d54:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007d58:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8007d5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d64:	f002 0308 	and.w	r3, r2, #8
 8007d68:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007d6c:	2300      	movs	r3, #0
 8007d6e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007d72:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8007d76:	460b      	mov	r3, r1
 8007d78:	4313      	orrs	r3, r2
 8007d7a:	d01e      	beq.n	8007dba <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8007d7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d80:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007d84:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007d88:	d10c      	bne.n	8007da4 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007d8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d8e:	3328      	adds	r3, #40	@ 0x28
 8007d90:	2102      	movs	r1, #2
 8007d92:	4618      	mov	r0, r3
 8007d94:	f001 fd26 	bl	80097e4 <RCCEx_PLL3_Config>
 8007d98:	4603      	mov	r3, r0
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	d002      	beq.n	8007da4 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8007d9e:	2301      	movs	r3, #1
 8007da0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8007da4:	4b87      	ldr	r3, [pc, #540]	@ (8007fc4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007da6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007da8:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007dac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007db0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007db4:	4a83      	ldr	r2, [pc, #524]	@ (8007fc4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007db6:	430b      	orrs	r3, r1
 8007db8:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007dba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007dbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007dc2:	f002 0310 	and.w	r3, r2, #16
 8007dc6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007dca:	2300      	movs	r3, #0
 8007dcc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8007dd0:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8007dd4:	460b      	mov	r3, r1
 8007dd6:	4313      	orrs	r3, r2
 8007dd8:	d01e      	beq.n	8007e18 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8007dda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007dde:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007de2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007de6:	d10c      	bne.n	8007e02 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007de8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007dec:	3328      	adds	r3, #40	@ 0x28
 8007dee:	2102      	movs	r1, #2
 8007df0:	4618      	mov	r0, r3
 8007df2:	f001 fcf7 	bl	80097e4 <RCCEx_PLL3_Config>
 8007df6:	4603      	mov	r3, r0
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d002      	beq.n	8007e02 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8007dfc:	2301      	movs	r3, #1
 8007dfe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8007e02:	4b70      	ldr	r3, [pc, #448]	@ (8007fc4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007e04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007e06:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8007e0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e0e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007e12:	4a6c      	ldr	r2, [pc, #432]	@ (8007fc4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007e14:	430b      	orrs	r3, r1
 8007e16:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007e18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e20:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8007e24:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007e28:	2300      	movs	r3, #0
 8007e2a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007e2e:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8007e32:	460b      	mov	r3, r1
 8007e34:	4313      	orrs	r3, r2
 8007e36:	d03e      	beq.n	8007eb6 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8007e38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e3c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007e40:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007e44:	d022      	beq.n	8007e8c <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8007e46:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007e4a:	d81b      	bhi.n	8007e84 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	d003      	beq.n	8007e58 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8007e50:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007e54:	d00b      	beq.n	8007e6e <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8007e56:	e015      	b.n	8007e84 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007e58:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e5c:	3308      	adds	r3, #8
 8007e5e:	2100      	movs	r1, #0
 8007e60:	4618      	mov	r0, r3
 8007e62:	f001 fc0d 	bl	8009680 <RCCEx_PLL2_Config>
 8007e66:	4603      	mov	r3, r0
 8007e68:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8007e6c:	e00f      	b.n	8007e8e <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007e6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e72:	3328      	adds	r3, #40	@ 0x28
 8007e74:	2102      	movs	r1, #2
 8007e76:	4618      	mov	r0, r3
 8007e78:	f001 fcb4 	bl	80097e4 <RCCEx_PLL3_Config>
 8007e7c:	4603      	mov	r3, r0
 8007e7e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8007e82:	e004      	b.n	8007e8e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007e84:	2301      	movs	r3, #1
 8007e86:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007e8a:	e000      	b.n	8007e8e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8007e8c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007e8e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	d10b      	bne.n	8007eae <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007e96:	4b4b      	ldr	r3, [pc, #300]	@ (8007fc4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007e98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007e9a:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8007e9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007ea2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007ea6:	4a47      	ldr	r2, [pc, #284]	@ (8007fc4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007ea8:	430b      	orrs	r3, r1
 8007eaa:	6593      	str	r3, [r2, #88]	@ 0x58
 8007eac:	e003      	b.n	8007eb6 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007eae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007eb2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8007eb6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007eba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ebe:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8007ec2:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007ec4:	2300      	movs	r3, #0
 8007ec6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007ec8:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8007ecc:	460b      	mov	r3, r1
 8007ece:	4313      	orrs	r3, r2
 8007ed0:	d03b      	beq.n	8007f4a <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8007ed2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007ed6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007eda:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007ede:	d01f      	beq.n	8007f20 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8007ee0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007ee4:	d818      	bhi.n	8007f18 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8007ee6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007eea:	d003      	beq.n	8007ef4 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8007eec:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007ef0:	d007      	beq.n	8007f02 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8007ef2:	e011      	b.n	8007f18 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007ef4:	4b33      	ldr	r3, [pc, #204]	@ (8007fc4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007ef6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ef8:	4a32      	ldr	r2, [pc, #200]	@ (8007fc4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007efa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007efe:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8007f00:	e00f      	b.n	8007f22 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007f02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007f06:	3328      	adds	r3, #40	@ 0x28
 8007f08:	2101      	movs	r1, #1
 8007f0a:	4618      	mov	r0, r3
 8007f0c:	f001 fc6a 	bl	80097e4 <RCCEx_PLL3_Config>
 8007f10:	4603      	mov	r3, r0
 8007f12:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8007f16:	e004      	b.n	8007f22 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007f18:	2301      	movs	r3, #1
 8007f1a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007f1e:	e000      	b.n	8007f22 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8007f20:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007f22:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007f26:	2b00      	cmp	r3, #0
 8007f28:	d10b      	bne.n	8007f42 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007f2a:	4b26      	ldr	r3, [pc, #152]	@ (8007fc4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007f2c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007f2e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8007f32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007f36:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007f3a:	4a22      	ldr	r2, [pc, #136]	@ (8007fc4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007f3c:	430b      	orrs	r3, r1
 8007f3e:	6553      	str	r3, [r2, #84]	@ 0x54
 8007f40:	e003      	b.n	8007f4a <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007f42:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007f46:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8007f4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007f4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f52:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8007f56:	673b      	str	r3, [r7, #112]	@ 0x70
 8007f58:	2300      	movs	r3, #0
 8007f5a:	677b      	str	r3, [r7, #116]	@ 0x74
 8007f5c:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8007f60:	460b      	mov	r3, r1
 8007f62:	4313      	orrs	r3, r2
 8007f64:	d034      	beq.n	8007fd0 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8007f66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007f6a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007f6c:	2b00      	cmp	r3, #0
 8007f6e:	d003      	beq.n	8007f78 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8007f70:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007f74:	d007      	beq.n	8007f86 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8007f76:	e011      	b.n	8007f9c <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007f78:	4b12      	ldr	r3, [pc, #72]	@ (8007fc4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007f7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f7c:	4a11      	ldr	r2, [pc, #68]	@ (8007fc4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007f7e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007f82:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8007f84:	e00e      	b.n	8007fa4 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007f86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007f8a:	3308      	adds	r3, #8
 8007f8c:	2102      	movs	r1, #2
 8007f8e:	4618      	mov	r0, r3
 8007f90:	f001 fb76 	bl	8009680 <RCCEx_PLL2_Config>
 8007f94:	4603      	mov	r3, r0
 8007f96:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8007f9a:	e003      	b.n	8007fa4 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8007f9c:	2301      	movs	r3, #1
 8007f9e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007fa2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007fa4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	d10d      	bne.n	8007fc8 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8007fac:	4b05      	ldr	r3, [pc, #20]	@ (8007fc4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007fae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007fb0:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007fb4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007fb8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007fba:	4a02      	ldr	r2, [pc, #8]	@ (8007fc4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007fbc:	430b      	orrs	r3, r1
 8007fbe:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007fc0:	e006      	b.n	8007fd0 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8007fc2:	bf00      	nop
 8007fc4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007fc8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007fcc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8007fd0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007fd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fd8:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8007fdc:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007fde:	2300      	movs	r3, #0
 8007fe0:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007fe2:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8007fe6:	460b      	mov	r3, r1
 8007fe8:	4313      	orrs	r3, r2
 8007fea:	d00c      	beq.n	8008006 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007fec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007ff0:	3328      	adds	r3, #40	@ 0x28
 8007ff2:	2102      	movs	r1, #2
 8007ff4:	4618      	mov	r0, r3
 8007ff6:	f001 fbf5 	bl	80097e4 <RCCEx_PLL3_Config>
 8007ffa:	4603      	mov	r3, r0
 8007ffc:	2b00      	cmp	r3, #0
 8007ffe:	d002      	beq.n	8008006 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8008000:	2301      	movs	r3, #1
 8008002:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8008006:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800800a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800800e:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8008012:	663b      	str	r3, [r7, #96]	@ 0x60
 8008014:	2300      	movs	r3, #0
 8008016:	667b      	str	r3, [r7, #100]	@ 0x64
 8008018:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800801c:	460b      	mov	r3, r1
 800801e:	4313      	orrs	r3, r2
 8008020:	d038      	beq.n	8008094 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8008022:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008026:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800802a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800802e:	d018      	beq.n	8008062 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8008030:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008034:	d811      	bhi.n	800805a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8008036:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800803a:	d014      	beq.n	8008066 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 800803c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008040:	d80b      	bhi.n	800805a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8008042:	2b00      	cmp	r3, #0
 8008044:	d011      	beq.n	800806a <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8008046:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800804a:	d106      	bne.n	800805a <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800804c:	4bc3      	ldr	r3, [pc, #780]	@ (800835c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800804e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008050:	4ac2      	ldr	r2, [pc, #776]	@ (800835c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008052:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008056:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8008058:	e008      	b.n	800806c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800805a:	2301      	movs	r3, #1
 800805c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008060:	e004      	b.n	800806c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8008062:	bf00      	nop
 8008064:	e002      	b.n	800806c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8008066:	bf00      	nop
 8008068:	e000      	b.n	800806c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800806a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800806c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008070:	2b00      	cmp	r3, #0
 8008072:	d10b      	bne.n	800808c <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8008074:	4bb9      	ldr	r3, [pc, #740]	@ (800835c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008076:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008078:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800807c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008080:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008084:	4ab5      	ldr	r2, [pc, #724]	@ (800835c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008086:	430b      	orrs	r3, r1
 8008088:	6553      	str	r3, [r2, #84]	@ 0x54
 800808a:	e003      	b.n	8008094 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800808c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008090:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8008094:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008098:	e9d3 2300 	ldrd	r2, r3, [r3]
 800809c:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 80080a0:	65bb      	str	r3, [r7, #88]	@ 0x58
 80080a2:	2300      	movs	r3, #0
 80080a4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80080a6:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80080aa:	460b      	mov	r3, r1
 80080ac:	4313      	orrs	r3, r2
 80080ae:	d009      	beq.n	80080c4 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80080b0:	4baa      	ldr	r3, [pc, #680]	@ (800835c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80080b2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80080b4:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80080b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80080bc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80080be:	4aa7      	ldr	r2, [pc, #668]	@ (800835c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80080c0:	430b      	orrs	r3, r1
 80080c2:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80080c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80080c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080cc:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 80080d0:	653b      	str	r3, [r7, #80]	@ 0x50
 80080d2:	2300      	movs	r3, #0
 80080d4:	657b      	str	r3, [r7, #84]	@ 0x54
 80080d6:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80080da:	460b      	mov	r3, r1
 80080dc:	4313      	orrs	r3, r2
 80080de:	d00a      	beq.n	80080f6 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80080e0:	4b9e      	ldr	r3, [pc, #632]	@ (800835c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80080e2:	691b      	ldr	r3, [r3, #16]
 80080e4:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 80080e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80080ec:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80080f0:	4a9a      	ldr	r2, [pc, #616]	@ (800835c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80080f2:	430b      	orrs	r3, r1
 80080f4:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80080f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80080fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080fe:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8008102:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008104:	2300      	movs	r3, #0
 8008106:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008108:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800810c:	460b      	mov	r3, r1
 800810e:	4313      	orrs	r3, r2
 8008110:	d009      	beq.n	8008126 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8008112:	4b92      	ldr	r3, [pc, #584]	@ (800835c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008114:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008116:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800811a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800811e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008120:	4a8e      	ldr	r2, [pc, #568]	@ (800835c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008122:	430b      	orrs	r3, r1
 8008124:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8008126:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800812a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800812e:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8008132:	643b      	str	r3, [r7, #64]	@ 0x40
 8008134:	2300      	movs	r3, #0
 8008136:	647b      	str	r3, [r7, #68]	@ 0x44
 8008138:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800813c:	460b      	mov	r3, r1
 800813e:	4313      	orrs	r3, r2
 8008140:	d00e      	beq.n	8008160 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8008142:	4b86      	ldr	r3, [pc, #536]	@ (800835c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008144:	691b      	ldr	r3, [r3, #16]
 8008146:	4a85      	ldr	r2, [pc, #532]	@ (800835c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008148:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800814c:	6113      	str	r3, [r2, #16]
 800814e:	4b83      	ldr	r3, [pc, #524]	@ (800835c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008150:	6919      	ldr	r1, [r3, #16]
 8008152:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008156:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800815a:	4a80      	ldr	r2, [pc, #512]	@ (800835c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800815c:	430b      	orrs	r3, r1
 800815e:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8008160:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008164:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008168:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800816c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800816e:	2300      	movs	r3, #0
 8008170:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008172:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8008176:	460b      	mov	r3, r1
 8008178:	4313      	orrs	r3, r2
 800817a:	d009      	beq.n	8008190 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800817c:	4b77      	ldr	r3, [pc, #476]	@ (800835c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800817e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008180:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8008184:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008188:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800818a:	4a74      	ldr	r2, [pc, #464]	@ (800835c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800818c:	430b      	orrs	r3, r1
 800818e:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8008190:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008194:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008198:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800819c:	633b      	str	r3, [r7, #48]	@ 0x30
 800819e:	2300      	movs	r3, #0
 80081a0:	637b      	str	r3, [r7, #52]	@ 0x34
 80081a2:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80081a6:	460b      	mov	r3, r1
 80081a8:	4313      	orrs	r3, r2
 80081aa:	d00a      	beq.n	80081c2 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80081ac:	4b6b      	ldr	r3, [pc, #428]	@ (800835c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80081ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80081b0:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 80081b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80081b8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80081bc:	4a67      	ldr	r2, [pc, #412]	@ (800835c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80081be:	430b      	orrs	r3, r1
 80081c0:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 80081c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80081c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081ca:	2100      	movs	r1, #0
 80081cc:	62b9      	str	r1, [r7, #40]	@ 0x28
 80081ce:	f003 0301 	and.w	r3, r3, #1
 80081d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80081d4:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80081d8:	460b      	mov	r3, r1
 80081da:	4313      	orrs	r3, r2
 80081dc:	d011      	beq.n	8008202 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80081de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80081e2:	3308      	adds	r3, #8
 80081e4:	2100      	movs	r1, #0
 80081e6:	4618      	mov	r0, r3
 80081e8:	f001 fa4a 	bl	8009680 <RCCEx_PLL2_Config>
 80081ec:	4603      	mov	r3, r0
 80081ee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80081f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	d003      	beq.n	8008202 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80081fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80081fe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8008202:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008206:	e9d3 2300 	ldrd	r2, r3, [r3]
 800820a:	2100      	movs	r1, #0
 800820c:	6239      	str	r1, [r7, #32]
 800820e:	f003 0302 	and.w	r3, r3, #2
 8008212:	627b      	str	r3, [r7, #36]	@ 0x24
 8008214:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8008218:	460b      	mov	r3, r1
 800821a:	4313      	orrs	r3, r2
 800821c:	d011      	beq.n	8008242 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800821e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008222:	3308      	adds	r3, #8
 8008224:	2101      	movs	r1, #1
 8008226:	4618      	mov	r0, r3
 8008228:	f001 fa2a 	bl	8009680 <RCCEx_PLL2_Config>
 800822c:	4603      	mov	r3, r0
 800822e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8008232:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008236:	2b00      	cmp	r3, #0
 8008238:	d003      	beq.n	8008242 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800823a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800823e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8008242:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008246:	e9d3 2300 	ldrd	r2, r3, [r3]
 800824a:	2100      	movs	r1, #0
 800824c:	61b9      	str	r1, [r7, #24]
 800824e:	f003 0304 	and.w	r3, r3, #4
 8008252:	61fb      	str	r3, [r7, #28]
 8008254:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8008258:	460b      	mov	r3, r1
 800825a:	4313      	orrs	r3, r2
 800825c:	d011      	beq.n	8008282 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800825e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008262:	3308      	adds	r3, #8
 8008264:	2102      	movs	r1, #2
 8008266:	4618      	mov	r0, r3
 8008268:	f001 fa0a 	bl	8009680 <RCCEx_PLL2_Config>
 800826c:	4603      	mov	r3, r0
 800826e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8008272:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008276:	2b00      	cmp	r3, #0
 8008278:	d003      	beq.n	8008282 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800827a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800827e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8008282:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008286:	e9d3 2300 	ldrd	r2, r3, [r3]
 800828a:	2100      	movs	r1, #0
 800828c:	6139      	str	r1, [r7, #16]
 800828e:	f003 0308 	and.w	r3, r3, #8
 8008292:	617b      	str	r3, [r7, #20]
 8008294:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8008298:	460b      	mov	r3, r1
 800829a:	4313      	orrs	r3, r2
 800829c:	d011      	beq.n	80082c2 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800829e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80082a2:	3328      	adds	r3, #40	@ 0x28
 80082a4:	2100      	movs	r1, #0
 80082a6:	4618      	mov	r0, r3
 80082a8:	f001 fa9c 	bl	80097e4 <RCCEx_PLL3_Config>
 80082ac:	4603      	mov	r3, r0
 80082ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 80082b2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80082b6:	2b00      	cmp	r3, #0
 80082b8:	d003      	beq.n	80082c2 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80082ba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80082be:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 80082c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80082c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082ca:	2100      	movs	r1, #0
 80082cc:	60b9      	str	r1, [r7, #8]
 80082ce:	f003 0310 	and.w	r3, r3, #16
 80082d2:	60fb      	str	r3, [r7, #12]
 80082d4:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80082d8:	460b      	mov	r3, r1
 80082da:	4313      	orrs	r3, r2
 80082dc:	d011      	beq.n	8008302 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80082de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80082e2:	3328      	adds	r3, #40	@ 0x28
 80082e4:	2101      	movs	r1, #1
 80082e6:	4618      	mov	r0, r3
 80082e8:	f001 fa7c 	bl	80097e4 <RCCEx_PLL3_Config>
 80082ec:	4603      	mov	r3, r0
 80082ee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80082f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80082f6:	2b00      	cmp	r3, #0
 80082f8:	d003      	beq.n	8008302 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80082fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80082fe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8008302:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008306:	e9d3 2300 	ldrd	r2, r3, [r3]
 800830a:	2100      	movs	r1, #0
 800830c:	6039      	str	r1, [r7, #0]
 800830e:	f003 0320 	and.w	r3, r3, #32
 8008312:	607b      	str	r3, [r7, #4]
 8008314:	e9d7 1200 	ldrd	r1, r2, [r7]
 8008318:	460b      	mov	r3, r1
 800831a:	4313      	orrs	r3, r2
 800831c:	d011      	beq.n	8008342 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800831e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008322:	3328      	adds	r3, #40	@ 0x28
 8008324:	2102      	movs	r1, #2
 8008326:	4618      	mov	r0, r3
 8008328:	f001 fa5c 	bl	80097e4 <RCCEx_PLL3_Config>
 800832c:	4603      	mov	r3, r0
 800832e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8008332:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008336:	2b00      	cmp	r3, #0
 8008338:	d003      	beq.n	8008342 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800833a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800833e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8008342:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8008346:	2b00      	cmp	r3, #0
 8008348:	d101      	bne.n	800834e <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800834a:	2300      	movs	r3, #0
 800834c:	e000      	b.n	8008350 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 800834e:	2301      	movs	r3, #1
}
 8008350:	4618      	mov	r0, r3
 8008352:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8008356:	46bd      	mov	sp, r7
 8008358:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800835c:	58024400 	.word	0x58024400

08008360 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8008360:	b580      	push	{r7, lr}
 8008362:	b090      	sub	sp, #64	@ 0x40
 8008364:	af00      	add	r7, sp, #0
 8008366:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800836a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800836e:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 8008372:	430b      	orrs	r3, r1
 8008374:	f040 8094 	bne.w	80084a0 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 8008378:	4b9e      	ldr	r3, [pc, #632]	@ (80085f4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800837a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800837c:	f003 0307 	and.w	r3, r3, #7
 8008380:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8008382:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008384:	2b04      	cmp	r3, #4
 8008386:	f200 8087 	bhi.w	8008498 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 800838a:	a201      	add	r2, pc, #4	@ (adr r2, 8008390 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 800838c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008390:	080083a5 	.word	0x080083a5
 8008394:	080083cd 	.word	0x080083cd
 8008398:	080083f5 	.word	0x080083f5
 800839c:	08008491 	.word	0x08008491
 80083a0:	0800841d 	.word	0x0800841d
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80083a4:	4b93      	ldr	r3, [pc, #588]	@ (80085f4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80083ac:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80083b0:	d108      	bne.n	80083c4 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80083b2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80083b6:	4618      	mov	r0, r3
 80083b8:	f001 f810 	bl	80093dc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80083bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80083be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80083c0:	f000 bd45 	b.w	8008e4e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80083c4:	2300      	movs	r3, #0
 80083c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80083c8:	f000 bd41 	b.w	8008e4e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80083cc:	4b89      	ldr	r3, [pc, #548]	@ (80085f4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80083d4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80083d8:	d108      	bne.n	80083ec <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80083da:	f107 0318 	add.w	r3, r7, #24
 80083de:	4618      	mov	r0, r3
 80083e0:	f000 fd54 	bl	8008e8c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80083e4:	69bb      	ldr	r3, [r7, #24]
 80083e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80083e8:	f000 bd31 	b.w	8008e4e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80083ec:	2300      	movs	r3, #0
 80083ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80083f0:	f000 bd2d 	b.w	8008e4e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80083f4:	4b7f      	ldr	r3, [pc, #508]	@ (80085f4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80083fc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008400:	d108      	bne.n	8008414 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008402:	f107 030c 	add.w	r3, r7, #12
 8008406:	4618      	mov	r0, r3
 8008408:	f000 fe94 	bl	8009134 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800840c:	68fb      	ldr	r3, [r7, #12]
 800840e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008410:	f000 bd1d 	b.w	8008e4e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008414:	2300      	movs	r3, #0
 8008416:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008418:	f000 bd19 	b.w	8008e4e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800841c:	4b75      	ldr	r3, [pc, #468]	@ (80085f4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800841e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008420:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8008424:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008426:	4b73      	ldr	r3, [pc, #460]	@ (80085f4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	f003 0304 	and.w	r3, r3, #4
 800842e:	2b04      	cmp	r3, #4
 8008430:	d10c      	bne.n	800844c <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8008432:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008434:	2b00      	cmp	r3, #0
 8008436:	d109      	bne.n	800844c <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008438:	4b6e      	ldr	r3, [pc, #440]	@ (80085f4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	08db      	lsrs	r3, r3, #3
 800843e:	f003 0303 	and.w	r3, r3, #3
 8008442:	4a6d      	ldr	r2, [pc, #436]	@ (80085f8 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8008444:	fa22 f303 	lsr.w	r3, r2, r3
 8008448:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800844a:	e01f      	b.n	800848c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800844c:	4b69      	ldr	r3, [pc, #420]	@ (80085f4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008454:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008458:	d106      	bne.n	8008468 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 800845a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800845c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008460:	d102      	bne.n	8008468 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8008462:	4b66      	ldr	r3, [pc, #408]	@ (80085fc <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8008464:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008466:	e011      	b.n	800848c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008468:	4b62      	ldr	r3, [pc, #392]	@ (80085f4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008470:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008474:	d106      	bne.n	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 8008476:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008478:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800847c:	d102      	bne.n	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800847e:	4b60      	ldr	r3, [pc, #384]	@ (8008600 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8008480:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008482:	e003      	b.n	800848c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8008484:	2300      	movs	r3, #0
 8008486:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8008488:	f000 bce1 	b.w	8008e4e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800848c:	f000 bcdf 	b.w	8008e4e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8008490:	4b5c      	ldr	r3, [pc, #368]	@ (8008604 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8008492:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008494:	f000 bcdb 	b.w	8008e4e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8008498:	2300      	movs	r3, #0
 800849a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800849c:	f000 bcd7 	b.w	8008e4e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 80084a0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80084a4:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 80084a8:	430b      	orrs	r3, r1
 80084aa:	f040 80ad 	bne.w	8008608 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 80084ae:	4b51      	ldr	r3, [pc, #324]	@ (80085f4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80084b0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80084b2:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 80084b6:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 80084b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084ba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80084be:	d056      	beq.n	800856e <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 80084c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084c2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80084c6:	f200 8090 	bhi.w	80085ea <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 80084ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084cc:	2bc0      	cmp	r3, #192	@ 0xc0
 80084ce:	f000 8088 	beq.w	80085e2 <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 80084d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084d4:	2bc0      	cmp	r3, #192	@ 0xc0
 80084d6:	f200 8088 	bhi.w	80085ea <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 80084da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084dc:	2b80      	cmp	r3, #128	@ 0x80
 80084de:	d032      	beq.n	8008546 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 80084e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084e2:	2b80      	cmp	r3, #128	@ 0x80
 80084e4:	f200 8081 	bhi.w	80085ea <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 80084e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084ea:	2b00      	cmp	r3, #0
 80084ec:	d003      	beq.n	80084f6 <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 80084ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084f0:	2b40      	cmp	r3, #64	@ 0x40
 80084f2:	d014      	beq.n	800851e <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 80084f4:	e079      	b.n	80085ea <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80084f6:	4b3f      	ldr	r3, [pc, #252]	@ (80085f4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80084fe:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008502:	d108      	bne.n	8008516 <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008504:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008508:	4618      	mov	r0, r3
 800850a:	f000 ff67 	bl	80093dc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800850e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008510:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008512:	f000 bc9c 	b.w	8008e4e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008516:	2300      	movs	r3, #0
 8008518:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800851a:	f000 bc98 	b.w	8008e4e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800851e:	4b35      	ldr	r3, [pc, #212]	@ (80085f4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008526:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800852a:	d108      	bne.n	800853e <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800852c:	f107 0318 	add.w	r3, r7, #24
 8008530:	4618      	mov	r0, r3
 8008532:	f000 fcab 	bl	8008e8c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8008536:	69bb      	ldr	r3, [r7, #24]
 8008538:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800853a:	f000 bc88 	b.w	8008e4e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800853e:	2300      	movs	r3, #0
 8008540:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008542:	f000 bc84 	b.w	8008e4e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008546:	4b2b      	ldr	r3, [pc, #172]	@ (80085f4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800854e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008552:	d108      	bne.n	8008566 <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008554:	f107 030c 	add.w	r3, r7, #12
 8008558:	4618      	mov	r0, r3
 800855a:	f000 fdeb 	bl	8009134 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008562:	f000 bc74 	b.w	8008e4e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008566:	2300      	movs	r3, #0
 8008568:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800856a:	f000 bc70 	b.w	8008e4e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800856e:	4b21      	ldr	r3, [pc, #132]	@ (80085f4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008570:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008572:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8008576:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008578:	4b1e      	ldr	r3, [pc, #120]	@ (80085f4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	f003 0304 	and.w	r3, r3, #4
 8008580:	2b04      	cmp	r3, #4
 8008582:	d10c      	bne.n	800859e <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 8008584:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008586:	2b00      	cmp	r3, #0
 8008588:	d109      	bne.n	800859e <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800858a:	4b1a      	ldr	r3, [pc, #104]	@ (80085f4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	08db      	lsrs	r3, r3, #3
 8008590:	f003 0303 	and.w	r3, r3, #3
 8008594:	4a18      	ldr	r2, [pc, #96]	@ (80085f8 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8008596:	fa22 f303 	lsr.w	r3, r2, r3
 800859a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800859c:	e01f      	b.n	80085de <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800859e:	4b15      	ldr	r3, [pc, #84]	@ (80085f4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80085a6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80085aa:	d106      	bne.n	80085ba <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 80085ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80085ae:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80085b2:	d102      	bne.n	80085ba <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80085b4:	4b11      	ldr	r3, [pc, #68]	@ (80085fc <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 80085b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80085b8:	e011      	b.n	80085de <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80085ba:	4b0e      	ldr	r3, [pc, #56]	@ (80085f4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80085bc:	681b      	ldr	r3, [r3, #0]
 80085be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80085c2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80085c6:	d106      	bne.n	80085d6 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 80085c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80085ca:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80085ce:	d102      	bne.n	80085d6 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80085d0:	4b0b      	ldr	r3, [pc, #44]	@ (8008600 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 80085d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80085d4:	e003      	b.n	80085de <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80085d6:	2300      	movs	r3, #0
 80085d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80085da:	f000 bc38 	b.w	8008e4e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80085de:	f000 bc36 	b.w	8008e4e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80085e2:	4b08      	ldr	r3, [pc, #32]	@ (8008604 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 80085e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80085e6:	f000 bc32 	b.w	8008e4e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 80085ea:	2300      	movs	r3, #0
 80085ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80085ee:	f000 bc2e 	b.w	8008e4e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80085f2:	bf00      	nop
 80085f4:	58024400 	.word	0x58024400
 80085f8:	03d09000 	.word	0x03d09000
 80085fc:	003d0900 	.word	0x003d0900
 8008600:	00f42400 	.word	0x00f42400
 8008604:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8008608:	e9d7 2300 	ldrd	r2, r3, [r7]
 800860c:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 8008610:	430b      	orrs	r3, r1
 8008612:	f040 809c 	bne.w	800874e <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 8008616:	4b9e      	ldr	r3, [pc, #632]	@ (8008890 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008618:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800861a:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 800861e:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8008620:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008622:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008626:	d054      	beq.n	80086d2 <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 8008628:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800862a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800862e:	f200 808b 	bhi.w	8008748 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8008632:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008634:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8008638:	f000 8083 	beq.w	8008742 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 800863c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800863e:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8008642:	f200 8081 	bhi.w	8008748 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8008646:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008648:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800864c:	d02f      	beq.n	80086ae <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 800864e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008650:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008654:	d878      	bhi.n	8008748 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8008656:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008658:	2b00      	cmp	r3, #0
 800865a:	d004      	beq.n	8008666 <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 800865c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800865e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008662:	d012      	beq.n	800868a <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 8008664:	e070      	b.n	8008748 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008666:	4b8a      	ldr	r3, [pc, #552]	@ (8008890 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800866e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008672:	d107      	bne.n	8008684 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008674:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008678:	4618      	mov	r0, r3
 800867a:	f000 feaf 	bl	80093dc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800867e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008680:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008682:	e3e4      	b.n	8008e4e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008684:	2300      	movs	r3, #0
 8008686:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008688:	e3e1      	b.n	8008e4e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800868a:	4b81      	ldr	r3, [pc, #516]	@ (8008890 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008692:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008696:	d107      	bne.n	80086a8 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008698:	f107 0318 	add.w	r3, r7, #24
 800869c:	4618      	mov	r0, r3
 800869e:	f000 fbf5 	bl	8008e8c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80086a2:	69bb      	ldr	r3, [r7, #24]
 80086a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80086a6:	e3d2      	b.n	8008e4e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80086a8:	2300      	movs	r3, #0
 80086aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80086ac:	e3cf      	b.n	8008e4e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80086ae:	4b78      	ldr	r3, [pc, #480]	@ (8008890 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80086b0:	681b      	ldr	r3, [r3, #0]
 80086b2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80086b6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80086ba:	d107      	bne.n	80086cc <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80086bc:	f107 030c 	add.w	r3, r7, #12
 80086c0:	4618      	mov	r0, r3
 80086c2:	f000 fd37 	bl	8009134 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80086c6:	68fb      	ldr	r3, [r7, #12]
 80086c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80086ca:	e3c0      	b.n	8008e4e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80086cc:	2300      	movs	r3, #0
 80086ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80086d0:	e3bd      	b.n	8008e4e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80086d2:	4b6f      	ldr	r3, [pc, #444]	@ (8008890 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80086d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80086d6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80086da:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80086dc:	4b6c      	ldr	r3, [pc, #432]	@ (8008890 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	f003 0304 	and.w	r3, r3, #4
 80086e4:	2b04      	cmp	r3, #4
 80086e6:	d10c      	bne.n	8008702 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 80086e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	d109      	bne.n	8008702 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80086ee:	4b68      	ldr	r3, [pc, #416]	@ (8008890 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	08db      	lsrs	r3, r3, #3
 80086f4:	f003 0303 	and.w	r3, r3, #3
 80086f8:	4a66      	ldr	r2, [pc, #408]	@ (8008894 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 80086fa:	fa22 f303 	lsr.w	r3, r2, r3
 80086fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008700:	e01e      	b.n	8008740 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008702:	4b63      	ldr	r3, [pc, #396]	@ (8008890 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800870a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800870e:	d106      	bne.n	800871e <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 8008710:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008712:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008716:	d102      	bne.n	800871e <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8008718:	4b5f      	ldr	r3, [pc, #380]	@ (8008898 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800871a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800871c:	e010      	b.n	8008740 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800871e:	4b5c      	ldr	r3, [pc, #368]	@ (8008890 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008726:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800872a:	d106      	bne.n	800873a <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 800872c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800872e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008732:	d102      	bne.n	800873a <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8008734:	4b59      	ldr	r3, [pc, #356]	@ (800889c <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8008736:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008738:	e002      	b.n	8008740 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800873a:	2300      	movs	r3, #0
 800873c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800873e:	e386      	b.n	8008e4e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8008740:	e385      	b.n	8008e4e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8008742:	4b57      	ldr	r3, [pc, #348]	@ (80088a0 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8008744:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008746:	e382      	b.n	8008e4e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8008748:	2300      	movs	r3, #0
 800874a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800874c:	e37f      	b.n	8008e4e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800874e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008752:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 8008756:	430b      	orrs	r3, r1
 8008758:	f040 80a7 	bne.w	80088aa <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 800875c:	4b4c      	ldr	r3, [pc, #304]	@ (8008890 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800875e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008760:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8008764:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8008766:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008768:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800876c:	d055      	beq.n	800881a <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 800876e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008770:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008774:	f200 8096 	bhi.w	80088a4 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8008778:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800877a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800877e:	f000 8084 	beq.w	800888a <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 8008782:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008784:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8008788:	f200 808c 	bhi.w	80088a4 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800878c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800878e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008792:	d030      	beq.n	80087f6 <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 8008794:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008796:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800879a:	f200 8083 	bhi.w	80088a4 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800879e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087a0:	2b00      	cmp	r3, #0
 80087a2:	d004      	beq.n	80087ae <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 80087a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087a6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80087aa:	d012      	beq.n	80087d2 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 80087ac:	e07a      	b.n	80088a4 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80087ae:	4b38      	ldr	r3, [pc, #224]	@ (8008890 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80087b0:	681b      	ldr	r3, [r3, #0]
 80087b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80087b6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80087ba:	d107      	bne.n	80087cc <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80087bc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80087c0:	4618      	mov	r0, r3
 80087c2:	f000 fe0b 	bl	80093dc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80087c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80087ca:	e340      	b.n	8008e4e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80087cc:	2300      	movs	r3, #0
 80087ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80087d0:	e33d      	b.n	8008e4e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80087d2:	4b2f      	ldr	r3, [pc, #188]	@ (8008890 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80087da:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80087de:	d107      	bne.n	80087f0 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80087e0:	f107 0318 	add.w	r3, r7, #24
 80087e4:	4618      	mov	r0, r3
 80087e6:	f000 fb51 	bl	8008e8c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80087ea:	69bb      	ldr	r3, [r7, #24]
 80087ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80087ee:	e32e      	b.n	8008e4e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80087f0:	2300      	movs	r3, #0
 80087f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80087f4:	e32b      	b.n	8008e4e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80087f6:	4b26      	ldr	r3, [pc, #152]	@ (8008890 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80087fe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008802:	d107      	bne.n	8008814 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008804:	f107 030c 	add.w	r3, r7, #12
 8008808:	4618      	mov	r0, r3
 800880a:	f000 fc93 	bl	8009134 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008812:	e31c      	b.n	8008e4e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008814:	2300      	movs	r3, #0
 8008816:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008818:	e319      	b.n	8008e4e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800881a:	4b1d      	ldr	r3, [pc, #116]	@ (8008890 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800881c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800881e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8008822:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008824:	4b1a      	ldr	r3, [pc, #104]	@ (8008890 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	f003 0304 	and.w	r3, r3, #4
 800882c:	2b04      	cmp	r3, #4
 800882e:	d10c      	bne.n	800884a <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 8008830:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008832:	2b00      	cmp	r3, #0
 8008834:	d109      	bne.n	800884a <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008836:	4b16      	ldr	r3, [pc, #88]	@ (8008890 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	08db      	lsrs	r3, r3, #3
 800883c:	f003 0303 	and.w	r3, r3, #3
 8008840:	4a14      	ldr	r2, [pc, #80]	@ (8008894 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8008842:	fa22 f303 	lsr.w	r3, r2, r3
 8008846:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008848:	e01e      	b.n	8008888 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800884a:	4b11      	ldr	r3, [pc, #68]	@ (8008890 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800884c:	681b      	ldr	r3, [r3, #0]
 800884e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008852:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008856:	d106      	bne.n	8008866 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 8008858:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800885a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800885e:	d102      	bne.n	8008866 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8008860:	4b0d      	ldr	r3, [pc, #52]	@ (8008898 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8008862:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008864:	e010      	b.n	8008888 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008866:	4b0a      	ldr	r3, [pc, #40]	@ (8008890 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800886e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008872:	d106      	bne.n	8008882 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 8008874:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008876:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800887a:	d102      	bne.n	8008882 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800887c:	4b07      	ldr	r3, [pc, #28]	@ (800889c <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800887e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008880:	e002      	b.n	8008888 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8008882:	2300      	movs	r3, #0
 8008884:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8008886:	e2e2      	b.n	8008e4e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8008888:	e2e1      	b.n	8008e4e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800888a:	4b05      	ldr	r3, [pc, #20]	@ (80088a0 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800888c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800888e:	e2de      	b.n	8008e4e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8008890:	58024400 	.word	0x58024400
 8008894:	03d09000 	.word	0x03d09000
 8008898:	003d0900 	.word	0x003d0900
 800889c:	00f42400 	.word	0x00f42400
 80088a0:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 80088a4:	2300      	movs	r3, #0
 80088a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80088a8:	e2d1      	b.n	8008e4e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 80088aa:	e9d7 2300 	ldrd	r2, r3, [r7]
 80088ae:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 80088b2:	430b      	orrs	r3, r1
 80088b4:	f040 809c 	bne.w	80089f0 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 80088b8:	4b93      	ldr	r3, [pc, #588]	@ (8008b08 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80088ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80088bc:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 80088c0:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80088c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088c4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80088c8:	d054      	beq.n	8008974 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 80088ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088cc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80088d0:	f200 808b 	bhi.w	80089ea <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 80088d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088d6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80088da:	f000 8083 	beq.w	80089e4 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 80088de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088e0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80088e4:	f200 8081 	bhi.w	80089ea <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 80088e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088ea:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80088ee:	d02f      	beq.n	8008950 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 80088f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088f2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80088f6:	d878      	bhi.n	80089ea <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 80088f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088fa:	2b00      	cmp	r3, #0
 80088fc:	d004      	beq.n	8008908 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 80088fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008900:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008904:	d012      	beq.n	800892c <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 8008906:	e070      	b.n	80089ea <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008908:	4b7f      	ldr	r3, [pc, #508]	@ (8008b08 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008910:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008914:	d107      	bne.n	8008926 <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008916:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800891a:	4618      	mov	r0, r3
 800891c:	f000 fd5e 	bl	80093dc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008920:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008922:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008924:	e293      	b.n	8008e4e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008926:	2300      	movs	r3, #0
 8008928:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800892a:	e290      	b.n	8008e4e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800892c:	4b76      	ldr	r3, [pc, #472]	@ (8008b08 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008934:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008938:	d107      	bne.n	800894a <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800893a:	f107 0318 	add.w	r3, r7, #24
 800893e:	4618      	mov	r0, r3
 8008940:	f000 faa4 	bl	8008e8c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8008944:	69bb      	ldr	r3, [r7, #24]
 8008946:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008948:	e281      	b.n	8008e4e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800894a:	2300      	movs	r3, #0
 800894c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800894e:	e27e      	b.n	8008e4e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008950:	4b6d      	ldr	r3, [pc, #436]	@ (8008b08 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008958:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800895c:	d107      	bne.n	800896e <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800895e:	f107 030c 	add.w	r3, r7, #12
 8008962:	4618      	mov	r0, r3
 8008964:	f000 fbe6 	bl	8009134 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8008968:	68fb      	ldr	r3, [r7, #12]
 800896a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800896c:	e26f      	b.n	8008e4e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800896e:	2300      	movs	r3, #0
 8008970:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008972:	e26c      	b.n	8008e4e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008974:	4b64      	ldr	r3, [pc, #400]	@ (8008b08 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008976:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008978:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800897c:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800897e:	4b62      	ldr	r3, [pc, #392]	@ (8008b08 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	f003 0304 	and.w	r3, r3, #4
 8008986:	2b04      	cmp	r3, #4
 8008988:	d10c      	bne.n	80089a4 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 800898a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800898c:	2b00      	cmp	r3, #0
 800898e:	d109      	bne.n	80089a4 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008990:	4b5d      	ldr	r3, [pc, #372]	@ (8008b08 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	08db      	lsrs	r3, r3, #3
 8008996:	f003 0303 	and.w	r3, r3, #3
 800899a:	4a5c      	ldr	r2, [pc, #368]	@ (8008b0c <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 800899c:	fa22 f303 	lsr.w	r3, r2, r3
 80089a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80089a2:	e01e      	b.n	80089e2 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80089a4:	4b58      	ldr	r3, [pc, #352]	@ (8008b08 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80089ac:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80089b0:	d106      	bne.n	80089c0 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 80089b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80089b4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80089b8:	d102      	bne.n	80089c0 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80089ba:	4b55      	ldr	r3, [pc, #340]	@ (8008b10 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 80089bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80089be:	e010      	b.n	80089e2 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80089c0:	4b51      	ldr	r3, [pc, #324]	@ (8008b08 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80089c8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80089cc:	d106      	bne.n	80089dc <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 80089ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80089d0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80089d4:	d102      	bne.n	80089dc <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80089d6:	4b4f      	ldr	r3, [pc, #316]	@ (8008b14 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 80089d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80089da:	e002      	b.n	80089e2 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80089dc:	2300      	movs	r3, #0
 80089de:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80089e0:	e235      	b.n	8008e4e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80089e2:	e234      	b.n	8008e4e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80089e4:	4b4c      	ldr	r3, [pc, #304]	@ (8008b18 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 80089e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80089e8:	e231      	b.n	8008e4e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 80089ea:	2300      	movs	r3, #0
 80089ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80089ee:	e22e      	b.n	8008e4e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 80089f0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80089f4:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 80089f8:	430b      	orrs	r3, r1
 80089fa:	f040 808f 	bne.w	8008b1c <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 80089fe:	4b42      	ldr	r3, [pc, #264]	@ (8008b08 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008a00:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008a02:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8008a06:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 8008a08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a0a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008a0e:	d06b      	beq.n	8008ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 8008a10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a12:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008a16:	d874      	bhi.n	8008b02 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8008a18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a1a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008a1e:	d056      	beq.n	8008ace <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 8008a20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a22:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008a26:	d86c      	bhi.n	8008b02 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8008a28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a2a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008a2e:	d03b      	beq.n	8008aa8 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 8008a30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a32:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008a36:	d864      	bhi.n	8008b02 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8008a38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a3a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008a3e:	d021      	beq.n	8008a84 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8008a40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a42:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008a46:	d85c      	bhi.n	8008b02 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8008a48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a4a:	2b00      	cmp	r3, #0
 8008a4c:	d004      	beq.n	8008a58 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 8008a4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a50:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008a54:	d004      	beq.n	8008a60 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 8008a56:	e054      	b.n	8008b02 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 8008a58:	f7fe fa4c 	bl	8006ef4 <HAL_RCC_GetPCLK1Freq>
 8008a5c:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008a5e:	e1f6      	b.n	8008e4e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008a60:	4b29      	ldr	r3, [pc, #164]	@ (8008b08 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008a62:	681b      	ldr	r3, [r3, #0]
 8008a64:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008a68:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008a6c:	d107      	bne.n	8008a7e <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008a6e:	f107 0318 	add.w	r3, r7, #24
 8008a72:	4618      	mov	r0, r3
 8008a74:	f000 fa0a 	bl	8008e8c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008a78:	69fb      	ldr	r3, [r7, #28]
 8008a7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008a7c:	e1e7      	b.n	8008e4e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008a7e:	2300      	movs	r3, #0
 8008a80:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008a82:	e1e4      	b.n	8008e4e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008a84:	4b20      	ldr	r3, [pc, #128]	@ (8008b08 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008a8c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008a90:	d107      	bne.n	8008aa2 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008a92:	f107 030c 	add.w	r3, r7, #12
 8008a96:	4618      	mov	r0, r3
 8008a98:	f000 fb4c 	bl	8009134 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008a9c:	693b      	ldr	r3, [r7, #16]
 8008a9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008aa0:	e1d5      	b.n	8008e4e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008aa2:	2300      	movs	r3, #0
 8008aa4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008aa6:	e1d2      	b.n	8008e4e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008aa8:	4b17      	ldr	r3, [pc, #92]	@ (8008b08 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	f003 0304 	and.w	r3, r3, #4
 8008ab0:	2b04      	cmp	r3, #4
 8008ab2:	d109      	bne.n	8008ac8 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008ab4:	4b14      	ldr	r3, [pc, #80]	@ (8008b08 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008ab6:	681b      	ldr	r3, [r3, #0]
 8008ab8:	08db      	lsrs	r3, r3, #3
 8008aba:	f003 0303 	and.w	r3, r3, #3
 8008abe:	4a13      	ldr	r2, [pc, #76]	@ (8008b0c <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8008ac0:	fa22 f303 	lsr.w	r3, r2, r3
 8008ac4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008ac6:	e1c2      	b.n	8008e4e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008ac8:	2300      	movs	r3, #0
 8008aca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008acc:	e1bf      	b.n	8008e4e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8008ace:	4b0e      	ldr	r3, [pc, #56]	@ (8008b08 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008ad6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008ada:	d102      	bne.n	8008ae2 <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 8008adc:	4b0c      	ldr	r3, [pc, #48]	@ (8008b10 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8008ade:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008ae0:	e1b5      	b.n	8008e4e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008ae2:	2300      	movs	r3, #0
 8008ae4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008ae6:	e1b2      	b.n	8008e4e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8008ae8:	4b07      	ldr	r3, [pc, #28]	@ (8008b08 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008aea:	681b      	ldr	r3, [r3, #0]
 8008aec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008af0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008af4:	d102      	bne.n	8008afc <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 8008af6:	4b07      	ldr	r3, [pc, #28]	@ (8008b14 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8008af8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008afa:	e1a8      	b.n	8008e4e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008afc:	2300      	movs	r3, #0
 8008afe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008b00:	e1a5      	b.n	8008e4e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8008b02:	2300      	movs	r3, #0
 8008b04:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008b06:	e1a2      	b.n	8008e4e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8008b08:	58024400 	.word	0x58024400
 8008b0c:	03d09000 	.word	0x03d09000
 8008b10:	003d0900 	.word	0x003d0900
 8008b14:	00f42400 	.word	0x00f42400
 8008b18:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8008b1c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008b20:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 8008b24:	430b      	orrs	r3, r1
 8008b26:	d173      	bne.n	8008c10 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8008b28:	4b9c      	ldr	r3, [pc, #624]	@ (8008d9c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008b2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008b2c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8008b30:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8008b32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b34:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008b38:	d02f      	beq.n	8008b9a <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 8008b3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b3c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008b40:	d863      	bhi.n	8008c0a <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 8008b42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b44:	2b00      	cmp	r3, #0
 8008b46:	d004      	beq.n	8008b52 <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 8008b48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b4a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008b4e:	d012      	beq.n	8008b76 <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 8008b50:	e05b      	b.n	8008c0a <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008b52:	4b92      	ldr	r3, [pc, #584]	@ (8008d9c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008b54:	681b      	ldr	r3, [r3, #0]
 8008b56:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008b5a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008b5e:	d107      	bne.n	8008b70 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008b60:	f107 0318 	add.w	r3, r7, #24
 8008b64:	4618      	mov	r0, r3
 8008b66:	f000 f991 	bl	8008e8c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8008b6a:	69bb      	ldr	r3, [r7, #24]
 8008b6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008b6e:	e16e      	b.n	8008e4e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008b70:	2300      	movs	r3, #0
 8008b72:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008b74:	e16b      	b.n	8008e4e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008b76:	4b89      	ldr	r3, [pc, #548]	@ (8008d9c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008b78:	681b      	ldr	r3, [r3, #0]
 8008b7a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008b7e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008b82:	d107      	bne.n	8008b94 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008b84:	f107 030c 	add.w	r3, r7, #12
 8008b88:	4618      	mov	r0, r3
 8008b8a:	f000 fad3 	bl	8009134 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8008b8e:	697b      	ldr	r3, [r7, #20]
 8008b90:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008b92:	e15c      	b.n	8008e4e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008b94:	2300      	movs	r3, #0
 8008b96:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008b98:	e159      	b.n	8008e4e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008b9a:	4b80      	ldr	r3, [pc, #512]	@ (8008d9c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008b9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008b9e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8008ba2:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008ba4:	4b7d      	ldr	r3, [pc, #500]	@ (8008d9c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	f003 0304 	and.w	r3, r3, #4
 8008bac:	2b04      	cmp	r3, #4
 8008bae:	d10c      	bne.n	8008bca <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 8008bb0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008bb2:	2b00      	cmp	r3, #0
 8008bb4:	d109      	bne.n	8008bca <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008bb6:	4b79      	ldr	r3, [pc, #484]	@ (8008d9c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	08db      	lsrs	r3, r3, #3
 8008bbc:	f003 0303 	and.w	r3, r3, #3
 8008bc0:	4a77      	ldr	r2, [pc, #476]	@ (8008da0 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8008bc2:	fa22 f303 	lsr.w	r3, r2, r3
 8008bc6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008bc8:	e01e      	b.n	8008c08 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008bca:	4b74      	ldr	r3, [pc, #464]	@ (8008d9c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008bcc:	681b      	ldr	r3, [r3, #0]
 8008bce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008bd2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008bd6:	d106      	bne.n	8008be6 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 8008bd8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008bda:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008bde:	d102      	bne.n	8008be6 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8008be0:	4b70      	ldr	r3, [pc, #448]	@ (8008da4 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8008be2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008be4:	e010      	b.n	8008c08 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008be6:	4b6d      	ldr	r3, [pc, #436]	@ (8008d9c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008bee:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008bf2:	d106      	bne.n	8008c02 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 8008bf4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008bf6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008bfa:	d102      	bne.n	8008c02 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8008bfc:	4b6a      	ldr	r3, [pc, #424]	@ (8008da8 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8008bfe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008c00:	e002      	b.n	8008c08 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8008c02:	2300      	movs	r3, #0
 8008c04:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8008c06:	e122      	b.n	8008e4e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8008c08:	e121      	b.n	8008e4e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8008c0a:	2300      	movs	r3, #0
 8008c0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008c0e:	e11e      	b.n	8008e4e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8008c10:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008c14:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8008c18:	430b      	orrs	r3, r1
 8008c1a:	d133      	bne.n	8008c84 <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8008c1c:	4b5f      	ldr	r3, [pc, #380]	@ (8008d9c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008c1e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008c20:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008c24:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8008c26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c28:	2b00      	cmp	r3, #0
 8008c2a:	d004      	beq.n	8008c36 <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 8008c2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c2e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008c32:	d012      	beq.n	8008c5a <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 8008c34:	e023      	b.n	8008c7e <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008c36:	4b59      	ldr	r3, [pc, #356]	@ (8008d9c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008c38:	681b      	ldr	r3, [r3, #0]
 8008c3a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008c3e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008c42:	d107      	bne.n	8008c54 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008c44:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008c48:	4618      	mov	r0, r3
 8008c4a:	f000 fbc7 	bl	80093dc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008c4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c50:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008c52:	e0fc      	b.n	8008e4e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008c54:	2300      	movs	r3, #0
 8008c56:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008c58:	e0f9      	b.n	8008e4e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008c5a:	4b50      	ldr	r3, [pc, #320]	@ (8008d9c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008c62:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008c66:	d107      	bne.n	8008c78 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008c68:	f107 0318 	add.w	r3, r7, #24
 8008c6c:	4618      	mov	r0, r3
 8008c6e:	f000 f90d 	bl	8008e8c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8008c72:	6a3b      	ldr	r3, [r7, #32]
 8008c74:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008c76:	e0ea      	b.n	8008e4e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008c78:	2300      	movs	r3, #0
 8008c7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008c7c:	e0e7      	b.n	8008e4e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8008c7e:	2300      	movs	r3, #0
 8008c80:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008c82:	e0e4      	b.n	8008e4e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8008c84:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008c88:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 8008c8c:	430b      	orrs	r3, r1
 8008c8e:	f040 808d 	bne.w	8008dac <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 8008c92:	4b42      	ldr	r3, [pc, #264]	@ (8008d9c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008c94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008c96:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 8008c9a:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8008c9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c9e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008ca2:	d06b      	beq.n	8008d7c <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 8008ca4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ca6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008caa:	d874      	bhi.n	8008d96 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8008cac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008cb2:	d056      	beq.n	8008d62 <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 8008cb4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cb6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008cba:	d86c      	bhi.n	8008d96 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8008cbc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cbe:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8008cc2:	d03b      	beq.n	8008d3c <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 8008cc4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cc6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8008cca:	d864      	bhi.n	8008d96 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8008ccc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cce:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008cd2:	d021      	beq.n	8008d18 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8008cd4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cd6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008cda:	d85c      	bhi.n	8008d96 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8008cdc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cde:	2b00      	cmp	r3, #0
 8008ce0:	d004      	beq.n	8008cec <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 8008ce2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ce4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008ce8:	d004      	beq.n	8008cf4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 8008cea:	e054      	b.n	8008d96 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8008cec:	f000 f8b8 	bl	8008e60 <HAL_RCCEx_GetD3PCLK1Freq>
 8008cf0:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008cf2:	e0ac      	b.n	8008e4e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008cf4:	4b29      	ldr	r3, [pc, #164]	@ (8008d9c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008cfc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008d00:	d107      	bne.n	8008d12 <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008d02:	f107 0318 	add.w	r3, r7, #24
 8008d06:	4618      	mov	r0, r3
 8008d08:	f000 f8c0 	bl	8008e8c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008d0c:	69fb      	ldr	r3, [r7, #28]
 8008d0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008d10:	e09d      	b.n	8008e4e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008d12:	2300      	movs	r3, #0
 8008d14:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008d16:	e09a      	b.n	8008e4e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008d18:	4b20      	ldr	r3, [pc, #128]	@ (8008d9c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008d20:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008d24:	d107      	bne.n	8008d36 <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008d26:	f107 030c 	add.w	r3, r7, #12
 8008d2a:	4618      	mov	r0, r3
 8008d2c:	f000 fa02 	bl	8009134 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008d30:	693b      	ldr	r3, [r7, #16]
 8008d32:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008d34:	e08b      	b.n	8008e4e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008d36:	2300      	movs	r3, #0
 8008d38:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008d3a:	e088      	b.n	8008e4e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008d3c:	4b17      	ldr	r3, [pc, #92]	@ (8008d9c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	f003 0304 	and.w	r3, r3, #4
 8008d44:	2b04      	cmp	r3, #4
 8008d46:	d109      	bne.n	8008d5c <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008d48:	4b14      	ldr	r3, [pc, #80]	@ (8008d9c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	08db      	lsrs	r3, r3, #3
 8008d4e:	f003 0303 	and.w	r3, r3, #3
 8008d52:	4a13      	ldr	r2, [pc, #76]	@ (8008da0 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8008d54:	fa22 f303 	lsr.w	r3, r2, r3
 8008d58:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008d5a:	e078      	b.n	8008e4e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008d5c:	2300      	movs	r3, #0
 8008d5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008d60:	e075      	b.n	8008e4e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8008d62:	4b0e      	ldr	r3, [pc, #56]	@ (8008d9c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008d6a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008d6e:	d102      	bne.n	8008d76 <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 8008d70:	4b0c      	ldr	r3, [pc, #48]	@ (8008da4 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8008d72:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008d74:	e06b      	b.n	8008e4e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008d76:	2300      	movs	r3, #0
 8008d78:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008d7a:	e068      	b.n	8008e4e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8008d7c:	4b07      	ldr	r3, [pc, #28]	@ (8008d9c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008d7e:	681b      	ldr	r3, [r3, #0]
 8008d80:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008d84:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008d88:	d102      	bne.n	8008d90 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 8008d8a:	4b07      	ldr	r3, [pc, #28]	@ (8008da8 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8008d8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008d8e:	e05e      	b.n	8008e4e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008d90:	2300      	movs	r3, #0
 8008d92:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008d94:	e05b      	b.n	8008e4e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 8008d96:	2300      	movs	r3, #0
 8008d98:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008d9a:	e058      	b.n	8008e4e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8008d9c:	58024400 	.word	0x58024400
 8008da0:	03d09000 	.word	0x03d09000
 8008da4:	003d0900 	.word	0x003d0900
 8008da8:	00f42400 	.word	0x00f42400
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8008dac:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008db0:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 8008db4:	430b      	orrs	r3, r1
 8008db6:	d148      	bne.n	8008e4a <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8008db8:	4b27      	ldr	r3, [pc, #156]	@ (8008e58 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8008dba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008dbc:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8008dc0:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8008dc2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008dc4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008dc8:	d02a      	beq.n	8008e20 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 8008dca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008dcc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008dd0:	d838      	bhi.n	8008e44 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 8008dd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008dd4:	2b00      	cmp	r3, #0
 8008dd6:	d004      	beq.n	8008de2 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 8008dd8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008dda:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008dde:	d00d      	beq.n	8008dfc <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 8008de0:	e030      	b.n	8008e44 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8008de2:	4b1d      	ldr	r3, [pc, #116]	@ (8008e58 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8008de4:	681b      	ldr	r3, [r3, #0]
 8008de6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008dea:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008dee:	d102      	bne.n	8008df6 <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 8008df0:	4b1a      	ldr	r3, [pc, #104]	@ (8008e5c <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 8008df2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008df4:	e02b      	b.n	8008e4e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008df6:	2300      	movs	r3, #0
 8008df8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008dfa:	e028      	b.n	8008e4e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008dfc:	4b16      	ldr	r3, [pc, #88]	@ (8008e58 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8008dfe:	681b      	ldr	r3, [r3, #0]
 8008e00:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008e04:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008e08:	d107      	bne.n	8008e1a <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008e0a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008e0e:	4618      	mov	r0, r3
 8008e10:	f000 fae4 	bl	80093dc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008e14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e16:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008e18:	e019      	b.n	8008e4e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008e1a:	2300      	movs	r3, #0
 8008e1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008e1e:	e016      	b.n	8008e4e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008e20:	4b0d      	ldr	r3, [pc, #52]	@ (8008e58 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008e28:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008e2c:	d107      	bne.n	8008e3e <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008e2e:	f107 0318 	add.w	r3, r7, #24
 8008e32:	4618      	mov	r0, r3
 8008e34:	f000 f82a 	bl	8008e8c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008e38:	69fb      	ldr	r3, [r7, #28]
 8008e3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008e3c:	e007      	b.n	8008e4e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008e3e:	2300      	movs	r3, #0
 8008e40:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008e42:	e004      	b.n	8008e4e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8008e44:	2300      	movs	r3, #0
 8008e46:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008e48:	e001      	b.n	8008e4e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 8008e4a:	2300      	movs	r3, #0
 8008e4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 8008e4e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8008e50:	4618      	mov	r0, r3
 8008e52:	3740      	adds	r7, #64	@ 0x40
 8008e54:	46bd      	mov	sp, r7
 8008e56:	bd80      	pop	{r7, pc}
 8008e58:	58024400 	.word	0x58024400
 8008e5c:	00f42400 	.word	0x00f42400

08008e60 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8008e60:	b580      	push	{r7, lr}
 8008e62:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8008e64:	f7fe f816 	bl	8006e94 <HAL_RCC_GetHCLKFreq>
 8008e68:	4602      	mov	r2, r0
 8008e6a:	4b06      	ldr	r3, [pc, #24]	@ (8008e84 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8008e6c:	6a1b      	ldr	r3, [r3, #32]
 8008e6e:	091b      	lsrs	r3, r3, #4
 8008e70:	f003 0307 	and.w	r3, r3, #7
 8008e74:	4904      	ldr	r1, [pc, #16]	@ (8008e88 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8008e76:	5ccb      	ldrb	r3, [r1, r3]
 8008e78:	f003 031f 	and.w	r3, r3, #31
 8008e7c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8008e80:	4618      	mov	r0, r3
 8008e82:	bd80      	pop	{r7, pc}
 8008e84:	58024400 	.word	0x58024400
 8008e88:	0800c628 	.word	0x0800c628

08008e8c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8008e8c:	b480      	push	{r7}
 8008e8e:	b089      	sub	sp, #36	@ 0x24
 8008e90:	af00      	add	r7, sp, #0
 8008e92:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008e94:	4ba1      	ldr	r3, [pc, #644]	@ (800911c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008e96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e98:	f003 0303 	and.w	r3, r3, #3
 8008e9c:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8008e9e:	4b9f      	ldr	r3, [pc, #636]	@ (800911c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008ea0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ea2:	0b1b      	lsrs	r3, r3, #12
 8008ea4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008ea8:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8008eaa:	4b9c      	ldr	r3, [pc, #624]	@ (800911c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008eac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008eae:	091b      	lsrs	r3, r3, #4
 8008eb0:	f003 0301 	and.w	r3, r3, #1
 8008eb4:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8008eb6:	4b99      	ldr	r3, [pc, #612]	@ (800911c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008eb8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008eba:	08db      	lsrs	r3, r3, #3
 8008ebc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008ec0:	693a      	ldr	r2, [r7, #16]
 8008ec2:	fb02 f303 	mul.w	r3, r2, r3
 8008ec6:	ee07 3a90 	vmov	s15, r3
 8008eca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008ece:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8008ed2:	697b      	ldr	r3, [r7, #20]
 8008ed4:	2b00      	cmp	r3, #0
 8008ed6:	f000 8111 	beq.w	80090fc <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8008eda:	69bb      	ldr	r3, [r7, #24]
 8008edc:	2b02      	cmp	r3, #2
 8008ede:	f000 8083 	beq.w	8008fe8 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8008ee2:	69bb      	ldr	r3, [r7, #24]
 8008ee4:	2b02      	cmp	r3, #2
 8008ee6:	f200 80a1 	bhi.w	800902c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8008eea:	69bb      	ldr	r3, [r7, #24]
 8008eec:	2b00      	cmp	r3, #0
 8008eee:	d003      	beq.n	8008ef8 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8008ef0:	69bb      	ldr	r3, [r7, #24]
 8008ef2:	2b01      	cmp	r3, #1
 8008ef4:	d056      	beq.n	8008fa4 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8008ef6:	e099      	b.n	800902c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008ef8:	4b88      	ldr	r3, [pc, #544]	@ (800911c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	f003 0320 	and.w	r3, r3, #32
 8008f00:	2b00      	cmp	r3, #0
 8008f02:	d02d      	beq.n	8008f60 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008f04:	4b85      	ldr	r3, [pc, #532]	@ (800911c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008f06:	681b      	ldr	r3, [r3, #0]
 8008f08:	08db      	lsrs	r3, r3, #3
 8008f0a:	f003 0303 	and.w	r3, r3, #3
 8008f0e:	4a84      	ldr	r2, [pc, #528]	@ (8009120 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8008f10:	fa22 f303 	lsr.w	r3, r2, r3
 8008f14:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008f16:	68bb      	ldr	r3, [r7, #8]
 8008f18:	ee07 3a90 	vmov	s15, r3
 8008f1c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008f20:	697b      	ldr	r3, [r7, #20]
 8008f22:	ee07 3a90 	vmov	s15, r3
 8008f26:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008f2a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008f2e:	4b7b      	ldr	r3, [pc, #492]	@ (800911c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008f30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f32:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008f36:	ee07 3a90 	vmov	s15, r3
 8008f3a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008f3e:	ed97 6a03 	vldr	s12, [r7, #12]
 8008f42:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8009124 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008f46:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008f4a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008f4e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008f52:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008f56:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008f5a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8008f5e:	e087      	b.n	8009070 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008f60:	697b      	ldr	r3, [r7, #20]
 8008f62:	ee07 3a90 	vmov	s15, r3
 8008f66:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008f6a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8009128 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8008f6e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008f72:	4b6a      	ldr	r3, [pc, #424]	@ (800911c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008f74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f76:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008f7a:	ee07 3a90 	vmov	s15, r3
 8008f7e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008f82:	ed97 6a03 	vldr	s12, [r7, #12]
 8008f86:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8009124 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008f8a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008f8e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008f92:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008f96:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008f9a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008f9e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008fa2:	e065      	b.n	8009070 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008fa4:	697b      	ldr	r3, [r7, #20]
 8008fa6:	ee07 3a90 	vmov	s15, r3
 8008faa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008fae:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800912c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8008fb2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008fb6:	4b59      	ldr	r3, [pc, #356]	@ (800911c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008fb8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008fba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008fbe:	ee07 3a90 	vmov	s15, r3
 8008fc2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008fc6:	ed97 6a03 	vldr	s12, [r7, #12]
 8008fca:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8009124 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008fce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008fd2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008fd6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008fda:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008fde:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008fe2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008fe6:	e043      	b.n	8009070 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008fe8:	697b      	ldr	r3, [r7, #20]
 8008fea:	ee07 3a90 	vmov	s15, r3
 8008fee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008ff2:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8009130 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8008ff6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008ffa:	4b48      	ldr	r3, [pc, #288]	@ (800911c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008ffc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ffe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009002:	ee07 3a90 	vmov	s15, r3
 8009006:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800900a:	ed97 6a03 	vldr	s12, [r7, #12]
 800900e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8009124 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8009012:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009016:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800901a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800901e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009022:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009026:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800902a:	e021      	b.n	8009070 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800902c:	697b      	ldr	r3, [r7, #20]
 800902e:	ee07 3a90 	vmov	s15, r3
 8009032:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009036:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800912c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800903a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800903e:	4b37      	ldr	r3, [pc, #220]	@ (800911c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009040:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009042:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009046:	ee07 3a90 	vmov	s15, r3
 800904a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800904e:	ed97 6a03 	vldr	s12, [r7, #12]
 8009052:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8009124 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8009056:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800905a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800905e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009062:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009066:	ee67 7a27 	vmul.f32	s15, s14, s15
 800906a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800906e:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8009070:	4b2a      	ldr	r3, [pc, #168]	@ (800911c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009072:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009074:	0a5b      	lsrs	r3, r3, #9
 8009076:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800907a:	ee07 3a90 	vmov	s15, r3
 800907e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009082:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009086:	ee37 7a87 	vadd.f32	s14, s15, s14
 800908a:	edd7 6a07 	vldr	s13, [r7, #28]
 800908e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009092:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009096:	ee17 2a90 	vmov	r2, s15
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800909e:	4b1f      	ldr	r3, [pc, #124]	@ (800911c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80090a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80090a2:	0c1b      	lsrs	r3, r3, #16
 80090a4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80090a8:	ee07 3a90 	vmov	s15, r3
 80090ac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80090b0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80090b4:	ee37 7a87 	vadd.f32	s14, s15, s14
 80090b8:	edd7 6a07 	vldr	s13, [r7, #28]
 80090bc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80090c0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80090c4:	ee17 2a90 	vmov	r2, s15
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 80090cc:	4b13      	ldr	r3, [pc, #76]	@ (800911c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80090ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80090d0:	0e1b      	lsrs	r3, r3, #24
 80090d2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80090d6:	ee07 3a90 	vmov	s15, r3
 80090da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80090de:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80090e2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80090e6:	edd7 6a07 	vldr	s13, [r7, #28]
 80090ea:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80090ee:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80090f2:	ee17 2a90 	vmov	r2, s15
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80090fa:	e008      	b.n	800910e <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	2200      	movs	r2, #0
 8009100:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	2200      	movs	r2, #0
 8009106:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	2200      	movs	r2, #0
 800910c:	609a      	str	r2, [r3, #8]
}
 800910e:	bf00      	nop
 8009110:	3724      	adds	r7, #36	@ 0x24
 8009112:	46bd      	mov	sp, r7
 8009114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009118:	4770      	bx	lr
 800911a:	bf00      	nop
 800911c:	58024400 	.word	0x58024400
 8009120:	03d09000 	.word	0x03d09000
 8009124:	46000000 	.word	0x46000000
 8009128:	4c742400 	.word	0x4c742400
 800912c:	4a742400 	.word	0x4a742400
 8009130:	4b742400 	.word	0x4b742400

08009134 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8009134:	b480      	push	{r7}
 8009136:	b089      	sub	sp, #36	@ 0x24
 8009138:	af00      	add	r7, sp, #0
 800913a:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800913c:	4ba1      	ldr	r3, [pc, #644]	@ (80093c4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800913e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009140:	f003 0303 	and.w	r3, r3, #3
 8009144:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8009146:	4b9f      	ldr	r3, [pc, #636]	@ (80093c4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009148:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800914a:	0d1b      	lsrs	r3, r3, #20
 800914c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009150:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8009152:	4b9c      	ldr	r3, [pc, #624]	@ (80093c4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009154:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009156:	0a1b      	lsrs	r3, r3, #8
 8009158:	f003 0301 	and.w	r3, r3, #1
 800915c:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800915e:	4b99      	ldr	r3, [pc, #612]	@ (80093c4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009160:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009162:	08db      	lsrs	r3, r3, #3
 8009164:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009168:	693a      	ldr	r2, [r7, #16]
 800916a:	fb02 f303 	mul.w	r3, r2, r3
 800916e:	ee07 3a90 	vmov	s15, r3
 8009172:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009176:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800917a:	697b      	ldr	r3, [r7, #20]
 800917c:	2b00      	cmp	r3, #0
 800917e:	f000 8111 	beq.w	80093a4 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8009182:	69bb      	ldr	r3, [r7, #24]
 8009184:	2b02      	cmp	r3, #2
 8009186:	f000 8083 	beq.w	8009290 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800918a:	69bb      	ldr	r3, [r7, #24]
 800918c:	2b02      	cmp	r3, #2
 800918e:	f200 80a1 	bhi.w	80092d4 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8009192:	69bb      	ldr	r3, [r7, #24]
 8009194:	2b00      	cmp	r3, #0
 8009196:	d003      	beq.n	80091a0 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8009198:	69bb      	ldr	r3, [r7, #24]
 800919a:	2b01      	cmp	r3, #1
 800919c:	d056      	beq.n	800924c <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800919e:	e099      	b.n	80092d4 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80091a0:	4b88      	ldr	r3, [pc, #544]	@ (80093c4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80091a2:	681b      	ldr	r3, [r3, #0]
 80091a4:	f003 0320 	and.w	r3, r3, #32
 80091a8:	2b00      	cmp	r3, #0
 80091aa:	d02d      	beq.n	8009208 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80091ac:	4b85      	ldr	r3, [pc, #532]	@ (80093c4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	08db      	lsrs	r3, r3, #3
 80091b2:	f003 0303 	and.w	r3, r3, #3
 80091b6:	4a84      	ldr	r2, [pc, #528]	@ (80093c8 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 80091b8:	fa22 f303 	lsr.w	r3, r2, r3
 80091bc:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80091be:	68bb      	ldr	r3, [r7, #8]
 80091c0:	ee07 3a90 	vmov	s15, r3
 80091c4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80091c8:	697b      	ldr	r3, [r7, #20]
 80091ca:	ee07 3a90 	vmov	s15, r3
 80091ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80091d2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80091d6:	4b7b      	ldr	r3, [pc, #492]	@ (80093c4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80091d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80091da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80091de:	ee07 3a90 	vmov	s15, r3
 80091e2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80091e6:	ed97 6a03 	vldr	s12, [r7, #12]
 80091ea:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80093cc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80091ee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80091f2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80091f6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80091fa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80091fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009202:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8009206:	e087      	b.n	8009318 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8009208:	697b      	ldr	r3, [r7, #20]
 800920a:	ee07 3a90 	vmov	s15, r3
 800920e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009212:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80093d0 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8009216:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800921a:	4b6a      	ldr	r3, [pc, #424]	@ (80093c4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800921c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800921e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009222:	ee07 3a90 	vmov	s15, r3
 8009226:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800922a:	ed97 6a03 	vldr	s12, [r7, #12]
 800922e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80093cc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009232:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009236:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800923a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800923e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009242:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009246:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800924a:	e065      	b.n	8009318 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800924c:	697b      	ldr	r3, [r7, #20]
 800924e:	ee07 3a90 	vmov	s15, r3
 8009252:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009256:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80093d4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800925a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800925e:	4b59      	ldr	r3, [pc, #356]	@ (80093c4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009260:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009262:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009266:	ee07 3a90 	vmov	s15, r3
 800926a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800926e:	ed97 6a03 	vldr	s12, [r7, #12]
 8009272:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80093cc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009276:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800927a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800927e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009282:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009286:	ee67 7a27 	vmul.f32	s15, s14, s15
 800928a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800928e:	e043      	b.n	8009318 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8009290:	697b      	ldr	r3, [r7, #20]
 8009292:	ee07 3a90 	vmov	s15, r3
 8009296:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800929a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80093d8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800929e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80092a2:	4b48      	ldr	r3, [pc, #288]	@ (80093c4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80092a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80092a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80092aa:	ee07 3a90 	vmov	s15, r3
 80092ae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80092b2:	ed97 6a03 	vldr	s12, [r7, #12]
 80092b6:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80093cc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80092ba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80092be:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80092c2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80092c6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80092ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80092ce:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80092d2:	e021      	b.n	8009318 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80092d4:	697b      	ldr	r3, [r7, #20]
 80092d6:	ee07 3a90 	vmov	s15, r3
 80092da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80092de:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80093d4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80092e2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80092e6:	4b37      	ldr	r3, [pc, #220]	@ (80093c4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80092e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80092ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80092ee:	ee07 3a90 	vmov	s15, r3
 80092f2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80092f6:	ed97 6a03 	vldr	s12, [r7, #12]
 80092fa:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80093cc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80092fe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009302:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009306:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800930a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800930e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009312:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009316:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8009318:	4b2a      	ldr	r3, [pc, #168]	@ (80093c4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800931a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800931c:	0a5b      	lsrs	r3, r3, #9
 800931e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009322:	ee07 3a90 	vmov	s15, r3
 8009326:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800932a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800932e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009332:	edd7 6a07 	vldr	s13, [r7, #28]
 8009336:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800933a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800933e:	ee17 2a90 	vmov	r2, s15
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8009346:	4b1f      	ldr	r3, [pc, #124]	@ (80093c4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009348:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800934a:	0c1b      	lsrs	r3, r3, #16
 800934c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009350:	ee07 3a90 	vmov	s15, r3
 8009354:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009358:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800935c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009360:	edd7 6a07 	vldr	s13, [r7, #28]
 8009364:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009368:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800936c:	ee17 2a90 	vmov	r2, s15
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8009374:	4b13      	ldr	r3, [pc, #76]	@ (80093c4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009376:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009378:	0e1b      	lsrs	r3, r3, #24
 800937a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800937e:	ee07 3a90 	vmov	s15, r3
 8009382:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009386:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800938a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800938e:	edd7 6a07 	vldr	s13, [r7, #28]
 8009392:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009396:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800939a:	ee17 2a90 	vmov	r2, s15
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 80093a2:	e008      	b.n	80093b6 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	2200      	movs	r2, #0
 80093a8:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	2200      	movs	r2, #0
 80093ae:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	2200      	movs	r2, #0
 80093b4:	609a      	str	r2, [r3, #8]
}
 80093b6:	bf00      	nop
 80093b8:	3724      	adds	r7, #36	@ 0x24
 80093ba:	46bd      	mov	sp, r7
 80093bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093c0:	4770      	bx	lr
 80093c2:	bf00      	nop
 80093c4:	58024400 	.word	0x58024400
 80093c8:	03d09000 	.word	0x03d09000
 80093cc:	46000000 	.word	0x46000000
 80093d0:	4c742400 	.word	0x4c742400
 80093d4:	4a742400 	.word	0x4a742400
 80093d8:	4b742400 	.word	0x4b742400

080093dc <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 80093dc:	b480      	push	{r7}
 80093de:	b089      	sub	sp, #36	@ 0x24
 80093e0:	af00      	add	r7, sp, #0
 80093e2:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80093e4:	4ba0      	ldr	r3, [pc, #640]	@ (8009668 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80093e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80093e8:	f003 0303 	and.w	r3, r3, #3
 80093ec:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 80093ee:	4b9e      	ldr	r3, [pc, #632]	@ (8009668 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80093f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80093f2:	091b      	lsrs	r3, r3, #4
 80093f4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80093f8:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 80093fa:	4b9b      	ldr	r3, [pc, #620]	@ (8009668 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80093fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80093fe:	f003 0301 	and.w	r3, r3, #1
 8009402:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8009404:	4b98      	ldr	r3, [pc, #608]	@ (8009668 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009406:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009408:	08db      	lsrs	r3, r3, #3
 800940a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800940e:	693a      	ldr	r2, [r7, #16]
 8009410:	fb02 f303 	mul.w	r3, r2, r3
 8009414:	ee07 3a90 	vmov	s15, r3
 8009418:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800941c:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8009420:	697b      	ldr	r3, [r7, #20]
 8009422:	2b00      	cmp	r3, #0
 8009424:	f000 8111 	beq.w	800964a <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 8009428:	69bb      	ldr	r3, [r7, #24]
 800942a:	2b02      	cmp	r3, #2
 800942c:	f000 8083 	beq.w	8009536 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8009430:	69bb      	ldr	r3, [r7, #24]
 8009432:	2b02      	cmp	r3, #2
 8009434:	f200 80a1 	bhi.w	800957a <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8009438:	69bb      	ldr	r3, [r7, #24]
 800943a:	2b00      	cmp	r3, #0
 800943c:	d003      	beq.n	8009446 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800943e:	69bb      	ldr	r3, [r7, #24]
 8009440:	2b01      	cmp	r3, #1
 8009442:	d056      	beq.n	80094f2 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 8009444:	e099      	b.n	800957a <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009446:	4b88      	ldr	r3, [pc, #544]	@ (8009668 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009448:	681b      	ldr	r3, [r3, #0]
 800944a:	f003 0320 	and.w	r3, r3, #32
 800944e:	2b00      	cmp	r3, #0
 8009450:	d02d      	beq.n	80094ae <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009452:	4b85      	ldr	r3, [pc, #532]	@ (8009668 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009454:	681b      	ldr	r3, [r3, #0]
 8009456:	08db      	lsrs	r3, r3, #3
 8009458:	f003 0303 	and.w	r3, r3, #3
 800945c:	4a83      	ldr	r2, [pc, #524]	@ (800966c <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800945e:	fa22 f303 	lsr.w	r3, r2, r3
 8009462:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009464:	68bb      	ldr	r3, [r7, #8]
 8009466:	ee07 3a90 	vmov	s15, r3
 800946a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800946e:	697b      	ldr	r3, [r7, #20]
 8009470:	ee07 3a90 	vmov	s15, r3
 8009474:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009478:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800947c:	4b7a      	ldr	r3, [pc, #488]	@ (8009668 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800947e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009480:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009484:	ee07 3a90 	vmov	s15, r3
 8009488:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800948c:	ed97 6a03 	vldr	s12, [r7, #12]
 8009490:	eddf 5a77 	vldr	s11, [pc, #476]	@ 8009670 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8009494:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009498:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800949c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80094a0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80094a4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80094a8:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80094ac:	e087      	b.n	80095be <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80094ae:	697b      	ldr	r3, [r7, #20]
 80094b0:	ee07 3a90 	vmov	s15, r3
 80094b4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80094b8:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 8009674 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 80094bc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80094c0:	4b69      	ldr	r3, [pc, #420]	@ (8009668 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80094c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80094c4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80094c8:	ee07 3a90 	vmov	s15, r3
 80094cc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80094d0:	ed97 6a03 	vldr	s12, [r7, #12]
 80094d4:	eddf 5a66 	vldr	s11, [pc, #408]	@ 8009670 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80094d8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80094dc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80094e0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80094e4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80094e8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80094ec:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80094f0:	e065      	b.n	80095be <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80094f2:	697b      	ldr	r3, [r7, #20]
 80094f4:	ee07 3a90 	vmov	s15, r3
 80094f8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80094fc:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 8009678 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8009500:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009504:	4b58      	ldr	r3, [pc, #352]	@ (8009668 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009506:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009508:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800950c:	ee07 3a90 	vmov	s15, r3
 8009510:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009514:	ed97 6a03 	vldr	s12, [r7, #12]
 8009518:	eddf 5a55 	vldr	s11, [pc, #340]	@ 8009670 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800951c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009520:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009524:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009528:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800952c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009530:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009534:	e043      	b.n	80095be <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009536:	697b      	ldr	r3, [r7, #20]
 8009538:	ee07 3a90 	vmov	s15, r3
 800953c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009540:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 800967c <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 8009544:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009548:	4b47      	ldr	r3, [pc, #284]	@ (8009668 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800954a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800954c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009550:	ee07 3a90 	vmov	s15, r3
 8009554:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009558:	ed97 6a03 	vldr	s12, [r7, #12]
 800955c:	eddf 5a44 	vldr	s11, [pc, #272]	@ 8009670 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8009560:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009564:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009568:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800956c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009570:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009574:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009578:	e021      	b.n	80095be <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800957a:	697b      	ldr	r3, [r7, #20]
 800957c:	ee07 3a90 	vmov	s15, r3
 8009580:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009584:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 8009674 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8009588:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800958c:	4b36      	ldr	r3, [pc, #216]	@ (8009668 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800958e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009590:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009594:	ee07 3a90 	vmov	s15, r3
 8009598:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800959c:	ed97 6a03 	vldr	s12, [r7, #12]
 80095a0:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8009670 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80095a4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80095a8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80095ac:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80095b0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80095b4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80095b8:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80095bc:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 80095be:	4b2a      	ldr	r3, [pc, #168]	@ (8009668 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80095c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80095c2:	0a5b      	lsrs	r3, r3, #9
 80095c4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80095c8:	ee07 3a90 	vmov	s15, r3
 80095cc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80095d0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80095d4:	ee37 7a87 	vadd.f32	s14, s15, s14
 80095d8:	edd7 6a07 	vldr	s13, [r7, #28]
 80095dc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80095e0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80095e4:	ee17 2a90 	vmov	r2, s15
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 80095ec:	4b1e      	ldr	r3, [pc, #120]	@ (8009668 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80095ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80095f0:	0c1b      	lsrs	r3, r3, #16
 80095f2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80095f6:	ee07 3a90 	vmov	s15, r3
 80095fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80095fe:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009602:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009606:	edd7 6a07 	vldr	s13, [r7, #28]
 800960a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800960e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009612:	ee17 2a90 	vmov	r2, s15
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800961a:	4b13      	ldr	r3, [pc, #76]	@ (8009668 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800961c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800961e:	0e1b      	lsrs	r3, r3, #24
 8009620:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009624:	ee07 3a90 	vmov	s15, r3
 8009628:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800962c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009630:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009634:	edd7 6a07 	vldr	s13, [r7, #28]
 8009638:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800963c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009640:	ee17 2a90 	vmov	r2, s15
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8009648:	e008      	b.n	800965c <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	2200      	movs	r2, #0
 800964e:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	2200      	movs	r2, #0
 8009654:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	2200      	movs	r2, #0
 800965a:	609a      	str	r2, [r3, #8]
}
 800965c:	bf00      	nop
 800965e:	3724      	adds	r7, #36	@ 0x24
 8009660:	46bd      	mov	sp, r7
 8009662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009666:	4770      	bx	lr
 8009668:	58024400 	.word	0x58024400
 800966c:	03d09000 	.word	0x03d09000
 8009670:	46000000 	.word	0x46000000
 8009674:	4c742400 	.word	0x4c742400
 8009678:	4a742400 	.word	0x4a742400
 800967c:	4b742400 	.word	0x4b742400

08009680 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8009680:	b580      	push	{r7, lr}
 8009682:	b084      	sub	sp, #16
 8009684:	af00      	add	r7, sp, #0
 8009686:	6078      	str	r0, [r7, #4]
 8009688:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800968a:	2300      	movs	r3, #0
 800968c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800968e:	4b53      	ldr	r3, [pc, #332]	@ (80097dc <RCCEx_PLL2_Config+0x15c>)
 8009690:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009692:	f003 0303 	and.w	r3, r3, #3
 8009696:	2b03      	cmp	r3, #3
 8009698:	d101      	bne.n	800969e <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800969a:	2301      	movs	r3, #1
 800969c:	e099      	b.n	80097d2 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800969e:	4b4f      	ldr	r3, [pc, #316]	@ (80097dc <RCCEx_PLL2_Config+0x15c>)
 80096a0:	681b      	ldr	r3, [r3, #0]
 80096a2:	4a4e      	ldr	r2, [pc, #312]	@ (80097dc <RCCEx_PLL2_Config+0x15c>)
 80096a4:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80096a8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80096aa:	f7f9 fd47 	bl	800313c <HAL_GetTick>
 80096ae:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80096b0:	e008      	b.n	80096c4 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80096b2:	f7f9 fd43 	bl	800313c <HAL_GetTick>
 80096b6:	4602      	mov	r2, r0
 80096b8:	68bb      	ldr	r3, [r7, #8]
 80096ba:	1ad3      	subs	r3, r2, r3
 80096bc:	2b02      	cmp	r3, #2
 80096be:	d901      	bls.n	80096c4 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80096c0:	2303      	movs	r3, #3
 80096c2:	e086      	b.n	80097d2 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80096c4:	4b45      	ldr	r3, [pc, #276]	@ (80097dc <RCCEx_PLL2_Config+0x15c>)
 80096c6:	681b      	ldr	r3, [r3, #0]
 80096c8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80096cc:	2b00      	cmp	r3, #0
 80096ce:	d1f0      	bne.n	80096b2 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80096d0:	4b42      	ldr	r3, [pc, #264]	@ (80097dc <RCCEx_PLL2_Config+0x15c>)
 80096d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80096d4:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	681b      	ldr	r3, [r3, #0]
 80096dc:	031b      	lsls	r3, r3, #12
 80096de:	493f      	ldr	r1, [pc, #252]	@ (80097dc <RCCEx_PLL2_Config+0x15c>)
 80096e0:	4313      	orrs	r3, r2
 80096e2:	628b      	str	r3, [r1, #40]	@ 0x28
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	685b      	ldr	r3, [r3, #4]
 80096e8:	3b01      	subs	r3, #1
 80096ea:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	689b      	ldr	r3, [r3, #8]
 80096f2:	3b01      	subs	r3, #1
 80096f4:	025b      	lsls	r3, r3, #9
 80096f6:	b29b      	uxth	r3, r3
 80096f8:	431a      	orrs	r2, r3
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	68db      	ldr	r3, [r3, #12]
 80096fe:	3b01      	subs	r3, #1
 8009700:	041b      	lsls	r3, r3, #16
 8009702:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8009706:	431a      	orrs	r2, r3
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	691b      	ldr	r3, [r3, #16]
 800970c:	3b01      	subs	r3, #1
 800970e:	061b      	lsls	r3, r3, #24
 8009710:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8009714:	4931      	ldr	r1, [pc, #196]	@ (80097dc <RCCEx_PLL2_Config+0x15c>)
 8009716:	4313      	orrs	r3, r2
 8009718:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800971a:	4b30      	ldr	r3, [pc, #192]	@ (80097dc <RCCEx_PLL2_Config+0x15c>)
 800971c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800971e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	695b      	ldr	r3, [r3, #20]
 8009726:	492d      	ldr	r1, [pc, #180]	@ (80097dc <RCCEx_PLL2_Config+0x15c>)
 8009728:	4313      	orrs	r3, r2
 800972a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800972c:	4b2b      	ldr	r3, [pc, #172]	@ (80097dc <RCCEx_PLL2_Config+0x15c>)
 800972e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009730:	f023 0220 	bic.w	r2, r3, #32
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	699b      	ldr	r3, [r3, #24]
 8009738:	4928      	ldr	r1, [pc, #160]	@ (80097dc <RCCEx_PLL2_Config+0x15c>)
 800973a:	4313      	orrs	r3, r2
 800973c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800973e:	4b27      	ldr	r3, [pc, #156]	@ (80097dc <RCCEx_PLL2_Config+0x15c>)
 8009740:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009742:	4a26      	ldr	r2, [pc, #152]	@ (80097dc <RCCEx_PLL2_Config+0x15c>)
 8009744:	f023 0310 	bic.w	r3, r3, #16
 8009748:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800974a:	4b24      	ldr	r3, [pc, #144]	@ (80097dc <RCCEx_PLL2_Config+0x15c>)
 800974c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800974e:	4b24      	ldr	r3, [pc, #144]	@ (80097e0 <RCCEx_PLL2_Config+0x160>)
 8009750:	4013      	ands	r3, r2
 8009752:	687a      	ldr	r2, [r7, #4]
 8009754:	69d2      	ldr	r2, [r2, #28]
 8009756:	00d2      	lsls	r2, r2, #3
 8009758:	4920      	ldr	r1, [pc, #128]	@ (80097dc <RCCEx_PLL2_Config+0x15c>)
 800975a:	4313      	orrs	r3, r2
 800975c:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800975e:	4b1f      	ldr	r3, [pc, #124]	@ (80097dc <RCCEx_PLL2_Config+0x15c>)
 8009760:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009762:	4a1e      	ldr	r2, [pc, #120]	@ (80097dc <RCCEx_PLL2_Config+0x15c>)
 8009764:	f043 0310 	orr.w	r3, r3, #16
 8009768:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800976a:	683b      	ldr	r3, [r7, #0]
 800976c:	2b00      	cmp	r3, #0
 800976e:	d106      	bne.n	800977e <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8009770:	4b1a      	ldr	r3, [pc, #104]	@ (80097dc <RCCEx_PLL2_Config+0x15c>)
 8009772:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009774:	4a19      	ldr	r2, [pc, #100]	@ (80097dc <RCCEx_PLL2_Config+0x15c>)
 8009776:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800977a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800977c:	e00f      	b.n	800979e <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800977e:	683b      	ldr	r3, [r7, #0]
 8009780:	2b01      	cmp	r3, #1
 8009782:	d106      	bne.n	8009792 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8009784:	4b15      	ldr	r3, [pc, #84]	@ (80097dc <RCCEx_PLL2_Config+0x15c>)
 8009786:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009788:	4a14      	ldr	r2, [pc, #80]	@ (80097dc <RCCEx_PLL2_Config+0x15c>)
 800978a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800978e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8009790:	e005      	b.n	800979e <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8009792:	4b12      	ldr	r3, [pc, #72]	@ (80097dc <RCCEx_PLL2_Config+0x15c>)
 8009794:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009796:	4a11      	ldr	r2, [pc, #68]	@ (80097dc <RCCEx_PLL2_Config+0x15c>)
 8009798:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800979c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800979e:	4b0f      	ldr	r3, [pc, #60]	@ (80097dc <RCCEx_PLL2_Config+0x15c>)
 80097a0:	681b      	ldr	r3, [r3, #0]
 80097a2:	4a0e      	ldr	r2, [pc, #56]	@ (80097dc <RCCEx_PLL2_Config+0x15c>)
 80097a4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80097a8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80097aa:	f7f9 fcc7 	bl	800313c <HAL_GetTick>
 80097ae:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80097b0:	e008      	b.n	80097c4 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80097b2:	f7f9 fcc3 	bl	800313c <HAL_GetTick>
 80097b6:	4602      	mov	r2, r0
 80097b8:	68bb      	ldr	r3, [r7, #8]
 80097ba:	1ad3      	subs	r3, r2, r3
 80097bc:	2b02      	cmp	r3, #2
 80097be:	d901      	bls.n	80097c4 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80097c0:	2303      	movs	r3, #3
 80097c2:	e006      	b.n	80097d2 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80097c4:	4b05      	ldr	r3, [pc, #20]	@ (80097dc <RCCEx_PLL2_Config+0x15c>)
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80097cc:	2b00      	cmp	r3, #0
 80097ce:	d0f0      	beq.n	80097b2 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 80097d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80097d2:	4618      	mov	r0, r3
 80097d4:	3710      	adds	r7, #16
 80097d6:	46bd      	mov	sp, r7
 80097d8:	bd80      	pop	{r7, pc}
 80097da:	bf00      	nop
 80097dc:	58024400 	.word	0x58024400
 80097e0:	ffff0007 	.word	0xffff0007

080097e4 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 80097e4:	b580      	push	{r7, lr}
 80097e6:	b084      	sub	sp, #16
 80097e8:	af00      	add	r7, sp, #0
 80097ea:	6078      	str	r0, [r7, #4]
 80097ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80097ee:	2300      	movs	r3, #0
 80097f0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80097f2:	4b53      	ldr	r3, [pc, #332]	@ (8009940 <RCCEx_PLL3_Config+0x15c>)
 80097f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80097f6:	f003 0303 	and.w	r3, r3, #3
 80097fa:	2b03      	cmp	r3, #3
 80097fc:	d101      	bne.n	8009802 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 80097fe:	2301      	movs	r3, #1
 8009800:	e099      	b.n	8009936 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8009802:	4b4f      	ldr	r3, [pc, #316]	@ (8009940 <RCCEx_PLL3_Config+0x15c>)
 8009804:	681b      	ldr	r3, [r3, #0]
 8009806:	4a4e      	ldr	r2, [pc, #312]	@ (8009940 <RCCEx_PLL3_Config+0x15c>)
 8009808:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800980c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800980e:	f7f9 fc95 	bl	800313c <HAL_GetTick>
 8009812:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009814:	e008      	b.n	8009828 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8009816:	f7f9 fc91 	bl	800313c <HAL_GetTick>
 800981a:	4602      	mov	r2, r0
 800981c:	68bb      	ldr	r3, [r7, #8]
 800981e:	1ad3      	subs	r3, r2, r3
 8009820:	2b02      	cmp	r3, #2
 8009822:	d901      	bls.n	8009828 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8009824:	2303      	movs	r3, #3
 8009826:	e086      	b.n	8009936 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009828:	4b45      	ldr	r3, [pc, #276]	@ (8009940 <RCCEx_PLL3_Config+0x15c>)
 800982a:	681b      	ldr	r3, [r3, #0]
 800982c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009830:	2b00      	cmp	r3, #0
 8009832:	d1f0      	bne.n	8009816 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8009834:	4b42      	ldr	r3, [pc, #264]	@ (8009940 <RCCEx_PLL3_Config+0x15c>)
 8009836:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009838:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	681b      	ldr	r3, [r3, #0]
 8009840:	051b      	lsls	r3, r3, #20
 8009842:	493f      	ldr	r1, [pc, #252]	@ (8009940 <RCCEx_PLL3_Config+0x15c>)
 8009844:	4313      	orrs	r3, r2
 8009846:	628b      	str	r3, [r1, #40]	@ 0x28
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	685b      	ldr	r3, [r3, #4]
 800984c:	3b01      	subs	r3, #1
 800984e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	689b      	ldr	r3, [r3, #8]
 8009856:	3b01      	subs	r3, #1
 8009858:	025b      	lsls	r3, r3, #9
 800985a:	b29b      	uxth	r3, r3
 800985c:	431a      	orrs	r2, r3
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	68db      	ldr	r3, [r3, #12]
 8009862:	3b01      	subs	r3, #1
 8009864:	041b      	lsls	r3, r3, #16
 8009866:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800986a:	431a      	orrs	r2, r3
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	691b      	ldr	r3, [r3, #16]
 8009870:	3b01      	subs	r3, #1
 8009872:	061b      	lsls	r3, r3, #24
 8009874:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8009878:	4931      	ldr	r1, [pc, #196]	@ (8009940 <RCCEx_PLL3_Config+0x15c>)
 800987a:	4313      	orrs	r3, r2
 800987c:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800987e:	4b30      	ldr	r3, [pc, #192]	@ (8009940 <RCCEx_PLL3_Config+0x15c>)
 8009880:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009882:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	695b      	ldr	r3, [r3, #20]
 800988a:	492d      	ldr	r1, [pc, #180]	@ (8009940 <RCCEx_PLL3_Config+0x15c>)
 800988c:	4313      	orrs	r3, r2
 800988e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8009890:	4b2b      	ldr	r3, [pc, #172]	@ (8009940 <RCCEx_PLL3_Config+0x15c>)
 8009892:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009894:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	699b      	ldr	r3, [r3, #24]
 800989c:	4928      	ldr	r1, [pc, #160]	@ (8009940 <RCCEx_PLL3_Config+0x15c>)
 800989e:	4313      	orrs	r3, r2
 80098a0:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 80098a2:	4b27      	ldr	r3, [pc, #156]	@ (8009940 <RCCEx_PLL3_Config+0x15c>)
 80098a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80098a6:	4a26      	ldr	r2, [pc, #152]	@ (8009940 <RCCEx_PLL3_Config+0x15c>)
 80098a8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80098ac:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80098ae:	4b24      	ldr	r3, [pc, #144]	@ (8009940 <RCCEx_PLL3_Config+0x15c>)
 80098b0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80098b2:	4b24      	ldr	r3, [pc, #144]	@ (8009944 <RCCEx_PLL3_Config+0x160>)
 80098b4:	4013      	ands	r3, r2
 80098b6:	687a      	ldr	r2, [r7, #4]
 80098b8:	69d2      	ldr	r2, [r2, #28]
 80098ba:	00d2      	lsls	r2, r2, #3
 80098bc:	4920      	ldr	r1, [pc, #128]	@ (8009940 <RCCEx_PLL3_Config+0x15c>)
 80098be:	4313      	orrs	r3, r2
 80098c0:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80098c2:	4b1f      	ldr	r3, [pc, #124]	@ (8009940 <RCCEx_PLL3_Config+0x15c>)
 80098c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80098c6:	4a1e      	ldr	r2, [pc, #120]	@ (8009940 <RCCEx_PLL3_Config+0x15c>)
 80098c8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80098cc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80098ce:	683b      	ldr	r3, [r7, #0]
 80098d0:	2b00      	cmp	r3, #0
 80098d2:	d106      	bne.n	80098e2 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80098d4:	4b1a      	ldr	r3, [pc, #104]	@ (8009940 <RCCEx_PLL3_Config+0x15c>)
 80098d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80098d8:	4a19      	ldr	r2, [pc, #100]	@ (8009940 <RCCEx_PLL3_Config+0x15c>)
 80098da:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80098de:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80098e0:	e00f      	b.n	8009902 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80098e2:	683b      	ldr	r3, [r7, #0]
 80098e4:	2b01      	cmp	r3, #1
 80098e6:	d106      	bne.n	80098f6 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80098e8:	4b15      	ldr	r3, [pc, #84]	@ (8009940 <RCCEx_PLL3_Config+0x15c>)
 80098ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80098ec:	4a14      	ldr	r2, [pc, #80]	@ (8009940 <RCCEx_PLL3_Config+0x15c>)
 80098ee:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80098f2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80098f4:	e005      	b.n	8009902 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80098f6:	4b12      	ldr	r3, [pc, #72]	@ (8009940 <RCCEx_PLL3_Config+0x15c>)
 80098f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80098fa:	4a11      	ldr	r2, [pc, #68]	@ (8009940 <RCCEx_PLL3_Config+0x15c>)
 80098fc:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8009900:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8009902:	4b0f      	ldr	r3, [pc, #60]	@ (8009940 <RCCEx_PLL3_Config+0x15c>)
 8009904:	681b      	ldr	r3, [r3, #0]
 8009906:	4a0e      	ldr	r2, [pc, #56]	@ (8009940 <RCCEx_PLL3_Config+0x15c>)
 8009908:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800990c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800990e:	f7f9 fc15 	bl	800313c <HAL_GetTick>
 8009912:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8009914:	e008      	b.n	8009928 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8009916:	f7f9 fc11 	bl	800313c <HAL_GetTick>
 800991a:	4602      	mov	r2, r0
 800991c:	68bb      	ldr	r3, [r7, #8]
 800991e:	1ad3      	subs	r3, r2, r3
 8009920:	2b02      	cmp	r3, #2
 8009922:	d901      	bls.n	8009928 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8009924:	2303      	movs	r3, #3
 8009926:	e006      	b.n	8009936 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8009928:	4b05      	ldr	r3, [pc, #20]	@ (8009940 <RCCEx_PLL3_Config+0x15c>)
 800992a:	681b      	ldr	r3, [r3, #0]
 800992c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009930:	2b00      	cmp	r3, #0
 8009932:	d0f0      	beq.n	8009916 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8009934:	7bfb      	ldrb	r3, [r7, #15]
}
 8009936:	4618      	mov	r0, r3
 8009938:	3710      	adds	r7, #16
 800993a:	46bd      	mov	sp, r7
 800993c:	bd80      	pop	{r7, pc}
 800993e:	bf00      	nop
 8009940:	58024400 	.word	0x58024400
 8009944:	ffff0007 	.word	0xffff0007

08009948 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8009948:	b580      	push	{r7, lr}
 800994a:	b084      	sub	sp, #16
 800994c:	af00      	add	r7, sp, #0
 800994e:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	2b00      	cmp	r3, #0
 8009954:	d101      	bne.n	800995a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8009956:	2301      	movs	r3, #1
 8009958:	e10f      	b.n	8009b7a <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	2200      	movs	r2, #0
 800995e:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	681b      	ldr	r3, [r3, #0]
 8009964:	4a87      	ldr	r2, [pc, #540]	@ (8009b84 <HAL_SPI_Init+0x23c>)
 8009966:	4293      	cmp	r3, r2
 8009968:	d00f      	beq.n	800998a <HAL_SPI_Init+0x42>
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	681b      	ldr	r3, [r3, #0]
 800996e:	4a86      	ldr	r2, [pc, #536]	@ (8009b88 <HAL_SPI_Init+0x240>)
 8009970:	4293      	cmp	r3, r2
 8009972:	d00a      	beq.n	800998a <HAL_SPI_Init+0x42>
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	681b      	ldr	r3, [r3, #0]
 8009978:	4a84      	ldr	r2, [pc, #528]	@ (8009b8c <HAL_SPI_Init+0x244>)
 800997a:	4293      	cmp	r3, r2
 800997c:	d005      	beq.n	800998a <HAL_SPI_Init+0x42>
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	68db      	ldr	r3, [r3, #12]
 8009982:	2b0f      	cmp	r3, #15
 8009984:	d901      	bls.n	800998a <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 8009986:	2301      	movs	r3, #1
 8009988:	e0f7      	b.n	8009b7a <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800998a:	6878      	ldr	r0, [r7, #4]
 800998c:	f000 ff04 	bl	800a798 <SPI_GetPacketSize>
 8009990:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	681b      	ldr	r3, [r3, #0]
 8009996:	4a7b      	ldr	r2, [pc, #492]	@ (8009b84 <HAL_SPI_Init+0x23c>)
 8009998:	4293      	cmp	r3, r2
 800999a:	d00c      	beq.n	80099b6 <HAL_SPI_Init+0x6e>
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	681b      	ldr	r3, [r3, #0]
 80099a0:	4a79      	ldr	r2, [pc, #484]	@ (8009b88 <HAL_SPI_Init+0x240>)
 80099a2:	4293      	cmp	r3, r2
 80099a4:	d007      	beq.n	80099b6 <HAL_SPI_Init+0x6e>
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	681b      	ldr	r3, [r3, #0]
 80099aa:	4a78      	ldr	r2, [pc, #480]	@ (8009b8c <HAL_SPI_Init+0x244>)
 80099ac:	4293      	cmp	r3, r2
 80099ae:	d002      	beq.n	80099b6 <HAL_SPI_Init+0x6e>
 80099b0:	68fb      	ldr	r3, [r7, #12]
 80099b2:	2b08      	cmp	r3, #8
 80099b4:	d811      	bhi.n	80099da <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 80099ba:	4a72      	ldr	r2, [pc, #456]	@ (8009b84 <HAL_SPI_Init+0x23c>)
 80099bc:	4293      	cmp	r3, r2
 80099be:	d009      	beq.n	80099d4 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	681b      	ldr	r3, [r3, #0]
 80099c4:	4a70      	ldr	r2, [pc, #448]	@ (8009b88 <HAL_SPI_Init+0x240>)
 80099c6:	4293      	cmp	r3, r2
 80099c8:	d004      	beq.n	80099d4 <HAL_SPI_Init+0x8c>
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	681b      	ldr	r3, [r3, #0]
 80099ce:	4a6f      	ldr	r2, [pc, #444]	@ (8009b8c <HAL_SPI_Init+0x244>)
 80099d0:	4293      	cmp	r3, r2
 80099d2:	d104      	bne.n	80099de <HAL_SPI_Init+0x96>
 80099d4:	68fb      	ldr	r3, [r7, #12]
 80099d6:	2b10      	cmp	r3, #16
 80099d8:	d901      	bls.n	80099de <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 80099da:	2301      	movs	r3, #1
 80099dc:	e0cd      	b.n	8009b7a <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80099e4:	b2db      	uxtb	r3, r3
 80099e6:	2b00      	cmp	r3, #0
 80099e8:	d106      	bne.n	80099f8 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	2200      	movs	r2, #0
 80099ee:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80099f2:	6878      	ldr	r0, [r7, #4]
 80099f4:	f7f7 fffe 	bl	80019f4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	2202      	movs	r2, #2
 80099fc:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	681b      	ldr	r3, [r3, #0]
 8009a04:	681a      	ldr	r2, [r3, #0]
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	681b      	ldr	r3, [r3, #0]
 8009a0a:	f022 0201 	bic.w	r2, r2, #1
 8009a0e:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	681b      	ldr	r3, [r3, #0]
 8009a14:	689b      	ldr	r3, [r3, #8]
 8009a16:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 8009a1a:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	699b      	ldr	r3, [r3, #24]
 8009a20:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8009a24:	d119      	bne.n	8009a5a <HAL_SPI_Init+0x112>
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	685b      	ldr	r3, [r3, #4]
 8009a2a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009a2e:	d103      	bne.n	8009a38 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8009a34:	2b00      	cmp	r3, #0
 8009a36:	d008      	beq.n	8009a4a <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8009a3c:	2b00      	cmp	r3, #0
 8009a3e:	d10c      	bne.n	8009a5a <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8009a44:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009a48:	d107      	bne.n	8009a5a <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	681b      	ldr	r3, [r3, #0]
 8009a4e:	681a      	ldr	r2, [r3, #0]
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	681b      	ldr	r3, [r3, #0]
 8009a54:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8009a58:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	685b      	ldr	r3, [r3, #4]
 8009a5e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009a62:	2b00      	cmp	r3, #0
 8009a64:	d00f      	beq.n	8009a86 <HAL_SPI_Init+0x13e>
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	68db      	ldr	r3, [r3, #12]
 8009a6a:	2b06      	cmp	r3, #6
 8009a6c:	d90b      	bls.n	8009a86 <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	681b      	ldr	r3, [r3, #0]
 8009a72:	681b      	ldr	r3, [r3, #0]
 8009a74:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	681b      	ldr	r3, [r3, #0]
 8009a80:	430a      	orrs	r2, r1
 8009a82:	601a      	str	r2, [r3, #0]
 8009a84:	e007      	b.n	8009a96 <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	681b      	ldr	r3, [r3, #0]
 8009a8a:	681a      	ldr	r2, [r3, #0]
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	681b      	ldr	r3, [r3, #0]
 8009a90:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8009a94:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	69da      	ldr	r2, [r3, #28]
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a9e:	431a      	orrs	r2, r3
 8009aa0:	68bb      	ldr	r3, [r7, #8]
 8009aa2:	431a      	orrs	r2, r3
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009aa8:	ea42 0103 	orr.w	r1, r2, r3
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	68da      	ldr	r2, [r3, #12]
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	681b      	ldr	r3, [r3, #0]
 8009ab4:	430a      	orrs	r2, r1
 8009ab6:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009ac0:	431a      	orrs	r2, r3
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009ac6:	431a      	orrs	r2, r3
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	699b      	ldr	r3, [r3, #24]
 8009acc:	431a      	orrs	r2, r3
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	691b      	ldr	r3, [r3, #16]
 8009ad2:	431a      	orrs	r2, r3
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	695b      	ldr	r3, [r3, #20]
 8009ad8:	431a      	orrs	r2, r3
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	6a1b      	ldr	r3, [r3, #32]
 8009ade:	431a      	orrs	r2, r3
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	685b      	ldr	r3, [r3, #4]
 8009ae4:	431a      	orrs	r2, r3
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009aea:	431a      	orrs	r2, r3
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	689b      	ldr	r3, [r3, #8]
 8009af0:	431a      	orrs	r2, r3
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009af6:	ea42 0103 	orr.w	r1, r2, r3
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	681b      	ldr	r3, [r3, #0]
 8009b02:	430a      	orrs	r2, r1
 8009b04:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	685b      	ldr	r3, [r3, #4]
 8009b0a:	2b00      	cmp	r3, #0
 8009b0c:	d113      	bne.n	8009b36 <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	681b      	ldr	r3, [r3, #0]
 8009b12:	689b      	ldr	r3, [r3, #8]
 8009b14:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	681b      	ldr	r3, [r3, #0]
 8009b1c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009b20:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	681b      	ldr	r3, [r3, #0]
 8009b26:	689b      	ldr	r3, [r3, #8]
 8009b28:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	681b      	ldr	r3, [r3, #0]
 8009b30:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8009b34:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	681b      	ldr	r3, [r3, #0]
 8009b3a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	681b      	ldr	r3, [r3, #0]
 8009b40:	f022 0201 	bic.w	r2, r2, #1
 8009b44:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	685b      	ldr	r3, [r3, #4]
 8009b4a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009b4e:	2b00      	cmp	r3, #0
 8009b50:	d00a      	beq.n	8009b68 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	681b      	ldr	r3, [r3, #0]
 8009b56:	68db      	ldr	r3, [r3, #12]
 8009b58:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	681b      	ldr	r3, [r3, #0]
 8009b64:	430a      	orrs	r2, r1
 8009b66:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	2200      	movs	r2, #0
 8009b6c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	2201      	movs	r2, #1
 8009b74:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 8009b78:	2300      	movs	r3, #0
}
 8009b7a:	4618      	mov	r0, r3
 8009b7c:	3710      	adds	r7, #16
 8009b7e:	46bd      	mov	sp, r7
 8009b80:	bd80      	pop	{r7, pc}
 8009b82:	bf00      	nop
 8009b84:	40013000 	.word	0x40013000
 8009b88:	40003800 	.word	0x40003800
 8009b8c:	40003c00 	.word	0x40003c00

08009b90 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009b90:	b580      	push	{r7, lr}
 8009b92:	b088      	sub	sp, #32
 8009b94:	af02      	add	r7, sp, #8
 8009b96:	60f8      	str	r0, [r7, #12]
 8009b98:	60b9      	str	r1, [r7, #8]
 8009b9a:	603b      	str	r3, [r7, #0]
 8009b9c:	4613      	mov	r3, r2
 8009b9e:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8009ba0:	68fb      	ldr	r3, [r7, #12]
 8009ba2:	681b      	ldr	r3, [r3, #0]
 8009ba4:	3320      	adds	r3, #32
 8009ba6:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009ba8:	f7f9 fac8 	bl	800313c <HAL_GetTick>
 8009bac:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8009bae:	68fb      	ldr	r3, [r7, #12]
 8009bb0:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8009bb4:	b2db      	uxtb	r3, r3
 8009bb6:	2b01      	cmp	r3, #1
 8009bb8:	d001      	beq.n	8009bbe <HAL_SPI_Transmit+0x2e>
  {
    return HAL_BUSY;
 8009bba:	2302      	movs	r3, #2
 8009bbc:	e1d1      	b.n	8009f62 <HAL_SPI_Transmit+0x3d2>
  }

  if ((pData == NULL) || (Size == 0UL))
 8009bbe:	68bb      	ldr	r3, [r7, #8]
 8009bc0:	2b00      	cmp	r3, #0
 8009bc2:	d002      	beq.n	8009bca <HAL_SPI_Transmit+0x3a>
 8009bc4:	88fb      	ldrh	r3, [r7, #6]
 8009bc6:	2b00      	cmp	r3, #0
 8009bc8:	d101      	bne.n	8009bce <HAL_SPI_Transmit+0x3e>
  {
    return HAL_ERROR;
 8009bca:	2301      	movs	r3, #1
 8009bcc:	e1c9      	b.n	8009f62 <HAL_SPI_Transmit+0x3d2>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8009bce:	68fb      	ldr	r3, [r7, #12]
 8009bd0:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8009bd4:	2b01      	cmp	r3, #1
 8009bd6:	d101      	bne.n	8009bdc <HAL_SPI_Transmit+0x4c>
 8009bd8:	2302      	movs	r3, #2
 8009bda:	e1c2      	b.n	8009f62 <HAL_SPI_Transmit+0x3d2>
 8009bdc:	68fb      	ldr	r3, [r7, #12]
 8009bde:	2201      	movs	r2, #1
 8009be0:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8009be4:	68fb      	ldr	r3, [r7, #12]
 8009be6:	2203      	movs	r2, #3
 8009be8:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009bec:	68fb      	ldr	r3, [r7, #12]
 8009bee:	2200      	movs	r2, #0
 8009bf0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8009bf4:	68fb      	ldr	r3, [r7, #12]
 8009bf6:	68ba      	ldr	r2, [r7, #8]
 8009bf8:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 8009bfa:	68fb      	ldr	r3, [r7, #12]
 8009bfc:	88fa      	ldrh	r2, [r7, #6]
 8009bfe:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 8009c02:	68fb      	ldr	r3, [r7, #12]
 8009c04:	88fa      	ldrh	r2, [r7, #6]
 8009c06:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 8009c0a:	68fb      	ldr	r3, [r7, #12]
 8009c0c:	2200      	movs	r2, #0
 8009c0e:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 8009c10:	68fb      	ldr	r3, [r7, #12]
 8009c12:	2200      	movs	r2, #0
 8009c14:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 8009c18:	68fb      	ldr	r3, [r7, #12]
 8009c1a:	2200      	movs	r2, #0
 8009c1c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxISR       = NULL;
 8009c20:	68fb      	ldr	r3, [r7, #12]
 8009c22:	2200      	movs	r2, #0
 8009c24:	675a      	str	r2, [r3, #116]	@ 0x74
  hspi->RxISR       = NULL;
 8009c26:	68fb      	ldr	r3, [r7, #12]
 8009c28:	2200      	movs	r2, #0
 8009c2a:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009c2c:	68fb      	ldr	r3, [r7, #12]
 8009c2e:	689b      	ldr	r3, [r3, #8]
 8009c30:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 8009c34:	d108      	bne.n	8009c48 <HAL_SPI_Transmit+0xb8>
  {
    SPI_1LINE_TX(hspi);
 8009c36:	68fb      	ldr	r3, [r7, #12]
 8009c38:	681b      	ldr	r3, [r3, #0]
 8009c3a:	681a      	ldr	r2, [r3, #0]
 8009c3c:	68fb      	ldr	r3, [r7, #12]
 8009c3e:	681b      	ldr	r3, [r3, #0]
 8009c40:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009c44:	601a      	str	r2, [r3, #0]
 8009c46:	e009      	b.n	8009c5c <HAL_SPI_Transmit+0xcc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 8009c48:	68fb      	ldr	r3, [r7, #12]
 8009c4a:	681b      	ldr	r3, [r3, #0]
 8009c4c:	68db      	ldr	r3, [r3, #12]
 8009c4e:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 8009c52:	68fb      	ldr	r3, [r7, #12]
 8009c54:	681b      	ldr	r3, [r3, #0]
 8009c56:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8009c5a:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8009c5c:	68fb      	ldr	r3, [r7, #12]
 8009c5e:	681b      	ldr	r3, [r3, #0]
 8009c60:	685a      	ldr	r2, [r3, #4]
 8009c62:	4b96      	ldr	r3, [pc, #600]	@ (8009ebc <HAL_SPI_Transmit+0x32c>)
 8009c64:	4013      	ands	r3, r2
 8009c66:	88f9      	ldrh	r1, [r7, #6]
 8009c68:	68fa      	ldr	r2, [r7, #12]
 8009c6a:	6812      	ldr	r2, [r2, #0]
 8009c6c:	430b      	orrs	r3, r1
 8009c6e:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8009c70:	68fb      	ldr	r3, [r7, #12]
 8009c72:	681b      	ldr	r3, [r3, #0]
 8009c74:	681a      	ldr	r2, [r3, #0]
 8009c76:	68fb      	ldr	r3, [r7, #12]
 8009c78:	681b      	ldr	r3, [r3, #0]
 8009c7a:	f042 0201 	orr.w	r2, r2, #1
 8009c7e:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009c80:	68fb      	ldr	r3, [r7, #12]
 8009c82:	685b      	ldr	r3, [r3, #4]
 8009c84:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009c88:	d107      	bne.n	8009c9a <HAL_SPI_Transmit+0x10a>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8009c8a:	68fb      	ldr	r3, [r7, #12]
 8009c8c:	681b      	ldr	r3, [r3, #0]
 8009c8e:	681a      	ldr	r2, [r3, #0]
 8009c90:	68fb      	ldr	r3, [r7, #12]
 8009c92:	681b      	ldr	r3, [r3, #0]
 8009c94:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009c98:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8009c9a:	68fb      	ldr	r3, [r7, #12]
 8009c9c:	68db      	ldr	r3, [r3, #12]
 8009c9e:	2b0f      	cmp	r3, #15
 8009ca0:	d947      	bls.n	8009d32 <HAL_SPI_Transmit+0x1a2>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8009ca2:	e03f      	b.n	8009d24 <HAL_SPI_Transmit+0x194>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8009ca4:	68fb      	ldr	r3, [r7, #12]
 8009ca6:	681b      	ldr	r3, [r3, #0]
 8009ca8:	695b      	ldr	r3, [r3, #20]
 8009caa:	f003 0302 	and.w	r3, r3, #2
 8009cae:	2b02      	cmp	r3, #2
 8009cb0:	d114      	bne.n	8009cdc <HAL_SPI_Transmit+0x14c>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8009cb2:	68fb      	ldr	r3, [r7, #12]
 8009cb4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8009cb6:	68fb      	ldr	r3, [r7, #12]
 8009cb8:	681b      	ldr	r3, [r3, #0]
 8009cba:	6812      	ldr	r2, [r2, #0]
 8009cbc:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8009cbe:	68fb      	ldr	r3, [r7, #12]
 8009cc0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009cc2:	1d1a      	adds	r2, r3, #4
 8009cc4:	68fb      	ldr	r3, [r7, #12]
 8009cc6:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 8009cc8:	68fb      	ldr	r3, [r7, #12]
 8009cca:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8009cce:	b29b      	uxth	r3, r3
 8009cd0:	3b01      	subs	r3, #1
 8009cd2:	b29a      	uxth	r2, r3
 8009cd4:	68fb      	ldr	r3, [r7, #12]
 8009cd6:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8009cda:	e023      	b.n	8009d24 <HAL_SPI_Transmit+0x194>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009cdc:	f7f9 fa2e 	bl	800313c <HAL_GetTick>
 8009ce0:	4602      	mov	r2, r0
 8009ce2:	693b      	ldr	r3, [r7, #16]
 8009ce4:	1ad3      	subs	r3, r2, r3
 8009ce6:	683a      	ldr	r2, [r7, #0]
 8009ce8:	429a      	cmp	r2, r3
 8009cea:	d803      	bhi.n	8009cf4 <HAL_SPI_Transmit+0x164>
 8009cec:	683b      	ldr	r3, [r7, #0]
 8009cee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009cf2:	d102      	bne.n	8009cfa <HAL_SPI_Transmit+0x16a>
 8009cf4:	683b      	ldr	r3, [r7, #0]
 8009cf6:	2b00      	cmp	r3, #0
 8009cf8:	d114      	bne.n	8009d24 <HAL_SPI_Transmit+0x194>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8009cfa:	68f8      	ldr	r0, [r7, #12]
 8009cfc:	f000 fc7e 	bl	800a5fc <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8009d00:	68fb      	ldr	r3, [r7, #12]
 8009d02:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009d06:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8009d0a:	68fb      	ldr	r3, [r7, #12]
 8009d0c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8009d10:	68fb      	ldr	r3, [r7, #12]
 8009d12:	2201      	movs	r2, #1
 8009d14:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8009d18:	68fb      	ldr	r3, [r7, #12]
 8009d1a:	2200      	movs	r2, #0
 8009d1c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8009d20:	2303      	movs	r3, #3
 8009d22:	e11e      	b.n	8009f62 <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 8009d24:	68fb      	ldr	r3, [r7, #12]
 8009d26:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8009d2a:	b29b      	uxth	r3, r3
 8009d2c:	2b00      	cmp	r3, #0
 8009d2e:	d1b9      	bne.n	8009ca4 <HAL_SPI_Transmit+0x114>
 8009d30:	e0f1      	b.n	8009f16 <HAL_SPI_Transmit+0x386>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009d32:	68fb      	ldr	r3, [r7, #12]
 8009d34:	68db      	ldr	r3, [r3, #12]
 8009d36:	2b07      	cmp	r3, #7
 8009d38:	f240 80e6 	bls.w	8009f08 <HAL_SPI_Transmit+0x378>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8009d3c:	e05d      	b.n	8009dfa <HAL_SPI_Transmit+0x26a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8009d3e:	68fb      	ldr	r3, [r7, #12]
 8009d40:	681b      	ldr	r3, [r3, #0]
 8009d42:	695b      	ldr	r3, [r3, #20]
 8009d44:	f003 0302 	and.w	r3, r3, #2
 8009d48:	2b02      	cmp	r3, #2
 8009d4a:	d132      	bne.n	8009db2 <HAL_SPI_Transmit+0x222>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8009d4c:	68fb      	ldr	r3, [r7, #12]
 8009d4e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8009d52:	b29b      	uxth	r3, r3
 8009d54:	2b01      	cmp	r3, #1
 8009d56:	d918      	bls.n	8009d8a <HAL_SPI_Transmit+0x1fa>
 8009d58:	68fb      	ldr	r3, [r7, #12]
 8009d5a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009d5c:	2b00      	cmp	r3, #0
 8009d5e:	d014      	beq.n	8009d8a <HAL_SPI_Transmit+0x1fa>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8009d60:	68fb      	ldr	r3, [r7, #12]
 8009d62:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8009d64:	68fb      	ldr	r3, [r7, #12]
 8009d66:	681b      	ldr	r3, [r3, #0]
 8009d68:	6812      	ldr	r2, [r2, #0]
 8009d6a:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8009d6c:	68fb      	ldr	r3, [r7, #12]
 8009d6e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009d70:	1d1a      	adds	r2, r3, #4
 8009d72:	68fb      	ldr	r3, [r7, #12]
 8009d74:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8009d76:	68fb      	ldr	r3, [r7, #12]
 8009d78:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8009d7c:	b29b      	uxth	r3, r3
 8009d7e:	3b02      	subs	r3, #2
 8009d80:	b29a      	uxth	r2, r3
 8009d82:	68fb      	ldr	r3, [r7, #12]
 8009d84:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8009d88:	e037      	b.n	8009dfa <HAL_SPI_Transmit+0x26a>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8009d8a:	68fb      	ldr	r3, [r7, #12]
 8009d8c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009d8e:	881a      	ldrh	r2, [r3, #0]
 8009d90:	697b      	ldr	r3, [r7, #20]
 8009d92:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8009d94:	68fb      	ldr	r3, [r7, #12]
 8009d96:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009d98:	1c9a      	adds	r2, r3, #2
 8009d9a:	68fb      	ldr	r3, [r7, #12]
 8009d9c:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 8009d9e:	68fb      	ldr	r3, [r7, #12]
 8009da0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8009da4:	b29b      	uxth	r3, r3
 8009da6:	3b01      	subs	r3, #1
 8009da8:	b29a      	uxth	r2, r3
 8009daa:	68fb      	ldr	r3, [r7, #12]
 8009dac:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8009db0:	e023      	b.n	8009dfa <HAL_SPI_Transmit+0x26a>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009db2:	f7f9 f9c3 	bl	800313c <HAL_GetTick>
 8009db6:	4602      	mov	r2, r0
 8009db8:	693b      	ldr	r3, [r7, #16]
 8009dba:	1ad3      	subs	r3, r2, r3
 8009dbc:	683a      	ldr	r2, [r7, #0]
 8009dbe:	429a      	cmp	r2, r3
 8009dc0:	d803      	bhi.n	8009dca <HAL_SPI_Transmit+0x23a>
 8009dc2:	683b      	ldr	r3, [r7, #0]
 8009dc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009dc8:	d102      	bne.n	8009dd0 <HAL_SPI_Transmit+0x240>
 8009dca:	683b      	ldr	r3, [r7, #0]
 8009dcc:	2b00      	cmp	r3, #0
 8009dce:	d114      	bne.n	8009dfa <HAL_SPI_Transmit+0x26a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8009dd0:	68f8      	ldr	r0, [r7, #12]
 8009dd2:	f000 fc13 	bl	800a5fc <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8009dd6:	68fb      	ldr	r3, [r7, #12]
 8009dd8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009ddc:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8009de0:	68fb      	ldr	r3, [r7, #12]
 8009de2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8009de6:	68fb      	ldr	r3, [r7, #12]
 8009de8:	2201      	movs	r2, #1
 8009dea:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8009dee:	68fb      	ldr	r3, [r7, #12]
 8009df0:	2200      	movs	r2, #0
 8009df2:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8009df6:	2303      	movs	r3, #3
 8009df8:	e0b3      	b.n	8009f62 <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 8009dfa:	68fb      	ldr	r3, [r7, #12]
 8009dfc:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8009e00:	b29b      	uxth	r3, r3
 8009e02:	2b00      	cmp	r3, #0
 8009e04:	d19b      	bne.n	8009d3e <HAL_SPI_Transmit+0x1ae>
 8009e06:	e086      	b.n	8009f16 <HAL_SPI_Transmit+0x386>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8009e08:	68fb      	ldr	r3, [r7, #12]
 8009e0a:	681b      	ldr	r3, [r3, #0]
 8009e0c:	695b      	ldr	r3, [r3, #20]
 8009e0e:	f003 0302 	and.w	r3, r3, #2
 8009e12:	2b02      	cmp	r3, #2
 8009e14:	d154      	bne.n	8009ec0 <HAL_SPI_Transmit+0x330>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 8009e16:	68fb      	ldr	r3, [r7, #12]
 8009e18:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8009e1c:	b29b      	uxth	r3, r3
 8009e1e:	2b03      	cmp	r3, #3
 8009e20:	d918      	bls.n	8009e54 <HAL_SPI_Transmit+0x2c4>
 8009e22:	68fb      	ldr	r3, [r7, #12]
 8009e24:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009e26:	2b40      	cmp	r3, #64	@ 0x40
 8009e28:	d914      	bls.n	8009e54 <HAL_SPI_Transmit+0x2c4>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8009e2a:	68fb      	ldr	r3, [r7, #12]
 8009e2c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8009e2e:	68fb      	ldr	r3, [r7, #12]
 8009e30:	681b      	ldr	r3, [r3, #0]
 8009e32:	6812      	ldr	r2, [r2, #0]
 8009e34:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8009e36:	68fb      	ldr	r3, [r7, #12]
 8009e38:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009e3a:	1d1a      	adds	r2, r3, #4
 8009e3c:	68fb      	ldr	r3, [r7, #12]
 8009e3e:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 8009e40:	68fb      	ldr	r3, [r7, #12]
 8009e42:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8009e46:	b29b      	uxth	r3, r3
 8009e48:	3b04      	subs	r3, #4
 8009e4a:	b29a      	uxth	r2, r3
 8009e4c:	68fb      	ldr	r3, [r7, #12]
 8009e4e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8009e52:	e059      	b.n	8009f08 <HAL_SPI_Transmit+0x378>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8009e54:	68fb      	ldr	r3, [r7, #12]
 8009e56:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8009e5a:	b29b      	uxth	r3, r3
 8009e5c:	2b01      	cmp	r3, #1
 8009e5e:	d917      	bls.n	8009e90 <HAL_SPI_Transmit+0x300>
 8009e60:	68fb      	ldr	r3, [r7, #12]
 8009e62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009e64:	2b00      	cmp	r3, #0
 8009e66:	d013      	beq.n	8009e90 <HAL_SPI_Transmit+0x300>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8009e68:	68fb      	ldr	r3, [r7, #12]
 8009e6a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009e6c:	881a      	ldrh	r2, [r3, #0]
 8009e6e:	697b      	ldr	r3, [r7, #20]
 8009e70:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8009e72:	68fb      	ldr	r3, [r7, #12]
 8009e74:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009e76:	1c9a      	adds	r2, r3, #2
 8009e78:	68fb      	ldr	r3, [r7, #12]
 8009e7a:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8009e7c:	68fb      	ldr	r3, [r7, #12]
 8009e7e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8009e82:	b29b      	uxth	r3, r3
 8009e84:	3b02      	subs	r3, #2
 8009e86:	b29a      	uxth	r2, r3
 8009e88:	68fb      	ldr	r3, [r7, #12]
 8009e8a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8009e8e:	e03b      	b.n	8009f08 <HAL_SPI_Transmit+0x378>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8009e90:	68fb      	ldr	r3, [r7, #12]
 8009e92:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8009e94:	68fb      	ldr	r3, [r7, #12]
 8009e96:	681b      	ldr	r3, [r3, #0]
 8009e98:	3320      	adds	r3, #32
 8009e9a:	7812      	ldrb	r2, [r2, #0]
 8009e9c:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 8009e9e:	68fb      	ldr	r3, [r7, #12]
 8009ea0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009ea2:	1c5a      	adds	r2, r3, #1
 8009ea4:	68fb      	ldr	r3, [r7, #12]
 8009ea6:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 8009ea8:	68fb      	ldr	r3, [r7, #12]
 8009eaa:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8009eae:	b29b      	uxth	r3, r3
 8009eb0:	3b01      	subs	r3, #1
 8009eb2:	b29a      	uxth	r2, r3
 8009eb4:	68fb      	ldr	r3, [r7, #12]
 8009eb6:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8009eba:	e025      	b.n	8009f08 <HAL_SPI_Transmit+0x378>
 8009ebc:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009ec0:	f7f9 f93c 	bl	800313c <HAL_GetTick>
 8009ec4:	4602      	mov	r2, r0
 8009ec6:	693b      	ldr	r3, [r7, #16]
 8009ec8:	1ad3      	subs	r3, r2, r3
 8009eca:	683a      	ldr	r2, [r7, #0]
 8009ecc:	429a      	cmp	r2, r3
 8009ece:	d803      	bhi.n	8009ed8 <HAL_SPI_Transmit+0x348>
 8009ed0:	683b      	ldr	r3, [r7, #0]
 8009ed2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009ed6:	d102      	bne.n	8009ede <HAL_SPI_Transmit+0x34e>
 8009ed8:	683b      	ldr	r3, [r7, #0]
 8009eda:	2b00      	cmp	r3, #0
 8009edc:	d114      	bne.n	8009f08 <HAL_SPI_Transmit+0x378>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8009ede:	68f8      	ldr	r0, [r7, #12]
 8009ee0:	f000 fb8c 	bl	800a5fc <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8009ee4:	68fb      	ldr	r3, [r7, #12]
 8009ee6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009eea:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8009eee:	68fb      	ldr	r3, [r7, #12]
 8009ef0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8009ef4:	68fb      	ldr	r3, [r7, #12]
 8009ef6:	2201      	movs	r2, #1
 8009ef8:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8009efc:	68fb      	ldr	r3, [r7, #12]
 8009efe:	2200      	movs	r2, #0
 8009f00:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8009f04:	2303      	movs	r3, #3
 8009f06:	e02c      	b.n	8009f62 <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 8009f08:	68fb      	ldr	r3, [r7, #12]
 8009f0a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8009f0e:	b29b      	uxth	r3, r3
 8009f10:	2b00      	cmp	r3, #0
 8009f12:	f47f af79 	bne.w	8009e08 <HAL_SPI_Transmit+0x278>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 8009f16:	693b      	ldr	r3, [r7, #16]
 8009f18:	9300      	str	r3, [sp, #0]
 8009f1a:	683b      	ldr	r3, [r7, #0]
 8009f1c:	2200      	movs	r2, #0
 8009f1e:	2108      	movs	r1, #8
 8009f20:	68f8      	ldr	r0, [r7, #12]
 8009f22:	f000 fc0b 	bl	800a73c <SPI_WaitOnFlagUntilTimeout>
 8009f26:	4603      	mov	r3, r0
 8009f28:	2b00      	cmp	r3, #0
 8009f2a:	d007      	beq.n	8009f3c <HAL_SPI_Transmit+0x3ac>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009f2c:	68fb      	ldr	r3, [r7, #12]
 8009f2e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009f32:	f043 0220 	orr.w	r2, r3, #32
 8009f36:	68fb      	ldr	r3, [r7, #12]
 8009f38:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8009f3c:	68f8      	ldr	r0, [r7, #12]
 8009f3e:	f000 fb5d 	bl	800a5fc <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 8009f42:	68fb      	ldr	r3, [r7, #12]
 8009f44:	2201      	movs	r2, #1
 8009f46:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8009f4a:	68fb      	ldr	r3, [r7, #12]
 8009f4c:	2200      	movs	r2, #0
 8009f4e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009f52:	68fb      	ldr	r3, [r7, #12]
 8009f54:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009f58:	2b00      	cmp	r3, #0
 8009f5a:	d001      	beq.n	8009f60 <HAL_SPI_Transmit+0x3d0>
  {
    return HAL_ERROR;
 8009f5c:	2301      	movs	r3, #1
 8009f5e:	e000      	b.n	8009f62 <HAL_SPI_Transmit+0x3d2>
  }
  else
  {
    return HAL_OK;
 8009f60:	2300      	movs	r3, #0
  }
}
 8009f62:	4618      	mov	r0, r3
 8009f64:	3718      	adds	r7, #24
 8009f66:	46bd      	mov	sp, r7
 8009f68:	bd80      	pop	{r7, pc}
 8009f6a:	bf00      	nop

08009f6c <HAL_SPI_TransmitReceive>:
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8009f6c:	b580      	push	{r7, lr}
 8009f6e:	b08e      	sub	sp, #56	@ 0x38
 8009f70:	af02      	add	r7, sp, #8
 8009f72:	60f8      	str	r0, [r7, #12]
 8009f74:	60b9      	str	r1, [r7, #8]
 8009f76:	607a      	str	r2, [r7, #4]
 8009f78:	807b      	strh	r3, [r7, #2]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8009f7a:	68fb      	ldr	r3, [r7, #12]
 8009f7c:	681b      	ldr	r3, [r3, #0]
 8009f7e:	3320      	adds	r3, #32
 8009f80:	627b      	str	r3, [r7, #36]	@ 0x24
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8009f82:	68fb      	ldr	r3, [r7, #12]
 8009f84:	681b      	ldr	r3, [r3, #0]
 8009f86:	3330      	adds	r3, #48	@ 0x30
 8009f88:	623b      	str	r3, [r7, #32]
  uint32_t   fifo_length;
  uint32_t   temp_sr_reg;
  uint16_t   initial_TxXferCount;
  uint16_t   initial_RxXferCount;
  uint16_t   init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 8009f8a:	68fb      	ldr	r3, [r7, #12]
 8009f8c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009f8e:	095b      	lsrs	r3, r3, #5
 8009f90:	b29b      	uxth	r3, r3
 8009f92:	3301      	adds	r3, #1
 8009f94:	83fb      	strh	r3, [r7, #30]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009f96:	f7f9 f8d1 	bl	800313c <HAL_GetTick>
 8009f9a:	61b8      	str	r0, [r7, #24]

  initial_TxXferCount = Size;
 8009f9c:	887b      	ldrh	r3, [r7, #2]
 8009f9e:	857b      	strh	r3, [r7, #42]	@ 0x2a
  initial_RxXferCount = Size;
 8009fa0:	887b      	ldrh	r3, [r7, #2]
 8009fa2:	853b      	strh	r3, [r7, #40]	@ 0x28

  if (hspi->State != HAL_SPI_STATE_READY)
 8009fa4:	68fb      	ldr	r3, [r7, #12]
 8009fa6:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8009faa:	b2db      	uxtb	r3, r3
 8009fac:	2b01      	cmp	r3, #1
 8009fae:	d001      	beq.n	8009fb4 <HAL_SPI_TransmitReceive+0x48>
  {
    return HAL_BUSY;
 8009fb0:	2302      	movs	r3, #2
 8009fb2:	e310      	b.n	800a5d6 <HAL_SPI_TransmitReceive+0x66a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 8009fb4:	68bb      	ldr	r3, [r7, #8]
 8009fb6:	2b00      	cmp	r3, #0
 8009fb8:	d005      	beq.n	8009fc6 <HAL_SPI_TransmitReceive+0x5a>
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	2b00      	cmp	r3, #0
 8009fbe:	d002      	beq.n	8009fc6 <HAL_SPI_TransmitReceive+0x5a>
 8009fc0:	887b      	ldrh	r3, [r7, #2]
 8009fc2:	2b00      	cmp	r3, #0
 8009fc4:	d101      	bne.n	8009fca <HAL_SPI_TransmitReceive+0x5e>
  {
    return HAL_ERROR;
 8009fc6:	2301      	movs	r3, #1
 8009fc8:	e305      	b.n	800a5d6 <HAL_SPI_TransmitReceive+0x66a>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8009fca:	68fb      	ldr	r3, [r7, #12]
 8009fcc:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8009fd0:	2b01      	cmp	r3, #1
 8009fd2:	d101      	bne.n	8009fd8 <HAL_SPI_TransmitReceive+0x6c>
 8009fd4:	2302      	movs	r3, #2
 8009fd6:	e2fe      	b.n	800a5d6 <HAL_SPI_TransmitReceive+0x66a>
 8009fd8:	68fb      	ldr	r3, [r7, #12]
 8009fda:	2201      	movs	r2, #1
 8009fdc:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX_RX;
 8009fe0:	68fb      	ldr	r3, [r7, #12]
 8009fe2:	2205      	movs	r2, #5
 8009fe4:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009fe8:	68fb      	ldr	r3, [r7, #12]
 8009fea:	2200      	movs	r2, #0
 8009fec:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8009ff0:	68fb      	ldr	r3, [r7, #12]
 8009ff2:	687a      	ldr	r2, [r7, #4]
 8009ff4:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferCount = Size;
 8009ff6:	68fb      	ldr	r3, [r7, #12]
 8009ff8:	887a      	ldrh	r2, [r7, #2]
 8009ffa:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxXferSize  = Size;
 8009ffe:	68fb      	ldr	r3, [r7, #12]
 800a000:	887a      	ldrh	r2, [r7, #2]
 800a002:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800a006:	68fb      	ldr	r3, [r7, #12]
 800a008:	68ba      	ldr	r2, [r7, #8]
 800a00a:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferCount = Size;
 800a00c:	68fb      	ldr	r3, [r7, #12]
 800a00e:	887a      	ldrh	r2, [r7, #2]
 800a010:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->TxXferSize  = Size;
 800a014:	68fb      	ldr	r3, [r7, #12]
 800a016:	887a      	ldrh	r2, [r7, #2]
 800a018:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800a01c:	68fb      	ldr	r3, [r7, #12]
 800a01e:	2200      	movs	r2, #0
 800a020:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->TxISR       = NULL;
 800a022:	68fb      	ldr	r3, [r7, #12]
 800a024:	2200      	movs	r2, #0
 800a026:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Set Full-Duplex mode */
  SPI_2LINES(hspi);
 800a028:	68fb      	ldr	r3, [r7, #12]
 800a02a:	681b      	ldr	r3, [r3, #0]
 800a02c:	68da      	ldr	r2, [r3, #12]
 800a02e:	68fb      	ldr	r3, [r7, #12]
 800a030:	681b      	ldr	r3, [r3, #0]
 800a032:	f422 22c0 	bic.w	r2, r2, #393216	@ 0x60000
 800a036:	60da      	str	r2, [r3, #12]

  /* Initialize FIFO length */
  if (IS_SPI_HIGHEND_INSTANCE(hspi->Instance))
 800a038:	68fb      	ldr	r3, [r7, #12]
 800a03a:	681b      	ldr	r3, [r3, #0]
 800a03c:	4a70      	ldr	r2, [pc, #448]	@ (800a200 <HAL_SPI_TransmitReceive+0x294>)
 800a03e:	4293      	cmp	r3, r2
 800a040:	d009      	beq.n	800a056 <HAL_SPI_TransmitReceive+0xea>
 800a042:	68fb      	ldr	r3, [r7, #12]
 800a044:	681b      	ldr	r3, [r3, #0]
 800a046:	4a6f      	ldr	r2, [pc, #444]	@ (800a204 <HAL_SPI_TransmitReceive+0x298>)
 800a048:	4293      	cmp	r3, r2
 800a04a:	d004      	beq.n	800a056 <HAL_SPI_TransmitReceive+0xea>
 800a04c:	68fb      	ldr	r3, [r7, #12]
 800a04e:	681b      	ldr	r3, [r3, #0]
 800a050:	4a6d      	ldr	r2, [pc, #436]	@ (800a208 <HAL_SPI_TransmitReceive+0x29c>)
 800a052:	4293      	cmp	r3, r2
 800a054:	d102      	bne.n	800a05c <HAL_SPI_TransmitReceive+0xf0>
  {
    fifo_length = SPI_HIGHEND_FIFO_SIZE;
 800a056:	2310      	movs	r3, #16
 800a058:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a05a:	e001      	b.n	800a060 <HAL_SPI_TransmitReceive+0xf4>
  }
  else
  {
    fifo_length = SPI_LOWEND_FIFO_SIZE;
 800a05c:	2308      	movs	r3, #8
 800a05e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800a060:	68fb      	ldr	r3, [r7, #12]
 800a062:	681b      	ldr	r3, [r3, #0]
 800a064:	685a      	ldr	r2, [r3, #4]
 800a066:	4b69      	ldr	r3, [pc, #420]	@ (800a20c <HAL_SPI_TransmitReceive+0x2a0>)
 800a068:	4013      	ands	r3, r2
 800a06a:	8879      	ldrh	r1, [r7, #2]
 800a06c:	68fa      	ldr	r2, [r7, #12]
 800a06e:	6812      	ldr	r2, [r2, #0]
 800a070:	430b      	orrs	r3, r1
 800a072:	6053      	str	r3, [r2, #4]

  __HAL_SPI_ENABLE(hspi);
 800a074:	68fb      	ldr	r3, [r7, #12]
 800a076:	681b      	ldr	r3, [r3, #0]
 800a078:	681a      	ldr	r2, [r3, #0]
 800a07a:	68fb      	ldr	r3, [r7, #12]
 800a07c:	681b      	ldr	r3, [r3, #0]
 800a07e:	f042 0201 	orr.w	r2, r2, #1
 800a082:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800a084:	68fb      	ldr	r3, [r7, #12]
 800a086:	685b      	ldr	r3, [r3, #4]
 800a088:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a08c:	d107      	bne.n	800a09e <HAL_SPI_TransmitReceive+0x132>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800a08e:	68fb      	ldr	r3, [r7, #12]
 800a090:	681b      	ldr	r3, [r3, #0]
 800a092:	681a      	ldr	r2, [r3, #0]
 800a094:	68fb      	ldr	r3, [r7, #12]
 800a096:	681b      	ldr	r3, [r3, #0]
 800a098:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a09c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800a09e:	68fb      	ldr	r3, [r7, #12]
 800a0a0:	68db      	ldr	r3, [r3, #12]
 800a0a2:	2b0f      	cmp	r3, #15
 800a0a4:	f240 80a2 	bls.w	800a1ec <HAL_SPI_TransmitReceive+0x280>
  {
    /* Adapt fifo length to 32bits data width */
    fifo_length = (fifo_length / 4UL);
 800a0a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a0aa:	089b      	lsrs	r3, r3, #2
 800a0ac:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800a0ae:	e094      	b.n	800a1da <HAL_SPI_TransmitReceive+0x26e>
    {
      /* Check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800a0b0:	68fb      	ldr	r3, [r7, #12]
 800a0b2:	681b      	ldr	r3, [r3, #0]
 800a0b4:	695b      	ldr	r3, [r3, #20]
 800a0b6:	f003 0302 	and.w	r3, r3, #2
 800a0ba:	2b02      	cmp	r3, #2
 800a0bc:	d120      	bne.n	800a100 <HAL_SPI_TransmitReceive+0x194>
 800a0be:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800a0c0:	2b00      	cmp	r3, #0
 800a0c2:	d01d      	beq.n	800a100 <HAL_SPI_TransmitReceive+0x194>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 800a0c4:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800a0c6:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 800a0c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a0ca:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800a0cc:	429a      	cmp	r2, r3
 800a0ce:	d217      	bcs.n	800a100 <HAL_SPI_TransmitReceive+0x194>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800a0d0:	68fb      	ldr	r3, [r7, #12]
 800a0d2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800a0d4:	68fb      	ldr	r3, [r7, #12]
 800a0d6:	681b      	ldr	r3, [r3, #0]
 800a0d8:	6812      	ldr	r2, [r2, #0]
 800a0da:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 800a0dc:	68fb      	ldr	r3, [r7, #12]
 800a0de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a0e0:	1d1a      	adds	r2, r3, #4
 800a0e2:	68fb      	ldr	r3, [r7, #12]
 800a0e4:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount --;
 800a0e6:	68fb      	ldr	r3, [r7, #12]
 800a0e8:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800a0ec:	b29b      	uxth	r3, r3
 800a0ee:	3b01      	subs	r3, #1
 800a0f0:	b29a      	uxth	r2, r3
 800a0f2:	68fb      	ldr	r3, [r7, #12]
 800a0f4:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 800a0f8:	68fb      	ldr	r3, [r7, #12]
 800a0fa:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800a0fe:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800a100:	68fb      	ldr	r3, [r7, #12]
 800a102:	681b      	ldr	r3, [r3, #0]
 800a104:	695b      	ldr	r3, [r3, #20]
 800a106:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 800a108:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800a10a:	2b00      	cmp	r3, #0
 800a10c:	d065      	beq.n	800a1da <HAL_SPI_TransmitReceive+0x26e>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800a10e:	68fb      	ldr	r3, [r7, #12]
 800a110:	681b      	ldr	r3, [r3, #0]
 800a112:	695b      	ldr	r3, [r3, #20]
 800a114:	f003 0301 	and.w	r3, r3, #1
 800a118:	2b01      	cmp	r3, #1
 800a11a:	d118      	bne.n	800a14e <HAL_SPI_TransmitReceive+0x1e2>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800a11c:	68fb      	ldr	r3, [r7, #12]
 800a11e:	681a      	ldr	r2, [r3, #0]
 800a120:	68fb      	ldr	r3, [r7, #12]
 800a122:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a124:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800a126:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800a128:	68fb      	ldr	r3, [r7, #12]
 800a12a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a12c:	1d1a      	adds	r2, r3, #4
 800a12e:	68fb      	ldr	r3, [r7, #12]
 800a130:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800a132:	68fb      	ldr	r3, [r7, #12]
 800a134:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a138:	b29b      	uxth	r3, r3
 800a13a:	3b01      	subs	r3, #1
 800a13c:	b29a      	uxth	r2, r3
 800a13e:	68fb      	ldr	r3, [r7, #12]
 800a140:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800a144:	68fb      	ldr	r3, [r7, #12]
 800a146:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a14a:	853b      	strh	r3, [r7, #40]	@ 0x28
 800a14c:	e045      	b.n	800a1da <HAL_SPI_TransmitReceive+0x26e>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800a14e:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800a150:	8bfb      	ldrh	r3, [r7, #30]
 800a152:	429a      	cmp	r2, r3
 800a154:	d21d      	bcs.n	800a192 <HAL_SPI_TransmitReceive+0x226>
 800a156:	697b      	ldr	r3, [r7, #20]
 800a158:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a15c:	2b00      	cmp	r3, #0
 800a15e:	d018      	beq.n	800a192 <HAL_SPI_TransmitReceive+0x226>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800a160:	68fb      	ldr	r3, [r7, #12]
 800a162:	681a      	ldr	r2, [r3, #0]
 800a164:	68fb      	ldr	r3, [r7, #12]
 800a166:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a168:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800a16a:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800a16c:	68fb      	ldr	r3, [r7, #12]
 800a16e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a170:	1d1a      	adds	r2, r3, #4
 800a172:	68fb      	ldr	r3, [r7, #12]
 800a174:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800a176:	68fb      	ldr	r3, [r7, #12]
 800a178:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a17c:	b29b      	uxth	r3, r3
 800a17e:	3b01      	subs	r3, #1
 800a180:	b29a      	uxth	r2, r3
 800a182:	68fb      	ldr	r3, [r7, #12]
 800a184:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800a188:	68fb      	ldr	r3, [r7, #12]
 800a18a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a18e:	853b      	strh	r3, [r7, #40]	@ 0x28
 800a190:	e023      	b.n	800a1da <HAL_SPI_TransmitReceive+0x26e>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a192:	f7f8 ffd3 	bl	800313c <HAL_GetTick>
 800a196:	4602      	mov	r2, r0
 800a198:	69bb      	ldr	r3, [r7, #24]
 800a19a:	1ad3      	subs	r3, r2, r3
 800a19c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a19e:	429a      	cmp	r2, r3
 800a1a0:	d803      	bhi.n	800a1aa <HAL_SPI_TransmitReceive+0x23e>
 800a1a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a1a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a1a8:	d102      	bne.n	800a1b0 <HAL_SPI_TransmitReceive+0x244>
 800a1aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a1ac:	2b00      	cmp	r3, #0
 800a1ae:	d114      	bne.n	800a1da <HAL_SPI_TransmitReceive+0x26e>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 800a1b0:	68f8      	ldr	r0, [r7, #12]
 800a1b2:	f000 fa23 	bl	800a5fc <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800a1b6:	68fb      	ldr	r3, [r7, #12]
 800a1b8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a1bc:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800a1c0:	68fb      	ldr	r3, [r7, #12]
 800a1c2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 800a1c6:	68fb      	ldr	r3, [r7, #12]
 800a1c8:	2201      	movs	r2, #1
 800a1ca:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 800a1ce:	68fb      	ldr	r3, [r7, #12]
 800a1d0:	2200      	movs	r2, #0
 800a1d2:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 800a1d6:	2303      	movs	r3, #3
 800a1d8:	e1fd      	b.n	800a5d6 <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800a1da:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800a1dc:	2b00      	cmp	r3, #0
 800a1de:	f47f af67 	bne.w	800a0b0 <HAL_SPI_TransmitReceive+0x144>
 800a1e2:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800a1e4:	2b00      	cmp	r3, #0
 800a1e6:	f47f af63 	bne.w	800a0b0 <HAL_SPI_TransmitReceive+0x144>
 800a1ea:	e1ce      	b.n	800a58a <HAL_SPI_TransmitReceive+0x61e>
        }
      }
    }
  }
  /* Transmit and Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800a1ec:	68fb      	ldr	r3, [r7, #12]
 800a1ee:	68db      	ldr	r3, [r3, #12]
 800a1f0:	2b07      	cmp	r3, #7
 800a1f2:	f240 81c2 	bls.w	800a57a <HAL_SPI_TransmitReceive+0x60e>
  {
    /* Adapt fifo length to 16bits data width */
    fifo_length = (fifo_length / 2UL);
 800a1f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a1f8:	085b      	lsrs	r3, r3, #1
 800a1fa:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800a1fc:	e0c9      	b.n	800a392 <HAL_SPI_TransmitReceive+0x426>
 800a1fe:	bf00      	nop
 800a200:	40013000 	.word	0x40013000
 800a204:	40003800 	.word	0x40003800
 800a208:	40003c00 	.word	0x40003c00
 800a20c:	ffff0000 	.word	0xffff0000
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800a210:	68fb      	ldr	r3, [r7, #12]
 800a212:	681b      	ldr	r3, [r3, #0]
 800a214:	695b      	ldr	r3, [r3, #20]
 800a216:	f003 0302 	and.w	r3, r3, #2
 800a21a:	2b02      	cmp	r3, #2
 800a21c:	d11f      	bne.n	800a25e <HAL_SPI_TransmitReceive+0x2f2>
 800a21e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800a220:	2b00      	cmp	r3, #0
 800a222:	d01c      	beq.n	800a25e <HAL_SPI_TransmitReceive+0x2f2>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 800a224:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800a226:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 800a228:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a22a:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800a22c:	429a      	cmp	r2, r3
 800a22e:	d216      	bcs.n	800a25e <HAL_SPI_TransmitReceive+0x2f2>
      {
#if defined (__GNUC__)
        *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800a230:	68fb      	ldr	r3, [r7, #12]
 800a232:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a234:	881a      	ldrh	r2, [r3, #0]
 800a236:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a238:	801a      	strh	r2, [r3, #0]
#else
        *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800a23a:	68fb      	ldr	r3, [r7, #12]
 800a23c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a23e:	1c9a      	adds	r2, r3, #2
 800a240:	68fb      	ldr	r3, [r7, #12]
 800a242:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 800a244:	68fb      	ldr	r3, [r7, #12]
 800a246:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800a24a:	b29b      	uxth	r3, r3
 800a24c:	3b01      	subs	r3, #1
 800a24e:	b29a      	uxth	r2, r3
 800a250:	68fb      	ldr	r3, [r7, #12]
 800a252:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 800a256:	68fb      	ldr	r3, [r7, #12]
 800a258:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800a25c:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800a25e:	68fb      	ldr	r3, [r7, #12]
 800a260:	681b      	ldr	r3, [r3, #0]
 800a262:	695b      	ldr	r3, [r3, #20]
 800a264:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 800a266:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800a268:	2b00      	cmp	r3, #0
 800a26a:	f000 8092 	beq.w	800a392 <HAL_SPI_TransmitReceive+0x426>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800a26e:	68fb      	ldr	r3, [r7, #12]
 800a270:	681b      	ldr	r3, [r3, #0]
 800a272:	695b      	ldr	r3, [r3, #20]
 800a274:	f003 0301 	and.w	r3, r3, #1
 800a278:	2b01      	cmp	r3, #1
 800a27a:	d118      	bne.n	800a2ae <HAL_SPI_TransmitReceive+0x342>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800a27c:	68fb      	ldr	r3, [r7, #12]
 800a27e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a280:	6a3a      	ldr	r2, [r7, #32]
 800a282:	8812      	ldrh	r2, [r2, #0]
 800a284:	b292      	uxth	r2, r2
 800a286:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800a288:	68fb      	ldr	r3, [r7, #12]
 800a28a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a28c:	1c9a      	adds	r2, r3, #2
 800a28e:	68fb      	ldr	r3, [r7, #12]
 800a290:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800a292:	68fb      	ldr	r3, [r7, #12]
 800a294:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a298:	b29b      	uxth	r3, r3
 800a29a:	3b01      	subs	r3, #1
 800a29c:	b29a      	uxth	r2, r3
 800a29e:	68fb      	ldr	r3, [r7, #12]
 800a2a0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800a2a4:	68fb      	ldr	r3, [r7, #12]
 800a2a6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a2aa:	853b      	strh	r3, [r7, #40]	@ 0x28
 800a2ac:	e071      	b.n	800a392 <HAL_SPI_TransmitReceive+0x426>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800a2ae:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800a2b0:	8bfb      	ldrh	r3, [r7, #30]
 800a2b2:	429a      	cmp	r2, r3
 800a2b4:	d228      	bcs.n	800a308 <HAL_SPI_TransmitReceive+0x39c>
 800a2b6:	697b      	ldr	r3, [r7, #20]
 800a2b8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a2bc:	2b00      	cmp	r3, #0
 800a2be:	d023      	beq.n	800a308 <HAL_SPI_TransmitReceive+0x39c>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800a2c0:	68fb      	ldr	r3, [r7, #12]
 800a2c2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a2c4:	6a3a      	ldr	r2, [r7, #32]
 800a2c6:	8812      	ldrh	r2, [r2, #0]
 800a2c8:	b292      	uxth	r2, r2
 800a2ca:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800a2cc:	68fb      	ldr	r3, [r7, #12]
 800a2ce:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a2d0:	1c9a      	adds	r2, r3, #2
 800a2d2:	68fb      	ldr	r3, [r7, #12]
 800a2d4:	665a      	str	r2, [r3, #100]	@ 0x64
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800a2d6:	68fb      	ldr	r3, [r7, #12]
 800a2d8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a2da:	6a3a      	ldr	r2, [r7, #32]
 800a2dc:	8812      	ldrh	r2, [r2, #0]
 800a2de:	b292      	uxth	r2, r2
 800a2e0:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800a2e2:	68fb      	ldr	r3, [r7, #12]
 800a2e4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a2e6:	1c9a      	adds	r2, r3, #2
 800a2e8:	68fb      	ldr	r3, [r7, #12]
 800a2ea:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 800a2ec:	68fb      	ldr	r3, [r7, #12]
 800a2ee:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a2f2:	b29b      	uxth	r3, r3
 800a2f4:	3b02      	subs	r3, #2
 800a2f6:	b29a      	uxth	r2, r3
 800a2f8:	68fb      	ldr	r3, [r7, #12]
 800a2fa:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800a2fe:	68fb      	ldr	r3, [r7, #12]
 800a300:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a304:	853b      	strh	r3, [r7, #40]	@ 0x28
 800a306:	e044      	b.n	800a392 <HAL_SPI_TransmitReceive+0x426>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 800a308:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800a30a:	2b01      	cmp	r3, #1
 800a30c:	d11d      	bne.n	800a34a <HAL_SPI_TransmitReceive+0x3de>
 800a30e:	697b      	ldr	r3, [r7, #20]
 800a310:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a314:	2b00      	cmp	r3, #0
 800a316:	d018      	beq.n	800a34a <HAL_SPI_TransmitReceive+0x3de>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800a318:	68fb      	ldr	r3, [r7, #12]
 800a31a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a31c:	6a3a      	ldr	r2, [r7, #32]
 800a31e:	8812      	ldrh	r2, [r2, #0]
 800a320:	b292      	uxth	r2, r2
 800a322:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800a324:	68fb      	ldr	r3, [r7, #12]
 800a326:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a328:	1c9a      	adds	r2, r3, #2
 800a32a:	68fb      	ldr	r3, [r7, #12]
 800a32c:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800a32e:	68fb      	ldr	r3, [r7, #12]
 800a330:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a334:	b29b      	uxth	r3, r3
 800a336:	3b01      	subs	r3, #1
 800a338:	b29a      	uxth	r2, r3
 800a33a:	68fb      	ldr	r3, [r7, #12]
 800a33c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800a340:	68fb      	ldr	r3, [r7, #12]
 800a342:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a346:	853b      	strh	r3, [r7, #40]	@ 0x28
 800a348:	e023      	b.n	800a392 <HAL_SPI_TransmitReceive+0x426>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a34a:	f7f8 fef7 	bl	800313c <HAL_GetTick>
 800a34e:	4602      	mov	r2, r0
 800a350:	69bb      	ldr	r3, [r7, #24]
 800a352:	1ad3      	subs	r3, r2, r3
 800a354:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a356:	429a      	cmp	r2, r3
 800a358:	d803      	bhi.n	800a362 <HAL_SPI_TransmitReceive+0x3f6>
 800a35a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a35c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a360:	d102      	bne.n	800a368 <HAL_SPI_TransmitReceive+0x3fc>
 800a362:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a364:	2b00      	cmp	r3, #0
 800a366:	d114      	bne.n	800a392 <HAL_SPI_TransmitReceive+0x426>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 800a368:	68f8      	ldr	r0, [r7, #12]
 800a36a:	f000 f947 	bl	800a5fc <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800a36e:	68fb      	ldr	r3, [r7, #12]
 800a370:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a374:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800a378:	68fb      	ldr	r3, [r7, #12]
 800a37a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 800a37e:	68fb      	ldr	r3, [r7, #12]
 800a380:	2201      	movs	r2, #1
 800a382:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 800a386:	68fb      	ldr	r3, [r7, #12]
 800a388:	2200      	movs	r2, #0
 800a38a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 800a38e:	2303      	movs	r3, #3
 800a390:	e121      	b.n	800a5d6 <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800a392:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800a394:	2b00      	cmp	r3, #0
 800a396:	f47f af3b 	bne.w	800a210 <HAL_SPI_TransmitReceive+0x2a4>
 800a39a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800a39c:	2b00      	cmp	r3, #0
 800a39e:	f47f af37 	bne.w	800a210 <HAL_SPI_TransmitReceive+0x2a4>
 800a3a2:	e0f2      	b.n	800a58a <HAL_SPI_TransmitReceive+0x61e>
  else
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800a3a4:	68fb      	ldr	r3, [r7, #12]
 800a3a6:	681b      	ldr	r3, [r3, #0]
 800a3a8:	695b      	ldr	r3, [r3, #20]
 800a3aa:	f003 0302 	and.w	r3, r3, #2
 800a3ae:	2b02      	cmp	r3, #2
 800a3b0:	d121      	bne.n	800a3f6 <HAL_SPI_TransmitReceive+0x48a>
 800a3b2:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800a3b4:	2b00      	cmp	r3, #0
 800a3b6:	d01e      	beq.n	800a3f6 <HAL_SPI_TransmitReceive+0x48a>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 800a3b8:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800a3ba:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 800a3bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a3be:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800a3c0:	429a      	cmp	r2, r3
 800a3c2:	d218      	bcs.n	800a3f6 <HAL_SPI_TransmitReceive+0x48a>
      {
        *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800a3c4:	68fb      	ldr	r3, [r7, #12]
 800a3c6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800a3c8:	68fb      	ldr	r3, [r7, #12]
 800a3ca:	681b      	ldr	r3, [r3, #0]
 800a3cc:	3320      	adds	r3, #32
 800a3ce:	7812      	ldrb	r2, [r2, #0]
 800a3d0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800a3d2:	68fb      	ldr	r3, [r7, #12]
 800a3d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a3d6:	1c5a      	adds	r2, r3, #1
 800a3d8:	68fb      	ldr	r3, [r7, #12]
 800a3da:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 800a3dc:	68fb      	ldr	r3, [r7, #12]
 800a3de:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800a3e2:	b29b      	uxth	r3, r3
 800a3e4:	3b01      	subs	r3, #1
 800a3e6:	b29a      	uxth	r2, r3
 800a3e8:	68fb      	ldr	r3, [r7, #12]
 800a3ea:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 800a3ee:	68fb      	ldr	r3, [r7, #12]
 800a3f0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800a3f4:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800a3f6:	68fb      	ldr	r3, [r7, #12]
 800a3f8:	681b      	ldr	r3, [r3, #0]
 800a3fa:	695b      	ldr	r3, [r3, #20]
 800a3fc:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 800a3fe:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800a400:	2b00      	cmp	r3, #0
 800a402:	f000 80ba 	beq.w	800a57a <HAL_SPI_TransmitReceive+0x60e>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800a406:	68fb      	ldr	r3, [r7, #12]
 800a408:	681b      	ldr	r3, [r3, #0]
 800a40a:	695b      	ldr	r3, [r3, #20]
 800a40c:	f003 0301 	and.w	r3, r3, #1
 800a410:	2b01      	cmp	r3, #1
 800a412:	d11b      	bne.n	800a44c <HAL_SPI_TransmitReceive+0x4e0>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800a414:	68fb      	ldr	r3, [r7, #12]
 800a416:	681b      	ldr	r3, [r3, #0]
 800a418:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800a41c:	68fb      	ldr	r3, [r7, #12]
 800a41e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a420:	7812      	ldrb	r2, [r2, #0]
 800a422:	b2d2      	uxtb	r2, r2
 800a424:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800a426:	68fb      	ldr	r3, [r7, #12]
 800a428:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a42a:	1c5a      	adds	r2, r3, #1
 800a42c:	68fb      	ldr	r3, [r7, #12]
 800a42e:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800a430:	68fb      	ldr	r3, [r7, #12]
 800a432:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a436:	b29b      	uxth	r3, r3
 800a438:	3b01      	subs	r3, #1
 800a43a:	b29a      	uxth	r2, r3
 800a43c:	68fb      	ldr	r3, [r7, #12]
 800a43e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800a442:	68fb      	ldr	r3, [r7, #12]
 800a444:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a448:	853b      	strh	r3, [r7, #40]	@ 0x28
 800a44a:	e096      	b.n	800a57a <HAL_SPI_TransmitReceive+0x60e>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800a44c:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800a44e:	8bfb      	ldrh	r3, [r7, #30]
 800a450:	429a      	cmp	r2, r3
 800a452:	d24a      	bcs.n	800a4ea <HAL_SPI_TransmitReceive+0x57e>
 800a454:	697b      	ldr	r3, [r7, #20]
 800a456:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a45a:	2b00      	cmp	r3, #0
 800a45c:	d045      	beq.n	800a4ea <HAL_SPI_TransmitReceive+0x57e>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800a45e:	68fb      	ldr	r3, [r7, #12]
 800a460:	681b      	ldr	r3, [r3, #0]
 800a462:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800a466:	68fb      	ldr	r3, [r7, #12]
 800a468:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a46a:	7812      	ldrb	r2, [r2, #0]
 800a46c:	b2d2      	uxtb	r2, r2
 800a46e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800a470:	68fb      	ldr	r3, [r7, #12]
 800a472:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a474:	1c5a      	adds	r2, r3, #1
 800a476:	68fb      	ldr	r3, [r7, #12]
 800a478:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800a47a:	68fb      	ldr	r3, [r7, #12]
 800a47c:	681b      	ldr	r3, [r3, #0]
 800a47e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800a482:	68fb      	ldr	r3, [r7, #12]
 800a484:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a486:	7812      	ldrb	r2, [r2, #0]
 800a488:	b2d2      	uxtb	r2, r2
 800a48a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800a48c:	68fb      	ldr	r3, [r7, #12]
 800a48e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a490:	1c5a      	adds	r2, r3, #1
 800a492:	68fb      	ldr	r3, [r7, #12]
 800a494:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800a496:	68fb      	ldr	r3, [r7, #12]
 800a498:	681b      	ldr	r3, [r3, #0]
 800a49a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800a49e:	68fb      	ldr	r3, [r7, #12]
 800a4a0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a4a2:	7812      	ldrb	r2, [r2, #0]
 800a4a4:	b2d2      	uxtb	r2, r2
 800a4a6:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800a4a8:	68fb      	ldr	r3, [r7, #12]
 800a4aa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a4ac:	1c5a      	adds	r2, r3, #1
 800a4ae:	68fb      	ldr	r3, [r7, #12]
 800a4b0:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800a4b2:	68fb      	ldr	r3, [r7, #12]
 800a4b4:	681b      	ldr	r3, [r3, #0]
 800a4b6:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800a4ba:	68fb      	ldr	r3, [r7, #12]
 800a4bc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a4be:	7812      	ldrb	r2, [r2, #0]
 800a4c0:	b2d2      	uxtb	r2, r2
 800a4c2:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800a4c4:	68fb      	ldr	r3, [r7, #12]
 800a4c6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a4c8:	1c5a      	adds	r2, r3, #1
 800a4ca:	68fb      	ldr	r3, [r7, #12]
 800a4cc:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)4UL;
 800a4ce:	68fb      	ldr	r3, [r7, #12]
 800a4d0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a4d4:	b29b      	uxth	r3, r3
 800a4d6:	3b04      	subs	r3, #4
 800a4d8:	b29a      	uxth	r2, r3
 800a4da:	68fb      	ldr	r3, [r7, #12]
 800a4dc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800a4e0:	68fb      	ldr	r3, [r7, #12]
 800a4e2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a4e6:	853b      	strh	r3, [r7, #40]	@ 0x28
 800a4e8:	e047      	b.n	800a57a <HAL_SPI_TransmitReceive+0x60e>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 800a4ea:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800a4ec:	2b03      	cmp	r3, #3
 800a4ee:	d820      	bhi.n	800a532 <HAL_SPI_TransmitReceive+0x5c6>
 800a4f0:	697b      	ldr	r3, [r7, #20]
 800a4f2:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 800a4f6:	2b00      	cmp	r3, #0
 800a4f8:	d01b      	beq.n	800a532 <HAL_SPI_TransmitReceive+0x5c6>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800a4fa:	68fb      	ldr	r3, [r7, #12]
 800a4fc:	681b      	ldr	r3, [r3, #0]
 800a4fe:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800a502:	68fb      	ldr	r3, [r7, #12]
 800a504:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a506:	7812      	ldrb	r2, [r2, #0]
 800a508:	b2d2      	uxtb	r2, r2
 800a50a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800a50c:	68fb      	ldr	r3, [r7, #12]
 800a50e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a510:	1c5a      	adds	r2, r3, #1
 800a512:	68fb      	ldr	r3, [r7, #12]
 800a514:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800a516:	68fb      	ldr	r3, [r7, #12]
 800a518:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a51c:	b29b      	uxth	r3, r3
 800a51e:	3b01      	subs	r3, #1
 800a520:	b29a      	uxth	r2, r3
 800a522:	68fb      	ldr	r3, [r7, #12]
 800a524:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800a528:	68fb      	ldr	r3, [r7, #12]
 800a52a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a52e:	853b      	strh	r3, [r7, #40]	@ 0x28
 800a530:	e023      	b.n	800a57a <HAL_SPI_TransmitReceive+0x60e>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a532:	f7f8 fe03 	bl	800313c <HAL_GetTick>
 800a536:	4602      	mov	r2, r0
 800a538:	69bb      	ldr	r3, [r7, #24]
 800a53a:	1ad3      	subs	r3, r2, r3
 800a53c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a53e:	429a      	cmp	r2, r3
 800a540:	d803      	bhi.n	800a54a <HAL_SPI_TransmitReceive+0x5de>
 800a542:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a544:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a548:	d102      	bne.n	800a550 <HAL_SPI_TransmitReceive+0x5e4>
 800a54a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a54c:	2b00      	cmp	r3, #0
 800a54e:	d114      	bne.n	800a57a <HAL_SPI_TransmitReceive+0x60e>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 800a550:	68f8      	ldr	r0, [r7, #12]
 800a552:	f000 f853 	bl	800a5fc <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800a556:	68fb      	ldr	r3, [r7, #12]
 800a558:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a55c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800a560:	68fb      	ldr	r3, [r7, #12]
 800a562:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 800a566:	68fb      	ldr	r3, [r7, #12]
 800a568:	2201      	movs	r2, #1
 800a56a:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 800a56e:	68fb      	ldr	r3, [r7, #12]
 800a570:	2200      	movs	r2, #0
 800a572:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 800a576:	2303      	movs	r3, #3
 800a578:	e02d      	b.n	800a5d6 <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800a57a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800a57c:	2b00      	cmp	r3, #0
 800a57e:	f47f af11 	bne.w	800a3a4 <HAL_SPI_TransmitReceive+0x438>
 800a582:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800a584:	2b00      	cmp	r3, #0
 800a586:	f47f af0d 	bne.w	800a3a4 <HAL_SPI_TransmitReceive+0x438>
      }
    }
  }

  /* Wait for Tx/Rx (and CRC) data to be sent/received */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 800a58a:	69bb      	ldr	r3, [r7, #24]
 800a58c:	9300      	str	r3, [sp, #0]
 800a58e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a590:	2200      	movs	r2, #0
 800a592:	2108      	movs	r1, #8
 800a594:	68f8      	ldr	r0, [r7, #12]
 800a596:	f000 f8d1 	bl	800a73c <SPI_WaitOnFlagUntilTimeout>
 800a59a:	4603      	mov	r3, r0
 800a59c:	2b00      	cmp	r3, #0
 800a59e:	d007      	beq.n	800a5b0 <HAL_SPI_TransmitReceive+0x644>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a5a0:	68fb      	ldr	r3, [r7, #12]
 800a5a2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a5a6:	f043 0220 	orr.w	r2, r3, #32
 800a5aa:	68fb      	ldr	r3, [r7, #12]
 800a5ac:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800a5b0:	68f8      	ldr	r0, [r7, #12]
 800a5b2:	f000 f823 	bl	800a5fc <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 800a5b6:	68fb      	ldr	r3, [r7, #12]
 800a5b8:	2201      	movs	r2, #1
 800a5ba:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800a5be:	68fb      	ldr	r3, [r7, #12]
 800a5c0:	2200      	movs	r2, #0
 800a5c2:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a5c6:	68fb      	ldr	r3, [r7, #12]
 800a5c8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a5cc:	2b00      	cmp	r3, #0
 800a5ce:	d001      	beq.n	800a5d4 <HAL_SPI_TransmitReceive+0x668>
  {
    return HAL_ERROR;
 800a5d0:	2301      	movs	r3, #1
 800a5d2:	e000      	b.n	800a5d6 <HAL_SPI_TransmitReceive+0x66a>
  }
  else
  {
    return HAL_OK;
 800a5d4:	2300      	movs	r3, #0
  }
}
 800a5d6:	4618      	mov	r0, r3
 800a5d8:	3730      	adds	r7, #48	@ 0x30
 800a5da:	46bd      	mov	sp, r7
 800a5dc:	bd80      	pop	{r7, pc}
 800a5de:	bf00      	nop

0800a5e0 <HAL_SPI_GetState>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 800a5e0:	b480      	push	{r7}
 800a5e2:	b083      	sub	sp, #12
 800a5e4:	af00      	add	r7, sp, #0
 800a5e6:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800a5ee:	b2db      	uxtb	r3, r3
}
 800a5f0:	4618      	mov	r0, r3
 800a5f2:	370c      	adds	r7, #12
 800a5f4:	46bd      	mov	sp, r7
 800a5f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5fa:	4770      	bx	lr

0800a5fc <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 800a5fc:	b480      	push	{r7}
 800a5fe:	b085      	sub	sp, #20
 800a600:	af00      	add	r7, sp, #0
 800a602:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	681b      	ldr	r3, [r3, #0]
 800a608:	695b      	ldr	r3, [r3, #20]
 800a60a:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	681b      	ldr	r3, [r3, #0]
 800a610:	699a      	ldr	r2, [r3, #24]
 800a612:	687b      	ldr	r3, [r7, #4]
 800a614:	681b      	ldr	r3, [r3, #0]
 800a616:	f042 0208 	orr.w	r2, r2, #8
 800a61a:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800a61c:	687b      	ldr	r3, [r7, #4]
 800a61e:	681b      	ldr	r3, [r3, #0]
 800a620:	699a      	ldr	r2, [r3, #24]
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	681b      	ldr	r3, [r3, #0]
 800a626:	f042 0210 	orr.w	r2, r2, #16
 800a62a:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	681b      	ldr	r3, [r3, #0]
 800a630:	681a      	ldr	r2, [r3, #0]
 800a632:	687b      	ldr	r3, [r7, #4]
 800a634:	681b      	ldr	r3, [r3, #0]
 800a636:	f022 0201 	bic.w	r2, r2, #1
 800a63a:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	681b      	ldr	r3, [r3, #0]
 800a640:	6919      	ldr	r1, [r3, #16]
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	681a      	ldr	r2, [r3, #0]
 800a646:	4b3c      	ldr	r3, [pc, #240]	@ (800a738 <SPI_CloseTransfer+0x13c>)
 800a648:	400b      	ands	r3, r1
 800a64a:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	681b      	ldr	r3, [r3, #0]
 800a650:	689a      	ldr	r2, [r3, #8]
 800a652:	687b      	ldr	r3, [r7, #4]
 800a654:	681b      	ldr	r3, [r3, #0]
 800a656:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 800a65a:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800a65c:	687b      	ldr	r3, [r7, #4]
 800a65e:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800a662:	b2db      	uxtb	r3, r3
 800a664:	2b04      	cmp	r3, #4
 800a666:	d014      	beq.n	800a692 <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 800a668:	68fb      	ldr	r3, [r7, #12]
 800a66a:	f003 0320 	and.w	r3, r3, #32
 800a66e:	2b00      	cmp	r3, #0
 800a670:	d00f      	beq.n	800a692 <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800a672:	687b      	ldr	r3, [r7, #4]
 800a674:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a678:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800a682:	687b      	ldr	r3, [r7, #4]
 800a684:	681b      	ldr	r3, [r3, #0]
 800a686:	699a      	ldr	r2, [r3, #24]
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	681b      	ldr	r3, [r3, #0]
 800a68c:	f042 0220 	orr.w	r2, r2, #32
 800a690:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800a692:	687b      	ldr	r3, [r7, #4]
 800a694:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800a698:	b2db      	uxtb	r3, r3
 800a69a:	2b03      	cmp	r3, #3
 800a69c:	d014      	beq.n	800a6c8 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 800a69e:	68fb      	ldr	r3, [r7, #12]
 800a6a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a6a4:	2b00      	cmp	r3, #0
 800a6a6:	d00f      	beq.n	800a6c8 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a6ae:	f043 0204 	orr.w	r2, r3, #4
 800a6b2:	687b      	ldr	r3, [r7, #4]
 800a6b4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a6b8:	687b      	ldr	r3, [r7, #4]
 800a6ba:	681b      	ldr	r3, [r3, #0]
 800a6bc:	699a      	ldr	r2, [r3, #24]
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	681b      	ldr	r3, [r3, #0]
 800a6c2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a6c6:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 800a6c8:	68fb      	ldr	r3, [r7, #12]
 800a6ca:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a6ce:	2b00      	cmp	r3, #0
 800a6d0:	d00f      	beq.n	800a6f2 <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a6d8:	f043 0201 	orr.w	r2, r3, #1
 800a6dc:	687b      	ldr	r3, [r7, #4]
 800a6de:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	681b      	ldr	r3, [r3, #0]
 800a6e6:	699a      	ldr	r2, [r3, #24]
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	681b      	ldr	r3, [r3, #0]
 800a6ec:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a6f0:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 800a6f2:	68fb      	ldr	r3, [r7, #12]
 800a6f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a6f8:	2b00      	cmp	r3, #0
 800a6fa:	d00f      	beq.n	800a71c <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a702:	f043 0208 	orr.w	r2, r3, #8
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	681b      	ldr	r3, [r3, #0]
 800a710:	699a      	ldr	r2, [r3, #24]
 800a712:	687b      	ldr	r3, [r7, #4]
 800a714:	681b      	ldr	r3, [r3, #0]
 800a716:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800a71a:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	2200      	movs	r2, #0
 800a720:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	2200      	movs	r2, #0
 800a728:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 800a72c:	bf00      	nop
 800a72e:	3714      	adds	r7, #20
 800a730:	46bd      	mov	sp, r7
 800a732:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a736:	4770      	bx	lr
 800a738:	fffffc90 	.word	0xfffffc90

0800a73c <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800a73c:	b580      	push	{r7, lr}
 800a73e:	b084      	sub	sp, #16
 800a740:	af00      	add	r7, sp, #0
 800a742:	60f8      	str	r0, [r7, #12]
 800a744:	60b9      	str	r1, [r7, #8]
 800a746:	603b      	str	r3, [r7, #0]
 800a748:	4613      	mov	r3, r2
 800a74a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800a74c:	e010      	b.n	800a770 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a74e:	f7f8 fcf5 	bl	800313c <HAL_GetTick>
 800a752:	4602      	mov	r2, r0
 800a754:	69bb      	ldr	r3, [r7, #24]
 800a756:	1ad3      	subs	r3, r2, r3
 800a758:	683a      	ldr	r2, [r7, #0]
 800a75a:	429a      	cmp	r2, r3
 800a75c:	d803      	bhi.n	800a766 <SPI_WaitOnFlagUntilTimeout+0x2a>
 800a75e:	683b      	ldr	r3, [r7, #0]
 800a760:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a764:	d102      	bne.n	800a76c <SPI_WaitOnFlagUntilTimeout+0x30>
 800a766:	683b      	ldr	r3, [r7, #0]
 800a768:	2b00      	cmp	r3, #0
 800a76a:	d101      	bne.n	800a770 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 800a76c:	2303      	movs	r3, #3
 800a76e:	e00f      	b.n	800a790 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800a770:	68fb      	ldr	r3, [r7, #12]
 800a772:	681b      	ldr	r3, [r3, #0]
 800a774:	695a      	ldr	r2, [r3, #20]
 800a776:	68bb      	ldr	r3, [r7, #8]
 800a778:	4013      	ands	r3, r2
 800a77a:	68ba      	ldr	r2, [r7, #8]
 800a77c:	429a      	cmp	r2, r3
 800a77e:	bf0c      	ite	eq
 800a780:	2301      	moveq	r3, #1
 800a782:	2300      	movne	r3, #0
 800a784:	b2db      	uxtb	r3, r3
 800a786:	461a      	mov	r2, r3
 800a788:	79fb      	ldrb	r3, [r7, #7]
 800a78a:	429a      	cmp	r2, r3
 800a78c:	d0df      	beq.n	800a74e <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 800a78e:	2300      	movs	r3, #0
}
 800a790:	4618      	mov	r0, r3
 800a792:	3710      	adds	r7, #16
 800a794:	46bd      	mov	sp, r7
 800a796:	bd80      	pop	{r7, pc}

0800a798 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 800a798:	b480      	push	{r7}
 800a79a:	b085      	sub	sp, #20
 800a79c:	af00      	add	r7, sp, #0
 800a79e:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a7a4:	095b      	lsrs	r3, r3, #5
 800a7a6:	3301      	adds	r3, #1
 800a7a8:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800a7aa:	687b      	ldr	r3, [r7, #4]
 800a7ac:	68db      	ldr	r3, [r3, #12]
 800a7ae:	3301      	adds	r3, #1
 800a7b0:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800a7b2:	68bb      	ldr	r3, [r7, #8]
 800a7b4:	3307      	adds	r3, #7
 800a7b6:	08db      	lsrs	r3, r3, #3
 800a7b8:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800a7ba:	68bb      	ldr	r3, [r7, #8]
 800a7bc:	68fa      	ldr	r2, [r7, #12]
 800a7be:	fb02 f303 	mul.w	r3, r2, r3
}
 800a7c2:	4618      	mov	r0, r3
 800a7c4:	3714      	adds	r7, #20
 800a7c6:	46bd      	mov	sp, r7
 800a7c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7cc:	4770      	bx	lr

0800a7ce <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a7ce:	b580      	push	{r7, lr}
 800a7d0:	b082      	sub	sp, #8
 800a7d2:	af00      	add	r7, sp, #0
 800a7d4:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a7d6:	687b      	ldr	r3, [r7, #4]
 800a7d8:	2b00      	cmp	r3, #0
 800a7da:	d101      	bne.n	800a7e0 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a7dc:	2301      	movs	r3, #1
 800a7de:	e042      	b.n	800a866 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800a7e0:	687b      	ldr	r3, [r7, #4]
 800a7e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a7e6:	2b00      	cmp	r3, #0
 800a7e8:	d106      	bne.n	800a7f8 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	2200      	movs	r2, #0
 800a7ee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a7f2:	6878      	ldr	r0, [r7, #4]
 800a7f4:	f7f7 fc26 	bl	8002044 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	2224      	movs	r2, #36	@ 0x24
 800a7fc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	681b      	ldr	r3, [r3, #0]
 800a804:	681a      	ldr	r2, [r3, #0]
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	681b      	ldr	r3, [r3, #0]
 800a80a:	f022 0201 	bic.w	r2, r2, #1
 800a80e:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a814:	2b00      	cmp	r3, #0
 800a816:	d002      	beq.n	800a81e <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800a818:	6878      	ldr	r0, [r7, #4]
 800a81a:	f000 fee7 	bl	800b5ec <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800a81e:	6878      	ldr	r0, [r7, #4]
 800a820:	f000 f97c 	bl	800ab1c <UART_SetConfig>
 800a824:	4603      	mov	r3, r0
 800a826:	2b01      	cmp	r3, #1
 800a828:	d101      	bne.n	800a82e <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800a82a:	2301      	movs	r3, #1
 800a82c:	e01b      	b.n	800a866 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a82e:	687b      	ldr	r3, [r7, #4]
 800a830:	681b      	ldr	r3, [r3, #0]
 800a832:	685a      	ldr	r2, [r3, #4]
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	681b      	ldr	r3, [r3, #0]
 800a838:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800a83c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	681b      	ldr	r3, [r3, #0]
 800a842:	689a      	ldr	r2, [r3, #8]
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	681b      	ldr	r3, [r3, #0]
 800a848:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800a84c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800a84e:	687b      	ldr	r3, [r7, #4]
 800a850:	681b      	ldr	r3, [r3, #0]
 800a852:	681a      	ldr	r2, [r3, #0]
 800a854:	687b      	ldr	r3, [r7, #4]
 800a856:	681b      	ldr	r3, [r3, #0]
 800a858:	f042 0201 	orr.w	r2, r2, #1
 800a85c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800a85e:	6878      	ldr	r0, [r7, #4]
 800a860:	f000 ff66 	bl	800b730 <UART_CheckIdleState>
 800a864:	4603      	mov	r3, r0
}
 800a866:	4618      	mov	r0, r3
 800a868:	3708      	adds	r7, #8
 800a86a:	46bd      	mov	sp, r7
 800a86c:	bd80      	pop	{r7, pc}

0800a86e <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a86e:	b580      	push	{r7, lr}
 800a870:	b08a      	sub	sp, #40	@ 0x28
 800a872:	af02      	add	r7, sp, #8
 800a874:	60f8      	str	r0, [r7, #12]
 800a876:	60b9      	str	r1, [r7, #8]
 800a878:	603b      	str	r3, [r7, #0]
 800a87a:	4613      	mov	r3, r2
 800a87c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a87e:	68fb      	ldr	r3, [r7, #12]
 800a880:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a884:	2b20      	cmp	r3, #32
 800a886:	d17b      	bne.n	800a980 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800a888:	68bb      	ldr	r3, [r7, #8]
 800a88a:	2b00      	cmp	r3, #0
 800a88c:	d002      	beq.n	800a894 <HAL_UART_Transmit+0x26>
 800a88e:	88fb      	ldrh	r3, [r7, #6]
 800a890:	2b00      	cmp	r3, #0
 800a892:	d101      	bne.n	800a898 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800a894:	2301      	movs	r3, #1
 800a896:	e074      	b.n	800a982 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a898:	68fb      	ldr	r3, [r7, #12]
 800a89a:	2200      	movs	r2, #0
 800a89c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a8a0:	68fb      	ldr	r3, [r7, #12]
 800a8a2:	2221      	movs	r2, #33	@ 0x21
 800a8a4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800a8a8:	f7f8 fc48 	bl	800313c <HAL_GetTick>
 800a8ac:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800a8ae:	68fb      	ldr	r3, [r7, #12]
 800a8b0:	88fa      	ldrh	r2, [r7, #6]
 800a8b2:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800a8b6:	68fb      	ldr	r3, [r7, #12]
 800a8b8:	88fa      	ldrh	r2, [r7, #6]
 800a8ba:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a8be:	68fb      	ldr	r3, [r7, #12]
 800a8c0:	689b      	ldr	r3, [r3, #8]
 800a8c2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a8c6:	d108      	bne.n	800a8da <HAL_UART_Transmit+0x6c>
 800a8c8:	68fb      	ldr	r3, [r7, #12]
 800a8ca:	691b      	ldr	r3, [r3, #16]
 800a8cc:	2b00      	cmp	r3, #0
 800a8ce:	d104      	bne.n	800a8da <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800a8d0:	2300      	movs	r3, #0
 800a8d2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800a8d4:	68bb      	ldr	r3, [r7, #8]
 800a8d6:	61bb      	str	r3, [r7, #24]
 800a8d8:	e003      	b.n	800a8e2 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800a8da:	68bb      	ldr	r3, [r7, #8]
 800a8dc:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800a8de:	2300      	movs	r3, #0
 800a8e0:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800a8e2:	e030      	b.n	800a946 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800a8e4:	683b      	ldr	r3, [r7, #0]
 800a8e6:	9300      	str	r3, [sp, #0]
 800a8e8:	697b      	ldr	r3, [r7, #20]
 800a8ea:	2200      	movs	r2, #0
 800a8ec:	2180      	movs	r1, #128	@ 0x80
 800a8ee:	68f8      	ldr	r0, [r7, #12]
 800a8f0:	f000 ffc8 	bl	800b884 <UART_WaitOnFlagUntilTimeout>
 800a8f4:	4603      	mov	r3, r0
 800a8f6:	2b00      	cmp	r3, #0
 800a8f8:	d005      	beq.n	800a906 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800a8fa:	68fb      	ldr	r3, [r7, #12]
 800a8fc:	2220      	movs	r2, #32
 800a8fe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800a902:	2303      	movs	r3, #3
 800a904:	e03d      	b.n	800a982 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800a906:	69fb      	ldr	r3, [r7, #28]
 800a908:	2b00      	cmp	r3, #0
 800a90a:	d10b      	bne.n	800a924 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800a90c:	69bb      	ldr	r3, [r7, #24]
 800a90e:	881b      	ldrh	r3, [r3, #0]
 800a910:	461a      	mov	r2, r3
 800a912:	68fb      	ldr	r3, [r7, #12]
 800a914:	681b      	ldr	r3, [r3, #0]
 800a916:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a91a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800a91c:	69bb      	ldr	r3, [r7, #24]
 800a91e:	3302      	adds	r3, #2
 800a920:	61bb      	str	r3, [r7, #24]
 800a922:	e007      	b.n	800a934 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800a924:	69fb      	ldr	r3, [r7, #28]
 800a926:	781a      	ldrb	r2, [r3, #0]
 800a928:	68fb      	ldr	r3, [r7, #12]
 800a92a:	681b      	ldr	r3, [r3, #0]
 800a92c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800a92e:	69fb      	ldr	r3, [r7, #28]
 800a930:	3301      	adds	r3, #1
 800a932:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800a934:	68fb      	ldr	r3, [r7, #12]
 800a936:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a93a:	b29b      	uxth	r3, r3
 800a93c:	3b01      	subs	r3, #1
 800a93e:	b29a      	uxth	r2, r3
 800a940:	68fb      	ldr	r3, [r7, #12]
 800a942:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800a946:	68fb      	ldr	r3, [r7, #12]
 800a948:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a94c:	b29b      	uxth	r3, r3
 800a94e:	2b00      	cmp	r3, #0
 800a950:	d1c8      	bne.n	800a8e4 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800a952:	683b      	ldr	r3, [r7, #0]
 800a954:	9300      	str	r3, [sp, #0]
 800a956:	697b      	ldr	r3, [r7, #20]
 800a958:	2200      	movs	r2, #0
 800a95a:	2140      	movs	r1, #64	@ 0x40
 800a95c:	68f8      	ldr	r0, [r7, #12]
 800a95e:	f000 ff91 	bl	800b884 <UART_WaitOnFlagUntilTimeout>
 800a962:	4603      	mov	r3, r0
 800a964:	2b00      	cmp	r3, #0
 800a966:	d005      	beq.n	800a974 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800a968:	68fb      	ldr	r3, [r7, #12]
 800a96a:	2220      	movs	r2, #32
 800a96c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800a970:	2303      	movs	r3, #3
 800a972:	e006      	b.n	800a982 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800a974:	68fb      	ldr	r3, [r7, #12]
 800a976:	2220      	movs	r2, #32
 800a978:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800a97c:	2300      	movs	r3, #0
 800a97e:	e000      	b.n	800a982 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800a980:	2302      	movs	r3, #2
  }
}
 800a982:	4618      	mov	r0, r3
 800a984:	3720      	adds	r7, #32
 800a986:	46bd      	mov	sp, r7
 800a988:	bd80      	pop	{r7, pc}

0800a98a <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a98a:	b580      	push	{r7, lr}
 800a98c:	b08a      	sub	sp, #40	@ 0x28
 800a98e:	af02      	add	r7, sp, #8
 800a990:	60f8      	str	r0, [r7, #12]
 800a992:	60b9      	str	r1, [r7, #8]
 800a994:	603b      	str	r3, [r7, #0]
 800a996:	4613      	mov	r3, r2
 800a998:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800a99a:	68fb      	ldr	r3, [r7, #12]
 800a99c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a9a0:	2b20      	cmp	r3, #32
 800a9a2:	f040 80b5 	bne.w	800ab10 <HAL_UART_Receive+0x186>
  {
    if ((pData == NULL) || (Size == 0U))
 800a9a6:	68bb      	ldr	r3, [r7, #8]
 800a9a8:	2b00      	cmp	r3, #0
 800a9aa:	d002      	beq.n	800a9b2 <HAL_UART_Receive+0x28>
 800a9ac:	88fb      	ldrh	r3, [r7, #6]
 800a9ae:	2b00      	cmp	r3, #0
 800a9b0:	d101      	bne.n	800a9b6 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 800a9b2:	2301      	movs	r3, #1
 800a9b4:	e0ad      	b.n	800ab12 <HAL_UART_Receive+0x188>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a9b6:	68fb      	ldr	r3, [r7, #12]
 800a9b8:	2200      	movs	r2, #0
 800a9ba:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a9be:	68fb      	ldr	r3, [r7, #12]
 800a9c0:	2222      	movs	r2, #34	@ 0x22
 800a9c2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a9c6:	68fb      	ldr	r3, [r7, #12]
 800a9c8:	2200      	movs	r2, #0
 800a9ca:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800a9cc:	f7f8 fbb6 	bl	800313c <HAL_GetTick>
 800a9d0:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 800a9d2:	68fb      	ldr	r3, [r7, #12]
 800a9d4:	88fa      	ldrh	r2, [r7, #6]
 800a9d6:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    huart->RxXferCount = Size;
 800a9da:	68fb      	ldr	r3, [r7, #12]
 800a9dc:	88fa      	ldrh	r2, [r7, #6]
 800a9de:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800a9e2:	68fb      	ldr	r3, [r7, #12]
 800a9e4:	689b      	ldr	r3, [r3, #8]
 800a9e6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a9ea:	d10e      	bne.n	800aa0a <HAL_UART_Receive+0x80>
 800a9ec:	68fb      	ldr	r3, [r7, #12]
 800a9ee:	691b      	ldr	r3, [r3, #16]
 800a9f0:	2b00      	cmp	r3, #0
 800a9f2:	d105      	bne.n	800aa00 <HAL_UART_Receive+0x76>
 800a9f4:	68fb      	ldr	r3, [r7, #12]
 800a9f6:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800a9fa:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a9fe:	e02d      	b.n	800aa5c <HAL_UART_Receive+0xd2>
 800aa00:	68fb      	ldr	r3, [r7, #12]
 800aa02:	22ff      	movs	r2, #255	@ 0xff
 800aa04:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800aa08:	e028      	b.n	800aa5c <HAL_UART_Receive+0xd2>
 800aa0a:	68fb      	ldr	r3, [r7, #12]
 800aa0c:	689b      	ldr	r3, [r3, #8]
 800aa0e:	2b00      	cmp	r3, #0
 800aa10:	d10d      	bne.n	800aa2e <HAL_UART_Receive+0xa4>
 800aa12:	68fb      	ldr	r3, [r7, #12]
 800aa14:	691b      	ldr	r3, [r3, #16]
 800aa16:	2b00      	cmp	r3, #0
 800aa18:	d104      	bne.n	800aa24 <HAL_UART_Receive+0x9a>
 800aa1a:	68fb      	ldr	r3, [r7, #12]
 800aa1c:	22ff      	movs	r2, #255	@ 0xff
 800aa1e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800aa22:	e01b      	b.n	800aa5c <HAL_UART_Receive+0xd2>
 800aa24:	68fb      	ldr	r3, [r7, #12]
 800aa26:	227f      	movs	r2, #127	@ 0x7f
 800aa28:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800aa2c:	e016      	b.n	800aa5c <HAL_UART_Receive+0xd2>
 800aa2e:	68fb      	ldr	r3, [r7, #12]
 800aa30:	689b      	ldr	r3, [r3, #8]
 800aa32:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800aa36:	d10d      	bne.n	800aa54 <HAL_UART_Receive+0xca>
 800aa38:	68fb      	ldr	r3, [r7, #12]
 800aa3a:	691b      	ldr	r3, [r3, #16]
 800aa3c:	2b00      	cmp	r3, #0
 800aa3e:	d104      	bne.n	800aa4a <HAL_UART_Receive+0xc0>
 800aa40:	68fb      	ldr	r3, [r7, #12]
 800aa42:	227f      	movs	r2, #127	@ 0x7f
 800aa44:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800aa48:	e008      	b.n	800aa5c <HAL_UART_Receive+0xd2>
 800aa4a:	68fb      	ldr	r3, [r7, #12]
 800aa4c:	223f      	movs	r2, #63	@ 0x3f
 800aa4e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800aa52:	e003      	b.n	800aa5c <HAL_UART_Receive+0xd2>
 800aa54:	68fb      	ldr	r3, [r7, #12]
 800aa56:	2200      	movs	r2, #0
 800aa58:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    uhMask = huart->Mask;
 800aa5c:	68fb      	ldr	r3, [r7, #12]
 800aa5e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800aa62:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800aa64:	68fb      	ldr	r3, [r7, #12]
 800aa66:	689b      	ldr	r3, [r3, #8]
 800aa68:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800aa6c:	d108      	bne.n	800aa80 <HAL_UART_Receive+0xf6>
 800aa6e:	68fb      	ldr	r3, [r7, #12]
 800aa70:	691b      	ldr	r3, [r3, #16]
 800aa72:	2b00      	cmp	r3, #0
 800aa74:	d104      	bne.n	800aa80 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 800aa76:	2300      	movs	r3, #0
 800aa78:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800aa7a:	68bb      	ldr	r3, [r7, #8]
 800aa7c:	61bb      	str	r3, [r7, #24]
 800aa7e:	e003      	b.n	800aa88 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 800aa80:	68bb      	ldr	r3, [r7, #8]
 800aa82:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800aa84:	2300      	movs	r3, #0
 800aa86:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 800aa88:	e036      	b.n	800aaf8 <HAL_UART_Receive+0x16e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800aa8a:	683b      	ldr	r3, [r7, #0]
 800aa8c:	9300      	str	r3, [sp, #0]
 800aa8e:	697b      	ldr	r3, [r7, #20]
 800aa90:	2200      	movs	r2, #0
 800aa92:	2120      	movs	r1, #32
 800aa94:	68f8      	ldr	r0, [r7, #12]
 800aa96:	f000 fef5 	bl	800b884 <UART_WaitOnFlagUntilTimeout>
 800aa9a:	4603      	mov	r3, r0
 800aa9c:	2b00      	cmp	r3, #0
 800aa9e:	d005      	beq.n	800aaac <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800aaa0:	68fb      	ldr	r3, [r7, #12]
 800aaa2:	2220      	movs	r2, #32
 800aaa4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        return HAL_TIMEOUT;
 800aaa8:	2303      	movs	r3, #3
 800aaaa:	e032      	b.n	800ab12 <HAL_UART_Receive+0x188>
      }
      if (pdata8bits == NULL)
 800aaac:	69fb      	ldr	r3, [r7, #28]
 800aaae:	2b00      	cmp	r3, #0
 800aab0:	d10c      	bne.n	800aacc <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800aab2:	68fb      	ldr	r3, [r7, #12]
 800aab4:	681b      	ldr	r3, [r3, #0]
 800aab6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aab8:	b29a      	uxth	r2, r3
 800aaba:	8a7b      	ldrh	r3, [r7, #18]
 800aabc:	4013      	ands	r3, r2
 800aabe:	b29a      	uxth	r2, r3
 800aac0:	69bb      	ldr	r3, [r7, #24]
 800aac2:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800aac4:	69bb      	ldr	r3, [r7, #24]
 800aac6:	3302      	adds	r3, #2
 800aac8:	61bb      	str	r3, [r7, #24]
 800aaca:	e00c      	b.n	800aae6 <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800aacc:	68fb      	ldr	r3, [r7, #12]
 800aace:	681b      	ldr	r3, [r3, #0]
 800aad0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aad2:	b2da      	uxtb	r2, r3
 800aad4:	8a7b      	ldrh	r3, [r7, #18]
 800aad6:	b2db      	uxtb	r3, r3
 800aad8:	4013      	ands	r3, r2
 800aada:	b2da      	uxtb	r2, r3
 800aadc:	69fb      	ldr	r3, [r7, #28]
 800aade:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 800aae0:	69fb      	ldr	r3, [r7, #28]
 800aae2:	3301      	adds	r3, #1
 800aae4:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800aae6:	68fb      	ldr	r3, [r7, #12]
 800aae8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800aaec:	b29b      	uxth	r3, r3
 800aaee:	3b01      	subs	r3, #1
 800aaf0:	b29a      	uxth	r2, r3
 800aaf2:	68fb      	ldr	r3, [r7, #12]
 800aaf4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    while (huart->RxXferCount > 0U)
 800aaf8:	68fb      	ldr	r3, [r7, #12]
 800aafa:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800aafe:	b29b      	uxth	r3, r3
 800ab00:	2b00      	cmp	r3, #0
 800ab02:	d1c2      	bne.n	800aa8a <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800ab04:	68fb      	ldr	r3, [r7, #12]
 800ab06:	2220      	movs	r2, #32
 800ab08:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    return HAL_OK;
 800ab0c:	2300      	movs	r3, #0
 800ab0e:	e000      	b.n	800ab12 <HAL_UART_Receive+0x188>
  }
  else
  {
    return HAL_BUSY;
 800ab10:	2302      	movs	r3, #2
  }
}
 800ab12:	4618      	mov	r0, r3
 800ab14:	3720      	adds	r7, #32
 800ab16:	46bd      	mov	sp, r7
 800ab18:	bd80      	pop	{r7, pc}
	...

0800ab1c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800ab1c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800ab20:	b092      	sub	sp, #72	@ 0x48
 800ab22:	af00      	add	r7, sp, #0
 800ab24:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800ab26:	2300      	movs	r3, #0
 800ab28:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800ab2c:	697b      	ldr	r3, [r7, #20]
 800ab2e:	689a      	ldr	r2, [r3, #8]
 800ab30:	697b      	ldr	r3, [r7, #20]
 800ab32:	691b      	ldr	r3, [r3, #16]
 800ab34:	431a      	orrs	r2, r3
 800ab36:	697b      	ldr	r3, [r7, #20]
 800ab38:	695b      	ldr	r3, [r3, #20]
 800ab3a:	431a      	orrs	r2, r3
 800ab3c:	697b      	ldr	r3, [r7, #20]
 800ab3e:	69db      	ldr	r3, [r3, #28]
 800ab40:	4313      	orrs	r3, r2
 800ab42:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800ab44:	697b      	ldr	r3, [r7, #20]
 800ab46:	681b      	ldr	r3, [r3, #0]
 800ab48:	681a      	ldr	r2, [r3, #0]
 800ab4a:	4bbe      	ldr	r3, [pc, #760]	@ (800ae44 <UART_SetConfig+0x328>)
 800ab4c:	4013      	ands	r3, r2
 800ab4e:	697a      	ldr	r2, [r7, #20]
 800ab50:	6812      	ldr	r2, [r2, #0]
 800ab52:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800ab54:	430b      	orrs	r3, r1
 800ab56:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800ab58:	697b      	ldr	r3, [r7, #20]
 800ab5a:	681b      	ldr	r3, [r3, #0]
 800ab5c:	685b      	ldr	r3, [r3, #4]
 800ab5e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800ab62:	697b      	ldr	r3, [r7, #20]
 800ab64:	68da      	ldr	r2, [r3, #12]
 800ab66:	697b      	ldr	r3, [r7, #20]
 800ab68:	681b      	ldr	r3, [r3, #0]
 800ab6a:	430a      	orrs	r2, r1
 800ab6c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800ab6e:	697b      	ldr	r3, [r7, #20]
 800ab70:	699b      	ldr	r3, [r3, #24]
 800ab72:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800ab74:	697b      	ldr	r3, [r7, #20]
 800ab76:	681b      	ldr	r3, [r3, #0]
 800ab78:	4ab3      	ldr	r2, [pc, #716]	@ (800ae48 <UART_SetConfig+0x32c>)
 800ab7a:	4293      	cmp	r3, r2
 800ab7c:	d004      	beq.n	800ab88 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800ab7e:	697b      	ldr	r3, [r7, #20]
 800ab80:	6a1b      	ldr	r3, [r3, #32]
 800ab82:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ab84:	4313      	orrs	r3, r2
 800ab86:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800ab88:	697b      	ldr	r3, [r7, #20]
 800ab8a:	681b      	ldr	r3, [r3, #0]
 800ab8c:	689a      	ldr	r2, [r3, #8]
 800ab8e:	4baf      	ldr	r3, [pc, #700]	@ (800ae4c <UART_SetConfig+0x330>)
 800ab90:	4013      	ands	r3, r2
 800ab92:	697a      	ldr	r2, [r7, #20]
 800ab94:	6812      	ldr	r2, [r2, #0]
 800ab96:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800ab98:	430b      	orrs	r3, r1
 800ab9a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800ab9c:	697b      	ldr	r3, [r7, #20]
 800ab9e:	681b      	ldr	r3, [r3, #0]
 800aba0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aba2:	f023 010f 	bic.w	r1, r3, #15
 800aba6:	697b      	ldr	r3, [r7, #20]
 800aba8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800abaa:	697b      	ldr	r3, [r7, #20]
 800abac:	681b      	ldr	r3, [r3, #0]
 800abae:	430a      	orrs	r2, r1
 800abb0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800abb2:	697b      	ldr	r3, [r7, #20]
 800abb4:	681b      	ldr	r3, [r3, #0]
 800abb6:	4aa6      	ldr	r2, [pc, #664]	@ (800ae50 <UART_SetConfig+0x334>)
 800abb8:	4293      	cmp	r3, r2
 800abba:	d177      	bne.n	800acac <UART_SetConfig+0x190>
 800abbc:	4ba5      	ldr	r3, [pc, #660]	@ (800ae54 <UART_SetConfig+0x338>)
 800abbe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800abc0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800abc4:	2b28      	cmp	r3, #40	@ 0x28
 800abc6:	d86d      	bhi.n	800aca4 <UART_SetConfig+0x188>
 800abc8:	a201      	add	r2, pc, #4	@ (adr r2, 800abd0 <UART_SetConfig+0xb4>)
 800abca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800abce:	bf00      	nop
 800abd0:	0800ac75 	.word	0x0800ac75
 800abd4:	0800aca5 	.word	0x0800aca5
 800abd8:	0800aca5 	.word	0x0800aca5
 800abdc:	0800aca5 	.word	0x0800aca5
 800abe0:	0800aca5 	.word	0x0800aca5
 800abe4:	0800aca5 	.word	0x0800aca5
 800abe8:	0800aca5 	.word	0x0800aca5
 800abec:	0800aca5 	.word	0x0800aca5
 800abf0:	0800ac7d 	.word	0x0800ac7d
 800abf4:	0800aca5 	.word	0x0800aca5
 800abf8:	0800aca5 	.word	0x0800aca5
 800abfc:	0800aca5 	.word	0x0800aca5
 800ac00:	0800aca5 	.word	0x0800aca5
 800ac04:	0800aca5 	.word	0x0800aca5
 800ac08:	0800aca5 	.word	0x0800aca5
 800ac0c:	0800aca5 	.word	0x0800aca5
 800ac10:	0800ac85 	.word	0x0800ac85
 800ac14:	0800aca5 	.word	0x0800aca5
 800ac18:	0800aca5 	.word	0x0800aca5
 800ac1c:	0800aca5 	.word	0x0800aca5
 800ac20:	0800aca5 	.word	0x0800aca5
 800ac24:	0800aca5 	.word	0x0800aca5
 800ac28:	0800aca5 	.word	0x0800aca5
 800ac2c:	0800aca5 	.word	0x0800aca5
 800ac30:	0800ac8d 	.word	0x0800ac8d
 800ac34:	0800aca5 	.word	0x0800aca5
 800ac38:	0800aca5 	.word	0x0800aca5
 800ac3c:	0800aca5 	.word	0x0800aca5
 800ac40:	0800aca5 	.word	0x0800aca5
 800ac44:	0800aca5 	.word	0x0800aca5
 800ac48:	0800aca5 	.word	0x0800aca5
 800ac4c:	0800aca5 	.word	0x0800aca5
 800ac50:	0800ac95 	.word	0x0800ac95
 800ac54:	0800aca5 	.word	0x0800aca5
 800ac58:	0800aca5 	.word	0x0800aca5
 800ac5c:	0800aca5 	.word	0x0800aca5
 800ac60:	0800aca5 	.word	0x0800aca5
 800ac64:	0800aca5 	.word	0x0800aca5
 800ac68:	0800aca5 	.word	0x0800aca5
 800ac6c:	0800aca5 	.word	0x0800aca5
 800ac70:	0800ac9d 	.word	0x0800ac9d
 800ac74:	2301      	movs	r3, #1
 800ac76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ac7a:	e222      	b.n	800b0c2 <UART_SetConfig+0x5a6>
 800ac7c:	2304      	movs	r3, #4
 800ac7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ac82:	e21e      	b.n	800b0c2 <UART_SetConfig+0x5a6>
 800ac84:	2308      	movs	r3, #8
 800ac86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ac8a:	e21a      	b.n	800b0c2 <UART_SetConfig+0x5a6>
 800ac8c:	2310      	movs	r3, #16
 800ac8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ac92:	e216      	b.n	800b0c2 <UART_SetConfig+0x5a6>
 800ac94:	2320      	movs	r3, #32
 800ac96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ac9a:	e212      	b.n	800b0c2 <UART_SetConfig+0x5a6>
 800ac9c:	2340      	movs	r3, #64	@ 0x40
 800ac9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aca2:	e20e      	b.n	800b0c2 <UART_SetConfig+0x5a6>
 800aca4:	2380      	movs	r3, #128	@ 0x80
 800aca6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800acaa:	e20a      	b.n	800b0c2 <UART_SetConfig+0x5a6>
 800acac:	697b      	ldr	r3, [r7, #20]
 800acae:	681b      	ldr	r3, [r3, #0]
 800acb0:	4a69      	ldr	r2, [pc, #420]	@ (800ae58 <UART_SetConfig+0x33c>)
 800acb2:	4293      	cmp	r3, r2
 800acb4:	d130      	bne.n	800ad18 <UART_SetConfig+0x1fc>
 800acb6:	4b67      	ldr	r3, [pc, #412]	@ (800ae54 <UART_SetConfig+0x338>)
 800acb8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800acba:	f003 0307 	and.w	r3, r3, #7
 800acbe:	2b05      	cmp	r3, #5
 800acc0:	d826      	bhi.n	800ad10 <UART_SetConfig+0x1f4>
 800acc2:	a201      	add	r2, pc, #4	@ (adr r2, 800acc8 <UART_SetConfig+0x1ac>)
 800acc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800acc8:	0800ace1 	.word	0x0800ace1
 800accc:	0800ace9 	.word	0x0800ace9
 800acd0:	0800acf1 	.word	0x0800acf1
 800acd4:	0800acf9 	.word	0x0800acf9
 800acd8:	0800ad01 	.word	0x0800ad01
 800acdc:	0800ad09 	.word	0x0800ad09
 800ace0:	2300      	movs	r3, #0
 800ace2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ace6:	e1ec      	b.n	800b0c2 <UART_SetConfig+0x5a6>
 800ace8:	2304      	movs	r3, #4
 800acea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800acee:	e1e8      	b.n	800b0c2 <UART_SetConfig+0x5a6>
 800acf0:	2308      	movs	r3, #8
 800acf2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800acf6:	e1e4      	b.n	800b0c2 <UART_SetConfig+0x5a6>
 800acf8:	2310      	movs	r3, #16
 800acfa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800acfe:	e1e0      	b.n	800b0c2 <UART_SetConfig+0x5a6>
 800ad00:	2320      	movs	r3, #32
 800ad02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ad06:	e1dc      	b.n	800b0c2 <UART_SetConfig+0x5a6>
 800ad08:	2340      	movs	r3, #64	@ 0x40
 800ad0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ad0e:	e1d8      	b.n	800b0c2 <UART_SetConfig+0x5a6>
 800ad10:	2380      	movs	r3, #128	@ 0x80
 800ad12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ad16:	e1d4      	b.n	800b0c2 <UART_SetConfig+0x5a6>
 800ad18:	697b      	ldr	r3, [r7, #20]
 800ad1a:	681b      	ldr	r3, [r3, #0]
 800ad1c:	4a4f      	ldr	r2, [pc, #316]	@ (800ae5c <UART_SetConfig+0x340>)
 800ad1e:	4293      	cmp	r3, r2
 800ad20:	d130      	bne.n	800ad84 <UART_SetConfig+0x268>
 800ad22:	4b4c      	ldr	r3, [pc, #304]	@ (800ae54 <UART_SetConfig+0x338>)
 800ad24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ad26:	f003 0307 	and.w	r3, r3, #7
 800ad2a:	2b05      	cmp	r3, #5
 800ad2c:	d826      	bhi.n	800ad7c <UART_SetConfig+0x260>
 800ad2e:	a201      	add	r2, pc, #4	@ (adr r2, 800ad34 <UART_SetConfig+0x218>)
 800ad30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ad34:	0800ad4d 	.word	0x0800ad4d
 800ad38:	0800ad55 	.word	0x0800ad55
 800ad3c:	0800ad5d 	.word	0x0800ad5d
 800ad40:	0800ad65 	.word	0x0800ad65
 800ad44:	0800ad6d 	.word	0x0800ad6d
 800ad48:	0800ad75 	.word	0x0800ad75
 800ad4c:	2300      	movs	r3, #0
 800ad4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ad52:	e1b6      	b.n	800b0c2 <UART_SetConfig+0x5a6>
 800ad54:	2304      	movs	r3, #4
 800ad56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ad5a:	e1b2      	b.n	800b0c2 <UART_SetConfig+0x5a6>
 800ad5c:	2308      	movs	r3, #8
 800ad5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ad62:	e1ae      	b.n	800b0c2 <UART_SetConfig+0x5a6>
 800ad64:	2310      	movs	r3, #16
 800ad66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ad6a:	e1aa      	b.n	800b0c2 <UART_SetConfig+0x5a6>
 800ad6c:	2320      	movs	r3, #32
 800ad6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ad72:	e1a6      	b.n	800b0c2 <UART_SetConfig+0x5a6>
 800ad74:	2340      	movs	r3, #64	@ 0x40
 800ad76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ad7a:	e1a2      	b.n	800b0c2 <UART_SetConfig+0x5a6>
 800ad7c:	2380      	movs	r3, #128	@ 0x80
 800ad7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ad82:	e19e      	b.n	800b0c2 <UART_SetConfig+0x5a6>
 800ad84:	697b      	ldr	r3, [r7, #20]
 800ad86:	681b      	ldr	r3, [r3, #0]
 800ad88:	4a35      	ldr	r2, [pc, #212]	@ (800ae60 <UART_SetConfig+0x344>)
 800ad8a:	4293      	cmp	r3, r2
 800ad8c:	d130      	bne.n	800adf0 <UART_SetConfig+0x2d4>
 800ad8e:	4b31      	ldr	r3, [pc, #196]	@ (800ae54 <UART_SetConfig+0x338>)
 800ad90:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ad92:	f003 0307 	and.w	r3, r3, #7
 800ad96:	2b05      	cmp	r3, #5
 800ad98:	d826      	bhi.n	800ade8 <UART_SetConfig+0x2cc>
 800ad9a:	a201      	add	r2, pc, #4	@ (adr r2, 800ada0 <UART_SetConfig+0x284>)
 800ad9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ada0:	0800adb9 	.word	0x0800adb9
 800ada4:	0800adc1 	.word	0x0800adc1
 800ada8:	0800adc9 	.word	0x0800adc9
 800adac:	0800add1 	.word	0x0800add1
 800adb0:	0800add9 	.word	0x0800add9
 800adb4:	0800ade1 	.word	0x0800ade1
 800adb8:	2300      	movs	r3, #0
 800adba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800adbe:	e180      	b.n	800b0c2 <UART_SetConfig+0x5a6>
 800adc0:	2304      	movs	r3, #4
 800adc2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800adc6:	e17c      	b.n	800b0c2 <UART_SetConfig+0x5a6>
 800adc8:	2308      	movs	r3, #8
 800adca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800adce:	e178      	b.n	800b0c2 <UART_SetConfig+0x5a6>
 800add0:	2310      	movs	r3, #16
 800add2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800add6:	e174      	b.n	800b0c2 <UART_SetConfig+0x5a6>
 800add8:	2320      	movs	r3, #32
 800adda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800adde:	e170      	b.n	800b0c2 <UART_SetConfig+0x5a6>
 800ade0:	2340      	movs	r3, #64	@ 0x40
 800ade2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ade6:	e16c      	b.n	800b0c2 <UART_SetConfig+0x5a6>
 800ade8:	2380      	movs	r3, #128	@ 0x80
 800adea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800adee:	e168      	b.n	800b0c2 <UART_SetConfig+0x5a6>
 800adf0:	697b      	ldr	r3, [r7, #20]
 800adf2:	681b      	ldr	r3, [r3, #0]
 800adf4:	4a1b      	ldr	r2, [pc, #108]	@ (800ae64 <UART_SetConfig+0x348>)
 800adf6:	4293      	cmp	r3, r2
 800adf8:	d142      	bne.n	800ae80 <UART_SetConfig+0x364>
 800adfa:	4b16      	ldr	r3, [pc, #88]	@ (800ae54 <UART_SetConfig+0x338>)
 800adfc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800adfe:	f003 0307 	and.w	r3, r3, #7
 800ae02:	2b05      	cmp	r3, #5
 800ae04:	d838      	bhi.n	800ae78 <UART_SetConfig+0x35c>
 800ae06:	a201      	add	r2, pc, #4	@ (adr r2, 800ae0c <UART_SetConfig+0x2f0>)
 800ae08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ae0c:	0800ae25 	.word	0x0800ae25
 800ae10:	0800ae2d 	.word	0x0800ae2d
 800ae14:	0800ae35 	.word	0x0800ae35
 800ae18:	0800ae3d 	.word	0x0800ae3d
 800ae1c:	0800ae69 	.word	0x0800ae69
 800ae20:	0800ae71 	.word	0x0800ae71
 800ae24:	2300      	movs	r3, #0
 800ae26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ae2a:	e14a      	b.n	800b0c2 <UART_SetConfig+0x5a6>
 800ae2c:	2304      	movs	r3, #4
 800ae2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ae32:	e146      	b.n	800b0c2 <UART_SetConfig+0x5a6>
 800ae34:	2308      	movs	r3, #8
 800ae36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ae3a:	e142      	b.n	800b0c2 <UART_SetConfig+0x5a6>
 800ae3c:	2310      	movs	r3, #16
 800ae3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ae42:	e13e      	b.n	800b0c2 <UART_SetConfig+0x5a6>
 800ae44:	cfff69f3 	.word	0xcfff69f3
 800ae48:	58000c00 	.word	0x58000c00
 800ae4c:	11fff4ff 	.word	0x11fff4ff
 800ae50:	40011000 	.word	0x40011000
 800ae54:	58024400 	.word	0x58024400
 800ae58:	40004400 	.word	0x40004400
 800ae5c:	40004800 	.word	0x40004800
 800ae60:	40004c00 	.word	0x40004c00
 800ae64:	40005000 	.word	0x40005000
 800ae68:	2320      	movs	r3, #32
 800ae6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ae6e:	e128      	b.n	800b0c2 <UART_SetConfig+0x5a6>
 800ae70:	2340      	movs	r3, #64	@ 0x40
 800ae72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ae76:	e124      	b.n	800b0c2 <UART_SetConfig+0x5a6>
 800ae78:	2380      	movs	r3, #128	@ 0x80
 800ae7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ae7e:	e120      	b.n	800b0c2 <UART_SetConfig+0x5a6>
 800ae80:	697b      	ldr	r3, [r7, #20]
 800ae82:	681b      	ldr	r3, [r3, #0]
 800ae84:	4acb      	ldr	r2, [pc, #812]	@ (800b1b4 <UART_SetConfig+0x698>)
 800ae86:	4293      	cmp	r3, r2
 800ae88:	d176      	bne.n	800af78 <UART_SetConfig+0x45c>
 800ae8a:	4bcb      	ldr	r3, [pc, #812]	@ (800b1b8 <UART_SetConfig+0x69c>)
 800ae8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ae8e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800ae92:	2b28      	cmp	r3, #40	@ 0x28
 800ae94:	d86c      	bhi.n	800af70 <UART_SetConfig+0x454>
 800ae96:	a201      	add	r2, pc, #4	@ (adr r2, 800ae9c <UART_SetConfig+0x380>)
 800ae98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ae9c:	0800af41 	.word	0x0800af41
 800aea0:	0800af71 	.word	0x0800af71
 800aea4:	0800af71 	.word	0x0800af71
 800aea8:	0800af71 	.word	0x0800af71
 800aeac:	0800af71 	.word	0x0800af71
 800aeb0:	0800af71 	.word	0x0800af71
 800aeb4:	0800af71 	.word	0x0800af71
 800aeb8:	0800af71 	.word	0x0800af71
 800aebc:	0800af49 	.word	0x0800af49
 800aec0:	0800af71 	.word	0x0800af71
 800aec4:	0800af71 	.word	0x0800af71
 800aec8:	0800af71 	.word	0x0800af71
 800aecc:	0800af71 	.word	0x0800af71
 800aed0:	0800af71 	.word	0x0800af71
 800aed4:	0800af71 	.word	0x0800af71
 800aed8:	0800af71 	.word	0x0800af71
 800aedc:	0800af51 	.word	0x0800af51
 800aee0:	0800af71 	.word	0x0800af71
 800aee4:	0800af71 	.word	0x0800af71
 800aee8:	0800af71 	.word	0x0800af71
 800aeec:	0800af71 	.word	0x0800af71
 800aef0:	0800af71 	.word	0x0800af71
 800aef4:	0800af71 	.word	0x0800af71
 800aef8:	0800af71 	.word	0x0800af71
 800aefc:	0800af59 	.word	0x0800af59
 800af00:	0800af71 	.word	0x0800af71
 800af04:	0800af71 	.word	0x0800af71
 800af08:	0800af71 	.word	0x0800af71
 800af0c:	0800af71 	.word	0x0800af71
 800af10:	0800af71 	.word	0x0800af71
 800af14:	0800af71 	.word	0x0800af71
 800af18:	0800af71 	.word	0x0800af71
 800af1c:	0800af61 	.word	0x0800af61
 800af20:	0800af71 	.word	0x0800af71
 800af24:	0800af71 	.word	0x0800af71
 800af28:	0800af71 	.word	0x0800af71
 800af2c:	0800af71 	.word	0x0800af71
 800af30:	0800af71 	.word	0x0800af71
 800af34:	0800af71 	.word	0x0800af71
 800af38:	0800af71 	.word	0x0800af71
 800af3c:	0800af69 	.word	0x0800af69
 800af40:	2301      	movs	r3, #1
 800af42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800af46:	e0bc      	b.n	800b0c2 <UART_SetConfig+0x5a6>
 800af48:	2304      	movs	r3, #4
 800af4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800af4e:	e0b8      	b.n	800b0c2 <UART_SetConfig+0x5a6>
 800af50:	2308      	movs	r3, #8
 800af52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800af56:	e0b4      	b.n	800b0c2 <UART_SetConfig+0x5a6>
 800af58:	2310      	movs	r3, #16
 800af5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800af5e:	e0b0      	b.n	800b0c2 <UART_SetConfig+0x5a6>
 800af60:	2320      	movs	r3, #32
 800af62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800af66:	e0ac      	b.n	800b0c2 <UART_SetConfig+0x5a6>
 800af68:	2340      	movs	r3, #64	@ 0x40
 800af6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800af6e:	e0a8      	b.n	800b0c2 <UART_SetConfig+0x5a6>
 800af70:	2380      	movs	r3, #128	@ 0x80
 800af72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800af76:	e0a4      	b.n	800b0c2 <UART_SetConfig+0x5a6>
 800af78:	697b      	ldr	r3, [r7, #20]
 800af7a:	681b      	ldr	r3, [r3, #0]
 800af7c:	4a8f      	ldr	r2, [pc, #572]	@ (800b1bc <UART_SetConfig+0x6a0>)
 800af7e:	4293      	cmp	r3, r2
 800af80:	d130      	bne.n	800afe4 <UART_SetConfig+0x4c8>
 800af82:	4b8d      	ldr	r3, [pc, #564]	@ (800b1b8 <UART_SetConfig+0x69c>)
 800af84:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800af86:	f003 0307 	and.w	r3, r3, #7
 800af8a:	2b05      	cmp	r3, #5
 800af8c:	d826      	bhi.n	800afdc <UART_SetConfig+0x4c0>
 800af8e:	a201      	add	r2, pc, #4	@ (adr r2, 800af94 <UART_SetConfig+0x478>)
 800af90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800af94:	0800afad 	.word	0x0800afad
 800af98:	0800afb5 	.word	0x0800afb5
 800af9c:	0800afbd 	.word	0x0800afbd
 800afa0:	0800afc5 	.word	0x0800afc5
 800afa4:	0800afcd 	.word	0x0800afcd
 800afa8:	0800afd5 	.word	0x0800afd5
 800afac:	2300      	movs	r3, #0
 800afae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800afb2:	e086      	b.n	800b0c2 <UART_SetConfig+0x5a6>
 800afb4:	2304      	movs	r3, #4
 800afb6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800afba:	e082      	b.n	800b0c2 <UART_SetConfig+0x5a6>
 800afbc:	2308      	movs	r3, #8
 800afbe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800afc2:	e07e      	b.n	800b0c2 <UART_SetConfig+0x5a6>
 800afc4:	2310      	movs	r3, #16
 800afc6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800afca:	e07a      	b.n	800b0c2 <UART_SetConfig+0x5a6>
 800afcc:	2320      	movs	r3, #32
 800afce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800afd2:	e076      	b.n	800b0c2 <UART_SetConfig+0x5a6>
 800afd4:	2340      	movs	r3, #64	@ 0x40
 800afd6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800afda:	e072      	b.n	800b0c2 <UART_SetConfig+0x5a6>
 800afdc:	2380      	movs	r3, #128	@ 0x80
 800afde:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800afe2:	e06e      	b.n	800b0c2 <UART_SetConfig+0x5a6>
 800afe4:	697b      	ldr	r3, [r7, #20]
 800afe6:	681b      	ldr	r3, [r3, #0]
 800afe8:	4a75      	ldr	r2, [pc, #468]	@ (800b1c0 <UART_SetConfig+0x6a4>)
 800afea:	4293      	cmp	r3, r2
 800afec:	d130      	bne.n	800b050 <UART_SetConfig+0x534>
 800afee:	4b72      	ldr	r3, [pc, #456]	@ (800b1b8 <UART_SetConfig+0x69c>)
 800aff0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800aff2:	f003 0307 	and.w	r3, r3, #7
 800aff6:	2b05      	cmp	r3, #5
 800aff8:	d826      	bhi.n	800b048 <UART_SetConfig+0x52c>
 800affa:	a201      	add	r2, pc, #4	@ (adr r2, 800b000 <UART_SetConfig+0x4e4>)
 800affc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b000:	0800b019 	.word	0x0800b019
 800b004:	0800b021 	.word	0x0800b021
 800b008:	0800b029 	.word	0x0800b029
 800b00c:	0800b031 	.word	0x0800b031
 800b010:	0800b039 	.word	0x0800b039
 800b014:	0800b041 	.word	0x0800b041
 800b018:	2300      	movs	r3, #0
 800b01a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b01e:	e050      	b.n	800b0c2 <UART_SetConfig+0x5a6>
 800b020:	2304      	movs	r3, #4
 800b022:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b026:	e04c      	b.n	800b0c2 <UART_SetConfig+0x5a6>
 800b028:	2308      	movs	r3, #8
 800b02a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b02e:	e048      	b.n	800b0c2 <UART_SetConfig+0x5a6>
 800b030:	2310      	movs	r3, #16
 800b032:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b036:	e044      	b.n	800b0c2 <UART_SetConfig+0x5a6>
 800b038:	2320      	movs	r3, #32
 800b03a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b03e:	e040      	b.n	800b0c2 <UART_SetConfig+0x5a6>
 800b040:	2340      	movs	r3, #64	@ 0x40
 800b042:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b046:	e03c      	b.n	800b0c2 <UART_SetConfig+0x5a6>
 800b048:	2380      	movs	r3, #128	@ 0x80
 800b04a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b04e:	e038      	b.n	800b0c2 <UART_SetConfig+0x5a6>
 800b050:	697b      	ldr	r3, [r7, #20]
 800b052:	681b      	ldr	r3, [r3, #0]
 800b054:	4a5b      	ldr	r2, [pc, #364]	@ (800b1c4 <UART_SetConfig+0x6a8>)
 800b056:	4293      	cmp	r3, r2
 800b058:	d130      	bne.n	800b0bc <UART_SetConfig+0x5a0>
 800b05a:	4b57      	ldr	r3, [pc, #348]	@ (800b1b8 <UART_SetConfig+0x69c>)
 800b05c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b05e:	f003 0307 	and.w	r3, r3, #7
 800b062:	2b05      	cmp	r3, #5
 800b064:	d826      	bhi.n	800b0b4 <UART_SetConfig+0x598>
 800b066:	a201      	add	r2, pc, #4	@ (adr r2, 800b06c <UART_SetConfig+0x550>)
 800b068:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b06c:	0800b085 	.word	0x0800b085
 800b070:	0800b08d 	.word	0x0800b08d
 800b074:	0800b095 	.word	0x0800b095
 800b078:	0800b09d 	.word	0x0800b09d
 800b07c:	0800b0a5 	.word	0x0800b0a5
 800b080:	0800b0ad 	.word	0x0800b0ad
 800b084:	2302      	movs	r3, #2
 800b086:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b08a:	e01a      	b.n	800b0c2 <UART_SetConfig+0x5a6>
 800b08c:	2304      	movs	r3, #4
 800b08e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b092:	e016      	b.n	800b0c2 <UART_SetConfig+0x5a6>
 800b094:	2308      	movs	r3, #8
 800b096:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b09a:	e012      	b.n	800b0c2 <UART_SetConfig+0x5a6>
 800b09c:	2310      	movs	r3, #16
 800b09e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b0a2:	e00e      	b.n	800b0c2 <UART_SetConfig+0x5a6>
 800b0a4:	2320      	movs	r3, #32
 800b0a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b0aa:	e00a      	b.n	800b0c2 <UART_SetConfig+0x5a6>
 800b0ac:	2340      	movs	r3, #64	@ 0x40
 800b0ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b0b2:	e006      	b.n	800b0c2 <UART_SetConfig+0x5a6>
 800b0b4:	2380      	movs	r3, #128	@ 0x80
 800b0b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b0ba:	e002      	b.n	800b0c2 <UART_SetConfig+0x5a6>
 800b0bc:	2380      	movs	r3, #128	@ 0x80
 800b0be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800b0c2:	697b      	ldr	r3, [r7, #20]
 800b0c4:	681b      	ldr	r3, [r3, #0]
 800b0c6:	4a3f      	ldr	r2, [pc, #252]	@ (800b1c4 <UART_SetConfig+0x6a8>)
 800b0c8:	4293      	cmp	r3, r2
 800b0ca:	f040 80f8 	bne.w	800b2be <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800b0ce:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800b0d2:	2b20      	cmp	r3, #32
 800b0d4:	dc46      	bgt.n	800b164 <UART_SetConfig+0x648>
 800b0d6:	2b02      	cmp	r3, #2
 800b0d8:	f2c0 8082 	blt.w	800b1e0 <UART_SetConfig+0x6c4>
 800b0dc:	3b02      	subs	r3, #2
 800b0de:	2b1e      	cmp	r3, #30
 800b0e0:	d87e      	bhi.n	800b1e0 <UART_SetConfig+0x6c4>
 800b0e2:	a201      	add	r2, pc, #4	@ (adr r2, 800b0e8 <UART_SetConfig+0x5cc>)
 800b0e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b0e8:	0800b16b 	.word	0x0800b16b
 800b0ec:	0800b1e1 	.word	0x0800b1e1
 800b0f0:	0800b173 	.word	0x0800b173
 800b0f4:	0800b1e1 	.word	0x0800b1e1
 800b0f8:	0800b1e1 	.word	0x0800b1e1
 800b0fc:	0800b1e1 	.word	0x0800b1e1
 800b100:	0800b183 	.word	0x0800b183
 800b104:	0800b1e1 	.word	0x0800b1e1
 800b108:	0800b1e1 	.word	0x0800b1e1
 800b10c:	0800b1e1 	.word	0x0800b1e1
 800b110:	0800b1e1 	.word	0x0800b1e1
 800b114:	0800b1e1 	.word	0x0800b1e1
 800b118:	0800b1e1 	.word	0x0800b1e1
 800b11c:	0800b1e1 	.word	0x0800b1e1
 800b120:	0800b193 	.word	0x0800b193
 800b124:	0800b1e1 	.word	0x0800b1e1
 800b128:	0800b1e1 	.word	0x0800b1e1
 800b12c:	0800b1e1 	.word	0x0800b1e1
 800b130:	0800b1e1 	.word	0x0800b1e1
 800b134:	0800b1e1 	.word	0x0800b1e1
 800b138:	0800b1e1 	.word	0x0800b1e1
 800b13c:	0800b1e1 	.word	0x0800b1e1
 800b140:	0800b1e1 	.word	0x0800b1e1
 800b144:	0800b1e1 	.word	0x0800b1e1
 800b148:	0800b1e1 	.word	0x0800b1e1
 800b14c:	0800b1e1 	.word	0x0800b1e1
 800b150:	0800b1e1 	.word	0x0800b1e1
 800b154:	0800b1e1 	.word	0x0800b1e1
 800b158:	0800b1e1 	.word	0x0800b1e1
 800b15c:	0800b1e1 	.word	0x0800b1e1
 800b160:	0800b1d3 	.word	0x0800b1d3
 800b164:	2b40      	cmp	r3, #64	@ 0x40
 800b166:	d037      	beq.n	800b1d8 <UART_SetConfig+0x6bc>
 800b168:	e03a      	b.n	800b1e0 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800b16a:	f7fd fe79 	bl	8008e60 <HAL_RCCEx_GetD3PCLK1Freq>
 800b16e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800b170:	e03c      	b.n	800b1ec <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b172:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b176:	4618      	mov	r0, r3
 800b178:	f7fd fe88 	bl	8008e8c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800b17c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b17e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b180:	e034      	b.n	800b1ec <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b182:	f107 0318 	add.w	r3, r7, #24
 800b186:	4618      	mov	r0, r3
 800b188:	f7fd ffd4 	bl	8009134 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800b18c:	69fb      	ldr	r3, [r7, #28]
 800b18e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b190:	e02c      	b.n	800b1ec <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b192:	4b09      	ldr	r3, [pc, #36]	@ (800b1b8 <UART_SetConfig+0x69c>)
 800b194:	681b      	ldr	r3, [r3, #0]
 800b196:	f003 0320 	and.w	r3, r3, #32
 800b19a:	2b00      	cmp	r3, #0
 800b19c:	d016      	beq.n	800b1cc <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800b19e:	4b06      	ldr	r3, [pc, #24]	@ (800b1b8 <UART_SetConfig+0x69c>)
 800b1a0:	681b      	ldr	r3, [r3, #0]
 800b1a2:	08db      	lsrs	r3, r3, #3
 800b1a4:	f003 0303 	and.w	r3, r3, #3
 800b1a8:	4a07      	ldr	r2, [pc, #28]	@ (800b1c8 <UART_SetConfig+0x6ac>)
 800b1aa:	fa22 f303 	lsr.w	r3, r2, r3
 800b1ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800b1b0:	e01c      	b.n	800b1ec <UART_SetConfig+0x6d0>
 800b1b2:	bf00      	nop
 800b1b4:	40011400 	.word	0x40011400
 800b1b8:	58024400 	.word	0x58024400
 800b1bc:	40007800 	.word	0x40007800
 800b1c0:	40007c00 	.word	0x40007c00
 800b1c4:	58000c00 	.word	0x58000c00
 800b1c8:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 800b1cc:	4b9d      	ldr	r3, [pc, #628]	@ (800b444 <UART_SetConfig+0x928>)
 800b1ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b1d0:	e00c      	b.n	800b1ec <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800b1d2:	4b9d      	ldr	r3, [pc, #628]	@ (800b448 <UART_SetConfig+0x92c>)
 800b1d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b1d6:	e009      	b.n	800b1ec <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b1d8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b1dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b1de:	e005      	b.n	800b1ec <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 800b1e0:	2300      	movs	r3, #0
 800b1e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800b1e4:	2301      	movs	r3, #1
 800b1e6:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800b1ea:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800b1ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b1ee:	2b00      	cmp	r3, #0
 800b1f0:	f000 81de 	beq.w	800b5b0 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800b1f4:	697b      	ldr	r3, [r7, #20]
 800b1f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b1f8:	4a94      	ldr	r2, [pc, #592]	@ (800b44c <UART_SetConfig+0x930>)
 800b1fa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b1fe:	461a      	mov	r2, r3
 800b200:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b202:	fbb3 f3f2 	udiv	r3, r3, r2
 800b206:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800b208:	697b      	ldr	r3, [r7, #20]
 800b20a:	685a      	ldr	r2, [r3, #4]
 800b20c:	4613      	mov	r3, r2
 800b20e:	005b      	lsls	r3, r3, #1
 800b210:	4413      	add	r3, r2
 800b212:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b214:	429a      	cmp	r2, r3
 800b216:	d305      	bcc.n	800b224 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800b218:	697b      	ldr	r3, [r7, #20]
 800b21a:	685b      	ldr	r3, [r3, #4]
 800b21c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800b21e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b220:	429a      	cmp	r2, r3
 800b222:	d903      	bls.n	800b22c <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 800b224:	2301      	movs	r3, #1
 800b226:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800b22a:	e1c1      	b.n	800b5b0 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b22c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b22e:	2200      	movs	r2, #0
 800b230:	60bb      	str	r3, [r7, #8]
 800b232:	60fa      	str	r2, [r7, #12]
 800b234:	697b      	ldr	r3, [r7, #20]
 800b236:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b238:	4a84      	ldr	r2, [pc, #528]	@ (800b44c <UART_SetConfig+0x930>)
 800b23a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b23e:	b29b      	uxth	r3, r3
 800b240:	2200      	movs	r2, #0
 800b242:	603b      	str	r3, [r7, #0]
 800b244:	607a      	str	r2, [r7, #4]
 800b246:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b24a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800b24e:	f7f5 f89f 	bl	8000390 <__aeabi_uldivmod>
 800b252:	4602      	mov	r2, r0
 800b254:	460b      	mov	r3, r1
 800b256:	4610      	mov	r0, r2
 800b258:	4619      	mov	r1, r3
 800b25a:	f04f 0200 	mov.w	r2, #0
 800b25e:	f04f 0300 	mov.w	r3, #0
 800b262:	020b      	lsls	r3, r1, #8
 800b264:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800b268:	0202      	lsls	r2, r0, #8
 800b26a:	6979      	ldr	r1, [r7, #20]
 800b26c:	6849      	ldr	r1, [r1, #4]
 800b26e:	0849      	lsrs	r1, r1, #1
 800b270:	2000      	movs	r0, #0
 800b272:	460c      	mov	r4, r1
 800b274:	4605      	mov	r5, r0
 800b276:	eb12 0804 	adds.w	r8, r2, r4
 800b27a:	eb43 0905 	adc.w	r9, r3, r5
 800b27e:	697b      	ldr	r3, [r7, #20]
 800b280:	685b      	ldr	r3, [r3, #4]
 800b282:	2200      	movs	r2, #0
 800b284:	469a      	mov	sl, r3
 800b286:	4693      	mov	fp, r2
 800b288:	4652      	mov	r2, sl
 800b28a:	465b      	mov	r3, fp
 800b28c:	4640      	mov	r0, r8
 800b28e:	4649      	mov	r1, r9
 800b290:	f7f5 f87e 	bl	8000390 <__aeabi_uldivmod>
 800b294:	4602      	mov	r2, r0
 800b296:	460b      	mov	r3, r1
 800b298:	4613      	mov	r3, r2
 800b29a:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800b29c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b29e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b2a2:	d308      	bcc.n	800b2b6 <UART_SetConfig+0x79a>
 800b2a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b2a6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b2aa:	d204      	bcs.n	800b2b6 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 800b2ac:	697b      	ldr	r3, [r7, #20]
 800b2ae:	681b      	ldr	r3, [r3, #0]
 800b2b0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b2b2:	60da      	str	r2, [r3, #12]
 800b2b4:	e17c      	b.n	800b5b0 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800b2b6:	2301      	movs	r3, #1
 800b2b8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800b2bc:	e178      	b.n	800b5b0 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b2be:	697b      	ldr	r3, [r7, #20]
 800b2c0:	69db      	ldr	r3, [r3, #28]
 800b2c2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b2c6:	f040 80c5 	bne.w	800b454 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800b2ca:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800b2ce:	2b20      	cmp	r3, #32
 800b2d0:	dc48      	bgt.n	800b364 <UART_SetConfig+0x848>
 800b2d2:	2b00      	cmp	r3, #0
 800b2d4:	db7b      	blt.n	800b3ce <UART_SetConfig+0x8b2>
 800b2d6:	2b20      	cmp	r3, #32
 800b2d8:	d879      	bhi.n	800b3ce <UART_SetConfig+0x8b2>
 800b2da:	a201      	add	r2, pc, #4	@ (adr r2, 800b2e0 <UART_SetConfig+0x7c4>)
 800b2dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b2e0:	0800b36b 	.word	0x0800b36b
 800b2e4:	0800b373 	.word	0x0800b373
 800b2e8:	0800b3cf 	.word	0x0800b3cf
 800b2ec:	0800b3cf 	.word	0x0800b3cf
 800b2f0:	0800b37b 	.word	0x0800b37b
 800b2f4:	0800b3cf 	.word	0x0800b3cf
 800b2f8:	0800b3cf 	.word	0x0800b3cf
 800b2fc:	0800b3cf 	.word	0x0800b3cf
 800b300:	0800b38b 	.word	0x0800b38b
 800b304:	0800b3cf 	.word	0x0800b3cf
 800b308:	0800b3cf 	.word	0x0800b3cf
 800b30c:	0800b3cf 	.word	0x0800b3cf
 800b310:	0800b3cf 	.word	0x0800b3cf
 800b314:	0800b3cf 	.word	0x0800b3cf
 800b318:	0800b3cf 	.word	0x0800b3cf
 800b31c:	0800b3cf 	.word	0x0800b3cf
 800b320:	0800b39b 	.word	0x0800b39b
 800b324:	0800b3cf 	.word	0x0800b3cf
 800b328:	0800b3cf 	.word	0x0800b3cf
 800b32c:	0800b3cf 	.word	0x0800b3cf
 800b330:	0800b3cf 	.word	0x0800b3cf
 800b334:	0800b3cf 	.word	0x0800b3cf
 800b338:	0800b3cf 	.word	0x0800b3cf
 800b33c:	0800b3cf 	.word	0x0800b3cf
 800b340:	0800b3cf 	.word	0x0800b3cf
 800b344:	0800b3cf 	.word	0x0800b3cf
 800b348:	0800b3cf 	.word	0x0800b3cf
 800b34c:	0800b3cf 	.word	0x0800b3cf
 800b350:	0800b3cf 	.word	0x0800b3cf
 800b354:	0800b3cf 	.word	0x0800b3cf
 800b358:	0800b3cf 	.word	0x0800b3cf
 800b35c:	0800b3cf 	.word	0x0800b3cf
 800b360:	0800b3c1 	.word	0x0800b3c1
 800b364:	2b40      	cmp	r3, #64	@ 0x40
 800b366:	d02e      	beq.n	800b3c6 <UART_SetConfig+0x8aa>
 800b368:	e031      	b.n	800b3ce <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b36a:	f7fb fdc3 	bl	8006ef4 <HAL_RCC_GetPCLK1Freq>
 800b36e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800b370:	e033      	b.n	800b3da <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b372:	f7fb fdd5 	bl	8006f20 <HAL_RCC_GetPCLK2Freq>
 800b376:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800b378:	e02f      	b.n	800b3da <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b37a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b37e:	4618      	mov	r0, r3
 800b380:	f7fd fd84 	bl	8008e8c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800b384:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b386:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b388:	e027      	b.n	800b3da <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b38a:	f107 0318 	add.w	r3, r7, #24
 800b38e:	4618      	mov	r0, r3
 800b390:	f7fd fed0 	bl	8009134 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800b394:	69fb      	ldr	r3, [r7, #28]
 800b396:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b398:	e01f      	b.n	800b3da <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b39a:	4b2d      	ldr	r3, [pc, #180]	@ (800b450 <UART_SetConfig+0x934>)
 800b39c:	681b      	ldr	r3, [r3, #0]
 800b39e:	f003 0320 	and.w	r3, r3, #32
 800b3a2:	2b00      	cmp	r3, #0
 800b3a4:	d009      	beq.n	800b3ba <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800b3a6:	4b2a      	ldr	r3, [pc, #168]	@ (800b450 <UART_SetConfig+0x934>)
 800b3a8:	681b      	ldr	r3, [r3, #0]
 800b3aa:	08db      	lsrs	r3, r3, #3
 800b3ac:	f003 0303 	and.w	r3, r3, #3
 800b3b0:	4a24      	ldr	r2, [pc, #144]	@ (800b444 <UART_SetConfig+0x928>)
 800b3b2:	fa22 f303 	lsr.w	r3, r2, r3
 800b3b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800b3b8:	e00f      	b.n	800b3da <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800b3ba:	4b22      	ldr	r3, [pc, #136]	@ (800b444 <UART_SetConfig+0x928>)
 800b3bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b3be:	e00c      	b.n	800b3da <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800b3c0:	4b21      	ldr	r3, [pc, #132]	@ (800b448 <UART_SetConfig+0x92c>)
 800b3c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b3c4:	e009      	b.n	800b3da <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b3c6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b3ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b3cc:	e005      	b.n	800b3da <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800b3ce:	2300      	movs	r3, #0
 800b3d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800b3d2:	2301      	movs	r3, #1
 800b3d4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800b3d8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800b3da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b3dc:	2b00      	cmp	r3, #0
 800b3de:	f000 80e7 	beq.w	800b5b0 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b3e2:	697b      	ldr	r3, [r7, #20]
 800b3e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b3e6:	4a19      	ldr	r2, [pc, #100]	@ (800b44c <UART_SetConfig+0x930>)
 800b3e8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b3ec:	461a      	mov	r2, r3
 800b3ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b3f0:	fbb3 f3f2 	udiv	r3, r3, r2
 800b3f4:	005a      	lsls	r2, r3, #1
 800b3f6:	697b      	ldr	r3, [r7, #20]
 800b3f8:	685b      	ldr	r3, [r3, #4]
 800b3fa:	085b      	lsrs	r3, r3, #1
 800b3fc:	441a      	add	r2, r3
 800b3fe:	697b      	ldr	r3, [r7, #20]
 800b400:	685b      	ldr	r3, [r3, #4]
 800b402:	fbb2 f3f3 	udiv	r3, r2, r3
 800b406:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b408:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b40a:	2b0f      	cmp	r3, #15
 800b40c:	d916      	bls.n	800b43c <UART_SetConfig+0x920>
 800b40e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b410:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b414:	d212      	bcs.n	800b43c <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800b416:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b418:	b29b      	uxth	r3, r3
 800b41a:	f023 030f 	bic.w	r3, r3, #15
 800b41e:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800b420:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b422:	085b      	lsrs	r3, r3, #1
 800b424:	b29b      	uxth	r3, r3
 800b426:	f003 0307 	and.w	r3, r3, #7
 800b42a:	b29a      	uxth	r2, r3
 800b42c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800b42e:	4313      	orrs	r3, r2
 800b430:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800b432:	697b      	ldr	r3, [r7, #20]
 800b434:	681b      	ldr	r3, [r3, #0]
 800b436:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800b438:	60da      	str	r2, [r3, #12]
 800b43a:	e0b9      	b.n	800b5b0 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800b43c:	2301      	movs	r3, #1
 800b43e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800b442:	e0b5      	b.n	800b5b0 <UART_SetConfig+0xa94>
 800b444:	03d09000 	.word	0x03d09000
 800b448:	003d0900 	.word	0x003d0900
 800b44c:	0800c648 	.word	0x0800c648
 800b450:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 800b454:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800b458:	2b20      	cmp	r3, #32
 800b45a:	dc49      	bgt.n	800b4f0 <UART_SetConfig+0x9d4>
 800b45c:	2b00      	cmp	r3, #0
 800b45e:	db7c      	blt.n	800b55a <UART_SetConfig+0xa3e>
 800b460:	2b20      	cmp	r3, #32
 800b462:	d87a      	bhi.n	800b55a <UART_SetConfig+0xa3e>
 800b464:	a201      	add	r2, pc, #4	@ (adr r2, 800b46c <UART_SetConfig+0x950>)
 800b466:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b46a:	bf00      	nop
 800b46c:	0800b4f7 	.word	0x0800b4f7
 800b470:	0800b4ff 	.word	0x0800b4ff
 800b474:	0800b55b 	.word	0x0800b55b
 800b478:	0800b55b 	.word	0x0800b55b
 800b47c:	0800b507 	.word	0x0800b507
 800b480:	0800b55b 	.word	0x0800b55b
 800b484:	0800b55b 	.word	0x0800b55b
 800b488:	0800b55b 	.word	0x0800b55b
 800b48c:	0800b517 	.word	0x0800b517
 800b490:	0800b55b 	.word	0x0800b55b
 800b494:	0800b55b 	.word	0x0800b55b
 800b498:	0800b55b 	.word	0x0800b55b
 800b49c:	0800b55b 	.word	0x0800b55b
 800b4a0:	0800b55b 	.word	0x0800b55b
 800b4a4:	0800b55b 	.word	0x0800b55b
 800b4a8:	0800b55b 	.word	0x0800b55b
 800b4ac:	0800b527 	.word	0x0800b527
 800b4b0:	0800b55b 	.word	0x0800b55b
 800b4b4:	0800b55b 	.word	0x0800b55b
 800b4b8:	0800b55b 	.word	0x0800b55b
 800b4bc:	0800b55b 	.word	0x0800b55b
 800b4c0:	0800b55b 	.word	0x0800b55b
 800b4c4:	0800b55b 	.word	0x0800b55b
 800b4c8:	0800b55b 	.word	0x0800b55b
 800b4cc:	0800b55b 	.word	0x0800b55b
 800b4d0:	0800b55b 	.word	0x0800b55b
 800b4d4:	0800b55b 	.word	0x0800b55b
 800b4d8:	0800b55b 	.word	0x0800b55b
 800b4dc:	0800b55b 	.word	0x0800b55b
 800b4e0:	0800b55b 	.word	0x0800b55b
 800b4e4:	0800b55b 	.word	0x0800b55b
 800b4e8:	0800b55b 	.word	0x0800b55b
 800b4ec:	0800b54d 	.word	0x0800b54d
 800b4f0:	2b40      	cmp	r3, #64	@ 0x40
 800b4f2:	d02e      	beq.n	800b552 <UART_SetConfig+0xa36>
 800b4f4:	e031      	b.n	800b55a <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b4f6:	f7fb fcfd 	bl	8006ef4 <HAL_RCC_GetPCLK1Freq>
 800b4fa:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800b4fc:	e033      	b.n	800b566 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b4fe:	f7fb fd0f 	bl	8006f20 <HAL_RCC_GetPCLK2Freq>
 800b502:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800b504:	e02f      	b.n	800b566 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b506:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b50a:	4618      	mov	r0, r3
 800b50c:	f7fd fcbe 	bl	8008e8c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800b510:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b512:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b514:	e027      	b.n	800b566 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b516:	f107 0318 	add.w	r3, r7, #24
 800b51a:	4618      	mov	r0, r3
 800b51c:	f7fd fe0a 	bl	8009134 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800b520:	69fb      	ldr	r3, [r7, #28]
 800b522:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b524:	e01f      	b.n	800b566 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b526:	4b2d      	ldr	r3, [pc, #180]	@ (800b5dc <UART_SetConfig+0xac0>)
 800b528:	681b      	ldr	r3, [r3, #0]
 800b52a:	f003 0320 	and.w	r3, r3, #32
 800b52e:	2b00      	cmp	r3, #0
 800b530:	d009      	beq.n	800b546 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800b532:	4b2a      	ldr	r3, [pc, #168]	@ (800b5dc <UART_SetConfig+0xac0>)
 800b534:	681b      	ldr	r3, [r3, #0]
 800b536:	08db      	lsrs	r3, r3, #3
 800b538:	f003 0303 	and.w	r3, r3, #3
 800b53c:	4a28      	ldr	r2, [pc, #160]	@ (800b5e0 <UART_SetConfig+0xac4>)
 800b53e:	fa22 f303 	lsr.w	r3, r2, r3
 800b542:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800b544:	e00f      	b.n	800b566 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800b546:	4b26      	ldr	r3, [pc, #152]	@ (800b5e0 <UART_SetConfig+0xac4>)
 800b548:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b54a:	e00c      	b.n	800b566 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800b54c:	4b25      	ldr	r3, [pc, #148]	@ (800b5e4 <UART_SetConfig+0xac8>)
 800b54e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b550:	e009      	b.n	800b566 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b552:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b556:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b558:	e005      	b.n	800b566 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800b55a:	2300      	movs	r3, #0
 800b55c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800b55e:	2301      	movs	r3, #1
 800b560:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800b564:	bf00      	nop
    }

    if (pclk != 0U)
 800b566:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b568:	2b00      	cmp	r3, #0
 800b56a:	d021      	beq.n	800b5b0 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b56c:	697b      	ldr	r3, [r7, #20]
 800b56e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b570:	4a1d      	ldr	r2, [pc, #116]	@ (800b5e8 <UART_SetConfig+0xacc>)
 800b572:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b576:	461a      	mov	r2, r3
 800b578:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b57a:	fbb3 f2f2 	udiv	r2, r3, r2
 800b57e:	697b      	ldr	r3, [r7, #20]
 800b580:	685b      	ldr	r3, [r3, #4]
 800b582:	085b      	lsrs	r3, r3, #1
 800b584:	441a      	add	r2, r3
 800b586:	697b      	ldr	r3, [r7, #20]
 800b588:	685b      	ldr	r3, [r3, #4]
 800b58a:	fbb2 f3f3 	udiv	r3, r2, r3
 800b58e:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b590:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b592:	2b0f      	cmp	r3, #15
 800b594:	d909      	bls.n	800b5aa <UART_SetConfig+0xa8e>
 800b596:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b598:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b59c:	d205      	bcs.n	800b5aa <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800b59e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b5a0:	b29a      	uxth	r2, r3
 800b5a2:	697b      	ldr	r3, [r7, #20]
 800b5a4:	681b      	ldr	r3, [r3, #0]
 800b5a6:	60da      	str	r2, [r3, #12]
 800b5a8:	e002      	b.n	800b5b0 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800b5aa:	2301      	movs	r3, #1
 800b5ac:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800b5b0:	697b      	ldr	r3, [r7, #20]
 800b5b2:	2201      	movs	r2, #1
 800b5b4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800b5b8:	697b      	ldr	r3, [r7, #20]
 800b5ba:	2201      	movs	r2, #1
 800b5bc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800b5c0:	697b      	ldr	r3, [r7, #20]
 800b5c2:	2200      	movs	r2, #0
 800b5c4:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800b5c6:	697b      	ldr	r3, [r7, #20]
 800b5c8:	2200      	movs	r2, #0
 800b5ca:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800b5cc:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800b5d0:	4618      	mov	r0, r3
 800b5d2:	3748      	adds	r7, #72	@ 0x48
 800b5d4:	46bd      	mov	sp, r7
 800b5d6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b5da:	bf00      	nop
 800b5dc:	58024400 	.word	0x58024400
 800b5e0:	03d09000 	.word	0x03d09000
 800b5e4:	003d0900 	.word	0x003d0900
 800b5e8:	0800c648 	.word	0x0800c648

0800b5ec <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800b5ec:	b480      	push	{r7}
 800b5ee:	b083      	sub	sp, #12
 800b5f0:	af00      	add	r7, sp, #0
 800b5f2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800b5f4:	687b      	ldr	r3, [r7, #4]
 800b5f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b5f8:	f003 0308 	and.w	r3, r3, #8
 800b5fc:	2b00      	cmp	r3, #0
 800b5fe:	d00a      	beq.n	800b616 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800b600:	687b      	ldr	r3, [r7, #4]
 800b602:	681b      	ldr	r3, [r3, #0]
 800b604:	685b      	ldr	r3, [r3, #4]
 800b606:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800b60a:	687b      	ldr	r3, [r7, #4]
 800b60c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b60e:	687b      	ldr	r3, [r7, #4]
 800b610:	681b      	ldr	r3, [r3, #0]
 800b612:	430a      	orrs	r2, r1
 800b614:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800b616:	687b      	ldr	r3, [r7, #4]
 800b618:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b61a:	f003 0301 	and.w	r3, r3, #1
 800b61e:	2b00      	cmp	r3, #0
 800b620:	d00a      	beq.n	800b638 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800b622:	687b      	ldr	r3, [r7, #4]
 800b624:	681b      	ldr	r3, [r3, #0]
 800b626:	685b      	ldr	r3, [r3, #4]
 800b628:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800b62c:	687b      	ldr	r3, [r7, #4]
 800b62e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b630:	687b      	ldr	r3, [r7, #4]
 800b632:	681b      	ldr	r3, [r3, #0]
 800b634:	430a      	orrs	r2, r1
 800b636:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800b638:	687b      	ldr	r3, [r7, #4]
 800b63a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b63c:	f003 0302 	and.w	r3, r3, #2
 800b640:	2b00      	cmp	r3, #0
 800b642:	d00a      	beq.n	800b65a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800b644:	687b      	ldr	r3, [r7, #4]
 800b646:	681b      	ldr	r3, [r3, #0]
 800b648:	685b      	ldr	r3, [r3, #4]
 800b64a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800b64e:	687b      	ldr	r3, [r7, #4]
 800b650:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b652:	687b      	ldr	r3, [r7, #4]
 800b654:	681b      	ldr	r3, [r3, #0]
 800b656:	430a      	orrs	r2, r1
 800b658:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800b65a:	687b      	ldr	r3, [r7, #4]
 800b65c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b65e:	f003 0304 	and.w	r3, r3, #4
 800b662:	2b00      	cmp	r3, #0
 800b664:	d00a      	beq.n	800b67c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800b666:	687b      	ldr	r3, [r7, #4]
 800b668:	681b      	ldr	r3, [r3, #0]
 800b66a:	685b      	ldr	r3, [r3, #4]
 800b66c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800b670:	687b      	ldr	r3, [r7, #4]
 800b672:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b674:	687b      	ldr	r3, [r7, #4]
 800b676:	681b      	ldr	r3, [r3, #0]
 800b678:	430a      	orrs	r2, r1
 800b67a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800b67c:	687b      	ldr	r3, [r7, #4]
 800b67e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b680:	f003 0310 	and.w	r3, r3, #16
 800b684:	2b00      	cmp	r3, #0
 800b686:	d00a      	beq.n	800b69e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800b688:	687b      	ldr	r3, [r7, #4]
 800b68a:	681b      	ldr	r3, [r3, #0]
 800b68c:	689b      	ldr	r3, [r3, #8]
 800b68e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800b692:	687b      	ldr	r3, [r7, #4]
 800b694:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b696:	687b      	ldr	r3, [r7, #4]
 800b698:	681b      	ldr	r3, [r3, #0]
 800b69a:	430a      	orrs	r2, r1
 800b69c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800b69e:	687b      	ldr	r3, [r7, #4]
 800b6a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b6a2:	f003 0320 	and.w	r3, r3, #32
 800b6a6:	2b00      	cmp	r3, #0
 800b6a8:	d00a      	beq.n	800b6c0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800b6aa:	687b      	ldr	r3, [r7, #4]
 800b6ac:	681b      	ldr	r3, [r3, #0]
 800b6ae:	689b      	ldr	r3, [r3, #8]
 800b6b0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800b6b4:	687b      	ldr	r3, [r7, #4]
 800b6b6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800b6b8:	687b      	ldr	r3, [r7, #4]
 800b6ba:	681b      	ldr	r3, [r3, #0]
 800b6bc:	430a      	orrs	r2, r1
 800b6be:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800b6c0:	687b      	ldr	r3, [r7, #4]
 800b6c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b6c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b6c8:	2b00      	cmp	r3, #0
 800b6ca:	d01a      	beq.n	800b702 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800b6cc:	687b      	ldr	r3, [r7, #4]
 800b6ce:	681b      	ldr	r3, [r3, #0]
 800b6d0:	685b      	ldr	r3, [r3, #4]
 800b6d2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800b6d6:	687b      	ldr	r3, [r7, #4]
 800b6d8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b6da:	687b      	ldr	r3, [r7, #4]
 800b6dc:	681b      	ldr	r3, [r3, #0]
 800b6de:	430a      	orrs	r2, r1
 800b6e0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800b6e2:	687b      	ldr	r3, [r7, #4]
 800b6e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b6e6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b6ea:	d10a      	bne.n	800b702 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800b6ec:	687b      	ldr	r3, [r7, #4]
 800b6ee:	681b      	ldr	r3, [r3, #0]
 800b6f0:	685b      	ldr	r3, [r3, #4]
 800b6f2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800b6f6:	687b      	ldr	r3, [r7, #4]
 800b6f8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800b6fa:	687b      	ldr	r3, [r7, #4]
 800b6fc:	681b      	ldr	r3, [r3, #0]
 800b6fe:	430a      	orrs	r2, r1
 800b700:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800b702:	687b      	ldr	r3, [r7, #4]
 800b704:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b706:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b70a:	2b00      	cmp	r3, #0
 800b70c:	d00a      	beq.n	800b724 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800b70e:	687b      	ldr	r3, [r7, #4]
 800b710:	681b      	ldr	r3, [r3, #0]
 800b712:	685b      	ldr	r3, [r3, #4]
 800b714:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800b718:	687b      	ldr	r3, [r7, #4]
 800b71a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b71c:	687b      	ldr	r3, [r7, #4]
 800b71e:	681b      	ldr	r3, [r3, #0]
 800b720:	430a      	orrs	r2, r1
 800b722:	605a      	str	r2, [r3, #4]
  }
}
 800b724:	bf00      	nop
 800b726:	370c      	adds	r7, #12
 800b728:	46bd      	mov	sp, r7
 800b72a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b72e:	4770      	bx	lr

0800b730 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800b730:	b580      	push	{r7, lr}
 800b732:	b098      	sub	sp, #96	@ 0x60
 800b734:	af02      	add	r7, sp, #8
 800b736:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b738:	687b      	ldr	r3, [r7, #4]
 800b73a:	2200      	movs	r2, #0
 800b73c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800b740:	f7f7 fcfc 	bl	800313c <HAL_GetTick>
 800b744:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800b746:	687b      	ldr	r3, [r7, #4]
 800b748:	681b      	ldr	r3, [r3, #0]
 800b74a:	681b      	ldr	r3, [r3, #0]
 800b74c:	f003 0308 	and.w	r3, r3, #8
 800b750:	2b08      	cmp	r3, #8
 800b752:	d12f      	bne.n	800b7b4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b754:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b758:	9300      	str	r3, [sp, #0]
 800b75a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b75c:	2200      	movs	r2, #0
 800b75e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800b762:	6878      	ldr	r0, [r7, #4]
 800b764:	f000 f88e 	bl	800b884 <UART_WaitOnFlagUntilTimeout>
 800b768:	4603      	mov	r3, r0
 800b76a:	2b00      	cmp	r3, #0
 800b76c:	d022      	beq.n	800b7b4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800b76e:	687b      	ldr	r3, [r7, #4]
 800b770:	681b      	ldr	r3, [r3, #0]
 800b772:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b774:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b776:	e853 3f00 	ldrex	r3, [r3]
 800b77a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b77c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b77e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b782:	653b      	str	r3, [r7, #80]	@ 0x50
 800b784:	687b      	ldr	r3, [r7, #4]
 800b786:	681b      	ldr	r3, [r3, #0]
 800b788:	461a      	mov	r2, r3
 800b78a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b78c:	647b      	str	r3, [r7, #68]	@ 0x44
 800b78e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b790:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b792:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b794:	e841 2300 	strex	r3, r2, [r1]
 800b798:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b79a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b79c:	2b00      	cmp	r3, #0
 800b79e:	d1e6      	bne.n	800b76e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800b7a0:	687b      	ldr	r3, [r7, #4]
 800b7a2:	2220      	movs	r2, #32
 800b7a4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800b7a8:	687b      	ldr	r3, [r7, #4]
 800b7aa:	2200      	movs	r2, #0
 800b7ac:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b7b0:	2303      	movs	r3, #3
 800b7b2:	e063      	b.n	800b87c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800b7b4:	687b      	ldr	r3, [r7, #4]
 800b7b6:	681b      	ldr	r3, [r3, #0]
 800b7b8:	681b      	ldr	r3, [r3, #0]
 800b7ba:	f003 0304 	and.w	r3, r3, #4
 800b7be:	2b04      	cmp	r3, #4
 800b7c0:	d149      	bne.n	800b856 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b7c2:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b7c6:	9300      	str	r3, [sp, #0]
 800b7c8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b7ca:	2200      	movs	r2, #0
 800b7cc:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800b7d0:	6878      	ldr	r0, [r7, #4]
 800b7d2:	f000 f857 	bl	800b884 <UART_WaitOnFlagUntilTimeout>
 800b7d6:	4603      	mov	r3, r0
 800b7d8:	2b00      	cmp	r3, #0
 800b7da:	d03c      	beq.n	800b856 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b7dc:	687b      	ldr	r3, [r7, #4]
 800b7de:	681b      	ldr	r3, [r3, #0]
 800b7e0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b7e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b7e4:	e853 3f00 	ldrex	r3, [r3]
 800b7e8:	623b      	str	r3, [r7, #32]
   return(result);
 800b7ea:	6a3b      	ldr	r3, [r7, #32]
 800b7ec:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b7f0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b7f2:	687b      	ldr	r3, [r7, #4]
 800b7f4:	681b      	ldr	r3, [r3, #0]
 800b7f6:	461a      	mov	r2, r3
 800b7f8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b7fa:	633b      	str	r3, [r7, #48]	@ 0x30
 800b7fc:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b7fe:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b800:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b802:	e841 2300 	strex	r3, r2, [r1]
 800b806:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b808:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b80a:	2b00      	cmp	r3, #0
 800b80c:	d1e6      	bne.n	800b7dc <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b80e:	687b      	ldr	r3, [r7, #4]
 800b810:	681b      	ldr	r3, [r3, #0]
 800b812:	3308      	adds	r3, #8
 800b814:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b816:	693b      	ldr	r3, [r7, #16]
 800b818:	e853 3f00 	ldrex	r3, [r3]
 800b81c:	60fb      	str	r3, [r7, #12]
   return(result);
 800b81e:	68fb      	ldr	r3, [r7, #12]
 800b820:	f023 0301 	bic.w	r3, r3, #1
 800b824:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b826:	687b      	ldr	r3, [r7, #4]
 800b828:	681b      	ldr	r3, [r3, #0]
 800b82a:	3308      	adds	r3, #8
 800b82c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b82e:	61fa      	str	r2, [r7, #28]
 800b830:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b832:	69b9      	ldr	r1, [r7, #24]
 800b834:	69fa      	ldr	r2, [r7, #28]
 800b836:	e841 2300 	strex	r3, r2, [r1]
 800b83a:	617b      	str	r3, [r7, #20]
   return(result);
 800b83c:	697b      	ldr	r3, [r7, #20]
 800b83e:	2b00      	cmp	r3, #0
 800b840:	d1e5      	bne.n	800b80e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800b842:	687b      	ldr	r3, [r7, #4]
 800b844:	2220      	movs	r2, #32
 800b846:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800b84a:	687b      	ldr	r3, [r7, #4]
 800b84c:	2200      	movs	r2, #0
 800b84e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b852:	2303      	movs	r3, #3
 800b854:	e012      	b.n	800b87c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800b856:	687b      	ldr	r3, [r7, #4]
 800b858:	2220      	movs	r2, #32
 800b85a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800b85e:	687b      	ldr	r3, [r7, #4]
 800b860:	2220      	movs	r2, #32
 800b862:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b866:	687b      	ldr	r3, [r7, #4]
 800b868:	2200      	movs	r2, #0
 800b86a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b86c:	687b      	ldr	r3, [r7, #4]
 800b86e:	2200      	movs	r2, #0
 800b870:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800b872:	687b      	ldr	r3, [r7, #4]
 800b874:	2200      	movs	r2, #0
 800b876:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b87a:	2300      	movs	r3, #0
}
 800b87c:	4618      	mov	r0, r3
 800b87e:	3758      	adds	r7, #88	@ 0x58
 800b880:	46bd      	mov	sp, r7
 800b882:	bd80      	pop	{r7, pc}

0800b884 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800b884:	b580      	push	{r7, lr}
 800b886:	b084      	sub	sp, #16
 800b888:	af00      	add	r7, sp, #0
 800b88a:	60f8      	str	r0, [r7, #12]
 800b88c:	60b9      	str	r1, [r7, #8]
 800b88e:	603b      	str	r3, [r7, #0]
 800b890:	4613      	mov	r3, r2
 800b892:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b894:	e04f      	b.n	800b936 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b896:	69bb      	ldr	r3, [r7, #24]
 800b898:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b89c:	d04b      	beq.n	800b936 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b89e:	f7f7 fc4d 	bl	800313c <HAL_GetTick>
 800b8a2:	4602      	mov	r2, r0
 800b8a4:	683b      	ldr	r3, [r7, #0]
 800b8a6:	1ad3      	subs	r3, r2, r3
 800b8a8:	69ba      	ldr	r2, [r7, #24]
 800b8aa:	429a      	cmp	r2, r3
 800b8ac:	d302      	bcc.n	800b8b4 <UART_WaitOnFlagUntilTimeout+0x30>
 800b8ae:	69bb      	ldr	r3, [r7, #24]
 800b8b0:	2b00      	cmp	r3, #0
 800b8b2:	d101      	bne.n	800b8b8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800b8b4:	2303      	movs	r3, #3
 800b8b6:	e04e      	b.n	800b956 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800b8b8:	68fb      	ldr	r3, [r7, #12]
 800b8ba:	681b      	ldr	r3, [r3, #0]
 800b8bc:	681b      	ldr	r3, [r3, #0]
 800b8be:	f003 0304 	and.w	r3, r3, #4
 800b8c2:	2b00      	cmp	r3, #0
 800b8c4:	d037      	beq.n	800b936 <UART_WaitOnFlagUntilTimeout+0xb2>
 800b8c6:	68bb      	ldr	r3, [r7, #8]
 800b8c8:	2b80      	cmp	r3, #128	@ 0x80
 800b8ca:	d034      	beq.n	800b936 <UART_WaitOnFlagUntilTimeout+0xb2>
 800b8cc:	68bb      	ldr	r3, [r7, #8]
 800b8ce:	2b40      	cmp	r3, #64	@ 0x40
 800b8d0:	d031      	beq.n	800b936 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800b8d2:	68fb      	ldr	r3, [r7, #12]
 800b8d4:	681b      	ldr	r3, [r3, #0]
 800b8d6:	69db      	ldr	r3, [r3, #28]
 800b8d8:	f003 0308 	and.w	r3, r3, #8
 800b8dc:	2b08      	cmp	r3, #8
 800b8de:	d110      	bne.n	800b902 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800b8e0:	68fb      	ldr	r3, [r7, #12]
 800b8e2:	681b      	ldr	r3, [r3, #0]
 800b8e4:	2208      	movs	r2, #8
 800b8e6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b8e8:	68f8      	ldr	r0, [r7, #12]
 800b8ea:	f000 f839 	bl	800b960 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800b8ee:	68fb      	ldr	r3, [r7, #12]
 800b8f0:	2208      	movs	r2, #8
 800b8f2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b8f6:	68fb      	ldr	r3, [r7, #12]
 800b8f8:	2200      	movs	r2, #0
 800b8fa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800b8fe:	2301      	movs	r3, #1
 800b900:	e029      	b.n	800b956 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800b902:	68fb      	ldr	r3, [r7, #12]
 800b904:	681b      	ldr	r3, [r3, #0]
 800b906:	69db      	ldr	r3, [r3, #28]
 800b908:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b90c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b910:	d111      	bne.n	800b936 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b912:	68fb      	ldr	r3, [r7, #12]
 800b914:	681b      	ldr	r3, [r3, #0]
 800b916:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800b91a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b91c:	68f8      	ldr	r0, [r7, #12]
 800b91e:	f000 f81f 	bl	800b960 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800b922:	68fb      	ldr	r3, [r7, #12]
 800b924:	2220      	movs	r2, #32
 800b926:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b92a:	68fb      	ldr	r3, [r7, #12]
 800b92c:	2200      	movs	r2, #0
 800b92e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800b932:	2303      	movs	r3, #3
 800b934:	e00f      	b.n	800b956 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b936:	68fb      	ldr	r3, [r7, #12]
 800b938:	681b      	ldr	r3, [r3, #0]
 800b93a:	69da      	ldr	r2, [r3, #28]
 800b93c:	68bb      	ldr	r3, [r7, #8]
 800b93e:	4013      	ands	r3, r2
 800b940:	68ba      	ldr	r2, [r7, #8]
 800b942:	429a      	cmp	r2, r3
 800b944:	bf0c      	ite	eq
 800b946:	2301      	moveq	r3, #1
 800b948:	2300      	movne	r3, #0
 800b94a:	b2db      	uxtb	r3, r3
 800b94c:	461a      	mov	r2, r3
 800b94e:	79fb      	ldrb	r3, [r7, #7]
 800b950:	429a      	cmp	r2, r3
 800b952:	d0a0      	beq.n	800b896 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800b954:	2300      	movs	r3, #0
}
 800b956:	4618      	mov	r0, r3
 800b958:	3710      	adds	r7, #16
 800b95a:	46bd      	mov	sp, r7
 800b95c:	bd80      	pop	{r7, pc}
	...

0800b960 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b960:	b480      	push	{r7}
 800b962:	b095      	sub	sp, #84	@ 0x54
 800b964:	af00      	add	r7, sp, #0
 800b966:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b968:	687b      	ldr	r3, [r7, #4]
 800b96a:	681b      	ldr	r3, [r3, #0]
 800b96c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b96e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b970:	e853 3f00 	ldrex	r3, [r3]
 800b974:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800b976:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b978:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b97c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b97e:	687b      	ldr	r3, [r7, #4]
 800b980:	681b      	ldr	r3, [r3, #0]
 800b982:	461a      	mov	r2, r3
 800b984:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b986:	643b      	str	r3, [r7, #64]	@ 0x40
 800b988:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b98a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800b98c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b98e:	e841 2300 	strex	r3, r2, [r1]
 800b992:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b994:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b996:	2b00      	cmp	r3, #0
 800b998:	d1e6      	bne.n	800b968 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b99a:	687b      	ldr	r3, [r7, #4]
 800b99c:	681b      	ldr	r3, [r3, #0]
 800b99e:	3308      	adds	r3, #8
 800b9a0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b9a2:	6a3b      	ldr	r3, [r7, #32]
 800b9a4:	e853 3f00 	ldrex	r3, [r3]
 800b9a8:	61fb      	str	r3, [r7, #28]
   return(result);
 800b9aa:	69fa      	ldr	r2, [r7, #28]
 800b9ac:	4b1e      	ldr	r3, [pc, #120]	@ (800ba28 <UART_EndRxTransfer+0xc8>)
 800b9ae:	4013      	ands	r3, r2
 800b9b0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b9b2:	687b      	ldr	r3, [r7, #4]
 800b9b4:	681b      	ldr	r3, [r3, #0]
 800b9b6:	3308      	adds	r3, #8
 800b9b8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b9ba:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b9bc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b9be:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b9c0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b9c2:	e841 2300 	strex	r3, r2, [r1]
 800b9c6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b9c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b9ca:	2b00      	cmp	r3, #0
 800b9cc:	d1e5      	bne.n	800b99a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b9ce:	687b      	ldr	r3, [r7, #4]
 800b9d0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b9d2:	2b01      	cmp	r3, #1
 800b9d4:	d118      	bne.n	800ba08 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b9d6:	687b      	ldr	r3, [r7, #4]
 800b9d8:	681b      	ldr	r3, [r3, #0]
 800b9da:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b9dc:	68fb      	ldr	r3, [r7, #12]
 800b9de:	e853 3f00 	ldrex	r3, [r3]
 800b9e2:	60bb      	str	r3, [r7, #8]
   return(result);
 800b9e4:	68bb      	ldr	r3, [r7, #8]
 800b9e6:	f023 0310 	bic.w	r3, r3, #16
 800b9ea:	647b      	str	r3, [r7, #68]	@ 0x44
 800b9ec:	687b      	ldr	r3, [r7, #4]
 800b9ee:	681b      	ldr	r3, [r3, #0]
 800b9f0:	461a      	mov	r2, r3
 800b9f2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b9f4:	61bb      	str	r3, [r7, #24]
 800b9f6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b9f8:	6979      	ldr	r1, [r7, #20]
 800b9fa:	69ba      	ldr	r2, [r7, #24]
 800b9fc:	e841 2300 	strex	r3, r2, [r1]
 800ba00:	613b      	str	r3, [r7, #16]
   return(result);
 800ba02:	693b      	ldr	r3, [r7, #16]
 800ba04:	2b00      	cmp	r3, #0
 800ba06:	d1e6      	bne.n	800b9d6 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800ba08:	687b      	ldr	r3, [r7, #4]
 800ba0a:	2220      	movs	r2, #32
 800ba0c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ba10:	687b      	ldr	r3, [r7, #4]
 800ba12:	2200      	movs	r2, #0
 800ba14:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800ba16:	687b      	ldr	r3, [r7, #4]
 800ba18:	2200      	movs	r2, #0
 800ba1a:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800ba1c:	bf00      	nop
 800ba1e:	3754      	adds	r7, #84	@ 0x54
 800ba20:	46bd      	mov	sp, r7
 800ba22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba26:	4770      	bx	lr
 800ba28:	effffffe 	.word	0xeffffffe

0800ba2c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800ba2c:	b480      	push	{r7}
 800ba2e:	b085      	sub	sp, #20
 800ba30:	af00      	add	r7, sp, #0
 800ba32:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ba34:	687b      	ldr	r3, [r7, #4]
 800ba36:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800ba3a:	2b01      	cmp	r3, #1
 800ba3c:	d101      	bne.n	800ba42 <HAL_UARTEx_DisableFifoMode+0x16>
 800ba3e:	2302      	movs	r3, #2
 800ba40:	e027      	b.n	800ba92 <HAL_UARTEx_DisableFifoMode+0x66>
 800ba42:	687b      	ldr	r3, [r7, #4]
 800ba44:	2201      	movs	r2, #1
 800ba46:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800ba4a:	687b      	ldr	r3, [r7, #4]
 800ba4c:	2224      	movs	r2, #36	@ 0x24
 800ba4e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ba52:	687b      	ldr	r3, [r7, #4]
 800ba54:	681b      	ldr	r3, [r3, #0]
 800ba56:	681b      	ldr	r3, [r3, #0]
 800ba58:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ba5a:	687b      	ldr	r3, [r7, #4]
 800ba5c:	681b      	ldr	r3, [r3, #0]
 800ba5e:	681a      	ldr	r2, [r3, #0]
 800ba60:	687b      	ldr	r3, [r7, #4]
 800ba62:	681b      	ldr	r3, [r3, #0]
 800ba64:	f022 0201 	bic.w	r2, r2, #1
 800ba68:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800ba6a:	68fb      	ldr	r3, [r7, #12]
 800ba6c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800ba70:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800ba72:	687b      	ldr	r3, [r7, #4]
 800ba74:	2200      	movs	r2, #0
 800ba76:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ba78:	687b      	ldr	r3, [r7, #4]
 800ba7a:	681b      	ldr	r3, [r3, #0]
 800ba7c:	68fa      	ldr	r2, [r7, #12]
 800ba7e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800ba80:	687b      	ldr	r3, [r7, #4]
 800ba82:	2220      	movs	r2, #32
 800ba84:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ba88:	687b      	ldr	r3, [r7, #4]
 800ba8a:	2200      	movs	r2, #0
 800ba8c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800ba90:	2300      	movs	r3, #0
}
 800ba92:	4618      	mov	r0, r3
 800ba94:	3714      	adds	r7, #20
 800ba96:	46bd      	mov	sp, r7
 800ba98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba9c:	4770      	bx	lr

0800ba9e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800ba9e:	b580      	push	{r7, lr}
 800baa0:	b084      	sub	sp, #16
 800baa2:	af00      	add	r7, sp, #0
 800baa4:	6078      	str	r0, [r7, #4]
 800baa6:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800baa8:	687b      	ldr	r3, [r7, #4]
 800baaa:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800baae:	2b01      	cmp	r3, #1
 800bab0:	d101      	bne.n	800bab6 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800bab2:	2302      	movs	r3, #2
 800bab4:	e02d      	b.n	800bb12 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800bab6:	687b      	ldr	r3, [r7, #4]
 800bab8:	2201      	movs	r2, #1
 800baba:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800babe:	687b      	ldr	r3, [r7, #4]
 800bac0:	2224      	movs	r2, #36	@ 0x24
 800bac2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800bac6:	687b      	ldr	r3, [r7, #4]
 800bac8:	681b      	ldr	r3, [r3, #0]
 800baca:	681b      	ldr	r3, [r3, #0]
 800bacc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800bace:	687b      	ldr	r3, [r7, #4]
 800bad0:	681b      	ldr	r3, [r3, #0]
 800bad2:	681a      	ldr	r2, [r3, #0]
 800bad4:	687b      	ldr	r3, [r7, #4]
 800bad6:	681b      	ldr	r3, [r3, #0]
 800bad8:	f022 0201 	bic.w	r2, r2, #1
 800badc:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800bade:	687b      	ldr	r3, [r7, #4]
 800bae0:	681b      	ldr	r3, [r3, #0]
 800bae2:	689b      	ldr	r3, [r3, #8]
 800bae4:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800bae8:	687b      	ldr	r3, [r7, #4]
 800baea:	681b      	ldr	r3, [r3, #0]
 800baec:	683a      	ldr	r2, [r7, #0]
 800baee:	430a      	orrs	r2, r1
 800baf0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800baf2:	6878      	ldr	r0, [r7, #4]
 800baf4:	f000 f850 	bl	800bb98 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800baf8:	687b      	ldr	r3, [r7, #4]
 800bafa:	681b      	ldr	r3, [r3, #0]
 800bafc:	68fa      	ldr	r2, [r7, #12]
 800bafe:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800bb00:	687b      	ldr	r3, [r7, #4]
 800bb02:	2220      	movs	r2, #32
 800bb04:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800bb08:	687b      	ldr	r3, [r7, #4]
 800bb0a:	2200      	movs	r2, #0
 800bb0c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800bb10:	2300      	movs	r3, #0
}
 800bb12:	4618      	mov	r0, r3
 800bb14:	3710      	adds	r7, #16
 800bb16:	46bd      	mov	sp, r7
 800bb18:	bd80      	pop	{r7, pc}

0800bb1a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800bb1a:	b580      	push	{r7, lr}
 800bb1c:	b084      	sub	sp, #16
 800bb1e:	af00      	add	r7, sp, #0
 800bb20:	6078      	str	r0, [r7, #4]
 800bb22:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800bb24:	687b      	ldr	r3, [r7, #4]
 800bb26:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800bb2a:	2b01      	cmp	r3, #1
 800bb2c:	d101      	bne.n	800bb32 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800bb2e:	2302      	movs	r3, #2
 800bb30:	e02d      	b.n	800bb8e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800bb32:	687b      	ldr	r3, [r7, #4]
 800bb34:	2201      	movs	r2, #1
 800bb36:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800bb3a:	687b      	ldr	r3, [r7, #4]
 800bb3c:	2224      	movs	r2, #36	@ 0x24
 800bb3e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800bb42:	687b      	ldr	r3, [r7, #4]
 800bb44:	681b      	ldr	r3, [r3, #0]
 800bb46:	681b      	ldr	r3, [r3, #0]
 800bb48:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800bb4a:	687b      	ldr	r3, [r7, #4]
 800bb4c:	681b      	ldr	r3, [r3, #0]
 800bb4e:	681a      	ldr	r2, [r3, #0]
 800bb50:	687b      	ldr	r3, [r7, #4]
 800bb52:	681b      	ldr	r3, [r3, #0]
 800bb54:	f022 0201 	bic.w	r2, r2, #1
 800bb58:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800bb5a:	687b      	ldr	r3, [r7, #4]
 800bb5c:	681b      	ldr	r3, [r3, #0]
 800bb5e:	689b      	ldr	r3, [r3, #8]
 800bb60:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800bb64:	687b      	ldr	r3, [r7, #4]
 800bb66:	681b      	ldr	r3, [r3, #0]
 800bb68:	683a      	ldr	r2, [r7, #0]
 800bb6a:	430a      	orrs	r2, r1
 800bb6c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800bb6e:	6878      	ldr	r0, [r7, #4]
 800bb70:	f000 f812 	bl	800bb98 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800bb74:	687b      	ldr	r3, [r7, #4]
 800bb76:	681b      	ldr	r3, [r3, #0]
 800bb78:	68fa      	ldr	r2, [r7, #12]
 800bb7a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800bb7c:	687b      	ldr	r3, [r7, #4]
 800bb7e:	2220      	movs	r2, #32
 800bb80:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800bb84:	687b      	ldr	r3, [r7, #4]
 800bb86:	2200      	movs	r2, #0
 800bb88:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800bb8c:	2300      	movs	r3, #0
}
 800bb8e:	4618      	mov	r0, r3
 800bb90:	3710      	adds	r7, #16
 800bb92:	46bd      	mov	sp, r7
 800bb94:	bd80      	pop	{r7, pc}
	...

0800bb98 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800bb98:	b480      	push	{r7}
 800bb9a:	b085      	sub	sp, #20
 800bb9c:	af00      	add	r7, sp, #0
 800bb9e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800bba0:	687b      	ldr	r3, [r7, #4]
 800bba2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800bba4:	2b00      	cmp	r3, #0
 800bba6:	d108      	bne.n	800bbba <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800bba8:	687b      	ldr	r3, [r7, #4]
 800bbaa:	2201      	movs	r2, #1
 800bbac:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800bbb0:	687b      	ldr	r3, [r7, #4]
 800bbb2:	2201      	movs	r2, #1
 800bbb4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800bbb8:	e031      	b.n	800bc1e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800bbba:	2310      	movs	r3, #16
 800bbbc:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800bbbe:	2310      	movs	r3, #16
 800bbc0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800bbc2:	687b      	ldr	r3, [r7, #4]
 800bbc4:	681b      	ldr	r3, [r3, #0]
 800bbc6:	689b      	ldr	r3, [r3, #8]
 800bbc8:	0e5b      	lsrs	r3, r3, #25
 800bbca:	b2db      	uxtb	r3, r3
 800bbcc:	f003 0307 	and.w	r3, r3, #7
 800bbd0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800bbd2:	687b      	ldr	r3, [r7, #4]
 800bbd4:	681b      	ldr	r3, [r3, #0]
 800bbd6:	689b      	ldr	r3, [r3, #8]
 800bbd8:	0f5b      	lsrs	r3, r3, #29
 800bbda:	b2db      	uxtb	r3, r3
 800bbdc:	f003 0307 	and.w	r3, r3, #7
 800bbe0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800bbe2:	7bbb      	ldrb	r3, [r7, #14]
 800bbe4:	7b3a      	ldrb	r2, [r7, #12]
 800bbe6:	4911      	ldr	r1, [pc, #68]	@ (800bc2c <UARTEx_SetNbDataToProcess+0x94>)
 800bbe8:	5c8a      	ldrb	r2, [r1, r2]
 800bbea:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800bbee:	7b3a      	ldrb	r2, [r7, #12]
 800bbf0:	490f      	ldr	r1, [pc, #60]	@ (800bc30 <UARTEx_SetNbDataToProcess+0x98>)
 800bbf2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800bbf4:	fb93 f3f2 	sdiv	r3, r3, r2
 800bbf8:	b29a      	uxth	r2, r3
 800bbfa:	687b      	ldr	r3, [r7, #4]
 800bbfc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800bc00:	7bfb      	ldrb	r3, [r7, #15]
 800bc02:	7b7a      	ldrb	r2, [r7, #13]
 800bc04:	4909      	ldr	r1, [pc, #36]	@ (800bc2c <UARTEx_SetNbDataToProcess+0x94>)
 800bc06:	5c8a      	ldrb	r2, [r1, r2]
 800bc08:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800bc0c:	7b7a      	ldrb	r2, [r7, #13]
 800bc0e:	4908      	ldr	r1, [pc, #32]	@ (800bc30 <UARTEx_SetNbDataToProcess+0x98>)
 800bc10:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800bc12:	fb93 f3f2 	sdiv	r3, r3, r2
 800bc16:	b29a      	uxth	r2, r3
 800bc18:	687b      	ldr	r3, [r7, #4]
 800bc1a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800bc1e:	bf00      	nop
 800bc20:	3714      	adds	r7, #20
 800bc22:	46bd      	mov	sp, r7
 800bc24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc28:	4770      	bx	lr
 800bc2a:	bf00      	nop
 800bc2c:	0800c660 	.word	0x0800c660
 800bc30:	0800c668 	.word	0x0800c668

0800bc34 <sniprintf>:
 800bc34:	b40c      	push	{r2, r3}
 800bc36:	b530      	push	{r4, r5, lr}
 800bc38:	4b18      	ldr	r3, [pc, #96]	@ (800bc9c <sniprintf+0x68>)
 800bc3a:	1e0c      	subs	r4, r1, #0
 800bc3c:	681d      	ldr	r5, [r3, #0]
 800bc3e:	b09d      	sub	sp, #116	@ 0x74
 800bc40:	da08      	bge.n	800bc54 <sniprintf+0x20>
 800bc42:	238b      	movs	r3, #139	@ 0x8b
 800bc44:	602b      	str	r3, [r5, #0]
 800bc46:	f04f 30ff 	mov.w	r0, #4294967295
 800bc4a:	b01d      	add	sp, #116	@ 0x74
 800bc4c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800bc50:	b002      	add	sp, #8
 800bc52:	4770      	bx	lr
 800bc54:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800bc58:	f8ad 3014 	strh.w	r3, [sp, #20]
 800bc5c:	f04f 0300 	mov.w	r3, #0
 800bc60:	931b      	str	r3, [sp, #108]	@ 0x6c
 800bc62:	bf14      	ite	ne
 800bc64:	f104 33ff 	addne.w	r3, r4, #4294967295
 800bc68:	4623      	moveq	r3, r4
 800bc6a:	9304      	str	r3, [sp, #16]
 800bc6c:	9307      	str	r3, [sp, #28]
 800bc6e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800bc72:	9002      	str	r0, [sp, #8]
 800bc74:	9006      	str	r0, [sp, #24]
 800bc76:	f8ad 3016 	strh.w	r3, [sp, #22]
 800bc7a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800bc7c:	ab21      	add	r3, sp, #132	@ 0x84
 800bc7e:	a902      	add	r1, sp, #8
 800bc80:	4628      	mov	r0, r5
 800bc82:	9301      	str	r3, [sp, #4]
 800bc84:	f000 f9a2 	bl	800bfcc <_svfiprintf_r>
 800bc88:	1c43      	adds	r3, r0, #1
 800bc8a:	bfbc      	itt	lt
 800bc8c:	238b      	movlt	r3, #139	@ 0x8b
 800bc8e:	602b      	strlt	r3, [r5, #0]
 800bc90:	2c00      	cmp	r4, #0
 800bc92:	d0da      	beq.n	800bc4a <sniprintf+0x16>
 800bc94:	9b02      	ldr	r3, [sp, #8]
 800bc96:	2200      	movs	r2, #0
 800bc98:	701a      	strb	r2, [r3, #0]
 800bc9a:	e7d6      	b.n	800bc4a <sniprintf+0x16>
 800bc9c:	24000028 	.word	0x24000028

0800bca0 <memset>:
 800bca0:	4402      	add	r2, r0
 800bca2:	4603      	mov	r3, r0
 800bca4:	4293      	cmp	r3, r2
 800bca6:	d100      	bne.n	800bcaa <memset+0xa>
 800bca8:	4770      	bx	lr
 800bcaa:	f803 1b01 	strb.w	r1, [r3], #1
 800bcae:	e7f9      	b.n	800bca4 <memset+0x4>

0800bcb0 <__errno>:
 800bcb0:	4b01      	ldr	r3, [pc, #4]	@ (800bcb8 <__errno+0x8>)
 800bcb2:	6818      	ldr	r0, [r3, #0]
 800bcb4:	4770      	bx	lr
 800bcb6:	bf00      	nop
 800bcb8:	24000028 	.word	0x24000028

0800bcbc <__libc_init_array>:
 800bcbc:	b570      	push	{r4, r5, r6, lr}
 800bcbe:	4d0d      	ldr	r5, [pc, #52]	@ (800bcf4 <__libc_init_array+0x38>)
 800bcc0:	4c0d      	ldr	r4, [pc, #52]	@ (800bcf8 <__libc_init_array+0x3c>)
 800bcc2:	1b64      	subs	r4, r4, r5
 800bcc4:	10a4      	asrs	r4, r4, #2
 800bcc6:	2600      	movs	r6, #0
 800bcc8:	42a6      	cmp	r6, r4
 800bcca:	d109      	bne.n	800bce0 <__libc_init_array+0x24>
 800bccc:	4d0b      	ldr	r5, [pc, #44]	@ (800bcfc <__libc_init_array+0x40>)
 800bcce:	4c0c      	ldr	r4, [pc, #48]	@ (800bd00 <__libc_init_array+0x44>)
 800bcd0:	f000 fc64 	bl	800c59c <_init>
 800bcd4:	1b64      	subs	r4, r4, r5
 800bcd6:	10a4      	asrs	r4, r4, #2
 800bcd8:	2600      	movs	r6, #0
 800bcda:	42a6      	cmp	r6, r4
 800bcdc:	d105      	bne.n	800bcea <__libc_init_array+0x2e>
 800bcde:	bd70      	pop	{r4, r5, r6, pc}
 800bce0:	f855 3b04 	ldr.w	r3, [r5], #4
 800bce4:	4798      	blx	r3
 800bce6:	3601      	adds	r6, #1
 800bce8:	e7ee      	b.n	800bcc8 <__libc_init_array+0xc>
 800bcea:	f855 3b04 	ldr.w	r3, [r5], #4
 800bcee:	4798      	blx	r3
 800bcf0:	3601      	adds	r6, #1
 800bcf2:	e7f2      	b.n	800bcda <__libc_init_array+0x1e>
 800bcf4:	0800c6ac 	.word	0x0800c6ac
 800bcf8:	0800c6ac 	.word	0x0800c6ac
 800bcfc:	0800c6ac 	.word	0x0800c6ac
 800bd00:	0800c6b0 	.word	0x0800c6b0

0800bd04 <__retarget_lock_acquire_recursive>:
 800bd04:	4770      	bx	lr

0800bd06 <__retarget_lock_release_recursive>:
 800bd06:	4770      	bx	lr

0800bd08 <memcpy>:
 800bd08:	440a      	add	r2, r1
 800bd0a:	4291      	cmp	r1, r2
 800bd0c:	f100 33ff 	add.w	r3, r0, #4294967295
 800bd10:	d100      	bne.n	800bd14 <memcpy+0xc>
 800bd12:	4770      	bx	lr
 800bd14:	b510      	push	{r4, lr}
 800bd16:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bd1a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bd1e:	4291      	cmp	r1, r2
 800bd20:	d1f9      	bne.n	800bd16 <memcpy+0xe>
 800bd22:	bd10      	pop	{r4, pc}

0800bd24 <_free_r>:
 800bd24:	b538      	push	{r3, r4, r5, lr}
 800bd26:	4605      	mov	r5, r0
 800bd28:	2900      	cmp	r1, #0
 800bd2a:	d041      	beq.n	800bdb0 <_free_r+0x8c>
 800bd2c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bd30:	1f0c      	subs	r4, r1, #4
 800bd32:	2b00      	cmp	r3, #0
 800bd34:	bfb8      	it	lt
 800bd36:	18e4      	addlt	r4, r4, r3
 800bd38:	f000 f8e0 	bl	800befc <__malloc_lock>
 800bd3c:	4a1d      	ldr	r2, [pc, #116]	@ (800bdb4 <_free_r+0x90>)
 800bd3e:	6813      	ldr	r3, [r2, #0]
 800bd40:	b933      	cbnz	r3, 800bd50 <_free_r+0x2c>
 800bd42:	6063      	str	r3, [r4, #4]
 800bd44:	6014      	str	r4, [r2, #0]
 800bd46:	4628      	mov	r0, r5
 800bd48:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bd4c:	f000 b8dc 	b.w	800bf08 <__malloc_unlock>
 800bd50:	42a3      	cmp	r3, r4
 800bd52:	d908      	bls.n	800bd66 <_free_r+0x42>
 800bd54:	6820      	ldr	r0, [r4, #0]
 800bd56:	1821      	adds	r1, r4, r0
 800bd58:	428b      	cmp	r3, r1
 800bd5a:	bf01      	itttt	eq
 800bd5c:	6819      	ldreq	r1, [r3, #0]
 800bd5e:	685b      	ldreq	r3, [r3, #4]
 800bd60:	1809      	addeq	r1, r1, r0
 800bd62:	6021      	streq	r1, [r4, #0]
 800bd64:	e7ed      	b.n	800bd42 <_free_r+0x1e>
 800bd66:	461a      	mov	r2, r3
 800bd68:	685b      	ldr	r3, [r3, #4]
 800bd6a:	b10b      	cbz	r3, 800bd70 <_free_r+0x4c>
 800bd6c:	42a3      	cmp	r3, r4
 800bd6e:	d9fa      	bls.n	800bd66 <_free_r+0x42>
 800bd70:	6811      	ldr	r1, [r2, #0]
 800bd72:	1850      	adds	r0, r2, r1
 800bd74:	42a0      	cmp	r0, r4
 800bd76:	d10b      	bne.n	800bd90 <_free_r+0x6c>
 800bd78:	6820      	ldr	r0, [r4, #0]
 800bd7a:	4401      	add	r1, r0
 800bd7c:	1850      	adds	r0, r2, r1
 800bd7e:	4283      	cmp	r3, r0
 800bd80:	6011      	str	r1, [r2, #0]
 800bd82:	d1e0      	bne.n	800bd46 <_free_r+0x22>
 800bd84:	6818      	ldr	r0, [r3, #0]
 800bd86:	685b      	ldr	r3, [r3, #4]
 800bd88:	6053      	str	r3, [r2, #4]
 800bd8a:	4408      	add	r0, r1
 800bd8c:	6010      	str	r0, [r2, #0]
 800bd8e:	e7da      	b.n	800bd46 <_free_r+0x22>
 800bd90:	d902      	bls.n	800bd98 <_free_r+0x74>
 800bd92:	230c      	movs	r3, #12
 800bd94:	602b      	str	r3, [r5, #0]
 800bd96:	e7d6      	b.n	800bd46 <_free_r+0x22>
 800bd98:	6820      	ldr	r0, [r4, #0]
 800bd9a:	1821      	adds	r1, r4, r0
 800bd9c:	428b      	cmp	r3, r1
 800bd9e:	bf04      	itt	eq
 800bda0:	6819      	ldreq	r1, [r3, #0]
 800bda2:	685b      	ldreq	r3, [r3, #4]
 800bda4:	6063      	str	r3, [r4, #4]
 800bda6:	bf04      	itt	eq
 800bda8:	1809      	addeq	r1, r1, r0
 800bdaa:	6021      	streq	r1, [r4, #0]
 800bdac:	6054      	str	r4, [r2, #4]
 800bdae:	e7ca      	b.n	800bd46 <_free_r+0x22>
 800bdb0:	bd38      	pop	{r3, r4, r5, pc}
 800bdb2:	bf00      	nop
 800bdb4:	24000a10 	.word	0x24000a10

0800bdb8 <sbrk_aligned>:
 800bdb8:	b570      	push	{r4, r5, r6, lr}
 800bdba:	4e0f      	ldr	r6, [pc, #60]	@ (800bdf8 <sbrk_aligned+0x40>)
 800bdbc:	460c      	mov	r4, r1
 800bdbe:	6831      	ldr	r1, [r6, #0]
 800bdc0:	4605      	mov	r5, r0
 800bdc2:	b911      	cbnz	r1, 800bdca <sbrk_aligned+0x12>
 800bdc4:	f000 fba4 	bl	800c510 <_sbrk_r>
 800bdc8:	6030      	str	r0, [r6, #0]
 800bdca:	4621      	mov	r1, r4
 800bdcc:	4628      	mov	r0, r5
 800bdce:	f000 fb9f 	bl	800c510 <_sbrk_r>
 800bdd2:	1c43      	adds	r3, r0, #1
 800bdd4:	d103      	bne.n	800bdde <sbrk_aligned+0x26>
 800bdd6:	f04f 34ff 	mov.w	r4, #4294967295
 800bdda:	4620      	mov	r0, r4
 800bddc:	bd70      	pop	{r4, r5, r6, pc}
 800bdde:	1cc4      	adds	r4, r0, #3
 800bde0:	f024 0403 	bic.w	r4, r4, #3
 800bde4:	42a0      	cmp	r0, r4
 800bde6:	d0f8      	beq.n	800bdda <sbrk_aligned+0x22>
 800bde8:	1a21      	subs	r1, r4, r0
 800bdea:	4628      	mov	r0, r5
 800bdec:	f000 fb90 	bl	800c510 <_sbrk_r>
 800bdf0:	3001      	adds	r0, #1
 800bdf2:	d1f2      	bne.n	800bdda <sbrk_aligned+0x22>
 800bdf4:	e7ef      	b.n	800bdd6 <sbrk_aligned+0x1e>
 800bdf6:	bf00      	nop
 800bdf8:	24000a0c 	.word	0x24000a0c

0800bdfc <_malloc_r>:
 800bdfc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800be00:	1ccd      	adds	r5, r1, #3
 800be02:	f025 0503 	bic.w	r5, r5, #3
 800be06:	3508      	adds	r5, #8
 800be08:	2d0c      	cmp	r5, #12
 800be0a:	bf38      	it	cc
 800be0c:	250c      	movcc	r5, #12
 800be0e:	2d00      	cmp	r5, #0
 800be10:	4606      	mov	r6, r0
 800be12:	db01      	blt.n	800be18 <_malloc_r+0x1c>
 800be14:	42a9      	cmp	r1, r5
 800be16:	d904      	bls.n	800be22 <_malloc_r+0x26>
 800be18:	230c      	movs	r3, #12
 800be1a:	6033      	str	r3, [r6, #0]
 800be1c:	2000      	movs	r0, #0
 800be1e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800be22:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800bef8 <_malloc_r+0xfc>
 800be26:	f000 f869 	bl	800befc <__malloc_lock>
 800be2a:	f8d8 3000 	ldr.w	r3, [r8]
 800be2e:	461c      	mov	r4, r3
 800be30:	bb44      	cbnz	r4, 800be84 <_malloc_r+0x88>
 800be32:	4629      	mov	r1, r5
 800be34:	4630      	mov	r0, r6
 800be36:	f7ff ffbf 	bl	800bdb8 <sbrk_aligned>
 800be3a:	1c43      	adds	r3, r0, #1
 800be3c:	4604      	mov	r4, r0
 800be3e:	d158      	bne.n	800bef2 <_malloc_r+0xf6>
 800be40:	f8d8 4000 	ldr.w	r4, [r8]
 800be44:	4627      	mov	r7, r4
 800be46:	2f00      	cmp	r7, #0
 800be48:	d143      	bne.n	800bed2 <_malloc_r+0xd6>
 800be4a:	2c00      	cmp	r4, #0
 800be4c:	d04b      	beq.n	800bee6 <_malloc_r+0xea>
 800be4e:	6823      	ldr	r3, [r4, #0]
 800be50:	4639      	mov	r1, r7
 800be52:	4630      	mov	r0, r6
 800be54:	eb04 0903 	add.w	r9, r4, r3
 800be58:	f000 fb5a 	bl	800c510 <_sbrk_r>
 800be5c:	4581      	cmp	r9, r0
 800be5e:	d142      	bne.n	800bee6 <_malloc_r+0xea>
 800be60:	6821      	ldr	r1, [r4, #0]
 800be62:	1a6d      	subs	r5, r5, r1
 800be64:	4629      	mov	r1, r5
 800be66:	4630      	mov	r0, r6
 800be68:	f7ff ffa6 	bl	800bdb8 <sbrk_aligned>
 800be6c:	3001      	adds	r0, #1
 800be6e:	d03a      	beq.n	800bee6 <_malloc_r+0xea>
 800be70:	6823      	ldr	r3, [r4, #0]
 800be72:	442b      	add	r3, r5
 800be74:	6023      	str	r3, [r4, #0]
 800be76:	f8d8 3000 	ldr.w	r3, [r8]
 800be7a:	685a      	ldr	r2, [r3, #4]
 800be7c:	bb62      	cbnz	r2, 800bed8 <_malloc_r+0xdc>
 800be7e:	f8c8 7000 	str.w	r7, [r8]
 800be82:	e00f      	b.n	800bea4 <_malloc_r+0xa8>
 800be84:	6822      	ldr	r2, [r4, #0]
 800be86:	1b52      	subs	r2, r2, r5
 800be88:	d420      	bmi.n	800becc <_malloc_r+0xd0>
 800be8a:	2a0b      	cmp	r2, #11
 800be8c:	d917      	bls.n	800bebe <_malloc_r+0xc2>
 800be8e:	1961      	adds	r1, r4, r5
 800be90:	42a3      	cmp	r3, r4
 800be92:	6025      	str	r5, [r4, #0]
 800be94:	bf18      	it	ne
 800be96:	6059      	strne	r1, [r3, #4]
 800be98:	6863      	ldr	r3, [r4, #4]
 800be9a:	bf08      	it	eq
 800be9c:	f8c8 1000 	streq.w	r1, [r8]
 800bea0:	5162      	str	r2, [r4, r5]
 800bea2:	604b      	str	r3, [r1, #4]
 800bea4:	4630      	mov	r0, r6
 800bea6:	f000 f82f 	bl	800bf08 <__malloc_unlock>
 800beaa:	f104 000b 	add.w	r0, r4, #11
 800beae:	1d23      	adds	r3, r4, #4
 800beb0:	f020 0007 	bic.w	r0, r0, #7
 800beb4:	1ac2      	subs	r2, r0, r3
 800beb6:	bf1c      	itt	ne
 800beb8:	1a1b      	subne	r3, r3, r0
 800beba:	50a3      	strne	r3, [r4, r2]
 800bebc:	e7af      	b.n	800be1e <_malloc_r+0x22>
 800bebe:	6862      	ldr	r2, [r4, #4]
 800bec0:	42a3      	cmp	r3, r4
 800bec2:	bf0c      	ite	eq
 800bec4:	f8c8 2000 	streq.w	r2, [r8]
 800bec8:	605a      	strne	r2, [r3, #4]
 800beca:	e7eb      	b.n	800bea4 <_malloc_r+0xa8>
 800becc:	4623      	mov	r3, r4
 800bece:	6864      	ldr	r4, [r4, #4]
 800bed0:	e7ae      	b.n	800be30 <_malloc_r+0x34>
 800bed2:	463c      	mov	r4, r7
 800bed4:	687f      	ldr	r7, [r7, #4]
 800bed6:	e7b6      	b.n	800be46 <_malloc_r+0x4a>
 800bed8:	461a      	mov	r2, r3
 800beda:	685b      	ldr	r3, [r3, #4]
 800bedc:	42a3      	cmp	r3, r4
 800bede:	d1fb      	bne.n	800bed8 <_malloc_r+0xdc>
 800bee0:	2300      	movs	r3, #0
 800bee2:	6053      	str	r3, [r2, #4]
 800bee4:	e7de      	b.n	800bea4 <_malloc_r+0xa8>
 800bee6:	230c      	movs	r3, #12
 800bee8:	6033      	str	r3, [r6, #0]
 800beea:	4630      	mov	r0, r6
 800beec:	f000 f80c 	bl	800bf08 <__malloc_unlock>
 800bef0:	e794      	b.n	800be1c <_malloc_r+0x20>
 800bef2:	6005      	str	r5, [r0, #0]
 800bef4:	e7d6      	b.n	800bea4 <_malloc_r+0xa8>
 800bef6:	bf00      	nop
 800bef8:	24000a10 	.word	0x24000a10

0800befc <__malloc_lock>:
 800befc:	4801      	ldr	r0, [pc, #4]	@ (800bf04 <__malloc_lock+0x8>)
 800befe:	f7ff bf01 	b.w	800bd04 <__retarget_lock_acquire_recursive>
 800bf02:	bf00      	nop
 800bf04:	24000a08 	.word	0x24000a08

0800bf08 <__malloc_unlock>:
 800bf08:	4801      	ldr	r0, [pc, #4]	@ (800bf10 <__malloc_unlock+0x8>)
 800bf0a:	f7ff befc 	b.w	800bd06 <__retarget_lock_release_recursive>
 800bf0e:	bf00      	nop
 800bf10:	24000a08 	.word	0x24000a08

0800bf14 <__ssputs_r>:
 800bf14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bf18:	688e      	ldr	r6, [r1, #8]
 800bf1a:	461f      	mov	r7, r3
 800bf1c:	42be      	cmp	r6, r7
 800bf1e:	680b      	ldr	r3, [r1, #0]
 800bf20:	4682      	mov	sl, r0
 800bf22:	460c      	mov	r4, r1
 800bf24:	4690      	mov	r8, r2
 800bf26:	d82d      	bhi.n	800bf84 <__ssputs_r+0x70>
 800bf28:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800bf2c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800bf30:	d026      	beq.n	800bf80 <__ssputs_r+0x6c>
 800bf32:	6965      	ldr	r5, [r4, #20]
 800bf34:	6909      	ldr	r1, [r1, #16]
 800bf36:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800bf3a:	eba3 0901 	sub.w	r9, r3, r1
 800bf3e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800bf42:	1c7b      	adds	r3, r7, #1
 800bf44:	444b      	add	r3, r9
 800bf46:	106d      	asrs	r5, r5, #1
 800bf48:	429d      	cmp	r5, r3
 800bf4a:	bf38      	it	cc
 800bf4c:	461d      	movcc	r5, r3
 800bf4e:	0553      	lsls	r3, r2, #21
 800bf50:	d527      	bpl.n	800bfa2 <__ssputs_r+0x8e>
 800bf52:	4629      	mov	r1, r5
 800bf54:	f7ff ff52 	bl	800bdfc <_malloc_r>
 800bf58:	4606      	mov	r6, r0
 800bf5a:	b360      	cbz	r0, 800bfb6 <__ssputs_r+0xa2>
 800bf5c:	6921      	ldr	r1, [r4, #16]
 800bf5e:	464a      	mov	r2, r9
 800bf60:	f7ff fed2 	bl	800bd08 <memcpy>
 800bf64:	89a3      	ldrh	r3, [r4, #12]
 800bf66:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800bf6a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bf6e:	81a3      	strh	r3, [r4, #12]
 800bf70:	6126      	str	r6, [r4, #16]
 800bf72:	6165      	str	r5, [r4, #20]
 800bf74:	444e      	add	r6, r9
 800bf76:	eba5 0509 	sub.w	r5, r5, r9
 800bf7a:	6026      	str	r6, [r4, #0]
 800bf7c:	60a5      	str	r5, [r4, #8]
 800bf7e:	463e      	mov	r6, r7
 800bf80:	42be      	cmp	r6, r7
 800bf82:	d900      	bls.n	800bf86 <__ssputs_r+0x72>
 800bf84:	463e      	mov	r6, r7
 800bf86:	6820      	ldr	r0, [r4, #0]
 800bf88:	4632      	mov	r2, r6
 800bf8a:	4641      	mov	r1, r8
 800bf8c:	f000 faa6 	bl	800c4dc <memmove>
 800bf90:	68a3      	ldr	r3, [r4, #8]
 800bf92:	1b9b      	subs	r3, r3, r6
 800bf94:	60a3      	str	r3, [r4, #8]
 800bf96:	6823      	ldr	r3, [r4, #0]
 800bf98:	4433      	add	r3, r6
 800bf9a:	6023      	str	r3, [r4, #0]
 800bf9c:	2000      	movs	r0, #0
 800bf9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bfa2:	462a      	mov	r2, r5
 800bfa4:	f000 fac4 	bl	800c530 <_realloc_r>
 800bfa8:	4606      	mov	r6, r0
 800bfaa:	2800      	cmp	r0, #0
 800bfac:	d1e0      	bne.n	800bf70 <__ssputs_r+0x5c>
 800bfae:	6921      	ldr	r1, [r4, #16]
 800bfb0:	4650      	mov	r0, sl
 800bfb2:	f7ff feb7 	bl	800bd24 <_free_r>
 800bfb6:	230c      	movs	r3, #12
 800bfb8:	f8ca 3000 	str.w	r3, [sl]
 800bfbc:	89a3      	ldrh	r3, [r4, #12]
 800bfbe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bfc2:	81a3      	strh	r3, [r4, #12]
 800bfc4:	f04f 30ff 	mov.w	r0, #4294967295
 800bfc8:	e7e9      	b.n	800bf9e <__ssputs_r+0x8a>
	...

0800bfcc <_svfiprintf_r>:
 800bfcc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bfd0:	4698      	mov	r8, r3
 800bfd2:	898b      	ldrh	r3, [r1, #12]
 800bfd4:	061b      	lsls	r3, r3, #24
 800bfd6:	b09d      	sub	sp, #116	@ 0x74
 800bfd8:	4607      	mov	r7, r0
 800bfda:	460d      	mov	r5, r1
 800bfdc:	4614      	mov	r4, r2
 800bfde:	d510      	bpl.n	800c002 <_svfiprintf_r+0x36>
 800bfe0:	690b      	ldr	r3, [r1, #16]
 800bfe2:	b973      	cbnz	r3, 800c002 <_svfiprintf_r+0x36>
 800bfe4:	2140      	movs	r1, #64	@ 0x40
 800bfe6:	f7ff ff09 	bl	800bdfc <_malloc_r>
 800bfea:	6028      	str	r0, [r5, #0]
 800bfec:	6128      	str	r0, [r5, #16]
 800bfee:	b930      	cbnz	r0, 800bffe <_svfiprintf_r+0x32>
 800bff0:	230c      	movs	r3, #12
 800bff2:	603b      	str	r3, [r7, #0]
 800bff4:	f04f 30ff 	mov.w	r0, #4294967295
 800bff8:	b01d      	add	sp, #116	@ 0x74
 800bffa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bffe:	2340      	movs	r3, #64	@ 0x40
 800c000:	616b      	str	r3, [r5, #20]
 800c002:	2300      	movs	r3, #0
 800c004:	9309      	str	r3, [sp, #36]	@ 0x24
 800c006:	2320      	movs	r3, #32
 800c008:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c00c:	f8cd 800c 	str.w	r8, [sp, #12]
 800c010:	2330      	movs	r3, #48	@ 0x30
 800c012:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800c1b0 <_svfiprintf_r+0x1e4>
 800c016:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c01a:	f04f 0901 	mov.w	r9, #1
 800c01e:	4623      	mov	r3, r4
 800c020:	469a      	mov	sl, r3
 800c022:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c026:	b10a      	cbz	r2, 800c02c <_svfiprintf_r+0x60>
 800c028:	2a25      	cmp	r2, #37	@ 0x25
 800c02a:	d1f9      	bne.n	800c020 <_svfiprintf_r+0x54>
 800c02c:	ebba 0b04 	subs.w	fp, sl, r4
 800c030:	d00b      	beq.n	800c04a <_svfiprintf_r+0x7e>
 800c032:	465b      	mov	r3, fp
 800c034:	4622      	mov	r2, r4
 800c036:	4629      	mov	r1, r5
 800c038:	4638      	mov	r0, r7
 800c03a:	f7ff ff6b 	bl	800bf14 <__ssputs_r>
 800c03e:	3001      	adds	r0, #1
 800c040:	f000 80a7 	beq.w	800c192 <_svfiprintf_r+0x1c6>
 800c044:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c046:	445a      	add	r2, fp
 800c048:	9209      	str	r2, [sp, #36]	@ 0x24
 800c04a:	f89a 3000 	ldrb.w	r3, [sl]
 800c04e:	2b00      	cmp	r3, #0
 800c050:	f000 809f 	beq.w	800c192 <_svfiprintf_r+0x1c6>
 800c054:	2300      	movs	r3, #0
 800c056:	f04f 32ff 	mov.w	r2, #4294967295
 800c05a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c05e:	f10a 0a01 	add.w	sl, sl, #1
 800c062:	9304      	str	r3, [sp, #16]
 800c064:	9307      	str	r3, [sp, #28]
 800c066:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c06a:	931a      	str	r3, [sp, #104]	@ 0x68
 800c06c:	4654      	mov	r4, sl
 800c06e:	2205      	movs	r2, #5
 800c070:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c074:	484e      	ldr	r0, [pc, #312]	@ (800c1b0 <_svfiprintf_r+0x1e4>)
 800c076:	f7f4 f93b 	bl	80002f0 <memchr>
 800c07a:	9a04      	ldr	r2, [sp, #16]
 800c07c:	b9d8      	cbnz	r0, 800c0b6 <_svfiprintf_r+0xea>
 800c07e:	06d0      	lsls	r0, r2, #27
 800c080:	bf44      	itt	mi
 800c082:	2320      	movmi	r3, #32
 800c084:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c088:	0711      	lsls	r1, r2, #28
 800c08a:	bf44      	itt	mi
 800c08c:	232b      	movmi	r3, #43	@ 0x2b
 800c08e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c092:	f89a 3000 	ldrb.w	r3, [sl]
 800c096:	2b2a      	cmp	r3, #42	@ 0x2a
 800c098:	d015      	beq.n	800c0c6 <_svfiprintf_r+0xfa>
 800c09a:	9a07      	ldr	r2, [sp, #28]
 800c09c:	4654      	mov	r4, sl
 800c09e:	2000      	movs	r0, #0
 800c0a0:	f04f 0c0a 	mov.w	ip, #10
 800c0a4:	4621      	mov	r1, r4
 800c0a6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c0aa:	3b30      	subs	r3, #48	@ 0x30
 800c0ac:	2b09      	cmp	r3, #9
 800c0ae:	d94b      	bls.n	800c148 <_svfiprintf_r+0x17c>
 800c0b0:	b1b0      	cbz	r0, 800c0e0 <_svfiprintf_r+0x114>
 800c0b2:	9207      	str	r2, [sp, #28]
 800c0b4:	e014      	b.n	800c0e0 <_svfiprintf_r+0x114>
 800c0b6:	eba0 0308 	sub.w	r3, r0, r8
 800c0ba:	fa09 f303 	lsl.w	r3, r9, r3
 800c0be:	4313      	orrs	r3, r2
 800c0c0:	9304      	str	r3, [sp, #16]
 800c0c2:	46a2      	mov	sl, r4
 800c0c4:	e7d2      	b.n	800c06c <_svfiprintf_r+0xa0>
 800c0c6:	9b03      	ldr	r3, [sp, #12]
 800c0c8:	1d19      	adds	r1, r3, #4
 800c0ca:	681b      	ldr	r3, [r3, #0]
 800c0cc:	9103      	str	r1, [sp, #12]
 800c0ce:	2b00      	cmp	r3, #0
 800c0d0:	bfbb      	ittet	lt
 800c0d2:	425b      	neglt	r3, r3
 800c0d4:	f042 0202 	orrlt.w	r2, r2, #2
 800c0d8:	9307      	strge	r3, [sp, #28]
 800c0da:	9307      	strlt	r3, [sp, #28]
 800c0dc:	bfb8      	it	lt
 800c0de:	9204      	strlt	r2, [sp, #16]
 800c0e0:	7823      	ldrb	r3, [r4, #0]
 800c0e2:	2b2e      	cmp	r3, #46	@ 0x2e
 800c0e4:	d10a      	bne.n	800c0fc <_svfiprintf_r+0x130>
 800c0e6:	7863      	ldrb	r3, [r4, #1]
 800c0e8:	2b2a      	cmp	r3, #42	@ 0x2a
 800c0ea:	d132      	bne.n	800c152 <_svfiprintf_r+0x186>
 800c0ec:	9b03      	ldr	r3, [sp, #12]
 800c0ee:	1d1a      	adds	r2, r3, #4
 800c0f0:	681b      	ldr	r3, [r3, #0]
 800c0f2:	9203      	str	r2, [sp, #12]
 800c0f4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c0f8:	3402      	adds	r4, #2
 800c0fa:	9305      	str	r3, [sp, #20]
 800c0fc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800c1c0 <_svfiprintf_r+0x1f4>
 800c100:	7821      	ldrb	r1, [r4, #0]
 800c102:	2203      	movs	r2, #3
 800c104:	4650      	mov	r0, sl
 800c106:	f7f4 f8f3 	bl	80002f0 <memchr>
 800c10a:	b138      	cbz	r0, 800c11c <_svfiprintf_r+0x150>
 800c10c:	9b04      	ldr	r3, [sp, #16]
 800c10e:	eba0 000a 	sub.w	r0, r0, sl
 800c112:	2240      	movs	r2, #64	@ 0x40
 800c114:	4082      	lsls	r2, r0
 800c116:	4313      	orrs	r3, r2
 800c118:	3401      	adds	r4, #1
 800c11a:	9304      	str	r3, [sp, #16]
 800c11c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c120:	4824      	ldr	r0, [pc, #144]	@ (800c1b4 <_svfiprintf_r+0x1e8>)
 800c122:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c126:	2206      	movs	r2, #6
 800c128:	f7f4 f8e2 	bl	80002f0 <memchr>
 800c12c:	2800      	cmp	r0, #0
 800c12e:	d036      	beq.n	800c19e <_svfiprintf_r+0x1d2>
 800c130:	4b21      	ldr	r3, [pc, #132]	@ (800c1b8 <_svfiprintf_r+0x1ec>)
 800c132:	bb1b      	cbnz	r3, 800c17c <_svfiprintf_r+0x1b0>
 800c134:	9b03      	ldr	r3, [sp, #12]
 800c136:	3307      	adds	r3, #7
 800c138:	f023 0307 	bic.w	r3, r3, #7
 800c13c:	3308      	adds	r3, #8
 800c13e:	9303      	str	r3, [sp, #12]
 800c140:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c142:	4433      	add	r3, r6
 800c144:	9309      	str	r3, [sp, #36]	@ 0x24
 800c146:	e76a      	b.n	800c01e <_svfiprintf_r+0x52>
 800c148:	fb0c 3202 	mla	r2, ip, r2, r3
 800c14c:	460c      	mov	r4, r1
 800c14e:	2001      	movs	r0, #1
 800c150:	e7a8      	b.n	800c0a4 <_svfiprintf_r+0xd8>
 800c152:	2300      	movs	r3, #0
 800c154:	3401      	adds	r4, #1
 800c156:	9305      	str	r3, [sp, #20]
 800c158:	4619      	mov	r1, r3
 800c15a:	f04f 0c0a 	mov.w	ip, #10
 800c15e:	4620      	mov	r0, r4
 800c160:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c164:	3a30      	subs	r2, #48	@ 0x30
 800c166:	2a09      	cmp	r2, #9
 800c168:	d903      	bls.n	800c172 <_svfiprintf_r+0x1a6>
 800c16a:	2b00      	cmp	r3, #0
 800c16c:	d0c6      	beq.n	800c0fc <_svfiprintf_r+0x130>
 800c16e:	9105      	str	r1, [sp, #20]
 800c170:	e7c4      	b.n	800c0fc <_svfiprintf_r+0x130>
 800c172:	fb0c 2101 	mla	r1, ip, r1, r2
 800c176:	4604      	mov	r4, r0
 800c178:	2301      	movs	r3, #1
 800c17a:	e7f0      	b.n	800c15e <_svfiprintf_r+0x192>
 800c17c:	ab03      	add	r3, sp, #12
 800c17e:	9300      	str	r3, [sp, #0]
 800c180:	462a      	mov	r2, r5
 800c182:	4b0e      	ldr	r3, [pc, #56]	@ (800c1bc <_svfiprintf_r+0x1f0>)
 800c184:	a904      	add	r1, sp, #16
 800c186:	4638      	mov	r0, r7
 800c188:	f3af 8000 	nop.w
 800c18c:	1c42      	adds	r2, r0, #1
 800c18e:	4606      	mov	r6, r0
 800c190:	d1d6      	bne.n	800c140 <_svfiprintf_r+0x174>
 800c192:	89ab      	ldrh	r3, [r5, #12]
 800c194:	065b      	lsls	r3, r3, #25
 800c196:	f53f af2d 	bmi.w	800bff4 <_svfiprintf_r+0x28>
 800c19a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c19c:	e72c      	b.n	800bff8 <_svfiprintf_r+0x2c>
 800c19e:	ab03      	add	r3, sp, #12
 800c1a0:	9300      	str	r3, [sp, #0]
 800c1a2:	462a      	mov	r2, r5
 800c1a4:	4b05      	ldr	r3, [pc, #20]	@ (800c1bc <_svfiprintf_r+0x1f0>)
 800c1a6:	a904      	add	r1, sp, #16
 800c1a8:	4638      	mov	r0, r7
 800c1aa:	f000 f879 	bl	800c2a0 <_printf_i>
 800c1ae:	e7ed      	b.n	800c18c <_svfiprintf_r+0x1c0>
 800c1b0:	0800c670 	.word	0x0800c670
 800c1b4:	0800c67a 	.word	0x0800c67a
 800c1b8:	00000000 	.word	0x00000000
 800c1bc:	0800bf15 	.word	0x0800bf15
 800c1c0:	0800c676 	.word	0x0800c676

0800c1c4 <_printf_common>:
 800c1c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c1c8:	4616      	mov	r6, r2
 800c1ca:	4698      	mov	r8, r3
 800c1cc:	688a      	ldr	r2, [r1, #8]
 800c1ce:	690b      	ldr	r3, [r1, #16]
 800c1d0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800c1d4:	4293      	cmp	r3, r2
 800c1d6:	bfb8      	it	lt
 800c1d8:	4613      	movlt	r3, r2
 800c1da:	6033      	str	r3, [r6, #0]
 800c1dc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800c1e0:	4607      	mov	r7, r0
 800c1e2:	460c      	mov	r4, r1
 800c1e4:	b10a      	cbz	r2, 800c1ea <_printf_common+0x26>
 800c1e6:	3301      	adds	r3, #1
 800c1e8:	6033      	str	r3, [r6, #0]
 800c1ea:	6823      	ldr	r3, [r4, #0]
 800c1ec:	0699      	lsls	r1, r3, #26
 800c1ee:	bf42      	ittt	mi
 800c1f0:	6833      	ldrmi	r3, [r6, #0]
 800c1f2:	3302      	addmi	r3, #2
 800c1f4:	6033      	strmi	r3, [r6, #0]
 800c1f6:	6825      	ldr	r5, [r4, #0]
 800c1f8:	f015 0506 	ands.w	r5, r5, #6
 800c1fc:	d106      	bne.n	800c20c <_printf_common+0x48>
 800c1fe:	f104 0a19 	add.w	sl, r4, #25
 800c202:	68e3      	ldr	r3, [r4, #12]
 800c204:	6832      	ldr	r2, [r6, #0]
 800c206:	1a9b      	subs	r3, r3, r2
 800c208:	42ab      	cmp	r3, r5
 800c20a:	dc26      	bgt.n	800c25a <_printf_common+0x96>
 800c20c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800c210:	6822      	ldr	r2, [r4, #0]
 800c212:	3b00      	subs	r3, #0
 800c214:	bf18      	it	ne
 800c216:	2301      	movne	r3, #1
 800c218:	0692      	lsls	r2, r2, #26
 800c21a:	d42b      	bmi.n	800c274 <_printf_common+0xb0>
 800c21c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800c220:	4641      	mov	r1, r8
 800c222:	4638      	mov	r0, r7
 800c224:	47c8      	blx	r9
 800c226:	3001      	adds	r0, #1
 800c228:	d01e      	beq.n	800c268 <_printf_common+0xa4>
 800c22a:	6823      	ldr	r3, [r4, #0]
 800c22c:	6922      	ldr	r2, [r4, #16]
 800c22e:	f003 0306 	and.w	r3, r3, #6
 800c232:	2b04      	cmp	r3, #4
 800c234:	bf02      	ittt	eq
 800c236:	68e5      	ldreq	r5, [r4, #12]
 800c238:	6833      	ldreq	r3, [r6, #0]
 800c23a:	1aed      	subeq	r5, r5, r3
 800c23c:	68a3      	ldr	r3, [r4, #8]
 800c23e:	bf0c      	ite	eq
 800c240:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c244:	2500      	movne	r5, #0
 800c246:	4293      	cmp	r3, r2
 800c248:	bfc4      	itt	gt
 800c24a:	1a9b      	subgt	r3, r3, r2
 800c24c:	18ed      	addgt	r5, r5, r3
 800c24e:	2600      	movs	r6, #0
 800c250:	341a      	adds	r4, #26
 800c252:	42b5      	cmp	r5, r6
 800c254:	d11a      	bne.n	800c28c <_printf_common+0xc8>
 800c256:	2000      	movs	r0, #0
 800c258:	e008      	b.n	800c26c <_printf_common+0xa8>
 800c25a:	2301      	movs	r3, #1
 800c25c:	4652      	mov	r2, sl
 800c25e:	4641      	mov	r1, r8
 800c260:	4638      	mov	r0, r7
 800c262:	47c8      	blx	r9
 800c264:	3001      	adds	r0, #1
 800c266:	d103      	bne.n	800c270 <_printf_common+0xac>
 800c268:	f04f 30ff 	mov.w	r0, #4294967295
 800c26c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c270:	3501      	adds	r5, #1
 800c272:	e7c6      	b.n	800c202 <_printf_common+0x3e>
 800c274:	18e1      	adds	r1, r4, r3
 800c276:	1c5a      	adds	r2, r3, #1
 800c278:	2030      	movs	r0, #48	@ 0x30
 800c27a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800c27e:	4422      	add	r2, r4
 800c280:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800c284:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800c288:	3302      	adds	r3, #2
 800c28a:	e7c7      	b.n	800c21c <_printf_common+0x58>
 800c28c:	2301      	movs	r3, #1
 800c28e:	4622      	mov	r2, r4
 800c290:	4641      	mov	r1, r8
 800c292:	4638      	mov	r0, r7
 800c294:	47c8      	blx	r9
 800c296:	3001      	adds	r0, #1
 800c298:	d0e6      	beq.n	800c268 <_printf_common+0xa4>
 800c29a:	3601      	adds	r6, #1
 800c29c:	e7d9      	b.n	800c252 <_printf_common+0x8e>
	...

0800c2a0 <_printf_i>:
 800c2a0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c2a4:	7e0f      	ldrb	r7, [r1, #24]
 800c2a6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800c2a8:	2f78      	cmp	r7, #120	@ 0x78
 800c2aa:	4691      	mov	r9, r2
 800c2ac:	4680      	mov	r8, r0
 800c2ae:	460c      	mov	r4, r1
 800c2b0:	469a      	mov	sl, r3
 800c2b2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800c2b6:	d807      	bhi.n	800c2c8 <_printf_i+0x28>
 800c2b8:	2f62      	cmp	r7, #98	@ 0x62
 800c2ba:	d80a      	bhi.n	800c2d2 <_printf_i+0x32>
 800c2bc:	2f00      	cmp	r7, #0
 800c2be:	f000 80d1 	beq.w	800c464 <_printf_i+0x1c4>
 800c2c2:	2f58      	cmp	r7, #88	@ 0x58
 800c2c4:	f000 80b8 	beq.w	800c438 <_printf_i+0x198>
 800c2c8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c2cc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800c2d0:	e03a      	b.n	800c348 <_printf_i+0xa8>
 800c2d2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800c2d6:	2b15      	cmp	r3, #21
 800c2d8:	d8f6      	bhi.n	800c2c8 <_printf_i+0x28>
 800c2da:	a101      	add	r1, pc, #4	@ (adr r1, 800c2e0 <_printf_i+0x40>)
 800c2dc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c2e0:	0800c339 	.word	0x0800c339
 800c2e4:	0800c34d 	.word	0x0800c34d
 800c2e8:	0800c2c9 	.word	0x0800c2c9
 800c2ec:	0800c2c9 	.word	0x0800c2c9
 800c2f0:	0800c2c9 	.word	0x0800c2c9
 800c2f4:	0800c2c9 	.word	0x0800c2c9
 800c2f8:	0800c34d 	.word	0x0800c34d
 800c2fc:	0800c2c9 	.word	0x0800c2c9
 800c300:	0800c2c9 	.word	0x0800c2c9
 800c304:	0800c2c9 	.word	0x0800c2c9
 800c308:	0800c2c9 	.word	0x0800c2c9
 800c30c:	0800c44b 	.word	0x0800c44b
 800c310:	0800c377 	.word	0x0800c377
 800c314:	0800c405 	.word	0x0800c405
 800c318:	0800c2c9 	.word	0x0800c2c9
 800c31c:	0800c2c9 	.word	0x0800c2c9
 800c320:	0800c46d 	.word	0x0800c46d
 800c324:	0800c2c9 	.word	0x0800c2c9
 800c328:	0800c377 	.word	0x0800c377
 800c32c:	0800c2c9 	.word	0x0800c2c9
 800c330:	0800c2c9 	.word	0x0800c2c9
 800c334:	0800c40d 	.word	0x0800c40d
 800c338:	6833      	ldr	r3, [r6, #0]
 800c33a:	1d1a      	adds	r2, r3, #4
 800c33c:	681b      	ldr	r3, [r3, #0]
 800c33e:	6032      	str	r2, [r6, #0]
 800c340:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c344:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800c348:	2301      	movs	r3, #1
 800c34a:	e09c      	b.n	800c486 <_printf_i+0x1e6>
 800c34c:	6833      	ldr	r3, [r6, #0]
 800c34e:	6820      	ldr	r0, [r4, #0]
 800c350:	1d19      	adds	r1, r3, #4
 800c352:	6031      	str	r1, [r6, #0]
 800c354:	0606      	lsls	r6, r0, #24
 800c356:	d501      	bpl.n	800c35c <_printf_i+0xbc>
 800c358:	681d      	ldr	r5, [r3, #0]
 800c35a:	e003      	b.n	800c364 <_printf_i+0xc4>
 800c35c:	0645      	lsls	r5, r0, #25
 800c35e:	d5fb      	bpl.n	800c358 <_printf_i+0xb8>
 800c360:	f9b3 5000 	ldrsh.w	r5, [r3]
 800c364:	2d00      	cmp	r5, #0
 800c366:	da03      	bge.n	800c370 <_printf_i+0xd0>
 800c368:	232d      	movs	r3, #45	@ 0x2d
 800c36a:	426d      	negs	r5, r5
 800c36c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c370:	4858      	ldr	r0, [pc, #352]	@ (800c4d4 <_printf_i+0x234>)
 800c372:	230a      	movs	r3, #10
 800c374:	e011      	b.n	800c39a <_printf_i+0xfa>
 800c376:	6821      	ldr	r1, [r4, #0]
 800c378:	6833      	ldr	r3, [r6, #0]
 800c37a:	0608      	lsls	r0, r1, #24
 800c37c:	f853 5b04 	ldr.w	r5, [r3], #4
 800c380:	d402      	bmi.n	800c388 <_printf_i+0xe8>
 800c382:	0649      	lsls	r1, r1, #25
 800c384:	bf48      	it	mi
 800c386:	b2ad      	uxthmi	r5, r5
 800c388:	2f6f      	cmp	r7, #111	@ 0x6f
 800c38a:	4852      	ldr	r0, [pc, #328]	@ (800c4d4 <_printf_i+0x234>)
 800c38c:	6033      	str	r3, [r6, #0]
 800c38e:	bf14      	ite	ne
 800c390:	230a      	movne	r3, #10
 800c392:	2308      	moveq	r3, #8
 800c394:	2100      	movs	r1, #0
 800c396:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800c39a:	6866      	ldr	r6, [r4, #4]
 800c39c:	60a6      	str	r6, [r4, #8]
 800c39e:	2e00      	cmp	r6, #0
 800c3a0:	db05      	blt.n	800c3ae <_printf_i+0x10e>
 800c3a2:	6821      	ldr	r1, [r4, #0]
 800c3a4:	432e      	orrs	r6, r5
 800c3a6:	f021 0104 	bic.w	r1, r1, #4
 800c3aa:	6021      	str	r1, [r4, #0]
 800c3ac:	d04b      	beq.n	800c446 <_printf_i+0x1a6>
 800c3ae:	4616      	mov	r6, r2
 800c3b0:	fbb5 f1f3 	udiv	r1, r5, r3
 800c3b4:	fb03 5711 	mls	r7, r3, r1, r5
 800c3b8:	5dc7      	ldrb	r7, [r0, r7]
 800c3ba:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800c3be:	462f      	mov	r7, r5
 800c3c0:	42bb      	cmp	r3, r7
 800c3c2:	460d      	mov	r5, r1
 800c3c4:	d9f4      	bls.n	800c3b0 <_printf_i+0x110>
 800c3c6:	2b08      	cmp	r3, #8
 800c3c8:	d10b      	bne.n	800c3e2 <_printf_i+0x142>
 800c3ca:	6823      	ldr	r3, [r4, #0]
 800c3cc:	07df      	lsls	r7, r3, #31
 800c3ce:	d508      	bpl.n	800c3e2 <_printf_i+0x142>
 800c3d0:	6923      	ldr	r3, [r4, #16]
 800c3d2:	6861      	ldr	r1, [r4, #4]
 800c3d4:	4299      	cmp	r1, r3
 800c3d6:	bfde      	ittt	le
 800c3d8:	2330      	movle	r3, #48	@ 0x30
 800c3da:	f806 3c01 	strble.w	r3, [r6, #-1]
 800c3de:	f106 36ff 	addle.w	r6, r6, #4294967295
 800c3e2:	1b92      	subs	r2, r2, r6
 800c3e4:	6122      	str	r2, [r4, #16]
 800c3e6:	f8cd a000 	str.w	sl, [sp]
 800c3ea:	464b      	mov	r3, r9
 800c3ec:	aa03      	add	r2, sp, #12
 800c3ee:	4621      	mov	r1, r4
 800c3f0:	4640      	mov	r0, r8
 800c3f2:	f7ff fee7 	bl	800c1c4 <_printf_common>
 800c3f6:	3001      	adds	r0, #1
 800c3f8:	d14a      	bne.n	800c490 <_printf_i+0x1f0>
 800c3fa:	f04f 30ff 	mov.w	r0, #4294967295
 800c3fe:	b004      	add	sp, #16
 800c400:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c404:	6823      	ldr	r3, [r4, #0]
 800c406:	f043 0320 	orr.w	r3, r3, #32
 800c40a:	6023      	str	r3, [r4, #0]
 800c40c:	4832      	ldr	r0, [pc, #200]	@ (800c4d8 <_printf_i+0x238>)
 800c40e:	2778      	movs	r7, #120	@ 0x78
 800c410:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800c414:	6823      	ldr	r3, [r4, #0]
 800c416:	6831      	ldr	r1, [r6, #0]
 800c418:	061f      	lsls	r7, r3, #24
 800c41a:	f851 5b04 	ldr.w	r5, [r1], #4
 800c41e:	d402      	bmi.n	800c426 <_printf_i+0x186>
 800c420:	065f      	lsls	r7, r3, #25
 800c422:	bf48      	it	mi
 800c424:	b2ad      	uxthmi	r5, r5
 800c426:	6031      	str	r1, [r6, #0]
 800c428:	07d9      	lsls	r1, r3, #31
 800c42a:	bf44      	itt	mi
 800c42c:	f043 0320 	orrmi.w	r3, r3, #32
 800c430:	6023      	strmi	r3, [r4, #0]
 800c432:	b11d      	cbz	r5, 800c43c <_printf_i+0x19c>
 800c434:	2310      	movs	r3, #16
 800c436:	e7ad      	b.n	800c394 <_printf_i+0xf4>
 800c438:	4826      	ldr	r0, [pc, #152]	@ (800c4d4 <_printf_i+0x234>)
 800c43a:	e7e9      	b.n	800c410 <_printf_i+0x170>
 800c43c:	6823      	ldr	r3, [r4, #0]
 800c43e:	f023 0320 	bic.w	r3, r3, #32
 800c442:	6023      	str	r3, [r4, #0]
 800c444:	e7f6      	b.n	800c434 <_printf_i+0x194>
 800c446:	4616      	mov	r6, r2
 800c448:	e7bd      	b.n	800c3c6 <_printf_i+0x126>
 800c44a:	6833      	ldr	r3, [r6, #0]
 800c44c:	6825      	ldr	r5, [r4, #0]
 800c44e:	6961      	ldr	r1, [r4, #20]
 800c450:	1d18      	adds	r0, r3, #4
 800c452:	6030      	str	r0, [r6, #0]
 800c454:	062e      	lsls	r6, r5, #24
 800c456:	681b      	ldr	r3, [r3, #0]
 800c458:	d501      	bpl.n	800c45e <_printf_i+0x1be>
 800c45a:	6019      	str	r1, [r3, #0]
 800c45c:	e002      	b.n	800c464 <_printf_i+0x1c4>
 800c45e:	0668      	lsls	r0, r5, #25
 800c460:	d5fb      	bpl.n	800c45a <_printf_i+0x1ba>
 800c462:	8019      	strh	r1, [r3, #0]
 800c464:	2300      	movs	r3, #0
 800c466:	6123      	str	r3, [r4, #16]
 800c468:	4616      	mov	r6, r2
 800c46a:	e7bc      	b.n	800c3e6 <_printf_i+0x146>
 800c46c:	6833      	ldr	r3, [r6, #0]
 800c46e:	1d1a      	adds	r2, r3, #4
 800c470:	6032      	str	r2, [r6, #0]
 800c472:	681e      	ldr	r6, [r3, #0]
 800c474:	6862      	ldr	r2, [r4, #4]
 800c476:	2100      	movs	r1, #0
 800c478:	4630      	mov	r0, r6
 800c47a:	f7f3 ff39 	bl	80002f0 <memchr>
 800c47e:	b108      	cbz	r0, 800c484 <_printf_i+0x1e4>
 800c480:	1b80      	subs	r0, r0, r6
 800c482:	6060      	str	r0, [r4, #4]
 800c484:	6863      	ldr	r3, [r4, #4]
 800c486:	6123      	str	r3, [r4, #16]
 800c488:	2300      	movs	r3, #0
 800c48a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c48e:	e7aa      	b.n	800c3e6 <_printf_i+0x146>
 800c490:	6923      	ldr	r3, [r4, #16]
 800c492:	4632      	mov	r2, r6
 800c494:	4649      	mov	r1, r9
 800c496:	4640      	mov	r0, r8
 800c498:	47d0      	blx	sl
 800c49a:	3001      	adds	r0, #1
 800c49c:	d0ad      	beq.n	800c3fa <_printf_i+0x15a>
 800c49e:	6823      	ldr	r3, [r4, #0]
 800c4a0:	079b      	lsls	r3, r3, #30
 800c4a2:	d413      	bmi.n	800c4cc <_printf_i+0x22c>
 800c4a4:	68e0      	ldr	r0, [r4, #12]
 800c4a6:	9b03      	ldr	r3, [sp, #12]
 800c4a8:	4298      	cmp	r0, r3
 800c4aa:	bfb8      	it	lt
 800c4ac:	4618      	movlt	r0, r3
 800c4ae:	e7a6      	b.n	800c3fe <_printf_i+0x15e>
 800c4b0:	2301      	movs	r3, #1
 800c4b2:	4632      	mov	r2, r6
 800c4b4:	4649      	mov	r1, r9
 800c4b6:	4640      	mov	r0, r8
 800c4b8:	47d0      	blx	sl
 800c4ba:	3001      	adds	r0, #1
 800c4bc:	d09d      	beq.n	800c3fa <_printf_i+0x15a>
 800c4be:	3501      	adds	r5, #1
 800c4c0:	68e3      	ldr	r3, [r4, #12]
 800c4c2:	9903      	ldr	r1, [sp, #12]
 800c4c4:	1a5b      	subs	r3, r3, r1
 800c4c6:	42ab      	cmp	r3, r5
 800c4c8:	dcf2      	bgt.n	800c4b0 <_printf_i+0x210>
 800c4ca:	e7eb      	b.n	800c4a4 <_printf_i+0x204>
 800c4cc:	2500      	movs	r5, #0
 800c4ce:	f104 0619 	add.w	r6, r4, #25
 800c4d2:	e7f5      	b.n	800c4c0 <_printf_i+0x220>
 800c4d4:	0800c681 	.word	0x0800c681
 800c4d8:	0800c692 	.word	0x0800c692

0800c4dc <memmove>:
 800c4dc:	4288      	cmp	r0, r1
 800c4de:	b510      	push	{r4, lr}
 800c4e0:	eb01 0402 	add.w	r4, r1, r2
 800c4e4:	d902      	bls.n	800c4ec <memmove+0x10>
 800c4e6:	4284      	cmp	r4, r0
 800c4e8:	4623      	mov	r3, r4
 800c4ea:	d807      	bhi.n	800c4fc <memmove+0x20>
 800c4ec:	1e43      	subs	r3, r0, #1
 800c4ee:	42a1      	cmp	r1, r4
 800c4f0:	d008      	beq.n	800c504 <memmove+0x28>
 800c4f2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c4f6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c4fa:	e7f8      	b.n	800c4ee <memmove+0x12>
 800c4fc:	4402      	add	r2, r0
 800c4fe:	4601      	mov	r1, r0
 800c500:	428a      	cmp	r2, r1
 800c502:	d100      	bne.n	800c506 <memmove+0x2a>
 800c504:	bd10      	pop	{r4, pc}
 800c506:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c50a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c50e:	e7f7      	b.n	800c500 <memmove+0x24>

0800c510 <_sbrk_r>:
 800c510:	b538      	push	{r3, r4, r5, lr}
 800c512:	4d06      	ldr	r5, [pc, #24]	@ (800c52c <_sbrk_r+0x1c>)
 800c514:	2300      	movs	r3, #0
 800c516:	4604      	mov	r4, r0
 800c518:	4608      	mov	r0, r1
 800c51a:	602b      	str	r3, [r5, #0]
 800c51c:	f7f5 fb74 	bl	8001c08 <_sbrk>
 800c520:	1c43      	adds	r3, r0, #1
 800c522:	d102      	bne.n	800c52a <_sbrk_r+0x1a>
 800c524:	682b      	ldr	r3, [r5, #0]
 800c526:	b103      	cbz	r3, 800c52a <_sbrk_r+0x1a>
 800c528:	6023      	str	r3, [r4, #0]
 800c52a:	bd38      	pop	{r3, r4, r5, pc}
 800c52c:	24000a04 	.word	0x24000a04

0800c530 <_realloc_r>:
 800c530:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c534:	4607      	mov	r7, r0
 800c536:	4614      	mov	r4, r2
 800c538:	460d      	mov	r5, r1
 800c53a:	b921      	cbnz	r1, 800c546 <_realloc_r+0x16>
 800c53c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c540:	4611      	mov	r1, r2
 800c542:	f7ff bc5b 	b.w	800bdfc <_malloc_r>
 800c546:	b92a      	cbnz	r2, 800c554 <_realloc_r+0x24>
 800c548:	f7ff fbec 	bl	800bd24 <_free_r>
 800c54c:	4625      	mov	r5, r4
 800c54e:	4628      	mov	r0, r5
 800c550:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c554:	f000 f81a 	bl	800c58c <_malloc_usable_size_r>
 800c558:	4284      	cmp	r4, r0
 800c55a:	4606      	mov	r6, r0
 800c55c:	d802      	bhi.n	800c564 <_realloc_r+0x34>
 800c55e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800c562:	d8f4      	bhi.n	800c54e <_realloc_r+0x1e>
 800c564:	4621      	mov	r1, r4
 800c566:	4638      	mov	r0, r7
 800c568:	f7ff fc48 	bl	800bdfc <_malloc_r>
 800c56c:	4680      	mov	r8, r0
 800c56e:	b908      	cbnz	r0, 800c574 <_realloc_r+0x44>
 800c570:	4645      	mov	r5, r8
 800c572:	e7ec      	b.n	800c54e <_realloc_r+0x1e>
 800c574:	42b4      	cmp	r4, r6
 800c576:	4622      	mov	r2, r4
 800c578:	4629      	mov	r1, r5
 800c57a:	bf28      	it	cs
 800c57c:	4632      	movcs	r2, r6
 800c57e:	f7ff fbc3 	bl	800bd08 <memcpy>
 800c582:	4629      	mov	r1, r5
 800c584:	4638      	mov	r0, r7
 800c586:	f7ff fbcd 	bl	800bd24 <_free_r>
 800c58a:	e7f1      	b.n	800c570 <_realloc_r+0x40>

0800c58c <_malloc_usable_size_r>:
 800c58c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c590:	1f18      	subs	r0, r3, #4
 800c592:	2b00      	cmp	r3, #0
 800c594:	bfbc      	itt	lt
 800c596:	580b      	ldrlt	r3, [r1, r0]
 800c598:	18c0      	addlt	r0, r0, r3
 800c59a:	4770      	bx	lr

0800c59c <_init>:
 800c59c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c59e:	bf00      	nop
 800c5a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c5a2:	bc08      	pop	{r3}
 800c5a4:	469e      	mov	lr, r3
 800c5a6:	4770      	bx	lr

0800c5a8 <_fini>:
 800c5a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c5aa:	bf00      	nop
 800c5ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c5ae:	bc08      	pop	{r3}
 800c5b0:	469e      	mov	lr, r3
 800c5b2:	4770      	bx	lr
