# compile vhdl design source files
vhdl2008 xil_defaultlib  \
"../../../../RV32I_VHDL_A02.srcs/sources_1/new/Memory.vhd" \
"../../../../RV32I_VHDL_A02.srcs/sources_1/new/RV32I.vhd" \
"../../../../RV32I_VHDL_A02.srcs/sources_1/new/Registers.vhd" \
"../../../../RV32I_VHDL_A02.srcs/sources_1/new/RV32I_System.vhd" \
"../../../../RV32I_VHDL_A02.srcs/sim_1/new/RV32I_Testbench.vhd" \

# Do not sort compile order
nosort
