 
cpldfit:  version M.53d                             Xilinx Inc.
                                  Fitter Report
Design Name: BBv2JTAGKEY                         Date: 12-30-2010,  2:45PM
Device Used: XA2C32A-7-VQ44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
11 /32  ( 34%) 14  /112  ( 12%) 14  /80   ( 17%) 0  /32  (  0%) 24 /33  ( 73%)

** Function Block Resources **

Function Mcells   FB Inps  Pterms   IO       CTC      CTR      CTS      CTE     
Block    Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot
FB1       6/16      9/40     9/56     6/16    0/1      0/1      0/1      1/1*
FB2       5/16      5/40     5/56     5/16    0/1      0/1      0/1      0/1
         -----    -------  -------   -----    ---      ---      ---      ---
Total    11/32     14/80    14/112   11/32    0/2      0/2      0/2      1/2 

CTC - Control Term Clock
CTR - Control Term Reset
CTS - Control Term Set
CTE - Control Term Output Enable

* - Resource is exhausted

** Global Control Resources **

GCK         GSR         GTS         DGE         
Used/Tot    Used/Tot    Used/Tot    Used/Tot    
0/3         0/1         0/4         0/0


** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
                                    |  I                :     1      1
Input         :   13          13    |  I/O              :    15     24
Output        :   10          10    |  GCK/IO           :     3      3
Bidirectional :    1           1    |  GTS/IO           :     4      4
GCK           :    0           0    |  GSR/IO           :     1      1
GTS           :    0           0    |  
GSR           :    0           0    |  
                 ----        ----
        Total     24          24

End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'BBv2JTAGKEY.ise'.
INFO:Cpld - Inferring BUFG constraint for signal 'FT_nSRST_BUF' based upon the
   LOC constraint 'P43'. It is recommended that you declare this BUFG
   explicitedly in your design. Note that for certain device families the output
   of a BUFG constraint can not drive a gated clock, and the BUFG constraint
   will be ignored.
INFO:Cpld - Inferring BUFG constraint for signal 'FT_nSRST_OUT' based upon the
   LOC constraint 'P1'. It is recommended that you declare this BUFG
   explicitedly in your design. Note that for certain device families the output
   of a BUFG constraint can not drive a gated clock, and the BUFG constraint
   will be ignored.
INFO:Cpld - Inferring BUFG constraint for signal 'FT_nTRST_BUF' based upon the
   LOC constraint 'P44'. It is recommended that you declare this BUFG
   explicitedly in your design. Note that for certain device families the output
   of a BUFG constraint can not drive a gated clock, and the BUFG constraint
   will be ignored.
WARNING:Cpld:945 - The component 'XLXI_56' has no outputs and will be deleted.
WARNING:Cpld:945 - The component 'XLXI_57' has no outputs and will be deleted.
WARNING:Cpld:1239 - The global clock designation (BUFG) on signal 'XLXN_61' is
   ignored. Most likely the signal is gated and therefore cannot be used as a
   global control signal.
WARNING:Cpld:1239 - The global clock designation (BUFG) on signal 'XLXN_48' is
   ignored. Most likely the signal is gated and therefore cannot be used as a
   global control signal.
WARNING:Cpld:1239 - The global clock designation (BUFG) on signal 'XLXN_47' is
   ignored. Most likely the signal is gated and therefore cannot be used as a
   global control signal.
*************************  Summary of Mapped Logic  ************************

** 11 Outputs **

Signal              Total Total Bank Loc     Pin   Pin       Pin     I/O      I/O       Slew Reg     Reg Init
Name                Pts   Inps               No.   Type      Use     STD      Style     Rate Use     State
nTRST               2     2     2    FB1_1   38    I/O       O       LVCMOS18 KPR       FAST         
TDI                 2     2     2    FB1_2   37    I/O       O       LVCMOS18 KPR       FAST         
TMS                 2     2     2    FB1_3   36    I/O       O       LVCMOS18 KPR       FAST         
TCK                 2     2     2    FB1_4   34    GTS/I/O   O       LVCMOS18 KPR       FAST         
nSRST               2     2     2    FB1_7   31    GTS/I/O   I/O     LVCMOS18 KPR       FAST         
DBGRQ               2     2     2    FB1_8   30    GSR/I/O   O       LVCMOS18 KPR       FAST         
FT_DBGACK           1     1     1    FB2_3   41    I/O       O       LVCMOS18           FAST         
FT_RTCK             1     1     1    FB2_9   3     I/O       O       LVCMOS18           FAST         
FT_nSRST_IN         1     1     1    FB2_10  5     I/O       O       LVCMOS18           FAST         
FT_TARGET_PRESENT   1     1     1    FB2_11  6     I/O       O       LVCMOS18           FAST         
FT_TDO              1     1     1    FB2_14  13    I/O       O       LVCMOS18           FAST         

** 14 Inputs **

Signal              Bank Loc     Pin   Pin       Pin     I/O      I/O
Name                             No.   Type      Use     STD      Style
TARGET_PRESENT      2            18    I         I       LVCMOS18 KPR
RTCK                2    FB1_5   33    GTS/I/O   I       LVCMOS18 KPR
TDO                 2    FB1_6   32    GTS/I/O   I       LVCMOS18 KPR
nSRST               2    FB1_7   31    GTS/I/O   I/O     LVCMOS18 KPR
DBGACK              2    FB1_9   29    I/O       I       LVCMOS18 KPR
FT_DBGRQ            1    FB2_4   42    I/O       I       LVCMOS18 KPR
FT_nSRST_BUF        1    FB2_5   43    GCK/I/O   I       LVCMOS18 KPR
FT_nTRST_BUF        1    FB2_6   44    GCK/I/O   I       LVCMOS18 KPR
FT_nSRST_OUT        1    FB2_7   1     GCK/I/O   I       LVCMOS18 KPR
FT_nTRST            1    FB2_8   2     I/O       I       LVCMOS18 KPR
FT_JTAG_BUF         1    FB2_12  8     I/O       I       LVCMOS18 KPR
FT_TMS              1    FB2_13  12    I/O       I       LVCMOS18 KPR
FT_TDI              1    FB2_15  14    I/O       I       LVCMOS18 KPR
FT_TCK              1    FB2_16  16    I/O       I       LVCMOS18 KPR

Legend:
Pin No.   - ~     - User Assigned
I/O Style - OD    - OpenDrain
          - PU    - Pullup
          - KPR   - Keeper
          - S     - SchmittTrigger
          - DG    - DataGate
Reg Use   - LATCH - Transparent latch
          - DFF   - D-flip-flop
          - DEFF  - D-flip-flop with clock enable
          - TFF   - T-flip-flop
          - TDFF  - Dual-edge-triggered T-flip-flop
          - DDFF  - Dual-edge-triggered flip-flop
          - DDEFF - Dual-edge-triggered flip-flop with clock enable
          /S (after any above flop/latch type) indicates initial state is Set
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
              VRF - Vref
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               9/31
Number of function block control terms used/remaining:        1/3
Number of PLA product terms used/remaining:                   9/47
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
nTRST                         2     FB1_1   38   I/O     O                 
TDI                           2     FB1_2   37   I/O     O                  +  
TMS                           2     FB1_3   36   I/O     O                  +  
TCK                           2     FB1_4   34   GTS/I/O O                  +  
(unused)                      0     FB1_5   33   GTS/I/O I     
(unused)                      0     FB1_6   32   GTS/I/O I     
nSRST                         2     FB1_7   31   GTS/I/O I/O               
DBGRQ                         2     FB1_8   30   GSR/I/O O                  +  
(unused)                      0     FB1_9   29   I/O     I     
(unused)                      0     FB1_10  28   I/O           
(unused)                      0     FB1_11  27   I/O           
(unused)                      0     FB1_12  23   I/O           
(unused)                      0     FB1_13  22   I/O           
(unused)                      0     FB1_14  21   I/O           
(unused)                      0     FB1_15  20   I/O           
(unused)                      0     FB1_16  19   I/O           

Signals Used by Logic in Function Block
  1: FT_DBGRQ           4: FT_TDI             7: FT_nSRST_OUT 
  2: FT_JTAG_BUF        5: FT_TMS             8: FT_nTRST_BUF 
  3: FT_TCK             6: FT_nSRST_BUF       9: FT_nTRST 

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
nTRST             .......XX............................... 2       
TDI               .X.X.................................... 2       
TMS               .X..X................................... 2       
TCK               .XX..................................... 2       
nSRST             .....XX................................. 2       
DBGRQ             XX...................................... 2       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB2  ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               5/35
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   5/51
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB2_1   39   I/O           
(unused)                      0     FB2_2   40   I/O           
FT_DBGACK                     1     FB2_3   41   I/O     O                 
(unused)                      0     FB2_4   42   I/O     I     
(unused)                      0     FB2_5   43   GCK/I/O I     
(unused)                      0     FB2_6   44   GCK/I/O I     
(unused)                      0     FB2_7   1    GCK/I/O I     
(unused)                      0     FB2_8   2    I/O     I     
FT_RTCK                       1     FB2_9   3    I/O     O                 
FT_nSRST_IN                   1     FB2_10  5    I/O     O                 
FT_TARGET_PRESENT             1     FB2_11  6    I/O     O                 
(unused)                      0     FB2_12  8    I/O     I     
(unused)                      0     FB2_13  12   I/O     I     
FT_TDO                        1     FB2_14  13   I/O     O                 
(unused)                      0     FB2_15  14   I/O     I     
(unused)                      0     FB2_16  16   I/O     I     

Signals Used by Logic in Function Block
  1: DBGACK             3: TARGET_PRESENT     5: nSRST.PIN 
  2: RTCK               4: TDO              

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
FT_DBGACK         X....................................... 1       
FT_RTCK           .X...................................... 1       
FT_nSRST_IN       ....X................................... 1       
FT_TARGET_PRESENT 
                  ..X..................................... 1       
FT_TDO            ...X.................................... 1       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********


DBGRQ_I <= FT_DBGRQ;
DBGRQ <= DBGRQ_I when DBGRQ_OE = '1' else 'Z';
DBGRQ_OE <= NOT FT_JTAG_BUF;


FT_DBGACK <= DBGACK;


FT_RTCK <= RTCK;


FT_TARGET_PRESENT <= TARGET_PRESENT;


FT_TDO <= TDO;


FT_nSRST_IN <= nSRST.PIN;


TCK_I <= FT_TCK;
TCK <= TCK_I when TCK_OE = '1' else 'Z';
TCK_OE <= NOT FT_JTAG_BUF;


TDI_I <= FT_TDI;
TDI <= TDI_I when TDI_OE = '1' else 'Z';
TDI_OE <= NOT FT_JTAG_BUF;


TMS_I <= FT_TMS;
TMS <= TMS_I when TMS_OE = '1' else 'Z';
TMS_OE <= NOT FT_JTAG_BUF;


nSRST_I <= FT_nSRST_OUT;
nSRST <= nSRST_I when nSRST_OE = '1' else 'Z';
nSRST_OE <= NOT FT_nSRST_BUF;


nTRST_I <= FT_nTRST;
nTRST <= nTRST_I when nTRST_OE = '1' else 'Z';
nTRST_OE <= NOT FT_nTRST_BUF;


Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FDDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 FTDCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XA2C32A-7-VQ44


   --------------------------------  
  /44 43 42 41 40 39 38 37 36 35 34 \
 | 1                             33 | 
 | 2                             32 | 
 | 3                             31 | 
 | 4                             30 | 
 | 5         XA2C32A-7-VQ44      29 | 
 | 6                             28 | 
 | 7                             27 | 
 | 8                             26 | 
 | 9                             25 | 
 | 10                            24 | 
 | 11                            23 | 
 \ 12 13 14 15 16 17 18 19 20 21 22 /
   --------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 FT_nSRST_OUT                     23 KPR                           
  2 FT_nTRST                         24 TDO                           
  3 FT_RTCK                          25 GND                           
  4 GND                              26 VCCIO-1.8                     
  5 FT_nSRST_IN                      27 KPR                           
  6 FT_TARGET_PRESENT                28 KPR                           
  7 VCCIO-1.8                        29 DBGACK                        
  8 FT_JTAG_BUF                      30 DBGRQ                         
  9 TDI                              31 nSRST                         
 10 TMS                              32 TDO                           
 11 TCK                              33 RTCK                          
 12 FT_TMS                           34 TCK                           
 13 FT_TDO                           35 VCCAUX                        
 14 FT_TDI                           36 TMS                           
 15 VCC                              37 TDI                           
 16 FT_TCK                           38 nTRST                         
 17 GND                              39 KPR                           
 18 TARGET_PRESENT                   40 KPR                           
 19 KPR                              41 FT_DBGACK                     
 20 KPR                              42 FT_DBGRQ                      
 21 KPR                              43 FT_nSRST_BUF                  
 22 KPR                              44 FT_nTRST_BUF                  


Legend :  NC  = Not Connected, unbonded pin
        PGND  = Unused I/O configured as additional Ground pin
         KPR  = Unused I/O with weak keeper (leave unconnected)
         WPU  = Unused I/O with weak pull up (leave unconnected)
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         VCC  = Dedicated Power Pin
      VCCAUX  = Power supply for JTAG pins
   VCCIO-3.3  = I/O supply voltage for LVTTL, LVCMOS33, SSTL3_I
   VCCIO-2.5  = I/O supply voltage for LVCMOS25, SSTL2_I
   VCCIO-1.8  = I/O supply voltage for LVCMOS18
   VCCIO-1.5  = I/O supply voltage for LVCMOS15, HSTL_I
        VREF  = Reference voltage for indicated input standard
       *VREF  = Reference voltage pin selected by software
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xa2c32a-7-VQ44
Optimization Method                         : DENSITY
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Set Unused I/O Pin Termination              : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Enable Input Registers                      : ON
Function Block Fan-in Limit                 : 38
Use DATA_GATE Attribute                     : ON
Set Tristate Outputs to Termination Mode    : KEEPER
Default Voltage Standard for All Outputs    : LVCMOS18
Input Limit                                 : 32
Pterm Limit                                 : 28
