Running: /media/jaxc/Programs/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/jaxc/Desktop/projekt/sommar-14/design_runs/t1/m4/test/BCH_TB_isim_beh.exe -prj /home/jaxc/Desktop/projekt/sommar-14/design_runs/t1/m4/test/BCH_TB_beh.prj work.BCH_TB 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/jaxc/Desktop/projekt/sommar-14/design_runs/t1/m4/test/../const.vhd" into library work
Parsing VHDL file "/home/jaxc/Desktop/projekt/sommar-14/design_runs/t1/m4/test/../enc.vhd" into library work
Parsing VHDL file "/home/jaxc/Desktop/projekt/sommar-14/design_runs/t1/m4/test/../dec.vhd" into library work
Parsing VHDL file "/home/jaxc/Desktop/projekt/sommar-14/design_runs/t1/m4/test/../sim.vhd" into library work
Parsing VHDL file "/home/jaxc/Desktop/projekt/sommar-14/design_runs/t1/m4/test/../BCH_TB.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 1306944 KB
Fuse CPU Usage: 48280 ms
Compiling package standard
Compiling package const
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package textio
Compiling architecture ecounta of entity ecount [ecount_default]
Compiling architecture eringa of entity ering [ering_default]
Compiling architecture enca of entity enc [enc_default]
Compiling architecture dcounta of entity dcount [dcount_default]
Compiling architecture dsyn1a of entity dsyn1 [dsyn1_default]
Compiling architecture dch1a of entity dch1 [dch1_default]
Compiling architecture dbufa of entity dbuf [dbuf_default]
Compiling architecture deca of entity dec [dec_default]
Compiling architecture encbufa of entity encBuf [encbuf_default]
Compiling architecture errbufa of entity errBuf [errbuf_default]
Compiling architecture combufa of entity comBuf [combuf_default]
Compiling architecture decbufa of entity decBuf [decbuf_default]
Compiling architecture sima of entity sim [sim_default]
Compiling architecture testbench of entity bch_tb
Time Resolution for simulation is 1ps.
Waiting for 11 sub-compilation(s) to finish...
Compiled 32 VHDL Units
Built simulation executable /home/jaxc/Desktop/projekt/sommar-14/design_runs/t1/m4/test/BCH_TB_isim_beh.exe
Fuse Memory Usage: 1884856 KB
Fuse CPU Usage: 49450 ms
GCC CPU Usage: 4740 ms
