ARM GAS  /var/folders/_c/3mvhhp0n6c911sz2x6pc3_n40000gn/T//ccFW0706.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f1xx_hal_msp.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.HAL_MspInit,"ax",%progbits
  16              		.align	1
  17              		.global	HAL_MspInit
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	HAL_MspInit:
  25              	.LFB65:
  26              		.file 1 "Src/stm32f1xx_hal_msp.c"
   1:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Src/stm32f1xx_hal_msp.c **** /**
   3:Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   4:Src/stm32f1xx_hal_msp.c ****   * File Name          : stm32f1xx_hal_msp.c
   5:Src/stm32f1xx_hal_msp.c ****   * Description        : This file provides code for the MSP Initialization 
   6:Src/stm32f1xx_hal_msp.c ****   *                      and de-Initialization codes.
   7:Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   8:Src/stm32f1xx_hal_msp.c ****   * @attention
   9:Src/stm32f1xx_hal_msp.c ****   *
  10:Src/stm32f1xx_hal_msp.c ****   * <h2><center>&copy; Copyright (c) 2020 STMicroelectronics.
  11:Src/stm32f1xx_hal_msp.c ****   * All rights reserved.</center></h2>
  12:Src/stm32f1xx_hal_msp.c ****   *
  13:Src/stm32f1xx_hal_msp.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  14:Src/stm32f1xx_hal_msp.c ****   * the "License"; You may not use this file except in compliance with the
  15:Src/stm32f1xx_hal_msp.c ****   * License. You may obtain a copy of the License at:
  16:Src/stm32f1xx_hal_msp.c ****   *                        opensource.org/licenses/BSD-3-Clause
  17:Src/stm32f1xx_hal_msp.c ****   *
  18:Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
  19:Src/stm32f1xx_hal_msp.c ****   */
  20:Src/stm32f1xx_hal_msp.c **** /* USER CODE END Header */
  21:Src/stm32f1xx_hal_msp.c **** 
  22:Src/stm32f1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Src/stm32f1xx_hal_msp.c **** #include "main.h"
  24:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Src/stm32f1xx_hal_msp.c **** 
  26:Src/stm32f1xx_hal_msp.c **** /* USER CODE END Includes */
  27:Src/stm32f1xx_hal_msp.c **** 
  28:Src/stm32f1xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Src/stm32f1xx_hal_msp.c **** 
  31:Src/stm32f1xx_hal_msp.c **** /* USER CODE END TD */
  32:Src/stm32f1xx_hal_msp.c **** 
ARM GAS  /var/folders/_c/3mvhhp0n6c911sz2x6pc3_n40000gn/T//ccFW0706.s 			page 2


  33:Src/stm32f1xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Src/stm32f1xx_hal_msp.c ****  
  36:Src/stm32f1xx_hal_msp.c **** /* USER CODE END Define */
  37:Src/stm32f1xx_hal_msp.c **** 
  38:Src/stm32f1xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Src/stm32f1xx_hal_msp.c **** 
  41:Src/stm32f1xx_hal_msp.c **** /* USER CODE END Macro */
  42:Src/stm32f1xx_hal_msp.c **** 
  43:Src/stm32f1xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Src/stm32f1xx_hal_msp.c **** 
  46:Src/stm32f1xx_hal_msp.c **** /* USER CODE END PV */
  47:Src/stm32f1xx_hal_msp.c **** 
  48:Src/stm32f1xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Src/stm32f1xx_hal_msp.c **** 
  51:Src/stm32f1xx_hal_msp.c **** /* USER CODE END PFP */
  52:Src/stm32f1xx_hal_msp.c **** 
  53:Src/stm32f1xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Src/stm32f1xx_hal_msp.c **** 
  56:Src/stm32f1xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Src/stm32f1xx_hal_msp.c **** 
  58:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Src/stm32f1xx_hal_msp.c **** 
  60:Src/stm32f1xx_hal_msp.c **** /* USER CODE END 0 */
  61:Src/stm32f1xx_hal_msp.c **** /**
  62:Src/stm32f1xx_hal_msp.c ****   * Initializes the Global MSP.
  63:Src/stm32f1xx_hal_msp.c ****   */
  64:Src/stm32f1xx_hal_msp.c **** void HAL_MspInit(void)
  65:Src/stm32f1xx_hal_msp.c **** {
  27              		.loc 1 65 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  66:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Src/stm32f1xx_hal_msp.c **** 
  68:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Src/stm32f1xx_hal_msp.c **** 
  70:Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_AFIO_CLK_ENABLE();
  35              		.loc 1 70 3 view .LVU1
  36              	.LBB2:
  37              		.loc 1 70 3 view .LVU2
  38              		.loc 1 70 3 view .LVU3
  39 0002 0E4B     		ldr	r3, .L3
  40 0004 9A69     		ldr	r2, [r3, #24]
  41 0006 42F00102 		orr	r2, r2, #1
  42 000a 9A61     		str	r2, [r3, #24]
  43              		.loc 1 70 3 view .LVU4
  44 000c 9A69     		ldr	r2, [r3, #24]
  45 000e 02F00102 		and	r2, r2, #1
ARM GAS  /var/folders/_c/3mvhhp0n6c911sz2x6pc3_n40000gn/T//ccFW0706.s 			page 3


  46 0012 0092     		str	r2, [sp]
  47              		.loc 1 70 3 view .LVU5
  48 0014 009A     		ldr	r2, [sp]
  49              	.LBE2:
  50              		.loc 1 70 3 view .LVU6
  71:Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  51              		.loc 1 71 3 view .LVU7
  52              	.LBB3:
  53              		.loc 1 71 3 view .LVU8
  54              		.loc 1 71 3 view .LVU9
  55 0016 DA69     		ldr	r2, [r3, #28]
  56 0018 42F08052 		orr	r2, r2, #268435456
  57 001c DA61     		str	r2, [r3, #28]
  58              		.loc 1 71 3 view .LVU10
  59 001e DB69     		ldr	r3, [r3, #28]
  60 0020 03F08053 		and	r3, r3, #268435456
  61 0024 0193     		str	r3, [sp, #4]
  62              		.loc 1 71 3 view .LVU11
  63 0026 019B     		ldr	r3, [sp, #4]
  64              	.LBE3:
  65              		.loc 1 71 3 view .LVU12
  72:Src/stm32f1xx_hal_msp.c **** 
  73:Src/stm32f1xx_hal_msp.c ****   /* System interrupt init*/
  74:Src/stm32f1xx_hal_msp.c **** 
  75:Src/stm32f1xx_hal_msp.c ****   /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  76:Src/stm32f1xx_hal_msp.c ****   */
  77:Src/stm32f1xx_hal_msp.c ****   __HAL_AFIO_REMAP_SWJ_NOJTAG();
  66              		.loc 1 77 3 view .LVU13
  67              	.LBB4:
  68              		.loc 1 77 3 view .LVU14
  69 0028 054A     		ldr	r2, .L3+4
  70 002a 5368     		ldr	r3, [r2, #4]
  71              	.LVL0:
  72              		.loc 1 77 3 view .LVU15
  73 002c 23F0E063 		bic	r3, r3, #117440512
  74              	.LVL1:
  75              		.loc 1 77 3 view .LVU16
  76 0030 43F00073 		orr	r3, r3, #33554432
  77              	.LVL2:
  78              		.loc 1 77 3 view .LVU17
  79 0034 5360     		str	r3, [r2, #4]
  80              	.LBE4:
  81              		.loc 1 77 3 view .LVU18
  78:Src/stm32f1xx_hal_msp.c **** 
  79:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  80:Src/stm32f1xx_hal_msp.c **** 
  81:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  82:Src/stm32f1xx_hal_msp.c **** }
  82              		.loc 1 82 1 is_stmt 0 view .LVU19
  83 0036 02B0     		add	sp, sp, #8
  84              	.LCFI1:
  85              		.cfi_def_cfa_offset 0
  86              		@ sp needed
  87 0038 7047     		bx	lr
  88              	.L4:
  89 003a 00BF     		.align	2
  90              	.L3:
ARM GAS  /var/folders/_c/3mvhhp0n6c911sz2x6pc3_n40000gn/T//ccFW0706.s 			page 4


  91 003c 00100240 		.word	1073876992
  92 0040 00000140 		.word	1073807360
  93              		.cfi_endproc
  94              	.LFE65:
  96              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
  97              		.align	1
  98              		.global	HAL_SPI_MspInit
  99              		.syntax unified
 100              		.thumb
 101              		.thumb_func
 102              		.fpu softvfp
 104              	HAL_SPI_MspInit:
 105              	.LVL3:
 106              	.LFB66:
  83:Src/stm32f1xx_hal_msp.c **** 
  84:Src/stm32f1xx_hal_msp.c **** /**
  85:Src/stm32f1xx_hal_msp.c **** * @brief SPI MSP Initialization
  86:Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
  87:Src/stm32f1xx_hal_msp.c **** * @param hspi: SPI handle pointer
  88:Src/stm32f1xx_hal_msp.c **** * @retval None
  89:Src/stm32f1xx_hal_msp.c **** */
  90:Src/stm32f1xx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
  91:Src/stm32f1xx_hal_msp.c **** {
 107              		.loc 1 91 1 is_stmt 1 view -0
 108              		.cfi_startproc
 109              		@ args = 0, pretend = 0, frame = 24
 110              		@ frame_needed = 0, uses_anonymous_args = 0
 111              		.loc 1 91 1 is_stmt 0 view .LVU21
 112 0000 00B5     		push	{lr}
 113              	.LCFI2:
 114              		.cfi_def_cfa_offset 4
 115              		.cfi_offset 14, -4
 116 0002 87B0     		sub	sp, sp, #28
 117              	.LCFI3:
 118              		.cfi_def_cfa_offset 32
  92:Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 119              		.loc 1 92 3 is_stmt 1 view .LVU22
 120              		.loc 1 92 20 is_stmt 0 view .LVU23
 121 0004 0023     		movs	r3, #0
 122 0006 0293     		str	r3, [sp, #8]
 123 0008 0393     		str	r3, [sp, #12]
 124 000a 0493     		str	r3, [sp, #16]
 125 000c 0593     		str	r3, [sp, #20]
  93:Src/stm32f1xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 126              		.loc 1 93 3 is_stmt 1 view .LVU24
 127              		.loc 1 93 10 is_stmt 0 view .LVU25
 128 000e 0268     		ldr	r2, [r0]
 129              		.loc 1 93 5 view .LVU26
 130 0010 164B     		ldr	r3, .L9
 131 0012 9A42     		cmp	r2, r3
 132 0014 02D0     		beq	.L8
 133              	.LVL4:
 134              	.L5:
  94:Src/stm32f1xx_hal_msp.c ****   {
  95:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
  96:Src/stm32f1xx_hal_msp.c **** 
  97:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 0 */
ARM GAS  /var/folders/_c/3mvhhp0n6c911sz2x6pc3_n40000gn/T//ccFW0706.s 			page 5


  98:Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
  99:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
 100:Src/stm32f1xx_hal_msp.c ****   
 101:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 102:Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration    
 103:Src/stm32f1xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 104:Src/stm32f1xx_hal_msp.c ****     PA7     ------> SPI1_MOSI 
 105:Src/stm32f1xx_hal_msp.c ****     */
 106:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 107:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 108:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 109:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 110:Src/stm32f1xx_hal_msp.c **** 
 111:Src/stm32f1xx_hal_msp.c ****     /* SPI1 interrupt Init */
 112:Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 113:Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(SPI1_IRQn);
 114:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 115:Src/stm32f1xx_hal_msp.c **** 
 116:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 1 */
 117:Src/stm32f1xx_hal_msp.c ****   }
 118:Src/stm32f1xx_hal_msp.c **** 
 119:Src/stm32f1xx_hal_msp.c **** }
 135              		.loc 1 119 1 view .LVU27
 136 0016 07B0     		add	sp, sp, #28
 137              	.LCFI4:
 138              		.cfi_remember_state
 139              		.cfi_def_cfa_offset 4
 140              		@ sp needed
 141 0018 5DF804FB 		ldr	pc, [sp], #4
 142              	.LVL5:
 143              	.L8:
 144              	.LCFI5:
 145              		.cfi_restore_state
  99:Src/stm32f1xx_hal_msp.c ****   
 146              		.loc 1 99 5 is_stmt 1 view .LVU28
 147              	.LBB5:
  99:Src/stm32f1xx_hal_msp.c ****   
 148              		.loc 1 99 5 view .LVU29
  99:Src/stm32f1xx_hal_msp.c ****   
 149              		.loc 1 99 5 view .LVU30
 150 001c 03F56043 		add	r3, r3, #57344
 151 0020 9A69     		ldr	r2, [r3, #24]
 152 0022 42F48052 		orr	r2, r2, #4096
 153 0026 9A61     		str	r2, [r3, #24]
  99:Src/stm32f1xx_hal_msp.c ****   
 154              		.loc 1 99 5 view .LVU31
 155 0028 9A69     		ldr	r2, [r3, #24]
 156 002a 02F48052 		and	r2, r2, #4096
 157 002e 0092     		str	r2, [sp]
  99:Src/stm32f1xx_hal_msp.c ****   
 158              		.loc 1 99 5 view .LVU32
 159 0030 009A     		ldr	r2, [sp]
 160              	.LBE5:
  99:Src/stm32f1xx_hal_msp.c ****   
 161              		.loc 1 99 5 view .LVU33
 101:Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration    
 162              		.loc 1 101 5 view .LVU34
ARM GAS  /var/folders/_c/3mvhhp0n6c911sz2x6pc3_n40000gn/T//ccFW0706.s 			page 6


 163              	.LBB6:
 101:Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration    
 164              		.loc 1 101 5 view .LVU35
 101:Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration    
 165              		.loc 1 101 5 view .LVU36
 166 0032 9A69     		ldr	r2, [r3, #24]
 167 0034 42F00402 		orr	r2, r2, #4
 168 0038 9A61     		str	r2, [r3, #24]
 101:Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration    
 169              		.loc 1 101 5 view .LVU37
 170 003a 9B69     		ldr	r3, [r3, #24]
 171 003c 03F00403 		and	r3, r3, #4
 172 0040 0193     		str	r3, [sp, #4]
 101:Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration    
 173              		.loc 1 101 5 view .LVU38
 174 0042 019B     		ldr	r3, [sp, #4]
 175              	.LBE6:
 101:Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration    
 176              		.loc 1 101 5 view .LVU39
 106:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 177              		.loc 1 106 5 view .LVU40
 106:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 178              		.loc 1 106 25 is_stmt 0 view .LVU41
 179 0044 A023     		movs	r3, #160
 180 0046 0293     		str	r3, [sp, #8]
 107:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 181              		.loc 1 107 5 is_stmt 1 view .LVU42
 107:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 182              		.loc 1 107 26 is_stmt 0 view .LVU43
 183 0048 0223     		movs	r3, #2
 184 004a 0393     		str	r3, [sp, #12]
 108:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 185              		.loc 1 108 5 is_stmt 1 view .LVU44
 108:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 186              		.loc 1 108 27 is_stmt 0 view .LVU45
 187 004c 0323     		movs	r3, #3
 188 004e 0593     		str	r3, [sp, #20]
 109:Src/stm32f1xx_hal_msp.c **** 
 189              		.loc 1 109 5 is_stmt 1 view .LVU46
 190 0050 02A9     		add	r1, sp, #8
 191 0052 0748     		ldr	r0, .L9+4
 192              	.LVL6:
 109:Src/stm32f1xx_hal_msp.c **** 
 193              		.loc 1 109 5 is_stmt 0 view .LVU47
 194 0054 FFF7FEFF 		bl	HAL_GPIO_Init
 195              	.LVL7:
 112:Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(SPI1_IRQn);
 196              		.loc 1 112 5 is_stmt 1 view .LVU48
 197 0058 0022     		movs	r2, #0
 198 005a 1146     		mov	r1, r2
 199 005c 2320     		movs	r0, #35
 200 005e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 201              	.LVL8:
 113:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 202              		.loc 1 113 5 view .LVU49
 203 0062 2320     		movs	r0, #35
 204 0064 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
ARM GAS  /var/folders/_c/3mvhhp0n6c911sz2x6pc3_n40000gn/T//ccFW0706.s 			page 7


 205              	.LVL9:
 206              		.loc 1 119 1 is_stmt 0 view .LVU50
 207 0068 D5E7     		b	.L5
 208              	.L10:
 209 006a 00BF     		.align	2
 210              	.L9:
 211 006c 00300140 		.word	1073819648
 212 0070 00080140 		.word	1073809408
 213              		.cfi_endproc
 214              	.LFE66:
 216              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 217              		.align	1
 218              		.global	HAL_SPI_MspDeInit
 219              		.syntax unified
 220              		.thumb
 221              		.thumb_func
 222              		.fpu softvfp
 224              	HAL_SPI_MspDeInit:
 225              	.LVL10:
 226              	.LFB67:
 120:Src/stm32f1xx_hal_msp.c **** 
 121:Src/stm32f1xx_hal_msp.c **** /**
 122:Src/stm32f1xx_hal_msp.c **** * @brief SPI MSP De-Initialization
 123:Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 124:Src/stm32f1xx_hal_msp.c **** * @param hspi: SPI handle pointer
 125:Src/stm32f1xx_hal_msp.c **** * @retval None
 126:Src/stm32f1xx_hal_msp.c **** */
 127:Src/stm32f1xx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
 128:Src/stm32f1xx_hal_msp.c **** {
 227              		.loc 1 128 1 is_stmt 1 view -0
 228              		.cfi_startproc
 229              		@ args = 0, pretend = 0, frame = 0
 230              		@ frame_needed = 0, uses_anonymous_args = 0
 231              		.loc 1 128 1 is_stmt 0 view .LVU52
 232 0000 08B5     		push	{r3, lr}
 233              	.LCFI6:
 234              		.cfi_def_cfa_offset 8
 235              		.cfi_offset 3, -8
 236              		.cfi_offset 14, -4
 129:Src/stm32f1xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 237              		.loc 1 129 3 is_stmt 1 view .LVU53
 238              		.loc 1 129 10 is_stmt 0 view .LVU54
 239 0002 0268     		ldr	r2, [r0]
 240              		.loc 1 129 5 view .LVU55
 241 0004 084B     		ldr	r3, .L15
 242 0006 9A42     		cmp	r2, r3
 243 0008 00D0     		beq	.L14
 244              	.LVL11:
 245              	.L11:
 130:Src/stm32f1xx_hal_msp.c ****   {
 131:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 132:Src/stm32f1xx_hal_msp.c **** 
 133:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 134:Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 135:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 136:Src/stm32f1xx_hal_msp.c ****   
 137:Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration    
ARM GAS  /var/folders/_c/3mvhhp0n6c911sz2x6pc3_n40000gn/T//ccFW0706.s 			page 8


 138:Src/stm32f1xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 139:Src/stm32f1xx_hal_msp.c ****     PA7     ------> SPI1_MOSI 
 140:Src/stm32f1xx_hal_msp.c ****     */
 141:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5|GPIO_PIN_7);
 142:Src/stm32f1xx_hal_msp.c **** 
 143:Src/stm32f1xx_hal_msp.c ****     /* SPI1 interrupt DeInit */
 144:Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(SPI1_IRQn);
 145:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 146:Src/stm32f1xx_hal_msp.c **** 
 147:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 148:Src/stm32f1xx_hal_msp.c ****   }
 149:Src/stm32f1xx_hal_msp.c **** 
 150:Src/stm32f1xx_hal_msp.c **** }
 246              		.loc 1 150 1 view .LVU56
 247 000a 08BD     		pop	{r3, pc}
 248              	.LVL12:
 249              	.L14:
 135:Src/stm32f1xx_hal_msp.c ****   
 250              		.loc 1 135 5 is_stmt 1 view .LVU57
 251 000c 074A     		ldr	r2, .L15+4
 252 000e 9369     		ldr	r3, [r2, #24]
 253 0010 23F48053 		bic	r3, r3, #4096
 254 0014 9361     		str	r3, [r2, #24]
 141:Src/stm32f1xx_hal_msp.c **** 
 255              		.loc 1 141 5 view .LVU58
 256 0016 A021     		movs	r1, #160
 257 0018 0548     		ldr	r0, .L15+8
 258              	.LVL13:
 141:Src/stm32f1xx_hal_msp.c **** 
 259              		.loc 1 141 5 is_stmt 0 view .LVU59
 260 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 261              	.LVL14:
 144:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 262              		.loc 1 144 5 is_stmt 1 view .LVU60
 263 001e 2320     		movs	r0, #35
 264 0020 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 265              	.LVL15:
 266              		.loc 1 150 1 is_stmt 0 view .LVU61
 267 0024 F1E7     		b	.L11
 268              	.L16:
 269 0026 00BF     		.align	2
 270              	.L15:
 271 0028 00300140 		.word	1073819648
 272 002c 00100240 		.word	1073876992
 273 0030 00080140 		.word	1073809408
 274              		.cfi_endproc
 275              	.LFE67:
 277              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 278              		.align	1
 279              		.global	HAL_TIM_Base_MspInit
 280              		.syntax unified
 281              		.thumb
 282              		.thumb_func
 283              		.fpu softvfp
 285              	HAL_TIM_Base_MspInit:
 286              	.LVL16:
 287              	.LFB68:
ARM GAS  /var/folders/_c/3mvhhp0n6c911sz2x6pc3_n40000gn/T//ccFW0706.s 			page 9


 151:Src/stm32f1xx_hal_msp.c **** 
 152:Src/stm32f1xx_hal_msp.c **** /**
 153:Src/stm32f1xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 154:Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 155:Src/stm32f1xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 156:Src/stm32f1xx_hal_msp.c **** * @retval None
 157:Src/stm32f1xx_hal_msp.c **** */
 158:Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 159:Src/stm32f1xx_hal_msp.c **** {
 288              		.loc 1 159 1 is_stmt 1 view -0
 289              		.cfi_startproc
 290              		@ args = 0, pretend = 0, frame = 8
 291              		@ frame_needed = 0, uses_anonymous_args = 0
 160:Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 292              		.loc 1 160 3 view .LVU63
 293              		.loc 1 160 15 is_stmt 0 view .LVU64
 294 0000 0368     		ldr	r3, [r0]
 295              		.loc 1 160 5 view .LVU65
 296 0002 B3F1804F 		cmp	r3, #1073741824
 297 0006 00D0     		beq	.L23
 298 0008 7047     		bx	lr
 299              	.L23:
 159:Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 300              		.loc 1 159 1 view .LVU66
 301 000a 00B5     		push	{lr}
 302              	.LCFI7:
 303              		.cfi_def_cfa_offset 4
 304              		.cfi_offset 14, -4
 305 000c 83B0     		sub	sp, sp, #12
 306              	.LCFI8:
 307              		.cfi_def_cfa_offset 16
 161:Src/stm32f1xx_hal_msp.c ****   {
 162:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 163:Src/stm32f1xx_hal_msp.c **** 
 164:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 0 */
 165:Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 166:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 308              		.loc 1 166 5 is_stmt 1 view .LVU67
 309              	.LBB7:
 310              		.loc 1 166 5 view .LVU68
 311              		.loc 1 166 5 view .LVU69
 312 000e 03F50433 		add	r3, r3, #135168
 313 0012 DA69     		ldr	r2, [r3, #28]
 314 0014 42F00102 		orr	r2, r2, #1
 315 0018 DA61     		str	r2, [r3, #28]
 316              		.loc 1 166 5 view .LVU70
 317 001a DB69     		ldr	r3, [r3, #28]
 318 001c 03F00103 		and	r3, r3, #1
 319 0020 0193     		str	r3, [sp, #4]
 320              		.loc 1 166 5 view .LVU71
 321 0022 019B     		ldr	r3, [sp, #4]
 322              	.LBE7:
 323              		.loc 1 166 5 view .LVU72
 167:Src/stm32f1xx_hal_msp.c ****     /* TIM2 interrupt Init */
 168:Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 324              		.loc 1 168 5 view .LVU73
 325 0024 0022     		movs	r2, #0
ARM GAS  /var/folders/_c/3mvhhp0n6c911sz2x6pc3_n40000gn/T//ccFW0706.s 			page 10


 326 0026 1146     		mov	r1, r2
 327 0028 1C20     		movs	r0, #28
 328              	.LVL17:
 329              		.loc 1 168 5 is_stmt 0 view .LVU74
 330 002a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 331              	.LVL18:
 169:Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 332              		.loc 1 169 5 is_stmt 1 view .LVU75
 333 002e 1C20     		movs	r0, #28
 334 0030 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 335              	.LVL19:
 170:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 171:Src/stm32f1xx_hal_msp.c **** 
 172:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 1 */
 173:Src/stm32f1xx_hal_msp.c ****   }
 174:Src/stm32f1xx_hal_msp.c **** 
 175:Src/stm32f1xx_hal_msp.c **** }
 336              		.loc 1 175 1 is_stmt 0 view .LVU76
 337 0034 03B0     		add	sp, sp, #12
 338              	.LCFI9:
 339              		.cfi_def_cfa_offset 4
 340              		@ sp needed
 341 0036 5DF804FB 		ldr	pc, [sp], #4
 342              		.cfi_endproc
 343              	.LFE68:
 345              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 346              		.align	1
 347              		.global	HAL_TIM_Base_MspDeInit
 348              		.syntax unified
 349              		.thumb
 350              		.thumb_func
 351              		.fpu softvfp
 353              	HAL_TIM_Base_MspDeInit:
 354              	.LVL20:
 355              	.LFB69:
 176:Src/stm32f1xx_hal_msp.c **** 
 177:Src/stm32f1xx_hal_msp.c **** /**
 178:Src/stm32f1xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 179:Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 180:Src/stm32f1xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 181:Src/stm32f1xx_hal_msp.c **** * @retval None
 182:Src/stm32f1xx_hal_msp.c **** */
 183:Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 184:Src/stm32f1xx_hal_msp.c **** {
 356              		.loc 1 184 1 is_stmt 1 view -0
 357              		.cfi_startproc
 358              		@ args = 0, pretend = 0, frame = 0
 359              		@ frame_needed = 0, uses_anonymous_args = 0
 360              		.loc 1 184 1 is_stmt 0 view .LVU78
 361 0000 08B5     		push	{r3, lr}
 362              	.LCFI10:
 363              		.cfi_def_cfa_offset 8
 364              		.cfi_offset 3, -8
 365              		.cfi_offset 14, -4
 185:Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 366              		.loc 1 185 3 is_stmt 1 view .LVU79
 367              		.loc 1 185 15 is_stmt 0 view .LVU80
ARM GAS  /var/folders/_c/3mvhhp0n6c911sz2x6pc3_n40000gn/T//ccFW0706.s 			page 11


 368 0002 0368     		ldr	r3, [r0]
 369              		.loc 1 185 5 view .LVU81
 370 0004 B3F1804F 		cmp	r3, #1073741824
 371 0008 00D0     		beq	.L27
 372              	.LVL21:
 373              	.L24:
 186:Src/stm32f1xx_hal_msp.c ****   {
 187:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 188:Src/stm32f1xx_hal_msp.c **** 
 189:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 190:Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 191:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 192:Src/stm32f1xx_hal_msp.c **** 
 193:Src/stm32f1xx_hal_msp.c ****     /* TIM2 interrupt DeInit */
 194:Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM2_IRQn);
 195:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 196:Src/stm32f1xx_hal_msp.c **** 
 197:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 198:Src/stm32f1xx_hal_msp.c ****   }
 199:Src/stm32f1xx_hal_msp.c **** 
 200:Src/stm32f1xx_hal_msp.c **** }
 374              		.loc 1 200 1 view .LVU82
 375 000a 08BD     		pop	{r3, pc}
 376              	.LVL22:
 377              	.L27:
 191:Src/stm32f1xx_hal_msp.c **** 
 378              		.loc 1 191 5 is_stmt 1 view .LVU83
 379 000c 044A     		ldr	r2, .L28
 380 000e D369     		ldr	r3, [r2, #28]
 381 0010 23F00103 		bic	r3, r3, #1
 382 0014 D361     		str	r3, [r2, #28]
 194:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 383              		.loc 1 194 5 view .LVU84
 384 0016 1C20     		movs	r0, #28
 385              	.LVL23:
 194:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 386              		.loc 1 194 5 is_stmt 0 view .LVU85
 387 0018 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 388              	.LVL24:
 389              		.loc 1 200 1 view .LVU86
 390 001c F5E7     		b	.L24
 391              	.L29:
 392 001e 00BF     		.align	2
 393              	.L28:
 394 0020 00100240 		.word	1073876992
 395              		.cfi_endproc
 396              	.LFE69:
 398              		.text
 399              	.Letext0:
 400              		.file 2 "/usr/local/Caskroom/gcc-arm-embedded/9-2019-q4-major/gcc-arm-none-eabi-9-2019-q4-major/ar
 401              		.file 3 "/usr/local/Caskroom/gcc-arm-embedded/9-2019-q4-major/gcc-arm-none-eabi-9-2019-q4-major/ar
 402              		.file 4 "Drivers/CMSIS/Include/core_cm3.h"
 403              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h"
 404              		.file 6 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 405              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 406              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 407              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
ARM GAS  /var/folders/_c/3mvhhp0n6c911sz2x6pc3_n40000gn/T//ccFW0706.s 			page 12


 408              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_spi.h"
 409              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 410              		.file 12 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 411              		.file 13 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
ARM GAS  /var/folders/_c/3mvhhp0n6c911sz2x6pc3_n40000gn/T//ccFW0706.s 			page 13


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f1xx_hal_msp.c
/var/folders/_c/3mvhhp0n6c911sz2x6pc3_n40000gn/T//ccFW0706.s:16     .text.HAL_MspInit:0000000000000000 $t
/var/folders/_c/3mvhhp0n6c911sz2x6pc3_n40000gn/T//ccFW0706.s:24     .text.HAL_MspInit:0000000000000000 HAL_MspInit
/var/folders/_c/3mvhhp0n6c911sz2x6pc3_n40000gn/T//ccFW0706.s:91     .text.HAL_MspInit:000000000000003c $d
/var/folders/_c/3mvhhp0n6c911sz2x6pc3_n40000gn/T//ccFW0706.s:97     .text.HAL_SPI_MspInit:0000000000000000 $t
/var/folders/_c/3mvhhp0n6c911sz2x6pc3_n40000gn/T//ccFW0706.s:104    .text.HAL_SPI_MspInit:0000000000000000 HAL_SPI_MspInit
/var/folders/_c/3mvhhp0n6c911sz2x6pc3_n40000gn/T//ccFW0706.s:211    .text.HAL_SPI_MspInit:000000000000006c $d
/var/folders/_c/3mvhhp0n6c911sz2x6pc3_n40000gn/T//ccFW0706.s:217    .text.HAL_SPI_MspDeInit:0000000000000000 $t
/var/folders/_c/3mvhhp0n6c911sz2x6pc3_n40000gn/T//ccFW0706.s:224    .text.HAL_SPI_MspDeInit:0000000000000000 HAL_SPI_MspDeInit
/var/folders/_c/3mvhhp0n6c911sz2x6pc3_n40000gn/T//ccFW0706.s:271    .text.HAL_SPI_MspDeInit:0000000000000028 $d
/var/folders/_c/3mvhhp0n6c911sz2x6pc3_n40000gn/T//ccFW0706.s:278    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
/var/folders/_c/3mvhhp0n6c911sz2x6pc3_n40000gn/T//ccFW0706.s:285    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
/var/folders/_c/3mvhhp0n6c911sz2x6pc3_n40000gn/T//ccFW0706.s:346    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
/var/folders/_c/3mvhhp0n6c911sz2x6pc3_n40000gn/T//ccFW0706.s:353    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
/var/folders/_c/3mvhhp0n6c911sz2x6pc3_n40000gn/T//ccFW0706.s:394    .text.HAL_TIM_Base_MspDeInit:0000000000000020 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_DeInit
HAL_NVIC_DisableIRQ
