dogma:0.0408488038469
lut:0.0375459132321
gate:0.0304502389574
mmd:0.0202838828156
fanins:0.0156316012094
depth:0.0150732215704
bin:0.0131805651703
sgd:0.0130489234511
decomposition:0.0123849114223
chortle:0.0112964710305
flowmap:0.0112964710305
tos:0.0106779688467
mapping:0.010560093275
stratum:0.0102397945178
fanin:0.0101037947723
cutmap:0.0100413075827
gsbp:0.0100413075827
ffd:0.00943436410028
rugged:0.00893234354824
packing:0.00831863148312
decomposed:0.0073556300675
structural:0.0072260831566
bins:0.00713595780931
fpga:0.00695986165451
packed:0.00687870168297
mc:0.00685982743687
height:0.00653315569888
dmig:0.00627581723916
cut:0.00607115709329
fpgas:0.00587402488044
subnetwork:0.00575629640399
gates:0.00535043786553
bfd:0.00502065379133
luts:0.00487609262754
pis:0.00446617177412
strata:0.00405635326495
node:0.00382462890597
benchmarks:0.00370589388446
pi:0.00366013410817
network:0.00350636864533
networks:0.00323722073984
synthesis:0.00319357902829
feasible:0.00309814411027
technology:0.00303918628023
nodes:0.00303051842164
rot:0.00274963621324
rectangle:0.00271438861222
minimization:0.00253132787754
decompositions:0.00242042964561
logic:0.00240958487426
np:0.00234465667962
min:0.0023167750447
msd:0.0022693779915
circuits:0.00219983937163
subnetworks:0.00213559376935
algebraic:0.00212748239227
unbounded:0.00211625903897
delay:0.00211504026273
script:0.00206008929312
boolean:0.00200829658794
decompose:0.00197523304062
designs:0.00191981359614
decomposes:0.00191606840121
literal:0.00188907440093
dfmap:0.00188274517175
resynthesis:0.00183309080882
clause:0.00177812410922
lookup:0.00175320877744
des:0.00170241204812
ckt:0.00170203349362
cone:0.00166730000391
fanout:0.00165234069354
area:0.00162278730858
collapsed:0.00159672366767
heuristic:0.00159026279748
sis:0.00150241410817
subfunctions:0.00146282778826
cordic:0.00146282778826
circuit:0.00140059434128
fanouts:0.00137481810662
runtime:0.00134001137043
programmable:0.00133421099425
functionally:0.00126705485912
rasp:0.00125516344783
dalu:0.00125516344783
pack:0.00124724135216
label:0.00123727490378
bounded:0.00122746694722
heuristics:0.00120074929451
structurally:0.00116930144283
functional:0.00114448714854
crf:0.00113468899575
buffer:0.00108935115433
duplication:0.00107947108625
inputs:0.00102092982016
flow:0.000984161737687
labels:0.000968478663203
connect:0.000967902552043
implements:0.000962034491603
combinational:0.000935431014119
count:0.000922596265454
mcnc:0.000916545404412
created:0.000890781249291
collapse:0.000888943238175
dag:0.000888943238175
directed:0.00087498791126
pos:0.00087117971659
buffers:0.000832674806076
minutes:0.00082939365695
runtimes:0.00080830358178
arrays:0.000791097807056
truth:0.000785958635243
labeled:0.000781004228643
map:0.000758830381812
benchmark:0.000755402305581
integrated:0.000752833701696
obtains:0.000746530892766
sram:0.000741650494572
root:0.000723294643513
employed:0.000719735140064
clauses:0.000715939380984
iterates:0.000709336240379
hours:0.00069969872468
divisions:0.000693233945385
named:0.000686192616451
grouping:0.000678349797481
ary:0.000672518114275
covered:0.000667738738026
jl:0.000666951038801
rooted:0.000661180645387
cube:0.000655666256047
po:0.000649473285645
prepared:0.000644001669406
expands:0.00063868946707
xor:0.000633527429559
collapsing:0.000633527429559
objective:0.000632371797716
satisfiable:0.000628507089613
techmap:0.000627581723916
quickturn:0.000627581723916
tum:0.000627581723916
pga:0.000627581723916
boolmap:0.000627581723916
legl:0.000627581723916
gate decomposition:0.0550277726982
mapping depth:0.0288895806665
structural gate:0.0288895806665
dogma m:0.0268260391904
lut mapping:0.0213232619205
mmd n:0.0199475676031
technology mapping:0.019192381071
k bounded:0.0185307606973
k feasible:0.0182014501177
bounded network:0.0163185414849
sgd k:0.0158204846507
mapping solution:0.0158204846507
d v:0.0139373243667
simple gate:0.013807996641
network n:0.0136542447243
bounded networks:0.0130690960158
lut based:0.0130328437829
depth optimal:0.0119250880082
based fpga:0.0116934016984
node v:0.0114157510754
min height:0.0110055545396
k lut:0.0103177073809
feasible cut:0.0103177073809
depth q:0.00962986022218
gsbp problem:0.00962986022218
mc ffd:0.00962986022218
chortle d:0.00962986022218
v n:0.00925391124445
mmd d:0.00894201306345
input v:0.008886029852
mapping area:0.00825416590472
height k:0.00821983175354
c rugged:0.007566318746
height q:0.00687847158727
minimum mapping:0.00687847158727
mapping solutions:0.00687847158727
optimal technology:0.00687847158727
decomposition algorithms:0.00682712236216
based fpgas:0.00651642189147
subnetwork n:0.00619062442854
global stratum:0.00619062442854
n mmd:0.00619062442854
g q:0.00610913313346
n v:0.00593371908107
c j:0.00566771523467
bin packing:0.00557796998013
k sgd:0.00550277726982
k problem:0.0053316179112
fpga designs:0.00510654379572
feasible bins:0.00481493011109
completely decomposed:0.00481493011109
k unbounded:0.00481493011109
decomposed network:0.00481493011109
decomposition algorithm:0.00469871420248
b c:0.00460966207084
l j:0.00455761238519
q f:0.00444605567563
rugged script:0.00439345347669
one bin:0.00439345347669
gate networks:0.00439345347669
mapping algorithms:0.00438391026856
bin node:0.00412708295236
ffd packing:0.00412708295236
fanin cone:0.00412708295236
common fanins:0.00412708295236
lut network:0.00412708295236
lut networks:0.00412708295236
packing heuristic:0.00412708295236
mapping approaches:0.00412708295236
directed technology:0.00412708295236
min cut:0.00405670544009
performance directed:0.00397175628556
decomposition step:0.00397175628556
c d:0.00389358253551
fpga technology:0.00376581726574
depth minimization:0.00376581726574
c original:0.00376581726574
input l:0.00372489594291
n k:0.00367480834859
logic synthesis:0.00360790631006
decomposition approaches:0.0035544119408
mapping results:0.0035544119408
table based:0.00354961726008
output node:0.00354961726008
k d:0.00347080157766
d e:0.00345004100453
larger mapping:0.00343923579363
depth reduced:0.00343923579363
smaller mapping:0.00343923579363
d dogma:0.00343923579363
local stratum:0.00343923579363
delay oriented:0.00343923579363
structural algebraic:0.00343923579363
ffd heuristic:0.00343923579363
dmig chortle:0.00343923579363
tos m:0.00343923579363
m speed_up:0.00343923579363
bin nodes:0.00343923579363
feasible bin:0.00343923579363
optimal mapping:0.00340436253048
delay minimization:0.00340436253048
k 3:0.00339119115422
g h:0.00335046560031
q 1:0.00326670694488
x v:0.0032338654397
np hard:0.0032051754073
best mapping:0.00313818105478
simple gates:0.00313818105478
k 5:0.00311005613212
instance f:0.00304252908007
e f:0.00303629681077
area minimization:0.00296200995067
gate type:0.00296200995067
labels l:0.00296200995067
k pi:0.00296200995067
bin b:0.00296200995067
flow network:0.00296200995067
v v:0.00293547884795
logic optimization:0.00292590958378
node w:0.00287839808463
lut input:0.00275138863491
duplication free:0.00275138863491
step mapping:0.00275138863491
sis sesl92:0.00275138863491
structural gate decomposition:0.0296480497666
d v n:0.018078079126
k bounded network:0.0159087096308
lut based fpga:0.0108468474756
height k feasible:0.0108468474756
min height k:0.0108468474756
k feasible cut:0.0101237243105
cut of height:0.0101237243105
gate decomposition algorithms:0.00867747798046
bounded network n:0.00795435481542
mmd d v:0.00795435481542
g q f:0.00729209233787
stratum of depth:0.00723123165039
minimum mapping depth:0.00723123165039
height q 1:0.00723123165039
hard for k:0.00723123165039
optimal technology mapping:0.00723123165039
depth optimal technology:0.00650810848535
based fpga designs:0.00650810848535
gate decomposition algorithm:0.00578498532031
dogma and dogma:0.00578498532031
sgd k problem:0.00578498532031
n mmd n:0.00578498532031
k sgd k:0.00578498532031
n c j:0.00530333988208
node v v:0.00506186215527
simple gate networks:0.00506186215527
k feasible bins:0.00506186215527
mmd n v:0.00506186215527
c d e:0.00486243550289
b c d:0.00461896525224
performance directed technology:0.00433873899023
decomposition and lut:0.00433873899023
based fpga technology:0.00433873899023
fpga technology mapping:0.00433873899023
pi s k:0.00433873899023
mc ffd packing:0.00433873899023
k lut mapping:0.00433873899023
directed technology mapping:0.00433873899023
depth and area:0.00433873899023
packed into one:0.00397750491156
d v l:0.00361561582519
chortle d dogma:0.00361561582519
bounded network node:0.00361561582519
network n 2:0.00361561582519
lut based fpgas:0.00361561582519
input v 3:0.00361561582519
decomposition algorithm d:0.00361561582519
lut mapping algorithms:0.00361561582519
dogma m speed_up:0.00361561582519
gate decomposition approaches:0.00361561582519
table based fpgas:0.00361561582519
dmig chortle d:0.00361561582519
lookup table based:0.00361561582519
v n mmd:0.00361561582519
subnetwork n k:0.00361561582519
network n f:0.00361561582519
sgd k d:0.00361561582519
k feasible bin:0.00361561582519
problem is np:0.00356093526584
d e f:0.00354277926502
network node v:0.0033145874263
n k c:0.0033145874263
clause c j:0.0033145874263
solution of n:0.0033145874263
network in figure:0.00325453258065
l j k:0.00301345404839
five structural gate:0.00289249266015
mapping solution m:0.00289249266015
benchmark set c:0.00289249266015
two step mapping:0.00289249266015
step d v:0.00289249266015
depth of 2:0.00289249266015
k d problem:0.00289249266015
mmd n mmd:0.00289249266015
stratum s q:0.00289249266015
mapping for lut:0.00289249266015
ffd packing heuristic:0.00289249266015
lut input size:0.00289249266015
dogma m results:0.00289249266015
k c j:0.00289249266015
multiple gate decomposition:0.00289249266015
decomposition step d:0.00289249266015
gate and input:0.00289249266015
algebraic and boolean:0.00289249266015
depth reduced node:0.00289249266015
minimization in lut:0.00289249266015
decomposition for depth:0.00289249266015
h f d:0.00289249266015
nodes in g:0.00286070486515
e f x:0.00266087097771
n s k:0.00265166994104
k d v:0.00265166994104
n k f:0.00265166994104
g h f:0.00265166994104
depth of 3:0.00265166994104
d a d:0.00253566104774
corollary 1 1:0.00251076282983
c g h:0.00251076282983
