/**
  ******************************************************************************
  * @file    dsp2_middle5_reg.h
  * @version V1.2
  * @date    2021-07-15
  * @brief   This file is the description of.IP register
  ******************************************************************************
  * @attention
  *
  * <h2><center>&copy; COPYRIGHT(c) 2020 Bouffalo Lab</center></h2>
  *
  * Redistribution and use in source and binary forms, with or without modification,
  * are permitted provided that the following conditions are met:
  *   1. Redistributions of source code must retain the above copyright notice,
  *      this list of conditions and the following disclaimer.
  *   2. Redistributions in binary form must reproduce the above copyright notice,
  *      this list of conditions and the following disclaimer in the documentation
  *      and/or other materials provided with the distribution.
  *   3. Neither the name of Bouffalo Lab nor the names of its contributors
  *      may be used to endorse or promote products derived from this software
  *      without specific prior written permission.
  *
  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  *
  ******************************************************************************
  */
#ifndef __DSP2_MIDDLE5_REG_H__
#define __DSP2_MIDDLE5_REG_H__

#include "bl808.h"

/* 0x000 : awb3_config_0 */
#define DSP2_MIDDLE5_AWB3_CONFIG_0_OFFSET     (0x000)
#define DSP2_MIDDLE5_AWB3_STAT_X_MAX_PRE      DSP2_MIDDLE5_AWB3_STAT_X_MAX_PRE
#define DSP2_MIDDLE5_AWB3_STAT_X_MAX_PRE_POS  (0U)
#define DSP2_MIDDLE5_AWB3_STAT_X_MAX_PRE_LEN  (11U)
#define DSP2_MIDDLE5_AWB3_STAT_X_MAX_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_STAT_X_MAX_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_STAT_X_MAX_PRE_POS)
#define DSP2_MIDDLE5_AWB3_STAT_X_MAX_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_STAT_X_MAX_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_STAT_X_MAX_PRE_POS))
#define DSP2_MIDDLE5_AWB3_STAT_X_MIN_PRE      DSP2_MIDDLE5_AWB3_STAT_X_MIN_PRE
#define DSP2_MIDDLE5_AWB3_STAT_X_MIN_PRE_POS  (16U)
#define DSP2_MIDDLE5_AWB3_STAT_X_MIN_PRE_LEN  (11U)
#define DSP2_MIDDLE5_AWB3_STAT_X_MIN_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_STAT_X_MIN_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_STAT_X_MIN_PRE_POS)
#define DSP2_MIDDLE5_AWB3_STAT_X_MIN_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_STAT_X_MIN_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_STAT_X_MIN_PRE_POS))
#define DSP2_MIDDLE5_AWB3_STAT_EN_PRE         DSP2_MIDDLE5_AWB3_STAT_EN_PRE
#define DSP2_MIDDLE5_AWB3_STAT_EN_PRE_POS     (31U)
#define DSP2_MIDDLE5_AWB3_STAT_EN_PRE_LEN     (1U)
#define DSP2_MIDDLE5_AWB3_STAT_EN_PRE_MSK     (((1U << DSP2_MIDDLE5_AWB3_STAT_EN_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_STAT_EN_PRE_POS)
#define DSP2_MIDDLE5_AWB3_STAT_EN_PRE_UMSK    (~(((1U << DSP2_MIDDLE5_AWB3_STAT_EN_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_STAT_EN_PRE_POS))

/* 0x004 : awb3_config_1 */
#define DSP2_MIDDLE5_AWB3_CONFIG_1_OFFSET     (0x004)
#define DSP2_MIDDLE5_AWB3_STAT_Y_MAX_PRE      DSP2_MIDDLE5_AWB3_STAT_Y_MAX_PRE
#define DSP2_MIDDLE5_AWB3_STAT_Y_MAX_PRE_POS  (0U)
#define DSP2_MIDDLE5_AWB3_STAT_Y_MAX_PRE_LEN  (11U)
#define DSP2_MIDDLE5_AWB3_STAT_Y_MAX_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_STAT_Y_MAX_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_STAT_Y_MAX_PRE_POS)
#define DSP2_MIDDLE5_AWB3_STAT_Y_MAX_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_STAT_Y_MAX_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_STAT_Y_MAX_PRE_POS))
#define DSP2_MIDDLE5_AWB3_STAT_Y_MIN_PRE      DSP2_MIDDLE5_AWB3_STAT_Y_MIN_PRE
#define DSP2_MIDDLE5_AWB3_STAT_Y_MIN_PRE_POS  (16U)
#define DSP2_MIDDLE5_AWB3_STAT_Y_MIN_PRE_LEN  (11U)
#define DSP2_MIDDLE5_AWB3_STAT_Y_MIN_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_STAT_Y_MIN_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_STAT_Y_MIN_PRE_POS)
#define DSP2_MIDDLE5_AWB3_STAT_Y_MIN_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_STAT_Y_MIN_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_STAT_Y_MIN_PRE_POS))

/* 0x008 : awb3_config_2 */
#define DSP2_MIDDLE5_AWB3_CONFIG_2_OFFSET       (0x008)
#define DSP2_MIDDLE5_AWB3_B_RATIO_OFST_PRE      DSP2_MIDDLE5_AWB3_B_RATIO_OFST_PRE
#define DSP2_MIDDLE5_AWB3_B_RATIO_OFST_PRE_POS  (0U)
#define DSP2_MIDDLE5_AWB3_B_RATIO_OFST_PRE_LEN  (12U)
#define DSP2_MIDDLE5_AWB3_B_RATIO_OFST_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_B_RATIO_OFST_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_B_RATIO_OFST_PRE_POS)
#define DSP2_MIDDLE5_AWB3_B_RATIO_OFST_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_B_RATIO_OFST_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_B_RATIO_OFST_PRE_POS))
#define DSP2_MIDDLE5_AWB3_R_RATIO_OFST_PRE      DSP2_MIDDLE5_AWB3_R_RATIO_OFST_PRE
#define DSP2_MIDDLE5_AWB3_R_RATIO_OFST_PRE_POS  (16U)
#define DSP2_MIDDLE5_AWB3_R_RATIO_OFST_PRE_LEN  (12U)
#define DSP2_MIDDLE5_AWB3_R_RATIO_OFST_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_R_RATIO_OFST_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_R_RATIO_OFST_PRE_POS)
#define DSP2_MIDDLE5_AWB3_R_RATIO_OFST_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_R_RATIO_OFST_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_R_RATIO_OFST_PRE_POS))
#define DSP2_MIDDLE5_AWB3_G_DIVISOR_PRE         DSP2_MIDDLE5_AWB3_G_DIVISOR_PRE
#define DSP2_MIDDLE5_AWB3_G_DIVISOR_PRE_POS     (31U)
#define DSP2_MIDDLE5_AWB3_G_DIVISOR_PRE_LEN     (1U)
#define DSP2_MIDDLE5_AWB3_G_DIVISOR_PRE_MSK     (((1U << DSP2_MIDDLE5_AWB3_G_DIVISOR_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_G_DIVISOR_PRE_POS)
#define DSP2_MIDDLE5_AWB3_G_DIVISOR_PRE_UMSK    (~(((1U << DSP2_MIDDLE5_AWB3_G_DIVISOR_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_G_DIVISOR_PRE_POS))

/* 0x00C : awb3_config_3 */
#define DSP2_MIDDLE5_AWB3_CONFIG_3_OFFSET       (0x00C)
#define DSP2_MIDDLE5_AWB3_B_RATIO_MULT_PRE      DSP2_MIDDLE5_AWB3_B_RATIO_MULT_PRE
#define DSP2_MIDDLE5_AWB3_B_RATIO_MULT_PRE_POS  (0U)
#define DSP2_MIDDLE5_AWB3_B_RATIO_MULT_PRE_LEN  (12U)
#define DSP2_MIDDLE5_AWB3_B_RATIO_MULT_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_B_RATIO_MULT_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_B_RATIO_MULT_PRE_POS)
#define DSP2_MIDDLE5_AWB3_B_RATIO_MULT_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_B_RATIO_MULT_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_B_RATIO_MULT_PRE_POS))
#define DSP2_MIDDLE5_AWB3_R_RATIO_MULT_PRE      DSP2_MIDDLE5_AWB3_R_RATIO_MULT_PRE
#define DSP2_MIDDLE5_AWB3_R_RATIO_MULT_PRE_POS  (16U)
#define DSP2_MIDDLE5_AWB3_R_RATIO_MULT_PRE_LEN  (12U)
#define DSP2_MIDDLE5_AWB3_R_RATIO_MULT_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_R_RATIO_MULT_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_R_RATIO_MULT_PRE_POS)
#define DSP2_MIDDLE5_AWB3_R_RATIO_MULT_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_R_RATIO_MULT_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_R_RATIO_MULT_PRE_POS))

/* 0x010 : awb3_config_4 */
#define DSP2_MIDDLE5_AWB3_CONFIG_4_OFFSET        (0x010)
#define DSP2_MIDDLE5_AWB3_RATIO_SUM_MAX_PRE      DSP2_MIDDLE5_AWB3_RATIO_SUM_MAX_PRE
#define DSP2_MIDDLE5_AWB3_RATIO_SUM_MAX_PRE_POS  (0U)
#define DSP2_MIDDLE5_AWB3_RATIO_SUM_MAX_PRE_LEN  (9U)
#define DSP2_MIDDLE5_AWB3_RATIO_SUM_MAX_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_RATIO_SUM_MAX_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_RATIO_SUM_MAX_PRE_POS)
#define DSP2_MIDDLE5_AWB3_RATIO_SUM_MAX_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_RATIO_SUM_MAX_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_RATIO_SUM_MAX_PRE_POS))
#define DSP2_MIDDLE5_AWB3_RATIO_SUM_MIN_PRE      DSP2_MIDDLE5_AWB3_RATIO_SUM_MIN_PRE
#define DSP2_MIDDLE5_AWB3_RATIO_SUM_MIN_PRE_POS  (9U)
#define DSP2_MIDDLE5_AWB3_RATIO_SUM_MIN_PRE_LEN  (9U)
#define DSP2_MIDDLE5_AWB3_RATIO_SUM_MIN_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_RATIO_SUM_MIN_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_RATIO_SUM_MIN_PRE_POS)
#define DSP2_MIDDLE5_AWB3_RATIO_SUM_MIN_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_RATIO_SUM_MIN_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_RATIO_SUM_MIN_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_RATIO_GAIN_PRE      DSP2_MIDDLE5_AWB3_WT_RATIO_GAIN_PRE
#define DSP2_MIDDLE5_AWB3_WT_RATIO_GAIN_PRE_POS  (18U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_GAIN_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_GAIN_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_GAIN_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_GAIN_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_GAIN_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_GAIN_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_GAIN_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_RATIO_EN_PRE        DSP2_MIDDLE5_AWB3_WT_RATIO_EN_PRE
#define DSP2_MIDDLE5_AWB3_WT_RATIO_EN_PRE_POS    (26U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_EN_PRE_LEN    (1U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_EN_PRE_MSK    (((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_EN_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_EN_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_EN_PRE_UMSK   (~(((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_EN_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_EN_PRE_POS))

/* 0x014 : awb3_config_5 */
#define DSP2_MIDDLE5_AWB3_CONFIG_5_OFFSET      (0x014)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_00_PRE      DSP2_MIDDLE5_AWB3_WT_RATIO_00_PRE
#define DSP2_MIDDLE5_AWB3_WT_RATIO_00_PRE_POS  (0U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_00_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_00_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_00_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_00_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_00_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_00_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_00_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_RATIO_01_PRE      DSP2_MIDDLE5_AWB3_WT_RATIO_01_PRE
#define DSP2_MIDDLE5_AWB3_WT_RATIO_01_PRE_POS  (8U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_01_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_01_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_01_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_01_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_01_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_01_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_01_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_RATIO_02_PRE      DSP2_MIDDLE5_AWB3_WT_RATIO_02_PRE
#define DSP2_MIDDLE5_AWB3_WT_RATIO_02_PRE_POS  (16U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_02_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_02_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_02_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_02_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_02_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_02_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_02_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_RATIO_03_PRE      DSP2_MIDDLE5_AWB3_WT_RATIO_03_PRE
#define DSP2_MIDDLE5_AWB3_WT_RATIO_03_PRE_POS  (24U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_03_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_03_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_03_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_03_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_03_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_03_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_03_PRE_POS))

/* 0x018 : awb3_config_6 */
#define DSP2_MIDDLE5_AWB3_CONFIG_6_OFFSET      (0x018)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_04_PRE      DSP2_MIDDLE5_AWB3_WT_RATIO_04_PRE
#define DSP2_MIDDLE5_AWB3_WT_RATIO_04_PRE_POS  (0U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_04_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_04_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_04_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_04_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_04_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_04_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_04_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_RATIO_05_PRE      DSP2_MIDDLE5_AWB3_WT_RATIO_05_PRE
#define DSP2_MIDDLE5_AWB3_WT_RATIO_05_PRE_POS  (8U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_05_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_05_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_05_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_05_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_05_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_05_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_05_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_RATIO_06_PRE      DSP2_MIDDLE5_AWB3_WT_RATIO_06_PRE
#define DSP2_MIDDLE5_AWB3_WT_RATIO_06_PRE_POS  (16U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_06_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_06_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_06_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_06_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_06_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_06_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_06_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_RATIO_07_PRE      DSP2_MIDDLE5_AWB3_WT_RATIO_07_PRE
#define DSP2_MIDDLE5_AWB3_WT_RATIO_07_PRE_POS  (24U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_07_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_07_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_07_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_07_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_07_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_07_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_07_PRE_POS))

/* 0x01C : awb3_config_7 */
#define DSP2_MIDDLE5_AWB3_CONFIG_7_OFFSET      (0x01C)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_08_PRE      DSP2_MIDDLE5_AWB3_WT_RATIO_08_PRE
#define DSP2_MIDDLE5_AWB3_WT_RATIO_08_PRE_POS  (0U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_08_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_08_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_08_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_08_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_08_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_08_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_08_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_RATIO_10_PRE      DSP2_MIDDLE5_AWB3_WT_RATIO_10_PRE
#define DSP2_MIDDLE5_AWB3_WT_RATIO_10_PRE_POS  (8U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_10_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_10_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_10_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_10_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_10_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_10_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_10_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_RATIO_11_PRE      DSP2_MIDDLE5_AWB3_WT_RATIO_11_PRE
#define DSP2_MIDDLE5_AWB3_WT_RATIO_11_PRE_POS  (16U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_11_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_11_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_11_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_11_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_11_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_11_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_11_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_RATIO_12_PRE      DSP2_MIDDLE5_AWB3_WT_RATIO_12_PRE
#define DSP2_MIDDLE5_AWB3_WT_RATIO_12_PRE_POS  (24U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_12_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_12_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_12_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_12_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_12_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_12_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_12_PRE_POS))

/* 0x020 : awb3_config_8 */
#define DSP2_MIDDLE5_AWB3_CONFIG_8_OFFSET      (0x020)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_13_PRE      DSP2_MIDDLE5_AWB3_WT_RATIO_13_PRE
#define DSP2_MIDDLE5_AWB3_WT_RATIO_13_PRE_POS  (0U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_13_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_13_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_13_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_13_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_13_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_13_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_13_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_RATIO_14_PRE      DSP2_MIDDLE5_AWB3_WT_RATIO_14_PRE
#define DSP2_MIDDLE5_AWB3_WT_RATIO_14_PRE_POS  (8U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_14_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_14_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_14_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_14_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_14_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_14_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_14_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_RATIO_15_PRE      DSP2_MIDDLE5_AWB3_WT_RATIO_15_PRE
#define DSP2_MIDDLE5_AWB3_WT_RATIO_15_PRE_POS  (16U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_15_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_15_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_15_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_15_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_15_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_15_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_15_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_RATIO_16_PRE      DSP2_MIDDLE5_AWB3_WT_RATIO_16_PRE
#define DSP2_MIDDLE5_AWB3_WT_RATIO_16_PRE_POS  (24U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_16_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_16_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_16_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_16_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_16_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_16_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_16_PRE_POS))

/* 0x024 : awb3_config_9 */
#define DSP2_MIDDLE5_AWB3_CONFIG_9_OFFSET      (0x024)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_17_PRE      DSP2_MIDDLE5_AWB3_WT_RATIO_17_PRE
#define DSP2_MIDDLE5_AWB3_WT_RATIO_17_PRE_POS  (0U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_17_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_17_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_17_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_17_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_17_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_17_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_17_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_RATIO_18_PRE      DSP2_MIDDLE5_AWB3_WT_RATIO_18_PRE
#define DSP2_MIDDLE5_AWB3_WT_RATIO_18_PRE_POS  (8U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_18_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_18_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_18_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_18_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_18_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_18_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_18_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_RATIO_20_PRE      DSP2_MIDDLE5_AWB3_WT_RATIO_20_PRE
#define DSP2_MIDDLE5_AWB3_WT_RATIO_20_PRE_POS  (16U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_20_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_20_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_20_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_20_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_20_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_20_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_20_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_RATIO_21_PRE      DSP2_MIDDLE5_AWB3_WT_RATIO_21_PRE
#define DSP2_MIDDLE5_AWB3_WT_RATIO_21_PRE_POS  (24U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_21_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_21_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_21_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_21_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_21_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_21_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_21_PRE_POS))

/* 0x028 : awb3_config_10 */
#define DSP2_MIDDLE5_AWB3_CONFIG_10_OFFSET     (0x028)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_22_PRE      DSP2_MIDDLE5_AWB3_WT_RATIO_22_PRE
#define DSP2_MIDDLE5_AWB3_WT_RATIO_22_PRE_POS  (0U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_22_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_22_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_22_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_22_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_22_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_22_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_22_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_RATIO_23_PRE      DSP2_MIDDLE5_AWB3_WT_RATIO_23_PRE
#define DSP2_MIDDLE5_AWB3_WT_RATIO_23_PRE_POS  (8U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_23_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_23_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_23_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_23_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_23_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_23_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_23_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_RATIO_24_PRE      DSP2_MIDDLE5_AWB3_WT_RATIO_24_PRE
#define DSP2_MIDDLE5_AWB3_WT_RATIO_24_PRE_POS  (16U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_24_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_24_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_24_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_24_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_24_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_24_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_24_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_RATIO_25_PRE      DSP2_MIDDLE5_AWB3_WT_RATIO_25_PRE
#define DSP2_MIDDLE5_AWB3_WT_RATIO_25_PRE_POS  (24U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_25_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_25_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_25_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_25_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_25_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_25_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_25_PRE_POS))

/* 0x02C : awb3_config_11 */
#define DSP2_MIDDLE5_AWB3_CONFIG_11_OFFSET     (0x02C)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_26_PRE      DSP2_MIDDLE5_AWB3_WT_RATIO_26_PRE
#define DSP2_MIDDLE5_AWB3_WT_RATIO_26_PRE_POS  (0U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_26_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_26_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_26_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_26_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_26_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_26_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_26_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_RATIO_27_PRE      DSP2_MIDDLE5_AWB3_WT_RATIO_27_PRE
#define DSP2_MIDDLE5_AWB3_WT_RATIO_27_PRE_POS  (8U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_27_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_27_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_27_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_27_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_27_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_27_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_27_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_RATIO_28_PRE      DSP2_MIDDLE5_AWB3_WT_RATIO_28_PRE
#define DSP2_MIDDLE5_AWB3_WT_RATIO_28_PRE_POS  (16U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_28_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_28_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_28_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_28_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_28_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_28_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_28_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_RATIO_30_PRE      DSP2_MIDDLE5_AWB3_WT_RATIO_30_PRE
#define DSP2_MIDDLE5_AWB3_WT_RATIO_30_PRE_POS  (24U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_30_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_30_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_30_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_30_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_30_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_30_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_30_PRE_POS))

/* 0x030 : awb3_config_12 */
#define DSP2_MIDDLE5_AWB3_CONFIG_12_OFFSET     (0x030)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_31_PRE      DSP2_MIDDLE5_AWB3_WT_RATIO_31_PRE
#define DSP2_MIDDLE5_AWB3_WT_RATIO_31_PRE_POS  (0U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_31_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_31_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_31_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_31_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_31_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_31_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_31_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_RATIO_32_PRE      DSP2_MIDDLE5_AWB3_WT_RATIO_32_PRE
#define DSP2_MIDDLE5_AWB3_WT_RATIO_32_PRE_POS  (8U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_32_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_32_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_32_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_32_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_32_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_32_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_32_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_RATIO_33_PRE      DSP2_MIDDLE5_AWB3_WT_RATIO_33_PRE
#define DSP2_MIDDLE5_AWB3_WT_RATIO_33_PRE_POS  (16U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_33_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_33_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_33_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_33_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_33_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_33_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_33_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_RATIO_34_PRE      DSP2_MIDDLE5_AWB3_WT_RATIO_34_PRE
#define DSP2_MIDDLE5_AWB3_WT_RATIO_34_PRE_POS  (24U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_34_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_34_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_34_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_34_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_34_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_34_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_34_PRE_POS))

/* 0x034 : awb3_config_13 */
#define DSP2_MIDDLE5_AWB3_CONFIG_13_OFFSET     (0x034)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_35_PRE      DSP2_MIDDLE5_AWB3_WT_RATIO_35_PRE
#define DSP2_MIDDLE5_AWB3_WT_RATIO_35_PRE_POS  (0U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_35_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_35_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_35_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_35_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_35_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_35_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_35_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_RATIO_36_PRE      DSP2_MIDDLE5_AWB3_WT_RATIO_36_PRE
#define DSP2_MIDDLE5_AWB3_WT_RATIO_36_PRE_POS  (8U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_36_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_36_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_36_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_36_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_36_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_36_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_36_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_RATIO_37_PRE      DSP2_MIDDLE5_AWB3_WT_RATIO_37_PRE
#define DSP2_MIDDLE5_AWB3_WT_RATIO_37_PRE_POS  (16U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_37_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_37_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_37_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_37_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_37_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_37_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_37_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_RATIO_38_PRE      DSP2_MIDDLE5_AWB3_WT_RATIO_38_PRE
#define DSP2_MIDDLE5_AWB3_WT_RATIO_38_PRE_POS  (24U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_38_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_38_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_38_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_38_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_38_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_38_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_38_PRE_POS))

/* 0x038 : awb3_config_14 */
#define DSP2_MIDDLE5_AWB3_CONFIG_14_OFFSET     (0x038)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_40_PRE      DSP2_MIDDLE5_AWB3_WT_RATIO_40_PRE
#define DSP2_MIDDLE5_AWB3_WT_RATIO_40_PRE_POS  (0U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_40_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_40_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_40_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_40_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_40_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_40_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_40_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_RATIO_41_PRE      DSP2_MIDDLE5_AWB3_WT_RATIO_41_PRE
#define DSP2_MIDDLE5_AWB3_WT_RATIO_41_PRE_POS  (8U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_41_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_41_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_41_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_41_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_41_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_41_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_41_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_RATIO_42_PRE      DSP2_MIDDLE5_AWB3_WT_RATIO_42_PRE
#define DSP2_MIDDLE5_AWB3_WT_RATIO_42_PRE_POS  (16U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_42_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_42_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_42_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_42_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_42_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_42_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_42_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_RATIO_43_PRE      DSP2_MIDDLE5_AWB3_WT_RATIO_43_PRE
#define DSP2_MIDDLE5_AWB3_WT_RATIO_43_PRE_POS  (24U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_43_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_43_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_43_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_43_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_43_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_43_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_43_PRE_POS))

/* 0x03C : awb3_config_15 */
#define DSP2_MIDDLE5_AWB3_CONFIG_15_OFFSET     (0x03C)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_44_PRE      DSP2_MIDDLE5_AWB3_WT_RATIO_44_PRE
#define DSP2_MIDDLE5_AWB3_WT_RATIO_44_PRE_POS  (0U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_44_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_44_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_44_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_44_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_44_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_44_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_44_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_RATIO_45_PRE      DSP2_MIDDLE5_AWB3_WT_RATIO_45_PRE
#define DSP2_MIDDLE5_AWB3_WT_RATIO_45_PRE_POS  (8U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_45_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_45_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_45_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_45_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_45_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_45_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_45_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_RATIO_46_PRE      DSP2_MIDDLE5_AWB3_WT_RATIO_46_PRE
#define DSP2_MIDDLE5_AWB3_WT_RATIO_46_PRE_POS  (16U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_46_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_46_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_46_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_46_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_46_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_46_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_46_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_RATIO_47_PRE      DSP2_MIDDLE5_AWB3_WT_RATIO_47_PRE
#define DSP2_MIDDLE5_AWB3_WT_RATIO_47_PRE_POS  (24U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_47_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_47_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_47_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_47_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_47_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_47_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_47_PRE_POS))

/* 0x040 : awb3_config_16 */
#define DSP2_MIDDLE5_AWB3_CONFIG_16_OFFSET     (0x040)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_48_PRE      DSP2_MIDDLE5_AWB3_WT_RATIO_48_PRE
#define DSP2_MIDDLE5_AWB3_WT_RATIO_48_PRE_POS  (0U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_48_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_48_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_48_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_48_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_48_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_48_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_48_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_RATIO_50_PRE      DSP2_MIDDLE5_AWB3_WT_RATIO_50_PRE
#define DSP2_MIDDLE5_AWB3_WT_RATIO_50_PRE_POS  (8U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_50_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_50_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_50_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_50_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_50_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_50_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_50_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_RATIO_51_PRE      DSP2_MIDDLE5_AWB3_WT_RATIO_51_PRE
#define DSP2_MIDDLE5_AWB3_WT_RATIO_51_PRE_POS  (16U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_51_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_51_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_51_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_51_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_51_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_51_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_51_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_RATIO_52_PRE      DSP2_MIDDLE5_AWB3_WT_RATIO_52_PRE
#define DSP2_MIDDLE5_AWB3_WT_RATIO_52_PRE_POS  (24U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_52_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_52_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_52_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_52_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_52_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_52_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_52_PRE_POS))

/* 0x044 : awb3_config_17 */
#define DSP2_MIDDLE5_AWB3_CONFIG_17_OFFSET     (0x044)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_53_PRE      DSP2_MIDDLE5_AWB3_WT_RATIO_53_PRE
#define DSP2_MIDDLE5_AWB3_WT_RATIO_53_PRE_POS  (0U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_53_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_53_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_53_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_53_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_53_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_53_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_53_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_RATIO_54_PRE      DSP2_MIDDLE5_AWB3_WT_RATIO_54_PRE
#define DSP2_MIDDLE5_AWB3_WT_RATIO_54_PRE_POS  (8U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_54_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_54_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_54_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_54_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_54_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_54_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_54_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_RATIO_55_PRE      DSP2_MIDDLE5_AWB3_WT_RATIO_55_PRE
#define DSP2_MIDDLE5_AWB3_WT_RATIO_55_PRE_POS  (16U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_55_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_55_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_55_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_55_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_55_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_55_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_55_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_RATIO_56_PRE      DSP2_MIDDLE5_AWB3_WT_RATIO_56_PRE
#define DSP2_MIDDLE5_AWB3_WT_RATIO_56_PRE_POS  (24U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_56_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_56_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_56_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_56_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_56_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_56_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_56_PRE_POS))

/* 0x048 : awb3_config_18 */
#define DSP2_MIDDLE5_AWB3_CONFIG_18_OFFSET     (0x048)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_57_PRE      DSP2_MIDDLE5_AWB3_WT_RATIO_57_PRE
#define DSP2_MIDDLE5_AWB3_WT_RATIO_57_PRE_POS  (0U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_57_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_57_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_57_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_57_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_57_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_57_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_57_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_RATIO_58_PRE      DSP2_MIDDLE5_AWB3_WT_RATIO_58_PRE
#define DSP2_MIDDLE5_AWB3_WT_RATIO_58_PRE_POS  (8U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_58_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_58_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_58_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_58_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_58_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_58_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_58_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_RATIO_60_PRE      DSP2_MIDDLE5_AWB3_WT_RATIO_60_PRE
#define DSP2_MIDDLE5_AWB3_WT_RATIO_60_PRE_POS  (16U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_60_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_60_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_60_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_60_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_60_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_60_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_60_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_RATIO_61_PRE      DSP2_MIDDLE5_AWB3_WT_RATIO_61_PRE
#define DSP2_MIDDLE5_AWB3_WT_RATIO_61_PRE_POS  (24U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_61_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_61_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_61_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_61_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_61_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_61_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_61_PRE_POS))

/* 0x04C : awb3_config_19 */
#define DSP2_MIDDLE5_AWB3_CONFIG_19_OFFSET     (0x04C)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_62_PRE      DSP2_MIDDLE5_AWB3_WT_RATIO_62_PRE
#define DSP2_MIDDLE5_AWB3_WT_RATIO_62_PRE_POS  (0U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_62_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_62_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_62_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_62_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_62_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_62_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_62_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_RATIO_63_PRE      DSP2_MIDDLE5_AWB3_WT_RATIO_63_PRE
#define DSP2_MIDDLE5_AWB3_WT_RATIO_63_PRE_POS  (8U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_63_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_63_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_63_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_63_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_63_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_63_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_63_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_RATIO_64_PRE      DSP2_MIDDLE5_AWB3_WT_RATIO_64_PRE
#define DSP2_MIDDLE5_AWB3_WT_RATIO_64_PRE_POS  (16U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_64_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_64_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_64_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_64_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_64_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_64_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_64_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_RATIO_65_PRE      DSP2_MIDDLE5_AWB3_WT_RATIO_65_PRE
#define DSP2_MIDDLE5_AWB3_WT_RATIO_65_PRE_POS  (24U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_65_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_65_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_65_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_65_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_65_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_65_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_65_PRE_POS))

/* 0x050 : awb3_config_20 */
#define DSP2_MIDDLE5_AWB3_CONFIG_20_OFFSET     (0x050)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_66_PRE      DSP2_MIDDLE5_AWB3_WT_RATIO_66_PRE
#define DSP2_MIDDLE5_AWB3_WT_RATIO_66_PRE_POS  (0U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_66_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_66_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_66_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_66_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_66_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_66_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_66_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_RATIO_67_PRE      DSP2_MIDDLE5_AWB3_WT_RATIO_67_PRE
#define DSP2_MIDDLE5_AWB3_WT_RATIO_67_PRE_POS  (8U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_67_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_67_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_67_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_67_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_67_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_67_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_67_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_RATIO_68_PRE      DSP2_MIDDLE5_AWB3_WT_RATIO_68_PRE
#define DSP2_MIDDLE5_AWB3_WT_RATIO_68_PRE_POS  (16U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_68_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_68_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_68_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_68_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_68_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_68_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_68_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_RATIO_70_PRE      DSP2_MIDDLE5_AWB3_WT_RATIO_70_PRE
#define DSP2_MIDDLE5_AWB3_WT_RATIO_70_PRE_POS  (24U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_70_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_70_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_70_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_70_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_70_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_70_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_70_PRE_POS))

/* 0x054 : awb3_config_21 */
#define DSP2_MIDDLE5_AWB3_CONFIG_21_OFFSET     (0x054)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_71_PRE      DSP2_MIDDLE5_AWB3_WT_RATIO_71_PRE
#define DSP2_MIDDLE5_AWB3_WT_RATIO_71_PRE_POS  (0U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_71_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_71_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_71_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_71_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_71_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_71_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_71_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_RATIO_72_PRE      DSP2_MIDDLE5_AWB3_WT_RATIO_72_PRE
#define DSP2_MIDDLE5_AWB3_WT_RATIO_72_PRE_POS  (8U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_72_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_72_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_72_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_72_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_72_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_72_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_72_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_RATIO_73_PRE      DSP2_MIDDLE5_AWB3_WT_RATIO_73_PRE
#define DSP2_MIDDLE5_AWB3_WT_RATIO_73_PRE_POS  (16U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_73_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_73_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_73_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_73_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_73_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_73_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_73_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_RATIO_74_PRE      DSP2_MIDDLE5_AWB3_WT_RATIO_74_PRE
#define DSP2_MIDDLE5_AWB3_WT_RATIO_74_PRE_POS  (24U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_74_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_74_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_74_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_74_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_74_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_74_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_74_PRE_POS))

/* 0x058 : awb3_config_22 */
#define DSP2_MIDDLE5_AWB3_CONFIG_22_OFFSET     (0x058)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_75_PRE      DSP2_MIDDLE5_AWB3_WT_RATIO_75_PRE
#define DSP2_MIDDLE5_AWB3_WT_RATIO_75_PRE_POS  (0U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_75_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_75_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_75_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_75_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_75_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_75_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_75_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_RATIO_76_PRE      DSP2_MIDDLE5_AWB3_WT_RATIO_76_PRE
#define DSP2_MIDDLE5_AWB3_WT_RATIO_76_PRE_POS  (8U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_76_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_76_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_76_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_76_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_76_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_76_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_76_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_RATIO_77_PRE      DSP2_MIDDLE5_AWB3_WT_RATIO_77_PRE
#define DSP2_MIDDLE5_AWB3_WT_RATIO_77_PRE_POS  (16U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_77_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_77_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_77_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_77_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_77_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_77_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_77_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_RATIO_78_PRE      DSP2_MIDDLE5_AWB3_WT_RATIO_78_PRE
#define DSP2_MIDDLE5_AWB3_WT_RATIO_78_PRE_POS  (24U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_78_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_78_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_78_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_78_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_78_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_78_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_78_PRE_POS))

/* 0x05C : awb3_config_23 */
#define DSP2_MIDDLE5_AWB3_CONFIG_23_OFFSET     (0x05C)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_80_PRE      DSP2_MIDDLE5_AWB3_WT_RATIO_80_PRE
#define DSP2_MIDDLE5_AWB3_WT_RATIO_80_PRE_POS  (0U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_80_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_80_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_80_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_80_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_80_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_80_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_80_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_RATIO_81_PRE      DSP2_MIDDLE5_AWB3_WT_RATIO_81_PRE
#define DSP2_MIDDLE5_AWB3_WT_RATIO_81_PRE_POS  (8U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_81_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_81_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_81_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_81_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_81_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_81_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_81_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_RATIO_82_PRE      DSP2_MIDDLE5_AWB3_WT_RATIO_82_PRE
#define DSP2_MIDDLE5_AWB3_WT_RATIO_82_PRE_POS  (16U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_82_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_82_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_82_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_82_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_82_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_82_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_82_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_RATIO_83_PRE      DSP2_MIDDLE5_AWB3_WT_RATIO_83_PRE
#define DSP2_MIDDLE5_AWB3_WT_RATIO_83_PRE_POS  (24U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_83_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_83_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_83_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_83_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_83_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_83_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_83_PRE_POS))

/* 0x060 : awb3_config_24 */
#define DSP2_MIDDLE5_AWB3_CONFIG_24_OFFSET     (0x060)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_84_PRE      DSP2_MIDDLE5_AWB3_WT_RATIO_84_PRE
#define DSP2_MIDDLE5_AWB3_WT_RATIO_84_PRE_POS  (0U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_84_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_84_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_84_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_84_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_84_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_84_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_84_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_RATIO_85_PRE      DSP2_MIDDLE5_AWB3_WT_RATIO_85_PRE
#define DSP2_MIDDLE5_AWB3_WT_RATIO_85_PRE_POS  (8U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_85_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_85_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_85_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_85_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_85_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_85_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_85_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_RATIO_86_PRE      DSP2_MIDDLE5_AWB3_WT_RATIO_86_PRE
#define DSP2_MIDDLE5_AWB3_WT_RATIO_86_PRE_POS  (16U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_86_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_86_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_86_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_86_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_86_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_86_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_86_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_RATIO_87_PRE      DSP2_MIDDLE5_AWB3_WT_RATIO_87_PRE
#define DSP2_MIDDLE5_AWB3_WT_RATIO_87_PRE_POS  (24U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_87_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_87_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_87_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_87_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_87_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_87_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_87_PRE_POS))

/* 0x064 : awb3_config_25 */
#define DSP2_MIDDLE5_AWB3_CONFIG_25_OFFSET     (0x064)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_88_PRE      DSP2_MIDDLE5_AWB3_WT_RATIO_88_PRE
#define DSP2_MIDDLE5_AWB3_WT_RATIO_88_PRE_POS  (0U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_88_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_88_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_88_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_88_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_RATIO_88_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_RATIO_88_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_RATIO_88_PRE_POS))

/* 0x068 : awb3_config_26 */
#define DSP2_MIDDLE5_AWB3_CONFIG_26_OFFSET   (0x068)
#define DSP2_MIDDLE5_AWB3_Y_R_COEFF_PRE      DSP2_MIDDLE5_AWB3_Y_R_COEFF_PRE
#define DSP2_MIDDLE5_AWB3_Y_R_COEFF_PRE_POS  (0U)
#define DSP2_MIDDLE5_AWB3_Y_R_COEFF_PRE_LEN  (12U)
#define DSP2_MIDDLE5_AWB3_Y_R_COEFF_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_Y_R_COEFF_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_Y_R_COEFF_PRE_POS)
#define DSP2_MIDDLE5_AWB3_Y_R_COEFF_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_Y_R_COEFF_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_Y_R_COEFF_PRE_POS))

/* 0x06C : awb3_config_27 */
#define DSP2_MIDDLE5_AWB3_CONFIG_27_OFFSET   (0x06C)
#define DSP2_MIDDLE5_AWB3_Y_G_COEFF_PRE      DSP2_MIDDLE5_AWB3_Y_G_COEFF_PRE
#define DSP2_MIDDLE5_AWB3_Y_G_COEFF_PRE_POS  (0U)
#define DSP2_MIDDLE5_AWB3_Y_G_COEFF_PRE_LEN  (12U)
#define DSP2_MIDDLE5_AWB3_Y_G_COEFF_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_Y_G_COEFF_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_Y_G_COEFF_PRE_POS)
#define DSP2_MIDDLE5_AWB3_Y_G_COEFF_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_Y_G_COEFF_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_Y_G_COEFF_PRE_POS))

/* 0x070 : awb3_config_28 */
#define DSP2_MIDDLE5_AWB3_CONFIG_28_OFFSET   (0x070)
#define DSP2_MIDDLE5_AWB3_Y_B_COEFF_PRE      DSP2_MIDDLE5_AWB3_Y_B_COEFF_PRE
#define DSP2_MIDDLE5_AWB3_Y_B_COEFF_PRE_POS  (0U)
#define DSP2_MIDDLE5_AWB3_Y_B_COEFF_PRE_LEN  (12U)
#define DSP2_MIDDLE5_AWB3_Y_B_COEFF_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_Y_B_COEFF_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_Y_B_COEFF_PRE_POS)
#define DSP2_MIDDLE5_AWB3_Y_B_COEFF_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_Y_B_COEFF_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_Y_B_COEFF_PRE_POS))

/* 0x074 : awb3_config_29 */
#define DSP2_MIDDLE5_AWB3_CONFIG_29_OFFSET    (0x074)
#define DSP2_MIDDLE5_AWB3_WT_Y_GAIN_PRE       DSP2_MIDDLE5_AWB3_WT_Y_GAIN_PRE
#define DSP2_MIDDLE5_AWB3_WT_Y_GAIN_PRE_POS   (0U)
#define DSP2_MIDDLE5_AWB3_WT_Y_GAIN_PRE_LEN   (8U)
#define DSP2_MIDDLE5_AWB3_WT_Y_GAIN_PRE_MSK   (((1U << DSP2_MIDDLE5_AWB3_WT_Y_GAIN_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_GAIN_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_Y_GAIN_PRE_UMSK  (~(((1U << DSP2_MIDDLE5_AWB3_WT_Y_GAIN_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_GAIN_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_Y_EN_PRE         DSP2_MIDDLE5_AWB3_WT_Y_EN_PRE
#define DSP2_MIDDLE5_AWB3_WT_Y_EN_PRE_POS     (8U)
#define DSP2_MIDDLE5_AWB3_WT_Y_EN_PRE_LEN     (1U)
#define DSP2_MIDDLE5_AWB3_WT_Y_EN_PRE_MSK     (((1U << DSP2_MIDDLE5_AWB3_WT_Y_EN_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_EN_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_Y_EN_PRE_UMSK    (~(((1U << DSP2_MIDDLE5_AWB3_WT_Y_EN_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_EN_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_Y_USE_G_PRE      DSP2_MIDDLE5_AWB3_WT_Y_USE_G_PRE
#define DSP2_MIDDLE5_AWB3_WT_Y_USE_G_PRE_POS  (12U)
#define DSP2_MIDDLE5_AWB3_WT_Y_USE_G_PRE_LEN  (1U)
#define DSP2_MIDDLE5_AWB3_WT_Y_USE_G_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_Y_USE_G_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_USE_G_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_Y_USE_G_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_Y_USE_G_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_USE_G_PRE_POS))

/* 0x078 : awb3_config_30 */
#define DSP2_MIDDLE5_AWB3_CONFIG_30_OFFSET (0x078)
#define DSP2_MIDDLE5_AWB3_WT_Y_00_PRE      DSP2_MIDDLE5_AWB3_WT_Y_00_PRE
#define DSP2_MIDDLE5_AWB3_WT_Y_00_PRE_POS  (0U)
#define DSP2_MIDDLE5_AWB3_WT_Y_00_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_Y_00_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_Y_00_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_00_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_Y_00_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_Y_00_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_00_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_Y_01_PRE      DSP2_MIDDLE5_AWB3_WT_Y_01_PRE
#define DSP2_MIDDLE5_AWB3_WT_Y_01_PRE_POS  (8U)
#define DSP2_MIDDLE5_AWB3_WT_Y_01_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_Y_01_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_Y_01_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_01_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_Y_01_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_Y_01_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_01_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_Y_02_PRE      DSP2_MIDDLE5_AWB3_WT_Y_02_PRE
#define DSP2_MIDDLE5_AWB3_WT_Y_02_PRE_POS  (16U)
#define DSP2_MIDDLE5_AWB3_WT_Y_02_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_Y_02_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_Y_02_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_02_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_Y_02_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_Y_02_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_02_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_Y_03_PRE      DSP2_MIDDLE5_AWB3_WT_Y_03_PRE
#define DSP2_MIDDLE5_AWB3_WT_Y_03_PRE_POS  (24U)
#define DSP2_MIDDLE5_AWB3_WT_Y_03_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_Y_03_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_Y_03_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_03_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_Y_03_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_Y_03_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_03_PRE_POS))

/* 0x07C : awb3_config_31 */
#define DSP2_MIDDLE5_AWB3_CONFIG_31_OFFSET (0x07C)
#define DSP2_MIDDLE5_AWB3_WT_Y_04_PRE      DSP2_MIDDLE5_AWB3_WT_Y_04_PRE
#define DSP2_MIDDLE5_AWB3_WT_Y_04_PRE_POS  (0U)
#define DSP2_MIDDLE5_AWB3_WT_Y_04_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_Y_04_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_Y_04_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_04_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_Y_04_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_Y_04_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_04_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_Y_05_PRE      DSP2_MIDDLE5_AWB3_WT_Y_05_PRE
#define DSP2_MIDDLE5_AWB3_WT_Y_05_PRE_POS  (8U)
#define DSP2_MIDDLE5_AWB3_WT_Y_05_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_Y_05_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_Y_05_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_05_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_Y_05_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_Y_05_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_05_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_Y_06_PRE      DSP2_MIDDLE5_AWB3_WT_Y_06_PRE
#define DSP2_MIDDLE5_AWB3_WT_Y_06_PRE_POS  (16U)
#define DSP2_MIDDLE5_AWB3_WT_Y_06_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_Y_06_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_Y_06_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_06_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_Y_06_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_Y_06_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_06_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_Y_07_PRE      DSP2_MIDDLE5_AWB3_WT_Y_07_PRE
#define DSP2_MIDDLE5_AWB3_WT_Y_07_PRE_POS  (24U)
#define DSP2_MIDDLE5_AWB3_WT_Y_07_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_Y_07_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_Y_07_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_07_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_Y_07_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_Y_07_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_07_PRE_POS))

/* 0x080 : awb3_config_32 */
#define DSP2_MIDDLE5_AWB3_CONFIG_32_OFFSET (0x080)
#define DSP2_MIDDLE5_AWB3_WT_Y_08_PRE      DSP2_MIDDLE5_AWB3_WT_Y_08_PRE
#define DSP2_MIDDLE5_AWB3_WT_Y_08_PRE_POS  (0U)
#define DSP2_MIDDLE5_AWB3_WT_Y_08_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_Y_08_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_Y_08_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_08_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_Y_08_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_Y_08_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_08_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_Y_10_PRE      DSP2_MIDDLE5_AWB3_WT_Y_10_PRE
#define DSP2_MIDDLE5_AWB3_WT_Y_10_PRE_POS  (8U)
#define DSP2_MIDDLE5_AWB3_WT_Y_10_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_Y_10_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_Y_10_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_10_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_Y_10_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_Y_10_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_10_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_Y_11_PRE      DSP2_MIDDLE5_AWB3_WT_Y_11_PRE
#define DSP2_MIDDLE5_AWB3_WT_Y_11_PRE_POS  (16U)
#define DSP2_MIDDLE5_AWB3_WT_Y_11_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_Y_11_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_Y_11_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_11_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_Y_11_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_Y_11_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_11_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_Y_12_PRE      DSP2_MIDDLE5_AWB3_WT_Y_12_PRE
#define DSP2_MIDDLE5_AWB3_WT_Y_12_PRE_POS  (24U)
#define DSP2_MIDDLE5_AWB3_WT_Y_12_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_Y_12_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_Y_12_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_12_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_Y_12_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_Y_12_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_12_PRE_POS))

/* 0x084 : awb3_config_33 */
#define DSP2_MIDDLE5_AWB3_CONFIG_33_OFFSET (0x084)
#define DSP2_MIDDLE5_AWB3_WT_Y_13_PRE      DSP2_MIDDLE5_AWB3_WT_Y_13_PRE
#define DSP2_MIDDLE5_AWB3_WT_Y_13_PRE_POS  (0U)
#define DSP2_MIDDLE5_AWB3_WT_Y_13_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_Y_13_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_Y_13_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_13_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_Y_13_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_Y_13_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_13_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_Y_14_PRE      DSP2_MIDDLE5_AWB3_WT_Y_14_PRE
#define DSP2_MIDDLE5_AWB3_WT_Y_14_PRE_POS  (8U)
#define DSP2_MIDDLE5_AWB3_WT_Y_14_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_Y_14_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_Y_14_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_14_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_Y_14_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_Y_14_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_14_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_Y_15_PRE      DSP2_MIDDLE5_AWB3_WT_Y_15_PRE
#define DSP2_MIDDLE5_AWB3_WT_Y_15_PRE_POS  (16U)
#define DSP2_MIDDLE5_AWB3_WT_Y_15_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_Y_15_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_Y_15_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_15_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_Y_15_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_Y_15_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_15_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_Y_16_PRE      DSP2_MIDDLE5_AWB3_WT_Y_16_PRE
#define DSP2_MIDDLE5_AWB3_WT_Y_16_PRE_POS  (24U)
#define DSP2_MIDDLE5_AWB3_WT_Y_16_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_Y_16_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_Y_16_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_16_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_Y_16_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_Y_16_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_16_PRE_POS))

/* 0x088 : awb3_config_34 */
#define DSP2_MIDDLE5_AWB3_CONFIG_34_OFFSET (0x088)
#define DSP2_MIDDLE5_AWB3_WT_Y_17_PRE      DSP2_MIDDLE5_AWB3_WT_Y_17_PRE
#define DSP2_MIDDLE5_AWB3_WT_Y_17_PRE_POS  (0U)
#define DSP2_MIDDLE5_AWB3_WT_Y_17_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_Y_17_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_Y_17_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_17_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_Y_17_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_Y_17_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_17_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_Y_18_PRE      DSP2_MIDDLE5_AWB3_WT_Y_18_PRE
#define DSP2_MIDDLE5_AWB3_WT_Y_18_PRE_POS  (8U)
#define DSP2_MIDDLE5_AWB3_WT_Y_18_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_Y_18_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_Y_18_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_18_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_Y_18_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_Y_18_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_18_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_Y_20_PRE      DSP2_MIDDLE5_AWB3_WT_Y_20_PRE
#define DSP2_MIDDLE5_AWB3_WT_Y_20_PRE_POS  (16U)
#define DSP2_MIDDLE5_AWB3_WT_Y_20_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_Y_20_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_Y_20_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_20_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_Y_20_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_Y_20_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_20_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_Y_21_PRE      DSP2_MIDDLE5_AWB3_WT_Y_21_PRE
#define DSP2_MIDDLE5_AWB3_WT_Y_21_PRE_POS  (24U)
#define DSP2_MIDDLE5_AWB3_WT_Y_21_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_Y_21_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_Y_21_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_21_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_Y_21_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_Y_21_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_21_PRE_POS))

/* 0x08C : awb3_config_35 */
#define DSP2_MIDDLE5_AWB3_CONFIG_35_OFFSET (0x08C)
#define DSP2_MIDDLE5_AWB3_WT_Y_22_PRE      DSP2_MIDDLE5_AWB3_WT_Y_22_PRE
#define DSP2_MIDDLE5_AWB3_WT_Y_22_PRE_POS  (0U)
#define DSP2_MIDDLE5_AWB3_WT_Y_22_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_Y_22_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_Y_22_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_22_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_Y_22_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_Y_22_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_22_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_Y_23_PRE      DSP2_MIDDLE5_AWB3_WT_Y_23_PRE
#define DSP2_MIDDLE5_AWB3_WT_Y_23_PRE_POS  (8U)
#define DSP2_MIDDLE5_AWB3_WT_Y_23_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_Y_23_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_Y_23_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_23_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_Y_23_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_Y_23_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_23_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_Y_24_PRE      DSP2_MIDDLE5_AWB3_WT_Y_24_PRE
#define DSP2_MIDDLE5_AWB3_WT_Y_24_PRE_POS  (16U)
#define DSP2_MIDDLE5_AWB3_WT_Y_24_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_Y_24_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_Y_24_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_24_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_Y_24_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_Y_24_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_24_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_Y_25_PRE      DSP2_MIDDLE5_AWB3_WT_Y_25_PRE
#define DSP2_MIDDLE5_AWB3_WT_Y_25_PRE_POS  (24U)
#define DSP2_MIDDLE5_AWB3_WT_Y_25_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_Y_25_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_Y_25_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_25_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_Y_25_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_Y_25_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_25_PRE_POS))

/* 0x090 : awb3_config_36 */
#define DSP2_MIDDLE5_AWB3_CONFIG_36_OFFSET (0x090)
#define DSP2_MIDDLE5_AWB3_WT_Y_26_PRE      DSP2_MIDDLE5_AWB3_WT_Y_26_PRE
#define DSP2_MIDDLE5_AWB3_WT_Y_26_PRE_POS  (0U)
#define DSP2_MIDDLE5_AWB3_WT_Y_26_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_Y_26_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_Y_26_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_26_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_Y_26_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_Y_26_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_26_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_Y_27_PRE      DSP2_MIDDLE5_AWB3_WT_Y_27_PRE
#define DSP2_MIDDLE5_AWB3_WT_Y_27_PRE_POS  (8U)
#define DSP2_MIDDLE5_AWB3_WT_Y_27_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_Y_27_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_Y_27_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_27_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_Y_27_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_Y_27_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_27_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_Y_28_PRE      DSP2_MIDDLE5_AWB3_WT_Y_28_PRE
#define DSP2_MIDDLE5_AWB3_WT_Y_28_PRE_POS  (16U)
#define DSP2_MIDDLE5_AWB3_WT_Y_28_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_Y_28_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_Y_28_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_28_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_Y_28_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_Y_28_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_28_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_Y_30_PRE      DSP2_MIDDLE5_AWB3_WT_Y_30_PRE
#define DSP2_MIDDLE5_AWB3_WT_Y_30_PRE_POS  (24U)
#define DSP2_MIDDLE5_AWB3_WT_Y_30_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_Y_30_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_Y_30_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_30_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_Y_30_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_Y_30_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_30_PRE_POS))

/* 0x094 : awb3_config_37 */
#define DSP2_MIDDLE5_AWB3_CONFIG_37_OFFSET (0x094)
#define DSP2_MIDDLE5_AWB3_WT_Y_31_PRE      DSP2_MIDDLE5_AWB3_WT_Y_31_PRE
#define DSP2_MIDDLE5_AWB3_WT_Y_31_PRE_POS  (0U)
#define DSP2_MIDDLE5_AWB3_WT_Y_31_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_Y_31_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_Y_31_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_31_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_Y_31_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_Y_31_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_31_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_Y_32_PRE      DSP2_MIDDLE5_AWB3_WT_Y_32_PRE
#define DSP2_MIDDLE5_AWB3_WT_Y_32_PRE_POS  (8U)
#define DSP2_MIDDLE5_AWB3_WT_Y_32_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_Y_32_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_Y_32_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_32_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_Y_32_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_Y_32_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_32_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_Y_33_PRE      DSP2_MIDDLE5_AWB3_WT_Y_33_PRE
#define DSP2_MIDDLE5_AWB3_WT_Y_33_PRE_POS  (16U)
#define DSP2_MIDDLE5_AWB3_WT_Y_33_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_Y_33_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_Y_33_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_33_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_Y_33_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_Y_33_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_33_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_Y_34_PRE      DSP2_MIDDLE5_AWB3_WT_Y_34_PRE
#define DSP2_MIDDLE5_AWB3_WT_Y_34_PRE_POS  (24U)
#define DSP2_MIDDLE5_AWB3_WT_Y_34_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_Y_34_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_Y_34_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_34_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_Y_34_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_Y_34_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_34_PRE_POS))

/* 0x098 : awb3_config_38 */
#define DSP2_MIDDLE5_AWB3_CONFIG_38_OFFSET (0x098)
#define DSP2_MIDDLE5_AWB3_WT_Y_35_PRE      DSP2_MIDDLE5_AWB3_WT_Y_35_PRE
#define DSP2_MIDDLE5_AWB3_WT_Y_35_PRE_POS  (0U)
#define DSP2_MIDDLE5_AWB3_WT_Y_35_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_Y_35_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_Y_35_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_35_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_Y_35_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_Y_35_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_35_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_Y_36_PRE      DSP2_MIDDLE5_AWB3_WT_Y_36_PRE
#define DSP2_MIDDLE5_AWB3_WT_Y_36_PRE_POS  (8U)
#define DSP2_MIDDLE5_AWB3_WT_Y_36_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_Y_36_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_Y_36_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_36_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_Y_36_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_Y_36_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_36_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_Y_37_PRE      DSP2_MIDDLE5_AWB3_WT_Y_37_PRE
#define DSP2_MIDDLE5_AWB3_WT_Y_37_PRE_POS  (16U)
#define DSP2_MIDDLE5_AWB3_WT_Y_37_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_Y_37_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_Y_37_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_37_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_Y_37_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_Y_37_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_37_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_Y_38_PRE      DSP2_MIDDLE5_AWB3_WT_Y_38_PRE
#define DSP2_MIDDLE5_AWB3_WT_Y_38_PRE_POS  (24U)
#define DSP2_MIDDLE5_AWB3_WT_Y_38_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_Y_38_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_Y_38_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_38_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_Y_38_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_Y_38_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_38_PRE_POS))

/* 0x09C : awb3_config_39 */
#define DSP2_MIDDLE5_AWB3_CONFIG_39_OFFSET (0x09C)
#define DSP2_MIDDLE5_AWB3_WT_Y_40_PRE      DSP2_MIDDLE5_AWB3_WT_Y_40_PRE
#define DSP2_MIDDLE5_AWB3_WT_Y_40_PRE_POS  (0U)
#define DSP2_MIDDLE5_AWB3_WT_Y_40_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_Y_40_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_Y_40_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_40_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_Y_40_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_Y_40_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_40_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_Y_41_PRE      DSP2_MIDDLE5_AWB3_WT_Y_41_PRE
#define DSP2_MIDDLE5_AWB3_WT_Y_41_PRE_POS  (8U)
#define DSP2_MIDDLE5_AWB3_WT_Y_41_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_Y_41_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_Y_41_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_41_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_Y_41_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_Y_41_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_41_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_Y_42_PRE      DSP2_MIDDLE5_AWB3_WT_Y_42_PRE
#define DSP2_MIDDLE5_AWB3_WT_Y_42_PRE_POS  (16U)
#define DSP2_MIDDLE5_AWB3_WT_Y_42_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_Y_42_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_Y_42_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_42_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_Y_42_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_Y_42_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_42_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_Y_43_PRE      DSP2_MIDDLE5_AWB3_WT_Y_43_PRE
#define DSP2_MIDDLE5_AWB3_WT_Y_43_PRE_POS  (24U)
#define DSP2_MIDDLE5_AWB3_WT_Y_43_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_Y_43_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_Y_43_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_43_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_Y_43_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_Y_43_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_43_PRE_POS))

/* 0x0A0 : awb3_config_40 */
#define DSP2_MIDDLE5_AWB3_CONFIG_40_OFFSET (0x0A0)
#define DSP2_MIDDLE5_AWB3_WT_Y_44_PRE      DSP2_MIDDLE5_AWB3_WT_Y_44_PRE
#define DSP2_MIDDLE5_AWB3_WT_Y_44_PRE_POS  (0U)
#define DSP2_MIDDLE5_AWB3_WT_Y_44_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_Y_44_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_Y_44_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_44_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_Y_44_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_Y_44_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_44_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_Y_45_PRE      DSP2_MIDDLE5_AWB3_WT_Y_45_PRE
#define DSP2_MIDDLE5_AWB3_WT_Y_45_PRE_POS  (8U)
#define DSP2_MIDDLE5_AWB3_WT_Y_45_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_Y_45_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_Y_45_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_45_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_Y_45_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_Y_45_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_45_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_Y_46_PRE      DSP2_MIDDLE5_AWB3_WT_Y_46_PRE
#define DSP2_MIDDLE5_AWB3_WT_Y_46_PRE_POS  (16U)
#define DSP2_MIDDLE5_AWB3_WT_Y_46_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_Y_46_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_Y_46_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_46_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_Y_46_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_Y_46_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_46_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_Y_47_PRE      DSP2_MIDDLE5_AWB3_WT_Y_47_PRE
#define DSP2_MIDDLE5_AWB3_WT_Y_47_PRE_POS  (24U)
#define DSP2_MIDDLE5_AWB3_WT_Y_47_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_Y_47_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_Y_47_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_47_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_Y_47_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_Y_47_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_47_PRE_POS))

/* 0x0A4 : awb3_config_41 */
#define DSP2_MIDDLE5_AWB3_CONFIG_41_OFFSET (0x0A4)
#define DSP2_MIDDLE5_AWB3_WT_Y_48_PRE      DSP2_MIDDLE5_AWB3_WT_Y_48_PRE
#define DSP2_MIDDLE5_AWB3_WT_Y_48_PRE_POS  (0U)
#define DSP2_MIDDLE5_AWB3_WT_Y_48_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_Y_48_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_Y_48_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_48_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_Y_48_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_Y_48_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_48_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_Y_50_PRE      DSP2_MIDDLE5_AWB3_WT_Y_50_PRE
#define DSP2_MIDDLE5_AWB3_WT_Y_50_PRE_POS  (8U)
#define DSP2_MIDDLE5_AWB3_WT_Y_50_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_Y_50_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_Y_50_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_50_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_Y_50_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_Y_50_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_50_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_Y_51_PRE      DSP2_MIDDLE5_AWB3_WT_Y_51_PRE
#define DSP2_MIDDLE5_AWB3_WT_Y_51_PRE_POS  (16U)
#define DSP2_MIDDLE5_AWB3_WT_Y_51_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_Y_51_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_Y_51_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_51_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_Y_51_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_Y_51_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_51_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_Y_52_PRE      DSP2_MIDDLE5_AWB3_WT_Y_52_PRE
#define DSP2_MIDDLE5_AWB3_WT_Y_52_PRE_POS  (24U)
#define DSP2_MIDDLE5_AWB3_WT_Y_52_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_Y_52_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_Y_52_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_52_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_Y_52_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_Y_52_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_52_PRE_POS))

/* 0x0A8 : awb3_config_42 */
#define DSP2_MIDDLE5_AWB3_CONFIG_42_OFFSET (0x0A8)
#define DSP2_MIDDLE5_AWB3_WT_Y_53_PRE      DSP2_MIDDLE5_AWB3_WT_Y_53_PRE
#define DSP2_MIDDLE5_AWB3_WT_Y_53_PRE_POS  (0U)
#define DSP2_MIDDLE5_AWB3_WT_Y_53_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_Y_53_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_Y_53_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_53_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_Y_53_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_Y_53_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_53_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_Y_54_PRE      DSP2_MIDDLE5_AWB3_WT_Y_54_PRE
#define DSP2_MIDDLE5_AWB3_WT_Y_54_PRE_POS  (8U)
#define DSP2_MIDDLE5_AWB3_WT_Y_54_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_Y_54_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_Y_54_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_54_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_Y_54_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_Y_54_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_54_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_Y_55_PRE      DSP2_MIDDLE5_AWB3_WT_Y_55_PRE
#define DSP2_MIDDLE5_AWB3_WT_Y_55_PRE_POS  (16U)
#define DSP2_MIDDLE5_AWB3_WT_Y_55_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_Y_55_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_Y_55_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_55_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_Y_55_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_Y_55_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_55_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_Y_56_PRE      DSP2_MIDDLE5_AWB3_WT_Y_56_PRE
#define DSP2_MIDDLE5_AWB3_WT_Y_56_PRE_POS  (24U)
#define DSP2_MIDDLE5_AWB3_WT_Y_56_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_Y_56_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_Y_56_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_56_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_Y_56_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_Y_56_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_56_PRE_POS))

/* 0x0AC : awb3_config_43 */
#define DSP2_MIDDLE5_AWB3_CONFIG_43_OFFSET (0x0AC)
#define DSP2_MIDDLE5_AWB3_WT_Y_57_PRE      DSP2_MIDDLE5_AWB3_WT_Y_57_PRE
#define DSP2_MIDDLE5_AWB3_WT_Y_57_PRE_POS  (0U)
#define DSP2_MIDDLE5_AWB3_WT_Y_57_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_Y_57_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_Y_57_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_57_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_Y_57_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_Y_57_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_57_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_Y_58_PRE      DSP2_MIDDLE5_AWB3_WT_Y_58_PRE
#define DSP2_MIDDLE5_AWB3_WT_Y_58_PRE_POS  (8U)
#define DSP2_MIDDLE5_AWB3_WT_Y_58_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_Y_58_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_Y_58_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_58_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_Y_58_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_Y_58_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_58_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_Y_60_PRE      DSP2_MIDDLE5_AWB3_WT_Y_60_PRE
#define DSP2_MIDDLE5_AWB3_WT_Y_60_PRE_POS  (16U)
#define DSP2_MIDDLE5_AWB3_WT_Y_60_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_Y_60_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_Y_60_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_60_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_Y_60_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_Y_60_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_60_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_Y_61_PRE      DSP2_MIDDLE5_AWB3_WT_Y_61_PRE
#define DSP2_MIDDLE5_AWB3_WT_Y_61_PRE_POS  (24U)
#define DSP2_MIDDLE5_AWB3_WT_Y_61_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_Y_61_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_Y_61_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_61_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_Y_61_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_Y_61_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_61_PRE_POS))

/* 0x0B0 : awb3_config_44 */
#define DSP2_MIDDLE5_AWB3_CONFIG_44_OFFSET (0x0B0)
#define DSP2_MIDDLE5_AWB3_WT_Y_62_PRE      DSP2_MIDDLE5_AWB3_WT_Y_62_PRE
#define DSP2_MIDDLE5_AWB3_WT_Y_62_PRE_POS  (0U)
#define DSP2_MIDDLE5_AWB3_WT_Y_62_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_Y_62_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_Y_62_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_62_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_Y_62_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_Y_62_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_62_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_Y_63_PRE      DSP2_MIDDLE5_AWB3_WT_Y_63_PRE
#define DSP2_MIDDLE5_AWB3_WT_Y_63_PRE_POS  (8U)
#define DSP2_MIDDLE5_AWB3_WT_Y_63_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_Y_63_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_Y_63_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_63_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_Y_63_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_Y_63_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_63_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_Y_64_PRE      DSP2_MIDDLE5_AWB3_WT_Y_64_PRE
#define DSP2_MIDDLE5_AWB3_WT_Y_64_PRE_POS  (16U)
#define DSP2_MIDDLE5_AWB3_WT_Y_64_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_Y_64_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_Y_64_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_64_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_Y_64_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_Y_64_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_64_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_Y_65_PRE      DSP2_MIDDLE5_AWB3_WT_Y_65_PRE
#define DSP2_MIDDLE5_AWB3_WT_Y_65_PRE_POS  (24U)
#define DSP2_MIDDLE5_AWB3_WT_Y_65_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_Y_65_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_Y_65_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_65_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_Y_65_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_Y_65_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_65_PRE_POS))

/* 0x0B4 : awb3_config_45 */
#define DSP2_MIDDLE5_AWB3_CONFIG_45_OFFSET (0x0B4)
#define DSP2_MIDDLE5_AWB3_WT_Y_66_PRE      DSP2_MIDDLE5_AWB3_WT_Y_66_PRE
#define DSP2_MIDDLE5_AWB3_WT_Y_66_PRE_POS  (0U)
#define DSP2_MIDDLE5_AWB3_WT_Y_66_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_Y_66_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_Y_66_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_66_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_Y_66_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_Y_66_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_66_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_Y_67_PRE      DSP2_MIDDLE5_AWB3_WT_Y_67_PRE
#define DSP2_MIDDLE5_AWB3_WT_Y_67_PRE_POS  (8U)
#define DSP2_MIDDLE5_AWB3_WT_Y_67_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_Y_67_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_Y_67_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_67_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_Y_67_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_Y_67_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_67_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_Y_68_PRE      DSP2_MIDDLE5_AWB3_WT_Y_68_PRE
#define DSP2_MIDDLE5_AWB3_WT_Y_68_PRE_POS  (16U)
#define DSP2_MIDDLE5_AWB3_WT_Y_68_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_Y_68_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_Y_68_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_68_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_Y_68_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_Y_68_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_68_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_Y_70_PRE      DSP2_MIDDLE5_AWB3_WT_Y_70_PRE
#define DSP2_MIDDLE5_AWB3_WT_Y_70_PRE_POS  (24U)
#define DSP2_MIDDLE5_AWB3_WT_Y_70_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_Y_70_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_Y_70_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_70_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_Y_70_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_Y_70_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_70_PRE_POS))

/* 0x0B8 : awb3_config_46 */
#define DSP2_MIDDLE5_AWB3_CONFIG_46_OFFSET (0x0B8)
#define DSP2_MIDDLE5_AWB3_WT_Y_71_PRE      DSP2_MIDDLE5_AWB3_WT_Y_71_PRE
#define DSP2_MIDDLE5_AWB3_WT_Y_71_PRE_POS  (0U)
#define DSP2_MIDDLE5_AWB3_WT_Y_71_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_Y_71_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_Y_71_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_71_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_Y_71_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_Y_71_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_71_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_Y_72_PRE      DSP2_MIDDLE5_AWB3_WT_Y_72_PRE
#define DSP2_MIDDLE5_AWB3_WT_Y_72_PRE_POS  (8U)
#define DSP2_MIDDLE5_AWB3_WT_Y_72_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_Y_72_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_Y_72_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_72_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_Y_72_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_Y_72_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_72_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_Y_73_PRE      DSP2_MIDDLE5_AWB3_WT_Y_73_PRE
#define DSP2_MIDDLE5_AWB3_WT_Y_73_PRE_POS  (16U)
#define DSP2_MIDDLE5_AWB3_WT_Y_73_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_Y_73_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_Y_73_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_73_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_Y_73_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_Y_73_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_73_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_Y_74_PRE      DSP2_MIDDLE5_AWB3_WT_Y_74_PRE
#define DSP2_MIDDLE5_AWB3_WT_Y_74_PRE_POS  (24U)
#define DSP2_MIDDLE5_AWB3_WT_Y_74_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_Y_74_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_Y_74_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_74_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_Y_74_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_Y_74_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_74_PRE_POS))

/* 0x0BC : awb3_config_47 */
#define DSP2_MIDDLE5_AWB3_CONFIG_47_OFFSET (0x0BC)
#define DSP2_MIDDLE5_AWB3_WT_Y_75_PRE      DSP2_MIDDLE5_AWB3_WT_Y_75_PRE
#define DSP2_MIDDLE5_AWB3_WT_Y_75_PRE_POS  (0U)
#define DSP2_MIDDLE5_AWB3_WT_Y_75_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_Y_75_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_Y_75_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_75_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_Y_75_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_Y_75_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_75_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_Y_76_PRE      DSP2_MIDDLE5_AWB3_WT_Y_76_PRE
#define DSP2_MIDDLE5_AWB3_WT_Y_76_PRE_POS  (8U)
#define DSP2_MIDDLE5_AWB3_WT_Y_76_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_Y_76_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_Y_76_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_76_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_Y_76_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_Y_76_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_76_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_Y_77_PRE      DSP2_MIDDLE5_AWB3_WT_Y_77_PRE
#define DSP2_MIDDLE5_AWB3_WT_Y_77_PRE_POS  (16U)
#define DSP2_MIDDLE5_AWB3_WT_Y_77_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_Y_77_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_Y_77_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_77_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_Y_77_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_Y_77_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_77_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_Y_78_PRE      DSP2_MIDDLE5_AWB3_WT_Y_78_PRE
#define DSP2_MIDDLE5_AWB3_WT_Y_78_PRE_POS  (24U)
#define DSP2_MIDDLE5_AWB3_WT_Y_78_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_Y_78_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_Y_78_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_78_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_Y_78_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_Y_78_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_78_PRE_POS))

/* 0x0C0 : awb3_config_48 */
#define DSP2_MIDDLE5_AWB3_CONFIG_48_OFFSET (0x0C0)
#define DSP2_MIDDLE5_AWB3_WT_Y_80_PRE      DSP2_MIDDLE5_AWB3_WT_Y_80_PRE
#define DSP2_MIDDLE5_AWB3_WT_Y_80_PRE_POS  (0U)
#define DSP2_MIDDLE5_AWB3_WT_Y_80_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_Y_80_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_Y_80_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_80_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_Y_80_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_Y_80_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_80_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_Y_81_PRE      DSP2_MIDDLE5_AWB3_WT_Y_81_PRE
#define DSP2_MIDDLE5_AWB3_WT_Y_81_PRE_POS  (8U)
#define DSP2_MIDDLE5_AWB3_WT_Y_81_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_Y_81_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_Y_81_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_81_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_Y_81_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_Y_81_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_81_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_Y_82_PRE      DSP2_MIDDLE5_AWB3_WT_Y_82_PRE
#define DSP2_MIDDLE5_AWB3_WT_Y_82_PRE_POS  (16U)
#define DSP2_MIDDLE5_AWB3_WT_Y_82_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_Y_82_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_Y_82_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_82_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_Y_82_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_Y_82_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_82_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_Y_83_PRE      DSP2_MIDDLE5_AWB3_WT_Y_83_PRE
#define DSP2_MIDDLE5_AWB3_WT_Y_83_PRE_POS  (24U)
#define DSP2_MIDDLE5_AWB3_WT_Y_83_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_Y_83_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_Y_83_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_83_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_Y_83_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_Y_83_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_83_PRE_POS))

/* 0x0C4 : awb3_config_49 */
#define DSP2_MIDDLE5_AWB3_CONFIG_49_OFFSET (0x0C4)
#define DSP2_MIDDLE5_AWB3_WT_Y_84_PRE      DSP2_MIDDLE5_AWB3_WT_Y_84_PRE
#define DSP2_MIDDLE5_AWB3_WT_Y_84_PRE_POS  (0U)
#define DSP2_MIDDLE5_AWB3_WT_Y_84_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_Y_84_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_Y_84_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_84_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_Y_84_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_Y_84_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_84_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_Y_85_PRE      DSP2_MIDDLE5_AWB3_WT_Y_85_PRE
#define DSP2_MIDDLE5_AWB3_WT_Y_85_PRE_POS  (8U)
#define DSP2_MIDDLE5_AWB3_WT_Y_85_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_Y_85_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_Y_85_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_85_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_Y_85_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_Y_85_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_85_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_Y_86_PRE      DSP2_MIDDLE5_AWB3_WT_Y_86_PRE
#define DSP2_MIDDLE5_AWB3_WT_Y_86_PRE_POS  (16U)
#define DSP2_MIDDLE5_AWB3_WT_Y_86_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_Y_86_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_Y_86_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_86_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_Y_86_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_Y_86_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_86_PRE_POS))
#define DSP2_MIDDLE5_AWB3_WT_Y_87_PRE      DSP2_MIDDLE5_AWB3_WT_Y_87_PRE
#define DSP2_MIDDLE5_AWB3_WT_Y_87_PRE_POS  (24U)
#define DSP2_MIDDLE5_AWB3_WT_Y_87_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_Y_87_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_Y_87_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_87_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_Y_87_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_Y_87_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_87_PRE_POS))

/* 0x0C8 : awb3_config_50 */
#define DSP2_MIDDLE5_AWB3_CONFIG_50_OFFSET (0x0C8)
#define DSP2_MIDDLE5_AWB3_WT_Y_88_PRE      DSP2_MIDDLE5_AWB3_WT_Y_88_PRE
#define DSP2_MIDDLE5_AWB3_WT_Y_88_PRE_POS  (0U)
#define DSP2_MIDDLE5_AWB3_WT_Y_88_PRE_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_WT_Y_88_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_Y_88_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_88_PRE_POS)
#define DSP2_MIDDLE5_AWB3_WT_Y_88_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_Y_88_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_Y_88_PRE_POS))

/* 0x0CC : awb3_config_51 */
#define DSP2_MIDDLE5_AWB3_CONFIG_51_OFFSET         (0x0CC)
#define DSP2_MIDDLE5_AWB3_BIN_MODE_PRE             DSP2_MIDDLE5_AWB3_BIN_MODE_PRE
#define DSP2_MIDDLE5_AWB3_BIN_MODE_PRE_POS         (0U)
#define DSP2_MIDDLE5_AWB3_BIN_MODE_PRE_LEN         (2U)
#define DSP2_MIDDLE5_AWB3_BIN_MODE_PRE_MSK         (((1U << DSP2_MIDDLE5_AWB3_BIN_MODE_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_BIN_MODE_PRE_POS)
#define DSP2_MIDDLE5_AWB3_BIN_MODE_PRE_UMSK        (~(((1U << DSP2_MIDDLE5_AWB3_BIN_MODE_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_BIN_MODE_PRE_POS))
#define DSP2_MIDDLE5_AWB3_BIN_PIXEL_CLIP_PRE       DSP2_MIDDLE5_AWB3_BIN_PIXEL_CLIP_PRE
#define DSP2_MIDDLE5_AWB3_BIN_PIXEL_CLIP_PRE_POS   (2U)
#define DSP2_MIDDLE5_AWB3_BIN_PIXEL_CLIP_PRE_LEN   (20U)
#define DSP2_MIDDLE5_AWB3_BIN_PIXEL_CLIP_PRE_MSK   (((1U << DSP2_MIDDLE5_AWB3_BIN_PIXEL_CLIP_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_BIN_PIXEL_CLIP_PRE_POS)
#define DSP2_MIDDLE5_AWB3_BIN_PIXEL_CLIP_PRE_UMSK  (~(((1U << DSP2_MIDDLE5_AWB3_BIN_PIXEL_CLIP_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_BIN_PIXEL_CLIP_PRE_POS))
#define DSP2_MIDDLE5_AWB3_BIN_CLIP_EN_PRE          DSP2_MIDDLE5_AWB3_BIN_CLIP_EN_PRE
#define DSP2_MIDDLE5_AWB3_BIN_CLIP_EN_PRE_POS      (22U)
#define DSP2_MIDDLE5_AWB3_BIN_CLIP_EN_PRE_LEN      (1U)
#define DSP2_MIDDLE5_AWB3_BIN_CLIP_EN_PRE_MSK      (((1U << DSP2_MIDDLE5_AWB3_BIN_CLIP_EN_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_BIN_CLIP_EN_PRE_POS)
#define DSP2_MIDDLE5_AWB3_BIN_CLIP_EN_PRE_UMSK     (~(((1U << DSP2_MIDDLE5_AWB3_BIN_CLIP_EN_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_BIN_CLIP_EN_PRE_POS))
#define DSP2_MIDDLE5_AWB3_BIN_RATIO_LEVEL_PRE      DSP2_MIDDLE5_AWB3_BIN_RATIO_LEVEL_PRE
#define DSP2_MIDDLE5_AWB3_BIN_RATIO_LEVEL_PRE_POS  (23U)
#define DSP2_MIDDLE5_AWB3_BIN_RATIO_LEVEL_PRE_LEN  (3U)
#define DSP2_MIDDLE5_AWB3_BIN_RATIO_LEVEL_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_BIN_RATIO_LEVEL_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_BIN_RATIO_LEVEL_PRE_POS)
#define DSP2_MIDDLE5_AWB3_BIN_RATIO_LEVEL_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_BIN_RATIO_LEVEL_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_BIN_RATIO_LEVEL_PRE_POS))
#define DSP2_MIDDLE5_AWB3_BIN_Y_LEVEL_PRE          DSP2_MIDDLE5_AWB3_BIN_Y_LEVEL_PRE
#define DSP2_MIDDLE5_AWB3_BIN_Y_LEVEL_PRE_POS      (26U)
#define DSP2_MIDDLE5_AWB3_BIN_Y_LEVEL_PRE_LEN      (3U)
#define DSP2_MIDDLE5_AWB3_BIN_Y_LEVEL_PRE_MSK      (((1U << DSP2_MIDDLE5_AWB3_BIN_Y_LEVEL_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_BIN_Y_LEVEL_PRE_POS)
#define DSP2_MIDDLE5_AWB3_BIN_Y_LEVEL_PRE_UMSK     (~(((1U << DSP2_MIDDLE5_AWB3_BIN_Y_LEVEL_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_BIN_Y_LEVEL_PRE_POS))
#define DSP2_MIDDLE5_AWB3_HIST_Y_USE_G_PRE         DSP2_MIDDLE5_AWB3_HIST_Y_USE_G_PRE
#define DSP2_MIDDLE5_AWB3_HIST_Y_USE_G_PRE_POS     (29U)
#define DSP2_MIDDLE5_AWB3_HIST_Y_USE_G_PRE_LEN     (1U)
#define DSP2_MIDDLE5_AWB3_HIST_Y_USE_G_PRE_MSK     (((1U << DSP2_MIDDLE5_AWB3_HIST_Y_USE_G_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_HIST_Y_USE_G_PRE_POS)
#define DSP2_MIDDLE5_AWB3_HIST_Y_USE_G_PRE_UMSK    (~(((1U << DSP2_MIDDLE5_AWB3_HIST_Y_USE_G_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_HIST_Y_USE_G_PRE_POS))
#define DSP2_MIDDLE5_AWB3_COUNT_ZERO_WT_PRE        DSP2_MIDDLE5_AWB3_COUNT_ZERO_WT_PRE
#define DSP2_MIDDLE5_AWB3_COUNT_ZERO_WT_PRE_POS    (30U)
#define DSP2_MIDDLE5_AWB3_COUNT_ZERO_WT_PRE_LEN    (1U)
#define DSP2_MIDDLE5_AWB3_COUNT_ZERO_WT_PRE_MSK    (((1U << DSP2_MIDDLE5_AWB3_COUNT_ZERO_WT_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_COUNT_ZERO_WT_PRE_POS)
#define DSP2_MIDDLE5_AWB3_COUNT_ZERO_WT_PRE_UMSK   (~(((1U << DSP2_MIDDLE5_AWB3_COUNT_ZERO_WT_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_COUNT_ZERO_WT_PRE_POS))

/* 0x0D0 : awb3_config_52 */
#define DSP2_MIDDLE5_AWB3_CONFIG_52_OFFSET  (0x0D0)
#define DSP2_MIDDLE5_AWB3_INK_GAIN_PRE      DSP2_MIDDLE5_AWB3_INK_GAIN_PRE
#define DSP2_MIDDLE5_AWB3_INK_GAIN_PRE_POS  (0U)
#define DSP2_MIDDLE5_AWB3_INK_GAIN_PRE_LEN  (4U)
#define DSP2_MIDDLE5_AWB3_INK_GAIN_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_INK_GAIN_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_INK_GAIN_PRE_POS)
#define DSP2_MIDDLE5_AWB3_INK_GAIN_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_INK_GAIN_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_INK_GAIN_PRE_POS))
#define DSP2_MIDDLE5_AWB3_INK_TYPE_PRE      DSP2_MIDDLE5_AWB3_INK_TYPE_PRE
#define DSP2_MIDDLE5_AWB3_INK_TYPE_PRE_POS  (4U)
#define DSP2_MIDDLE5_AWB3_INK_TYPE_PRE_LEN  (2U)
#define DSP2_MIDDLE5_AWB3_INK_TYPE_PRE_MSK  (((1U << DSP2_MIDDLE5_AWB3_INK_TYPE_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_INK_TYPE_PRE_POS)
#define DSP2_MIDDLE5_AWB3_INK_TYPE_PRE_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_INK_TYPE_PRE_LEN) - 1) << DSP2_MIDDLE5_AWB3_INK_TYPE_PRE_POS))

/* 0x0D4 : awb3_sta_0 */
#define DSP2_MIDDLE5_AWB3_STA_0_OFFSET  (0x0D4)
#define DSP2_MIDDLE5_AWB3_R_SUM0_R      DSP2_MIDDLE5_AWB3_R_SUM0_R
#define DSP2_MIDDLE5_AWB3_R_SUM0_R_POS  (0U)
#define DSP2_MIDDLE5_AWB3_R_SUM0_R_LEN  (32U)
#define DSP2_MIDDLE5_AWB3_R_SUM0_R_MSK  (((1U << DSP2_MIDDLE5_AWB3_R_SUM0_R_LEN) - 1) << DSP2_MIDDLE5_AWB3_R_SUM0_R_POS)
#define DSP2_MIDDLE5_AWB3_R_SUM0_R_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_R_SUM0_R_LEN) - 1) << DSP2_MIDDLE5_AWB3_R_SUM0_R_POS))

/* 0x0D8 : awb3_sta_1 */
#define DSP2_MIDDLE5_AWB3_STA_1_OFFSET  (0x0D8)
#define DSP2_MIDDLE5_AWB3_G_SUM0_R      DSP2_MIDDLE5_AWB3_G_SUM0_R
#define DSP2_MIDDLE5_AWB3_G_SUM0_R_POS  (0U)
#define DSP2_MIDDLE5_AWB3_G_SUM0_R_LEN  (32U)
#define DSP2_MIDDLE5_AWB3_G_SUM0_R_MSK  (((1U << DSP2_MIDDLE5_AWB3_G_SUM0_R_LEN) - 1) << DSP2_MIDDLE5_AWB3_G_SUM0_R_POS)
#define DSP2_MIDDLE5_AWB3_G_SUM0_R_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_G_SUM0_R_LEN) - 1) << DSP2_MIDDLE5_AWB3_G_SUM0_R_POS))

/* 0x0DC : awb3_sta_2 */
#define DSP2_MIDDLE5_AWB3_STA_2_OFFSET  (0x0DC)
#define DSP2_MIDDLE5_AWB3_B_SUM0_R      DSP2_MIDDLE5_AWB3_B_SUM0_R
#define DSP2_MIDDLE5_AWB3_B_SUM0_R_POS  (0U)
#define DSP2_MIDDLE5_AWB3_B_SUM0_R_LEN  (32U)
#define DSP2_MIDDLE5_AWB3_B_SUM0_R_MSK  (((1U << DSP2_MIDDLE5_AWB3_B_SUM0_R_LEN) - 1) << DSP2_MIDDLE5_AWB3_B_SUM0_R_POS)
#define DSP2_MIDDLE5_AWB3_B_SUM0_R_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_B_SUM0_R_LEN) - 1) << DSP2_MIDDLE5_AWB3_B_SUM0_R_POS))

/* 0x0E0 : awb3_sta_3 */
#define DSP2_MIDDLE5_AWB3_STA_3_OFFSET      (0x0E0)
#define DSP2_MIDDLE5_AWB3_R_SUM_HEX0_R      DSP2_MIDDLE5_AWB3_R_SUM_HEX0_R
#define DSP2_MIDDLE5_AWB3_R_SUM_HEX0_R_POS  (0U)
#define DSP2_MIDDLE5_AWB3_R_SUM_HEX0_R_LEN  (32U)
#define DSP2_MIDDLE5_AWB3_R_SUM_HEX0_R_MSK  (((1U << DSP2_MIDDLE5_AWB3_R_SUM_HEX0_R_LEN) - 1) << DSP2_MIDDLE5_AWB3_R_SUM_HEX0_R_POS)
#define DSP2_MIDDLE5_AWB3_R_SUM_HEX0_R_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_R_SUM_HEX0_R_LEN) - 1) << DSP2_MIDDLE5_AWB3_R_SUM_HEX0_R_POS))

/* 0x0E4 : awb3_sta_4 */
#define DSP2_MIDDLE5_AWB3_STA_4_OFFSET      (0x0E4)
#define DSP2_MIDDLE5_AWB3_G_SUM_HEX0_R      DSP2_MIDDLE5_AWB3_G_SUM_HEX0_R
#define DSP2_MIDDLE5_AWB3_G_SUM_HEX0_R_POS  (0U)
#define DSP2_MIDDLE5_AWB3_G_SUM_HEX0_R_LEN  (32U)
#define DSP2_MIDDLE5_AWB3_G_SUM_HEX0_R_MSK  (((1U << DSP2_MIDDLE5_AWB3_G_SUM_HEX0_R_LEN) - 1) << DSP2_MIDDLE5_AWB3_G_SUM_HEX0_R_POS)
#define DSP2_MIDDLE5_AWB3_G_SUM_HEX0_R_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_G_SUM_HEX0_R_LEN) - 1) << DSP2_MIDDLE5_AWB3_G_SUM_HEX0_R_POS))

/* 0x0E8 : awb3_sta_5 */
#define DSP2_MIDDLE5_AWB3_STA_5_OFFSET      (0x0E8)
#define DSP2_MIDDLE5_AWB3_B_SUM_HEX0_R      DSP2_MIDDLE5_AWB3_B_SUM_HEX0_R
#define DSP2_MIDDLE5_AWB3_B_SUM_HEX0_R_POS  (0U)
#define DSP2_MIDDLE5_AWB3_B_SUM_HEX0_R_LEN  (32U)
#define DSP2_MIDDLE5_AWB3_B_SUM_HEX0_R_MSK  (((1U << DSP2_MIDDLE5_AWB3_B_SUM_HEX0_R_LEN) - 1) << DSP2_MIDDLE5_AWB3_B_SUM_HEX0_R_POS)
#define DSP2_MIDDLE5_AWB3_B_SUM_HEX0_R_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_B_SUM_HEX0_R_LEN) - 1) << DSP2_MIDDLE5_AWB3_B_SUM_HEX0_R_POS))

/* 0x0EC : awb3_sta_6 */
#define DSP2_MIDDLE5_AWB3_STA_6_OFFSET      (0x0EC)
#define DSP2_MIDDLE5_AWB3_PIXEL_HEX0_R      DSP2_MIDDLE5_AWB3_PIXEL_HEX0_R
#define DSP2_MIDDLE5_AWB3_PIXEL_HEX0_R_POS  (0U)
#define DSP2_MIDDLE5_AWB3_PIXEL_HEX0_R_LEN  (20U)
#define DSP2_MIDDLE5_AWB3_PIXEL_HEX0_R_MSK  (((1U << DSP2_MIDDLE5_AWB3_PIXEL_HEX0_R_LEN) - 1) << DSP2_MIDDLE5_AWB3_PIXEL_HEX0_R_POS)
#define DSP2_MIDDLE5_AWB3_PIXEL_HEX0_R_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_PIXEL_HEX0_R_LEN) - 1) << DSP2_MIDDLE5_AWB3_PIXEL_HEX0_R_POS))

/* 0x0F0 : awb3_sta_7 */
#define DSP2_MIDDLE5_AWB3_STA_7_OFFSET           (0x0F0)
#define DSP2_MIDDLE5_AWB3_R_RATIO_HEX_Y0U_R      DSP2_MIDDLE5_AWB3_R_RATIO_HEX_Y0U_R
#define DSP2_MIDDLE5_AWB3_R_RATIO_HEX_Y0U_R_POS  (0U)
#define DSP2_MIDDLE5_AWB3_R_RATIO_HEX_Y0U_R_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_R_RATIO_HEX_Y0U_R_MSK  (((1U << DSP2_MIDDLE5_AWB3_R_RATIO_HEX_Y0U_R_LEN) - 1) << DSP2_MIDDLE5_AWB3_R_RATIO_HEX_Y0U_R_POS)
#define DSP2_MIDDLE5_AWB3_R_RATIO_HEX_Y0U_R_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_R_RATIO_HEX_Y0U_R_LEN) - 1) << DSP2_MIDDLE5_AWB3_R_RATIO_HEX_Y0U_R_POS))

/* 0x0F4 : awb3_sta_8 */
#define DSP2_MIDDLE5_AWB3_STA_8_OFFSET           (0x0F4)
#define DSP2_MIDDLE5_AWB3_R_RATIO_HEX_Y0L_R      DSP2_MIDDLE5_AWB3_R_RATIO_HEX_Y0L_R
#define DSP2_MIDDLE5_AWB3_R_RATIO_HEX_Y0L_R_POS  (0U)
#define DSP2_MIDDLE5_AWB3_R_RATIO_HEX_Y0L_R_LEN  (32U)
#define DSP2_MIDDLE5_AWB3_R_RATIO_HEX_Y0L_R_MSK  (((1U << DSP2_MIDDLE5_AWB3_R_RATIO_HEX_Y0L_R_LEN) - 1) << DSP2_MIDDLE5_AWB3_R_RATIO_HEX_Y0L_R_POS)
#define DSP2_MIDDLE5_AWB3_R_RATIO_HEX_Y0L_R_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_R_RATIO_HEX_Y0L_R_LEN) - 1) << DSP2_MIDDLE5_AWB3_R_RATIO_HEX_Y0L_R_POS))

/* 0x0F8 : awb3_sta_9 */
#define DSP2_MIDDLE5_AWB3_STA_9_OFFSET           (0x0F8)
#define DSP2_MIDDLE5_AWB3_B_RATIO_HEX_Y0U_R      DSP2_MIDDLE5_AWB3_B_RATIO_HEX_Y0U_R
#define DSP2_MIDDLE5_AWB3_B_RATIO_HEX_Y0U_R_POS  (0U)
#define DSP2_MIDDLE5_AWB3_B_RATIO_HEX_Y0U_R_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_B_RATIO_HEX_Y0U_R_MSK  (((1U << DSP2_MIDDLE5_AWB3_B_RATIO_HEX_Y0U_R_LEN) - 1) << DSP2_MIDDLE5_AWB3_B_RATIO_HEX_Y0U_R_POS)
#define DSP2_MIDDLE5_AWB3_B_RATIO_HEX_Y0U_R_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_B_RATIO_HEX_Y0U_R_LEN) - 1) << DSP2_MIDDLE5_AWB3_B_RATIO_HEX_Y0U_R_POS))

/* 0x0FC : awb3_sta_10 */
#define DSP2_MIDDLE5_AWB3_STA_10_OFFSET          (0x0FC)
#define DSP2_MIDDLE5_AWB3_B_RATIO_HEX_Y0L_R      DSP2_MIDDLE5_AWB3_B_RATIO_HEX_Y0L_R
#define DSP2_MIDDLE5_AWB3_B_RATIO_HEX_Y0L_R_POS  (0U)
#define DSP2_MIDDLE5_AWB3_B_RATIO_HEX_Y0L_R_LEN  (32U)
#define DSP2_MIDDLE5_AWB3_B_RATIO_HEX_Y0L_R_MSK  (((1U << DSP2_MIDDLE5_AWB3_B_RATIO_HEX_Y0L_R_LEN) - 1) << DSP2_MIDDLE5_AWB3_B_RATIO_HEX_Y0L_R_POS)
#define DSP2_MIDDLE5_AWB3_B_RATIO_HEX_Y0L_R_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_B_RATIO_HEX_Y0L_R_LEN) - 1) << DSP2_MIDDLE5_AWB3_B_RATIO_HEX_Y0L_R_POS))

/* 0x100 : awb3_sta_11 */
#define DSP2_MIDDLE5_AWB3_STA_11_OFFSET    (0x100)
#define DSP2_MIDDLE5_AWB3_WT_HEX_Y0_R      DSP2_MIDDLE5_AWB3_WT_HEX_Y0_R
#define DSP2_MIDDLE5_AWB3_WT_HEX_Y0_R_POS  (0U)
#define DSP2_MIDDLE5_AWB3_WT_HEX_Y0_R_LEN  (28U)
#define DSP2_MIDDLE5_AWB3_WT_HEX_Y0_R_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_HEX_Y0_R_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_HEX_Y0_R_POS)
#define DSP2_MIDDLE5_AWB3_WT_HEX_Y0_R_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_HEX_Y0_R_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_HEX_Y0_R_POS))

/* 0x104 : awb3_sta_12 */
#define DSP2_MIDDLE5_AWB3_STA_12_OFFSET       (0x104)
#define DSP2_MIDDLE5_AWB3_PIXEL_HEX_Y0_R      DSP2_MIDDLE5_AWB3_PIXEL_HEX_Y0_R
#define DSP2_MIDDLE5_AWB3_PIXEL_HEX_Y0_R_POS  (0U)
#define DSP2_MIDDLE5_AWB3_PIXEL_HEX_Y0_R_LEN  (20U)
#define DSP2_MIDDLE5_AWB3_PIXEL_HEX_Y0_R_MSK  (((1U << DSP2_MIDDLE5_AWB3_PIXEL_HEX_Y0_R_LEN) - 1) << DSP2_MIDDLE5_AWB3_PIXEL_HEX_Y0_R_POS)
#define DSP2_MIDDLE5_AWB3_PIXEL_HEX_Y0_R_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_PIXEL_HEX_Y0_R_LEN) - 1) << DSP2_MIDDLE5_AWB3_PIXEL_HEX_Y0_R_POS))

/* 0x108 : awb3_sta_13 */
#define DSP2_MIDDLE5_AWB3_STA_13_OFFSET         (0x108)
#define DSP2_MIDDLE5_AWB3_R_RATIO_HIST0U_R      DSP2_MIDDLE5_AWB3_R_RATIO_HIST0U_R
#define DSP2_MIDDLE5_AWB3_R_RATIO_HIST0U_R_POS  (0U)
#define DSP2_MIDDLE5_AWB3_R_RATIO_HIST0U_R_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_R_RATIO_HIST0U_R_MSK  (((1U << DSP2_MIDDLE5_AWB3_R_RATIO_HIST0U_R_LEN) - 1) << DSP2_MIDDLE5_AWB3_R_RATIO_HIST0U_R_POS)
#define DSP2_MIDDLE5_AWB3_R_RATIO_HIST0U_R_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_R_RATIO_HIST0U_R_LEN) - 1) << DSP2_MIDDLE5_AWB3_R_RATIO_HIST0U_R_POS))

/* 0x10C : awb3_sta_14 */
#define DSP2_MIDDLE5_AWB3_STA_14_OFFSET         (0x10C)
#define DSP2_MIDDLE5_AWB3_R_RATIO_HIST0L_R      DSP2_MIDDLE5_AWB3_R_RATIO_HIST0L_R
#define DSP2_MIDDLE5_AWB3_R_RATIO_HIST0L_R_POS  (0U)
#define DSP2_MIDDLE5_AWB3_R_RATIO_HIST0L_R_LEN  (32U)
#define DSP2_MIDDLE5_AWB3_R_RATIO_HIST0L_R_MSK  (((1U << DSP2_MIDDLE5_AWB3_R_RATIO_HIST0L_R_LEN) - 1) << DSP2_MIDDLE5_AWB3_R_RATIO_HIST0L_R_POS)
#define DSP2_MIDDLE5_AWB3_R_RATIO_HIST0L_R_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_R_RATIO_HIST0L_R_LEN) - 1) << DSP2_MIDDLE5_AWB3_R_RATIO_HIST0L_R_POS))

/* 0x110 : awb3_sta_15 */
#define DSP2_MIDDLE5_AWB3_STA_15_OFFSET         (0x110)
#define DSP2_MIDDLE5_AWB3_B_RATIO_HIST0U_R      DSP2_MIDDLE5_AWB3_B_RATIO_HIST0U_R
#define DSP2_MIDDLE5_AWB3_B_RATIO_HIST0U_R_POS  (0U)
#define DSP2_MIDDLE5_AWB3_B_RATIO_HIST0U_R_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_B_RATIO_HIST0U_R_MSK  (((1U << DSP2_MIDDLE5_AWB3_B_RATIO_HIST0U_R_LEN) - 1) << DSP2_MIDDLE5_AWB3_B_RATIO_HIST0U_R_POS)
#define DSP2_MIDDLE5_AWB3_B_RATIO_HIST0U_R_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_B_RATIO_HIST0U_R_LEN) - 1) << DSP2_MIDDLE5_AWB3_B_RATIO_HIST0U_R_POS))

/* 0x114 : awb3_sta_16 */
#define DSP2_MIDDLE5_AWB3_STA_16_OFFSET         (0x114)
#define DSP2_MIDDLE5_AWB3_B_RATIO_HIST0L_R      DSP2_MIDDLE5_AWB3_B_RATIO_HIST0L_R
#define DSP2_MIDDLE5_AWB3_B_RATIO_HIST0L_R_POS  (0U)
#define DSP2_MIDDLE5_AWB3_B_RATIO_HIST0L_R_LEN  (32U)
#define DSP2_MIDDLE5_AWB3_B_RATIO_HIST0L_R_MSK  (((1U << DSP2_MIDDLE5_AWB3_B_RATIO_HIST0L_R_LEN) - 1) << DSP2_MIDDLE5_AWB3_B_RATIO_HIST0L_R_POS)
#define DSP2_MIDDLE5_AWB3_B_RATIO_HIST0L_R_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_B_RATIO_HIST0L_R_LEN) - 1) << DSP2_MIDDLE5_AWB3_B_RATIO_HIST0L_R_POS))

/* 0x118 : awb3_sta_17 */
#define DSP2_MIDDLE5_AWB3_STA_17_OFFSET   (0x118)
#define DSP2_MIDDLE5_AWB3_WT_HIST0_R      DSP2_MIDDLE5_AWB3_WT_HIST0_R
#define DSP2_MIDDLE5_AWB3_WT_HIST0_R_POS  (0U)
#define DSP2_MIDDLE5_AWB3_WT_HIST0_R_LEN  (28U)
#define DSP2_MIDDLE5_AWB3_WT_HIST0_R_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_HIST0_R_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_HIST0_R_POS)
#define DSP2_MIDDLE5_AWB3_WT_HIST0_R_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_HIST0_R_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_HIST0_R_POS))

/* 0x11C : awb3_sta_18 */
#define DSP2_MIDDLE5_AWB3_STA_18_OFFSET      (0x11C)
#define DSP2_MIDDLE5_AWB3_PIXEL_HIST0_R      DSP2_MIDDLE5_AWB3_PIXEL_HIST0_R
#define DSP2_MIDDLE5_AWB3_PIXEL_HIST0_R_POS  (0U)
#define DSP2_MIDDLE5_AWB3_PIXEL_HIST0_R_LEN  (20U)
#define DSP2_MIDDLE5_AWB3_PIXEL_HIST0_R_MSK  (((1U << DSP2_MIDDLE5_AWB3_PIXEL_HIST0_R_LEN) - 1) << DSP2_MIDDLE5_AWB3_PIXEL_HIST0_R_POS)
#define DSP2_MIDDLE5_AWB3_PIXEL_HIST0_R_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_PIXEL_HIST0_R_LEN) - 1) << DSP2_MIDDLE5_AWB3_PIXEL_HIST0_R_POS))

/* 0x120 : awb3_sta_19 */
#define DSP2_MIDDLE5_AWB3_STA_19_OFFSET              (0x120)
#define DSP2_MIDDLE5_AWB3_R_RATIO_HIST_CLIP0U_R      DSP2_MIDDLE5_AWB3_R_RATIO_HIST_CLIP0U_R
#define DSP2_MIDDLE5_AWB3_R_RATIO_HIST_CLIP0U_R_POS  (0U)
#define DSP2_MIDDLE5_AWB3_R_RATIO_HIST_CLIP0U_R_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_R_RATIO_HIST_CLIP0U_R_MSK  (((1U << DSP2_MIDDLE5_AWB3_R_RATIO_HIST_CLIP0U_R_LEN) - 1) << DSP2_MIDDLE5_AWB3_R_RATIO_HIST_CLIP0U_R_POS)
#define DSP2_MIDDLE5_AWB3_R_RATIO_HIST_CLIP0U_R_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_R_RATIO_HIST_CLIP0U_R_LEN) - 1) << DSP2_MIDDLE5_AWB3_R_RATIO_HIST_CLIP0U_R_POS))

/* 0x124 : awb3_sta_20 */
#define DSP2_MIDDLE5_AWB3_STA_20_OFFSET              (0x124)
#define DSP2_MIDDLE5_AWB3_R_RATIO_HIST_CLIP0L_R      DSP2_MIDDLE5_AWB3_R_RATIO_HIST_CLIP0L_R
#define DSP2_MIDDLE5_AWB3_R_RATIO_HIST_CLIP0L_R_POS  (0U)
#define DSP2_MIDDLE5_AWB3_R_RATIO_HIST_CLIP0L_R_LEN  (32U)
#define DSP2_MIDDLE5_AWB3_R_RATIO_HIST_CLIP0L_R_MSK  (((1U << DSP2_MIDDLE5_AWB3_R_RATIO_HIST_CLIP0L_R_LEN) - 1) << DSP2_MIDDLE5_AWB3_R_RATIO_HIST_CLIP0L_R_POS)
#define DSP2_MIDDLE5_AWB3_R_RATIO_HIST_CLIP0L_R_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_R_RATIO_HIST_CLIP0L_R_LEN) - 1) << DSP2_MIDDLE5_AWB3_R_RATIO_HIST_CLIP0L_R_POS))

/* 0x128 : awb3_sta_21 */
#define DSP2_MIDDLE5_AWB3_STA_21_OFFSET              (0x128)
#define DSP2_MIDDLE5_AWB3_B_RATIO_HIST_CLIP0U_R      DSP2_MIDDLE5_AWB3_B_RATIO_HIST_CLIP0U_R
#define DSP2_MIDDLE5_AWB3_B_RATIO_HIST_CLIP0U_R_POS  (0U)
#define DSP2_MIDDLE5_AWB3_B_RATIO_HIST_CLIP0U_R_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_B_RATIO_HIST_CLIP0U_R_MSK  (((1U << DSP2_MIDDLE5_AWB3_B_RATIO_HIST_CLIP0U_R_LEN) - 1) << DSP2_MIDDLE5_AWB3_B_RATIO_HIST_CLIP0U_R_POS)
#define DSP2_MIDDLE5_AWB3_B_RATIO_HIST_CLIP0U_R_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_B_RATIO_HIST_CLIP0U_R_LEN) - 1) << DSP2_MIDDLE5_AWB3_B_RATIO_HIST_CLIP0U_R_POS))

/* 0x12C : awb3_sta_22 */
#define DSP2_MIDDLE5_AWB3_STA_22_OFFSET              (0x12C)
#define DSP2_MIDDLE5_AWB3_B_RATIO_HIST_CLIP0L_R      DSP2_MIDDLE5_AWB3_B_RATIO_HIST_CLIP0L_R
#define DSP2_MIDDLE5_AWB3_B_RATIO_HIST_CLIP0L_R_POS  (0U)
#define DSP2_MIDDLE5_AWB3_B_RATIO_HIST_CLIP0L_R_LEN  (32U)
#define DSP2_MIDDLE5_AWB3_B_RATIO_HIST_CLIP0L_R_MSK  (((1U << DSP2_MIDDLE5_AWB3_B_RATIO_HIST_CLIP0L_R_LEN) - 1) << DSP2_MIDDLE5_AWB3_B_RATIO_HIST_CLIP0L_R_POS)
#define DSP2_MIDDLE5_AWB3_B_RATIO_HIST_CLIP0L_R_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_B_RATIO_HIST_CLIP0L_R_LEN) - 1) << DSP2_MIDDLE5_AWB3_B_RATIO_HIST_CLIP0L_R_POS))

/* 0x130 : awb3_sta_23 */
#define DSP2_MIDDLE5_AWB3_STA_23_OFFSET        (0x130)
#define DSP2_MIDDLE5_AWB3_WT_HIST_CLIP0_R      DSP2_MIDDLE5_AWB3_WT_HIST_CLIP0_R
#define DSP2_MIDDLE5_AWB3_WT_HIST_CLIP0_R_POS  (0U)
#define DSP2_MIDDLE5_AWB3_WT_HIST_CLIP0_R_LEN  (28U)
#define DSP2_MIDDLE5_AWB3_WT_HIST_CLIP0_R_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_HIST_CLIP0_R_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_HIST_CLIP0_R_POS)
#define DSP2_MIDDLE5_AWB3_WT_HIST_CLIP0_R_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_HIST_CLIP0_R_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_HIST_CLIP0_R_POS))

/* 0x134 : awb3_sta_24 */
#define DSP2_MIDDLE5_AWB3_STA_24_OFFSET           (0x134)
#define DSP2_MIDDLE5_AWB3_PIXEL_HIST_CLIP0_R      DSP2_MIDDLE5_AWB3_PIXEL_HIST_CLIP0_R
#define DSP2_MIDDLE5_AWB3_PIXEL_HIST_CLIP0_R_POS  (0U)
#define DSP2_MIDDLE5_AWB3_PIXEL_HIST_CLIP0_R_LEN  (20U)
#define DSP2_MIDDLE5_AWB3_PIXEL_HIST_CLIP0_R_MSK  (((1U << DSP2_MIDDLE5_AWB3_PIXEL_HIST_CLIP0_R_LEN) - 1) << DSP2_MIDDLE5_AWB3_PIXEL_HIST_CLIP0_R_POS)
#define DSP2_MIDDLE5_AWB3_PIXEL_HIST_CLIP0_R_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_PIXEL_HIST_CLIP0_R_LEN) - 1) << DSP2_MIDDLE5_AWB3_PIXEL_HIST_CLIP0_R_POS))

/* 0x138 : awb3_sta_25 */
#define DSP2_MIDDLE5_AWB3_STA_25_OFFSET (0x138)
#define DSP2_MIDDLE5_AWB3_R_SUM1_R      DSP2_MIDDLE5_AWB3_R_SUM1_R
#define DSP2_MIDDLE5_AWB3_R_SUM1_R_POS  (0U)
#define DSP2_MIDDLE5_AWB3_R_SUM1_R_LEN  (32U)
#define DSP2_MIDDLE5_AWB3_R_SUM1_R_MSK  (((1U << DSP2_MIDDLE5_AWB3_R_SUM1_R_LEN) - 1) << DSP2_MIDDLE5_AWB3_R_SUM1_R_POS)
#define DSP2_MIDDLE5_AWB3_R_SUM1_R_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_R_SUM1_R_LEN) - 1) << DSP2_MIDDLE5_AWB3_R_SUM1_R_POS))

/* 0x13C : awb3_sta_26 */
#define DSP2_MIDDLE5_AWB3_STA_26_OFFSET (0x13C)
#define DSP2_MIDDLE5_AWB3_G_SUM1_R      DSP2_MIDDLE5_AWB3_G_SUM1_R
#define DSP2_MIDDLE5_AWB3_G_SUM1_R_POS  (0U)
#define DSP2_MIDDLE5_AWB3_G_SUM1_R_LEN  (32U)
#define DSP2_MIDDLE5_AWB3_G_SUM1_R_MSK  (((1U << DSP2_MIDDLE5_AWB3_G_SUM1_R_LEN) - 1) << DSP2_MIDDLE5_AWB3_G_SUM1_R_POS)
#define DSP2_MIDDLE5_AWB3_G_SUM1_R_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_G_SUM1_R_LEN) - 1) << DSP2_MIDDLE5_AWB3_G_SUM1_R_POS))

/* 0x140 : awb3_sta_27 */
#define DSP2_MIDDLE5_AWB3_STA_27_OFFSET (0x140)
#define DSP2_MIDDLE5_AWB3_B_SUM1_R      DSP2_MIDDLE5_AWB3_B_SUM1_R
#define DSP2_MIDDLE5_AWB3_B_SUM1_R_POS  (0U)
#define DSP2_MIDDLE5_AWB3_B_SUM1_R_LEN  (32U)
#define DSP2_MIDDLE5_AWB3_B_SUM1_R_MSK  (((1U << DSP2_MIDDLE5_AWB3_B_SUM1_R_LEN) - 1) << DSP2_MIDDLE5_AWB3_B_SUM1_R_POS)
#define DSP2_MIDDLE5_AWB3_B_SUM1_R_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_B_SUM1_R_LEN) - 1) << DSP2_MIDDLE5_AWB3_B_SUM1_R_POS))

/* 0x144 : awb3_sta_28 */
#define DSP2_MIDDLE5_AWB3_STA_28_OFFSET     (0x144)
#define DSP2_MIDDLE5_AWB3_R_SUM_HEX1_R      DSP2_MIDDLE5_AWB3_R_SUM_HEX1_R
#define DSP2_MIDDLE5_AWB3_R_SUM_HEX1_R_POS  (0U)
#define DSP2_MIDDLE5_AWB3_R_SUM_HEX1_R_LEN  (32U)
#define DSP2_MIDDLE5_AWB3_R_SUM_HEX1_R_MSK  (((1U << DSP2_MIDDLE5_AWB3_R_SUM_HEX1_R_LEN) - 1) << DSP2_MIDDLE5_AWB3_R_SUM_HEX1_R_POS)
#define DSP2_MIDDLE5_AWB3_R_SUM_HEX1_R_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_R_SUM_HEX1_R_LEN) - 1) << DSP2_MIDDLE5_AWB3_R_SUM_HEX1_R_POS))

/* 0x148 : awb3_sta_29 */
#define DSP2_MIDDLE5_AWB3_STA_29_OFFSET     (0x148)
#define DSP2_MIDDLE5_AWB3_G_SUM_HEX1_R      DSP2_MIDDLE5_AWB3_G_SUM_HEX1_R
#define DSP2_MIDDLE5_AWB3_G_SUM_HEX1_R_POS  (0U)
#define DSP2_MIDDLE5_AWB3_G_SUM_HEX1_R_LEN  (32U)
#define DSP2_MIDDLE5_AWB3_G_SUM_HEX1_R_MSK  (((1U << DSP2_MIDDLE5_AWB3_G_SUM_HEX1_R_LEN) - 1) << DSP2_MIDDLE5_AWB3_G_SUM_HEX1_R_POS)
#define DSP2_MIDDLE5_AWB3_G_SUM_HEX1_R_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_G_SUM_HEX1_R_LEN) - 1) << DSP2_MIDDLE5_AWB3_G_SUM_HEX1_R_POS))

/* 0x14C : awb3_sta_30 */
#define DSP2_MIDDLE5_AWB3_STA_30_OFFSET     (0x14C)
#define DSP2_MIDDLE5_AWB3_B_SUM_HEX1_R      DSP2_MIDDLE5_AWB3_B_SUM_HEX1_R
#define DSP2_MIDDLE5_AWB3_B_SUM_HEX1_R_POS  (0U)
#define DSP2_MIDDLE5_AWB3_B_SUM_HEX1_R_LEN  (32U)
#define DSP2_MIDDLE5_AWB3_B_SUM_HEX1_R_MSK  (((1U << DSP2_MIDDLE5_AWB3_B_SUM_HEX1_R_LEN) - 1) << DSP2_MIDDLE5_AWB3_B_SUM_HEX1_R_POS)
#define DSP2_MIDDLE5_AWB3_B_SUM_HEX1_R_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_B_SUM_HEX1_R_LEN) - 1) << DSP2_MIDDLE5_AWB3_B_SUM_HEX1_R_POS))

/* 0x150 : awb3_sta_31 */
#define DSP2_MIDDLE5_AWB3_STA_31_OFFSET     (0x150)
#define DSP2_MIDDLE5_AWB3_PIXEL_HEX1_R      DSP2_MIDDLE5_AWB3_PIXEL_HEX1_R
#define DSP2_MIDDLE5_AWB3_PIXEL_HEX1_R_POS  (0U)
#define DSP2_MIDDLE5_AWB3_PIXEL_HEX1_R_LEN  (20U)
#define DSP2_MIDDLE5_AWB3_PIXEL_HEX1_R_MSK  (((1U << DSP2_MIDDLE5_AWB3_PIXEL_HEX1_R_LEN) - 1) << DSP2_MIDDLE5_AWB3_PIXEL_HEX1_R_POS)
#define DSP2_MIDDLE5_AWB3_PIXEL_HEX1_R_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_PIXEL_HEX1_R_LEN) - 1) << DSP2_MIDDLE5_AWB3_PIXEL_HEX1_R_POS))

/* 0x154 : awb3_sta_32 */
#define DSP2_MIDDLE5_AWB3_STA_32_OFFSET          (0x154)
#define DSP2_MIDDLE5_AWB3_R_RATIO_HEX_Y1U_R      DSP2_MIDDLE5_AWB3_R_RATIO_HEX_Y1U_R
#define DSP2_MIDDLE5_AWB3_R_RATIO_HEX_Y1U_R_POS  (0U)
#define DSP2_MIDDLE5_AWB3_R_RATIO_HEX_Y1U_R_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_R_RATIO_HEX_Y1U_R_MSK  (((1U << DSP2_MIDDLE5_AWB3_R_RATIO_HEX_Y1U_R_LEN) - 1) << DSP2_MIDDLE5_AWB3_R_RATIO_HEX_Y1U_R_POS)
#define DSP2_MIDDLE5_AWB3_R_RATIO_HEX_Y1U_R_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_R_RATIO_HEX_Y1U_R_LEN) - 1) << DSP2_MIDDLE5_AWB3_R_RATIO_HEX_Y1U_R_POS))

/* 0x158 : awb3_sta_33 */
#define DSP2_MIDDLE5_AWB3_STA_33_OFFSET          (0x158)
#define DSP2_MIDDLE5_AWB3_R_RATIO_HEX_Y1L_R      DSP2_MIDDLE5_AWB3_R_RATIO_HEX_Y1L_R
#define DSP2_MIDDLE5_AWB3_R_RATIO_HEX_Y1L_R_POS  (0U)
#define DSP2_MIDDLE5_AWB3_R_RATIO_HEX_Y1L_R_LEN  (32U)
#define DSP2_MIDDLE5_AWB3_R_RATIO_HEX_Y1L_R_MSK  (((1U << DSP2_MIDDLE5_AWB3_R_RATIO_HEX_Y1L_R_LEN) - 1) << DSP2_MIDDLE5_AWB3_R_RATIO_HEX_Y1L_R_POS)
#define DSP2_MIDDLE5_AWB3_R_RATIO_HEX_Y1L_R_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_R_RATIO_HEX_Y1L_R_LEN) - 1) << DSP2_MIDDLE5_AWB3_R_RATIO_HEX_Y1L_R_POS))

/* 0x15C : awb3_sta_34 */
#define DSP2_MIDDLE5_AWB3_STA_34_OFFSET          (0x15C)
#define DSP2_MIDDLE5_AWB3_B_RATIO_HEX_Y1U_R      DSP2_MIDDLE5_AWB3_B_RATIO_HEX_Y1U_R
#define DSP2_MIDDLE5_AWB3_B_RATIO_HEX_Y1U_R_POS  (0U)
#define DSP2_MIDDLE5_AWB3_B_RATIO_HEX_Y1U_R_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_B_RATIO_HEX_Y1U_R_MSK  (((1U << DSP2_MIDDLE5_AWB3_B_RATIO_HEX_Y1U_R_LEN) - 1) << DSP2_MIDDLE5_AWB3_B_RATIO_HEX_Y1U_R_POS)
#define DSP2_MIDDLE5_AWB3_B_RATIO_HEX_Y1U_R_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_B_RATIO_HEX_Y1U_R_LEN) - 1) << DSP2_MIDDLE5_AWB3_B_RATIO_HEX_Y1U_R_POS))

/* 0x160 : awb3_sta_35 */
#define DSP2_MIDDLE5_AWB3_STA_35_OFFSET          (0x160)
#define DSP2_MIDDLE5_AWB3_B_RATIO_HEX_Y1L_R      DSP2_MIDDLE5_AWB3_B_RATIO_HEX_Y1L_R
#define DSP2_MIDDLE5_AWB3_B_RATIO_HEX_Y1L_R_POS  (0U)
#define DSP2_MIDDLE5_AWB3_B_RATIO_HEX_Y1L_R_LEN  (32U)
#define DSP2_MIDDLE5_AWB3_B_RATIO_HEX_Y1L_R_MSK  (((1U << DSP2_MIDDLE5_AWB3_B_RATIO_HEX_Y1L_R_LEN) - 1) << DSP2_MIDDLE5_AWB3_B_RATIO_HEX_Y1L_R_POS)
#define DSP2_MIDDLE5_AWB3_B_RATIO_HEX_Y1L_R_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_B_RATIO_HEX_Y1L_R_LEN) - 1) << DSP2_MIDDLE5_AWB3_B_RATIO_HEX_Y1L_R_POS))

/* 0x164 : awb3_sta_36 */
#define DSP2_MIDDLE5_AWB3_STA_36_OFFSET    (0x164)
#define DSP2_MIDDLE5_AWB3_WT_HEX_Y1_R      DSP2_MIDDLE5_AWB3_WT_HEX_Y1_R
#define DSP2_MIDDLE5_AWB3_WT_HEX_Y1_R_POS  (0U)
#define DSP2_MIDDLE5_AWB3_WT_HEX_Y1_R_LEN  (28U)
#define DSP2_MIDDLE5_AWB3_WT_HEX_Y1_R_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_HEX_Y1_R_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_HEX_Y1_R_POS)
#define DSP2_MIDDLE5_AWB3_WT_HEX_Y1_R_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_HEX_Y1_R_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_HEX_Y1_R_POS))

/* 0x168 : awb3_sta_37 */
#define DSP2_MIDDLE5_AWB3_STA_37_OFFSET       (0x168)
#define DSP2_MIDDLE5_AWB3_PIXEL_HEX_Y1_R      DSP2_MIDDLE5_AWB3_PIXEL_HEX_Y1_R
#define DSP2_MIDDLE5_AWB3_PIXEL_HEX_Y1_R_POS  (0U)
#define DSP2_MIDDLE5_AWB3_PIXEL_HEX_Y1_R_LEN  (20U)
#define DSP2_MIDDLE5_AWB3_PIXEL_HEX_Y1_R_MSK  (((1U << DSP2_MIDDLE5_AWB3_PIXEL_HEX_Y1_R_LEN) - 1) << DSP2_MIDDLE5_AWB3_PIXEL_HEX_Y1_R_POS)
#define DSP2_MIDDLE5_AWB3_PIXEL_HEX_Y1_R_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_PIXEL_HEX_Y1_R_LEN) - 1) << DSP2_MIDDLE5_AWB3_PIXEL_HEX_Y1_R_POS))

/* 0x16C : awb3_sta_38 */
#define DSP2_MIDDLE5_AWB3_STA_38_OFFSET         (0x16C)
#define DSP2_MIDDLE5_AWB3_R_RATIO_HIST1U_R      DSP2_MIDDLE5_AWB3_R_RATIO_HIST1U_R
#define DSP2_MIDDLE5_AWB3_R_RATIO_HIST1U_R_POS  (0U)
#define DSP2_MIDDLE5_AWB3_R_RATIO_HIST1U_R_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_R_RATIO_HIST1U_R_MSK  (((1U << DSP2_MIDDLE5_AWB3_R_RATIO_HIST1U_R_LEN) - 1) << DSP2_MIDDLE5_AWB3_R_RATIO_HIST1U_R_POS)
#define DSP2_MIDDLE5_AWB3_R_RATIO_HIST1U_R_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_R_RATIO_HIST1U_R_LEN) - 1) << DSP2_MIDDLE5_AWB3_R_RATIO_HIST1U_R_POS))

/* 0x170 : awb3_sta_39 */
#define DSP2_MIDDLE5_AWB3_STA_39_OFFSET         (0x170)
#define DSP2_MIDDLE5_AWB3_R_RATIO_HIST1L_R      DSP2_MIDDLE5_AWB3_R_RATIO_HIST1L_R
#define DSP2_MIDDLE5_AWB3_R_RATIO_HIST1L_R_POS  (0U)
#define DSP2_MIDDLE5_AWB3_R_RATIO_HIST1L_R_LEN  (32U)
#define DSP2_MIDDLE5_AWB3_R_RATIO_HIST1L_R_MSK  (((1U << DSP2_MIDDLE5_AWB3_R_RATIO_HIST1L_R_LEN) - 1) << DSP2_MIDDLE5_AWB3_R_RATIO_HIST1L_R_POS)
#define DSP2_MIDDLE5_AWB3_R_RATIO_HIST1L_R_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_R_RATIO_HIST1L_R_LEN) - 1) << DSP2_MIDDLE5_AWB3_R_RATIO_HIST1L_R_POS))

/* 0x174 : awb3_sta_40 */
#define DSP2_MIDDLE5_AWB3_STA_40_OFFSET         (0x174)
#define DSP2_MIDDLE5_AWB3_B_RATIO_HIST1U_R      DSP2_MIDDLE5_AWB3_B_RATIO_HIST1U_R
#define DSP2_MIDDLE5_AWB3_B_RATIO_HIST1U_R_POS  (0U)
#define DSP2_MIDDLE5_AWB3_B_RATIO_HIST1U_R_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_B_RATIO_HIST1U_R_MSK  (((1U << DSP2_MIDDLE5_AWB3_B_RATIO_HIST1U_R_LEN) - 1) << DSP2_MIDDLE5_AWB3_B_RATIO_HIST1U_R_POS)
#define DSP2_MIDDLE5_AWB3_B_RATIO_HIST1U_R_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_B_RATIO_HIST1U_R_LEN) - 1) << DSP2_MIDDLE5_AWB3_B_RATIO_HIST1U_R_POS))

/* 0x178 : awb3_sta_41 */
#define DSP2_MIDDLE5_AWB3_STA_41_OFFSET         (0x178)
#define DSP2_MIDDLE5_AWB3_B_RATIO_HIST1L_R      DSP2_MIDDLE5_AWB3_B_RATIO_HIST1L_R
#define DSP2_MIDDLE5_AWB3_B_RATIO_HIST1L_R_POS  (0U)
#define DSP2_MIDDLE5_AWB3_B_RATIO_HIST1L_R_LEN  (32U)
#define DSP2_MIDDLE5_AWB3_B_RATIO_HIST1L_R_MSK  (((1U << DSP2_MIDDLE5_AWB3_B_RATIO_HIST1L_R_LEN) - 1) << DSP2_MIDDLE5_AWB3_B_RATIO_HIST1L_R_POS)
#define DSP2_MIDDLE5_AWB3_B_RATIO_HIST1L_R_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_B_RATIO_HIST1L_R_LEN) - 1) << DSP2_MIDDLE5_AWB3_B_RATIO_HIST1L_R_POS))

/* 0x17C : awb3_sta_42 */
#define DSP2_MIDDLE5_AWB3_STA_42_OFFSET   (0x17C)
#define DSP2_MIDDLE5_AWB3_WT_HIST1_R      DSP2_MIDDLE5_AWB3_WT_HIST1_R
#define DSP2_MIDDLE5_AWB3_WT_HIST1_R_POS  (0U)
#define DSP2_MIDDLE5_AWB3_WT_HIST1_R_LEN  (28U)
#define DSP2_MIDDLE5_AWB3_WT_HIST1_R_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_HIST1_R_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_HIST1_R_POS)
#define DSP2_MIDDLE5_AWB3_WT_HIST1_R_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_HIST1_R_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_HIST1_R_POS))

/* 0x180 : awb3_sta_43 */
#define DSP2_MIDDLE5_AWB3_STA_43_OFFSET      (0x180)
#define DSP2_MIDDLE5_AWB3_PIXEL_HIST1_R      DSP2_MIDDLE5_AWB3_PIXEL_HIST1_R
#define DSP2_MIDDLE5_AWB3_PIXEL_HIST1_R_POS  (0U)
#define DSP2_MIDDLE5_AWB3_PIXEL_HIST1_R_LEN  (20U)
#define DSP2_MIDDLE5_AWB3_PIXEL_HIST1_R_MSK  (((1U << DSP2_MIDDLE5_AWB3_PIXEL_HIST1_R_LEN) - 1) << DSP2_MIDDLE5_AWB3_PIXEL_HIST1_R_POS)
#define DSP2_MIDDLE5_AWB3_PIXEL_HIST1_R_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_PIXEL_HIST1_R_LEN) - 1) << DSP2_MIDDLE5_AWB3_PIXEL_HIST1_R_POS))

/* 0x184 : awb3_sta_44 */
#define DSP2_MIDDLE5_AWB3_STA_44_OFFSET              (0x184)
#define DSP2_MIDDLE5_AWB3_R_RATIO_HIST_CLIP1U_R      DSP2_MIDDLE5_AWB3_R_RATIO_HIST_CLIP1U_R
#define DSP2_MIDDLE5_AWB3_R_RATIO_HIST_CLIP1U_R_POS  (0U)
#define DSP2_MIDDLE5_AWB3_R_RATIO_HIST_CLIP1U_R_LEN  (8U)
#define DSP2_MIDDLE5_AWB3_R_RATIO_HIST_CLIP1U_R_MSK  (((1U << DSP2_MIDDLE5_AWB3_R_RATIO_HIST_CLIP1U_R_LEN) - 1) << DSP2_MIDDLE5_AWB3_R_RATIO_HIST_CLIP1U_R_POS)
#define DSP2_MIDDLE5_AWB3_R_RATIO_HIST_CLIP1U_R_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_R_RATIO_HIST_CLIP1U_R_LEN) - 1) << DSP2_MIDDLE5_AWB3_R_RATIO_HIST_CLIP1U_R_POS))

/* 0x188 : awb3_sta_45 */
#define DSP2_MIDDLE5_AWB3_STA_45_OFFSET              (0x188)
#define DSP2_MIDDLE5_AWB3_R_RATIO_HIST_CLIP1L_R      DSP2_MIDDLE5_AWB3_R_RATIO_HIST_CLIP1L_R
#define DSP2_MIDDLE5_AWB3_R_RATIO_HIST_CLIP1L_R_POS  (0U)
#define DSP2_MIDDLE5_AWB3_R_RATIO_HIST_CLIP1L_R_LEN  (32U)
#define DSP2_MIDDLE5_AWB3_R_RATIO_HIST_CLIP1L_R_MSK  (((1U << DSP2_MIDDLE5_AWB3_R_RATIO_HIST_CLIP1L_R_LEN) - 1) << DSP2_MIDDLE5_AWB3_R_RATIO_HIST_CLIP1L_R_POS)
#define DSP2_MIDDLE5_AWB3_R_RATIO_HIST_CLIP1L_R_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_R_RATIO_HIST_CLIP1L_R_LEN) - 1) << DSP2_MIDDLE5_AWB3_R_RATIO_HIST_CLIP1L_R_POS))

/* 0x18C : awb3_sta_46 */
#define DSP2_MIDDLE5_AWB3_STA_46_OFFSET              (0x18C)
#define DSP2_MIDDLE5_AWB3_B_RATIO_HIST_CLIP1U_R      DSP2_MIDDLE5_AWB3_B_RATIO_HIST_CLIP1U_R
#define DSP2_MIDDLE5_AWB3_B_RATIO_HIST_CLIP1U_R_POS  (0U)
#define DSP2_MIDDLE5_AWB3_B_RATIO_HIST_CLIP1U_R_LEN  (17U)
#define DSP2_MIDDLE5_AWB3_B_RATIO_HIST_CLIP1U_R_MSK  (((1U << DSP2_MIDDLE5_AWB3_B_RATIO_HIST_CLIP1U_R_LEN) - 1) << DSP2_MIDDLE5_AWB3_B_RATIO_HIST_CLIP1U_R_POS)
#define DSP2_MIDDLE5_AWB3_B_RATIO_HIST_CLIP1U_R_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_B_RATIO_HIST_CLIP1U_R_LEN) - 1) << DSP2_MIDDLE5_AWB3_B_RATIO_HIST_CLIP1U_R_POS))

/* 0x190 : awb3_sta_47 */
#define DSP2_MIDDLE5_AWB3_STA_47_OFFSET              (0x190)
#define DSP2_MIDDLE5_AWB3_B_RATIO_HIST_CLIP1L_R      DSP2_MIDDLE5_AWB3_B_RATIO_HIST_CLIP1L_R
#define DSP2_MIDDLE5_AWB3_B_RATIO_HIST_CLIP1L_R_POS  (0U)
#define DSP2_MIDDLE5_AWB3_B_RATIO_HIST_CLIP1L_R_LEN  (32U)
#define DSP2_MIDDLE5_AWB3_B_RATIO_HIST_CLIP1L_R_MSK  (((1U << DSP2_MIDDLE5_AWB3_B_RATIO_HIST_CLIP1L_R_LEN) - 1) << DSP2_MIDDLE5_AWB3_B_RATIO_HIST_CLIP1L_R_POS)
#define DSP2_MIDDLE5_AWB3_B_RATIO_HIST_CLIP1L_R_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_B_RATIO_HIST_CLIP1L_R_LEN) - 1) << DSP2_MIDDLE5_AWB3_B_RATIO_HIST_CLIP1L_R_POS))

/* 0x194 : awb3_sta_48 */
#define DSP2_MIDDLE5_AWB3_STA_48_OFFSET        (0x194)
#define DSP2_MIDDLE5_AWB3_WT_HIST_CLIP1_R      DSP2_MIDDLE5_AWB3_WT_HIST_CLIP1_R
#define DSP2_MIDDLE5_AWB3_WT_HIST_CLIP1_R_POS  (0U)
#define DSP2_MIDDLE5_AWB3_WT_HIST_CLIP1_R_LEN  (28U)
#define DSP2_MIDDLE5_AWB3_WT_HIST_CLIP1_R_MSK  (((1U << DSP2_MIDDLE5_AWB3_WT_HIST_CLIP1_R_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_HIST_CLIP1_R_POS)
#define DSP2_MIDDLE5_AWB3_WT_HIST_CLIP1_R_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_WT_HIST_CLIP1_R_LEN) - 1) << DSP2_MIDDLE5_AWB3_WT_HIST_CLIP1_R_POS))

/* 0x198 : awb3_sta_49 */
#define DSP2_MIDDLE5_AWB3_STA_49_OFFSET           (0x198)
#define DSP2_MIDDLE5_AWB3_PIXEL_HIST_CLIP1_R      DSP2_MIDDLE5_AWB3_PIXEL_HIST_CLIP1_R
#define DSP2_MIDDLE5_AWB3_PIXEL_HIST_CLIP1_R_POS  (0U)
#define DSP2_MIDDLE5_AWB3_PIXEL_HIST_CLIP1_R_LEN  (20U)
#define DSP2_MIDDLE5_AWB3_PIXEL_HIST_CLIP1_R_MSK  (((1U << DSP2_MIDDLE5_AWB3_PIXEL_HIST_CLIP1_R_LEN) - 1) << DSP2_MIDDLE5_AWB3_PIXEL_HIST_CLIP1_R_POS)
#define DSP2_MIDDLE5_AWB3_PIXEL_HIST_CLIP1_R_UMSK (~(((1U << DSP2_MIDDLE5_AWB3_PIXEL_HIST_CLIP1_R_LEN) - 1) << DSP2_MIDDLE5_AWB3_PIXEL_HIST_CLIP1_R_POS))

/* 0x19C : awb3_status_0 */
#define DSP2_MIDDLE5_AWB3_STATUS_0_OFFSET (0x19C)
#define DSP2_MIDDLE5_AWB3_W_CNT_R         DSP2_MIDDLE5_AWB3_W_CNT_R
#define DSP2_MIDDLE5_AWB3_W_CNT_R_POS     (0U)
#define DSP2_MIDDLE5_AWB3_W_CNT_R_LEN     (5U)
#define DSP2_MIDDLE5_AWB3_W_CNT_R_MSK     (((1U << DSP2_MIDDLE5_AWB3_W_CNT_R_LEN) - 1) << DSP2_MIDDLE5_AWB3_W_CNT_R_POS)
#define DSP2_MIDDLE5_AWB3_W_CNT_R_UMSK    (~(((1U << DSP2_MIDDLE5_AWB3_W_CNT_R_LEN) - 1) << DSP2_MIDDLE5_AWB3_W_CNT_R_POS))
#define DSP2_MIDDLE5_AWB3_BUF_IDX_R       DSP2_MIDDLE5_AWB3_BUF_IDX_R
#define DSP2_MIDDLE5_AWB3_BUF_IDX_R_POS   (8U)
#define DSP2_MIDDLE5_AWB3_BUF_IDX_R_LEN   (1U)
#define DSP2_MIDDLE5_AWB3_BUF_IDX_R_MSK   (((1U << DSP2_MIDDLE5_AWB3_BUF_IDX_R_LEN) - 1) << DSP2_MIDDLE5_AWB3_BUF_IDX_R_POS)
#define DSP2_MIDDLE5_AWB3_BUF_IDX_R_UMSK  (~(((1U << DSP2_MIDDLE5_AWB3_BUF_IDX_R_LEN) - 1) << DSP2_MIDDLE5_AWB3_BUF_IDX_R_POS))

struct dsp2_middle5_reg {
    /* 0x000 : awb3_config_0 */
    union {
        struct {
            uint32_t awb3_stat_x_max_pre : 11; /* [10: 0],        r/w,      0x77f */
            uint32_t reserved_11_15      : 5;  /* [15:11],       rsvd,        0x0 */
            uint32_t awb3_stat_x_min_pre : 11; /* [26:16],        r/w,        0x0 */
            uint32_t reserved_27_30      : 4;  /* [30:27],       rsvd,        0x0 */
            uint32_t awb3_stat_en_pre    : 1;  /* [   31],        r/w,        0x1 */
        } BF;
        uint32_t WORD;
    } awb3_config_0;

    /* 0x004 : awb3_config_1 */
    union {
        struct {
            uint32_t awb3_stat_y_max_pre : 11; /* [10: 0],        r/w,      0x437 */
            uint32_t reserved_11_15      : 5;  /* [15:11],       rsvd,        0x0 */
            uint32_t awb3_stat_y_min_pre : 11; /* [26:16],        r/w,        0x0 */
            uint32_t reserved_27_31      : 5;  /* [31:27],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } awb3_config_1;

    /* 0x008 : awb3_config_2 */
    union {
        struct {
            uint32_t awb3_b_ratio_ofst_pre : 12; /* [11: 0],        r/w,        0x0 */
            uint32_t reserved_12_15        : 4;  /* [15:12],       rsvd,        0x0 */
            uint32_t awb3_r_ratio_ofst_pre : 12; /* [27:16],        r/w,        0x0 */
            uint32_t reserved_28_30        : 3;  /* [30:28],       rsvd,        0x0 */
            uint32_t awb3_g_divisor_pre    : 1;  /* [   31],        r/w,        0x0 */
        } BF;
        uint32_t WORD;
    } awb3_config_2;

    /* 0x00C : awb3_config_3 */
    union {
        struct {
            uint32_t awb3_b_ratio_mult_pre : 12; /* [11: 0],        r/w,      0x100 */
            uint32_t reserved_12_15        : 4;  /* [15:12],       rsvd,        0x0 */
            uint32_t awb3_r_ratio_mult_pre : 12; /* [27:16],        r/w,      0x100 */
            uint32_t reserved_28_31        : 4;  /* [31:28],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } awb3_config_3;

    /* 0x010 : awb3_config_4 */
    union {
        struct {
            uint32_t awb3_ratio_sum_max_pre : 9; /* [ 8: 0],        r/w,        0x0 */
            uint32_t awb3_ratio_sum_min_pre : 9; /* [17: 9],        r/w,        0x0 */
            uint32_t awb3_wt_ratio_gain_pre : 8; /* [25:18],        r/w,        0x0 */
            uint32_t awb3_wt_ratio_en_pre   : 1; /* [   26],        r/w,        0x0 */
            uint32_t reserved_27_31         : 5; /* [31:27],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } awb3_config_4;

    /* 0x014 : awb3_config_5 */
    union {
        struct {
            uint32_t awb3_wt_ratio_00_pre : 8; /* [ 7: 0],        r/w,        0x1 */
            uint32_t awb3_wt_ratio_01_pre : 8; /* [15: 8],        r/w,        0x1 */
            uint32_t awb3_wt_ratio_02_pre : 8; /* [23:16],        r/w,        0x1 */
            uint32_t awb3_wt_ratio_03_pre : 8; /* [31:24],        r/w,        0x1 */
        } BF;
        uint32_t WORD;
    } awb3_config_5;

    /* 0x018 : awb3_config_6 */
    union {
        struct {
            uint32_t awb3_wt_ratio_04_pre : 8; /* [ 7: 0],        r/w,        0x1 */
            uint32_t awb3_wt_ratio_05_pre : 8; /* [15: 8],        r/w,        0x1 */
            uint32_t awb3_wt_ratio_06_pre : 8; /* [23:16],        r/w,        0x1 */
            uint32_t awb3_wt_ratio_07_pre : 8; /* [31:24],        r/w,        0x1 */
        } BF;
        uint32_t WORD;
    } awb3_config_6;

    /* 0x01C : awb3_config_7 */
    union {
        struct {
            uint32_t awb3_wt_ratio_08_pre : 8; /* [ 7: 0],        r/w,        0x1 */
            uint32_t awb3_wt_ratio_10_pre : 8; /* [15: 8],        r/w,        0x1 */
            uint32_t awb3_wt_ratio_11_pre : 8; /* [23:16],        r/w,        0x1 */
            uint32_t awb3_wt_ratio_12_pre : 8; /* [31:24],        r/w,        0x1 */
        } BF;
        uint32_t WORD;
    } awb3_config_7;

    /* 0x020 : awb3_config_8 */
    union {
        struct {
            uint32_t awb3_wt_ratio_13_pre : 8; /* [ 7: 0],        r/w,        0x1 */
            uint32_t awb3_wt_ratio_14_pre : 8; /* [15: 8],        r/w,        0x1 */
            uint32_t awb3_wt_ratio_15_pre : 8; /* [23:16],        r/w,        0x1 */
            uint32_t awb3_wt_ratio_16_pre : 8; /* [31:24],        r/w,        0x1 */
        } BF;
        uint32_t WORD;
    } awb3_config_8;

    /* 0x024 : awb3_config_9 */
    union {
        struct {
            uint32_t awb3_wt_ratio_17_pre : 8; /* [ 7: 0],        r/w,        0x1 */
            uint32_t awb3_wt_ratio_18_pre : 8; /* [15: 8],        r/w,        0x1 */
            uint32_t awb3_wt_ratio_20_pre : 8; /* [23:16],        r/w,        0x1 */
            uint32_t awb3_wt_ratio_21_pre : 8; /* [31:24],        r/w,        0x1 */
        } BF;
        uint32_t WORD;
    } awb3_config_9;

    /* 0x028 : awb3_config_10 */
    union {
        struct {
            uint32_t awb3_wt_ratio_22_pre : 8; /* [ 7: 0],        r/w,        0x1 */
            uint32_t awb3_wt_ratio_23_pre : 8; /* [15: 8],        r/w,        0x1 */
            uint32_t awb3_wt_ratio_24_pre : 8; /* [23:16],        r/w,        0x1 */
            uint32_t awb3_wt_ratio_25_pre : 8; /* [31:24],        r/w,        0x1 */
        } BF;
        uint32_t WORD;
    } awb3_config_10;

    /* 0x02C : awb3_config_11 */
    union {
        struct {
            uint32_t awb3_wt_ratio_26_pre : 8; /* [ 7: 0],        r/w,        0x1 */
            uint32_t awb3_wt_ratio_27_pre : 8; /* [15: 8],        r/w,        0x1 */
            uint32_t awb3_wt_ratio_28_pre : 8; /* [23:16],        r/w,        0x1 */
            uint32_t awb3_wt_ratio_30_pre : 8; /* [31:24],        r/w,        0x1 */
        } BF;
        uint32_t WORD;
    } awb3_config_11;

    /* 0x030 : awb3_config_12 */
    union {
        struct {
            uint32_t awb3_wt_ratio_31_pre : 8; /* [ 7: 0],        r/w,        0x1 */
            uint32_t awb3_wt_ratio_32_pre : 8; /* [15: 8],        r/w,        0x1 */
            uint32_t awb3_wt_ratio_33_pre : 8; /* [23:16],        r/w,        0x1 */
            uint32_t awb3_wt_ratio_34_pre : 8; /* [31:24],        r/w,        0x1 */
        } BF;
        uint32_t WORD;
    } awb3_config_12;

    /* 0x034 : awb3_config_13 */
    union {
        struct {
            uint32_t awb3_wt_ratio_35_pre : 8; /* [ 7: 0],        r/w,        0x1 */
            uint32_t awb3_wt_ratio_36_pre : 8; /* [15: 8],        r/w,        0x1 */
            uint32_t awb3_wt_ratio_37_pre : 8; /* [23:16],        r/w,        0x1 */
            uint32_t awb3_wt_ratio_38_pre : 8; /* [31:24],        r/w,        0x1 */
        } BF;
        uint32_t WORD;
    } awb3_config_13;

    /* 0x038 : awb3_config_14 */
    union {
        struct {
            uint32_t awb3_wt_ratio_40_pre : 8; /* [ 7: 0],        r/w,        0x1 */
            uint32_t awb3_wt_ratio_41_pre : 8; /* [15: 8],        r/w,        0x1 */
            uint32_t awb3_wt_ratio_42_pre : 8; /* [23:16],        r/w,        0x1 */
            uint32_t awb3_wt_ratio_43_pre : 8; /* [31:24],        r/w,        0x1 */
        } BF;
        uint32_t WORD;
    } awb3_config_14;

    /* 0x03C : awb3_config_15 */
    union {
        struct {
            uint32_t awb3_wt_ratio_44_pre : 8; /* [ 7: 0],        r/w,        0x1 */
            uint32_t awb3_wt_ratio_45_pre : 8; /* [15: 8],        r/w,        0x1 */
            uint32_t awb3_wt_ratio_46_pre : 8; /* [23:16],        r/w,        0x1 */
            uint32_t awb3_wt_ratio_47_pre : 8; /* [31:24],        r/w,        0x1 */
        } BF;
        uint32_t WORD;
    } awb3_config_15;

    /* 0x040 : awb3_config_16 */
    union {
        struct {
            uint32_t awb3_wt_ratio_48_pre : 8; /* [ 7: 0],        r/w,        0x1 */
            uint32_t awb3_wt_ratio_50_pre : 8; /* [15: 8],        r/w,        0x1 */
            uint32_t awb3_wt_ratio_51_pre : 8; /* [23:16],        r/w,        0x1 */
            uint32_t awb3_wt_ratio_52_pre : 8; /* [31:24],        r/w,        0x1 */
        } BF;
        uint32_t WORD;
    } awb3_config_16;

    /* 0x044 : awb3_config_17 */
    union {
        struct {
            uint32_t awb3_wt_ratio_53_pre : 8; /* [ 7: 0],        r/w,        0x1 */
            uint32_t awb3_wt_ratio_54_pre : 8; /* [15: 8],        r/w,        0x1 */
            uint32_t awb3_wt_ratio_55_pre : 8; /* [23:16],        r/w,        0x1 */
            uint32_t awb3_wt_ratio_56_pre : 8; /* [31:24],        r/w,        0x1 */
        } BF;
        uint32_t WORD;
    } awb3_config_17;

    /* 0x048 : awb3_config_18 */
    union {
        struct {
            uint32_t awb3_wt_ratio_57_pre : 8; /* [ 7: 0],        r/w,        0x1 */
            uint32_t awb3_wt_ratio_58_pre : 8; /* [15: 8],        r/w,        0x1 */
            uint32_t awb3_wt_ratio_60_pre : 8; /* [23:16],        r/w,        0x1 */
            uint32_t awb3_wt_ratio_61_pre : 8; /* [31:24],        r/w,        0x1 */
        } BF;
        uint32_t WORD;
    } awb3_config_18;

    /* 0x04C : awb3_config_19 */
    union {
        struct {
            uint32_t awb3_wt_ratio_62_pre : 8; /* [ 7: 0],        r/w,        0x1 */
            uint32_t awb3_wt_ratio_63_pre : 8; /* [15: 8],        r/w,        0x1 */
            uint32_t awb3_wt_ratio_64_pre : 8; /* [23:16],        r/w,        0x1 */
            uint32_t awb3_wt_ratio_65_pre : 8; /* [31:24],        r/w,        0x1 */
        } BF;
        uint32_t WORD;
    } awb3_config_19;

    /* 0x050 : awb3_config_20 */
    union {
        struct {
            uint32_t awb3_wt_ratio_66_pre : 8; /* [ 7: 0],        r/w,        0x1 */
            uint32_t awb3_wt_ratio_67_pre : 8; /* [15: 8],        r/w,        0x1 */
            uint32_t awb3_wt_ratio_68_pre : 8; /* [23:16],        r/w,        0x1 */
            uint32_t awb3_wt_ratio_70_pre : 8; /* [31:24],        r/w,        0x1 */
        } BF;
        uint32_t WORD;
    } awb3_config_20;

    /* 0x054 : awb3_config_21 */
    union {
        struct {
            uint32_t awb3_wt_ratio_71_pre : 8; /* [ 7: 0],        r/w,        0x1 */
            uint32_t awb3_wt_ratio_72_pre : 8; /* [15: 8],        r/w,        0x1 */
            uint32_t awb3_wt_ratio_73_pre : 8; /* [23:16],        r/w,        0x1 */
            uint32_t awb3_wt_ratio_74_pre : 8; /* [31:24],        r/w,        0x1 */
        } BF;
        uint32_t WORD;
    } awb3_config_21;

    /* 0x058 : awb3_config_22 */
    union {
        struct {
            uint32_t awb3_wt_ratio_75_pre : 8; /* [ 7: 0],        r/w,        0x1 */
            uint32_t awb3_wt_ratio_76_pre : 8; /* [15: 8],        r/w,        0x1 */
            uint32_t awb3_wt_ratio_77_pre : 8; /* [23:16],        r/w,        0x1 */
            uint32_t awb3_wt_ratio_78_pre : 8; /* [31:24],        r/w,        0x1 */
        } BF;
        uint32_t WORD;
    } awb3_config_22;

    /* 0x05C : awb3_config_23 */
    union {
        struct {
            uint32_t awb3_wt_ratio_80_pre : 8; /* [ 7: 0],        r/w,        0x1 */
            uint32_t awb3_wt_ratio_81_pre : 8; /* [15: 8],        r/w,        0x1 */
            uint32_t awb3_wt_ratio_82_pre : 8; /* [23:16],        r/w,        0x1 */
            uint32_t awb3_wt_ratio_83_pre : 8; /* [31:24],        r/w,        0x1 */
        } BF;
        uint32_t WORD;
    } awb3_config_23;

    /* 0x060 : awb3_config_24 */
    union {
        struct {
            uint32_t awb3_wt_ratio_84_pre : 8; /* [ 7: 0],        r/w,        0x1 */
            uint32_t awb3_wt_ratio_85_pre : 8; /* [15: 8],        r/w,        0x1 */
            uint32_t awb3_wt_ratio_86_pre : 8; /* [23:16],        r/w,        0x1 */
            uint32_t awb3_wt_ratio_87_pre : 8; /* [31:24],        r/w,        0x1 */
        } BF;
        uint32_t WORD;
    } awb3_config_24;

    /* 0x064 : awb3_config_25 */
    union {
        struct {
            uint32_t awb3_wt_ratio_88_pre : 8;  /* [ 7: 0],        r/w,        0x1 */
            uint32_t reserved_8_31        : 24; /* [31: 8],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } awb3_config_25;

    /* 0x068 : awb3_config_26 */
    union {
        struct {
            uint32_t awb3_y_r_coeff_pre : 12; /* [11: 0],        r/w,       0x4d */
            uint32_t reserved_12_31     : 20; /* [31:12],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } awb3_config_26;

    /* 0x06C : awb3_config_27 */
    union {
        struct {
            uint32_t awb3_y_g_coeff_pre : 12; /* [11: 0],        r/w,       0x96 */
            uint32_t reserved_12_31     : 20; /* [31:12],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } awb3_config_27;

    /* 0x070 : awb3_config_28 */
    union {
        struct {
            uint32_t awb3_y_b_coeff_pre : 12; /* [11: 0],        r/w,       0x1d */
            uint32_t reserved_12_31     : 20; /* [31:12],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } awb3_config_28;

    /* 0x074 : awb3_config_29 */
    union {
        struct {
            uint32_t awb3_wt_y_gain_pre  : 8;  /* [ 7: 0],        r/w,       0x10 */
            uint32_t awb3_wt_y_en_pre    : 1;  /* [    8],        r/w,        0x1 */
            uint32_t reserved_9_11       : 3;  /* [11: 9],       rsvd,        0x0 */
            uint32_t awb3_wt_y_use_g_pre : 1;  /* [   12],        r/w,        0x0 */
            uint32_t reserved_13_31      : 19; /* [31:13],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } awb3_config_29;

    /* 0x078 : awb3_config_30 */
    union {
        struct {
            uint32_t awb3_wt_y_00_pre : 8; /* [ 7: 0],        r/w,        0x1 */
            uint32_t awb3_wt_y_01_pre : 8; /* [15: 8],        r/w,        0x1 */
            uint32_t awb3_wt_y_02_pre : 8; /* [23:16],        r/w,        0x1 */
            uint32_t awb3_wt_y_03_pre : 8; /* [31:24],        r/w,        0x1 */
        } BF;
        uint32_t WORD;
    } awb3_config_30;

    /* 0x07C : awb3_config_31 */
    union {
        struct {
            uint32_t awb3_wt_y_04_pre : 8; /* [ 7: 0],        r/w,        0x1 */
            uint32_t awb3_wt_y_05_pre : 8; /* [15: 8],        r/w,        0x1 */
            uint32_t awb3_wt_y_06_pre : 8; /* [23:16],        r/w,        0x1 */
            uint32_t awb3_wt_y_07_pre : 8; /* [31:24],        r/w,        0x1 */
        } BF;
        uint32_t WORD;
    } awb3_config_31;

    /* 0x080 : awb3_config_32 */
    union {
        struct {
            uint32_t awb3_wt_y_08_pre : 8; /* [ 7: 0],        r/w,        0x1 */
            uint32_t awb3_wt_y_10_pre : 8; /* [15: 8],        r/w,        0x1 */
            uint32_t awb3_wt_y_11_pre : 8; /* [23:16],        r/w,        0x1 */
            uint32_t awb3_wt_y_12_pre : 8; /* [31:24],        r/w,        0x1 */
        } BF;
        uint32_t WORD;
    } awb3_config_32;

    /* 0x084 : awb3_config_33 */
    union {
        struct {
            uint32_t awb3_wt_y_13_pre : 8; /* [ 7: 0],        r/w,        0x1 */
            uint32_t awb3_wt_y_14_pre : 8; /* [15: 8],        r/w,        0x1 */
            uint32_t awb3_wt_y_15_pre : 8; /* [23:16],        r/w,        0x1 */
            uint32_t awb3_wt_y_16_pre : 8; /* [31:24],        r/w,        0x1 */
        } BF;
        uint32_t WORD;
    } awb3_config_33;

    /* 0x088 : awb3_config_34 */
    union {
        struct {
            uint32_t awb3_wt_y_17_pre : 8; /* [ 7: 0],        r/w,        0x1 */
            uint32_t awb3_wt_y_18_pre : 8; /* [15: 8],        r/w,        0x1 */
            uint32_t awb3_wt_y_20_pre : 8; /* [23:16],        r/w,        0x1 */
            uint32_t awb3_wt_y_21_pre : 8; /* [31:24],        r/w,        0x1 */
        } BF;
        uint32_t WORD;
    } awb3_config_34;

    /* 0x08C : awb3_config_35 */
    union {
        struct {
            uint32_t awb3_wt_y_22_pre : 8; /* [ 7: 0],        r/w,        0x1 */
            uint32_t awb3_wt_y_23_pre : 8; /* [15: 8],        r/w,        0x1 */
            uint32_t awb3_wt_y_24_pre : 8; /* [23:16],        r/w,        0x1 */
            uint32_t awb3_wt_y_25_pre : 8; /* [31:24],        r/w,        0x1 */
        } BF;
        uint32_t WORD;
    } awb3_config_35;

    /* 0x090 : awb3_config_36 */
    union {
        struct {
            uint32_t awb3_wt_y_26_pre : 8; /* [ 7: 0],        r/w,        0x1 */
            uint32_t awb3_wt_y_27_pre : 8; /* [15: 8],        r/w,        0x1 */
            uint32_t awb3_wt_y_28_pre : 8; /* [23:16],        r/w,        0x1 */
            uint32_t awb3_wt_y_30_pre : 8; /* [31:24],        r/w,        0x1 */
        } BF;
        uint32_t WORD;
    } awb3_config_36;

    /* 0x094 : awb3_config_37 */
    union {
        struct {
            uint32_t awb3_wt_y_31_pre : 8; /* [ 7: 0],        r/w,        0x1 */
            uint32_t awb3_wt_y_32_pre : 8; /* [15: 8],        r/w,        0x1 */
            uint32_t awb3_wt_y_33_pre : 8; /* [23:16],        r/w,        0x1 */
            uint32_t awb3_wt_y_34_pre : 8; /* [31:24],        r/w,        0x1 */
        } BF;
        uint32_t WORD;
    } awb3_config_37;

    /* 0x098 : awb3_config_38 */
    union {
        struct {
            uint32_t awb3_wt_y_35_pre : 8; /* [ 7: 0],        r/w,        0x1 */
            uint32_t awb3_wt_y_36_pre : 8; /* [15: 8],        r/w,        0x1 */
            uint32_t awb3_wt_y_37_pre : 8; /* [23:16],        r/w,        0x1 */
            uint32_t awb3_wt_y_38_pre : 8; /* [31:24],        r/w,        0x1 */
        } BF;
        uint32_t WORD;
    } awb3_config_38;

    /* 0x09C : awb3_config_39 */
    union {
        struct {
            uint32_t awb3_wt_y_40_pre : 8; /* [ 7: 0],        r/w,        0x1 */
            uint32_t awb3_wt_y_41_pre : 8; /* [15: 8],        r/w,        0x1 */
            uint32_t awb3_wt_y_42_pre : 8; /* [23:16],        r/w,        0x1 */
            uint32_t awb3_wt_y_43_pre : 8; /* [31:24],        r/w,        0x1 */
        } BF;
        uint32_t WORD;
    } awb3_config_39;

    /* 0x0A0 : awb3_config_40 */
    union {
        struct {
            uint32_t awb3_wt_y_44_pre : 8; /* [ 7: 0],        r/w,        0x1 */
            uint32_t awb3_wt_y_45_pre : 8; /* [15: 8],        r/w,        0x1 */
            uint32_t awb3_wt_y_46_pre : 8; /* [23:16],        r/w,        0x1 */
            uint32_t awb3_wt_y_47_pre : 8; /* [31:24],        r/w,        0x1 */
        } BF;
        uint32_t WORD;
    } awb3_config_40;

    /* 0x0A4 : awb3_config_41 */
    union {
        struct {
            uint32_t awb3_wt_y_48_pre : 8; /* [ 7: 0],        r/w,        0x1 */
            uint32_t awb3_wt_y_50_pre : 8; /* [15: 8],        r/w,        0x1 */
            uint32_t awb3_wt_y_51_pre : 8; /* [23:16],        r/w,        0x1 */
            uint32_t awb3_wt_y_52_pre : 8; /* [31:24],        r/w,        0x1 */
        } BF;
        uint32_t WORD;
    } awb3_config_41;

    /* 0x0A8 : awb3_config_42 */
    union {
        struct {
            uint32_t awb3_wt_y_53_pre : 8; /* [ 7: 0],        r/w,        0x1 */
            uint32_t awb3_wt_y_54_pre : 8; /* [15: 8],        r/w,        0x1 */
            uint32_t awb3_wt_y_55_pre : 8; /* [23:16],        r/w,        0x1 */
            uint32_t awb3_wt_y_56_pre : 8; /* [31:24],        r/w,        0x1 */
        } BF;
        uint32_t WORD;
    } awb3_config_42;

    /* 0x0AC : awb3_config_43 */
    union {
        struct {
            uint32_t awb3_wt_y_57_pre : 8; /* [ 7: 0],        r/w,        0x1 */
            uint32_t awb3_wt_y_58_pre : 8; /* [15: 8],        r/w,        0x1 */
            uint32_t awb3_wt_y_60_pre : 8; /* [23:16],        r/w,        0x1 */
            uint32_t awb3_wt_y_61_pre : 8; /* [31:24],        r/w,        0x1 */
        } BF;
        uint32_t WORD;
    } awb3_config_43;

    /* 0x0B0 : awb3_config_44 */
    union {
        struct {
            uint32_t awb3_wt_y_62_pre : 8; /* [ 7: 0],        r/w,        0x1 */
            uint32_t awb3_wt_y_63_pre : 8; /* [15: 8],        r/w,        0x1 */
            uint32_t awb3_wt_y_64_pre : 8; /* [23:16],        r/w,        0x1 */
            uint32_t awb3_wt_y_65_pre : 8; /* [31:24],        r/w,        0x1 */
        } BF;
        uint32_t WORD;
    } awb3_config_44;

    /* 0x0B4 : awb3_config_45 */
    union {
        struct {
            uint32_t awb3_wt_y_66_pre : 8; /* [ 7: 0],        r/w,        0x1 */
            uint32_t awb3_wt_y_67_pre : 8; /* [15: 8],        r/w,        0x1 */
            uint32_t awb3_wt_y_68_pre : 8; /* [23:16],        r/w,        0x1 */
            uint32_t awb3_wt_y_70_pre : 8; /* [31:24],        r/w,        0x1 */
        } BF;
        uint32_t WORD;
    } awb3_config_45;

    /* 0x0B8 : awb3_config_46 */
    union {
        struct {
            uint32_t awb3_wt_y_71_pre : 8; /* [ 7: 0],        r/w,        0x1 */
            uint32_t awb3_wt_y_72_pre : 8; /* [15: 8],        r/w,        0x1 */
            uint32_t awb3_wt_y_73_pre : 8; /* [23:16],        r/w,        0x1 */
            uint32_t awb3_wt_y_74_pre : 8; /* [31:24],        r/w,        0x1 */
        } BF;
        uint32_t WORD;
    } awb3_config_46;

    /* 0x0BC : awb3_config_47 */
    union {
        struct {
            uint32_t awb3_wt_y_75_pre : 8; /* [ 7: 0],        r/w,        0x1 */
            uint32_t awb3_wt_y_76_pre : 8; /* [15: 8],        r/w,        0x1 */
            uint32_t awb3_wt_y_77_pre : 8; /* [23:16],        r/w,        0x1 */
            uint32_t awb3_wt_y_78_pre : 8; /* [31:24],        r/w,        0x1 */
        } BF;
        uint32_t WORD;
    } awb3_config_47;

    /* 0x0C0 : awb3_config_48 */
    union {
        struct {
            uint32_t awb3_wt_y_80_pre : 8; /* [ 7: 0],        r/w,        0x1 */
            uint32_t awb3_wt_y_81_pre : 8; /* [15: 8],        r/w,        0x1 */
            uint32_t awb3_wt_y_82_pre : 8; /* [23:16],        r/w,        0x1 */
            uint32_t awb3_wt_y_83_pre : 8; /* [31:24],        r/w,        0x1 */
        } BF;
        uint32_t WORD;
    } awb3_config_48;

    /* 0x0C4 : awb3_config_49 */
    union {
        struct {
            uint32_t awb3_wt_y_84_pre : 8; /* [ 7: 0],        r/w,        0x1 */
            uint32_t awb3_wt_y_85_pre : 8; /* [15: 8],        r/w,        0x1 */
            uint32_t awb3_wt_y_86_pre : 8; /* [23:16],        r/w,        0x1 */
            uint32_t awb3_wt_y_87_pre : 8; /* [31:24],        r/w,        0x1 */
        } BF;
        uint32_t WORD;
    } awb3_config_49;

    /* 0x0C8 : awb3_config_50 */
    union {
        struct {
            uint32_t awb3_wt_y_88_pre : 8;  /* [ 7: 0],        r/w,        0x1 */
            uint32_t reserved_8_31    : 24; /* [31: 8],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } awb3_config_50;

    /* 0x0CC : awb3_config_51 */
    union {
        struct {
            uint32_t awb3_bin_mode_pre        : 2;  /* [ 1: 0],        r/w,        0x3 */
            uint32_t awb3_bin_pixel_clip_pre  : 20; /* [21: 2],        r/w,    0xfd200 */
            uint32_t awb3_bin_clip_en_pre     : 1;  /* [   22],        r/w,        0x0 */
            uint32_t awb3_bin_ratio_level_pre : 3;  /* [25:23],        r/w,        0x3 */
            uint32_t awb3_bin_y_level_pre     : 3;  /* [28:26],        r/w,        0x3 */
            uint32_t awb3_hist_y_use_g_pre    : 1;  /* [   29],        r/w,        0x0 */
            uint32_t awb3_count_zero_wt_pre   : 1;  /* [   30],        r/w,        0x0 */
            uint32_t reserved_31              : 1;  /* [   31],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } awb3_config_51;

    /* 0x0D0 : awb3_config_52 */
    union {
        struct {
            uint32_t awb3_ink_gain_pre : 4;  /* [ 3: 0],        r/w,        0x1 */
            uint32_t awb3_ink_type_pre : 2;  /* [ 5: 4],        r/w,        0x0 */
            uint32_t reserved_6_31     : 26; /* [31: 6],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } awb3_config_52;

    /* 0x0D4 : awb3_sta_0 */
    union {
        struct {
            uint32_t awb3_r_sum0_r : 32; /* [31: 0],          r,        0x0 */
        } BF;
        uint32_t WORD;
    } awb3_sta_0;

    /* 0x0D8 : awb3_sta_1 */
    union {
        struct {
            uint32_t awb3_g_sum0_r : 32; /* [31: 0],          r,        0x0 */
        } BF;
        uint32_t WORD;
    } awb3_sta_1;

    /* 0x0DC : awb3_sta_2 */
    union {
        struct {
            uint32_t awb3_b_sum0_r : 32; /* [31: 0],          r,        0x0 */
        } BF;
        uint32_t WORD;
    } awb3_sta_2;

    /* 0x0E0 : awb3_sta_3 */
    union {
        struct {
            uint32_t awb3_r_sum_hex0_r : 32; /* [31: 0],          r,        0x0 */
        } BF;
        uint32_t WORD;
    } awb3_sta_3;

    /* 0x0E4 : awb3_sta_4 */
    union {
        struct {
            uint32_t awb3_g_sum_hex0_r : 32; /* [31: 0],          r,        0x0 */
        } BF;
        uint32_t WORD;
    } awb3_sta_4;

    /* 0x0E8 : awb3_sta_5 */
    union {
        struct {
            uint32_t awb3_b_sum_hex0_r : 32; /* [31: 0],          r,        0x0 */
        } BF;
        uint32_t WORD;
    } awb3_sta_5;

    /* 0x0EC : awb3_sta_6 */
    union {
        struct {
            uint32_t awb3_pixel_hex0_r : 20; /* [19: 0],          r,        0x0 */
            uint32_t reserved_20_31    : 12; /* [31:20],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } awb3_sta_6;

    /* 0x0F0 : awb3_sta_7 */
    union {
        struct {
            uint32_t awb3_r_ratio_hex_y0u_r : 8;  /* [ 7: 0],          r,        0x0 */
            uint32_t reserved_8_31          : 24; /* [31: 8],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } awb3_sta_7;

    /* 0x0F4 : awb3_sta_8 */
    union {
        struct {
            uint32_t awb3_r_ratio_hex_y0l_r : 32; /* [31: 0],          r,        0x0 */
        } BF;
        uint32_t WORD;
    } awb3_sta_8;

    /* 0x0F8 : awb3_sta_9 */
    union {
        struct {
            uint32_t awb3_b_ratio_hex_y0u_r : 8;  /* [ 7: 0],          r,        0x0 */
            uint32_t reserved_8_31          : 24; /* [31: 8],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } awb3_sta_9;

    /* 0x0FC : awb3_sta_10 */
    union {
        struct {
            uint32_t awb3_b_ratio_hex_y0l_r : 32; /* [31: 0],          r,        0x0 */
        } BF;
        uint32_t WORD;
    } awb3_sta_10;

    /* 0x100 : awb3_sta_11 */
    union {
        struct {
            uint32_t awb3_wt_hex_y0_r : 28; /* [27: 0],          r,        0x0 */
            uint32_t reserved_28_31   : 4;  /* [31:28],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } awb3_sta_11;

    /* 0x104 : awb3_sta_12 */
    union {
        struct {
            uint32_t awb3_pixel_hex_y0_r : 20; /* [19: 0],          r,        0x0 */
            uint32_t reserved_20_31      : 12; /* [31:20],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } awb3_sta_12;

    /* 0x108 : awb3_sta_13 */
    union {
        struct {
            uint32_t awb3_r_ratio_hist0u_r : 8;  /* [ 7: 0],          r,        0x0 */
            uint32_t reserved_8_31         : 24; /* [31: 8],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } awb3_sta_13;

    /* 0x10C : awb3_sta_14 */
    union {
        struct {
            uint32_t awb3_r_ratio_hist0l_r : 32; /* [31: 0],          r,        0x0 */
        } BF;
        uint32_t WORD;
    } awb3_sta_14;

    /* 0x110 : awb3_sta_15 */
    union {
        struct {
            uint32_t awb3_b_ratio_hist0u_r : 8;  /* [ 7: 0],          r,        0x0 */
            uint32_t reserved_8_31         : 24; /* [31: 8],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } awb3_sta_15;

    /* 0x114 : awb3_sta_16 */
    union {
        struct {
            uint32_t awb3_b_ratio_hist0l_r : 32; /* [31: 0],          r,        0x0 */
        } BF;
        uint32_t WORD;
    } awb3_sta_16;

    /* 0x118 : awb3_sta_17 */
    union {
        struct {
            uint32_t awb3_wt_hist0_r : 28; /* [27: 0],          r,        0x0 */
            uint32_t reserved_28_31  : 4;  /* [31:28],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } awb3_sta_17;

    /* 0x11C : awb3_sta_18 */
    union {
        struct {
            uint32_t awb3_pixel_hist0_r : 20; /* [19: 0],          r,        0x0 */
            uint32_t reserved_20_31     : 12; /* [31:20],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } awb3_sta_18;

    /* 0x120 : awb3_sta_19 */
    union {
        struct {
            uint32_t awb3_r_ratio_hist_clip0u_r : 8;  /* [ 7: 0],          r,        0x0 */
            uint32_t reserved_8_31              : 24; /* [31: 8],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } awb3_sta_19;

    /* 0x124 : awb3_sta_20 */
    union {
        struct {
            uint32_t awb3_r_ratio_hist_clip0l_r : 32; /* [31: 0],          r,        0x0 */
        } BF;
        uint32_t WORD;
    } awb3_sta_20;

    /* 0x128 : awb3_sta_21 */
    union {
        struct {
            uint32_t awb3_b_ratio_hist_clip0u_r : 8;  /* [ 7: 0],          r,        0x0 */
            uint32_t reserved_8_31              : 24; /* [31: 8],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } awb3_sta_21;

    /* 0x12C : awb3_sta_22 */
    union {
        struct {
            uint32_t awb3_b_ratio_hist_clip0l_r : 32; /* [31: 0],          r,        0x0 */
        } BF;
        uint32_t WORD;
    } awb3_sta_22;

    /* 0x130 : awb3_sta_23 */
    union {
        struct {
            uint32_t awb3_wt_hist_clip0_r : 28; /* [27: 0],          r,        0x0 */
            uint32_t reserved_28_31       : 4;  /* [31:28],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } awb3_sta_23;

    /* 0x134 : awb3_sta_24 */
    union {
        struct {
            uint32_t awb3_pixel_hist_clip0_r : 20; /* [19: 0],          r,        0x0 */
            uint32_t reserved_20_31          : 12; /* [31:20],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } awb3_sta_24;

    /* 0x138 : awb3_sta_25 */
    union {
        struct {
            uint32_t awb3_r_sum1_r : 32; /* [31: 0],          r,        0x0 */
        } BF;
        uint32_t WORD;
    } awb3_sta_25;

    /* 0x13C : awb3_sta_26 */
    union {
        struct {
            uint32_t awb3_g_sum1_r : 32; /* [31: 0],          r,        0x0 */
        } BF;
        uint32_t WORD;
    } awb3_sta_26;

    /* 0x140 : awb3_sta_27 */
    union {
        struct {
            uint32_t awb3_b_sum1_r : 32; /* [31: 0],          r,        0x0 */
        } BF;
        uint32_t WORD;
    } awb3_sta_27;

    /* 0x144 : awb3_sta_28 */
    union {
        struct {
            uint32_t awb3_r_sum_hex1_r : 32; /* [31: 0],          r,        0x0 */
        } BF;
        uint32_t WORD;
    } awb3_sta_28;

    /* 0x148 : awb3_sta_29 */
    union {
        struct {
            uint32_t awb3_g_sum_hex1_r : 32; /* [31: 0],          r,        0x0 */
        } BF;
        uint32_t WORD;
    } awb3_sta_29;

    /* 0x14C : awb3_sta_30 */
    union {
        struct {
            uint32_t awb3_b_sum_hex1_r : 32; /* [31: 0],          r,        0x0 */
        } BF;
        uint32_t WORD;
    } awb3_sta_30;

    /* 0x150 : awb3_sta_31 */
    union {
        struct {
            uint32_t awb3_pixel_hex1_r : 20; /* [19: 0],          r,        0x0 */
            uint32_t reserved_20_31    : 12; /* [31:20],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } awb3_sta_31;

    /* 0x154 : awb3_sta_32 */
    union {
        struct {
            uint32_t awb3_r_ratio_hex_y1u_r : 8;  /* [ 7: 0],          r,        0x0 */
            uint32_t reserved_8_31          : 24; /* [31: 8],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } awb3_sta_32;

    /* 0x158 : awb3_sta_33 */
    union {
        struct {
            uint32_t awb3_r_ratio_hex_y1l_r : 32; /* [31: 0],          r,        0x0 */
        } BF;
        uint32_t WORD;
    } awb3_sta_33;

    /* 0x15C : awb3_sta_34 */
    union {
        struct {
            uint32_t awb3_b_ratio_hex_y1u_r : 8;  /* [ 7: 0],          r,        0x0 */
            uint32_t reserved_8_31          : 24; /* [31: 8],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } awb3_sta_34;

    /* 0x160 : awb3_sta_35 */
    union {
        struct {
            uint32_t awb3_b_ratio_hex_y1l_r : 32; /* [31: 0],          r,        0x0 */
        } BF;
        uint32_t WORD;
    } awb3_sta_35;

    /* 0x164 : awb3_sta_36 */
    union {
        struct {
            uint32_t awb3_wt_hex_y1_r : 28; /* [27: 0],          r,        0x0 */
            uint32_t reserved_28_31   : 4;  /* [31:28],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } awb3_sta_36;

    /* 0x168 : awb3_sta_37 */
    union {
        struct {
            uint32_t awb3_pixel_hex_y1_r : 20; /* [19: 0],          r,        0x0 */
            uint32_t reserved_20_31      : 12; /* [31:20],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } awb3_sta_37;

    /* 0x16C : awb3_sta_38 */
    union {
        struct {
            uint32_t awb3_r_ratio_hist1u_r : 8;  /* [ 7: 0],          r,        0x0 */
            uint32_t reserved_8_31         : 24; /* [31: 8],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } awb3_sta_38;

    /* 0x170 : awb3_sta_39 */
    union {
        struct {
            uint32_t awb3_r_ratio_hist1l_r : 32; /* [31: 0],          r,        0x0 */
        } BF;
        uint32_t WORD;
    } awb3_sta_39;

    /* 0x174 : awb3_sta_40 */
    union {
        struct {
            uint32_t awb3_b_ratio_hist1u_r : 8;  /* [ 7: 0],          r,        0x0 */
            uint32_t reserved_8_31         : 24; /* [31: 8],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } awb3_sta_40;

    /* 0x178 : awb3_sta_41 */
    union {
        struct {
            uint32_t awb3_b_ratio_hist1l_r : 32; /* [31: 0],          r,        0x0 */
        } BF;
        uint32_t WORD;
    } awb3_sta_41;

    /* 0x17C : awb3_sta_42 */
    union {
        struct {
            uint32_t awb3_wt_hist1_r : 28; /* [27: 0],          r,        0x0 */
            uint32_t reserved_28_31  : 4;  /* [31:28],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } awb3_sta_42;

    /* 0x180 : awb3_sta_43 */
    union {
        struct {
            uint32_t awb3_pixel_hist1_r : 20; /* [19: 0],          r,        0x0 */
            uint32_t reserved_20_31     : 12; /* [31:20],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } awb3_sta_43;

    /* 0x184 : awb3_sta_44 */
    union {
        struct {
            uint32_t awb3_r_ratio_hist_clip1u_r : 8;  /* [ 7: 0],          r,        0x0 */
            uint32_t reserved_8_31              : 24; /* [31: 8],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } awb3_sta_44;

    /* 0x188 : awb3_sta_45 */
    union {
        struct {
            uint32_t awb3_r_ratio_hist_clip1l_r : 32; /* [31: 0],          r,        0x0 */
        } BF;
        uint32_t WORD;
    } awb3_sta_45;

    /* 0x18C : awb3_sta_46 */
    union {
        struct {
            uint32_t awb3_b_ratio_hist_clip1u_r : 17; /* [16: 0],          r,        0x0 */
            uint32_t reserved_17_31             : 15; /* [31:17],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } awb3_sta_46;

    /* 0x190 : awb3_sta_47 */
    union {
        struct {
            uint32_t awb3_b_ratio_hist_clip1l_r : 32; /* [31: 0],          r,        0x0 */
        } BF;
        uint32_t WORD;
    } awb3_sta_47;

    /* 0x194 : awb3_sta_48 */
    union {
        struct {
            uint32_t awb3_wt_hist_clip1_r : 28; /* [27: 0],          r,        0x0 */
            uint32_t reserved_28_31       : 4;  /* [31:28],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } awb3_sta_48;

    /* 0x198 : awb3_sta_49 */
    union {
        struct {
            uint32_t awb3_pixel_hist_clip1_r : 20; /* [19: 0],          r,        0x0 */
            uint32_t reserved_20_31          : 12; /* [31:20],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } awb3_sta_49;

    /* 0x19C : awb3_status_0 */
    union {
        struct {
            uint32_t awb3_w_cnt_r   : 5;  /* [ 4: 0],          r,        0x0 */
            uint32_t reserved_5_7   : 3;  /* [ 7: 5],       rsvd,        0x0 */
            uint32_t awb3_buf_idx_r : 1;  /* [    8],          r,        0x0 */
            uint32_t reserved_9_31  : 23; /* [31: 9],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } awb3_status_0;
};

typedef volatile struct dsp2_middle5_reg dsp2_middle5_reg_t;

#endif /* __DSP2_MIDDLE5_REG_H__ */
