// Seed: 2062247766
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output logic [7:0] id_2;
  input wire id_1;
  logic id_7;
  assign id_6 = 1 + 1 + 1 - -1'd0 - id_7;
  localparam id_8 = -1;
  parameter id_9 = 1;
  assign id_7 = id_5;
  assign id_2[1] = id_1;
  assign id_2 = id_7;
  parameter id_10 = id_9;
endmodule
module module_1 #(
    parameter id_15 = 32'd66
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    _id_15,
    id_16
);
  output wire id_16;
  inout wire _id_15;
  module_0 modCall_1 (
      id_8,
      id_12,
      id_4,
      id_4,
      id_10,
      id_4
  );
  input wire id_14;
  output wire id_13;
  output logic [7:0] id_12;
  input wire id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  logic [7:0] id_17;
  assign id_12[-1] = id_1;
  assign id_17[id_15] = 1'b0;
  logic [-1 : id_15] id_18 = 1;
endmodule
