#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Oct 15 10:22:13 2020
# Process ID: 23560
# Current directory: E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21020 E:\CompArchExp\EXP\ucas_CDE\mycpu_verify\run_vivado\mycpu_prj1\mycpu_prj1.xpr
# Log file: E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/vivado.log
# Journal file: E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Chenji Han/Desktop/CompArch/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.ip_user_files', nor could it be found using path 'C:/Users/Chenji Han/Desktop/CompArch/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado_dir/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'inst_ram' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'inst_ram' (customized with software release 2018.2) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'clk_pll' is locked:
* IP definition 'Clocking Wizard (6.0)' for IP 'clk_pll' (customized with software release 2018.2) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'data_ram' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'data_ram' (customized with software release 2018.2) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
update_compile_order -fileset sources_1
upgrade_ip -srcset inst_ram -vlnv xilinx.com:ip:blk_mem_gen:8.4 [get_ips  inst_ram] -log ip_upgrade.log
Upgrading 'inst_ram'
INFO: [Project 1-386] Moving file 'E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/xilinx_ip/inst_ram/inst_ram.xci' from fileset 'inst_ram' to fileset 'sources_1'.
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [IP_Flow 19-3422] Upgraded inst_ram (Block Memory Generator 8.4) from revision 1 to revision 2
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_ram'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 980.586 ; gain = 262.738
export_ip_user_files -of_objects [get_ips inst_ram] -no_script -sync -force -quiet
update_compile_order -fileset sources_1
upgrade_ip -srcset data_ram -vlnv xilinx.com:ip:blk_mem_gen:8.4 [get_ips  data_ram] -log ip_upgrade.log
Upgrading 'data_ram'
INFO: [Project 1-386] Moving file 'E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/xilinx_ip/data_ram/data_ram.xci' from fileset 'data_ram' to fileset 'sources_1'.
INFO: [IP_Flow 19-3422] Upgraded data_ram (Block Memory Generator 8.4) from revision 1 to revision 2
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'data_ram'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips data_ram] -no_script -sync -force -quiet
update_compile_order -fileset sources_1
upgrade_ip -srcset clk_pll -vlnv xilinx.com:ip:clk_wiz:6.0 [get_ips  clk_pll] -log ip_upgrade.log
Upgrading 'clk_pll'
INFO: [Project 1-386] Moving file 'E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll.xci' from fileset 'clk_pll' to fileset 'sources_1'.
INFO: [IP_Flow 19-3422] Upgraded clk_pll (Clocking Wizard 6.0) from revision 1 to revision 2
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_pll'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips clk_pll] -no_script -sync -force -quiet
update_compile_order -fileset sources_1
add_files {E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/myCPU/myCPU_EX.v E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/myCPU/myCPU_top.v E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/myCPU/myCPU_WB.v E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/myCPU/myCPU_IF.v E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/myCPU/myCPU_alu.v E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/myCPU/myCPU_regFile.v E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/myCPU/myCPU_ID.v E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/myCPU/myCPU_MEM.v}
update_compile_order -fileset sources_1
generate_target all [get_files E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/xilinx_ip/data_ram/data_ram.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'data_ram'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'data_ram'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'data_ram'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'data_ram'...
export_ip_user_files -of_objects [get_files E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/xilinx_ip/data_ram/data_ram.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/xilinx_ip/data_ram/data_ram.xci] -directory E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.ip_user_files/sim_scripts -ip_user_files_dir E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.ip_user_files -ipstatic_source_dir E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.cache/compile_simlib/modelsim} {questa=E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.cache/compile_simlib/questa} {riviera=E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.cache/compile_simlib/riviera} {activehdl=E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.cache/compile_simlib/activehdl}] -force -quiet
create_fileset -blockset data_ram
set_property top data_ram [get_fileset data_ram]
move_files -fileset [get_fileset data_ram] [get_files -of_objects [get_fileset sources_1] E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/xilinx_ip/data_ram/data_ram.xci]
generate_target all [get_files E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/xilinx_ip/inst_ram/inst_ram.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_ram'...
generate_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1053.855 ; gain = 0.000
export_ip_user_files -of_objects [get_files E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/xilinx_ip/inst_ram/inst_ram.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/xilinx_ip/inst_ram/inst_ram.xci] -directory E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.ip_user_files/sim_scripts -ip_user_files_dir E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.ip_user_files -ipstatic_source_dir E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.cache/compile_simlib/modelsim} {questa=E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.cache/compile_simlib/questa} {riviera=E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.cache/compile_simlib/riviera} {activehdl=E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.cache/compile_simlib/activehdl}] -force -quiet
create_fileset -blockset inst_ram
set_property top inst_ram [get_fileset inst_ram]
move_files -fileset [get_fileset inst_ram] [get_files -of_objects [get_fileset sources_1] E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/xilinx_ip/inst_ram/inst_ram.xci]
generate_target all [get_files E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_pll'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_pll'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_pll'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_pll'...
export_ip_user_files -of_objects [get_files E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll.xci] -directory E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.ip_user_files/sim_scripts -ip_user_files_dir E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.ip_user_files -ipstatic_source_dir E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.cache/compile_simlib/modelsim} {questa=E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.cache/compile_simlib/questa} {riviera=E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.cache/compile_simlib/riviera} {activehdl=E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.cache/compile_simlib/activehdl}] -force -quiet
create_fileset -blockset clk_pll
set_property top clk_pll [get_fileset clk_pll]
move_files -fileset [get_fileset clk_pll] [get_files -of_objects [get_fileset sources_1] E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll.xci]
launch_run {data_ram_synth_1 inst_ram_synth_1 clk_pll_synth_1}
[Thu Oct 15 10:27:39 2020] Launched data_ram_synth_1, inst_ram_synth_1, clk_pll_synth_1...
Run output will be captured here:
data_ram_synth_1: E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.runs/data_ram_synth_1/runme.log
inst_ram_synth_1: E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.runs/inst_ram_synth_1/runme.log
clk_pll_synth_1: E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.runs/clk_pll_synth_1/runme.log
wait_on_run data_ram_synth_1

[Thu Oct 15 10:27:39 2020] Waiting for data_ram_synth_1 to finish...
[Thu Oct 15 10:27:45 2020] Waiting for data_ram_synth_1 to finish...
[Thu Oct 15 10:27:50 2020] Waiting for data_ram_synth_1 to finish...
[Thu Oct 15 10:27:55 2020] Waiting for data_ram_synth_1 to finish...
[Thu Oct 15 10:28:05 2020] Waiting for data_ram_synth_1 to finish...
[Thu Oct 15 10:28:15 2020] Waiting for data_ram_synth_1 to finish...
[Thu Oct 15 10:28:25 2020] Waiting for data_ram_synth_1 to finish...
[Thu Oct 15 10:28:35 2020] Waiting for data_ram_synth_1 to finish...
[Thu Oct 15 10:28:55 2020] Waiting for data_ram_synth_1 to finish...
[Thu Oct 15 10:29:15 2020] Waiting for data_ram_synth_1 to finish...
[Thu Oct 15 10:29:35 2020] Waiting for data_ram_synth_1 to finish...
[Thu Oct 15 10:29:55 2020] Waiting for data_ram_synth_1 to finish...

*** Running vivado
    with args -log data_ram.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source data_ram.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source data_ram.tcl -notrace
Command: synth_design -top data_ram -part xc7a200tfbg676-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15036 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 369.031 ; gain = 102.668
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'data_ram' [e:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/xilinx_ip/data_ram/synth/data_ram.vhd:70]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: data_ram.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 65536 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 65536 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 16 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 65536 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 65536 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 16 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 64 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     10.194002 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_2' declared at 'e:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/xilinx_ip/data_ram/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_2' [e:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/xilinx_ip/data_ram/synth/data_ram.vhd:236]
INFO: [Synth 8-256] done synthesizing module 'data_ram' (11#1) [e:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/xilinx_ip/data_ram/synth/data_ram.vhd:70]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MUX_RST[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_LAT_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_REG_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MUX_REGCE[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_REGCE
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port WE
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[15]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[14]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[13]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[12]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[11]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[10]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[9]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[8]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[127]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[126]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[125]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[124]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[123]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[122]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[121]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[120]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[119]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[118]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[117]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[116]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[115]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[114]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[113]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[112]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[111]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[110]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[109]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[108]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[107]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[106]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[105]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[104]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[103]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[102]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[101]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[100]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[99]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[98]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[97]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[96]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[95]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[94]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[93]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[92]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[91]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[90]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[89]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[88]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[87]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[86]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[85]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[84]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[83]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[82]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[81]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[80]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[79]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[78]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[77]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[76]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[75]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[74]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[73]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[72]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[71]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[70]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[69]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[68]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[67]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[66]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[65]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[64]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[63]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[62]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[61]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[60]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[59]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[58]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[57]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[56]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[55]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[54]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[53]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[52]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[51]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[50]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:06 ; elapsed = 00:02:08 . Memory (MB): peak = 654.879 ; gain = 388.516
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:07 ; elapsed = 00:02:08 . Memory (MB): peak = 654.879 ; gain = 388.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:07 ; elapsed = 00:02:08 . Memory (MB): peak = 654.879 ; gain = 388.516
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 64 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/xilinx_ip/data_ram/data_ram_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [e:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/xilinx_ip/data_ram/data_ram_ooc.xdc] for cell 'U0'
Parsing XDC File [E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.runs/data_ram_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.runs/data_ram_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 840.773 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 840.773 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.073 . Memory (MB): peak = 842.336 ; gain = 1.562
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:16 ; elapsed = 00:02:19 . Memory (MB): peak = 842.336 ; gain = 575.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:16 ; elapsed = 00:02:19 . Memory (MB): peak = 842.336 ; gain = 575.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.runs/data_ram_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:16 ; elapsed = 00:02:19 . Memory (MB): peak = 842.336 ; gain = 575.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:17 ; elapsed = 00:02:21 . Memory (MB): peak = 842.336 ; gain = 575.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 64    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module bindec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module blk_mem_gen_mux 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module blk_mem_gen_mux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:19 ; elapsed = 00:02:23 . Memory (MB): peak = 842.336 ; gain = 575.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:26 ; elapsed = 00:02:29 . Memory (MB): peak = 842.336 ; gain = 575.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:26 ; elapsed = 00:02:30 . Memory (MB): peak = 842.336 ; gain = 575.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:26 ; elapsed = 00:02:30 . Memory (MB): peak = 842.336 ; gain = 575.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:27 ; elapsed = 00:02:31 . Memory (MB): peak = 842.336 ; gain = 575.973
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:27 ; elapsed = 00:02:31 . Memory (MB): peak = 842.336 ; gain = 575.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:27 ; elapsed = 00:02:31 . Memory (MB): peak = 842.336 ; gain = 575.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:27 ; elapsed = 00:02:31 . Memory (MB): peak = 842.336 ; gain = 575.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:27 ; elapsed = 00:02:31 . Memory (MB): peak = 842.336 ; gain = 575.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:27 ; elapsed = 00:02:31 . Memory (MB): peak = 842.336 ; gain = 575.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT5     |    16|
|2     |LUT6     |   128|
|3     |MUXF7    |    64|
|4     |MUXF8    |    32|
|5     |RAMB36E1 |    64|
|6     |FDRE     |     4|
+------+---------+------+

Report Instance Areas: 
+------+---------------------------------------------+------------------------------------------+------+
|      |Instance                                     |Module                                    |Cells |
+------+---------------------------------------------+------------------------------------------+------+
|1     |top                                          |                                          |   308|
|2     |  U0                                         |blk_mem_gen_v8_4_2                        |   308|
|3     |    inst_blk_mem_gen                         |blk_mem_gen_v8_4_2_synth                  |   308|
|4     |      \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top                           |   308|
|5     |        \valid.cstr                          |blk_mem_gen_generic_cstr                  |   308|
|6     |          \has_mux_a.A                       |blk_mem_gen_mux                           |   228|
|7     |          \ramloop[0].ram.r                  |blk_mem_gen_prim_width                    |     1|
|8     |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper                  |     1|
|9     |          \ramloop[10].ram.r                 |blk_mem_gen_prim_width__parameterized9    |     1|
|10    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized9  |     1|
|11    |          \ramloop[11].ram.r                 |blk_mem_gen_prim_width__parameterized10   |     1|
|12    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized10 |     1|
|13    |          \ramloop[12].ram.r                 |blk_mem_gen_prim_width__parameterized11   |     1|
|14    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized11 |     1|
|15    |          \ramloop[13].ram.r                 |blk_mem_gen_prim_width__parameterized12   |     1|
|16    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized12 |     1|
|17    |          \ramloop[14].ram.r                 |blk_mem_gen_prim_width__parameterized13   |     1|
|18    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized13 |     1|
|19    |          \ramloop[15].ram.r                 |blk_mem_gen_prim_width__parameterized14   |     1|
|20    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized14 |     1|
|21    |          \ramloop[16].ram.r                 |blk_mem_gen_prim_width__parameterized15   |     1|
|22    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized15 |     1|
|23    |          \ramloop[17].ram.r                 |blk_mem_gen_prim_width__parameterized16   |     1|
|24    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized16 |     1|
|25    |          \ramloop[18].ram.r                 |blk_mem_gen_prim_width__parameterized17   |     1|
|26    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized17 |     1|
|27    |          \ramloop[19].ram.r                 |blk_mem_gen_prim_width__parameterized18   |     1|
|28    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized18 |     1|
|29    |          \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized0    |     1|
|30    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized0  |     1|
|31    |          \ramloop[20].ram.r                 |blk_mem_gen_prim_width__parameterized19   |     1|
|32    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized19 |     1|
|33    |          \ramloop[21].ram.r                 |blk_mem_gen_prim_width__parameterized20   |     1|
|34    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized20 |     1|
|35    |          \ramloop[22].ram.r                 |blk_mem_gen_prim_width__parameterized21   |     1|
|36    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized21 |     1|
|37    |          \ramloop[23].ram.r                 |blk_mem_gen_prim_width__parameterized22   |     1|
|38    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized22 |     1|
|39    |          \ramloop[24].ram.r                 |blk_mem_gen_prim_width__parameterized23   |     1|
|40    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized23 |     1|
|41    |          \ramloop[25].ram.r                 |blk_mem_gen_prim_width__parameterized24   |     1|
|42    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized24 |     1|
|43    |          \ramloop[26].ram.r                 |blk_mem_gen_prim_width__parameterized25   |     1|
|44    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized25 |     1|
|45    |          \ramloop[27].ram.r                 |blk_mem_gen_prim_width__parameterized26   |     1|
|46    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized26 |     1|
|47    |          \ramloop[28].ram.r                 |blk_mem_gen_prim_width__parameterized27   |     1|
|48    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized27 |     1|
|49    |          \ramloop[29].ram.r                 |blk_mem_gen_prim_width__parameterized28   |     1|
|50    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized28 |     1|
|51    |          \ramloop[2].ram.r                  |blk_mem_gen_prim_width__parameterized1    |     1|
|52    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized1  |     1|
|53    |          \ramloop[30].ram.r                 |blk_mem_gen_prim_width__parameterized29   |     1|
|54    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized29 |     1|
|55    |          \ramloop[31].ram.r                 |blk_mem_gen_prim_width__parameterized30   |     1|
|56    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized30 |     1|
|57    |          \ramloop[32].ram.r                 |blk_mem_gen_prim_width__parameterized31   |     2|
|58    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized31 |     2|
|59    |          \ramloop[33].ram.r                 |blk_mem_gen_prim_width__parameterized32   |     2|
|60    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized32 |     2|
|61    |          \ramloop[34].ram.r                 |blk_mem_gen_prim_width__parameterized33   |     2|
|62    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized33 |     2|
|63    |          \ramloop[35].ram.r                 |blk_mem_gen_prim_width__parameterized34   |     2|
|64    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized34 |     2|
|65    |          \ramloop[36].ram.r                 |blk_mem_gen_prim_width__parameterized35   |     2|
|66    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized35 |     2|
|67    |          \ramloop[37].ram.r                 |blk_mem_gen_prim_width__parameterized36   |     2|
|68    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized36 |     2|
|69    |          \ramloop[38].ram.r                 |blk_mem_gen_prim_width__parameterized37   |     2|
|70    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized37 |     2|
|71    |          \ramloop[39].ram.r                 |blk_mem_gen_prim_width__parameterized38   |     2|
|72    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized38 |     2|
|73    |          \ramloop[3].ram.r                  |blk_mem_gen_prim_width__parameterized2    |     1|
|74    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized2  |     1|
|75    |          \ramloop[40].ram.r                 |blk_mem_gen_prim_width__parameterized39   |     2|
|76    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized39 |     2|
|77    |          \ramloop[41].ram.r                 |blk_mem_gen_prim_width__parameterized40   |     2|
|78    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized40 |     2|
|79    |          \ramloop[42].ram.r                 |blk_mem_gen_prim_width__parameterized41   |     2|
|80    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized41 |     2|
|81    |          \ramloop[43].ram.r                 |blk_mem_gen_prim_width__parameterized42   |     2|
|82    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized42 |     2|
|83    |          \ramloop[44].ram.r                 |blk_mem_gen_prim_width__parameterized43   |     2|
|84    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized43 |     2|
|85    |          \ramloop[45].ram.r                 |blk_mem_gen_prim_width__parameterized44   |     2|
|86    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized44 |     2|
|87    |          \ramloop[46].ram.r                 |blk_mem_gen_prim_width__parameterized45   |     2|
|88    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized45 |     2|
|89    |          \ramloop[47].ram.r                 |blk_mem_gen_prim_width__parameterized46   |     1|
|90    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized46 |     1|
|91    |          \ramloop[48].ram.r                 |blk_mem_gen_prim_width__parameterized47   |     1|
|92    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized47 |     1|
|93    |          \ramloop[49].ram.r                 |blk_mem_gen_prim_width__parameterized48   |     1|
|94    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized48 |     1|
|95    |          \ramloop[4].ram.r                  |blk_mem_gen_prim_width__parameterized3    |     1|
|96    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized3  |     1|
|97    |          \ramloop[50].ram.r                 |blk_mem_gen_prim_width__parameterized49   |     1|
|98    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized49 |     1|
|99    |          \ramloop[51].ram.r                 |blk_mem_gen_prim_width__parameterized50   |     1|
|100   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized50 |     1|
|101   |          \ramloop[52].ram.r                 |blk_mem_gen_prim_width__parameterized51   |     1|
|102   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized51 |     1|
|103   |          \ramloop[53].ram.r                 |blk_mem_gen_prim_width__parameterized52   |     1|
|104   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized52 |     1|
|105   |          \ramloop[54].ram.r                 |blk_mem_gen_prim_width__parameterized53   |     1|
|106   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized53 |     1|
|107   |          \ramloop[55].ram.r                 |blk_mem_gen_prim_width__parameterized54   |     1|
|108   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized54 |     1|
|109   |          \ramloop[56].ram.r                 |blk_mem_gen_prim_width__parameterized55   |     1|
|110   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized55 |     1|
|111   |          \ramloop[57].ram.r                 |blk_mem_gen_prim_width__parameterized56   |     1|
|112   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized56 |     1|
|113   |          \ramloop[58].ram.r                 |blk_mem_gen_prim_width__parameterized57   |     1|
|114   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized57 |     1|
|115   |          \ramloop[59].ram.r                 |blk_mem_gen_prim_width__parameterized58   |     1|
|116   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized58 |     1|
|117   |          \ramloop[5].ram.r                  |blk_mem_gen_prim_width__parameterized4    |     1|
|118   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized4  |     1|
|119   |          \ramloop[60].ram.r                 |blk_mem_gen_prim_width__parameterized59   |     1|
|120   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized59 |     1|
|121   |          \ramloop[61].ram.r                 |blk_mem_gen_prim_width__parameterized60   |     1|
|122   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized60 |     1|
|123   |          \ramloop[62].ram.r                 |blk_mem_gen_prim_width__parameterized61   |     1|
|124   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized61 |     1|
|125   |          \ramloop[63].ram.r                 |blk_mem_gen_prim_width__parameterized62   |     2|
|126   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized62 |     2|
|127   |          \ramloop[6].ram.r                  |blk_mem_gen_prim_width__parameterized5    |     1|
|128   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized5  |     1|
|129   |          \ramloop[7].ram.r                  |blk_mem_gen_prim_width__parameterized6    |     1|
|130   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized6  |     1|
|131   |          \ramloop[8].ram.r                  |blk_mem_gen_prim_width__parameterized7    |     1|
|132   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized7  |     1|
|133   |          \ramloop[9].ram.r                  |blk_mem_gen_prim_width__parameterized8    |     1|
|134   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized8  |     1|
+------+---------------------------------------------+------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:27 ; elapsed = 00:02:31 . Memory (MB): peak = 842.336 ; gain = 575.973
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 208 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:02:23 . Memory (MB): peak = 842.336 ; gain = 388.516
Synthesis Optimization Complete : Time (s): cpu = 00:02:27 ; elapsed = 00:02:31 . Memory (MB): peak = 842.336 ; gain = 575.973
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 160 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 847.297 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:28 ; elapsed = 00:02:33 . Memory (MB): peak = 847.297 ; gain = 592.418
INFO: [Coretcl 2-1174] Renamed 133 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 847.297 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.runs/data_ram_synth_1/data_ram.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file data_ram_utilization_synth.rpt -pb data_ram_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Oct 15 10:30:18 2020...
[Thu Oct 15 10:30:20 2020] data_ram_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:06 ; elapsed = 00:02:40 . Memory (MB): peak = 1065.277 ; gain = 0.000
wait_on_run data_ram_synth_1
wait_on_run inst_ram_synth_1

[Thu Oct 15 10:30:20 2020] Waiting for data_ram_synth_1 to finish...

*** Running vivado
    with args -log data_ram.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source data_ram.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source data_ram.tcl -notrace
Command: synth_design -top data_ram -part xc7a200tfbg676-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15036 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 369.031 ; gain = 102.668
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'data_ram' [e:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/xilinx_ip/data_ram/synth/data_ram.vhd:70]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: data_ram.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 65536 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 65536 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 16 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 65536 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 65536 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 16 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 64 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     10.194002 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_2' declared at 'e:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/xilinx_ip/data_ram/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_2' [e:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/xilinx_ip/data_ram/synth/data_ram.vhd:236]
INFO: [Synth 8-256] done synthesizing module 'data_ram' (11#1) [e:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/xilinx_ip/data_ram/synth/data_ram.vhd:70]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MUX_RST[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_LAT_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_REG_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MUX_REGCE[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_REGCE
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port WE
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[15]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[14]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[13]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[12]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[11]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[10]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[9]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[8]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[127]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[126]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[125]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[124]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[123]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[122]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[121]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[120]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[119]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[118]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[117]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[116]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[115]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[114]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[113]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[112]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[111]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[110]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[109]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[108]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[107]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[106]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[105]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[104]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[103]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[102]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[101]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[100]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[99]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[98]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[97]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[96]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[95]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[94]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[93]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[92]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[91]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[90]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[89]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[88]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[87]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[86]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[85]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[84]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[83]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[82]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[81]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[80]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[79]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[78]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[77]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[76]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[75]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[74]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[73]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[72]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[71]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[70]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[69]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[68]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[67]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[66]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[65]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[64]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[63]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[62]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[61]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[60]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[59]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[58]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[57]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[56]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[55]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[54]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[53]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[52]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[51]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[50]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:06 ; elapsed = 00:02:08 . Memory (MB): peak = 654.879 ; gain = 388.516
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:07 ; elapsed = 00:02:08 . Memory (MB): peak = 654.879 ; gain = 388.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:07 ; elapsed = 00:02:08 . Memory (MB): peak = 654.879 ; gain = 388.516
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 64 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/xilinx_ip/data_ram/data_ram_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [e:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/xilinx_ip/data_ram/data_ram_ooc.xdc] for cell 'U0'
Parsing XDC File [E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.runs/data_ram_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.runs/data_ram_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 840.773 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 840.773 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.073 . Memory (MB): peak = 842.336 ; gain = 1.562
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:16 ; elapsed = 00:02:19 . Memory (MB): peak = 842.336 ; gain = 575.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:16 ; elapsed = 00:02:19 . Memory (MB): peak = 842.336 ; gain = 575.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.runs/data_ram_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:16 ; elapsed = 00:02:19 . Memory (MB): peak = 842.336 ; gain = 575.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:17 ; elapsed = 00:02:21 . Memory (MB): peak = 842.336 ; gain = 575.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 64    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module bindec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module blk_mem_gen_mux 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module blk_mem_gen_mux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:19 ; elapsed = 00:02:23 . Memory (MB): peak = 842.336 ; gain = 575.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:26 ; elapsed = 00:02:29 . Memory (MB): peak = 842.336 ; gain = 575.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:26 ; elapsed = 00:02:30 . Memory (MB): peak = 842.336 ; gain = 575.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:26 ; elapsed = 00:02:30 . Memory (MB): peak = 842.336 ; gain = 575.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:27 ; elapsed = 00:02:31 . Memory (MB): peak = 842.336 ; gain = 575.973
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:27 ; elapsed = 00:02:31 . Memory (MB): peak = 842.336 ; gain = 575.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:27 ; elapsed = 00:02:31 . Memory (MB): peak = 842.336 ; gain = 575.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:27 ; elapsed = 00:02:31 . Memory (MB): peak = 842.336 ; gain = 575.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:27 ; elapsed = 00:02:31 . Memory (MB): peak = 842.336 ; gain = 575.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:27 ; elapsed = 00:02:31 . Memory (MB): peak = 842.336 ; gain = 575.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT5     |    16|
|2     |LUT6     |   128|
|3     |MUXF7    |    64|
|4     |MUXF8    |    32|
|5     |RAMB36E1 |    64|
|6     |FDRE     |     4|
+------+---------+------+

Report Instance Areas: 
+------+---------------------------------------------+------------------------------------------+------+
|      |Instance                                     |Module                                    |Cells |
+------+---------------------------------------------+------------------------------------------+------+
|1     |top                                          |                                          |   308|
|2     |  U0                                         |blk_mem_gen_v8_4_2                        |   308|
|3     |    inst_blk_mem_gen                         |blk_mem_gen_v8_4_2_synth                  |   308|
|4     |      \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top                           |   308|
|5     |        \valid.cstr                          |blk_mem_gen_generic_cstr                  |   308|
|6     |          \has_mux_a.A                       |blk_mem_gen_mux                           |   228|
|7     |          \ramloop[0].ram.r                  |blk_mem_gen_prim_width                    |     1|
|8     |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper                  |     1|
|9     |          \ramloop[10].ram.r                 |blk_mem_gen_prim_width__parameterized9    |     1|
|10    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized9  |     1|
|11    |          \ramloop[11].ram.r                 |blk_mem_gen_prim_width__parameterized10   |     1|
|12    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized10 |     1|
|13    |          \ramloop[12].ram.r                 |blk_mem_gen_prim_width__parameterized11   |     1|
|14    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized11 |     1|
|15    |          \ramloop[13].ram.r                 |blk_mem_gen_prim_width__parameterized12   |     1|
|16    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized12 |     1|
|17    |          \ramloop[14].ram.r                 |blk_mem_gen_prim_width__parameterized13   |     1|
|18    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized13 |     1|
|19    |          \ramloop[15].ram.r                 |blk_mem_gen_prim_width__parameterized14   |     1|
|20    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized14 |     1|
|21    |          \ramloop[16].ram.r                 |blk_mem_gen_prim_width__parameterized15   |     1|
|22    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized15 |     1|
|23    |          \ramloop[17].ram.r                 |blk_mem_gen_prim_width__parameterized16   |     1|
|24    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized16 |     1|
|25    |          \ramloop[18].ram.r                 |blk_mem_gen_prim_width__parameterized17   |     1|
|26    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized17 |     1|
|27    |          \ramloop[19].ram.r                 |blk_mem_gen_prim_width__parameterized18   |     1|
|28    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized18 |     1|
|29    |          \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized0    |     1|
|30    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized0  |     1|
|31    |          \ramloop[20].ram.r                 |blk_mem_gen_prim_width__parameterized19   |     1|
|32    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized19 |     1|
|33    |          \ramloop[21].ram.r                 |blk_mem_gen_prim_width__parameterized20   |     1|
|34    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized20 |     1|
|35    |          \ramloop[22].ram.r                 |blk_mem_gen_prim_width__parameterized21   |     1|
|36    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized21 |     1|
|37    |          \ramloop[23].ram.r                 |blk_mem_gen_prim_width__parameterized22   |     1|
|38    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized22 |     1|
|39    |          \ramloop[24].ram.r                 |blk_mem_gen_prim_width__parameterized23   |     1|
|40    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized23 |     1|
|41    |          \ramloop[25].ram.r                 |blk_mem_gen_prim_width__parameterized24   |     1|
|42    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized24 |     1|
|43    |          \ramloop[26].ram.r                 |blk_mem_gen_prim_width__parameterized25   |     1|
|44    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized25 |     1|
|45    |          \ramloop[27].ram.r                 |blk_mem_gen_prim_width__parameterized26   |     1|
|46    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized26 |     1|
|47    |          \ramloop[28].ram.r                 |blk_mem_gen_prim_width__parameterized27   |     1|
|48    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized27 |     1|
|49    |          \ramloop[29].ram.r                 |blk_mem_gen_prim_width__parameterized28   |     1|
|50    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized28 |     1|
|51    |          \ramloop[2].ram.r                  |blk_mem_gen_prim_width__parameterized1    |     1|
|52    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized1  |     1|
|53    |          \ramloop[30].ram.r                 |blk_mem_gen_prim_width__parameterized29   |     1|
|54    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized29 |     1|
|55    |          \ramloop[31].ram.r                 |blk_mem_gen_prim_width__parameterized30   |     1|
|56    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized30 |     1|
|57    |          \ramloop[32].ram.r                 |blk_mem_gen_prim_width__parameterized31   |     2|
|58    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized31 |     2|
|59    |          \ramloop[33].ram.r                 |blk_mem_gen_prim_width__parameterized32   |     2|
|60    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized32 |     2|
|61    |          \ramloop[34].ram.r                 |blk_mem_gen_prim_width__parameterized33   |     2|
|62    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized33 |     2|
|63    |          \ramloop[35].ram.r                 |blk_mem_gen_prim_width__parameterized34   |     2|
|64    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized34 |     2|
|65    |          \ramloop[36].ram.r                 |blk_mem_gen_prim_width__parameterized35   |     2|
|66    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized35 |     2|
|67    |          \ramloop[37].ram.r                 |blk_mem_gen_prim_width__parameterized36   |     2|
|68    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized36 |     2|
|69    |          \ramloop[38].ram.r                 |blk_mem_gen_prim_width__parameterized37   |     2|
|70    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized37 |     2|
|71    |          \ramloop[39].ram.r                 |blk_mem_gen_prim_width__parameterized38   |     2|
|72    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized38 |     2|
|73    |          \ramloop[3].ram.r                  |blk_mem_gen_prim_width__parameterized2    |     1|
|74    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized2  |     1|
|75    |          \ramloop[40].ram.r                 |blk_mem_gen_prim_width__parameterized39   |     2|
|76    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized39 |     2|
|77    |          \ramloop[41].ram.r                 |blk_mem_gen_prim_width__parameterized40   |     2|
|78    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized40 |     2|
|79    |          \ramloop[42].ram.r                 |blk_mem_gen_prim_width__parameterized41   |     2|
|80    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized41 |     2|
|81    |          \ramloop[43].ram.r                 |blk_mem_gen_prim_width__parameterized42   |     2|
|82    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized42 |     2|
|83    |          \ramloop[44].ram.r                 |blk_mem_gen_prim_width__parameterized43   |     2|
|84    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized43 |     2|
|85    |          \ramloop[45].ram.r                 |blk_mem_gen_prim_width__parameterized44   |     2|
|86    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized44 |     2|
|87    |          \ramloop[46].ram.r                 |blk_mem_gen_prim_width__parameterized45   |     2|
|88    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized45 |     2|
|89    |          \ramloop[47].ram.r                 |blk_mem_gen_prim_width__parameterized46   |     1|
|90    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized46 |     1|
|91    |          \ramloop[48].ram.r                 |blk_mem_gen_prim_width__parameterized47   |     1|
|92    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized47 |     1|
|93    |          \ramloop[49].ram.r                 |blk_mem_gen_prim_width__parameterized48   |     1|
|94    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized48 |     1|
|95    |          \ramloop[4].ram.r                  |blk_mem_gen_prim_width__parameterized3    |     1|
|96    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized3  |     1|
|97    |          \ramloop[50].ram.r                 |blk_mem_gen_prim_width__parameterized49   |     1|
|98    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized49 |     1|
|99    |          \ramloop[51].ram.r                 |blk_mem_gen_prim_width__parameterized50   |     1|
|100   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized50 |     1|
|101   |          \ramloop[52].ram.r                 |blk_mem_gen_prim_width__parameterized51   |     1|
|102   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized51 |     1|
|103   |          \ramloop[53].ram.r                 |blk_mem_gen_prim_width__parameterized52   |     1|
|104   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized52 |     1|
|105   |          \ramloop[54].ram.r                 |blk_mem_gen_prim_width__parameterized53   |     1|
|106   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized53 |     1|
|107   |          \ramloop[55].ram.r                 |blk_mem_gen_prim_width__parameterized54   |     1|
|108   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized54 |     1|
|109   |          \ramloop[56].ram.r                 |blk_mem_gen_prim_width__parameterized55   |     1|
|110   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized55 |     1|
|111   |          \ramloop[57].ram.r                 |blk_mem_gen_prim_width__parameterized56   |     1|
|112   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized56 |     1|
|113   |          \ramloop[58].ram.r                 |blk_mem_gen_prim_width__parameterized57   |     1|
|114   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized57 |     1|
|115   |          \ramloop[59].ram.r                 |blk_mem_gen_prim_width__parameterized58   |     1|
|116   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized58 |     1|
|117   |          \ramloop[5].ram.r                  |blk_mem_gen_prim_width__parameterized4    |     1|
|118   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized4  |     1|
|119   |          \ramloop[60].ram.r                 |blk_mem_gen_prim_width__parameterized59   |     1|
|120   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized59 |     1|
|121   |          \ramloop[61].ram.r                 |blk_mem_gen_prim_width__parameterized60   |     1|
|122   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized60 |     1|
|123   |          \ramloop[62].ram.r                 |blk_mem_gen_prim_width__parameterized61   |     1|
|124   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized61 |     1|
|125   |          \ramloop[63].ram.r                 |blk_mem_gen_prim_width__parameterized62   |     2|
|126   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized62 |     2|
|127   |          \ramloop[6].ram.r                  |blk_mem_gen_prim_width__parameterized5    |     1|
|128   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized5  |     1|
|129   |          \ramloop[7].ram.r                  |blk_mem_gen_prim_width__parameterized6    |     1|
|130   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized6  |     1|
|131   |          \ramloop[8].ram.r                  |blk_mem_gen_prim_width__parameterized7    |     1|
|132   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized7  |     1|
|133   |          \ramloop[9].ram.r                  |blk_mem_gen_prim_width__parameterized8    |     1|
|134   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized8  |     1|
+------+---------------------------------------------+------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:27 ; elapsed = 00:02:31 . Memory (MB): peak = 842.336 ; gain = 575.973
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 208 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:02:23 . Memory (MB): peak = 842.336 ; gain = 388.516
Synthesis Optimization Complete : Time (s): cpu = 00:02:27 ; elapsed = 00:02:31 . Memory (MB): peak = 842.336 ; gain = 575.973
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 160 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 847.297 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:28 ; elapsed = 00:02:33 . Memory (MB): peak = 847.297 ; gain = 592.418
INFO: [Coretcl 2-1174] Renamed 133 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 847.297 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.runs/data_ram_synth_1/data_ram.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file data_ram_utilization_synth.rpt -pb data_ram_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Oct 15 10:30:18 2020...
[Thu Oct 15 10:30:20 2020] data_ram_synth_1 finished
[Thu Oct 15 10:30:20 2020] Waiting for inst_ram_synth_1 to finish...
[Thu Oct 15 10:30:25 2020] Waiting for inst_ram_synth_1 to finish...
[Thu Oct 15 10:30:30 2020] Waiting for inst_ram_synth_1 to finish...
[Thu Oct 15 10:30:35 2020] Waiting for inst_ram_synth_1 to finish...
[Thu Oct 15 10:30:45 2020] Waiting for inst_ram_synth_1 to finish...
[Thu Oct 15 10:30:55 2020] Waiting for inst_ram_synth_1 to finish...
[Thu Oct 15 10:31:05 2020] Waiting for inst_ram_synth_1 to finish...
[Thu Oct 15 10:31:15 2020] Waiting for inst_ram_synth_1 to finish...
[Thu Oct 15 10:31:35 2020] Waiting for inst_ram_synth_1 to finish...
[Thu Oct 15 10:31:55 2020] Waiting for inst_ram_synth_1 to finish...
[Thu Oct 15 10:32:15 2020] Waiting for inst_ram_synth_1 to finish...
[Thu Oct 15 10:32:35 2020] Waiting for inst_ram_synth_1 to finish...
[Thu Oct 15 10:33:15 2020] Waiting for inst_ram_synth_1 to finish...
[Thu Oct 15 10:33:56 2020] Waiting for inst_ram_synth_1 to finish...
[Thu Oct 15 10:34:36 2020] Waiting for inst_ram_synth_1 to finish...
[Thu Oct 15 10:35:16 2020] Waiting for inst_ram_synth_1 to finish...
[Thu Oct 15 10:36:36 2020] Waiting for inst_ram_synth_1 to finish...
[Thu Oct 15 10:37:56 2020] Waiting for inst_ram_synth_1 to finish...
[Thu Oct 15 10:39:16 2020] Waiting for inst_ram_synth_1 to finish...

*** Running vivado
    with args -log inst_ram.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source inst_ram.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source inst_ram.tcl -notrace
Command: synth_design -top inst_ram -part xc7a200tfbg676-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19436 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 369.230 ; gain = 103.238
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'inst_ram' [e:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/xilinx_ip/inst_ram/synth/inst_ram.vhd:70]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: inst_ram.mif - type: string 
	Parameter C_INIT_FILE bound to: inst_ram.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 262144 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 262144 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 18 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 262144 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 262144 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 18 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 256 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     10.194003 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_2' declared at 'e:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/xilinx_ip/inst_ram/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_2' [e:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/xilinx_ip/inst_ram/synth/inst_ram.vhd:236]
INFO: [Synth 8-256] done synthesizing module 'inst_ram' (11#1) [e:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/xilinx_ip/inst_ram/synth/inst_ram.vhd:70]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MUX_RST[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_LAT_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_REG_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MUX_REGCE[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_REGCE
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port WE
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[17]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[16]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[15]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[14]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[13]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[12]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[11]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[10]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[9]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[8]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[511]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[510]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[509]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[508]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[507]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[506]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[505]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[504]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[503]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[502]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[501]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[500]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[499]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[498]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[497]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[496]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[495]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[494]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[493]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[492]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[491]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[490]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[489]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[488]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[487]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[486]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[485]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[484]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[483]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[482]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[481]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[480]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[479]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[478]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[477]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[476]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[475]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[474]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[473]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[472]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[471]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[470]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[469]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[468]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[467]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[466]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[465]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[464]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[463]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[462]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[461]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[460]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[459]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[458]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[457]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[456]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[455]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[454]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[453]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[452]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[451]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[450]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[449]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[448]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[447]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[446]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[445]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[444]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[443]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[442]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[441]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[440]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[439]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[438]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[437]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[436]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:09:09 ; elapsed = 00:09:14 . Memory (MB): peak = 1792.480 ; gain = 1526.488
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:09:10 ; elapsed = 00:09:15 . Memory (MB): peak = 1792.480 ; gain = 1526.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:09:10 ; elapsed = 00:09:15 . Memory (MB): peak = 1792.480 ; gain = 1526.488
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 256 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/xilinx_ip/inst_ram/inst_ram_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [e:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/xilinx_ip/inst_ram/inst_ram_ooc.xdc] for cell 'U0'
Parsing XDC File [E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.runs/inst_ram_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.runs/inst_ram_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1792.480 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1792.480 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.155 . Memory (MB): peak = 1792.480 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:09:24 ; elapsed = 00:09:30 . Memory (MB): peak = 1792.480 ; gain = 1526.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:09:24 ; elapsed = 00:09:30 . Memory (MB): peak = 1792.480 ; gain = 1526.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.runs/inst_ram_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:09:24 ; elapsed = 00:09:30 . Memory (MB): peak = 1792.480 ; gain = 1526.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:09:30 ; elapsed = 00:09:37 . Memory (MB): peak = 1792.480 ; gain = 1526.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 256   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module bindec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 128   
Module blk_mem_gen_mux 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module blk_mem_gen_mux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:09:39 ; elapsed = 00:09:46 . Memory (MB): peak = 1792.480 ; gain = 1526.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:09:46 ; elapsed = 00:09:54 . Memory (MB): peak = 1792.480 ; gain = 1526.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:09:47 ; elapsed = 00:09:54 . Memory (MB): peak = 1792.480 ; gain = 1526.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:09:47 ; elapsed = 00:09:55 . Memory (MB): peak = 1792.480 ; gain = 1526.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:09:48 ; elapsed = 00:09:56 . Memory (MB): peak = 1792.480 ; gain = 1526.488
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:09:48 ; elapsed = 00:09:56 . Memory (MB): peak = 1792.480 ; gain = 1526.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:09:49 ; elapsed = 00:09:56 . Memory (MB): peak = 1792.480 ; gain = 1526.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:09:49 ; elapsed = 00:09:56 . Memory (MB): peak = 1792.480 ; gain = 1526.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:09:49 ; elapsed = 00:09:56 . Memory (MB): peak = 1792.480 ; gain = 1526.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:09:49 ; elapsed = 00:09:56 . Memory (MB): peak = 1792.480 ; gain = 1526.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |LUT3        |     4|
|2     |LUT5        |    64|
|3     |LUT6        |   544|
|4     |MUXF7       |   256|
|5     |MUXF8       |   128|
|6     |RAMB36E1    |     1|
|7     |RAMB36E1_1  |     1|
|8     |RAMB36E1_10 |     1|
|9     |RAMB36E1_11 |     1|
|10    |RAMB36E1_12 |     1|
|11    |RAMB36E1_13 |     1|
|12    |RAMB36E1_14 |     1|
|13    |RAMB36E1_15 |     1|
|14    |RAMB36E1_16 |     1|
|15    |RAMB36E1_17 |   188|
|16    |RAMB36E1_18 |     1|
|17    |RAMB36E1_19 |     1|
|18    |RAMB36E1_2  |     1|
|19    |RAMB36E1_20 |     1|
|20    |RAMB36E1_21 |     1|
|21    |RAMB36E1_22 |     1|
|22    |RAMB36E1_23 |     1|
|23    |RAMB36E1_24 |     1|
|24    |RAMB36E1_25 |     1|
|25    |RAMB36E1_26 |     1|
|26    |RAMB36E1_27 |     1|
|27    |RAMB36E1_28 |     1|
|28    |RAMB36E1_29 |     1|
|29    |RAMB36E1_3  |     1|
|30    |RAMB36E1_30 |     1|
|31    |RAMB36E1_31 |     1|
|32    |RAMB36E1_32 |     1|
|33    |RAMB36E1_33 |     1|
|34    |RAMB36E1_34 |     1|
|35    |RAMB36E1_35 |     1|
|36    |RAMB36E1_36 |     1|
|37    |RAMB36E1_37 |     1|
|38    |RAMB36E1_38 |     1|
|39    |RAMB36E1_39 |     1|
|40    |RAMB36E1_4  |     1|
|41    |RAMB36E1_40 |     1|
|42    |RAMB36E1_41 |     1|
|43    |RAMB36E1_42 |     1|
|44    |RAMB36E1_43 |     1|
|45    |RAMB36E1_44 |     1|
|46    |RAMB36E1_45 |     1|
|47    |RAMB36E1_46 |     1|
|48    |RAMB36E1_47 |     1|
|49    |RAMB36E1_48 |     1|
|50    |RAMB36E1_49 |     1|
|51    |RAMB36E1_5  |     1|
|52    |RAMB36E1_50 |     1|
|53    |RAMB36E1_51 |     1|
|54    |RAMB36E1_52 |     1|
|55    |RAMB36E1_53 |     1|
|56    |RAMB36E1_54 |     1|
|57    |RAMB36E1_55 |     1|
|58    |RAMB36E1_56 |     1|
|59    |RAMB36E1_57 |     1|
|60    |RAMB36E1_58 |     1|
|61    |RAMB36E1_59 |     1|
|62    |RAMB36E1_6  |     1|
|63    |RAMB36E1_60 |     1|
|64    |RAMB36E1_61 |     1|
|65    |RAMB36E1_62 |     1|
|66    |RAMB36E1_63 |     1|
|67    |RAMB36E1_64 |     1|
|68    |RAMB36E1_65 |     1|
|69    |RAMB36E1_66 |     1|
|70    |RAMB36E1_67 |     1|
|71    |RAMB36E1_68 |     1|
|72    |RAMB36E1_7  |     1|
|73    |RAMB36E1_8  |     1|
|74    |RAMB36E1_9  |     1|
|75    |FDRE        |    13|
+------+------------+------+

Report Instance Areas: 
+------+---------------------------------------------+------------------------------------------------+------+
|      |Instance                                     |Module                                          |Cells |
+------+---------------------------------------------+------------------------------------------------+------+
|1     |top                                          |                                                |  1265|
|2     |  U0                                         |blk_mem_gen_v8_4_2                              |  1265|
|3     |    inst_blk_mem_gen                         |blk_mem_gen_v8_4_2_synth                        |  1265|
|4     |      \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top                                 |  1265|
|5     |        \valid.cstr                          |blk_mem_gen_generic_cstr                        |  1265|
|6     |          \has_mux_a.A                       |blk_mem_gen_mux                                 |   941|
|7     |          \ramloop[0].ram.r                  |blk_mem_gen_prim_width                          |     1|
|8     |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init                   |     1|
|9     |          \ramloop[100].ram.r                |blk_mem_gen_prim_width__parameterized99         |     1|
|10    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized99  |     1|
|11    |          \ramloop[101].ram.r                |blk_mem_gen_prim_width__parameterized100        |     1|
|12    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized100 |     1|
|13    |          \ramloop[102].ram.r                |blk_mem_gen_prim_width__parameterized101        |     1|
|14    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized101 |     1|
|15    |          \ramloop[103].ram.r                |blk_mem_gen_prim_width__parameterized102        |     1|
|16    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized102 |     1|
|17    |          \ramloop[104].ram.r                |blk_mem_gen_prim_width__parameterized103        |     1|
|18    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized103 |     1|
|19    |          \ramloop[105].ram.r                |blk_mem_gen_prim_width__parameterized104        |     1|
|20    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized104 |     1|
|21    |          \ramloop[106].ram.r                |blk_mem_gen_prim_width__parameterized105        |     1|
|22    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized105 |     1|
|23    |          \ramloop[107].ram.r                |blk_mem_gen_prim_width__parameterized106        |     1|
|24    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized106 |     1|
|25    |          \ramloop[108].ram.r                |blk_mem_gen_prim_width__parameterized107        |     1|
|26    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized107 |     1|
|27    |          \ramloop[109].ram.r                |blk_mem_gen_prim_width__parameterized108        |     1|
|28    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized108 |     1|
|29    |          \ramloop[10].ram.r                 |blk_mem_gen_prim_width__parameterized9          |     1|
|30    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized9   |     1|
|31    |          \ramloop[110].ram.r                |blk_mem_gen_prim_width__parameterized109        |     1|
|32    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized109 |     1|
|33    |          \ramloop[111].ram.r                |blk_mem_gen_prim_width__parameterized110        |     1|
|34    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized110 |     1|
|35    |          \ramloop[112].ram.r                |blk_mem_gen_prim_width__parameterized111        |     1|
|36    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized111 |     1|
|37    |          \ramloop[113].ram.r                |blk_mem_gen_prim_width__parameterized112        |     1|
|38    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized112 |     1|
|39    |          \ramloop[114].ram.r                |blk_mem_gen_prim_width__parameterized113        |     1|
|40    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized113 |     1|
|41    |          \ramloop[115].ram.r                |blk_mem_gen_prim_width__parameterized114        |     1|
|42    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized114 |     1|
|43    |          \ramloop[116].ram.r                |blk_mem_gen_prim_width__parameterized115        |     1|
|44    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized115 |     1|
|45    |          \ramloop[117].ram.r                |blk_mem_gen_prim_width__parameterized116        |     1|
|46    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized116 |     1|
|47    |          \ramloop[118].ram.r                |blk_mem_gen_prim_width__parameterized117        |     1|
|48    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized117 |     1|
|49    |          \ramloop[119].ram.r                |blk_mem_gen_prim_width__parameterized118        |     1|
|50    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized118 |     1|
|51    |          \ramloop[11].ram.r                 |blk_mem_gen_prim_width__parameterized10         |     1|
|52    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized10  |     1|
|53    |          \ramloop[120].ram.r                |blk_mem_gen_prim_width__parameterized119        |     1|
|54    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized119 |     1|
|55    |          \ramloop[121].ram.r                |blk_mem_gen_prim_width__parameterized120        |     1|
|56    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized120 |     1|
|57    |          \ramloop[122].ram.r                |blk_mem_gen_prim_width__parameterized121        |     1|
|58    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized121 |     1|
|59    |          \ramloop[123].ram.r                |blk_mem_gen_prim_width__parameterized122        |     1|
|60    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized122 |     1|
|61    |          \ramloop[124].ram.r                |blk_mem_gen_prim_width__parameterized123        |     1|
|62    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized123 |     1|
|63    |          \ramloop[125].ram.r                |blk_mem_gen_prim_width__parameterized124        |     1|
|64    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized124 |     1|
|65    |          \ramloop[126].ram.r                |blk_mem_gen_prim_width__parameterized125        |     1|
|66    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized125 |     1|
|67    |          \ramloop[127].ram.r                |blk_mem_gen_prim_width__parameterized126        |     1|
|68    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized126 |     1|
|69    |          \ramloop[128].ram.r                |blk_mem_gen_prim_width__parameterized127        |     3|
|70    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized127 |     3|
|71    |          \ramloop[129].ram.r                |blk_mem_gen_prim_width__parameterized128        |     2|
|72    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized128 |     2|
|73    |          \ramloop[12].ram.r                 |blk_mem_gen_prim_width__parameterized11         |     1|
|74    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized11  |     1|
|75    |          \ramloop[130].ram.r                |blk_mem_gen_prim_width__parameterized129        |     2|
|76    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized129 |     2|
|77    |          \ramloop[131].ram.r                |blk_mem_gen_prim_width__parameterized130        |     2|
|78    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized130 |     2|
|79    |          \ramloop[132].ram.r                |blk_mem_gen_prim_width__parameterized131        |     2|
|80    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized131 |     2|
|81    |          \ramloop[133].ram.r                |blk_mem_gen_prim_width__parameterized132        |     2|
|82    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized132 |     2|
|83    |          \ramloop[134].ram.r                |blk_mem_gen_prim_width__parameterized133        |     2|
|84    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized133 |     2|
|85    |          \ramloop[135].ram.r                |blk_mem_gen_prim_width__parameterized134        |     2|
|86    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized134 |     2|
|87    |          \ramloop[136].ram.r                |blk_mem_gen_prim_width__parameterized135        |     2|
|88    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized135 |     2|
|89    |          \ramloop[137].ram.r                |blk_mem_gen_prim_width__parameterized136        |     2|
|90    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized136 |     2|
|91    |          \ramloop[138].ram.r                |blk_mem_gen_prim_width__parameterized137        |     2|
|92    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized137 |     2|
|93    |          \ramloop[139].ram.r                |blk_mem_gen_prim_width__parameterized138        |     3|
|94    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized138 |     3|
|95    |          \ramloop[13].ram.r                 |blk_mem_gen_prim_width__parameterized12         |     1|
|96    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized12  |     1|
|97    |          \ramloop[140].ram.r                |blk_mem_gen_prim_width__parameterized139        |     2|
|98    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized139 |     2|
|99    |          \ramloop[141].ram.r                |blk_mem_gen_prim_width__parameterized140        |     2|
|100   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized140 |     2|
|101   |          \ramloop[142].ram.r                |blk_mem_gen_prim_width__parameterized141        |     2|
|102   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized141 |     2|
|103   |          \ramloop[143].ram.r                |blk_mem_gen_prim_width__parameterized142        |     2|
|104   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized142 |     2|
|105   |          \ramloop[144].ram.r                |blk_mem_gen_prim_width__parameterized143        |     2|
|106   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized143 |     2|
|107   |          \ramloop[145].ram.r                |blk_mem_gen_prim_width__parameterized144        |     2|
|108   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized144 |     2|
|109   |          \ramloop[146].ram.r                |blk_mem_gen_prim_width__parameterized145        |     2|
|110   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized145 |     2|
|111   |          \ramloop[147].ram.r                |blk_mem_gen_prim_width__parameterized146        |     2|
|112   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized146 |     2|
|113   |          \ramloop[148].ram.r                |blk_mem_gen_prim_width__parameterized147        |     2|
|114   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized147 |     2|
|115   |          \ramloop[149].ram.r                |blk_mem_gen_prim_width__parameterized148        |     2|
|116   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized148 |     2|
|117   |          \ramloop[14].ram.r                 |blk_mem_gen_prim_width__parameterized13         |     1|
|118   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized13  |     1|
|119   |          \ramloop[150].ram.r                |blk_mem_gen_prim_width__parameterized149        |     2|
|120   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized149 |     2|
|121   |          \ramloop[151].ram.r                |blk_mem_gen_prim_width__parameterized150        |     2|
|122   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized150 |     2|
|123   |          \ramloop[152].ram.r                |blk_mem_gen_prim_width__parameterized151        |     2|
|124   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized151 |     2|
|125   |          \ramloop[153].ram.r                |blk_mem_gen_prim_width__parameterized152        |     2|
|126   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized152 |     2|
|127   |          \ramloop[154].ram.r                |blk_mem_gen_prim_width__parameterized153        |     2|
|128   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized153 |     2|
|129   |          \ramloop[155].ram.r                |blk_mem_gen_prim_width__parameterized154        |     2|
|130   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized154 |     2|
|131   |          \ramloop[156].ram.r                |blk_mem_gen_prim_width__parameterized155        |     2|
|132   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized155 |     2|
|133   |          \ramloop[157].ram.r                |blk_mem_gen_prim_width__parameterized156        |     2|
|134   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized156 |     2|
|135   |          \ramloop[158].ram.r                |blk_mem_gen_prim_width__parameterized157        |     2|
|136   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized157 |     2|
|137   |          \ramloop[159].ram.r                |blk_mem_gen_prim_width__parameterized158        |     2|
|138   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized158 |     2|
|139   |          \ramloop[15].ram.r                 |blk_mem_gen_prim_width__parameterized14         |     1|
|140   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized14  |     1|
|141   |          \ramloop[160].ram.r                |blk_mem_gen_prim_width__parameterized159        |     3|
|142   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized159 |     3|
|143   |          \ramloop[161].ram.r                |blk_mem_gen_prim_width__parameterized160        |     2|
|144   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized160 |     2|
|145   |          \ramloop[162].ram.r                |blk_mem_gen_prim_width__parameterized161        |     2|
|146   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized161 |     2|
|147   |          \ramloop[163].ram.r                |blk_mem_gen_prim_width__parameterized162        |     2|
|148   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized162 |     2|
|149   |          \ramloop[164].ram.r                |blk_mem_gen_prim_width__parameterized163        |     2|
|150   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized163 |     2|
|151   |          \ramloop[165].ram.r                |blk_mem_gen_prim_width__parameterized164        |     2|
|152   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized164 |     2|
|153   |          \ramloop[166].ram.r                |blk_mem_gen_prim_width__parameterized165        |     2|
|154   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized165 |     2|
|155   |          \ramloop[167].ram.r                |blk_mem_gen_prim_width__parameterized166        |     2|
|156   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized166 |     2|
|157   |          \ramloop[168].ram.r                |blk_mem_gen_prim_width__parameterized167        |     2|
|158   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized167 |     2|
|159   |          \ramloop[169].ram.r                |blk_mem_gen_prim_width__parameterized168        |     2|
|160   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized168 |     2|
|161   |          \ramloop[16].ram.r                 |blk_mem_gen_prim_width__parameterized15         |     1|
|162   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized15  |     1|
|163   |          \ramloop[170].ram.r                |blk_mem_gen_prim_width__parameterized169        |     2|
|164   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized169 |     2|
|165   |          \ramloop[171].ram.r                |blk_mem_gen_prim_width__parameterized170        |     3|
|166   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized170 |     3|
|167   |          \ramloop[172].ram.r                |blk_mem_gen_prim_width__parameterized171        |     2|
|168   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized171 |     2|
|169   |          \ramloop[173].ram.r                |blk_mem_gen_prim_width__parameterized172        |     2|
|170   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized172 |     2|
|171   |          \ramloop[174].ram.r                |blk_mem_gen_prim_width__parameterized173        |     2|
|172   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized173 |     2|
|173   |          \ramloop[175].ram.r                |blk_mem_gen_prim_width__parameterized174        |     2|
|174   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized174 |     2|
|175   |          \ramloop[176].ram.r                |blk_mem_gen_prim_width__parameterized175        |     2|
|176   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized175 |     2|
|177   |          \ramloop[177].ram.r                |blk_mem_gen_prim_width__parameterized176        |     2|
|178   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized176 |     2|
|179   |          \ramloop[178].ram.r                |blk_mem_gen_prim_width__parameterized177        |     2|
|180   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized177 |     2|
|181   |          \ramloop[179].ram.r                |blk_mem_gen_prim_width__parameterized178        |     2|
|182   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized178 |     2|
|183   |          \ramloop[17].ram.r                 |blk_mem_gen_prim_width__parameterized16         |     1|
|184   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized16  |     1|
|185   |          \ramloop[180].ram.r                |blk_mem_gen_prim_width__parameterized179        |     2|
|186   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized179 |     2|
|187   |          \ramloop[181].ram.r                |blk_mem_gen_prim_width__parameterized180        |     2|
|188   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized180 |     2|
|189   |          \ramloop[182].ram.r                |blk_mem_gen_prim_width__parameterized181        |     2|
|190   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized181 |     2|
|191   |          \ramloop[183].ram.r                |blk_mem_gen_prim_width__parameterized182        |     2|
|192   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized182 |     2|
|193   |          \ramloop[184].ram.r                |blk_mem_gen_prim_width__parameterized183        |     2|
|194   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized183 |     2|
|195   |          \ramloop[185].ram.r                |blk_mem_gen_prim_width__parameterized184        |     2|
|196   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized184 |     2|
|197   |          \ramloop[186].ram.r                |blk_mem_gen_prim_width__parameterized185        |     2|
|198   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized185 |     2|
|199   |          \ramloop[187].ram.r                |blk_mem_gen_prim_width__parameterized186        |     2|
|200   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized186 |     2|
|201   |          \ramloop[188].ram.r                |blk_mem_gen_prim_width__parameterized187        |     2|
|202   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized187 |     2|
|203   |          \ramloop[189].ram.r                |blk_mem_gen_prim_width__parameterized188        |     2|
|204   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized188 |     2|
|205   |          \ramloop[18].ram.r                 |blk_mem_gen_prim_width__parameterized17         |     1|
|206   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized17  |     1|
|207   |          \ramloop[190].ram.r                |blk_mem_gen_prim_width__parameterized189        |     2|
|208   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized189 |     2|
|209   |          \ramloop[191].ram.r                |blk_mem_gen_prim_width__parameterized190        |     1|
|210   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized190 |     1|
|211   |          \ramloop[192].ram.r                |blk_mem_gen_prim_width__parameterized191        |     1|
|212   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized191 |     1|
|213   |          \ramloop[193].ram.r                |blk_mem_gen_prim_width__parameterized192        |     1|
|214   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized192 |     1|
|215   |          \ramloop[194].ram.r                |blk_mem_gen_prim_width__parameterized193        |     1|
|216   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized193 |     1|
|217   |          \ramloop[195].ram.r                |blk_mem_gen_prim_width__parameterized194        |     1|
|218   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized194 |     1|
|219   |          \ramloop[196].ram.r                |blk_mem_gen_prim_width__parameterized195        |     1|
|220   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized195 |     1|
|221   |          \ramloop[197].ram.r                |blk_mem_gen_prim_width__parameterized196        |     1|
|222   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized196 |     1|
|223   |          \ramloop[198].ram.r                |blk_mem_gen_prim_width__parameterized197        |     1|
|224   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized197 |     1|
|225   |          \ramloop[199].ram.r                |blk_mem_gen_prim_width__parameterized198        |     1|
|226   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized198 |     1|
|227   |          \ramloop[19].ram.r                 |blk_mem_gen_prim_width__parameterized18         |     1|
|228   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized18  |     1|
|229   |          \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized0          |     1|
|230   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized0   |     1|
|231   |          \ramloop[200].ram.r                |blk_mem_gen_prim_width__parameterized199        |     1|
|232   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized199 |     1|
|233   |          \ramloop[201].ram.r                |blk_mem_gen_prim_width__parameterized200        |     1|
|234   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized200 |     1|
|235   |          \ramloop[202].ram.r                |blk_mem_gen_prim_width__parameterized201        |     1|
|236   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized201 |     1|
|237   |          \ramloop[203].ram.r                |blk_mem_gen_prim_width__parameterized202        |     1|
|238   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized202 |     1|
|239   |          \ramloop[204].ram.r                |blk_mem_gen_prim_width__parameterized203        |     1|
|240   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized203 |     1|
|241   |          \ramloop[205].ram.r                |blk_mem_gen_prim_width__parameterized204        |     1|
|242   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized204 |     1|
|243   |          \ramloop[206].ram.r                |blk_mem_gen_prim_width__parameterized205        |     1|
|244   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized205 |     1|
|245   |          \ramloop[207].ram.r                |blk_mem_gen_prim_width__parameterized206        |     1|
|246   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized206 |     1|
|247   |          \ramloop[208].ram.r                |blk_mem_gen_prim_width__parameterized207        |     1|
|248   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized207 |     1|
|249   |          \ramloop[209].ram.r                |blk_mem_gen_prim_width__parameterized208        |     1|
|250   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized208 |     1|
|251   |          \ramloop[20].ram.r                 |blk_mem_gen_prim_width__parameterized19         |     1|
|252   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized19  |     1|
|253   |          \ramloop[210].ram.r                |blk_mem_gen_prim_width__parameterized209        |     1|
|254   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized209 |     1|
|255   |          \ramloop[211].ram.r                |blk_mem_gen_prim_width__parameterized210        |     1|
|256   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized210 |     1|
|257   |          \ramloop[212].ram.r                |blk_mem_gen_prim_width__parameterized211        |     1|
|258   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized211 |     1|
|259   |          \ramloop[213].ram.r                |blk_mem_gen_prim_width__parameterized212        |     1|
|260   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized212 |     1|
|261   |          \ramloop[214].ram.r                |blk_mem_gen_prim_width__parameterized213        |     1|
|262   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized213 |     1|
|263   |          \ramloop[215].ram.r                |blk_mem_gen_prim_width__parameterized214        |     1|
|264   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized214 |     1|
|265   |          \ramloop[216].ram.r                |blk_mem_gen_prim_width__parameterized215        |     1|
|266   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized215 |     1|
|267   |          \ramloop[217].ram.r                |blk_mem_gen_prim_width__parameterized216        |     1|
|268   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized216 |     1|
|269   |          \ramloop[218].ram.r                |blk_mem_gen_prim_width__parameterized217        |     1|
|270   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized217 |     1|
|271   |          \ramloop[219].ram.r                |blk_mem_gen_prim_width__parameterized218        |     1|
|272   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized218 |     1|
|273   |          \ramloop[21].ram.r                 |blk_mem_gen_prim_width__parameterized20         |     1|
|274   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized20  |     1|
|275   |          \ramloop[220].ram.r                |blk_mem_gen_prim_width__parameterized219        |     1|
|276   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized219 |     1|
|277   |          \ramloop[221].ram.r                |blk_mem_gen_prim_width__parameterized220        |     1|
|278   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized220 |     1|
|279   |          \ramloop[222].ram.r                |blk_mem_gen_prim_width__parameterized221        |     1|
|280   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized221 |     1|
|281   |          \ramloop[223].ram.r                |blk_mem_gen_prim_width__parameterized222        |     1|
|282   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized222 |     1|
|283   |          \ramloop[224].ram.r                |blk_mem_gen_prim_width__parameterized223        |     1|
|284   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized223 |     1|
|285   |          \ramloop[225].ram.r                |blk_mem_gen_prim_width__parameterized224        |     1|
|286   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized224 |     1|
|287   |          \ramloop[226].ram.r                |blk_mem_gen_prim_width__parameterized225        |     1|
|288   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized225 |     1|
|289   |          \ramloop[227].ram.r                |blk_mem_gen_prim_width__parameterized226        |     1|
|290   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized226 |     1|
|291   |          \ramloop[228].ram.r                |blk_mem_gen_prim_width__parameterized227        |     1|
|292   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized227 |     1|
|293   |          \ramloop[229].ram.r                |blk_mem_gen_prim_width__parameterized228        |     1|
|294   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized228 |     1|
|295   |          \ramloop[22].ram.r                 |blk_mem_gen_prim_width__parameterized21         |     1|
|296   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized21  |     1|
|297   |          \ramloop[230].ram.r                |blk_mem_gen_prim_width__parameterized229        |     1|
|298   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized229 |     1|
|299   |          \ramloop[231].ram.r                |blk_mem_gen_prim_width__parameterized230        |     1|
|300   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized230 |     1|
|301   |          \ramloop[232].ram.r                |blk_mem_gen_prim_width__parameterized231        |     1|
|302   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized231 |     1|
|303   |          \ramloop[233].ram.r                |blk_mem_gen_prim_width__parameterized232        |     1|
|304   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized232 |     1|
|305   |          \ramloop[234].ram.r                |blk_mem_gen_prim_width__parameterized233        |     1|
|306   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized233 |     1|
|307   |          \ramloop[235].ram.r                |blk_mem_gen_prim_width__parameterized234        |     1|
|308   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized234 |     1|
|309   |          \ramloop[236].ram.r                |blk_mem_gen_prim_width__parameterized235        |     1|
|310   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized235 |     1|
|311   |          \ramloop[237].ram.r                |blk_mem_gen_prim_width__parameterized236        |     1|
|312   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized236 |     1|
|313   |          \ramloop[238].ram.r                |blk_mem_gen_prim_width__parameterized237        |     1|
|314   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized237 |     1|
|315   |          \ramloop[239].ram.r                |blk_mem_gen_prim_width__parameterized238        |     1|
|316   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized238 |     1|
|317   |          \ramloop[23].ram.r                 |blk_mem_gen_prim_width__parameterized22         |     1|
|318   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized22  |     1|
|319   |          \ramloop[240].ram.r                |blk_mem_gen_prim_width__parameterized239        |     1|
|320   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized239 |     1|
|321   |          \ramloop[241].ram.r                |blk_mem_gen_prim_width__parameterized240        |     1|
|322   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized240 |     1|
|323   |          \ramloop[242].ram.r                |blk_mem_gen_prim_width__parameterized241        |     1|
|324   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized241 |     1|
|325   |          \ramloop[243].ram.r                |blk_mem_gen_prim_width__parameterized242        |     1|
|326   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized242 |     1|
|327   |          \ramloop[244].ram.r                |blk_mem_gen_prim_width__parameterized243        |     1|
|328   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized243 |     1|
|329   |          \ramloop[245].ram.r                |blk_mem_gen_prim_width__parameterized244        |     1|
|330   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized244 |     1|
|331   |          \ramloop[246].ram.r                |blk_mem_gen_prim_width__parameterized245        |     1|
|332   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized245 |     1|
|333   |          \ramloop[247].ram.r                |blk_mem_gen_prim_width__parameterized246        |     1|
|334   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized246 |     1|
|335   |          \ramloop[248].ram.r                |blk_mem_gen_prim_width__parameterized247        |     1|
|336   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized247 |     1|
|337   |          \ramloop[249].ram.r                |blk_mem_gen_prim_width__parameterized248        |     1|
|338   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized248 |     1|
|339   |          \ramloop[24].ram.r                 |blk_mem_gen_prim_width__parameterized23         |     1|
|340   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized23  |     1|
|341   |          \ramloop[250].ram.r                |blk_mem_gen_prim_width__parameterized249        |     1|
|342   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized249 |     1|
|343   |          \ramloop[251].ram.r                |blk_mem_gen_prim_width__parameterized250        |     1|
|344   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized250 |     1|
|345   |          \ramloop[252].ram.r                |blk_mem_gen_prim_width__parameterized251        |     1|
|346   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized251 |     1|
|347   |          \ramloop[253].ram.r                |blk_mem_gen_prim_width__parameterized252        |     1|
|348   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized252 |     1|
|349   |          \ramloop[254].ram.r                |blk_mem_gen_prim_width__parameterized253        |     1|
|350   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized253 |     1|
|351   |          \ramloop[255].ram.r                |blk_mem_gen_prim_width__parameterized254        |     2|
|352   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized254 |     2|
|353   |          \ramloop[25].ram.r                 |blk_mem_gen_prim_width__parameterized24         |     1|
|354   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized24  |     1|
|355   |          \ramloop[26].ram.r                 |blk_mem_gen_prim_width__parameterized25         |     1|
|356   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized25  |     1|
|357   |          \ramloop[27].ram.r                 |blk_mem_gen_prim_width__parameterized26         |     1|
|358   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized26  |     1|
|359   |          \ramloop[28].ram.r                 |blk_mem_gen_prim_width__parameterized27         |     1|
|360   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized27  |     1|
|361   |          \ramloop[29].ram.r                 |blk_mem_gen_prim_width__parameterized28         |     1|
|362   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized28  |     1|
|363   |          \ramloop[2].ram.r                  |blk_mem_gen_prim_width__parameterized1          |     1|
|364   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized1   |     1|
|365   |          \ramloop[30].ram.r                 |blk_mem_gen_prim_width__parameterized29         |     1|
|366   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized29  |     1|
|367   |          \ramloop[31].ram.r                 |blk_mem_gen_prim_width__parameterized30         |     1|
|368   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized30  |     1|
|369   |          \ramloop[32].ram.r                 |blk_mem_gen_prim_width__parameterized31         |     1|
|370   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized31  |     1|
|371   |          \ramloop[33].ram.r                 |blk_mem_gen_prim_width__parameterized32         |     1|
|372   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized32  |     1|
|373   |          \ramloop[34].ram.r                 |blk_mem_gen_prim_width__parameterized33         |     1|
|374   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized33  |     1|
|375   |          \ramloop[35].ram.r                 |blk_mem_gen_prim_width__parameterized34         |     1|
|376   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized34  |     1|
|377   |          \ramloop[36].ram.r                 |blk_mem_gen_prim_width__parameterized35         |     1|
|378   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized35  |     1|
|379   |          \ramloop[37].ram.r                 |blk_mem_gen_prim_width__parameterized36         |     1|
|380   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized36  |     1|
|381   |          \ramloop[38].ram.r                 |blk_mem_gen_prim_width__parameterized37         |     1|
|382   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized37  |     1|
|383   |          \ramloop[39].ram.r                 |blk_mem_gen_prim_width__parameterized38         |     1|
|384   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized38  |     1|
|385   |          \ramloop[3].ram.r                  |blk_mem_gen_prim_width__parameterized2          |     1|
|386   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized2   |     1|
|387   |          \ramloop[40].ram.r                 |blk_mem_gen_prim_width__parameterized39         |     1|
|388   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized39  |     1|
|389   |          \ramloop[41].ram.r                 |blk_mem_gen_prim_width__parameterized40         |     1|
|390   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized40  |     1|
|391   |          \ramloop[42].ram.r                 |blk_mem_gen_prim_width__parameterized41         |     1|
|392   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized41  |     1|
|393   |          \ramloop[43].ram.r                 |blk_mem_gen_prim_width__parameterized42         |     1|
|394   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized42  |     1|
|395   |          \ramloop[44].ram.r                 |blk_mem_gen_prim_width__parameterized43         |     1|
|396   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized43  |     1|
|397   |          \ramloop[45].ram.r                 |blk_mem_gen_prim_width__parameterized44         |     1|
|398   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized44  |     1|
|399   |          \ramloop[46].ram.r                 |blk_mem_gen_prim_width__parameterized45         |     1|
|400   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized45  |     1|
|401   |          \ramloop[47].ram.r                 |blk_mem_gen_prim_width__parameterized46         |     1|
|402   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized46  |     1|
|403   |          \ramloop[48].ram.r                 |blk_mem_gen_prim_width__parameterized47         |     1|
|404   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized47  |     1|
|405   |          \ramloop[49].ram.r                 |blk_mem_gen_prim_width__parameterized48         |     1|
|406   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized48  |     1|
|407   |          \ramloop[4].ram.r                  |blk_mem_gen_prim_width__parameterized3          |     1|
|408   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized3   |     1|
|409   |          \ramloop[50].ram.r                 |blk_mem_gen_prim_width__parameterized49         |     1|
|410   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized49  |     1|
|411   |          \ramloop[51].ram.r                 |blk_mem_gen_prim_width__parameterized50         |     1|
|412   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized50  |     1|
|413   |          \ramloop[52].ram.r                 |blk_mem_gen_prim_width__parameterized51         |     1|
|414   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized51  |     1|
|415   |          \ramloop[53].ram.r                 |blk_mem_gen_prim_width__parameterized52         |     1|
|416   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized52  |     1|
|417   |          \ramloop[54].ram.r                 |blk_mem_gen_prim_width__parameterized53         |     1|
|418   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized53  |     1|
|419   |          \ramloop[55].ram.r                 |blk_mem_gen_prim_width__parameterized54         |     1|
|420   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized54  |     1|
|421   |          \ramloop[56].ram.r                 |blk_mem_gen_prim_width__parameterized55         |     1|
|422   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized55  |     1|
|423   |          \ramloop[57].ram.r                 |blk_mem_gen_prim_width__parameterized56         |     1|
|424   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized56  |     1|
|425   |          \ramloop[58].ram.r                 |blk_mem_gen_prim_width__parameterized57         |     1|
|426   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized57  |     1|
|427   |          \ramloop[59].ram.r                 |blk_mem_gen_prim_width__parameterized58         |     1|
|428   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized58  |     1|
|429   |          \ramloop[5].ram.r                  |blk_mem_gen_prim_width__parameterized4          |     1|
|430   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized4   |     1|
|431   |          \ramloop[60].ram.r                 |blk_mem_gen_prim_width__parameterized59         |     1|
|432   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized59  |     1|
|433   |          \ramloop[61].ram.r                 |blk_mem_gen_prim_width__parameterized60         |     1|
|434   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized60  |     1|
|435   |          \ramloop[62].ram.r                 |blk_mem_gen_prim_width__parameterized61         |     1|
|436   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized61  |     1|
|437   |          \ramloop[63].ram.r                 |blk_mem_gen_prim_width__parameterized62         |     1|
|438   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized62  |     1|
|439   |          \ramloop[64].ram.r                 |blk_mem_gen_prim_width__parameterized63         |     1|
|440   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized63  |     1|
|441   |          \ramloop[65].ram.r                 |blk_mem_gen_prim_width__parameterized64         |     1|
|442   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized64  |     1|
|443   |          \ramloop[66].ram.r                 |blk_mem_gen_prim_width__parameterized65         |     1|
|444   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized65  |     1|
|445   |          \ramloop[67].ram.r                 |blk_mem_gen_prim_width__parameterized66         |     1|
|446   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized66  |     1|
|447   |          \ramloop[68].ram.r                 |blk_mem_gen_prim_width__parameterized67         |     1|
|448   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized67  |     1|
|449   |          \ramloop[69].ram.r                 |blk_mem_gen_prim_width__parameterized68         |     1|
|450   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized68  |     1|
|451   |          \ramloop[6].ram.r                  |blk_mem_gen_prim_width__parameterized5          |     1|
|452   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized5   |     1|
|453   |          \ramloop[70].ram.r                 |blk_mem_gen_prim_width__parameterized69         |     1|
|454   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized69  |     1|
|455   |          \ramloop[71].ram.r                 |blk_mem_gen_prim_width__parameterized70         |     1|
|456   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized70  |     1|
|457   |          \ramloop[72].ram.r                 |blk_mem_gen_prim_width__parameterized71         |     1|
|458   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized71  |     1|
|459   |          \ramloop[73].ram.r                 |blk_mem_gen_prim_width__parameterized72         |     1|
|460   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized72  |     1|
|461   |          \ramloop[74].ram.r                 |blk_mem_gen_prim_width__parameterized73         |     1|
|462   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized73  |     1|
|463   |          \ramloop[75].ram.r                 |blk_mem_gen_prim_width__parameterized74         |     1|
|464   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized74  |     1|
|465   |          \ramloop[76].ram.r                 |blk_mem_gen_prim_width__parameterized75         |     1|
|466   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized75  |     1|
|467   |          \ramloop[77].ram.r                 |blk_mem_gen_prim_width__parameterized76         |     1|
|468   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized76  |     1|
|469   |          \ramloop[78].ram.r                 |blk_mem_gen_prim_width__parameterized77         |     1|
|470   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized77  |     1|
|471   |          \ramloop[79].ram.r                 |blk_mem_gen_prim_width__parameterized78         |     1|
|472   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized78  |     1|
|473   |          \ramloop[7].ram.r                  |blk_mem_gen_prim_width__parameterized6          |     1|
|474   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized6   |     1|
|475   |          \ramloop[80].ram.r                 |blk_mem_gen_prim_width__parameterized79         |     1|
|476   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized79  |     1|
|477   |          \ramloop[81].ram.r                 |blk_mem_gen_prim_width__parameterized80         |     1|
|478   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized80  |     1|
|479   |          \ramloop[82].ram.r                 |blk_mem_gen_prim_width__parameterized81         |     1|
|480   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized81  |     1|
|481   |          \ramloop[83].ram.r                 |blk_mem_gen_prim_width__parameterized82         |     1|
|482   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized82  |     1|
|483   |          \ramloop[84].ram.r                 |blk_mem_gen_prim_width__parameterized83         |     1|
|484   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized83  |     1|
|485   |          \ramloop[85].ram.r                 |blk_mem_gen_prim_width__parameterized84         |     1|
|486   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized84  |     1|
|487   |          \ramloop[86].ram.r                 |blk_mem_gen_prim_width__parameterized85         |     1|
|488   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized85  |     1|
|489   |          \ramloop[87].ram.r                 |blk_mem_gen_prim_width__parameterized86         |     1|
|490   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized86  |     1|
|491   |          \ramloop[88].ram.r                 |blk_mem_gen_prim_width__parameterized87         |     1|
|492   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized87  |     1|
|493   |          \ramloop[89].ram.r                 |blk_mem_gen_prim_width__parameterized88         |     1|
|494   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized88  |     1|
|495   |          \ramloop[8].ram.r                  |blk_mem_gen_prim_width__parameterized7          |     1|
|496   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized7   |     1|
|497   |          \ramloop[90].ram.r                 |blk_mem_gen_prim_width__parameterized89         |     1|
|498   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized89  |     1|
|499   |          \ramloop[91].ram.r                 |blk_mem_gen_prim_width__parameterized90         |     1|
|500   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized90  |     1|
|501   |          \ramloop[92].ram.r                 |blk_mem_gen_prim_width__parameterized91         |     1|
|502   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized91  |     1|
|503   |          \ramloop[93].ram.r                 |blk_mem_gen_prim_width__parameterized92         |     1|
|504   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized92  |     1|
|505   |          \ramloop[94].ram.r                 |blk_mem_gen_prim_width__parameterized93         |     1|
|506   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized93  |     1|
|507   |          \ramloop[95].ram.r                 |blk_mem_gen_prim_width__parameterized94         |     1|
|508   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized94  |     1|
|509   |          \ramloop[96].ram.r                 |blk_mem_gen_prim_width__parameterized95         |     1|
|510   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized95  |     1|
|511   |          \ramloop[97].ram.r                 |blk_mem_gen_prim_width__parameterized96         |     1|
|512   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized96  |     1|
|513   |          \ramloop[98].ram.r                 |blk_mem_gen_prim_width__parameterized97         |     1|
|514   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized97  |     1|
|515   |          \ramloop[99].ram.r                 |blk_mem_gen_prim_width__parameterized98         |     1|
|516   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized98  |     1|
|517   |          \ramloop[9].ram.r                  |blk_mem_gen_prim_width__parameterized8          |     1|
|518   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized8   |     1|
+------+---------------------------------------------+------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:09:49 ; elapsed = 00:09:56 . Memory (MB): peak = 1792.480 ; gain = 1526.488
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 263 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:09:44 . Memory (MB): peak = 1792.480 ; gain = 1526.488
Synthesis Optimization Complete : Time (s): cpu = 00:09:49 ; elapsed = 00:09:56 . Memory (MB): peak = 1792.480 ; gain = 1526.488
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 640 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1792.480 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:09:53 ; elapsed = 00:10:01 . Memory (MB): peak = 1792.480 ; gain = 1537.961
INFO: [Coretcl 2-1174] Renamed 517 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1792.480 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.runs/inst_ram_synth_1/inst_ram.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file inst_ram_utilization_synth.rpt -pb inst_ram_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Oct 15 10:40:26 2020...
[Thu Oct 15 10:40:31 2020] inst_ram_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:11 ; elapsed = 00:10:11 . Memory (MB): peak = 1065.277 ; gain = 0.000
wait_on_run data_ram_synth_1
wait_on_run inst_ram_synth_1
wait_on_run clk_pll_synth_1

[Thu Oct 15 10:40:31 2020] Waiting for data_ram_synth_1 to finish...

*** Running vivado
    with args -log data_ram.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source data_ram.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source data_ram.tcl -notrace
Command: synth_design -top data_ram -part xc7a200tfbg676-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15036 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 369.031 ; gain = 102.668
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'data_ram' [e:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/xilinx_ip/data_ram/synth/data_ram.vhd:70]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: data_ram.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 65536 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 65536 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 16 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 65536 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 65536 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 16 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 64 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     10.194002 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_2' declared at 'e:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/xilinx_ip/data_ram/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_2' [e:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/xilinx_ip/data_ram/synth/data_ram.vhd:236]
INFO: [Synth 8-256] done synthesizing module 'data_ram' (11#1) [e:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/xilinx_ip/data_ram/synth/data_ram.vhd:70]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MUX_RST[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_LAT_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_REG_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MUX_REGCE[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_REGCE
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port WE
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[15]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[14]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[13]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[12]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[11]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[10]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[9]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[8]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[127]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[126]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[125]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[124]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[123]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[122]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[121]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[120]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[119]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[118]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[117]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[116]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[115]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[114]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[113]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[112]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[111]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[110]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[109]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[108]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[107]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[106]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[105]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[104]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[103]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[102]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[101]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[100]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[99]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[98]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[97]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[96]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[95]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[94]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[93]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[92]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[91]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[90]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[89]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[88]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[87]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[86]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[85]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[84]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[83]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[82]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[81]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[80]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[79]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[78]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[77]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[76]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[75]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[74]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[73]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[72]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[71]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[70]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[69]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[68]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[67]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[66]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[65]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[64]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[63]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[62]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[61]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[60]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[59]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[58]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[57]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[56]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[55]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[54]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[53]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[52]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[51]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[50]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:06 ; elapsed = 00:02:08 . Memory (MB): peak = 654.879 ; gain = 388.516
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:07 ; elapsed = 00:02:08 . Memory (MB): peak = 654.879 ; gain = 388.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:07 ; elapsed = 00:02:08 . Memory (MB): peak = 654.879 ; gain = 388.516
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 64 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/xilinx_ip/data_ram/data_ram_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [e:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/xilinx_ip/data_ram/data_ram_ooc.xdc] for cell 'U0'
Parsing XDC File [E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.runs/data_ram_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.runs/data_ram_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 840.773 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 840.773 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.073 . Memory (MB): peak = 842.336 ; gain = 1.562
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:16 ; elapsed = 00:02:19 . Memory (MB): peak = 842.336 ; gain = 575.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:16 ; elapsed = 00:02:19 . Memory (MB): peak = 842.336 ; gain = 575.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.runs/data_ram_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:16 ; elapsed = 00:02:19 . Memory (MB): peak = 842.336 ; gain = 575.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:17 ; elapsed = 00:02:21 . Memory (MB): peak = 842.336 ; gain = 575.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 64    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module bindec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module blk_mem_gen_mux 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module blk_mem_gen_mux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:19 ; elapsed = 00:02:23 . Memory (MB): peak = 842.336 ; gain = 575.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:26 ; elapsed = 00:02:29 . Memory (MB): peak = 842.336 ; gain = 575.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:26 ; elapsed = 00:02:30 . Memory (MB): peak = 842.336 ; gain = 575.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:26 ; elapsed = 00:02:30 . Memory (MB): peak = 842.336 ; gain = 575.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:27 ; elapsed = 00:02:31 . Memory (MB): peak = 842.336 ; gain = 575.973
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:27 ; elapsed = 00:02:31 . Memory (MB): peak = 842.336 ; gain = 575.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:27 ; elapsed = 00:02:31 . Memory (MB): peak = 842.336 ; gain = 575.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:27 ; elapsed = 00:02:31 . Memory (MB): peak = 842.336 ; gain = 575.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:27 ; elapsed = 00:02:31 . Memory (MB): peak = 842.336 ; gain = 575.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:27 ; elapsed = 00:02:31 . Memory (MB): peak = 842.336 ; gain = 575.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT5     |    16|
|2     |LUT6     |   128|
|3     |MUXF7    |    64|
|4     |MUXF8    |    32|
|5     |RAMB36E1 |    64|
|6     |FDRE     |     4|
+------+---------+------+

Report Instance Areas: 
+------+---------------------------------------------+------------------------------------------+------+
|      |Instance                                     |Module                                    |Cells |
+------+---------------------------------------------+------------------------------------------+------+
|1     |top                                          |                                          |   308|
|2     |  U0                                         |blk_mem_gen_v8_4_2                        |   308|
|3     |    inst_blk_mem_gen                         |blk_mem_gen_v8_4_2_synth                  |   308|
|4     |      \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top                           |   308|
|5     |        \valid.cstr                          |blk_mem_gen_generic_cstr                  |   308|
|6     |          \has_mux_a.A                       |blk_mem_gen_mux                           |   228|
|7     |          \ramloop[0].ram.r                  |blk_mem_gen_prim_width                    |     1|
|8     |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper                  |     1|
|9     |          \ramloop[10].ram.r                 |blk_mem_gen_prim_width__parameterized9    |     1|
|10    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized9  |     1|
|11    |          \ramloop[11].ram.r                 |blk_mem_gen_prim_width__parameterized10   |     1|
|12    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized10 |     1|
|13    |          \ramloop[12].ram.r                 |blk_mem_gen_prim_width__parameterized11   |     1|
|14    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized11 |     1|
|15    |          \ramloop[13].ram.r                 |blk_mem_gen_prim_width__parameterized12   |     1|
|16    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized12 |     1|
|17    |          \ramloop[14].ram.r                 |blk_mem_gen_prim_width__parameterized13   |     1|
|18    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized13 |     1|
|19    |          \ramloop[15].ram.r                 |blk_mem_gen_prim_width__parameterized14   |     1|
|20    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized14 |     1|
|21    |          \ramloop[16].ram.r                 |blk_mem_gen_prim_width__parameterized15   |     1|
|22    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized15 |     1|
|23    |          \ramloop[17].ram.r                 |blk_mem_gen_prim_width__parameterized16   |     1|
|24    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized16 |     1|
|25    |          \ramloop[18].ram.r                 |blk_mem_gen_prim_width__parameterized17   |     1|
|26    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized17 |     1|
|27    |          \ramloop[19].ram.r                 |blk_mem_gen_prim_width__parameterized18   |     1|
|28    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized18 |     1|
|29    |          \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized0    |     1|
|30    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized0  |     1|
|31    |          \ramloop[20].ram.r                 |blk_mem_gen_prim_width__parameterized19   |     1|
|32    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized19 |     1|
|33    |          \ramloop[21].ram.r                 |blk_mem_gen_prim_width__parameterized20   |     1|
|34    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized20 |     1|
|35    |          \ramloop[22].ram.r                 |blk_mem_gen_prim_width__parameterized21   |     1|
|36    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized21 |     1|
|37    |          \ramloop[23].ram.r                 |blk_mem_gen_prim_width__parameterized22   |     1|
|38    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized22 |     1|
|39    |          \ramloop[24].ram.r                 |blk_mem_gen_prim_width__parameterized23   |     1|
|40    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized23 |     1|
|41    |          \ramloop[25].ram.r                 |blk_mem_gen_prim_width__parameterized24   |     1|
|42    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized24 |     1|
|43    |          \ramloop[26].ram.r                 |blk_mem_gen_prim_width__parameterized25   |     1|
|44    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized25 |     1|
|45    |          \ramloop[27].ram.r                 |blk_mem_gen_prim_width__parameterized26   |     1|
|46    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized26 |     1|
|47    |          \ramloop[28].ram.r                 |blk_mem_gen_prim_width__parameterized27   |     1|
|48    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized27 |     1|
|49    |          \ramloop[29].ram.r                 |blk_mem_gen_prim_width__parameterized28   |     1|
|50    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized28 |     1|
|51    |          \ramloop[2].ram.r                  |blk_mem_gen_prim_width__parameterized1    |     1|
|52    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized1  |     1|
|53    |          \ramloop[30].ram.r                 |blk_mem_gen_prim_width__parameterized29   |     1|
|54    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized29 |     1|
|55    |          \ramloop[31].ram.r                 |blk_mem_gen_prim_width__parameterized30   |     1|
|56    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized30 |     1|
|57    |          \ramloop[32].ram.r                 |blk_mem_gen_prim_width__parameterized31   |     2|
|58    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized31 |     2|
|59    |          \ramloop[33].ram.r                 |blk_mem_gen_prim_width__parameterized32   |     2|
|60    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized32 |     2|
|61    |          \ramloop[34].ram.r                 |blk_mem_gen_prim_width__parameterized33   |     2|
|62    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized33 |     2|
|63    |          \ramloop[35].ram.r                 |blk_mem_gen_prim_width__parameterized34   |     2|
|64    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized34 |     2|
|65    |          \ramloop[36].ram.r                 |blk_mem_gen_prim_width__parameterized35   |     2|
|66    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized35 |     2|
|67    |          \ramloop[37].ram.r                 |blk_mem_gen_prim_width__parameterized36   |     2|
|68    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized36 |     2|
|69    |          \ramloop[38].ram.r                 |blk_mem_gen_prim_width__parameterized37   |     2|
|70    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized37 |     2|
|71    |          \ramloop[39].ram.r                 |blk_mem_gen_prim_width__parameterized38   |     2|
|72    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized38 |     2|
|73    |          \ramloop[3].ram.r                  |blk_mem_gen_prim_width__parameterized2    |     1|
|74    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized2  |     1|
|75    |          \ramloop[40].ram.r                 |blk_mem_gen_prim_width__parameterized39   |     2|
|76    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized39 |     2|
|77    |          \ramloop[41].ram.r                 |blk_mem_gen_prim_width__parameterized40   |     2|
|78    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized40 |     2|
|79    |          \ramloop[42].ram.r                 |blk_mem_gen_prim_width__parameterized41   |     2|
|80    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized41 |     2|
|81    |          \ramloop[43].ram.r                 |blk_mem_gen_prim_width__parameterized42   |     2|
|82    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized42 |     2|
|83    |          \ramloop[44].ram.r                 |blk_mem_gen_prim_width__parameterized43   |     2|
|84    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized43 |     2|
|85    |          \ramloop[45].ram.r                 |blk_mem_gen_prim_width__parameterized44   |     2|
|86    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized44 |     2|
|87    |          \ramloop[46].ram.r                 |blk_mem_gen_prim_width__parameterized45   |     2|
|88    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized45 |     2|
|89    |          \ramloop[47].ram.r                 |blk_mem_gen_prim_width__parameterized46   |     1|
|90    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized46 |     1|
|91    |          \ramloop[48].ram.r                 |blk_mem_gen_prim_width__parameterized47   |     1|
|92    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized47 |     1|
|93    |          \ramloop[49].ram.r                 |blk_mem_gen_prim_width__parameterized48   |     1|
|94    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized48 |     1|
|95    |          \ramloop[4].ram.r                  |blk_mem_gen_prim_width__parameterized3    |     1|
|96    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized3  |     1|
|97    |          \ramloop[50].ram.r                 |blk_mem_gen_prim_width__parameterized49   |     1|
|98    |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized49 |     1|
|99    |          \ramloop[51].ram.r                 |blk_mem_gen_prim_width__parameterized50   |     1|
|100   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized50 |     1|
|101   |          \ramloop[52].ram.r                 |blk_mem_gen_prim_width__parameterized51   |     1|
|102   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized51 |     1|
|103   |          \ramloop[53].ram.r                 |blk_mem_gen_prim_width__parameterized52   |     1|
|104   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized52 |     1|
|105   |          \ramloop[54].ram.r                 |blk_mem_gen_prim_width__parameterized53   |     1|
|106   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized53 |     1|
|107   |          \ramloop[55].ram.r                 |blk_mem_gen_prim_width__parameterized54   |     1|
|108   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized54 |     1|
|109   |          \ramloop[56].ram.r                 |blk_mem_gen_prim_width__parameterized55   |     1|
|110   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized55 |     1|
|111   |          \ramloop[57].ram.r                 |blk_mem_gen_prim_width__parameterized56   |     1|
|112   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized56 |     1|
|113   |          \ramloop[58].ram.r                 |blk_mem_gen_prim_width__parameterized57   |     1|
|114   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized57 |     1|
|115   |          \ramloop[59].ram.r                 |blk_mem_gen_prim_width__parameterized58   |     1|
|116   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized58 |     1|
|117   |          \ramloop[5].ram.r                  |blk_mem_gen_prim_width__parameterized4    |     1|
|118   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized4  |     1|
|119   |          \ramloop[60].ram.r                 |blk_mem_gen_prim_width__parameterized59   |     1|
|120   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized59 |     1|
|121   |          \ramloop[61].ram.r                 |blk_mem_gen_prim_width__parameterized60   |     1|
|122   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized60 |     1|
|123   |          \ramloop[62].ram.r                 |blk_mem_gen_prim_width__parameterized61   |     1|
|124   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized61 |     1|
|125   |          \ramloop[63].ram.r                 |blk_mem_gen_prim_width__parameterized62   |     2|
|126   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized62 |     2|
|127   |          \ramloop[6].ram.r                  |blk_mem_gen_prim_width__parameterized5    |     1|
|128   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized5  |     1|
|129   |          \ramloop[7].ram.r                  |blk_mem_gen_prim_width__parameterized6    |     1|
|130   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized6  |     1|
|131   |          \ramloop[8].ram.r                  |blk_mem_gen_prim_width__parameterized7    |     1|
|132   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized7  |     1|
|133   |          \ramloop[9].ram.r                  |blk_mem_gen_prim_width__parameterized8    |     1|
|134   |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized8  |     1|
+------+---------------------------------------------+------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:27 ; elapsed = 00:02:31 . Memory (MB): peak = 842.336 ; gain = 575.973
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 208 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:02:23 . Memory (MB): peak = 842.336 ; gain = 388.516
Synthesis Optimization Complete : Time (s): cpu = 00:02:27 ; elapsed = 00:02:31 . Memory (MB): peak = 842.336 ; gain = 575.973
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 160 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 847.297 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:28 ; elapsed = 00:02:33 . Memory (MB): peak = 847.297 ; gain = 592.418
INFO: [Coretcl 2-1174] Renamed 133 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 847.297 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.runs/data_ram_synth_1/data_ram.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file data_ram_utilization_synth.rpt -pb data_ram_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Oct 15 10:30:18 2020...
[Thu Oct 15 10:40:31 2020] data_ram_synth_1 finished
[Thu Oct 15 10:40:31 2020] Waiting for inst_ram_synth_1 to finish...

*** Running vivado
    with args -log inst_ram.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source inst_ram.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source inst_ram.tcl -notrace
Command: synth_design -top inst_ram -part xc7a200tfbg676-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19436 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 369.230 ; gain = 103.238
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'inst_ram' [e:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/xilinx_ip/inst_ram/synth/inst_ram.vhd:70]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: inst_ram.mif - type: string 
	Parameter C_INIT_FILE bound to: inst_ram.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 262144 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 262144 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 18 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 262144 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 262144 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 18 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 256 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     10.194003 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_2' declared at 'e:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/xilinx_ip/inst_ram/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_2' [e:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/xilinx_ip/inst_ram/synth/inst_ram.vhd:236]
INFO: [Synth 8-256] done synthesizing module 'inst_ram' (11#1) [e:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/xilinx_ip/inst_ram/synth/inst_ram.vhd:70]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MUX_RST[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_LAT_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_REG_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MUX_REGCE[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_REGCE
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port WE
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[17]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[16]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[15]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[14]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[13]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[12]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[11]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[10]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[9]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[8]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[511]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[510]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[509]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[508]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[507]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[506]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[505]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[504]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[503]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[502]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[501]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[500]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[499]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[498]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[497]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[496]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[495]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[494]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[493]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[492]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[491]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[490]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[489]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[488]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[487]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[486]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[485]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[484]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[483]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[482]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[481]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[480]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[479]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[478]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[477]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[476]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[475]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[474]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[473]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[472]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[471]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[470]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[469]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[468]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[467]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[466]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[465]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[464]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[463]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[462]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[461]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[460]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[459]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[458]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[457]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[456]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[455]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[454]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[453]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[452]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[451]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[450]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[449]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[448]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[447]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[446]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[445]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[444]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[443]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[442]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[441]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[440]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[439]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[438]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[437]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[436]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:09:09 ; elapsed = 00:09:14 . Memory (MB): peak = 1792.480 ; gain = 1526.488
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:09:10 ; elapsed = 00:09:15 . Memory (MB): peak = 1792.480 ; gain = 1526.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:09:10 ; elapsed = 00:09:15 . Memory (MB): peak = 1792.480 ; gain = 1526.488
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 256 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/xilinx_ip/inst_ram/inst_ram_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [e:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/xilinx_ip/inst_ram/inst_ram_ooc.xdc] for cell 'U0'
Parsing XDC File [E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.runs/inst_ram_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.runs/inst_ram_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1792.480 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1792.480 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.155 . Memory (MB): peak = 1792.480 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:09:24 ; elapsed = 00:09:30 . Memory (MB): peak = 1792.480 ; gain = 1526.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:09:24 ; elapsed = 00:09:30 . Memory (MB): peak = 1792.480 ; gain = 1526.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.runs/inst_ram_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:09:24 ; elapsed = 00:09:30 . Memory (MB): peak = 1792.480 ; gain = 1526.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:09:30 ; elapsed = 00:09:37 . Memory (MB): peak = 1792.480 ; gain = 1526.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 256   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module bindec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 128   
Module blk_mem_gen_mux 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module blk_mem_gen_mux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:09:39 ; elapsed = 00:09:46 . Memory (MB): peak = 1792.480 ; gain = 1526.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:09:46 ; elapsed = 00:09:54 . Memory (MB): peak = 1792.480 ; gain = 1526.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:09:47 ; elapsed = 00:09:54 . Memory (MB): peak = 1792.480 ; gain = 1526.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:09:47 ; elapsed = 00:09:55 . Memory (MB): peak = 1792.480 ; gain = 1526.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:09:48 ; elapsed = 00:09:56 . Memory (MB): peak = 1792.480 ; gain = 1526.488
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:09:48 ; elapsed = 00:09:56 . Memory (MB): peak = 1792.480 ; gain = 1526.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:09:49 ; elapsed = 00:09:56 . Memory (MB): peak = 1792.480 ; gain = 1526.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:09:49 ; elapsed = 00:09:56 . Memory (MB): peak = 1792.480 ; gain = 1526.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:09:49 ; elapsed = 00:09:56 . Memory (MB): peak = 1792.480 ; gain = 1526.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:09:49 ; elapsed = 00:09:56 . Memory (MB): peak = 1792.480 ; gain = 1526.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |LUT3        |     4|
|2     |LUT5        |    64|
|3     |LUT6        |   544|
|4     |MUXF7       |   256|
|5     |MUXF8       |   128|
|6     |RAMB36E1    |     1|
|7     |RAMB36E1_1  |     1|
|8     |RAMB36E1_10 |     1|
|9     |RAMB36E1_11 |     1|
|10    |RAMB36E1_12 |     1|
|11    |RAMB36E1_13 |     1|
|12    |RAMB36E1_14 |     1|
|13    |RAMB36E1_15 |     1|
|14    |RAMB36E1_16 |     1|
|15    |RAMB36E1_17 |   188|
|16    |RAMB36E1_18 |     1|
|17    |RAMB36E1_19 |     1|
|18    |RAMB36E1_2  |     1|
|19    |RAMB36E1_20 |     1|
|20    |RAMB36E1_21 |     1|
|21    |RAMB36E1_22 |     1|
|22    |RAMB36E1_23 |     1|
|23    |RAMB36E1_24 |     1|
|24    |RAMB36E1_25 |     1|
|25    |RAMB36E1_26 |     1|
|26    |RAMB36E1_27 |     1|
|27    |RAMB36E1_28 |     1|
|28    |RAMB36E1_29 |     1|
|29    |RAMB36E1_3  |     1|
|30    |RAMB36E1_30 |     1|
|31    |RAMB36E1_31 |     1|
|32    |RAMB36E1_32 |     1|
|33    |RAMB36E1_33 |     1|
|34    |RAMB36E1_34 |     1|
|35    |RAMB36E1_35 |     1|
|36    |RAMB36E1_36 |     1|
|37    |RAMB36E1_37 |     1|
|38    |RAMB36E1_38 |     1|
|39    |RAMB36E1_39 |     1|
|40    |RAMB36E1_4  |     1|
|41    |RAMB36E1_40 |     1|
|42    |RAMB36E1_41 |     1|
|43    |RAMB36E1_42 |     1|
|44    |RAMB36E1_43 |     1|
|45    |RAMB36E1_44 |     1|
|46    |RAMB36E1_45 |     1|
|47    |RAMB36E1_46 |     1|
|48    |RAMB36E1_47 |     1|
|49    |RAMB36E1_48 |     1|
|50    |RAMB36E1_49 |     1|
|51    |RAMB36E1_5  |     1|
|52    |RAMB36E1_50 |     1|
|53    |RAMB36E1_51 |     1|
|54    |RAMB36E1_52 |     1|
|55    |RAMB36E1_53 |     1|
|56    |RAMB36E1_54 |     1|
|57    |RAMB36E1_55 |     1|
|58    |RAMB36E1_56 |     1|
|59    |RAMB36E1_57 |     1|
|60    |RAMB36E1_58 |     1|
|61    |RAMB36E1_59 |     1|
|62    |RAMB36E1_6  |     1|
|63    |RAMB36E1_60 |     1|
|64    |RAMB36E1_61 |     1|
|65    |RAMB36E1_62 |     1|
|66    |RAMB36E1_63 |     1|
|67    |RAMB36E1_64 |     1|
|68    |RAMB36E1_65 |     1|
|69    |RAMB36E1_66 |     1|
|70    |RAMB36E1_67 |     1|
|71    |RAMB36E1_68 |     1|
|72    |RAMB36E1_7  |     1|
|73    |RAMB36E1_8  |     1|
|74    |RAMB36E1_9  |     1|
|75    |FDRE        |    13|
+------+------------+------+

Report Instance Areas: 
+------+---------------------------------------------+------------------------------------------------+------+
|      |Instance                                     |Module                                          |Cells |
+------+---------------------------------------------+------------------------------------------------+------+
|1     |top                                          |                                                |  1265|
|2     |  U0                                         |blk_mem_gen_v8_4_2                              |  1265|
|3     |    inst_blk_mem_gen                         |blk_mem_gen_v8_4_2_synth                        |  1265|
|4     |      \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top                                 |  1265|
|5     |        \valid.cstr                          |blk_mem_gen_generic_cstr                        |  1265|
|6     |          \has_mux_a.A                       |blk_mem_gen_mux                                 |   941|
|7     |          \ramloop[0].ram.r                  |blk_mem_gen_prim_width                          |     1|
|8     |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init                   |     1|
|9     |          \ramloop[100].ram.r                |blk_mem_gen_prim_width__parameterized99         |     1|
|10    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized99  |     1|
|11    |          \ramloop[101].ram.r                |blk_mem_gen_prim_width__parameterized100        |     1|
|12    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized100 |     1|
|13    |          \ramloop[102].ram.r                |blk_mem_gen_prim_width__parameterized101        |     1|
|14    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized101 |     1|
|15    |          \ramloop[103].ram.r                |blk_mem_gen_prim_width__parameterized102        |     1|
|16    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized102 |     1|
|17    |          \ramloop[104].ram.r                |blk_mem_gen_prim_width__parameterized103        |     1|
|18    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized103 |     1|
|19    |          \ramloop[105].ram.r                |blk_mem_gen_prim_width__parameterized104        |     1|
|20    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized104 |     1|
|21    |          \ramloop[106].ram.r                |blk_mem_gen_prim_width__parameterized105        |     1|
|22    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized105 |     1|
|23    |          \ramloop[107].ram.r                |blk_mem_gen_prim_width__parameterized106        |     1|
|24    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized106 |     1|
|25    |          \ramloop[108].ram.r                |blk_mem_gen_prim_width__parameterized107        |     1|
|26    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized107 |     1|
|27    |          \ramloop[109].ram.r                |blk_mem_gen_prim_width__parameterized108        |     1|
|28    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized108 |     1|
|29    |          \ramloop[10].ram.r                 |blk_mem_gen_prim_width__parameterized9          |     1|
|30    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized9   |     1|
|31    |          \ramloop[110].ram.r                |blk_mem_gen_prim_width__parameterized109        |     1|
|32    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized109 |     1|
|33    |          \ramloop[111].ram.r                |blk_mem_gen_prim_width__parameterized110        |     1|
|34    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized110 |     1|
|35    |          \ramloop[112].ram.r                |blk_mem_gen_prim_width__parameterized111        |     1|
|36    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized111 |     1|
|37    |          \ramloop[113].ram.r                |blk_mem_gen_prim_width__parameterized112        |     1|
|38    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized112 |     1|
|39    |          \ramloop[114].ram.r                |blk_mem_gen_prim_width__parameterized113        |     1|
|40    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized113 |     1|
|41    |          \ramloop[115].ram.r                |blk_mem_gen_prim_width__parameterized114        |     1|
|42    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized114 |     1|
|43    |          \ramloop[116].ram.r                |blk_mem_gen_prim_width__parameterized115        |     1|
|44    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized115 |     1|
|45    |          \ramloop[117].ram.r                |blk_mem_gen_prim_width__parameterized116        |     1|
|46    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized116 |     1|
|47    |          \ramloop[118].ram.r                |blk_mem_gen_prim_width__parameterized117        |     1|
|48    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized117 |     1|
|49    |          \ramloop[119].ram.r                |blk_mem_gen_prim_width__parameterized118        |     1|
|50    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized118 |     1|
|51    |          \ramloop[11].ram.r                 |blk_mem_gen_prim_width__parameterized10         |     1|
|52    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized10  |     1|
|53    |          \ramloop[120].ram.r                |blk_mem_gen_prim_width__parameterized119        |     1|
|54    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized119 |     1|
|55    |          \ramloop[121].ram.r                |blk_mem_gen_prim_width__parameterized120        |     1|
|56    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized120 |     1|
|57    |          \ramloop[122].ram.r                |blk_mem_gen_prim_width__parameterized121        |     1|
|58    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized121 |     1|
|59    |          \ramloop[123].ram.r                |blk_mem_gen_prim_width__parameterized122        |     1|
|60    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized122 |     1|
|61    |          \ramloop[124].ram.r                |blk_mem_gen_prim_width__parameterized123        |     1|
|62    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized123 |     1|
|63    |          \ramloop[125].ram.r                |blk_mem_gen_prim_width__parameterized124        |     1|
|64    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized124 |     1|
|65    |          \ramloop[126].ram.r                |blk_mem_gen_prim_width__parameterized125        |     1|
|66    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized125 |     1|
|67    |          \ramloop[127].ram.r                |blk_mem_gen_prim_width__parameterized126        |     1|
|68    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized126 |     1|
|69    |          \ramloop[128].ram.r                |blk_mem_gen_prim_width__parameterized127        |     3|
|70    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized127 |     3|
|71    |          \ramloop[129].ram.r                |blk_mem_gen_prim_width__parameterized128        |     2|
|72    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized128 |     2|
|73    |          \ramloop[12].ram.r                 |blk_mem_gen_prim_width__parameterized11         |     1|
|74    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized11  |     1|
|75    |          \ramloop[130].ram.r                |blk_mem_gen_prim_width__parameterized129        |     2|
|76    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized129 |     2|
|77    |          \ramloop[131].ram.r                |blk_mem_gen_prim_width__parameterized130        |     2|
|78    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized130 |     2|
|79    |          \ramloop[132].ram.r                |blk_mem_gen_prim_width__parameterized131        |     2|
|80    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized131 |     2|
|81    |          \ramloop[133].ram.r                |blk_mem_gen_prim_width__parameterized132        |     2|
|82    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized132 |     2|
|83    |          \ramloop[134].ram.r                |blk_mem_gen_prim_width__parameterized133        |     2|
|84    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized133 |     2|
|85    |          \ramloop[135].ram.r                |blk_mem_gen_prim_width__parameterized134        |     2|
|86    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized134 |     2|
|87    |          \ramloop[136].ram.r                |blk_mem_gen_prim_width__parameterized135        |     2|
|88    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized135 |     2|
|89    |          \ramloop[137].ram.r                |blk_mem_gen_prim_width__parameterized136        |     2|
|90    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized136 |     2|
|91    |          \ramloop[138].ram.r                |blk_mem_gen_prim_width__parameterized137        |     2|
|92    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized137 |     2|
|93    |          \ramloop[139].ram.r                |blk_mem_gen_prim_width__parameterized138        |     3|
|94    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized138 |     3|
|95    |          \ramloop[13].ram.r                 |blk_mem_gen_prim_width__parameterized12         |     1|
|96    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized12  |     1|
|97    |          \ramloop[140].ram.r                |blk_mem_gen_prim_width__parameterized139        |     2|
|98    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized139 |     2|
|99    |          \ramloop[141].ram.r                |blk_mem_gen_prim_width__parameterized140        |     2|
|100   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized140 |     2|
|101   |          \ramloop[142].ram.r                |blk_mem_gen_prim_width__parameterized141        |     2|
|102   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized141 |     2|
|103   |          \ramloop[143].ram.r                |blk_mem_gen_prim_width__parameterized142        |     2|
|104   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized142 |     2|
|105   |          \ramloop[144].ram.r                |blk_mem_gen_prim_width__parameterized143        |     2|
|106   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized143 |     2|
|107   |          \ramloop[145].ram.r                |blk_mem_gen_prim_width__parameterized144        |     2|
|108   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized144 |     2|
|109   |          \ramloop[146].ram.r                |blk_mem_gen_prim_width__parameterized145        |     2|
|110   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized145 |     2|
|111   |          \ramloop[147].ram.r                |blk_mem_gen_prim_width__parameterized146        |     2|
|112   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized146 |     2|
|113   |          \ramloop[148].ram.r                |blk_mem_gen_prim_width__parameterized147        |     2|
|114   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized147 |     2|
|115   |          \ramloop[149].ram.r                |blk_mem_gen_prim_width__parameterized148        |     2|
|116   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized148 |     2|
|117   |          \ramloop[14].ram.r                 |blk_mem_gen_prim_width__parameterized13         |     1|
|118   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized13  |     1|
|119   |          \ramloop[150].ram.r                |blk_mem_gen_prim_width__parameterized149        |     2|
|120   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized149 |     2|
|121   |          \ramloop[151].ram.r                |blk_mem_gen_prim_width__parameterized150        |     2|
|122   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized150 |     2|
|123   |          \ramloop[152].ram.r                |blk_mem_gen_prim_width__parameterized151        |     2|
|124   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized151 |     2|
|125   |          \ramloop[153].ram.r                |blk_mem_gen_prim_width__parameterized152        |     2|
|126   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized152 |     2|
|127   |          \ramloop[154].ram.r                |blk_mem_gen_prim_width__parameterized153        |     2|
|128   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized153 |     2|
|129   |          \ramloop[155].ram.r                |blk_mem_gen_prim_width__parameterized154        |     2|
|130   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized154 |     2|
|131   |          \ramloop[156].ram.r                |blk_mem_gen_prim_width__parameterized155        |     2|
|132   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized155 |     2|
|133   |          \ramloop[157].ram.r                |blk_mem_gen_prim_width__parameterized156        |     2|
|134   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized156 |     2|
|135   |          \ramloop[158].ram.r                |blk_mem_gen_prim_width__parameterized157        |     2|
|136   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized157 |     2|
|137   |          \ramloop[159].ram.r                |blk_mem_gen_prim_width__parameterized158        |     2|
|138   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized158 |     2|
|139   |          \ramloop[15].ram.r                 |blk_mem_gen_prim_width__parameterized14         |     1|
|140   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized14  |     1|
|141   |          \ramloop[160].ram.r                |blk_mem_gen_prim_width__parameterized159        |     3|
|142   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized159 |     3|
|143   |          \ramloop[161].ram.r                |blk_mem_gen_prim_width__parameterized160        |     2|
|144   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized160 |     2|
|145   |          \ramloop[162].ram.r                |blk_mem_gen_prim_width__parameterized161        |     2|
|146   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized161 |     2|
|147   |          \ramloop[163].ram.r                |blk_mem_gen_prim_width__parameterized162        |     2|
|148   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized162 |     2|
|149   |          \ramloop[164].ram.r                |blk_mem_gen_prim_width__parameterized163        |     2|
|150   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized163 |     2|
|151   |          \ramloop[165].ram.r                |blk_mem_gen_prim_width__parameterized164        |     2|
|152   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized164 |     2|
|153   |          \ramloop[166].ram.r                |blk_mem_gen_prim_width__parameterized165        |     2|
|154   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized165 |     2|
|155   |          \ramloop[167].ram.r                |blk_mem_gen_prim_width__parameterized166        |     2|
|156   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized166 |     2|
|157   |          \ramloop[168].ram.r                |blk_mem_gen_prim_width__parameterized167        |     2|
|158   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized167 |     2|
|159   |          \ramloop[169].ram.r                |blk_mem_gen_prim_width__parameterized168        |     2|
|160   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized168 |     2|
|161   |          \ramloop[16].ram.r                 |blk_mem_gen_prim_width__parameterized15         |     1|
|162   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized15  |     1|
|163   |          \ramloop[170].ram.r                |blk_mem_gen_prim_width__parameterized169        |     2|
|164   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized169 |     2|
|165   |          \ramloop[171].ram.r                |blk_mem_gen_prim_width__parameterized170        |     3|
|166   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized170 |     3|
|167   |          \ramloop[172].ram.r                |blk_mem_gen_prim_width__parameterized171        |     2|
|168   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized171 |     2|
|169   |          \ramloop[173].ram.r                |blk_mem_gen_prim_width__parameterized172        |     2|
|170   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized172 |     2|
|171   |          \ramloop[174].ram.r                |blk_mem_gen_prim_width__parameterized173        |     2|
|172   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized173 |     2|
|173   |          \ramloop[175].ram.r                |blk_mem_gen_prim_width__parameterized174        |     2|
|174   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized174 |     2|
|175   |          \ramloop[176].ram.r                |blk_mem_gen_prim_width__parameterized175        |     2|
|176   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized175 |     2|
|177   |          \ramloop[177].ram.r                |blk_mem_gen_prim_width__parameterized176        |     2|
|178   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized176 |     2|
|179   |          \ramloop[178].ram.r                |blk_mem_gen_prim_width__parameterized177        |     2|
|180   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized177 |     2|
|181   |          \ramloop[179].ram.r                |blk_mem_gen_prim_width__parameterized178        |     2|
|182   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized178 |     2|
|183   |          \ramloop[17].ram.r                 |blk_mem_gen_prim_width__parameterized16         |     1|
|184   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized16  |     1|
|185   |          \ramloop[180].ram.r                |blk_mem_gen_prim_width__parameterized179        |     2|
|186   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized179 |     2|
|187   |          \ramloop[181].ram.r                |blk_mem_gen_prim_width__parameterized180        |     2|
|188   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized180 |     2|
|189   |          \ramloop[182].ram.r                |blk_mem_gen_prim_width__parameterized181        |     2|
|190   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized181 |     2|
|191   |          \ramloop[183].ram.r                |blk_mem_gen_prim_width__parameterized182        |     2|
|192   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized182 |     2|
|193   |          \ramloop[184].ram.r                |blk_mem_gen_prim_width__parameterized183        |     2|
|194   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized183 |     2|
|195   |          \ramloop[185].ram.r                |blk_mem_gen_prim_width__parameterized184        |     2|
|196   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized184 |     2|
|197   |          \ramloop[186].ram.r                |blk_mem_gen_prim_width__parameterized185        |     2|
|198   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized185 |     2|
|199   |          \ramloop[187].ram.r                |blk_mem_gen_prim_width__parameterized186        |     2|
|200   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized186 |     2|
|201   |          \ramloop[188].ram.r                |blk_mem_gen_prim_width__parameterized187        |     2|
|202   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized187 |     2|
|203   |          \ramloop[189].ram.r                |blk_mem_gen_prim_width__parameterized188        |     2|
|204   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized188 |     2|
|205   |          \ramloop[18].ram.r                 |blk_mem_gen_prim_width__parameterized17         |     1|
|206   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized17  |     1|
|207   |          \ramloop[190].ram.r                |blk_mem_gen_prim_width__parameterized189        |     2|
|208   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized189 |     2|
|209   |          \ramloop[191].ram.r                |blk_mem_gen_prim_width__parameterized190        |     1|
|210   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized190 |     1|
|211   |          \ramloop[192].ram.r                |blk_mem_gen_prim_width__parameterized191        |     1|
|212   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized191 |     1|
|213   |          \ramloop[193].ram.r                |blk_mem_gen_prim_width__parameterized192        |     1|
|214   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized192 |     1|
|215   |          \ramloop[194].ram.r                |blk_mem_gen_prim_width__parameterized193        |     1|
|216   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized193 |     1|
|217   |          \ramloop[195].ram.r                |blk_mem_gen_prim_width__parameterized194        |     1|
|218   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized194 |     1|
|219   |          \ramloop[196].ram.r                |blk_mem_gen_prim_width__parameterized195        |     1|
|220   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized195 |     1|
|221   |          \ramloop[197].ram.r                |blk_mem_gen_prim_width__parameterized196        |     1|
|222   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized196 |     1|
|223   |          \ramloop[198].ram.r                |blk_mem_gen_prim_width__parameterized197        |     1|
|224   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized197 |     1|
|225   |          \ramloop[199].ram.r                |blk_mem_gen_prim_width__parameterized198        |     1|
|226   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized198 |     1|
|227   |          \ramloop[19].ram.r                 |blk_mem_gen_prim_width__parameterized18         |     1|
|228   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized18  |     1|
|229   |          \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized0          |     1|
|230   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized0   |     1|
|231   |          \ramloop[200].ram.r                |blk_mem_gen_prim_width__parameterized199        |     1|
|232   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized199 |     1|
|233   |          \ramloop[201].ram.r                |blk_mem_gen_prim_width__parameterized200        |     1|
|234   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized200 |     1|
|235   |          \ramloop[202].ram.r                |blk_mem_gen_prim_width__parameterized201        |     1|
|236   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized201 |     1|
|237   |          \ramloop[203].ram.r                |blk_mem_gen_prim_width__parameterized202        |     1|
|238   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized202 |     1|
|239   |          \ramloop[204].ram.r                |blk_mem_gen_prim_width__parameterized203        |     1|
|240   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized203 |     1|
|241   |          \ramloop[205].ram.r                |blk_mem_gen_prim_width__parameterized204        |     1|
|242   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized204 |     1|
|243   |          \ramloop[206].ram.r                |blk_mem_gen_prim_width__parameterized205        |     1|
|244   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized205 |     1|
|245   |          \ramloop[207].ram.r                |blk_mem_gen_prim_width__parameterized206        |     1|
|246   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized206 |     1|
|247   |          \ramloop[208].ram.r                |blk_mem_gen_prim_width__parameterized207        |     1|
|248   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized207 |     1|
|249   |          \ramloop[209].ram.r                |blk_mem_gen_prim_width__parameterized208        |     1|
|250   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized208 |     1|
|251   |          \ramloop[20].ram.r                 |blk_mem_gen_prim_width__parameterized19         |     1|
|252   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized19  |     1|
|253   |          \ramloop[210].ram.r                |blk_mem_gen_prim_width__parameterized209        |     1|
|254   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized209 |     1|
|255   |          \ramloop[211].ram.r                |blk_mem_gen_prim_width__parameterized210        |     1|
|256   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized210 |     1|
|257   |          \ramloop[212].ram.r                |blk_mem_gen_prim_width__parameterized211        |     1|
|258   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized211 |     1|
|259   |          \ramloop[213].ram.r                |blk_mem_gen_prim_width__parameterized212        |     1|
|260   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized212 |     1|
|261   |          \ramloop[214].ram.r                |blk_mem_gen_prim_width__parameterized213        |     1|
|262   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized213 |     1|
|263   |          \ramloop[215].ram.r                |blk_mem_gen_prim_width__parameterized214        |     1|
|264   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized214 |     1|
|265   |          \ramloop[216].ram.r                |blk_mem_gen_prim_width__parameterized215        |     1|
|266   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized215 |     1|
|267   |          \ramloop[217].ram.r                |blk_mem_gen_prim_width__parameterized216        |     1|
|268   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized216 |     1|
|269   |          \ramloop[218].ram.r                |blk_mem_gen_prim_width__parameterized217        |     1|
|270   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized217 |     1|
|271   |          \ramloop[219].ram.r                |blk_mem_gen_prim_width__parameterized218        |     1|
|272   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized218 |     1|
|273   |          \ramloop[21].ram.r                 |blk_mem_gen_prim_width__parameterized20         |     1|
|274   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized20  |     1|
|275   |          \ramloop[220].ram.r                |blk_mem_gen_prim_width__parameterized219        |     1|
|276   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized219 |     1|
|277   |          \ramloop[221].ram.r                |blk_mem_gen_prim_width__parameterized220        |     1|
|278   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized220 |     1|
|279   |          \ramloop[222].ram.r                |blk_mem_gen_prim_width__parameterized221        |     1|
|280   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized221 |     1|
|281   |          \ramloop[223].ram.r                |blk_mem_gen_prim_width__parameterized222        |     1|
|282   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized222 |     1|
|283   |          \ramloop[224].ram.r                |blk_mem_gen_prim_width__parameterized223        |     1|
|284   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized223 |     1|
|285   |          \ramloop[225].ram.r                |blk_mem_gen_prim_width__parameterized224        |     1|
|286   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized224 |     1|
|287   |          \ramloop[226].ram.r                |blk_mem_gen_prim_width__parameterized225        |     1|
|288   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized225 |     1|
|289   |          \ramloop[227].ram.r                |blk_mem_gen_prim_width__parameterized226        |     1|
|290   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized226 |     1|
|291   |          \ramloop[228].ram.r                |blk_mem_gen_prim_width__parameterized227        |     1|
|292   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized227 |     1|
|293   |          \ramloop[229].ram.r                |blk_mem_gen_prim_width__parameterized228        |     1|
|294   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized228 |     1|
|295   |          \ramloop[22].ram.r                 |blk_mem_gen_prim_width__parameterized21         |     1|
|296   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized21  |     1|
|297   |          \ramloop[230].ram.r                |blk_mem_gen_prim_width__parameterized229        |     1|
|298   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized229 |     1|
|299   |          \ramloop[231].ram.r                |blk_mem_gen_prim_width__parameterized230        |     1|
|300   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized230 |     1|
|301   |          \ramloop[232].ram.r                |blk_mem_gen_prim_width__parameterized231        |     1|
|302   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized231 |     1|
|303   |          \ramloop[233].ram.r                |blk_mem_gen_prim_width__parameterized232        |     1|
|304   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized232 |     1|
|305   |          \ramloop[234].ram.r                |blk_mem_gen_prim_width__parameterized233        |     1|
|306   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized233 |     1|
|307   |          \ramloop[235].ram.r                |blk_mem_gen_prim_width__parameterized234        |     1|
|308   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized234 |     1|
|309   |          \ramloop[236].ram.r                |blk_mem_gen_prim_width__parameterized235        |     1|
|310   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized235 |     1|
|311   |          \ramloop[237].ram.r                |blk_mem_gen_prim_width__parameterized236        |     1|
|312   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized236 |     1|
|313   |          \ramloop[238].ram.r                |blk_mem_gen_prim_width__parameterized237        |     1|
|314   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized237 |     1|
|315   |          \ramloop[239].ram.r                |blk_mem_gen_prim_width__parameterized238        |     1|
|316   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized238 |     1|
|317   |          \ramloop[23].ram.r                 |blk_mem_gen_prim_width__parameterized22         |     1|
|318   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized22  |     1|
|319   |          \ramloop[240].ram.r                |blk_mem_gen_prim_width__parameterized239        |     1|
|320   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized239 |     1|
|321   |          \ramloop[241].ram.r                |blk_mem_gen_prim_width__parameterized240        |     1|
|322   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized240 |     1|
|323   |          \ramloop[242].ram.r                |blk_mem_gen_prim_width__parameterized241        |     1|
|324   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized241 |     1|
|325   |          \ramloop[243].ram.r                |blk_mem_gen_prim_width__parameterized242        |     1|
|326   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized242 |     1|
|327   |          \ramloop[244].ram.r                |blk_mem_gen_prim_width__parameterized243        |     1|
|328   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized243 |     1|
|329   |          \ramloop[245].ram.r                |blk_mem_gen_prim_width__parameterized244        |     1|
|330   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized244 |     1|
|331   |          \ramloop[246].ram.r                |blk_mem_gen_prim_width__parameterized245        |     1|
|332   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized245 |     1|
|333   |          \ramloop[247].ram.r                |blk_mem_gen_prim_width__parameterized246        |     1|
|334   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized246 |     1|
|335   |          \ramloop[248].ram.r                |blk_mem_gen_prim_width__parameterized247        |     1|
|336   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized247 |     1|
|337   |          \ramloop[249].ram.r                |blk_mem_gen_prim_width__parameterized248        |     1|
|338   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized248 |     1|
|339   |          \ramloop[24].ram.r                 |blk_mem_gen_prim_width__parameterized23         |     1|
|340   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized23  |     1|
|341   |          \ramloop[250].ram.r                |blk_mem_gen_prim_width__parameterized249        |     1|
|342   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized249 |     1|
|343   |          \ramloop[251].ram.r                |blk_mem_gen_prim_width__parameterized250        |     1|
|344   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized250 |     1|
|345   |          \ramloop[252].ram.r                |blk_mem_gen_prim_width__parameterized251        |     1|
|346   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized251 |     1|
|347   |          \ramloop[253].ram.r                |blk_mem_gen_prim_width__parameterized252        |     1|
|348   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized252 |     1|
|349   |          \ramloop[254].ram.r                |blk_mem_gen_prim_width__parameterized253        |     1|
|350   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized253 |     1|
|351   |          \ramloop[255].ram.r                |blk_mem_gen_prim_width__parameterized254        |     2|
|352   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized254 |     2|
|353   |          \ramloop[25].ram.r                 |blk_mem_gen_prim_width__parameterized24         |     1|
|354   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized24  |     1|
|355   |          \ramloop[26].ram.r                 |blk_mem_gen_prim_width__parameterized25         |     1|
|356   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized25  |     1|
|357   |          \ramloop[27].ram.r                 |blk_mem_gen_prim_width__parameterized26         |     1|
|358   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized26  |     1|
|359   |          \ramloop[28].ram.r                 |blk_mem_gen_prim_width__parameterized27         |     1|
|360   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized27  |     1|
|361   |          \ramloop[29].ram.r                 |blk_mem_gen_prim_width__parameterized28         |     1|
|362   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized28  |     1|
|363   |          \ramloop[2].ram.r                  |blk_mem_gen_prim_width__parameterized1          |     1|
|364   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized1   |     1|
|365   |          \ramloop[30].ram.r                 |blk_mem_gen_prim_width__parameterized29         |     1|
|366   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized29  |     1|
|367   |          \ramloop[31].ram.r                 |blk_mem_gen_prim_width__parameterized30         |     1|
|368   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized30  |     1|
|369   |          \ramloop[32].ram.r                 |blk_mem_gen_prim_width__parameterized31         |     1|
|370   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized31  |     1|
|371   |          \ramloop[33].ram.r                 |blk_mem_gen_prim_width__parameterized32         |     1|
|372   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized32  |     1|
|373   |          \ramloop[34].ram.r                 |blk_mem_gen_prim_width__parameterized33         |     1|
|374   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized33  |     1|
|375   |          \ramloop[35].ram.r                 |blk_mem_gen_prim_width__parameterized34         |     1|
|376   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized34  |     1|
|377   |          \ramloop[36].ram.r                 |blk_mem_gen_prim_width__parameterized35         |     1|
|378   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized35  |     1|
|379   |          \ramloop[37].ram.r                 |blk_mem_gen_prim_width__parameterized36         |     1|
|380   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized36  |     1|
|381   |          \ramloop[38].ram.r                 |blk_mem_gen_prim_width__parameterized37         |     1|
|382   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized37  |     1|
|383   |          \ramloop[39].ram.r                 |blk_mem_gen_prim_width__parameterized38         |     1|
|384   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized38  |     1|
|385   |          \ramloop[3].ram.r                  |blk_mem_gen_prim_width__parameterized2          |     1|
|386   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized2   |     1|
|387   |          \ramloop[40].ram.r                 |blk_mem_gen_prim_width__parameterized39         |     1|
|388   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized39  |     1|
|389   |          \ramloop[41].ram.r                 |blk_mem_gen_prim_width__parameterized40         |     1|
|390   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized40  |     1|
|391   |          \ramloop[42].ram.r                 |blk_mem_gen_prim_width__parameterized41         |     1|
|392   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized41  |     1|
|393   |          \ramloop[43].ram.r                 |blk_mem_gen_prim_width__parameterized42         |     1|
|394   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized42  |     1|
|395   |          \ramloop[44].ram.r                 |blk_mem_gen_prim_width__parameterized43         |     1|
|396   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized43  |     1|
|397   |          \ramloop[45].ram.r                 |blk_mem_gen_prim_width__parameterized44         |     1|
|398   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized44  |     1|
|399   |          \ramloop[46].ram.r                 |blk_mem_gen_prim_width__parameterized45         |     1|
|400   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized45  |     1|
|401   |          \ramloop[47].ram.r                 |blk_mem_gen_prim_width__parameterized46         |     1|
|402   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized46  |     1|
|403   |          \ramloop[48].ram.r                 |blk_mem_gen_prim_width__parameterized47         |     1|
|404   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized47  |     1|
|405   |          \ramloop[49].ram.r                 |blk_mem_gen_prim_width__parameterized48         |     1|
|406   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized48  |     1|
|407   |          \ramloop[4].ram.r                  |blk_mem_gen_prim_width__parameterized3          |     1|
|408   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized3   |     1|
|409   |          \ramloop[50].ram.r                 |blk_mem_gen_prim_width__parameterized49         |     1|
|410   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized49  |     1|
|411   |          \ramloop[51].ram.r                 |blk_mem_gen_prim_width__parameterized50         |     1|
|412   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized50  |     1|
|413   |          \ramloop[52].ram.r                 |blk_mem_gen_prim_width__parameterized51         |     1|
|414   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized51  |     1|
|415   |          \ramloop[53].ram.r                 |blk_mem_gen_prim_width__parameterized52         |     1|
|416   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized52  |     1|
|417   |          \ramloop[54].ram.r                 |blk_mem_gen_prim_width__parameterized53         |     1|
|418   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized53  |     1|
|419   |          \ramloop[55].ram.r                 |blk_mem_gen_prim_width__parameterized54         |     1|
|420   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized54  |     1|
|421   |          \ramloop[56].ram.r                 |blk_mem_gen_prim_width__parameterized55         |     1|
|422   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized55  |     1|
|423   |          \ramloop[57].ram.r                 |blk_mem_gen_prim_width__parameterized56         |     1|
|424   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized56  |     1|
|425   |          \ramloop[58].ram.r                 |blk_mem_gen_prim_width__parameterized57         |     1|
|426   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized57  |     1|
|427   |          \ramloop[59].ram.r                 |blk_mem_gen_prim_width__parameterized58         |     1|
|428   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized58  |     1|
|429   |          \ramloop[5].ram.r                  |blk_mem_gen_prim_width__parameterized4          |     1|
|430   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized4   |     1|
|431   |          \ramloop[60].ram.r                 |blk_mem_gen_prim_width__parameterized59         |     1|
|432   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized59  |     1|
|433   |          \ramloop[61].ram.r                 |blk_mem_gen_prim_width__parameterized60         |     1|
|434   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized60  |     1|
|435   |          \ramloop[62].ram.r                 |blk_mem_gen_prim_width__parameterized61         |     1|
|436   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized61  |     1|
|437   |          \ramloop[63].ram.r                 |blk_mem_gen_prim_width__parameterized62         |     1|
|438   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized62  |     1|
|439   |          \ramloop[64].ram.r                 |blk_mem_gen_prim_width__parameterized63         |     1|
|440   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized63  |     1|
|441   |          \ramloop[65].ram.r                 |blk_mem_gen_prim_width__parameterized64         |     1|
|442   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized64  |     1|
|443   |          \ramloop[66].ram.r                 |blk_mem_gen_prim_width__parameterized65         |     1|
|444   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized65  |     1|
|445   |          \ramloop[67].ram.r                 |blk_mem_gen_prim_width__parameterized66         |     1|
|446   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized66  |     1|
|447   |          \ramloop[68].ram.r                 |blk_mem_gen_prim_width__parameterized67         |     1|
|448   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized67  |     1|
|449   |          \ramloop[69].ram.r                 |blk_mem_gen_prim_width__parameterized68         |     1|
|450   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized68  |     1|
|451   |          \ramloop[6].ram.r                  |blk_mem_gen_prim_width__parameterized5          |     1|
|452   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized5   |     1|
|453   |          \ramloop[70].ram.r                 |blk_mem_gen_prim_width__parameterized69         |     1|
|454   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized69  |     1|
|455   |          \ramloop[71].ram.r                 |blk_mem_gen_prim_width__parameterized70         |     1|
|456   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized70  |     1|
|457   |          \ramloop[72].ram.r                 |blk_mem_gen_prim_width__parameterized71         |     1|
|458   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized71  |     1|
|459   |          \ramloop[73].ram.r                 |blk_mem_gen_prim_width__parameterized72         |     1|
|460   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized72  |     1|
|461   |          \ramloop[74].ram.r                 |blk_mem_gen_prim_width__parameterized73         |     1|
|462   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized73  |     1|
|463   |          \ramloop[75].ram.r                 |blk_mem_gen_prim_width__parameterized74         |     1|
|464   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized74  |     1|
|465   |          \ramloop[76].ram.r                 |blk_mem_gen_prim_width__parameterized75         |     1|
|466   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized75  |     1|
|467   |          \ramloop[77].ram.r                 |blk_mem_gen_prim_width__parameterized76         |     1|
|468   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized76  |     1|
|469   |          \ramloop[78].ram.r                 |blk_mem_gen_prim_width__parameterized77         |     1|
|470   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized77  |     1|
|471   |          \ramloop[79].ram.r                 |blk_mem_gen_prim_width__parameterized78         |     1|
|472   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized78  |     1|
|473   |          \ramloop[7].ram.r                  |blk_mem_gen_prim_width__parameterized6          |     1|
|474   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized6   |     1|
|475   |          \ramloop[80].ram.r                 |blk_mem_gen_prim_width__parameterized79         |     1|
|476   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized79  |     1|
|477   |          \ramloop[81].ram.r                 |blk_mem_gen_prim_width__parameterized80         |     1|
|478   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized80  |     1|
|479   |          \ramloop[82].ram.r                 |blk_mem_gen_prim_width__parameterized81         |     1|
|480   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized81  |     1|
|481   |          \ramloop[83].ram.r                 |blk_mem_gen_prim_width__parameterized82         |     1|
|482   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized82  |     1|
|483   |          \ramloop[84].ram.r                 |blk_mem_gen_prim_width__parameterized83         |     1|
|484   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized83  |     1|
|485   |          \ramloop[85].ram.r                 |blk_mem_gen_prim_width__parameterized84         |     1|
|486   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized84  |     1|
|487   |          \ramloop[86].ram.r                 |blk_mem_gen_prim_width__parameterized85         |     1|
|488   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized85  |     1|
|489   |          \ramloop[87].ram.r                 |blk_mem_gen_prim_width__parameterized86         |     1|
|490   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized86  |     1|
|491   |          \ramloop[88].ram.r                 |blk_mem_gen_prim_width__parameterized87         |     1|
|492   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized87  |     1|
|493   |          \ramloop[89].ram.r                 |blk_mem_gen_prim_width__parameterized88         |     1|
|494   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized88  |     1|
|495   |          \ramloop[8].ram.r                  |blk_mem_gen_prim_width__parameterized7          |     1|
|496   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized7   |     1|
|497   |          \ramloop[90].ram.r                 |blk_mem_gen_prim_width__parameterized89         |     1|
|498   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized89  |     1|
|499   |          \ramloop[91].ram.r                 |blk_mem_gen_prim_width__parameterized90         |     1|
|500   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized90  |     1|
|501   |          \ramloop[92].ram.r                 |blk_mem_gen_prim_width__parameterized91         |     1|
|502   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized91  |     1|
|503   |          \ramloop[93].ram.r                 |blk_mem_gen_prim_width__parameterized92         |     1|
|504   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized92  |     1|
|505   |          \ramloop[94].ram.r                 |blk_mem_gen_prim_width__parameterized93         |     1|
|506   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized93  |     1|
|507   |          \ramloop[95].ram.r                 |blk_mem_gen_prim_width__parameterized94         |     1|
|508   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized94  |     1|
|509   |          \ramloop[96].ram.r                 |blk_mem_gen_prim_width__parameterized95         |     1|
|510   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized95  |     1|
|511   |          \ramloop[97].ram.r                 |blk_mem_gen_prim_width__parameterized96         |     1|
|512   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized96  |     1|
|513   |          \ramloop[98].ram.r                 |blk_mem_gen_prim_width__parameterized97         |     1|
|514   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized97  |     1|
|515   |          \ramloop[99].ram.r                 |blk_mem_gen_prim_width__parameterized98         |     1|
|516   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized98  |     1|
|517   |          \ramloop[9].ram.r                  |blk_mem_gen_prim_width__parameterized8          |     1|
|518   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized8   |     1|
+------+---------------------------------------------+------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:09:49 ; elapsed = 00:09:56 . Memory (MB): peak = 1792.480 ; gain = 1526.488
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 263 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:09:44 . Memory (MB): peak = 1792.480 ; gain = 1526.488
Synthesis Optimization Complete : Time (s): cpu = 00:09:49 ; elapsed = 00:09:56 . Memory (MB): peak = 1792.480 ; gain = 1526.488
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 640 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1792.480 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:09:53 ; elapsed = 00:10:01 . Memory (MB): peak = 1792.480 ; gain = 1537.961
INFO: [Coretcl 2-1174] Renamed 517 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1792.480 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.runs/inst_ram_synth_1/inst_ram.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file inst_ram_utilization_synth.rpt -pb inst_ram_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Oct 15 10:40:26 2020...
[Thu Oct 15 10:40:31 2020] inst_ram_synth_1 finished
[Thu Oct 15 10:40:31 2020] Waiting for clk_pll_synth_1 to finish...
[Thu Oct 15 10:40:37 2020] Waiting for clk_pll_synth_1 to finish...
[Thu Oct 15 10:40:42 2020] Waiting for clk_pll_synth_1 to finish...
[Thu Oct 15 10:40:47 2020] Waiting for clk_pll_synth_1 to finish...

*** Running vivado
    with args -log clk_pll.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source clk_pll.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source clk_pll.tcl -notrace
Command: synth_design -top clk_pll -part xc7a200tfbg676-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22796 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 369.188 ; gain = 101.766
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'clk_pll' [e:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll.v:71]
INFO: [Synth 8-6157] synthesizing module 'clk_pll_clk_wiz' [e:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v:69]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [D:/vivado_dir/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20408]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (1#1) [D:/vivado_dir/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20408]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV' [D:/vivado_dir/Vivado/2018.3/scripts/rt/data/unisim_comp.v:41045]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 9 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 18 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 9 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV' (2#1) [D:/vivado_dir/Vivado/2018.3/scripts/rt/data/unisim_comp.v:41045]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [D:/vivado_dir/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [D:/vivado_dir/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'clk_pll_clk_wiz' (4#1) [e:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v:69]
INFO: [Synth 8-6155] done synthesizing module 'clk_pll' (5#1) [e:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll.v:71]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 424.555 ; gain = 157.133
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 424.555 ; gain = 157.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 424.555 ; gain = 157.133
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [e:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll_ooc.xdc] for cell 'inst'
Parsing XDC File [e:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll_board.xdc] for cell 'inst'
Finished Parsing XDC File [e:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll_board.xdc] for cell 'inst'
Parsing XDC File [e:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll.xdc] for cell 'inst'
Finished Parsing XDC File [e:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/clk_pll_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/clk_pll_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 720.633 ; gain = 0.000
Parsing XDC File [E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.runs/clk_pll_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.runs/clk_pll_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 720.684 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 720.684 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 720.684 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 720.684 ; gain = 453.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 720.684 ; gain = 453.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.runs/clk_pll_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 720.684 ; gain = 453.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 720.684 ; gain = 453.262
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 720.684 ; gain = 453.262
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 773.559 ; gain = 506.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 773.559 ; gain = 506.137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 783.145 ; gain = 515.723
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 783.145 ; gain = 515.723
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 783.145 ; gain = 515.723
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 783.145 ; gain = 515.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 783.145 ; gain = 515.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 783.145 ; gain = 515.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 783.145 ; gain = 515.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     3|
|2     |PLLE2_ADV |     1|
|3     |IBUF      |     1|
+------+----------+------+

Report Instance Areas: 
+------+---------+----------------+------+
|      |Instance |Module          |Cells |
+------+---------+----------------+------+
|1     |top      |                |     5|
|2     |  inst   |clk_pll_clk_wiz |     5|
+------+---------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 783.145 ; gain = 515.723
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 783.145 ; gain = 219.594
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 783.145 ; gain = 515.723
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 798.406 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 798.457 ; gain = 542.504
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 798.457 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.runs/clk_pll_synth_1/clk_pll.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file clk_pll_utilization_synth.rpt -pb clk_pll_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Oct 15 10:40:51 2020...
[Thu Oct 15 10:40:52 2020] clk_pll_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 1065.277 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vivado_dir/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_cdc_single
INFO: [VRFC 10-311] analyzing module xpm_cdc_gray
INFO: [VRFC 10-311] analyzing module xpm_cdc_handshake
INFO: [VRFC 10-311] analyzing module xpm_cdc_pulse
INFO: [VRFC 10-311] analyzing module xpm_cdc_array_single
INFO: [VRFC 10-311] analyzing module xpm_cdc_sync_rst
INFO: [VRFC 10-311] analyzing module xpm_cdc_async_rst
INFO: [VRFC 10-311] analyzing module xpm_cdc_low_latency_handshake
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/vivado_dir/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_base
INFO: [VRFC 10-311] analyzing module asym_bwe_bb
INFO: [VRFC 10-311] analyzing module xpm_memory_dpdistram
INFO: [VRFC 10-311] analyzing module xpm_memory_dprom
INFO: [VRFC 10-311] analyzing module xpm_memory_sdpram
INFO: [VRFC 10-311] analyzing module xpm_memory_spram
INFO: [VRFC 10-311] analyzing module xpm_memory_sprom
INFO: [VRFC 10-311] analyzing module xpm_memory_tdpram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v" into library blk_mem_gen_v8_4_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_4
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_4
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_4
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_4
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_4
INFO: [VRFC 10-311] analyzing module write_netlist_v8_4
INFO: [VRFC 10-311] analyzing module read_netlist_v8_4
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_4
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_4
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_4
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_2_output_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/CONFREG/confreg.v:154]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/myCPU/myCPU_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myCPU_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/myCPU/myCPU_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myCPU_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/myCPU/myCPU_IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myCPU_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/myCPU/myCPU_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myCPU_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/myCPU/myCPU_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myCPU_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/myCPU/myCPU_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myCPU_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/myCPU/myCPU_regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myCPU_regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/myCPU/myCPU_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/vivado_dir/Vivado/2018.3/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado_dir/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 714598b9bf654c8aa7b7d6f5ab6fac9d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'LodeMode' on this module [E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/myCPU/myCPU_top.v:272]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1065.277 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/CONFREG/confreg.v:154]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/myCPU/myCPU_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myCPU_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/myCPU/myCPU_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myCPU_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/myCPU/myCPU_IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myCPU_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/myCPU/myCPU_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myCPU_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/myCPU/myCPU_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myCPU_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/myCPU/myCPU_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myCPU_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/myCPU/myCPU_regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myCPU_regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/myCPU/myCPU_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado_dir/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 714598b9bf654c8aa7b7d6f5ab6fac9d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=9,CLKIN1...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_pll_clk_wiz
Compiling module xil_defaultlib.clk_pll
Compiling module xil_defaultlib.myCPU_IF
Compiling module xil_defaultlib.myCPU_regFile
Compiling module xil_defaultlib.myCPU_ID
Compiling module xil_defaultlib.myCPU_alu
Compiling module xil_defaultlib.myCPU_EX
Compiling module xil_defaultlib.myCPU_MEM
Compiling module xil_defaultlib.myCPU_WB
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/testbench/mycpu_tb.v" Line 131. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.sim/sim_1/behav/xsim/xsim.dir/tb_top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Oct 15 10:43:22 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1095.031 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1095.031 ; gain = 0.000
run all
==============================================================
Test begin!
        [  22000 ns] Test is running, debug_wb_pc = 0x00000000
        [  32000 ns] Test is running, debug_wb_pc = 0x00000000
        [  42000 ns] Test is running, debug_wb_pc = 0x00000000
        [  52000 ns] Test is running, debug_wb_pc = 0x00000000
        [  62000 ns] Test is running, debug_wb_pc = 0x00000000
        [  72000 ns] Test is running, debug_wb_pc = 0x00000000
        [  82000 ns] Test is running, debug_wb_pc = 0x00000000
        [  92000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 102000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 112000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 122000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 132000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 142000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 152000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 162000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 172000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 182000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 192000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 202000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 212000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 222000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 232000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 242000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 252000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 262000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 272000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 282000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 292000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 302000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 312000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 322000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 332000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 342000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 352000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 362000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 372000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 382000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 392000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 402000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 412000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 422000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 432000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 442000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 452000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 462000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 472000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 482000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 492000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 502000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 512000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 522000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 532000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 542000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 552000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 562000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 572000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 582000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 592000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 602000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 612000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 622000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 632000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 642000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 652000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 662000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 672000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 682000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 692000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 702000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 712000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 722000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 732000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 742000 ns] Test is running, debug_wb_pc = 0x00000000
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 1097.734 ; gain = 0.000
save_wave_config {E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/tb_top_behav.wcfg}
add_files -fileset sim_1 -norecurse E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/tb_top_behav.wcfg
set_property xsim.view E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/tb_top_behav.wcfg [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/myCPU/myCPU_IF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/myCPU/myCPU_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/CONFREG/confreg.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/myCPU/myCPU_WB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/myCPU/myCPU_IF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/myCPU/myCPU_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/CONFREG/confreg.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/myCPU/myCPU_WB.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/myCPU/myCPU_IF.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/myCPU/myCPU_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/CONFREG/confreg.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/myCPU/myCPU_WB.v:]
ERROR: [Common 17-180] Spawn failed: No error
save_wave_config {E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/tb_top_behav.wcfg}
set_property -name {xsim.simulate.log_all_signals} -value {true} -objects [get_filesets sim_1]
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado_dir/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 714598b9bf654c8aa7b7d6f5ab6fac9d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1179.172 ; gain = 0.000
run all
==============================================================
Test begin!
        [  22000 ns] Test is running, debug_wb_pc = 0x00000000
        [  32000 ns] Test is running, debug_wb_pc = 0x00000000
        [  42000 ns] Test is running, debug_wb_pc = 0x00000000
        [  52000 ns] Test is running, debug_wb_pc = 0x00000000
        [  62000 ns] Test is running, debug_wb_pc = 0x00000000
        [  72000 ns] Test is running, debug_wb_pc = 0x00000000
        [  82000 ns] Test is running, debug_wb_pc = 0x00000000
        [  92000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 102000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 112000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 122000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 132000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 142000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 152000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 162000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 172000 ns] Test is running, debug_wb_pc = 0x00000000
save_wave_config {E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/tb_top_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado_dir/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 714598b9bf654c8aa7b7d6f5ab6fac9d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/tb_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/tb_top_behav.wcfg
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1268.840 ; gain = 24.531
run all
==============================================================
Test begin!
        [  22000 ns] Test is running, debug_wb_pc = 0x00000000
        [  32000 ns] Test is running, debug_wb_pc = 0x00000000
        [  42000 ns] Test is running, debug_wb_pc = 0x00000000
        [  52000 ns] Test is running, debug_wb_pc = 0x00000000
        [  62000 ns] Test is running, debug_wb_pc = 0x00000000
        [  72000 ns] Test is running, debug_wb_pc = 0x00000000
        [  82000 ns] Test is running, debug_wb_pc = 0x00000000
        [  92000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 102000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 112000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 122000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 132000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 142000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 152000 ns] Test is running, debug_wb_pc = 0x00000000
save_wave_config {E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/tb_top_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/CONFREG/confreg.v:154]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/myCPU/myCPU_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myCPU_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/myCPU/myCPU_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myCPU_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/myCPU/myCPU_IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myCPU_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/myCPU/myCPU_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myCPU_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/myCPU/myCPU_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myCPU_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/myCPU/myCPU_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myCPU_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/myCPU/myCPU_regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myCPU_regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/myCPU/myCPU_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado_dir/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 714598b9bf654c8aa7b7d6f5ab6fac9d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=9,CLKIN1...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_pll_clk_wiz
Compiling module xil_defaultlib.clk_pll
Compiling module xil_defaultlib.myCPU_IF
Compiling module xil_defaultlib.myCPU_regFile
Compiling module xil_defaultlib.myCPU_ID
Compiling module xil_defaultlib.myCPU_alu
Compiling module xil_defaultlib.myCPU_EX
Compiling module xil_defaultlib.myCPU_MEM
Compiling module xil_defaultlib.myCPU_WB
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/testbench/mycpu_tb.v" Line 131. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/tb_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/tb_top_behav.wcfg
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1292.508 ; gain = 0.000
run all
==============================================================
Test begin!
--------------------------------------------------------------
[   2137 ns] Error!!!
    reference: PC = 0xbfc0038c, wb_rf_wnum = 0x04, wb_rf_wdata = 0xbfb00000
    mycpu    : PC = 0x00000000, wb_rf_wnum = 0x02, wb_rf_wdata = 0xxxxxxxxx
--------------------------------------------------------------
$finish called at time : 2177 ns : File "E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/testbench/mycpu_tb.v" Line 160
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/CONFREG/confreg.v:154]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/myCPU/myCPU_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myCPU_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/myCPU/myCPU_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myCPU_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/myCPU/myCPU_IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myCPU_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/myCPU/myCPU_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myCPU_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/myCPU/myCPU_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myCPU_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/myCPU/myCPU_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myCPU_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/myCPU/myCPU_regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myCPU_regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/myCPU/myCPU_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado_dir/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 714598b9bf654c8aa7b7d6f5ab6fac9d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=9,CLKIN1...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_pll_clk_wiz
Compiling module xil_defaultlib.clk_pll
Compiling module xil_defaultlib.myCPU_IF
Compiling module xil_defaultlib.myCPU_regFile
Compiling module xil_defaultlib.myCPU_ID
Compiling module xil_defaultlib.myCPU_alu
Compiling module xil_defaultlib.myCPU_EX
Compiling module xil_defaultlib.myCPU_MEM
Compiling module xil_defaultlib.myCPU_WB
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/testbench/mycpu_tb.v" Line 131. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1320.934 ; gain = 0.000
run all
==============================================================
Test begin!
--------------------------------------------------------------
[   2137 ns] Error!!!
    reference: PC = 0xbfc0038c, wb_rf_wnum = 0x04, wb_rf_wdata = 0xbfb00000
    mycpu    : PC = 0xbfc00714, wb_rf_wnum = 0x02, wb_rf_wdata = 0xxxxxxxxx
--------------------------------------------------------------
$finish called at time : 2177 ns : File "E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/testbench/mycpu_tb.v" Line 160
save_wave_config {E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/tb_top_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/CONFREG/confreg.v:154]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/myCPU/myCPU_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myCPU_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/myCPU/myCPU_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myCPU_ID
INFO: [VRFC 10-2458] undeclared symbol C1_, assumed default net type wire [E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/myCPU/myCPU_ID.v:304]
INFO: [VRFC 10-2458] undeclared symbol C5_, assumed default net type wire [E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/myCPU/myCPU_ID.v:305]
INFO: [VRFC 10-2458] undeclared symbol C8_, assumed default net type wire [E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/myCPU/myCPU_ID.v:306]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/myCPU/myCPU_IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myCPU_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/myCPU/myCPU_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myCPU_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/myCPU/myCPU_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myCPU_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/myCPU/myCPU_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myCPU_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/myCPU/myCPU_regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myCPU_regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/myCPU/myCPU_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado_dir/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 714598b9bf654c8aa7b7d6f5ab6fac9d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=9,CLKIN1...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_pll_clk_wiz
Compiling module xil_defaultlib.clk_pll
Compiling module xil_defaultlib.myCPU_IF
Compiling module xil_defaultlib.myCPU_regFile
Compiling module xil_defaultlib.myCPU_ID
Compiling module xil_defaultlib.myCPU_alu
Compiling module xil_defaultlib.myCPU_EX
Compiling module xil_defaultlib.myCPU_MEM
Compiling module xil_defaultlib.myCPU_WB
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/testbench/mycpu_tb.v" Line 131. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/tb_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/run_vivado/mycpu_prj1/tb_top_behav.wcfg
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1320.934 ; gain = 0.000
run all
==============================================================
Test begin!
--------------------------------------------------------------
[   2137 ns] Error!!!
    reference: PC = 0xbfc0038c, wb_rf_wnum = 0x04, wb_rf_wdata = 0xbfb00000
    mycpu    : PC = 0xbfc0000c, wb_rf_wnum = 0x08, wb_rf_wdata = 0x80000000
--------------------------------------------------------------
$finish called at time : 2177 ns : File "E:/CompArchExp/EXP/ucas_CDE/mycpu_verify/testbench/mycpu_tb.v" Line 160
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
