/*==============================================================================
 Copyright (c) 2015-2018 Qualcomm Technologies, Inc.
 All Rights Reserved.
 Confidential and Proprietary - Qualcomm Technologies, Inc.
==============================================================================*/
#ifndef TITAN170_CM_MIPI_CSI_2LANE_H
#define TITAN170_CM_MIPI_CSI_2LANE_H

/*----------------------------------------------------------------------
        Offset and Mask
----------------------------------------------------------------------*/

#define CM_MIPI_CSI_2LANE_REGS_FIRST 0x0

#define CM_MIPI_CSI_2LANE_REGS_LAST  0x8fc

#define CM_MIPI_CSI_2LANE_REGS_COUNT 0xdc

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL0 0x0  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL0_CSI_LANE_CTRL0_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL0_CSI_LANE_CTRL0_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL0_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL0_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL1 0x4  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL1_CSI_LANE_CTRL1_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL1_CSI_LANE_CTRL1_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL1_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL1_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL2 0x8  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL2_CSI_LANE_CTRL2_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL2_CSI_LANE_CTRL2_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL2_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL2_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL3 0xc  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL3_CSI_LANE_CTRL3_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL3_CSI_LANE_CTRL3_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL3_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL3_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL4 0x10  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL4_CSI_LANE_CTRL4_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL4_CSI_LANE_CTRL4_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL4_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL4_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL5 0x14  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL5_CSI_LANE_CTRL5_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL5_CSI_LANE_CTRL5_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL5_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL5_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL6 0x18  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL6_CSI_LANE_CTRL6_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL6_CSI_LANE_CTRL6_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL6_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL6_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL7 0x1c  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL7_CSI_LANE_CTRL7_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL7_CSI_LANE_CTRL7_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL7_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL7_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL8 0x20  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL8_CSI_LANE_CTRL8_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL8_CSI_LANE_CTRL8_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL8_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL8_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL9 0x24  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL9_CSI_LANE_CTRL9_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL9_CSI_LANE_CTRL9_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL9_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL9_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL10 0x28  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL10_CSI_LANE_CTRL10_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL10_CSI_LANE_CTRL10_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL10_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL10_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL11 0x2c  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL11_CSI_LANE_CTRL11_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL11_CSI_LANE_CTRL11_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL11_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL11_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL12 0x30  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL12_CSI_LANE_CTRL12_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL12_CSI_LANE_CTRL12_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL12_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL12_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL13 0x34  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL13_CSI_LANE_CTRL13_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL13_CSI_LANE_CTRL13_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL13_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL13_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL14 0x38  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL14_CSI_LANE_CTRL14_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL14_CSI_LANE_CTRL14_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL14_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL14_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL15 0x3c  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL15_CSI_LANE_CTRL15_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL15_CSI_LANE_CTRL15_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL15_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL15_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL16 0x40  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL16_CSI_LANE_CTRL16_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL16_CSI_LANE_CTRL16_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL16_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL16_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL17 0x44  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL17_CSI_LANE_CTRL17_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL17_CSI_LANE_CTRL17_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL17_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL17_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL18 0x48  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL18_CSI_LANE_CTRL18_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL18_CSI_LANE_CTRL18_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL18_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL18_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL19 0x4c  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL19_CSI_LANE_CTRL19_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL19_CSI_LANE_CTRL19_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL19_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL19_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL20 0x50  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL20_CSI_LANE_CTRL20_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL20_CSI_LANE_CTRL20_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL20_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL20_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL21 0x54  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL21_CSI_LANE_CTRL21_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL21_CSI_LANE_CTRL21_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL21_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL21_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL22 0x58  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL22_CSI_LANE_CTRL22_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL22_CSI_LANE_CTRL22_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL22_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL22_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL23 0x5c  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL23_CSI_LANE_CTRL23_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL23_CSI_LANE_CTRL23_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL23_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL23_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL24 0x60  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL24_CSI_LANE_CTRL24_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL24_CSI_LANE_CTRL24_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL24_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL24_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL25 0x64  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL25_CSI_LANE_CTRL25_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL25_CSI_LANE_CTRL25_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL25_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL25_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL26 0x68  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL26_CSI_LANE_CTRL26_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL26_CSI_LANE_CTRL26_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL26_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL26_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL27 0x6c  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL27_CSI_LANE_CTRL27_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL27_CSI_LANE_CTRL27_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL27_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL27_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL28 0x70  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL28_CSI_LANE_CTRL28_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL28_CSI_LANE_CTRL28_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL28_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL28_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL29 0x74  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL29_CSI_LANE_CTRL29_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL29_CSI_LANE_CTRL29_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL29_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL29_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL30 0x78  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL30_CSI_LANE_CTRL30_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL30_CSI_LANE_CTRL30_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL30_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL30_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL31 0x7c  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL31_CSI_LANE_CTRL31_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL31_CSI_LANE_CTRL31_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL31_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL31_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL32 0x80  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL32_CSI_LANE_CTRL32_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL32_CSI_LANE_CTRL32_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL32_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL32_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL33 0x84  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL33_CSI_LANE_CTRL33_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL33_CSI_LANE_CTRL33_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL33_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL33_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL34 0x88  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL34_CSI_LANE_CTRL34_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL34_CSI_LANE_CTRL34_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL34_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL34_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL35 0x8c  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL35_CSI_LANE_CTRL35_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL35_CSI_LANE_CTRL35_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL35_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL35_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_STATUS0 0x90  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_STATUS0_CSI_LANE_STATUS0_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_STATUS0_CSI_LANE_STATUS0_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_STATUS0_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_STATUS0_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_STATUS1 0x94  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_STATUS1_CSI_LANE_STATUS1_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_STATUS1_CSI_LANE_STATUS1_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_STATUS1_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_STATUS1_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_STATUS2 0x98  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_STATUS2_CSI_LANE_STATUS2_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_STATUS2_CSI_LANE_STATUS2_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_STATUS2_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_STATUS2_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_STATUS3 0x9c  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_STATUS3_CSI_LANE_STATUS3_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_STATUS3_CSI_LANE_STATUS3_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_STATUS3_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_STATUS3_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_STATUS4 0xa0  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_STATUS4_CSI_LANE_STATUS4_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_STATUS4_CSI_LANE_STATUS4_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_STATUS4_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_STATUS4_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_STATUS5 0xa4  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_STATUS5_CSI_LANE_STATUS5_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_STATUS5_CSI_LANE_STATUS5_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_STATUS5_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_STATUS5_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_STATUS6 0xa8  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_STATUS6_CSI_LANE_STATUS6_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_STATUS6_CSI_LANE_STATUS6_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_STATUS6_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_STATUS6_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_STATUS7 0xac  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_STATUS7_CSI_LANE_STATUS7_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_STATUS7_CSI_LANE_STATUS7_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_STATUS7_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_STATUS7_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_STATUS8 0xb0  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_STATUS8_CSI_LANE_STATUS8_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_STATUS8_CSI_LANE_STATUS8_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_STATUS8_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_STATUS8_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_STATUS9 0xb4  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_STATUS9_CSI_LANE_STATUS9_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_STATUS9_CSI_LANE_STATUS9_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_STATUS9_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_STATUS9_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_STATUS10 0xb8  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_STATUS10_CSI_LANE_STATUS10_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_STATUS10_CSI_LANE_STATUS10_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_STATUS10_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_STATUS10_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_STATUS11 0xbc  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_STATUS11_CSI_LANE_STATUS11_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_STATUS11_CSI_LANE_STATUS11_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_STATUS11_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_STATUS11_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_STATUS12 0xc0  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_STATUS12_CSI_LANE_STATUS12_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_STATUS12_CSI_LANE_STATUS12_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_STATUS12_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_STATUS12_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_STATUS13 0xc4  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_STATUS13_CSI_LANE_STATUS13_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_STATUS13_CSI_LANE_STATUS13_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_STATUS13_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_STATUS13_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_STATUS14 0xc8  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_STATUS14_CSI_LANE_STATUS14_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_STATUS14_CSI_LANE_STATUS14_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_STATUS14_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_STATUS14_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_STATUS15 0xcc  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_STATUS15_CSI_LANE_STATUS15_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_STATUS15_CSI_LANE_STATUS15_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_STATUS15_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_STATUS15_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL0 0x200  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL0_CSI_LANE_CTRL0_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL0_CSI_LANE_CTRL0_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL0_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL0_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL1 0x204  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL1_CSI_LANE_CTRL1_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL1_CSI_LANE_CTRL1_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL1_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL1_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL2 0x208  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL2_CSI_LANE_CTRL2_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL2_CSI_LANE_CTRL2_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL2_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL2_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL3 0x20c  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL3_CSI_LANE_CTRL3_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL3_CSI_LANE_CTRL3_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL3_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL3_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL4 0x210  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL4_CSI_LANE_CTRL4_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL4_CSI_LANE_CTRL4_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL4_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL4_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL5 0x214  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL5_CSI_LANE_CTRL5_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL5_CSI_LANE_CTRL5_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL5_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL5_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL6 0x218  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL6_CSI_LANE_CTRL6_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL6_CSI_LANE_CTRL6_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL6_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL6_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL7 0x21c  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL7_CSI_LANE_CTRL7_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL7_CSI_LANE_CTRL7_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL7_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL7_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL8 0x220  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL8_CSI_LANE_CTRL8_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL8_CSI_LANE_CTRL8_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL8_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL8_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL9 0x224  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL9_CSI_LANE_CTRL9_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL9_CSI_LANE_CTRL9_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL9_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL9_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL10 0x228  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL10_CSI_LANE_CTRL10_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL10_CSI_LANE_CTRL10_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL10_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL10_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL11 0x22c  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL11_CSI_LANE_CTRL11_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL11_CSI_LANE_CTRL11_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL11_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL11_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL12 0x230  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL12_CSI_LANE_CTRL12_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL12_CSI_LANE_CTRL12_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL12_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL12_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL13 0x234  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL13_CSI_LANE_CTRL13_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL13_CSI_LANE_CTRL13_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL13_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL13_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL14 0x238  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL14_CSI_LANE_CTRL14_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL14_CSI_LANE_CTRL14_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL14_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL14_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL15 0x23c  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL15_CSI_LANE_CTRL15_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL15_CSI_LANE_CTRL15_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL15_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL15_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL16 0x240  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL16_CSI_LANE_CTRL16_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL16_CSI_LANE_CTRL16_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL16_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL16_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL17 0x244  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL17_CSI_LANE_CTRL17_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL17_CSI_LANE_CTRL17_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL17_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL17_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL18 0x248  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL18_CSI_LANE_CTRL18_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL18_CSI_LANE_CTRL18_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL18_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL18_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL19 0x24c  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL19_CSI_LANE_CTRL19_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL19_CSI_LANE_CTRL19_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL19_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL19_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL20 0x250  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL20_CSI_LANE_CTRL20_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL20_CSI_LANE_CTRL20_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL20_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL20_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL21 0x254  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL21_CSI_LANE_CTRL21_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL21_CSI_LANE_CTRL21_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL21_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL21_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL22 0x258  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL22_CSI_LANE_CTRL22_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL22_CSI_LANE_CTRL22_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL22_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL22_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL23 0x25c  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL23_CSI_LANE_CTRL23_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL23_CSI_LANE_CTRL23_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL23_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL23_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL24 0x260  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL24_CSI_LANE_CTRL24_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL24_CSI_LANE_CTRL24_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL24_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL24_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL25 0x264  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL25_CSI_LANE_CTRL25_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL25_CSI_LANE_CTRL25_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL25_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL25_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL26 0x268  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL26_CSI_LANE_CTRL26_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL26_CSI_LANE_CTRL26_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL26_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL26_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL27 0x26c  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL27_CSI_LANE_CTRL27_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL27_CSI_LANE_CTRL27_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL27_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL27_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL28 0x270  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL28_CSI_LANE_CTRL28_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL28_CSI_LANE_CTRL28_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL28_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL28_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL29 0x274  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL29_CSI_LANE_CTRL29_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL29_CSI_LANE_CTRL29_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL29_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL29_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL30 0x278  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL30_CSI_LANE_CTRL30_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL30_CSI_LANE_CTRL30_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL30_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL30_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL31 0x27c  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL31_CSI_LANE_CTRL31_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL31_CSI_LANE_CTRL31_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL31_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL31_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL32 0x280  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL32_CSI_LANE_CTRL32_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL32_CSI_LANE_CTRL32_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL32_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL32_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL33 0x284  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL33_CSI_LANE_CTRL33_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL33_CSI_LANE_CTRL33_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL33_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL33_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL34 0x288  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL34_CSI_LANE_CTRL34_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL34_CSI_LANE_CTRL34_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL34_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL34_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL35 0x28c  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL35_CSI_LANE_CTRL35_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL35_CSI_LANE_CTRL35_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL35_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL35_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_STATUS0 0x290  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_STATUS0_CSI_LANE_STATUS0_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_STATUS0_CSI_LANE_STATUS0_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_STATUS0_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_STATUS0_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_STATUS1 0x294  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_STATUS1_CSI_LANE_STATUS1_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_STATUS1_CSI_LANE_STATUS1_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_STATUS1_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_STATUS1_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_STATUS2 0x298  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_STATUS2_CSI_LANE_STATUS2_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_STATUS2_CSI_LANE_STATUS2_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_STATUS2_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_STATUS2_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_STATUS3 0x29c  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_STATUS3_CSI_LANE_STATUS3_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_STATUS3_CSI_LANE_STATUS3_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_STATUS3_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_STATUS3_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_STATUS4 0x2a0  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_STATUS4_CSI_LANE_STATUS4_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_STATUS4_CSI_LANE_STATUS4_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_STATUS4_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_STATUS4_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_STATUS5 0x2a4  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_STATUS5_CSI_LANE_STATUS5_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_STATUS5_CSI_LANE_STATUS5_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_STATUS5_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_STATUS5_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_STATUS6 0x2a8  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_STATUS6_CSI_LANE_STATUS6_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_STATUS6_CSI_LANE_STATUS6_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_STATUS6_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_STATUS6_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_STATUS7 0x2ac  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_STATUS7_CSI_LANE_STATUS7_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_STATUS7_CSI_LANE_STATUS7_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_STATUS7_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_STATUS7_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_STATUS8 0x2b0  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_STATUS8_CSI_LANE_STATUS8_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_STATUS8_CSI_LANE_STATUS8_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_STATUS8_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_STATUS8_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_STATUS9 0x2b4  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_STATUS9_CSI_LANE_STATUS9_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_STATUS9_CSI_LANE_STATUS9_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_STATUS9_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_STATUS9_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_STATUS10 0x2b8  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_STATUS10_CSI_LANE_STATUS10_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_STATUS10_CSI_LANE_STATUS10_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_STATUS10_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_STATUS10_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_STATUS11 0x2bc  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_STATUS11_CSI_LANE_STATUS11_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_STATUS11_CSI_LANE_STATUS11_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_STATUS11_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_STATUS11_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_STATUS12 0x2c0  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_STATUS12_CSI_LANE_STATUS12_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_STATUS12_CSI_LANE_STATUS12_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_STATUS12_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_STATUS12_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_STATUS13 0x2c4  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_STATUS13_CSI_LANE_STATUS13_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_STATUS13_CSI_LANE_STATUS13_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_STATUS13_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_STATUS13_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_STATUS14 0x2c8  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_STATUS14_CSI_LANE_STATUS14_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_STATUS14_CSI_LANE_STATUS14_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_STATUS14_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_STATUS14_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_STATUS15 0x2cc  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_STATUS15_CSI_LANE_STATUS15_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_STATUS15_CSI_LANE_STATUS15_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_STATUS15_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_STATUS15_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL0 0x700  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL0_CSI_LANE_CTRL0_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL0_CSI_LANE_CTRL0_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL0_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL0_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL1 0x704  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL1_CSI_LANE_CTRL1_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL1_CSI_LANE_CTRL1_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL1_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL1_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL2 0x708  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL2_CSI_LANE_CTRL2_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL2_CSI_LANE_CTRL2_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL2_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL2_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL3 0x70c  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL3_CSI_LANE_CTRL3_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL3_CSI_LANE_CTRL3_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL3_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL3_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL4 0x710  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL4_CSI_LANE_CTRL4_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL4_CSI_LANE_CTRL4_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL4_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL4_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL5 0x714  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL5_CSI_LANE_CTRL5_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL5_CSI_LANE_CTRL5_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL5_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL5_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL6 0x718  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL6_CSI_LANE_CTRL6_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL6_CSI_LANE_CTRL6_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL6_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL6_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL7 0x71c  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL7_CSI_LANE_CTRL7_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL7_CSI_LANE_CTRL7_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL7_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL7_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL8 0x720  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL8_CSI_LANE_CTRL8_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL8_CSI_LANE_CTRL8_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL8_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL8_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL9 0x724  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL9_CSI_LANE_CTRL9_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL9_CSI_LANE_CTRL9_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL9_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL9_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL10 0x728  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL10_CSI_LANE_CTRL10_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL10_CSI_LANE_CTRL10_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL10_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL10_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL11 0x72c  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL11_CSI_LANE_CTRL11_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL11_CSI_LANE_CTRL11_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL11_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL11_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL12 0x730  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL12_CSI_LANE_CTRL12_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL12_CSI_LANE_CTRL12_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL12_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL12_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL13 0x734  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL13_CSI_LANE_CTRL13_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL13_CSI_LANE_CTRL13_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL13_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL13_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL14 0x738  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL14_CSI_LANE_CTRL14_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL14_CSI_LANE_CTRL14_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL14_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL14_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL15 0x73c  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL15_CSI_LANE_CTRL15_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL15_CSI_LANE_CTRL15_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL15_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL15_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL16 0x740  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL16_CSI_LANE_CTRL16_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL16_CSI_LANE_CTRL16_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL16_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL16_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL17 0x744  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL17_CSI_LANE_CTRL17_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL17_CSI_LANE_CTRL17_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL17_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL17_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL18 0x748  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL18_CSI_LANE_CTRL18_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL18_CSI_LANE_CTRL18_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL18_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL18_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL19 0x74c  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL19_CSI_LANE_CTRL19_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL19_CSI_LANE_CTRL19_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL19_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL19_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL20 0x750  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL20_CSI_LANE_CTRL20_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL20_CSI_LANE_CTRL20_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL20_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL20_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL21 0x754  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL21_CSI_LANE_CTRL21_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL21_CSI_LANE_CTRL21_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL21_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL21_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL22 0x758  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL22_CSI_LANE_CTRL22_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL22_CSI_LANE_CTRL22_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL22_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL22_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL23 0x75c  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL23_CSI_LANE_CTRL23_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL23_CSI_LANE_CTRL23_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL23_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL23_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL24 0x760  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL24_CSI_LANE_CTRL24_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL24_CSI_LANE_CTRL24_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL24_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL24_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL25 0x764  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL25_CSI_LANE_CTRL25_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL25_CSI_LANE_CTRL25_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL25_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL25_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL26 0x768  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL26_CSI_LANE_CTRL26_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL26_CSI_LANE_CTRL26_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL26_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL26_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL27 0x76c  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL27_CSI_LANE_CTRL27_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL27_CSI_LANE_CTRL27_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL27_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL27_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL28 0x770  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL28_CSI_LANE_CTRL28_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL28_CSI_LANE_CTRL28_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL28_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL28_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL29 0x774  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL29_CSI_LANE_CTRL29_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL29_CSI_LANE_CTRL29_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL29_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL29_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL30 0x778  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL30_CSI_LANE_CTRL30_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL30_CSI_LANE_CTRL30_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL30_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL30_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL31 0x77c  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL31_CSI_LANE_CTRL31_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL31_CSI_LANE_CTRL31_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL31_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL31_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL32 0x780  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL32_CSI_LANE_CTRL32_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL32_CSI_LANE_CTRL32_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL32_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL32_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL33 0x784  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL33_CSI_LANE_CTRL33_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL33_CSI_LANE_CTRL33_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL33_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL33_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL34 0x788  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL34_CSI_LANE_CTRL34_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL34_CSI_LANE_CTRL34_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL34_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL34_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL35 0x78c  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL35_CSI_LANE_CTRL35_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL35_CSI_LANE_CTRL35_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL35_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL35_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_STATUS0 0x790  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_STATUS0_CSI_LANE_STATUS0_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_STATUS0_CSI_LANE_STATUS0_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_STATUS0_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_STATUS0_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_STATUS1 0x794  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_STATUS1_CSI_LANE_STATUS1_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_STATUS1_CSI_LANE_STATUS1_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_STATUS1_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_STATUS1_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_STATUS2 0x798  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_STATUS2_CSI_LANE_STATUS2_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_STATUS2_CSI_LANE_STATUS2_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_STATUS2_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_STATUS2_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_STATUS3 0x79c  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_STATUS3_CSI_LANE_STATUS3_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_STATUS3_CSI_LANE_STATUS3_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_STATUS3_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_STATUS3_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_STATUS4 0x7a0  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_STATUS4_CSI_LANE_STATUS4_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_STATUS4_CSI_LANE_STATUS4_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_STATUS4_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_STATUS4_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_STATUS5 0x7a4  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_STATUS5_CSI_LANE_STATUS5_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_STATUS5_CSI_LANE_STATUS5_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_STATUS5_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_STATUS5_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_STATUS6 0x7a8  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_STATUS6_CSI_LANE_STATUS6_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_STATUS6_CSI_LANE_STATUS6_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_STATUS6_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_STATUS6_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_STATUS7 0x7ac  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_STATUS7_CSI_LANE_STATUS7_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_STATUS7_CSI_LANE_STATUS7_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_STATUS7_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_STATUS7_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_STATUS8 0x7b0  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_STATUS8_CSI_LANE_STATUS8_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_STATUS8_CSI_LANE_STATUS8_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_STATUS8_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_STATUS8_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_STATUS9 0x7b4  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_STATUS9_CSI_LANE_STATUS9_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_STATUS9_CSI_LANE_STATUS9_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_STATUS9_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_STATUS9_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_STATUS10 0x7b8  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_STATUS10_CSI_LANE_STATUS10_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_STATUS10_CSI_LANE_STATUS10_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_STATUS10_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_STATUS10_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_STATUS11 0x7bc  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_STATUS11_CSI_LANE_STATUS11_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_STATUS11_CSI_LANE_STATUS11_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_STATUS11_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_STATUS11_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_STATUS12 0x7c0  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_STATUS12_CSI_LANE_STATUS12_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_STATUS12_CSI_LANE_STATUS12_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_STATUS12_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_STATUS12_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_STATUS13 0x7c4  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_STATUS13_CSI_LANE_STATUS13_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_STATUS13_CSI_LANE_STATUS13_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_STATUS13_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_STATUS13_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_STATUS14 0x7c8  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_STATUS14_CSI_LANE_STATUS14_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_STATUS14_CSI_LANE_STATUS14_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_STATUS14_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_STATUS14_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_STATUS15 0x7cc  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_STATUS15_CSI_LANE_STATUS15_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_STATUS15_CSI_LANE_STATUS15_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_STATUS15_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_STATUS15_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL0 0x800  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL0_CSI_COMMON_CTRL0_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL0_CSI_COMMON_CTRL0_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL0_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL0_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL1 0x804  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL1_CSI_COMMON_CTRL1_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL1_CSI_COMMON_CTRL1_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL1_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL1_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL2 0x808  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL2_CSI_COMMON_CTRL2_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL2_CSI_COMMON_CTRL2_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL2_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL2_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL3 0x80c  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL3_CSI_COMMON_CTRL3_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL3_CSI_COMMON_CTRL3_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL3_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL3_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL4 0x810  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL4_CSI_COMMON_CTRL4_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL4_CSI_COMMON_CTRL4_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL4_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL4_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL5 0x814  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL5_CSI_COMMON_CTRL5_0_MASK 0x1
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL5_CSI_COMMON_CTRL5_0_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL5_CSI_COMMON_CTRL5_1_MASK 0x2
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL5_CSI_COMMON_CTRL5_1_SHIFT 0x1
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL5_CSI_COMMON_CTRL5_2_MASK 0x4
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL5_CSI_COMMON_CTRL5_2_SHIFT 0x2
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL5_CSI_COMMON_CTRL5_3_MASK 0x8
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL5_CSI_COMMON_CTRL5_3_SHIFT 0x3
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL5_CSI_COMMON_CTRL5_4_MASK 0x10
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL5_CSI_COMMON_CTRL5_4_SHIFT 0x4
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL5_CSI_COMMON_CTRL5_5_MASK 0x20
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL5_CSI_COMMON_CTRL5_5_SHIFT 0x5
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL5_CSI_COMMON_CTRL5_6_MASK 0x40
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL5_CSI_COMMON_CTRL5_6_SHIFT 0x6
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL5_CSI_COMMON_CTRL5_7_MASK 0x80
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL5_CSI_COMMON_CTRL5_7_SHIFT 0x7
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL5_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL5_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL6 0x818  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL6_CSI_COMMON_CTRL6_0_MASK 0x1
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL6_CSI_COMMON_CTRL6_0_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL6_CSI_COMMON_CTRL6_1_MASK 0x2
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL6_CSI_COMMON_CTRL6_1_SHIFT 0x1
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL6_CSI_COMMON_CTRL6_2_MASK 0x4
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL6_CSI_COMMON_CTRL6_2_SHIFT 0x2
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL6_CSI_COMMON_CTRL6_3_MASK 0x8
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL6_CSI_COMMON_CTRL6_3_SHIFT 0x3
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL6_CSI_COMMON_CTRL6_4_MASK 0x10
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL6_CSI_COMMON_CTRL6_4_SHIFT 0x4
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL6_CSI_COMMON_CTRL6_5_MASK 0x20
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL6_CSI_COMMON_CTRL6_5_SHIFT 0x5
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL6_CSI_COMMON_CTRL6_6_MASK 0x40
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL6_CSI_COMMON_CTRL6_6_SHIFT 0x6
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL6_CSI_COMMON_CTRL6_7_MASK 0x80
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL6_CSI_COMMON_CTRL6_7_SHIFT 0x7
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL6_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL6_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL7 0x81c  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL7_CSI_COMMON_CTRL7_0_MASK 0x1
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL7_CSI_COMMON_CTRL7_0_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL7_CSI_COMMON_CTRL7_1_MASK 0x2
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL7_CSI_COMMON_CTRL7_1_SHIFT 0x1
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL7_CSI_COMMON_CTRL7_2_MASK 0x4
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL7_CSI_COMMON_CTRL7_2_SHIFT 0x2
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL7_CSI_COMMON_CTRL7_3_MASK 0x8
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL7_CSI_COMMON_CTRL7_3_SHIFT 0x3
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL7_CSI_COMMON_CTRL7_4_MASK 0x10
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL7_CSI_COMMON_CTRL7_4_SHIFT 0x4
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL7_CSI_COMMON_CTRL7_5_MASK 0x20
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL7_CSI_COMMON_CTRL7_5_SHIFT 0x5
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL7_CSI_COMMON_CTRL7_6_MASK 0x40
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL7_CSI_COMMON_CTRL7_6_SHIFT 0x6
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL7_CSI_COMMON_CTRL7_7_MASK 0x80
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL7_CSI_COMMON_CTRL7_7_SHIFT 0x7
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL7_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL7_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL8 0x820  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL8_CSI_COMMON_CTRL8_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL8_CSI_COMMON_CTRL8_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL8_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL8_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL9 0x824  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL9_CSI_COMMON_CTRL9_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL9_CSI_COMMON_CTRL9_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL9_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL9_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL10 0x828  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL10_CSI_COMMON_CTRL10_0_MASK 0x1
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL10_CSI_COMMON_CTRL10_0_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL10_CSI_COMMON_CTRL10_1_MASK 0x2
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL10_CSI_COMMON_CTRL10_1_SHIFT 0x1
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL10_CSI_COMMON_CTRL10_2_MASK 0x4
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL10_CSI_COMMON_CTRL10_2_SHIFT 0x2
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL10_CSI_COMMON_CTRL10_3_MASK 0x8
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL10_CSI_COMMON_CTRL10_3_SHIFT 0x3
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL10_CSI_COMMON_CTRL10_4_MASK 0x10
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL10_CSI_COMMON_CTRL10_4_SHIFT 0x4
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL10_CSI_COMMON_CTRL10_5_MASK 0x20
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL10_CSI_COMMON_CTRL10_5_SHIFT 0x5
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL10_CSI_COMMON_CTRL10_6_MASK 0x40
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL10_CSI_COMMON_CTRL10_6_SHIFT 0x6
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL10_CSI_COMMON_CTRL10_7_MASK 0x80
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL10_CSI_COMMON_CTRL10_7_SHIFT 0x7
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL10_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL10_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL11 0x82c  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL11_CSI_COMMON_CTRL11_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL11_CSI_COMMON_CTRL11_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL11_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL11_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL12 0x830  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL12_CSI_COMMON_CTRL12_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL12_CSI_COMMON_CTRL12_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL12_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL12_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL13 0x834  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL13_CSI_COMMON_CTRL13_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL13_CSI_COMMON_CTRL13_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL13_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL13_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL14 0x838  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL14_CSI_COMMON_CTRL14_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL14_CSI_COMMON_CTRL14_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL14_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL14_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL15 0x83c  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL15_CSI_COMMON_CTRL15_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL15_CSI_COMMON_CTRL15_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL15_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL15_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL16 0x840  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL16_CSI_COMMON_CTRL16_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL16_CSI_COMMON_CTRL16_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL16_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL16_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL17 0x844  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL17_CSI_COMMON_CTRL17_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL17_CSI_COMMON_CTRL17_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL17_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL17_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL18 0x848  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL18_CSI_COMMON_CTRL18_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL18_CSI_COMMON_CTRL18_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL18_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL18_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL19 0x84c  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL19_CSI_COMMON_CTRL19_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL19_CSI_COMMON_CTRL19_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL19_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL19_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL20 0x850  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL20_CSI_COMMON_CTRL20_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL20_CSI_COMMON_CTRL20_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL20_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL20_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL21 0x854  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL21_CSI_COMMON_CTRL21_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL21_CSI_COMMON_CTRL21_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL21_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL21_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL22 0x858  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL22_CSI_COMMON_CTRL22_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL22_CSI_COMMON_CTRL22_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL22_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL22_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL23 0x85c  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL23_CSI_COMMON_CTRL23_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL23_CSI_COMMON_CTRL23_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL23_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL23_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL24 0x860  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL24_CSI_COMMON_CTRL24_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL24_CSI_COMMON_CTRL24_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL24_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL24_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL25 0x864  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL25_CSI_COMMON_CTRL25_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL25_CSI_COMMON_CTRL25_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL25_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL25_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL26 0x868  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL26_CSI_COMMON_CTRL26_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL26_CSI_COMMON_CTRL26_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL26_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL26_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL27 0x86c  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL27_CSI_COMMON_CTRL27_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL27_CSI_COMMON_CTRL27_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL27_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL27_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL28 0x870  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL28_CSI_COMMON_CTRL28_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL28_CSI_COMMON_CTRL28_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL28_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL28_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL29 0x874  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL29_CSI_COMMON_CTRL29_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL29_CSI_COMMON_CTRL29_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL29_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL29_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL30 0x878  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL30_CSI_COMMON_CTRL30_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL30_CSI_COMMON_CTRL30_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL30_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL30_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL31 0x87c  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL31_CSI_COMMON_CTRL31_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL31_CSI_COMMON_CTRL31_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL31_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL31_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL32 0x880  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL32_CSI_COMMON_CTRL32_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL32_CSI_COMMON_CTRL32_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL32_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL32_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL33 0x884  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL33_CSI_COMMON_CTRL33_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL33_CSI_COMMON_CTRL33_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL33_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL33_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL34 0x888  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL34_CSI_COMMON_CTRL34_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL34_CSI_COMMON_CTRL34_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL34_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL34_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL35 0x88c  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL35_CSI_COMMON_CTRL35_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL35_CSI_COMMON_CTRL35_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL35_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL35_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL36 0x890  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL36_CSI_COMMON_CTRL36_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL36_CSI_COMMON_CTRL36_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL36_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL36_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL37 0x894  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL37_CSI_COMMON_CTRL37_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL37_CSI_COMMON_CTRL37_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL37_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL37_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL38 0x898  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL38_CSI_COMMON_CTRL38_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL38_CSI_COMMON_CTRL38_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL38_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL38_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL39 0x89c  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL39_CSI_COMMON_CTRL39_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL39_CSI_COMMON_CTRL39_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL39_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL39_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL40 0x8a0  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL40_CSI_COMMON_CTRL40_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL40_CSI_COMMON_CTRL40_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL40_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL40_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL41 0x8a4  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL41_CSI_COMMON_CTRL41_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL41_CSI_COMMON_CTRL41_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL41_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL41_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL42 0x8a8  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL42_CSI_COMMON_CTRL42_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL42_CSI_COMMON_CTRL42_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL42_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL42_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL43 0x8ac  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL43_CSI_COMMON_CTRL43_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL43_CSI_COMMON_CTRL43_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL43_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL43_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS0 0x8b0  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS0_CSI_COMMON_STATUS0_0_MASK 0x1
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS0_CSI_COMMON_STATUS0_0_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS0_CSI_COMMON_STATUS0_1_MASK 0x2
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS0_CSI_COMMON_STATUS0_1_SHIFT 0x1
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS0_CSI_COMMON_STATUS0_2_MASK 0x4
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS0_CSI_COMMON_STATUS0_2_SHIFT 0x2
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS0_CSI_COMMON_STATUS0_3_MASK 0x8
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS0_CSI_COMMON_STATUS0_3_SHIFT 0x3
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS0_CSI_COMMON_STATUS0_4_MASK 0x10
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS0_CSI_COMMON_STATUS0_4_SHIFT 0x4
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS0_CSI_COMMON_STATUS0_5_MASK 0x20
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS0_CSI_COMMON_STATUS0_5_SHIFT 0x5
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS0_CSI_COMMON_STATUS0_6_MASK 0x40
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS0_CSI_COMMON_STATUS0_6_SHIFT 0x6
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS0_CSI_COMMON_STATUS0_7_MASK 0x80
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS0_CSI_COMMON_STATUS0_7_SHIFT 0x7
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS0_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS0_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS1 0x8b4  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS1_CSI_COMMON_STATUS1_0_MASK 0x1
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS1_CSI_COMMON_STATUS1_0_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS1_CSI_COMMON_STATUS1_1_MASK 0x2
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS1_CSI_COMMON_STATUS1_1_SHIFT 0x1
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS1_CSI_COMMON_STATUS1_2_MASK 0x4
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS1_CSI_COMMON_STATUS1_2_SHIFT 0x2
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS1_CSI_COMMON_STATUS1_3_MASK 0x8
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS1_CSI_COMMON_STATUS1_3_SHIFT 0x3
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS1_CSI_COMMON_STATUS1_4_MASK 0x10
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS1_CSI_COMMON_STATUS1_4_SHIFT 0x4
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS1_CSI_COMMON_STATUS1_5_MASK 0x20
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS1_CSI_COMMON_STATUS1_5_SHIFT 0x5
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS1_CSI_COMMON_STATUS1_6_MASK 0x40
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS1_CSI_COMMON_STATUS1_6_SHIFT 0x6
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS1_CSI_COMMON_STATUS1_7_MASK 0x80
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS1_CSI_COMMON_STATUS1_7_SHIFT 0x7
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS1_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS1_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS2 0x8b8  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS2_CSI_COMMON_STATUS2_0_MASK 0x1
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS2_CSI_COMMON_STATUS2_0_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS2_CSI_COMMON_STATUS2_1_MASK 0x2
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS2_CSI_COMMON_STATUS2_1_SHIFT 0x1
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS2_CSI_COMMON_STATUS2_2_MASK 0x4
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS2_CSI_COMMON_STATUS2_2_SHIFT 0x2
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS2_CSI_COMMON_STATUS2_3_MASK 0x8
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS2_CSI_COMMON_STATUS2_3_SHIFT 0x3
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS2_CSI_COMMON_STATUS2_4_MASK 0x10
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS2_CSI_COMMON_STATUS2_4_SHIFT 0x4
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS2_CSI_COMMON_STATUS2_5_MASK 0x20
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS2_CSI_COMMON_STATUS2_5_SHIFT 0x5
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS2_CSI_COMMON_STATUS2_6_MASK 0x40
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS2_CSI_COMMON_STATUS2_6_SHIFT 0x6
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS2_CSI_COMMON_STATUS2_7_MASK 0x80
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS2_CSI_COMMON_STATUS2_7_SHIFT 0x7
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS2_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS2_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS3 0x8bc  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS3_CSI_COMMON_STATUS3_0_MASK 0x1
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS3_CSI_COMMON_STATUS3_0_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS3_CSI_COMMON_STATUS3_1_MASK 0x2
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS3_CSI_COMMON_STATUS3_1_SHIFT 0x1
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS3_CSI_COMMON_STATUS3_2_MASK 0x4
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS3_CSI_COMMON_STATUS3_2_SHIFT 0x2
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS3_CSI_COMMON_STATUS3_3_MASK 0x8
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS3_CSI_COMMON_STATUS3_3_SHIFT 0x3
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS3_CSI_COMMON_STATUS3_4_MASK 0x10
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS3_CSI_COMMON_STATUS3_4_SHIFT 0x4
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS3_CSI_COMMON_STATUS3_5_MASK 0x20
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS3_CSI_COMMON_STATUS3_5_SHIFT 0x5
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS3_CSI_COMMON_STATUS3_6_MASK 0x40
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS3_CSI_COMMON_STATUS3_6_SHIFT 0x6
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS3_CSI_COMMON_STATUS3_7_MASK 0x80
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS3_CSI_COMMON_STATUS3_7_SHIFT 0x7
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS3_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS3_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS4 0x8c0  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS4_CSI_COMMON_STATUS4_0_MASK 0x1
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS4_CSI_COMMON_STATUS4_0_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS4_CSI_COMMON_STATUS4_1_MASK 0x2
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS4_CSI_COMMON_STATUS4_1_SHIFT 0x1
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS4_CSI_COMMON_STATUS4_2_MASK 0x4
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS4_CSI_COMMON_STATUS4_2_SHIFT 0x2
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS4_CSI_COMMON_STATUS4_3_MASK 0x8
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS4_CSI_COMMON_STATUS4_3_SHIFT 0x3
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS4_CSI_COMMON_STATUS4_4_MASK 0x10
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS4_CSI_COMMON_STATUS4_4_SHIFT 0x4
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS4_CSI_COMMON_STATUS4_5_MASK 0x20
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS4_CSI_COMMON_STATUS4_5_SHIFT 0x5
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS4_CSI_COMMON_STATUS4_6_MASK 0x40
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS4_CSI_COMMON_STATUS4_6_SHIFT 0x6
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS4_CSI_COMMON_STATUS4_7_MASK 0x80
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS4_CSI_COMMON_STATUS4_7_SHIFT 0x7
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS4_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS4_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS5 0x8c4  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS5_CSI_COMMON_STATUS5_0_MASK 0x1
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS5_CSI_COMMON_STATUS5_0_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS5_CSI_COMMON_STATUS5_1_MASK 0x2
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS5_CSI_COMMON_STATUS5_1_SHIFT 0x1
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS5_CSI_COMMON_STATUS5_2_MASK 0x4
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS5_CSI_COMMON_STATUS5_2_SHIFT 0x2
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS5_CSI_COMMON_STATUS5_3_MASK 0x8
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS5_CSI_COMMON_STATUS5_3_SHIFT 0x3
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS5_CSI_COMMON_STATUS5_4_MASK 0x10
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS5_CSI_COMMON_STATUS5_4_SHIFT 0x4
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS5_CSI_COMMON_STATUS5_5_MASK 0x20
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS5_CSI_COMMON_STATUS5_5_SHIFT 0x5
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS5_CSI_COMMON_STATUS5_6_MASK 0x40
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS5_CSI_COMMON_STATUS5_6_SHIFT 0x6
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS5_CSI_COMMON_STATUS5_7_MASK 0x80
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS5_CSI_COMMON_STATUS5_7_SHIFT 0x7
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS5_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS5_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS6 0x8c8  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS6_CSI_COMMON_STATUS6_0_MASK 0x1
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS6_CSI_COMMON_STATUS6_0_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS6_CSI_COMMON_STATUS6_1_MASK 0x2
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS6_CSI_COMMON_STATUS6_1_SHIFT 0x1
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS6_CSI_COMMON_STATUS6_2_MASK 0x4
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS6_CSI_COMMON_STATUS6_2_SHIFT 0x2
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS6_CSI_COMMON_STATUS6_3_MASK 0x8
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS6_CSI_COMMON_STATUS6_3_SHIFT 0x3
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS6_CSI_COMMON_STATUS6_4_MASK 0x10
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS6_CSI_COMMON_STATUS6_4_SHIFT 0x4
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS6_CSI_COMMON_STATUS6_5_MASK 0x20
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS6_CSI_COMMON_STATUS6_5_SHIFT 0x5
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS6_CSI_COMMON_STATUS6_6_MASK 0x40
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS6_CSI_COMMON_STATUS6_6_SHIFT 0x6
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS6_CSI_COMMON_STATUS6_7_MASK 0x80
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS6_CSI_COMMON_STATUS6_7_SHIFT 0x7
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS6_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS6_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS7 0x8cc  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS7_CSI_COMMON_STATUS7_0_MASK 0x1
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS7_CSI_COMMON_STATUS7_0_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS7_CSI_COMMON_STATUS7_1_MASK 0x2
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS7_CSI_COMMON_STATUS7_1_SHIFT 0x1
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS7_CSI_COMMON_STATUS7_2_MASK 0x4
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS7_CSI_COMMON_STATUS7_2_SHIFT 0x2
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS7_CSI_COMMON_STATUS7_3_MASK 0x8
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS7_CSI_COMMON_STATUS7_3_SHIFT 0x3
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS7_CSI_COMMON_STATUS7_4_MASK 0x10
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS7_CSI_COMMON_STATUS7_4_SHIFT 0x4
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS7_CSI_COMMON_STATUS7_5_MASK 0x20
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS7_CSI_COMMON_STATUS7_5_SHIFT 0x5
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS7_CSI_COMMON_STATUS7_6_MASK 0x40
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS7_CSI_COMMON_STATUS7_6_SHIFT 0x6
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS7_CSI_COMMON_STATUS7_7_MASK 0x80
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS7_CSI_COMMON_STATUS7_7_SHIFT 0x7
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS7_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS7_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS8 0x8d0  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS8_CSI_COMMON_STATUS8_0_MASK 0x1
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS8_CSI_COMMON_STATUS8_0_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS8_CSI_COMMON_STATUS8_1_MASK 0x2
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS8_CSI_COMMON_STATUS8_1_SHIFT 0x1
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS8_CSI_COMMON_STATUS8_2_MASK 0x4
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS8_CSI_COMMON_STATUS8_2_SHIFT 0x2
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS8_CSI_COMMON_STATUS8_3_MASK 0x8
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS8_CSI_COMMON_STATUS8_3_SHIFT 0x3
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS8_CSI_COMMON_STATUS8_4_MASK 0x10
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS8_CSI_COMMON_STATUS8_4_SHIFT 0x4
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS8_CSI_COMMON_STATUS8_5_MASK 0x20
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS8_CSI_COMMON_STATUS8_5_SHIFT 0x5
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS8_CSI_COMMON_STATUS8_6_MASK 0x40
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS8_CSI_COMMON_STATUS8_6_SHIFT 0x6
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS8_CSI_COMMON_STATUS8_7_MASK 0x80
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS8_CSI_COMMON_STATUS8_7_SHIFT 0x7
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS8_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS8_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS9 0x8d4  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS9_CSI_COMMON_STATUS9_0_MASK 0x1
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS9_CSI_COMMON_STATUS9_0_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS9_CSI_COMMON_STATUS9_1_MASK 0x2
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS9_CSI_COMMON_STATUS9_1_SHIFT 0x1
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS9_CSI_COMMON_STATUS9_2_MASK 0x4
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS9_CSI_COMMON_STATUS9_2_SHIFT 0x2
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS9_CSI_COMMON_STATUS9_3_MASK 0x8
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS9_CSI_COMMON_STATUS9_3_SHIFT 0x3
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS9_CSI_COMMON_STATUS9_4_MASK 0x10
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS9_CSI_COMMON_STATUS9_4_SHIFT 0x4
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS9_CSI_COMMON_STATUS9_5_MASK 0x20
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS9_CSI_COMMON_STATUS9_5_SHIFT 0x5
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS9_CSI_COMMON_STATUS9_6_MASK 0x40
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS9_CSI_COMMON_STATUS9_6_SHIFT 0x6
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS9_CSI_COMMON_STATUS9_7_MASK 0x80
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS9_CSI_COMMON_STATUS9_7_SHIFT 0x7
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS9_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS9_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS10 0x8d8  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS10_CSI_COMMON_STATUS10_0_MASK 0x1
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS10_CSI_COMMON_STATUS10_0_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS10_CSI_COMMON_STATUS10_1_MASK 0x2
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS10_CSI_COMMON_STATUS10_1_SHIFT 0x1
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS10_CSI_COMMON_STATUS10_2_MASK 0x4
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS10_CSI_COMMON_STATUS10_2_SHIFT 0x2
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS10_CSI_COMMON_STATUS10_3_MASK 0x8
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS10_CSI_COMMON_STATUS10_3_SHIFT 0x3
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS10_CSI_COMMON_STATUS10_4_MASK 0x10
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS10_CSI_COMMON_STATUS10_4_SHIFT 0x4
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS10_CSI_COMMON_STATUS10_5_MASK 0x20
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS10_CSI_COMMON_STATUS10_5_SHIFT 0x5
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS10_CSI_COMMON_STATUS10_6_MASK 0x40
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS10_CSI_COMMON_STATUS10_6_SHIFT 0x6
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS10_CSI_COMMON_STATUS10_7_MASK 0x80
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS10_CSI_COMMON_STATUS10_7_SHIFT 0x7
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS10_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS10_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS11 0x8dc  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS11_CSI_COMMON_STATUS11_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS11_CSI_COMMON_STATUS11_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS11_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS11_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS12 0x8e0  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS12_CSI_COMMON_STATUS12_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS12_CSI_COMMON_STATUS12_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS12_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS12_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS13 0x8e4  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS13_CSI_COMMON_STATUS13_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS13_CSI_COMMON_STATUS13_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS13_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS13_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS14 0x8e8  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS14_CSI_COMMON_STATUS14_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS14_CSI_COMMON_STATUS14_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS14_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS14_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS15 0x8ec  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS15_CSI_COMMON_STATUS15_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS15_CSI_COMMON_STATUS15_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS15_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS15_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS16 0x8f0  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS16_CSI_COMMON_STATUS16_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS16_CSI_COMMON_STATUS16_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS16_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS16_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS17 0x8f4  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS17_CSI_COMMON_STATUS17_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS17_CSI_COMMON_STATUS17_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS17_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS17_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS18 0x8f8  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS18_CSI_COMMON_STATUS18_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS18_CSI_COMMON_STATUS18_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS18_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS18_UNUSED0_SHIFT 0x8

#define regCM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS19 0x8fc  /*register offset*/
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS19_CSI_COMMON_STATUS19_MASK 0xff
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS19_CSI_COMMON_STATUS19_SHIFT 0x0
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS19_UNUSED0_MASK 0xffffff00
#define CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS19_UNUSED0_SHIFT 0x8

/*----------------------------------------------------------------------
        Register Data Structures
----------------------------------------------------------------------*/

typedef struct{
    unsigned  CSI_LANE_CTRL0 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_ln0_csi_2phase_ctrl0;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_ln0_csi_2phase_ctrl0 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL0;

typedef struct{
    unsigned  CSI_LANE_CTRL1 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_ln0_csi_2phase_ctrl1;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_ln0_csi_2phase_ctrl1 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL1;

typedef struct{
    unsigned  CSI_LANE_CTRL2 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_ln0_csi_2phase_ctrl2;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_ln0_csi_2phase_ctrl2 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL2;

typedef struct{
    unsigned  CSI_LANE_CTRL3 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_ln0_csi_2phase_ctrl3;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_ln0_csi_2phase_ctrl3 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL3;

typedef struct{
    unsigned  CSI_LANE_CTRL4 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_ln0_csi_2phase_ctrl4;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_ln0_csi_2phase_ctrl4 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL4;

typedef struct{
    unsigned  CSI_LANE_CTRL5 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_ln0_csi_2phase_ctrl5;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_ln0_csi_2phase_ctrl5 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL5;

typedef struct{
    unsigned  CSI_LANE_CTRL6 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_ln0_csi_2phase_ctrl6;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_ln0_csi_2phase_ctrl6 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL6;

typedef struct{
    unsigned  CSI_LANE_CTRL7 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_ln0_csi_2phase_ctrl7;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_ln0_csi_2phase_ctrl7 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL7;

typedef struct{
    unsigned  CSI_LANE_CTRL8 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_ln0_csi_2phase_ctrl8;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_ln0_csi_2phase_ctrl8 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL8;

typedef struct{
    unsigned  CSI_LANE_CTRL9 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_ln0_csi_2phase_ctrl9;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_ln0_csi_2phase_ctrl9 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL9;

typedef struct{
    unsigned  CSI_LANE_CTRL10 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_ln0_csi_2phase_ctrl10;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_ln0_csi_2phase_ctrl10 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL10;

typedef struct{
    unsigned  CSI_LANE_CTRL11 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_ln0_csi_2phase_ctrl11;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_ln0_csi_2phase_ctrl11 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL11;

typedef struct{
    unsigned  CSI_LANE_CTRL12 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_ln0_csi_2phase_ctrl12;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_ln0_csi_2phase_ctrl12 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL12;

typedef struct{
    unsigned  CSI_LANE_CTRL13 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_ln0_csi_2phase_ctrl13;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_ln0_csi_2phase_ctrl13 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL13;

typedef struct{
    unsigned  CSI_LANE_CTRL14 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_ln0_csi_2phase_ctrl14;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_ln0_csi_2phase_ctrl14 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL14;

typedef struct{
    unsigned  CSI_LANE_CTRL15 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_ln0_csi_2phase_ctrl15;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_ln0_csi_2phase_ctrl15 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL15;

typedef struct{
    unsigned  CSI_LANE_CTRL16 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_ln0_csi_2phase_ctrl16;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_ln0_csi_2phase_ctrl16 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL16;

typedef struct{
    unsigned  CSI_LANE_CTRL17 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_ln0_csi_2phase_ctrl17;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_ln0_csi_2phase_ctrl17 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL17;

typedef struct{
    unsigned  CSI_LANE_CTRL18 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_ln0_csi_2phase_ctrl18;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_ln0_csi_2phase_ctrl18 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL18;

typedef struct{
    unsigned  CSI_LANE_CTRL19 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_ln0_csi_2phase_ctrl19;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_ln0_csi_2phase_ctrl19 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL19;

typedef struct{
    unsigned  CSI_LANE_CTRL20 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_ln0_csi_2phase_ctrl20;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_ln0_csi_2phase_ctrl20 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL20;

typedef struct{
    unsigned  CSI_LANE_CTRL21 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_ln0_csi_2phase_ctrl21;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_ln0_csi_2phase_ctrl21 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL21;

typedef struct{
    unsigned  CSI_LANE_CTRL22 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_ln0_csi_2phase_ctrl22;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_ln0_csi_2phase_ctrl22 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL22;

typedef struct{
    unsigned  CSI_LANE_CTRL23 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_ln0_csi_2phase_ctrl23;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_ln0_csi_2phase_ctrl23 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL23;

typedef struct{
    unsigned  CSI_LANE_CTRL24 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_ln0_csi_2phase_ctrl24;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_ln0_csi_2phase_ctrl24 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL24;

typedef struct{
    unsigned  CSI_LANE_CTRL25 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_ln0_csi_2phase_ctrl25;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_ln0_csi_2phase_ctrl25 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL25;

typedef struct{
    unsigned  CSI_LANE_CTRL26 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_ln0_csi_2phase_ctrl26;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_ln0_csi_2phase_ctrl26 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL26;

typedef struct{
    unsigned  CSI_LANE_CTRL27 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_ln0_csi_2phase_ctrl27;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_ln0_csi_2phase_ctrl27 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL27;

typedef struct{
    unsigned  CSI_LANE_CTRL28 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_ln0_csi_2phase_ctrl28;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_ln0_csi_2phase_ctrl28 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL28;

typedef struct{
    unsigned  CSI_LANE_CTRL29 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_ln0_csi_2phase_ctrl29;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_ln0_csi_2phase_ctrl29 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL29;

typedef struct{
    unsigned  CSI_LANE_CTRL30 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_ln0_csi_2phase_ctrl30;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_ln0_csi_2phase_ctrl30 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL30;

typedef struct{
    unsigned  CSI_LANE_CTRL31 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_ln0_csi_2phase_ctrl31;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_ln0_csi_2phase_ctrl31 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL31;

typedef struct{
    unsigned  CSI_LANE_CTRL32 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_ln0_csi_2phase_ctrl32;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_ln0_csi_2phase_ctrl32 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL32;

typedef struct{
    unsigned  CSI_LANE_CTRL33 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_ln0_csi_2phase_ctrl33;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_ln0_csi_2phase_ctrl33 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL33;

typedef struct{
    unsigned  CSI_LANE_CTRL34 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_ln0_csi_2phase_ctrl34;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_ln0_csi_2phase_ctrl34 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL34;

typedef struct{
    unsigned  CSI_LANE_CTRL35 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_ln0_csi_2phase_ctrl35;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_ln0_csi_2phase_ctrl35 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_CTRL35;

typedef struct{
    unsigned  CSI_LANE_STATUS0 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_ln0_csi_2phase_status0;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_ln0_csi_2phase_status0 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_STATUS0;

typedef struct{
    unsigned  CSI_LANE_STATUS1 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_ln0_csi_2phase_status1;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_ln0_csi_2phase_status1 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_STATUS1;

typedef struct{
    unsigned  CSI_LANE_STATUS2 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_ln0_csi_2phase_status2;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_ln0_csi_2phase_status2 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_STATUS2;

typedef struct{
    unsigned  CSI_LANE_STATUS3 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_ln0_csi_2phase_status3;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_ln0_csi_2phase_status3 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_STATUS3;

typedef struct{
    unsigned  CSI_LANE_STATUS4 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_ln0_csi_2phase_status4;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_ln0_csi_2phase_status4 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_STATUS4;

typedef struct{
    unsigned  CSI_LANE_STATUS5 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_ln0_csi_2phase_status5;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_ln0_csi_2phase_status5 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_STATUS5;

typedef struct{
    unsigned  CSI_LANE_STATUS6 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_ln0_csi_2phase_status6;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_ln0_csi_2phase_status6 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_STATUS6;

typedef struct{
    unsigned  CSI_LANE_STATUS7 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_ln0_csi_2phase_status7;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_ln0_csi_2phase_status7 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_STATUS7;

typedef struct{
    unsigned  CSI_LANE_STATUS8 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_ln0_csi_2phase_status8;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_ln0_csi_2phase_status8 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_STATUS8;

typedef struct{
    unsigned  CSI_LANE_STATUS9 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_ln0_csi_2phase_status9;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_ln0_csi_2phase_status9 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_STATUS9;

typedef struct{
    unsigned  CSI_LANE_STATUS10 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_ln0_csi_2phase_status10;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_ln0_csi_2phase_status10 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_STATUS10;

typedef struct{
    unsigned  CSI_LANE_STATUS11 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_ln0_csi_2phase_status11;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_ln0_csi_2phase_status11 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_STATUS11;

typedef struct{
    unsigned  CSI_LANE_STATUS12 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_ln0_csi_2phase_status12;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_ln0_csi_2phase_status12 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_STATUS12;

typedef struct{
    unsigned  CSI_LANE_STATUS13 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_ln0_csi_2phase_status13;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_ln0_csi_2phase_status13 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_STATUS13;

typedef struct{
    unsigned  CSI_LANE_STATUS14 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_ln0_csi_2phase_status14;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_ln0_csi_2phase_status14 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_STATUS14;

typedef struct{
    unsigned  CSI_LANE_STATUS15 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_ln0_csi_2phase_status15;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_ln0_csi_2phase_status15 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN0_CSI_2PHASE_STATUS15;

typedef struct{
    unsigned  CSI_LANE_CTRL0 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_ln2_csi_2phase_ctrl0;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_ln2_csi_2phase_ctrl0 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL0;

typedef struct{
    unsigned  CSI_LANE_CTRL1 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_ln2_csi_2phase_ctrl1;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_ln2_csi_2phase_ctrl1 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL1;

typedef struct{
    unsigned  CSI_LANE_CTRL2 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_ln2_csi_2phase_ctrl2;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_ln2_csi_2phase_ctrl2 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL2;

typedef struct{
    unsigned  CSI_LANE_CTRL3 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_ln2_csi_2phase_ctrl3;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_ln2_csi_2phase_ctrl3 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL3;

typedef struct{
    unsigned  CSI_LANE_CTRL4 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_ln2_csi_2phase_ctrl4;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_ln2_csi_2phase_ctrl4 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL4;

typedef struct{
    unsigned  CSI_LANE_CTRL5 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_ln2_csi_2phase_ctrl5;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_ln2_csi_2phase_ctrl5 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL5;

typedef struct{
    unsigned  CSI_LANE_CTRL6 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_ln2_csi_2phase_ctrl6;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_ln2_csi_2phase_ctrl6 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL6;

typedef struct{
    unsigned  CSI_LANE_CTRL7 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_ln2_csi_2phase_ctrl7;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_ln2_csi_2phase_ctrl7 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL7;

typedef struct{
    unsigned  CSI_LANE_CTRL8 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_ln2_csi_2phase_ctrl8;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_ln2_csi_2phase_ctrl8 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL8;

typedef struct{
    unsigned  CSI_LANE_CTRL9 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_ln2_csi_2phase_ctrl9;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_ln2_csi_2phase_ctrl9 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL9;

typedef struct{
    unsigned  CSI_LANE_CTRL10 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_ln2_csi_2phase_ctrl10;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_ln2_csi_2phase_ctrl10 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL10;

typedef struct{
    unsigned  CSI_LANE_CTRL11 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_ln2_csi_2phase_ctrl11;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_ln2_csi_2phase_ctrl11 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL11;

typedef struct{
    unsigned  CSI_LANE_CTRL12 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_ln2_csi_2phase_ctrl12;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_ln2_csi_2phase_ctrl12 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL12;

typedef struct{
    unsigned  CSI_LANE_CTRL13 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_ln2_csi_2phase_ctrl13;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_ln2_csi_2phase_ctrl13 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL13;

typedef struct{
    unsigned  CSI_LANE_CTRL14 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_ln2_csi_2phase_ctrl14;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_ln2_csi_2phase_ctrl14 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL14;

typedef struct{
    unsigned  CSI_LANE_CTRL15 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_ln2_csi_2phase_ctrl15;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_ln2_csi_2phase_ctrl15 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL15;

typedef struct{
    unsigned  CSI_LANE_CTRL16 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_ln2_csi_2phase_ctrl16;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_ln2_csi_2phase_ctrl16 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL16;

typedef struct{
    unsigned  CSI_LANE_CTRL17 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_ln2_csi_2phase_ctrl17;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_ln2_csi_2phase_ctrl17 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL17;

typedef struct{
    unsigned  CSI_LANE_CTRL18 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_ln2_csi_2phase_ctrl18;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_ln2_csi_2phase_ctrl18 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL18;

typedef struct{
    unsigned  CSI_LANE_CTRL19 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_ln2_csi_2phase_ctrl19;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_ln2_csi_2phase_ctrl19 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL19;

typedef struct{
    unsigned  CSI_LANE_CTRL20 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_ln2_csi_2phase_ctrl20;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_ln2_csi_2phase_ctrl20 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL20;

typedef struct{
    unsigned  CSI_LANE_CTRL21 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_ln2_csi_2phase_ctrl21;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_ln2_csi_2phase_ctrl21 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL21;

typedef struct{
    unsigned  CSI_LANE_CTRL22 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_ln2_csi_2phase_ctrl22;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_ln2_csi_2phase_ctrl22 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL22;

typedef struct{
    unsigned  CSI_LANE_CTRL23 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_ln2_csi_2phase_ctrl23;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_ln2_csi_2phase_ctrl23 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL23;

typedef struct{
    unsigned  CSI_LANE_CTRL24 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_ln2_csi_2phase_ctrl24;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_ln2_csi_2phase_ctrl24 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL24;

typedef struct{
    unsigned  CSI_LANE_CTRL25 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_ln2_csi_2phase_ctrl25;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_ln2_csi_2phase_ctrl25 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL25;

typedef struct{
    unsigned  CSI_LANE_CTRL26 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_ln2_csi_2phase_ctrl26;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_ln2_csi_2phase_ctrl26 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL26;

typedef struct{
    unsigned  CSI_LANE_CTRL27 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_ln2_csi_2phase_ctrl27;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_ln2_csi_2phase_ctrl27 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL27;

typedef struct{
    unsigned  CSI_LANE_CTRL28 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_ln2_csi_2phase_ctrl28;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_ln2_csi_2phase_ctrl28 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL28;

typedef struct{
    unsigned  CSI_LANE_CTRL29 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_ln2_csi_2phase_ctrl29;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_ln2_csi_2phase_ctrl29 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL29;

typedef struct{
    unsigned  CSI_LANE_CTRL30 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_ln2_csi_2phase_ctrl30;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_ln2_csi_2phase_ctrl30 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL30;

typedef struct{
    unsigned  CSI_LANE_CTRL31 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_ln2_csi_2phase_ctrl31;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_ln2_csi_2phase_ctrl31 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL31;

typedef struct{
    unsigned  CSI_LANE_CTRL32 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_ln2_csi_2phase_ctrl32;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_ln2_csi_2phase_ctrl32 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL32;

typedef struct{
    unsigned  CSI_LANE_CTRL33 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_ln2_csi_2phase_ctrl33;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_ln2_csi_2phase_ctrl33 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL33;

typedef struct{
    unsigned  CSI_LANE_CTRL34 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_ln2_csi_2phase_ctrl34;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_ln2_csi_2phase_ctrl34 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL34;

typedef struct{
    unsigned  CSI_LANE_CTRL35 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_ln2_csi_2phase_ctrl35;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_ln2_csi_2phase_ctrl35 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_CTRL35;

typedef struct{
    unsigned  CSI_LANE_STATUS0 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_ln2_csi_2phase_status0;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_ln2_csi_2phase_status0 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_STATUS0;

typedef struct{
    unsigned  CSI_LANE_STATUS1 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_ln2_csi_2phase_status1;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_ln2_csi_2phase_status1 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_STATUS1;

typedef struct{
    unsigned  CSI_LANE_STATUS2 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_ln2_csi_2phase_status2;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_ln2_csi_2phase_status2 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_STATUS2;

typedef struct{
    unsigned  CSI_LANE_STATUS3 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_ln2_csi_2phase_status3;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_ln2_csi_2phase_status3 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_STATUS3;

typedef struct{
    unsigned  CSI_LANE_STATUS4 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_ln2_csi_2phase_status4;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_ln2_csi_2phase_status4 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_STATUS4;

typedef struct{
    unsigned  CSI_LANE_STATUS5 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_ln2_csi_2phase_status5;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_ln2_csi_2phase_status5 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_STATUS5;

typedef struct{
    unsigned  CSI_LANE_STATUS6 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_ln2_csi_2phase_status6;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_ln2_csi_2phase_status6 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_STATUS6;

typedef struct{
    unsigned  CSI_LANE_STATUS7 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_ln2_csi_2phase_status7;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_ln2_csi_2phase_status7 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_STATUS7;

typedef struct{
    unsigned  CSI_LANE_STATUS8 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_ln2_csi_2phase_status8;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_ln2_csi_2phase_status8 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_STATUS8;

typedef struct{
    unsigned  CSI_LANE_STATUS9 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_ln2_csi_2phase_status9;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_ln2_csi_2phase_status9 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_STATUS9;

typedef struct{
    unsigned  CSI_LANE_STATUS10 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_ln2_csi_2phase_status10;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_ln2_csi_2phase_status10 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_STATUS10;

typedef struct{
    unsigned  CSI_LANE_STATUS11 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_ln2_csi_2phase_status11;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_ln2_csi_2phase_status11 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_STATUS11;

typedef struct{
    unsigned  CSI_LANE_STATUS12 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_ln2_csi_2phase_status12;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_ln2_csi_2phase_status12 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_STATUS12;

typedef struct{
    unsigned  CSI_LANE_STATUS13 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_ln2_csi_2phase_status13;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_ln2_csi_2phase_status13 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_STATUS13;

typedef struct{
    unsigned  CSI_LANE_STATUS14 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_ln2_csi_2phase_status14;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_ln2_csi_2phase_status14 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_STATUS14;

typedef struct{
    unsigned  CSI_LANE_STATUS15 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_ln2_csi_2phase_status15;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_ln2_csi_2phase_status15 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LN2_CSI_2PHASE_STATUS15;

typedef struct{
    unsigned  CSI_LANE_CTRL0 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_lnck_csi_2phase_ctrl0;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_lnck_csi_2phase_ctrl0 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL0;

typedef struct{
    unsigned  CSI_LANE_CTRL1 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_lnck_csi_2phase_ctrl1;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_lnck_csi_2phase_ctrl1 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL1;

typedef struct{
    unsigned  CSI_LANE_CTRL2 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_lnck_csi_2phase_ctrl2;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_lnck_csi_2phase_ctrl2 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL2;

typedef struct{
    unsigned  CSI_LANE_CTRL3 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_lnck_csi_2phase_ctrl3;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_lnck_csi_2phase_ctrl3 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL3;

typedef struct{
    unsigned  CSI_LANE_CTRL4 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_lnck_csi_2phase_ctrl4;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_lnck_csi_2phase_ctrl4 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL4;

typedef struct{
    unsigned  CSI_LANE_CTRL5 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_lnck_csi_2phase_ctrl5;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_lnck_csi_2phase_ctrl5 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL5;

typedef struct{
    unsigned  CSI_LANE_CTRL6 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_lnck_csi_2phase_ctrl6;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_lnck_csi_2phase_ctrl6 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL6;

typedef struct{
    unsigned  CSI_LANE_CTRL7 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_lnck_csi_2phase_ctrl7;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_lnck_csi_2phase_ctrl7 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL7;

typedef struct{
    unsigned  CSI_LANE_CTRL8 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_lnck_csi_2phase_ctrl8;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_lnck_csi_2phase_ctrl8 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL8;

typedef struct{
    unsigned  CSI_LANE_CTRL9 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_lnck_csi_2phase_ctrl9;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_lnck_csi_2phase_ctrl9 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL9;

typedef struct{
    unsigned  CSI_LANE_CTRL10 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_lnck_csi_2phase_ctrl10;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_lnck_csi_2phase_ctrl10 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL10;

typedef struct{
    unsigned  CSI_LANE_CTRL11 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_lnck_csi_2phase_ctrl11;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_lnck_csi_2phase_ctrl11 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL11;

typedef struct{
    unsigned  CSI_LANE_CTRL12 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_lnck_csi_2phase_ctrl12;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_lnck_csi_2phase_ctrl12 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL12;

typedef struct{
    unsigned  CSI_LANE_CTRL13 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_lnck_csi_2phase_ctrl13;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_lnck_csi_2phase_ctrl13 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL13;

typedef struct{
    unsigned  CSI_LANE_CTRL14 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_lnck_csi_2phase_ctrl14;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_lnck_csi_2phase_ctrl14 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL14;

typedef struct{
    unsigned  CSI_LANE_CTRL15 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_lnck_csi_2phase_ctrl15;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_lnck_csi_2phase_ctrl15 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL15;

typedef struct{
    unsigned  CSI_LANE_CTRL16 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_lnck_csi_2phase_ctrl16;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_lnck_csi_2phase_ctrl16 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL16;

typedef struct{
    unsigned  CSI_LANE_CTRL17 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_lnck_csi_2phase_ctrl17;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_lnck_csi_2phase_ctrl17 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL17;

typedef struct{
    unsigned  CSI_LANE_CTRL18 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_lnck_csi_2phase_ctrl18;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_lnck_csi_2phase_ctrl18 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL18;

typedef struct{
    unsigned  CSI_LANE_CTRL19 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_lnck_csi_2phase_ctrl19;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_lnck_csi_2phase_ctrl19 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL19;

typedef struct{
    unsigned  CSI_LANE_CTRL20 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_lnck_csi_2phase_ctrl20;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_lnck_csi_2phase_ctrl20 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL20;

typedef struct{
    unsigned  CSI_LANE_CTRL21 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_lnck_csi_2phase_ctrl21;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_lnck_csi_2phase_ctrl21 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL21;

typedef struct{
    unsigned  CSI_LANE_CTRL22 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_lnck_csi_2phase_ctrl22;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_lnck_csi_2phase_ctrl22 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL22;

typedef struct{
    unsigned  CSI_LANE_CTRL23 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_lnck_csi_2phase_ctrl23;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_lnck_csi_2phase_ctrl23 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL23;

typedef struct{
    unsigned  CSI_LANE_CTRL24 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_lnck_csi_2phase_ctrl24;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_lnck_csi_2phase_ctrl24 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL24;

typedef struct{
    unsigned  CSI_LANE_CTRL25 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_lnck_csi_2phase_ctrl25;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_lnck_csi_2phase_ctrl25 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL25;

typedef struct{
    unsigned  CSI_LANE_CTRL26 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_lnck_csi_2phase_ctrl26;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_lnck_csi_2phase_ctrl26 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL26;

typedef struct{
    unsigned  CSI_LANE_CTRL27 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_lnck_csi_2phase_ctrl27;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_lnck_csi_2phase_ctrl27 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL27;

typedef struct{
    unsigned  CSI_LANE_CTRL28 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_lnck_csi_2phase_ctrl28;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_lnck_csi_2phase_ctrl28 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL28;

typedef struct{
    unsigned  CSI_LANE_CTRL29 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_lnck_csi_2phase_ctrl29;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_lnck_csi_2phase_ctrl29 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL29;

typedef struct{
    unsigned  CSI_LANE_CTRL30 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_lnck_csi_2phase_ctrl30;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_lnck_csi_2phase_ctrl30 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL30;

typedef struct{
    unsigned  CSI_LANE_CTRL31 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_lnck_csi_2phase_ctrl31;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_lnck_csi_2phase_ctrl31 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL31;

typedef struct{
    unsigned  CSI_LANE_CTRL32 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_lnck_csi_2phase_ctrl32;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_lnck_csi_2phase_ctrl32 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL32;

typedef struct{
    unsigned  CSI_LANE_CTRL33 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_lnck_csi_2phase_ctrl33;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_lnck_csi_2phase_ctrl33 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL33;

typedef struct{
    unsigned  CSI_LANE_CTRL34 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_lnck_csi_2phase_ctrl34;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_lnck_csi_2phase_ctrl34 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL34;

typedef struct{
    unsigned  CSI_LANE_CTRL35 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_lnck_csi_2phase_ctrl35;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_lnck_csi_2phase_ctrl35 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_CTRL35;

typedef struct{
    unsigned  CSI_LANE_STATUS0 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_lnck_csi_2phase_status0;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_lnck_csi_2phase_status0 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_STATUS0;

typedef struct{
    unsigned  CSI_LANE_STATUS1 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_lnck_csi_2phase_status1;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_lnck_csi_2phase_status1 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_STATUS1;

typedef struct{
    unsigned  CSI_LANE_STATUS2 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_lnck_csi_2phase_status2;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_lnck_csi_2phase_status2 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_STATUS2;

typedef struct{
    unsigned  CSI_LANE_STATUS3 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_lnck_csi_2phase_status3;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_lnck_csi_2phase_status3 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_STATUS3;

typedef struct{
    unsigned  CSI_LANE_STATUS4 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_lnck_csi_2phase_status4;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_lnck_csi_2phase_status4 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_STATUS4;

typedef struct{
    unsigned  CSI_LANE_STATUS5 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_lnck_csi_2phase_status5;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_lnck_csi_2phase_status5 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_STATUS5;

typedef struct{
    unsigned  CSI_LANE_STATUS6 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_lnck_csi_2phase_status6;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_lnck_csi_2phase_status6 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_STATUS6;

typedef struct{
    unsigned  CSI_LANE_STATUS7 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_lnck_csi_2phase_status7;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_lnck_csi_2phase_status7 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_STATUS7;

typedef struct{
    unsigned  CSI_LANE_STATUS8 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_lnck_csi_2phase_status8;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_lnck_csi_2phase_status8 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_STATUS8;

typedef struct{
    unsigned  CSI_LANE_STATUS9 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_lnck_csi_2phase_status9;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_lnck_csi_2phase_status9 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_STATUS9;

typedef struct{
    unsigned  CSI_LANE_STATUS10 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_lnck_csi_2phase_status10;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_lnck_csi_2phase_status10 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_STATUS10;

typedef struct{
    unsigned  CSI_LANE_STATUS11 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_lnck_csi_2phase_status11;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_lnck_csi_2phase_status11 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_STATUS11;

typedef struct{
    unsigned  CSI_LANE_STATUS12 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_lnck_csi_2phase_status12;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_lnck_csi_2phase_status12 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_STATUS12;

typedef struct{
    unsigned  CSI_LANE_STATUS13 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_lnck_csi_2phase_status13;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_lnck_csi_2phase_status13 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_STATUS13;

typedef struct{
    unsigned  CSI_LANE_STATUS14 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_lnck_csi_2phase_status14;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_lnck_csi_2phase_status14 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_STATUS14;

typedef struct{
    unsigned  CSI_LANE_STATUS15 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_lnck_csi_2phase_status15;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_lnck_csi_2phase_status15 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_LNCK_CSI_2PHASE_STATUS15;

typedef struct{
    unsigned  CSI_COMMON_CTRL0 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_ctrl0;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_ctrl0 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL0;

typedef struct{
    unsigned  CSI_COMMON_CTRL1 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_ctrl1;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_ctrl1 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL1;

typedef struct{
    unsigned  CSI_COMMON_CTRL2 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_ctrl2;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_ctrl2 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL2;

typedef struct{
    unsigned  CSI_COMMON_CTRL3 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_ctrl3;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_ctrl3 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL3;

typedef struct{
    unsigned  CSI_COMMON_CTRL4 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_ctrl4;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_ctrl4 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL4;

typedef struct{
    unsigned  CSI_COMMON_CTRL5_0 : 1; /* 0:0 */
    unsigned  CSI_COMMON_CTRL5_1 : 1; /* 1:1 */
    unsigned  CSI_COMMON_CTRL5_2 : 1; /* 2:2 */
    unsigned  CSI_COMMON_CTRL5_3 : 1; /* 3:3 */
    unsigned  CSI_COMMON_CTRL5_4 : 1; /* 4:4 */
    unsigned  CSI_COMMON_CTRL5_5 : 1; /* 5:5 */
    unsigned  CSI_COMMON_CTRL5_6 : 1; /* 6:6 */
    unsigned  CSI_COMMON_CTRL5_7 : 1; /* 7:7 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_ctrl5;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_ctrl5 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL5;

typedef struct{
    unsigned  CSI_COMMON_CTRL6_0 : 1; /* 0:0 */
    unsigned  CSI_COMMON_CTRL6_1 : 1; /* 1:1 */
    unsigned  CSI_COMMON_CTRL6_2 : 1; /* 2:2 */
    unsigned  CSI_COMMON_CTRL6_3 : 1; /* 3:3 */
    unsigned  CSI_COMMON_CTRL6_4 : 1; /* 4:4 */
    unsigned  CSI_COMMON_CTRL6_5 : 1; /* 5:5 */
    unsigned  CSI_COMMON_CTRL6_6 : 1; /* 6:6 */
    unsigned  CSI_COMMON_CTRL6_7 : 1; /* 7:7 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_ctrl6;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_ctrl6 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL6;

typedef struct{
    unsigned  CSI_COMMON_CTRL7_0 : 1; /* 0:0 */
    unsigned  CSI_COMMON_CTRL7_1 : 1; /* 1:1 */
    unsigned  CSI_COMMON_CTRL7_2 : 1; /* 2:2 */
    unsigned  CSI_COMMON_CTRL7_3 : 1; /* 3:3 */
    unsigned  CSI_COMMON_CTRL7_4 : 1; /* 4:4 */
    unsigned  CSI_COMMON_CTRL7_5 : 1; /* 5:5 */
    unsigned  CSI_COMMON_CTRL7_6 : 1; /* 6:6 */
    unsigned  CSI_COMMON_CTRL7_7 : 1; /* 7:7 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_ctrl7;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_ctrl7 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL7;

typedef struct{
    unsigned  CSI_COMMON_CTRL8 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_ctrl8;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_ctrl8 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL8;

typedef struct{
    unsigned  CSI_COMMON_CTRL9 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_ctrl9;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_ctrl9 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL9;

typedef struct{
    unsigned  CSI_COMMON_CTRL10_0 : 1; /* 0:0 */
    unsigned  CSI_COMMON_CTRL10_1 : 1; /* 1:1 */
    unsigned  CSI_COMMON_CTRL10_2 : 1; /* 2:2 */
    unsigned  CSI_COMMON_CTRL10_3 : 1; /* 3:3 */
    unsigned  CSI_COMMON_CTRL10_4 : 1; /* 4:4 */
    unsigned  CSI_COMMON_CTRL10_5 : 1; /* 5:5 */
    unsigned  CSI_COMMON_CTRL10_6 : 1; /* 6:6 */
    unsigned  CSI_COMMON_CTRL10_7 : 1; /* 7:7 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_ctrl10;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_ctrl10 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL10;

typedef struct{
    unsigned  CSI_COMMON_CTRL11 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_ctrl11;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_ctrl11 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL11;

typedef struct{
    unsigned  CSI_COMMON_CTRL12 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_ctrl12;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_ctrl12 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL12;

typedef struct{
    unsigned  CSI_COMMON_CTRL13 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_ctrl13;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_ctrl13 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL13;

typedef struct{
    unsigned  CSI_COMMON_CTRL14 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_ctrl14;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_ctrl14 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL14;

typedef struct{
    unsigned  CSI_COMMON_CTRL15 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_ctrl15;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_ctrl15 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL15;

typedef struct{
    unsigned  CSI_COMMON_CTRL16 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_ctrl16;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_ctrl16 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL16;

typedef struct{
    unsigned  CSI_COMMON_CTRL17 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_ctrl17;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_ctrl17 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL17;

typedef struct{
    unsigned  CSI_COMMON_CTRL18 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_ctrl18;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_ctrl18 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL18;

typedef struct{
    unsigned  CSI_COMMON_CTRL19 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_ctrl19;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_ctrl19 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL19;

typedef struct{
    unsigned  CSI_COMMON_CTRL20 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_ctrl20;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_ctrl20 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL20;

typedef struct{
    unsigned  CSI_COMMON_CTRL21 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_ctrl21;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_ctrl21 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL21;

typedef struct{
    unsigned  CSI_COMMON_CTRL22 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_ctrl22;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_ctrl22 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL22;

typedef struct{
    unsigned  CSI_COMMON_CTRL23 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_ctrl23;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_ctrl23 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL23;

typedef struct{
    unsigned  CSI_COMMON_CTRL24 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_ctrl24;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_ctrl24 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL24;

typedef struct{
    unsigned  CSI_COMMON_CTRL25 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_ctrl25;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_ctrl25 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL25;

typedef struct{
    unsigned  CSI_COMMON_CTRL26 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_ctrl26;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_ctrl26 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL26;

typedef struct{
    unsigned  CSI_COMMON_CTRL27 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_ctrl27;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_ctrl27 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL27;

typedef struct{
    unsigned  CSI_COMMON_CTRL28 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_ctrl28;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_ctrl28 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL28;

typedef struct{
    unsigned  CSI_COMMON_CTRL29 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_ctrl29;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_ctrl29 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL29;

typedef struct{
    unsigned  CSI_COMMON_CTRL30 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_ctrl30;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_ctrl30 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL30;

typedef struct{
    unsigned  CSI_COMMON_CTRL31 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_ctrl31;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_ctrl31 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL31;

typedef struct{
    unsigned  CSI_COMMON_CTRL32 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_ctrl32;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_ctrl32 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL32;

typedef struct{
    unsigned  CSI_COMMON_CTRL33 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_ctrl33;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_ctrl33 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL33;

typedef struct{
    unsigned  CSI_COMMON_CTRL34 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_ctrl34;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_ctrl34 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL34;

typedef struct{
    unsigned  CSI_COMMON_CTRL35 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_ctrl35;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_ctrl35 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL35;

typedef struct{
    unsigned  CSI_COMMON_CTRL36 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_ctrl36;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_ctrl36 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL36;

typedef struct{
    unsigned  CSI_COMMON_CTRL37 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_ctrl37;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_ctrl37 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL37;

typedef struct{
    unsigned  CSI_COMMON_CTRL38 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_ctrl38;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_ctrl38 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL38;

typedef struct{
    unsigned  CSI_COMMON_CTRL39 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_ctrl39;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_ctrl39 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL39;

typedef struct{
    unsigned  CSI_COMMON_CTRL40 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_ctrl40;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_ctrl40 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL40;

typedef struct{
    unsigned  CSI_COMMON_CTRL41 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_ctrl41;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_ctrl41 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL41;

typedef struct{
    unsigned  CSI_COMMON_CTRL42 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_ctrl42;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_ctrl42 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL42;

typedef struct{
    unsigned  CSI_COMMON_CTRL43 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_ctrl43;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_ctrl43 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_CTRL43;

typedef struct{
    unsigned  CSI_COMMON_STATUS0_0 : 1; /* 0:0 */
    unsigned  CSI_COMMON_STATUS0_1 : 1; /* 1:1 */
    unsigned  CSI_COMMON_STATUS0_2 : 1; /* 2:2 */
    unsigned  CSI_COMMON_STATUS0_3 : 1; /* 3:3 */
    unsigned  CSI_COMMON_STATUS0_4 : 1; /* 4:4 */
    unsigned  CSI_COMMON_STATUS0_5 : 1; /* 5:5 */
    unsigned  CSI_COMMON_STATUS0_6 : 1; /* 6:6 */
    unsigned  CSI_COMMON_STATUS0_7 : 1; /* 7:7 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_status0;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_status0 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS0;

typedef struct{
    unsigned  CSI_COMMON_STATUS1_0 : 1; /* 0:0 */
    unsigned  CSI_COMMON_STATUS1_1 : 1; /* 1:1 */
    unsigned  CSI_COMMON_STATUS1_2 : 1; /* 2:2 */
    unsigned  CSI_COMMON_STATUS1_3 : 1; /* 3:3 */
    unsigned  CSI_COMMON_STATUS1_4 : 1; /* 4:4 */
    unsigned  CSI_COMMON_STATUS1_5 : 1; /* 5:5 */
    unsigned  CSI_COMMON_STATUS1_6 : 1; /* 6:6 */
    unsigned  CSI_COMMON_STATUS1_7 : 1; /* 7:7 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_status1;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_status1 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS1;

typedef struct{
    unsigned  CSI_COMMON_STATUS2_0 : 1; /* 0:0 */
    unsigned  CSI_COMMON_STATUS2_1 : 1; /* 1:1 */
    unsigned  CSI_COMMON_STATUS2_2 : 1; /* 2:2 */
    unsigned  CSI_COMMON_STATUS2_3 : 1; /* 3:3 */
    unsigned  CSI_COMMON_STATUS2_4 : 1; /* 4:4 */
    unsigned  CSI_COMMON_STATUS2_5 : 1; /* 5:5 */
    unsigned  CSI_COMMON_STATUS2_6 : 1; /* 6:6 */
    unsigned  CSI_COMMON_STATUS2_7 : 1; /* 7:7 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_status2;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_status2 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS2;

typedef struct{
    unsigned  CSI_COMMON_STATUS3_0 : 1; /* 0:0 */
    unsigned  CSI_COMMON_STATUS3_1 : 1; /* 1:1 */
    unsigned  CSI_COMMON_STATUS3_2 : 1; /* 2:2 */
    unsigned  CSI_COMMON_STATUS3_3 : 1; /* 3:3 */
    unsigned  CSI_COMMON_STATUS3_4 : 1; /* 4:4 */
    unsigned  CSI_COMMON_STATUS3_5 : 1; /* 5:5 */
    unsigned  CSI_COMMON_STATUS3_6 : 1; /* 6:6 */
    unsigned  CSI_COMMON_STATUS3_7 : 1; /* 7:7 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_status3;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_status3 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS3;

typedef struct{
    unsigned  CSI_COMMON_STATUS4_0 : 1; /* 0:0 */
    unsigned  CSI_COMMON_STATUS4_1 : 1; /* 1:1 */
    unsigned  CSI_COMMON_STATUS4_2 : 1; /* 2:2 */
    unsigned  CSI_COMMON_STATUS4_3 : 1; /* 3:3 */
    unsigned  CSI_COMMON_STATUS4_4 : 1; /* 4:4 */
    unsigned  CSI_COMMON_STATUS4_5 : 1; /* 5:5 */
    unsigned  CSI_COMMON_STATUS4_6 : 1; /* 6:6 */
    unsigned  CSI_COMMON_STATUS4_7 : 1; /* 7:7 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_status4;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_status4 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS4;

typedef struct{
    unsigned  CSI_COMMON_STATUS5_0 : 1; /* 0:0 */
    unsigned  CSI_COMMON_STATUS5_1 : 1; /* 1:1 */
    unsigned  CSI_COMMON_STATUS5_2 : 1; /* 2:2 */
    unsigned  CSI_COMMON_STATUS5_3 : 1; /* 3:3 */
    unsigned  CSI_COMMON_STATUS5_4 : 1; /* 4:4 */
    unsigned  CSI_COMMON_STATUS5_5 : 1; /* 5:5 */
    unsigned  CSI_COMMON_STATUS5_6 : 1; /* 6:6 */
    unsigned  CSI_COMMON_STATUS5_7 : 1; /* 7:7 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_status5;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_status5 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS5;

typedef struct{
    unsigned  CSI_COMMON_STATUS6_0 : 1; /* 0:0 */
    unsigned  CSI_COMMON_STATUS6_1 : 1; /* 1:1 */
    unsigned  CSI_COMMON_STATUS6_2 : 1; /* 2:2 */
    unsigned  CSI_COMMON_STATUS6_3 : 1; /* 3:3 */
    unsigned  CSI_COMMON_STATUS6_4 : 1; /* 4:4 */
    unsigned  CSI_COMMON_STATUS6_5 : 1; /* 5:5 */
    unsigned  CSI_COMMON_STATUS6_6 : 1; /* 6:6 */
    unsigned  CSI_COMMON_STATUS6_7 : 1; /* 7:7 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_status6;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_status6 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS6;

typedef struct{
    unsigned  CSI_COMMON_STATUS7_0 : 1; /* 0:0 */
    unsigned  CSI_COMMON_STATUS7_1 : 1; /* 1:1 */
    unsigned  CSI_COMMON_STATUS7_2 : 1; /* 2:2 */
    unsigned  CSI_COMMON_STATUS7_3 : 1; /* 3:3 */
    unsigned  CSI_COMMON_STATUS7_4 : 1; /* 4:4 */
    unsigned  CSI_COMMON_STATUS7_5 : 1; /* 5:5 */
    unsigned  CSI_COMMON_STATUS7_6 : 1; /* 6:6 */
    unsigned  CSI_COMMON_STATUS7_7 : 1; /* 7:7 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_status7;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_status7 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS7;

typedef struct{
    unsigned  CSI_COMMON_STATUS8_0 : 1; /* 0:0 */
    unsigned  CSI_COMMON_STATUS8_1 : 1; /* 1:1 */
    unsigned  CSI_COMMON_STATUS8_2 : 1; /* 2:2 */
    unsigned  CSI_COMMON_STATUS8_3 : 1; /* 3:3 */
    unsigned  CSI_COMMON_STATUS8_4 : 1; /* 4:4 */
    unsigned  CSI_COMMON_STATUS8_5 : 1; /* 5:5 */
    unsigned  CSI_COMMON_STATUS8_6 : 1; /* 6:6 */
    unsigned  CSI_COMMON_STATUS8_7 : 1; /* 7:7 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_status8;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_status8 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS8;

typedef struct{
    unsigned  CSI_COMMON_STATUS9_0 : 1; /* 0:0 */
    unsigned  CSI_COMMON_STATUS9_1 : 1; /* 1:1 */
    unsigned  CSI_COMMON_STATUS9_2 : 1; /* 2:2 */
    unsigned  CSI_COMMON_STATUS9_3 : 1; /* 3:3 */
    unsigned  CSI_COMMON_STATUS9_4 : 1; /* 4:4 */
    unsigned  CSI_COMMON_STATUS9_5 : 1; /* 5:5 */
    unsigned  CSI_COMMON_STATUS9_6 : 1; /* 6:6 */
    unsigned  CSI_COMMON_STATUS9_7 : 1; /* 7:7 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_status9;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_status9 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS9;

typedef struct{
    unsigned  CSI_COMMON_STATUS10_0 : 1; /* 0:0 */
    unsigned  CSI_COMMON_STATUS10_1 : 1; /* 1:1 */
    unsigned  CSI_COMMON_STATUS10_2 : 1; /* 2:2 */
    unsigned  CSI_COMMON_STATUS10_3 : 1; /* 3:3 */
    unsigned  CSI_COMMON_STATUS10_4 : 1; /* 4:4 */
    unsigned  CSI_COMMON_STATUS10_5 : 1; /* 5:5 */
    unsigned  CSI_COMMON_STATUS10_6 : 1; /* 6:6 */
    unsigned  CSI_COMMON_STATUS10_7 : 1; /* 7:7 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_status10;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_status10 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS10;

typedef struct{
    unsigned  CSI_COMMON_STATUS11 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_status11;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_status11 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS11;

typedef struct{
    unsigned  CSI_COMMON_STATUS12 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_status12;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_status12 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS12;

typedef struct{
    unsigned  CSI_COMMON_STATUS13 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_status13;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_status13 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS13;

typedef struct{
    unsigned  CSI_COMMON_STATUS14 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_status14;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_status14 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS14;

typedef struct{
    unsigned  CSI_COMMON_STATUS15 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_status15;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_status15 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS15;

typedef struct{
    unsigned  CSI_COMMON_STATUS16 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_status16;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_status16 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS16;

typedef struct{
    unsigned  CSI_COMMON_STATUS17 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_status17;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_status17 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS17;

typedef struct{
    unsigned  CSI_COMMON_STATUS18 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_status18;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_status18 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS18;

typedef struct{
    unsigned  CSI_COMMON_STATUS19 : 8; /* 7:0 */
    unsigned  UNUSED0 : 24; /* 31:8 */
} _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_status19;

typedef union{
    _cm_mipi_csi_2lane_phy_3_csiphy_cmn_csi_common_status19 bitfields,bits;
    unsigned int u32All;

} CM_MIPI_CSI_2LANE_PHY_3_CSIPHY_CMN_CSI_COMMON_STATUS19;

/*----------------------------------------------------------------------
        ENUM Data Structures
----------------------------------------------------------------------*/
#endif // TITAN170_CM_MIPI_CSI_2LANE_H
