############################################################
## This file is generated automatically by Vitis HLS.
## Please DO NOT edit it.
## Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
############################################################
set_directive_pipeline "test_func/SUM_LOOP"
set_directive_top -name test_func "test_func"
