//
// Copyright (c) 2016 NVIDIA Corporation.
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
// modification, are permitted provided that the following conditions
// are met:
//  * Redistributions of source code must retain the above copyright
//    notice, this list of conditions and the following disclaimer.
//  * Redistributions in binary form must reproduce the above copyright
//    notice, this list of conditions and the following disclaimer in the
//    documentation and/or other materials provided with the distribution.
//  * Neither the name of NVIDIA CORPORATION nor the names of its
//    contributors may be used to endorse or promote products derived
//    from this software without specific prior written permission.
//
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS ``AS IS'' AND ANY
// EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
// PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE COPYRIGHT OWNER OR
// CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
// EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
// PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
// PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
// OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
//

//
// DO NOT EDIT - generated by simspec!
//

#ifndef ___ARMSS_AON_CFG_H_INC_
#define ___ARMSS_AON_CFG_H_INC_

// Register MSS_AON_CFG_CLK_DIVIDER_0
#define MSS_AON_CFG_CLK_DIVIDER_0                       _MK_ADDR_CONST(0x8)
#define MSS_AON_CFG_CLK_DIVIDER_0_SECURE                        0x0
#define MSS_AON_CFG_CLK_DIVIDER_0_SCR                   0
#define MSS_AON_CFG_CLK_DIVIDER_0_WORD_COUNT                    0x1
#define MSS_AON_CFG_CLK_DIVIDER_0_RESET_VAL                     _MK_MASK_CONST(0x3)
#define MSS_AON_CFG_CLK_DIVIDER_0_RESET_MASK                    _MK_MASK_CONST(0x7)
#define MSS_AON_CFG_CLK_DIVIDER_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_CLK_DIVIDER_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_CLK_DIVIDER_0_READ_MASK                     _MK_MASK_CONST(0x7)
#define MSS_AON_CFG_CLK_DIVIDER_0_WRITE_MASK                    _MK_MASK_CONST(0x7)
#define MSS_AON_CFG_CLK_DIVIDER_0_SKIP_SHIFT                    _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_CLK_DIVIDER_0_SKIP_FIELD                    _MK_FIELD_CONST(0x7, MSS_AON_CFG_CLK_DIVIDER_0_SKIP_SHIFT)
#define MSS_AON_CFG_CLK_DIVIDER_0_SKIP_RANGE                    2:0
#define MSS_AON_CFG_CLK_DIVIDER_0_SKIP_WOFFSET                  0x0
#define MSS_AON_CFG_CLK_DIVIDER_0_SKIP_DEFAULT                  _MK_MASK_CONST(0x3)
#define MSS_AON_CFG_CLK_DIVIDER_0_SKIP_DEFAULT_MASK                     _MK_MASK_CONST(0x7)
#define MSS_AON_CFG_CLK_DIVIDER_0_SKIP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_CLK_DIVIDER_0_SKIP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_CLK_DIVIDER_0_SKIP_NO_SKIP                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_CLK_DIVIDER_0_SKIP_SKIP_1                   _MK_ENUM_CONST(1)
#define MSS_AON_CFG_CLK_DIVIDER_0_SKIP_SKIP_2                   _MK_ENUM_CONST(2)
#define MSS_AON_CFG_CLK_DIVIDER_0_SKIP_SKIP_3                   _MK_ENUM_CONST(3)
#define MSS_AON_CFG_CLK_DIVIDER_0_SKIP_SKIP_4                   _MK_ENUM_CONST(4)
#define MSS_AON_CFG_CLK_DIVIDER_0_SKIP_SKIP_5                   _MK_ENUM_CONST(5)
#define MSS_AON_CFG_CLK_DIVIDER_0_SKIP_SKIP_6                   _MK_ENUM_CONST(6)
#define MSS_AON_CFG_CLK_DIVIDER_0_SKIP_SKIP_7                   _MK_ENUM_CONST(7)


// Register MSS_AON_CFG_KEY_STATUS_0
#define MSS_AON_CFG_KEY_STATUS_0                        _MK_ADDR_CONST(0xc)
#define MSS_AON_CFG_KEY_STATUS_0_SECURE                         0x0
#define MSS_AON_CFG_KEY_STATUS_0_SCR                    0
#define MSS_AON_CFG_KEY_STATUS_0_WORD_COUNT                     0x1
#define MSS_AON_CFG_KEY_STATUS_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY_STATUS_0_RESET_MASK                     _MK_MASK_CONST(0x1010101)
#define MSS_AON_CFG_KEY_STATUS_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY_STATUS_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY_STATUS_0_READ_MASK                      _MK_MASK_CONST(0x1010101)
#define MSS_AON_CFG_KEY_STATUS_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY_STATUS_0_KEY0_PARITY_SHIFT                      _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_KEY_STATUS_0_KEY0_PARITY_FIELD                      _MK_FIELD_CONST(0x1, MSS_AON_CFG_KEY_STATUS_0_KEY0_PARITY_SHIFT)
#define MSS_AON_CFG_KEY_STATUS_0_KEY0_PARITY_RANGE                      0:0
#define MSS_AON_CFG_KEY_STATUS_0_KEY0_PARITY_WOFFSET                    0x0
#define MSS_AON_CFG_KEY_STATUS_0_KEY0_PARITY_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY_STATUS_0_KEY0_PARITY_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_KEY_STATUS_0_KEY0_PARITY_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY_STATUS_0_KEY0_PARITY_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY_STATUS_0_KEY0_PARITY_INIT_ENUM                  CLEAN
#define MSS_AON_CFG_KEY_STATUS_0_KEY0_PARITY_CLEAN                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_KEY_STATUS_0_KEY0_PARITY_DETECTED                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_KEY_STATUS_0_KEY1_PARITY_SHIFT                      _MK_SHIFT_CONST(8)
#define MSS_AON_CFG_KEY_STATUS_0_KEY1_PARITY_FIELD                      _MK_FIELD_CONST(0x1, MSS_AON_CFG_KEY_STATUS_0_KEY1_PARITY_SHIFT)
#define MSS_AON_CFG_KEY_STATUS_0_KEY1_PARITY_RANGE                      8:8
#define MSS_AON_CFG_KEY_STATUS_0_KEY1_PARITY_WOFFSET                    0x0
#define MSS_AON_CFG_KEY_STATUS_0_KEY1_PARITY_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY_STATUS_0_KEY1_PARITY_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_KEY_STATUS_0_KEY1_PARITY_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY_STATUS_0_KEY1_PARITY_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY_STATUS_0_KEY1_PARITY_INIT_ENUM                  CLEAN
#define MSS_AON_CFG_KEY_STATUS_0_KEY1_PARITY_CLEAN                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_KEY_STATUS_0_KEY1_PARITY_DETECTED                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_KEY_STATUS_0_KEY2_PARITY_SHIFT                      _MK_SHIFT_CONST(16)
#define MSS_AON_CFG_KEY_STATUS_0_KEY2_PARITY_FIELD                      _MK_FIELD_CONST(0x1, MSS_AON_CFG_KEY_STATUS_0_KEY2_PARITY_SHIFT)
#define MSS_AON_CFG_KEY_STATUS_0_KEY2_PARITY_RANGE                      16:16
#define MSS_AON_CFG_KEY_STATUS_0_KEY2_PARITY_WOFFSET                    0x0
#define MSS_AON_CFG_KEY_STATUS_0_KEY2_PARITY_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY_STATUS_0_KEY2_PARITY_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_KEY_STATUS_0_KEY2_PARITY_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY_STATUS_0_KEY2_PARITY_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY_STATUS_0_KEY2_PARITY_INIT_ENUM                  CLEAN
#define MSS_AON_CFG_KEY_STATUS_0_KEY2_PARITY_CLEAN                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_KEY_STATUS_0_KEY2_PARITY_DETECTED                   _MK_ENUM_CONST(1)

#define MSS_AON_CFG_KEY_STATUS_0_KEY3_PARITY_SHIFT                      _MK_SHIFT_CONST(24)
#define MSS_AON_CFG_KEY_STATUS_0_KEY3_PARITY_FIELD                      _MK_FIELD_CONST(0x1, MSS_AON_CFG_KEY_STATUS_0_KEY3_PARITY_SHIFT)
#define MSS_AON_CFG_KEY_STATUS_0_KEY3_PARITY_RANGE                      24:24
#define MSS_AON_CFG_KEY_STATUS_0_KEY3_PARITY_WOFFSET                    0x0
#define MSS_AON_CFG_KEY_STATUS_0_KEY3_PARITY_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY_STATUS_0_KEY3_PARITY_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_KEY_STATUS_0_KEY3_PARITY_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY_STATUS_0_KEY3_PARITY_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY_STATUS_0_KEY3_PARITY_INIT_ENUM                  CLEAN
#define MSS_AON_CFG_KEY_STATUS_0_KEY3_PARITY_CLEAN                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_KEY_STATUS_0_KEY3_PARITY_DETECTED                   _MK_ENUM_CONST(1)


// Register MSS_AON_CFG_KEY_CPU_CONTROL_0
#define MSS_AON_CFG_KEY_CPU_CONTROL_0                   _MK_ADDR_CONST(0x14)
#define MSS_AON_CFG_KEY_CPU_CONTROL_0_SECURE                    0x0
#define MSS_AON_CFG_KEY_CPU_CONTROL_0_SCR                       0
#define MSS_AON_CFG_KEY_CPU_CONTROL_0_WORD_COUNT                        0x1
#define MSS_AON_CFG_KEY_CPU_CONTROL_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY_CPU_CONTROL_0_RESET_MASK                        _MK_MASK_CONST(0x83ff)
#define MSS_AON_CFG_KEY_CPU_CONTROL_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY_CPU_CONTROL_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY_CPU_CONTROL_0_READ_MASK                         _MK_MASK_CONST(0x83ff)
#define MSS_AON_CFG_KEY_CPU_CONTROL_0_WRITE_MASK                        _MK_MASK_CONST(0x3ff)
#define MSS_AON_CFG_KEY_CPU_CONTROL_0_KEY_CPU_ADDR_SHIFT                        _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_KEY_CPU_CONTROL_0_KEY_CPU_ADDR_FIELD                        _MK_FIELD_CONST(0xff, MSS_AON_CFG_KEY_CPU_CONTROL_0_KEY_CPU_ADDR_SHIFT)
#define MSS_AON_CFG_KEY_CPU_CONTROL_0_KEY_CPU_ADDR_RANGE                        7:0
#define MSS_AON_CFG_KEY_CPU_CONTROL_0_KEY_CPU_ADDR_WOFFSET                      0x0
#define MSS_AON_CFG_KEY_CPU_CONTROL_0_KEY_CPU_ADDR_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY_CPU_CONTROL_0_KEY_CPU_ADDR_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define MSS_AON_CFG_KEY_CPU_CONTROL_0_KEY_CPU_ADDR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY_CPU_CONTROL_0_KEY_CPU_ADDR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define MSS_AON_CFG_KEY_CPU_CONTROL_0_KEY_CPU_LOCK_SHIFT                        _MK_SHIFT_CONST(8)
#define MSS_AON_CFG_KEY_CPU_CONTROL_0_KEY_CPU_LOCK_FIELD                        _MK_FIELD_CONST(0x3, MSS_AON_CFG_KEY_CPU_CONTROL_0_KEY_CPU_LOCK_SHIFT)
#define MSS_AON_CFG_KEY_CPU_CONTROL_0_KEY_CPU_LOCK_RANGE                        9:8
#define MSS_AON_CFG_KEY_CPU_CONTROL_0_KEY_CPU_LOCK_WOFFSET                      0x0
#define MSS_AON_CFG_KEY_CPU_CONTROL_0_KEY_CPU_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY_CPU_CONTROL_0_KEY_CPU_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define MSS_AON_CFG_KEY_CPU_CONTROL_0_KEY_CPU_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY_CPU_CONTROL_0_KEY_CPU_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY_CPU_CONTROL_0_KEY_CPU_LOCK_UNLOCK                       _MK_ENUM_CONST(0)
#define MSS_AON_CFG_KEY_CPU_CONTROL_0_KEY_CPU_LOCK_USER_LOCK                    _MK_ENUM_CONST(1)
#define MSS_AON_CFG_KEY_CPU_CONTROL_0_KEY_CPU_LOCK_LOCKED                       _MK_ENUM_CONST(2)

#define MSS_AON_CFG_KEY_CPU_CONTROL_0_KEY_CPU_DSBL_SHIFT                        _MK_SHIFT_CONST(15)
#define MSS_AON_CFG_KEY_CPU_CONTROL_0_KEY_CPU_DSBL_FIELD                        _MK_FIELD_CONST(0x1, MSS_AON_CFG_KEY_CPU_CONTROL_0_KEY_CPU_DSBL_SHIFT)
#define MSS_AON_CFG_KEY_CPU_CONTROL_0_KEY_CPU_DSBL_RANGE                        15:15
#define MSS_AON_CFG_KEY_CPU_CONTROL_0_KEY_CPU_DSBL_WOFFSET                      0x0
#define MSS_AON_CFG_KEY_CPU_CONTROL_0_KEY_CPU_DSBL_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY_CPU_CONTROL_0_KEY_CPU_DSBL_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_KEY_CPU_CONTROL_0_KEY_CPU_DSBL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY_CPU_CONTROL_0_KEY_CPU_DSBL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY_CPU_CONTROL_0_KEY_CPU_DSBL_OFF                  _MK_ENUM_CONST(0)
#define MSS_AON_CFG_KEY_CPU_CONTROL_0_KEY_CPU_DSBL_ON                   _MK_ENUM_CONST(1)


// Register MSS_AON_CFG_KEY_CPU_WR_DATA_0
#define MSS_AON_CFG_KEY_CPU_WR_DATA_0                   _MK_ADDR_CONST(0x18)
#define MSS_AON_CFG_KEY_CPU_WR_DATA_0_SECURE                    0x0
#define MSS_AON_CFG_KEY_CPU_WR_DATA_0_SCR                       0
#define MSS_AON_CFG_KEY_CPU_WR_DATA_0_WORD_COUNT                        0x1
#define MSS_AON_CFG_KEY_CPU_WR_DATA_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY_CPU_WR_DATA_0_RESET_MASK                        _MK_MASK_CONST(0xfff)
#define MSS_AON_CFG_KEY_CPU_WR_DATA_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY_CPU_WR_DATA_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY_CPU_WR_DATA_0_READ_MASK                         _MK_MASK_CONST(0xfff)
#define MSS_AON_CFG_KEY_CPU_WR_DATA_0_WRITE_MASK                        _MK_MASK_CONST(0xfff)
#define MSS_AON_CFG_KEY_CPU_WR_DATA_0_KEY_WR_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_KEY_CPU_WR_DATA_0_KEY_WR_DATA_FIELD                 _MK_FIELD_CONST(0xfff, MSS_AON_CFG_KEY_CPU_WR_DATA_0_KEY_WR_DATA_SHIFT)
#define MSS_AON_CFG_KEY_CPU_WR_DATA_0_KEY_WR_DATA_RANGE                 11:0
#define MSS_AON_CFG_KEY_CPU_WR_DATA_0_KEY_WR_DATA_WOFFSET                       0x0
#define MSS_AON_CFG_KEY_CPU_WR_DATA_0_KEY_WR_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY_CPU_WR_DATA_0_KEY_WR_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0xfff)
#define MSS_AON_CFG_KEY_CPU_WR_DATA_0_KEY_WR_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY_CPU_WR_DATA_0_KEY_WR_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register MSS_AON_CFG_KEY_CPU_RD_DATA_0
#define MSS_AON_CFG_KEY_CPU_RD_DATA_0                   _MK_ADDR_CONST(0x1c)
#define MSS_AON_CFG_KEY_CPU_RD_DATA_0_SECURE                    0x0
#define MSS_AON_CFG_KEY_CPU_RD_DATA_0_SCR                       0
#define MSS_AON_CFG_KEY_CPU_RD_DATA_0_WORD_COUNT                        0x1
#define MSS_AON_CFG_KEY_CPU_RD_DATA_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY_CPU_RD_DATA_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY_CPU_RD_DATA_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY_CPU_RD_DATA_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY_CPU_RD_DATA_0_READ_MASK                         _MK_MASK_CONST(0xfff)
#define MSS_AON_CFG_KEY_CPU_RD_DATA_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY_CPU_RD_DATA_0_KEY_RD_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_KEY_CPU_RD_DATA_0_KEY_RD_DATA_FIELD                 _MK_FIELD_CONST(0xfff, MSS_AON_CFG_KEY_CPU_RD_DATA_0_KEY_RD_DATA_SHIFT)
#define MSS_AON_CFG_KEY_CPU_RD_DATA_0_KEY_RD_DATA_RANGE                 11:0
#define MSS_AON_CFG_KEY_CPU_RD_DATA_0_KEY_RD_DATA_WOFFSET                       0x0
#define MSS_AON_CFG_KEY_CPU_RD_DATA_0_KEY_RD_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY_CPU_RD_DATA_0_KEY_RD_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY_CPU_RD_DATA_0_KEY_RD_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY_CPU_RD_DATA_0_KEY_RD_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register MSS_AON_CFG_KEY3_CONTROL_0
#define MSS_AON_CFG_KEY3_CONTROL_0                      _MK_ADDR_CONST(0x40)
#define MSS_AON_CFG_KEY3_CONTROL_0_SECURE                       0x0
#define MSS_AON_CFG_KEY3_CONTROL_0_SCR                  0
#define MSS_AON_CFG_KEY3_CONTROL_0_WORD_COUNT                   0x1
#define MSS_AON_CFG_KEY3_CONTROL_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY3_CONTROL_0_RESET_MASK                   _MK_MASK_CONST(0xf7)
#define MSS_AON_CFG_KEY3_CONTROL_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY3_CONTROL_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY3_CONTROL_0_READ_MASK                    _MK_MASK_CONST(0xf7)
#define MSS_AON_CFG_KEY3_CONTROL_0_WRITE_MASK                   _MK_MASK_CONST(0xf7)
#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_INIT_SHIFT                      _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_INIT_FIELD                      _MK_FIELD_CONST(0x1, MSS_AON_CFG_KEY3_CONTROL_0_KEY3_INIT_SHIFT)
#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_INIT_RANGE                      0:0
#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_INIT_WOFFSET                    0x0
#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_INIT_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_INIT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_INIT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_INIT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_INIT_OFF                        _MK_ENUM_CONST(0)
#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_INIT_ON                 _MK_ENUM_CONST(1)

#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_DISTR_SHIFT                     _MK_SHIFT_CONST(1)
#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_DISTR_FIELD                     _MK_FIELD_CONST(0x1, MSS_AON_CFG_KEY3_CONTROL_0_KEY3_DISTR_SHIFT)
#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_DISTR_RANGE                     1:1
#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_DISTR_WOFFSET                   0x0
#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_DISTR_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_DISTR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_DISTR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_DISTR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_DISTR_OFF                       _MK_ENUM_CONST(0)
#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_DISTR_ON                        _MK_ENUM_CONST(1)

#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_ENABLE_SHIFT                    _MK_SHIFT_CONST(2)
#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_KEY3_CONTROL_0_KEY3_ENABLE_SHIFT)
#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_ENABLE_RANGE                    2:2
#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_ENABLE_WOFFSET                  0x0
#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_ENABLE_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_ENABLE_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_ILOCK_SHIFT                     _MK_SHIFT_CONST(4)
#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_ILOCK_FIELD                     _MK_FIELD_CONST(0x3, MSS_AON_CFG_KEY3_CONTROL_0_KEY3_ILOCK_SHIFT)
#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_ILOCK_RANGE                     5:4
#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_ILOCK_WOFFSET                   0x0
#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_ILOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_ILOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_ILOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_ILOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_ILOCK_UNLOCK                    _MK_ENUM_CONST(0)
#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_ILOCK_USER_LOCK                 _MK_ENUM_CONST(1)
#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_ILOCK_LOCKED                    _MK_ENUM_CONST(2)

#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_DLOCK_SHIFT                     _MK_SHIFT_CONST(6)
#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_DLOCK_FIELD                     _MK_FIELD_CONST(0x3, MSS_AON_CFG_KEY3_CONTROL_0_KEY3_DLOCK_SHIFT)
#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_DLOCK_RANGE                     7:6
#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_DLOCK_WOFFSET                   0x0
#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_DLOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_DLOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_DLOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_DLOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_DLOCK_UNLOCK                    _MK_ENUM_CONST(0)
#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_DLOCK_USER_LOCK                 _MK_ENUM_CONST(1)
#define MSS_AON_CFG_KEY3_CONTROL_0_KEY3_DLOCK_LOCKED                    _MK_ENUM_CONST(2)


// Register MSS_AON_CFG_KEY0_CONTROL_0
#define MSS_AON_CFG_KEY0_CONTROL_0                      _MK_ADDR_CONST(0x50)
#define MSS_AON_CFG_KEY0_CONTROL_0_SECURE                       0x0
#define MSS_AON_CFG_KEY0_CONTROL_0_SCR                  0
#define MSS_AON_CFG_KEY0_CONTROL_0_WORD_COUNT                   0x1
#define MSS_AON_CFG_KEY0_CONTROL_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY0_CONTROL_0_RESET_MASK                   _MK_MASK_CONST(0xf7)
#define MSS_AON_CFG_KEY0_CONTROL_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY0_CONTROL_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY0_CONTROL_0_READ_MASK                    _MK_MASK_CONST(0xf7)
#define MSS_AON_CFG_KEY0_CONTROL_0_WRITE_MASK                   _MK_MASK_CONST(0xf7)
#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_INIT_SHIFT                      _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_INIT_FIELD                      _MK_FIELD_CONST(0x1, MSS_AON_CFG_KEY0_CONTROL_0_KEY0_INIT_SHIFT)
#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_INIT_RANGE                      0:0
#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_INIT_WOFFSET                    0x0
#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_INIT_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_INIT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_INIT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_INIT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_INIT_OFF                        _MK_ENUM_CONST(0)
#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_INIT_ON                 _MK_ENUM_CONST(1)

#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_DISTR_SHIFT                     _MK_SHIFT_CONST(1)
#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_DISTR_FIELD                     _MK_FIELD_CONST(0x1, MSS_AON_CFG_KEY0_CONTROL_0_KEY0_DISTR_SHIFT)
#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_DISTR_RANGE                     1:1
#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_DISTR_WOFFSET                   0x0
#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_DISTR_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_DISTR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_DISTR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_DISTR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_DISTR_OFF                       _MK_ENUM_CONST(0)
#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_DISTR_ON                        _MK_ENUM_CONST(1)

#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_ENABLE_SHIFT                    _MK_SHIFT_CONST(2)
#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_KEY0_CONTROL_0_KEY0_ENABLE_SHIFT)
#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_ENABLE_RANGE                    2:2
#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_ENABLE_WOFFSET                  0x0
#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_ENABLE_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_ENABLE_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_ILOCK_SHIFT                     _MK_SHIFT_CONST(4)
#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_ILOCK_FIELD                     _MK_FIELD_CONST(0x3, MSS_AON_CFG_KEY0_CONTROL_0_KEY0_ILOCK_SHIFT)
#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_ILOCK_RANGE                     5:4
#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_ILOCK_WOFFSET                   0x0
#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_ILOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_ILOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_ILOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_ILOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_ILOCK_UNLOCK                    _MK_ENUM_CONST(0)
#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_ILOCK_USER_LOCK                 _MK_ENUM_CONST(1)
#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_ILOCK_LOCKED                    _MK_ENUM_CONST(2)

#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_DLOCK_SHIFT                     _MK_SHIFT_CONST(6)
#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_DLOCK_FIELD                     _MK_FIELD_CONST(0x3, MSS_AON_CFG_KEY0_CONTROL_0_KEY0_DLOCK_SHIFT)
#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_DLOCK_RANGE                     7:6
#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_DLOCK_WOFFSET                   0x0
#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_DLOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_DLOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_DLOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_DLOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_DLOCK_UNLOCK                    _MK_ENUM_CONST(0)
#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_DLOCK_USER_LOCK                 _MK_ENUM_CONST(1)
#define MSS_AON_CFG_KEY0_CONTROL_0_KEY0_DLOCK_LOCKED                    _MK_ENUM_CONST(2)


// Register MSS_AON_CFG_KEY0_SCRATCH_0
#define MSS_AON_CFG_KEY0_SCRATCH_0                      _MK_ADDR_CONST(0x54)
#define MSS_AON_CFG_KEY0_SCRATCH_0_SECURE                       0x0
#define MSS_AON_CFG_KEY0_SCRATCH_0_SCR                  0
#define MSS_AON_CFG_KEY0_SCRATCH_0_WORD_COUNT                   0x1
#define MSS_AON_CFG_KEY0_SCRATCH_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY0_SCRATCH_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_KEY0_SCRATCH_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY0_SCRATCH_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY0_SCRATCH_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_KEY0_SCRATCH_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_KEY0_SCRATCH_0_SCRATCH_WORD_SHIFT                   _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_KEY0_SCRATCH_0_SCRATCH_WORD_FIELD                   _MK_FIELD_CONST(0xffffffff, MSS_AON_CFG_KEY0_SCRATCH_0_SCRATCH_WORD_SHIFT)
#define MSS_AON_CFG_KEY0_SCRATCH_0_SCRATCH_WORD_RANGE                   31:0
#define MSS_AON_CFG_KEY0_SCRATCH_0_SCRATCH_WORD_WOFFSET                 0x0
#define MSS_AON_CFG_KEY0_SCRATCH_0_SCRATCH_WORD_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY0_SCRATCH_0_SCRATCH_WORD_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define MSS_AON_CFG_KEY0_SCRATCH_0_SCRATCH_WORD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY0_SCRATCH_0_SCRATCH_WORD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register MSS_AON_CFG_KEY1_CONTROL_0
#define MSS_AON_CFG_KEY1_CONTROL_0                      _MK_ADDR_CONST(0x60)
#define MSS_AON_CFG_KEY1_CONTROL_0_SECURE                       0x0
#define MSS_AON_CFG_KEY1_CONTROL_0_SCR                  0
#define MSS_AON_CFG_KEY1_CONTROL_0_WORD_COUNT                   0x1
#define MSS_AON_CFG_KEY1_CONTROL_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY1_CONTROL_0_RESET_MASK                   _MK_MASK_CONST(0xf7)
#define MSS_AON_CFG_KEY1_CONTROL_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY1_CONTROL_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY1_CONTROL_0_READ_MASK                    _MK_MASK_CONST(0xf7)
#define MSS_AON_CFG_KEY1_CONTROL_0_WRITE_MASK                   _MK_MASK_CONST(0xf7)
#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_INIT_SHIFT                      _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_INIT_FIELD                      _MK_FIELD_CONST(0x1, MSS_AON_CFG_KEY1_CONTROL_0_KEY1_INIT_SHIFT)
#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_INIT_RANGE                      0:0
#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_INIT_WOFFSET                    0x0
#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_INIT_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_INIT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_INIT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_INIT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_INIT_OFF                        _MK_ENUM_CONST(0)
#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_INIT_ON                 _MK_ENUM_CONST(1)

#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_DISTR_SHIFT                     _MK_SHIFT_CONST(1)
#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_DISTR_FIELD                     _MK_FIELD_CONST(0x1, MSS_AON_CFG_KEY1_CONTROL_0_KEY1_DISTR_SHIFT)
#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_DISTR_RANGE                     1:1
#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_DISTR_WOFFSET                   0x0
#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_DISTR_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_DISTR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_DISTR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_DISTR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_DISTR_OFF                       _MK_ENUM_CONST(0)
#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_DISTR_ON                        _MK_ENUM_CONST(1)

#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_ENABLE_SHIFT                    _MK_SHIFT_CONST(2)
#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_KEY1_CONTROL_0_KEY1_ENABLE_SHIFT)
#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_ENABLE_RANGE                    2:2
#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_ENABLE_WOFFSET                  0x0
#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_ENABLE_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_ENABLE_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_ILOCK_SHIFT                     _MK_SHIFT_CONST(4)
#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_ILOCK_FIELD                     _MK_FIELD_CONST(0x3, MSS_AON_CFG_KEY1_CONTROL_0_KEY1_ILOCK_SHIFT)
#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_ILOCK_RANGE                     5:4
#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_ILOCK_WOFFSET                   0x0
#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_ILOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_ILOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_ILOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_ILOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_ILOCK_UNLOCK                    _MK_ENUM_CONST(0)
#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_ILOCK_USER_LOCK                 _MK_ENUM_CONST(1)
#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_ILOCK_LOCKED                    _MK_ENUM_CONST(2)

#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_DLOCK_SHIFT                     _MK_SHIFT_CONST(6)
#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_DLOCK_FIELD                     _MK_FIELD_CONST(0x3, MSS_AON_CFG_KEY1_CONTROL_0_KEY1_DLOCK_SHIFT)
#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_DLOCK_RANGE                     7:6
#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_DLOCK_WOFFSET                   0x0
#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_DLOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_DLOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_DLOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_DLOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_DLOCK_UNLOCK                    _MK_ENUM_CONST(0)
#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_DLOCK_USER_LOCK                 _MK_ENUM_CONST(1)
#define MSS_AON_CFG_KEY1_CONTROL_0_KEY1_DLOCK_LOCKED                    _MK_ENUM_CONST(2)


// Register MSS_AON_CFG_KEY2_CONTROL_0
#define MSS_AON_CFG_KEY2_CONTROL_0                      _MK_ADDR_CONST(0x70)
#define MSS_AON_CFG_KEY2_CONTROL_0_SECURE                       0x0
#define MSS_AON_CFG_KEY2_CONTROL_0_SCR                  0
#define MSS_AON_CFG_KEY2_CONTROL_0_WORD_COUNT                   0x1
#define MSS_AON_CFG_KEY2_CONTROL_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY2_CONTROL_0_RESET_MASK                   _MK_MASK_CONST(0xf7)
#define MSS_AON_CFG_KEY2_CONTROL_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY2_CONTROL_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY2_CONTROL_0_READ_MASK                    _MK_MASK_CONST(0xf7)
#define MSS_AON_CFG_KEY2_CONTROL_0_WRITE_MASK                   _MK_MASK_CONST(0xf7)
#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_INIT_SHIFT                      _MK_SHIFT_CONST(0)
#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_INIT_FIELD                      _MK_FIELD_CONST(0x1, MSS_AON_CFG_KEY2_CONTROL_0_KEY2_INIT_SHIFT)
#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_INIT_RANGE                      0:0
#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_INIT_WOFFSET                    0x0
#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_INIT_DEFAULT                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_INIT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_INIT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_INIT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_INIT_OFF                        _MK_ENUM_CONST(0)
#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_INIT_ON                 _MK_ENUM_CONST(1)

#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_DISTR_SHIFT                     _MK_SHIFT_CONST(1)
#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_DISTR_FIELD                     _MK_FIELD_CONST(0x1, MSS_AON_CFG_KEY2_CONTROL_0_KEY2_DISTR_SHIFT)
#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_DISTR_RANGE                     1:1
#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_DISTR_WOFFSET                   0x0
#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_DISTR_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_DISTR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_DISTR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_DISTR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_DISTR_OFF                       _MK_ENUM_CONST(0)
#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_DISTR_ON                        _MK_ENUM_CONST(1)

#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_ENABLE_SHIFT                    _MK_SHIFT_CONST(2)
#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, MSS_AON_CFG_KEY2_CONTROL_0_KEY2_ENABLE_SHIFT)
#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_ENABLE_RANGE                    2:2
#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_ENABLE_WOFFSET                  0x0
#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_ENABLE_OFF                      _MK_ENUM_CONST(0)
#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_ENABLE_ON                       _MK_ENUM_CONST(1)

#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_ILOCK_SHIFT                     _MK_SHIFT_CONST(4)
#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_ILOCK_FIELD                     _MK_FIELD_CONST(0x3, MSS_AON_CFG_KEY2_CONTROL_0_KEY2_ILOCK_SHIFT)
#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_ILOCK_RANGE                     5:4
#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_ILOCK_WOFFSET                   0x0
#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_ILOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_ILOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_ILOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_ILOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_ILOCK_UNLOCK                    _MK_ENUM_CONST(0)
#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_ILOCK_USER_LOCK                 _MK_ENUM_CONST(1)
#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_ILOCK_LOCKED                    _MK_ENUM_CONST(2)

#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_DLOCK_SHIFT                     _MK_SHIFT_CONST(6)
#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_DLOCK_FIELD                     _MK_FIELD_CONST(0x3, MSS_AON_CFG_KEY2_CONTROL_0_KEY2_DLOCK_SHIFT)
#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_DLOCK_RANGE                     7:6
#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_DLOCK_WOFFSET                   0x0
#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_DLOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_DLOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_DLOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_DLOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_DLOCK_UNLOCK                    _MK_ENUM_CONST(0)
#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_DLOCK_USER_LOCK                 _MK_ENUM_CONST(1)
#define MSS_AON_CFG_KEY2_CONTROL_0_KEY2_DLOCK_LOCKED                    _MK_ENUM_CONST(2)


//
// REGISTER LIST
//
#define LIST_ARMSS_AON_CFG_REGS(_op_) \
_op_(MSS_AON_CFG_CLK_DIVIDER_0) \
_op_(MSS_AON_CFG_KEY_STATUS_0) \
_op_(MSS_AON_CFG_KEY_CPU_CONTROL_0) \
_op_(MSS_AON_CFG_KEY_CPU_WR_DATA_0) \
_op_(MSS_AON_CFG_KEY_CPU_RD_DATA_0) \
_op_(MSS_AON_CFG_KEY3_CONTROL_0) \
_op_(MSS_AON_CFG_KEY0_CONTROL_0) \
_op_(MSS_AON_CFG_KEY0_SCRATCH_0) \
_op_(MSS_AON_CFG_KEY1_CONTROL_0) \
_op_(MSS_AON_CFG_KEY2_CONTROL_0)


//
// ADDRESS SPACES
//

#define BASE_ADDRESS_MSS_AON_CFG        0x00000000

//
// ARMSS_AON_CFG REGISTER BANKS
//

#define MSS_AON_CFG0_FIRST_REG 0x0008 // MSS_AON_CFG_CLK_DIVIDER_0
#define MSS_AON_CFG0_LAST_REG 0x000c // MSS_AON_CFG_KEY_STATUS_0
#define MSS_AON_CFG1_FIRST_REG 0x0014 // MSS_AON_CFG_KEY_CPU_CONTROL_0
#define MSS_AON_CFG1_LAST_REG 0x001c // MSS_AON_CFG_KEY_CPU_RD_DATA_0
#define MSS_AON_CFG2_FIRST_REG 0x0040 // MSS_AON_CFG_KEY3_CONTROL_0
#define MSS_AON_CFG2_LAST_REG 0x0040 // MSS_AON_CFG_KEY3_CONTROL_0
#define MSS_AON_CFG3_FIRST_REG 0x0050 // MSS_AON_CFG_KEY0_CONTROL_0
#define MSS_AON_CFG3_LAST_REG 0x0054 // MSS_AON_CFG_KEY0_SCRATCH_0
#define MSS_AON_CFG4_FIRST_REG 0x0060 // MSS_AON_CFG_KEY1_CONTROL_0
#define MSS_AON_CFG4_LAST_REG 0x0060 // MSS_AON_CFG_KEY1_CONTROL_0
#define MSS_AON_CFG5_FIRST_REG 0x0070 // MSS_AON_CFG_KEY2_CONTROL_0
#define MSS_AON_CFG5_LAST_REG 0x0070 // MSS_AON_CFG_KEY2_CONTROL_0

// To satisfy various compilers and platforms,
// we let users control the types and syntax of certain constants, using macros.
#ifndef _MK_SHIFT_CONST
  #define _MK_SHIFT_CONST(_constant_) _constant_
#endif
#ifndef _MK_MASK_CONST
  #define _MK_MASK_CONST(_constant_) _constant_
#endif
#ifndef _MK_ENUM_CONST
  #define _MK_ENUM_CONST(_constant_) (_constant_ ## UL)
#endif
#ifndef _MK_ADDR_CONST
  #define _MK_ADDR_CONST(_constant_) _constant_
#endif
#ifndef _MK_FIELD_CONST
  #define _MK_FIELD_CONST(_mask_, _shift_) (_MK_MASK_CONST(_mask_) << _MK_SHIFT_CONST(_shift_))
#endif

#endif // ifndef ___ARMSS_AON_CFG_H_INC_
