Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sat Sep 14 15:22:01 2024
| Host         : Saurav running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Uart_Reciever_timing_summary_routed.rpt -pb Uart_Reciever_timing_summary_routed.pb -rpx Uart_Reciever_timing_summary_routed.rpx -warn_on_violation
| Design       : Uart_Reciever
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  53          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (53)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (108)
5. checking no_input_delay (2)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (53)
-------------------------
 There are 45 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: indicator_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (108)
--------------------------------------------------
 There are 108 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  119          inf        0.000                      0                  119           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           119 Endpoints
Min Delay           119 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bit_store_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.798ns  (logic 6.244ns (48.787%)  route 6.554ns (51.213%))
  Logic Levels:           9  (CARRY4=2 FDRE=1 LUT1=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y96         FDRE                         0.000     0.000 r  bit_store_reg[0]/C
    SLICE_X62Y96         FDRE (Prop_fdre_C_Q)         0.631     0.631 f  bit_store_reg[0]/Q
                         net (fo=2, routed)           0.911     1.542    bit_store[0]
    SLICE_X64Y96         LUT1 (Prop_lut1_I0_O)        0.124     1.666 r  seg_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.000     1.666    seg_OBUF[6]_inst_i_17_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.179 r  seg_OBUF[6]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.179    seg_OBUF[6]_inst_i_6_n_0
    SLICE_X64Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.502 r  seg_OBUF[6]_inst_i_25/O[1]
                         net (fo=7, routed)           0.832     3.333    seg_OBUF[6]_inst_i_25_n_6
    SLICE_X62Y95         LUT6 (Prop_lut6_I1_O)        0.306     3.639 r  seg_OBUF[6]_inst_i_19/O
                         net (fo=2, routed)           1.031     4.670    seg_OBUF[6]_inst_i_19_n_0
    SLICE_X62Y96         LUT6 (Prop_lut6_I2_O)        0.124     4.794 r  seg_OBUF[6]_inst_i_7/O
                         net (fo=3, routed)           1.037     5.831    seg_OBUF[6]_inst_i_7_n_0
    SLICE_X65Y96         LUT5 (Prop_lut5_I3_O)        0.152     5.983 f  seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.835     6.818    seg_OBUF[6]_inst_i_2_n_0
    SLICE_X65Y94         LUT4 (Prop_lut4_I3_O)        0.354     7.172 r  seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.909     9.081    seg_OBUF[5]
    D6                   OBUF (Prop_obuf_I_O)         3.717    12.798 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.798    seg[5]
    D6                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bit_store_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.777ns  (logic 6.270ns (49.073%)  route 6.507ns (50.927%))
  Logic Levels:           9  (CARRY4=2 FDRE=1 LUT1=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y96         FDRE                         0.000     0.000 r  bit_store_reg[0]/C
    SLICE_X62Y96         FDRE (Prop_fdre_C_Q)         0.631     0.631 f  bit_store_reg[0]/Q
                         net (fo=2, routed)           0.911     1.542    bit_store[0]
    SLICE_X64Y96         LUT1 (Prop_lut1_I0_O)        0.124     1.666 r  seg_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.000     1.666    seg_OBUF[6]_inst_i_17_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.179 r  seg_OBUF[6]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.179    seg_OBUF[6]_inst_i_6_n_0
    SLICE_X64Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.502 r  seg_OBUF[6]_inst_i_25/O[1]
                         net (fo=7, routed)           0.832     3.333    seg_OBUF[6]_inst_i_25_n_6
    SLICE_X62Y95         LUT6 (Prop_lut6_I1_O)        0.306     3.639 r  seg_OBUF[6]_inst_i_19/O
                         net (fo=2, routed)           1.031     4.670    seg_OBUF[6]_inst_i_19_n_0
    SLICE_X62Y96         LUT6 (Prop_lut6_I2_O)        0.124     4.794 r  seg_OBUF[6]_inst_i_7/O
                         net (fo=3, routed)           1.037     5.831    seg_OBUF[6]_inst_i_7_n_0
    SLICE_X65Y96         LUT5 (Prop_lut5_I3_O)        0.152     5.983 r  seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.837     6.820    seg_OBUF[6]_inst_i_2_n_0
    SLICE_X65Y94         LUT4 (Prop_lut4_I0_O)        0.354     7.174 r  seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.860     9.034    seg_OBUF[4]
    A7                   OBUF (Prop_obuf_I_O)         3.743    12.777 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.777    seg[4]
    A7                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bit_store_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.703ns  (logic 6.258ns (49.262%)  route 6.445ns (50.738%))
  Logic Levels:           9  (CARRY4=2 FDRE=1 LUT1=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y96         FDRE                         0.000     0.000 r  bit_store_reg[0]/C
    SLICE_X62Y96         FDRE (Prop_fdre_C_Q)         0.631     0.631 f  bit_store_reg[0]/Q
                         net (fo=2, routed)           0.911     1.542    bit_store[0]
    SLICE_X64Y96         LUT1 (Prop_lut1_I0_O)        0.124     1.666 r  seg_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.000     1.666    seg_OBUF[6]_inst_i_17_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.179 r  seg_OBUF[6]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.179    seg_OBUF[6]_inst_i_6_n_0
    SLICE_X64Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.502 r  seg_OBUF[6]_inst_i_25/O[1]
                         net (fo=7, routed)           0.832     3.333    seg_OBUF[6]_inst_i_25_n_6
    SLICE_X62Y95         LUT6 (Prop_lut6_I1_O)        0.306     3.639 r  seg_OBUF[6]_inst_i_19/O
                         net (fo=2, routed)           1.031     4.670    seg_OBUF[6]_inst_i_19_n_0
    SLICE_X62Y96         LUT6 (Prop_lut6_I2_O)        0.124     4.794 r  seg_OBUF[6]_inst_i_7/O
                         net (fo=3, routed)           1.037     5.831    seg_OBUF[6]_inst_i_7_n_0
    SLICE_X65Y96         LUT5 (Prop_lut5_I3_O)        0.152     5.983 r  seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.967     6.949    seg_OBUF[6]_inst_i_2_n_0
    SLICE_X65Y94         LUT4 (Prop_lut4_I3_O)        0.356     7.305 r  seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.669     8.974    seg_OBUF[0]
    D7                   OBUF (Prop_obuf_I_O)         3.729    12.703 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.703    seg[0]
    D7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bit_store_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.638ns  (logic 6.039ns (47.784%)  route 6.599ns (52.216%))
  Logic Levels:           9  (CARRY4=2 FDRE=1 LUT1=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y96         FDRE                         0.000     0.000 r  bit_store_reg[0]/C
    SLICE_X62Y96         FDRE (Prop_fdre_C_Q)         0.631     0.631 f  bit_store_reg[0]/Q
                         net (fo=2, routed)           0.911     1.542    bit_store[0]
    SLICE_X64Y96         LUT1 (Prop_lut1_I0_O)        0.124     1.666 r  seg_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.000     1.666    seg_OBUF[6]_inst_i_17_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.179 r  seg_OBUF[6]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.179    seg_OBUF[6]_inst_i_6_n_0
    SLICE_X64Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.502 r  seg_OBUF[6]_inst_i_25/O[1]
                         net (fo=7, routed)           0.832     3.333    seg_OBUF[6]_inst_i_25_n_6
    SLICE_X62Y95         LUT6 (Prop_lut6_I1_O)        0.306     3.639 r  seg_OBUF[6]_inst_i_19/O
                         net (fo=2, routed)           1.031     4.670    seg_OBUF[6]_inst_i_19_n_0
    SLICE_X62Y96         LUT6 (Prop_lut6_I2_O)        0.124     4.794 r  seg_OBUF[6]_inst_i_7/O
                         net (fo=3, routed)           1.037     5.831    seg_OBUF[6]_inst_i_7_n_0
    SLICE_X65Y96         LUT5 (Prop_lut5_I3_O)        0.152     5.983 r  seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.967     6.949    seg_OBUF[6]_inst_i_2_n_0
    SLICE_X65Y94         LUT4 (Prop_lut4_I0_O)        0.326     7.275 r  seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.823     9.098    seg_OBUF[3]
    B7                   OBUF (Prop_obuf_I_O)         3.540    12.638 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.638    seg[3]
    B7                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bit_store_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.624ns  (logic 6.042ns (47.862%)  route 6.582ns (52.138%))
  Logic Levels:           9  (CARRY4=2 FDRE=1 LUT1=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y96         FDRE                         0.000     0.000 r  bit_store_reg[0]/C
    SLICE_X62Y96         FDRE (Prop_fdre_C_Q)         0.631     0.631 f  bit_store_reg[0]/Q
                         net (fo=2, routed)           0.911     1.542    bit_store[0]
    SLICE_X64Y96         LUT1 (Prop_lut1_I0_O)        0.124     1.666 r  seg_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.000     1.666    seg_OBUF[6]_inst_i_17_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.179 r  seg_OBUF[6]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.179    seg_OBUF[6]_inst_i_6_n_0
    SLICE_X64Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.502 r  seg_OBUF[6]_inst_i_25/O[1]
                         net (fo=7, routed)           0.832     3.333    seg_OBUF[6]_inst_i_25_n_6
    SLICE_X62Y95         LUT6 (Prop_lut6_I1_O)        0.306     3.639 r  seg_OBUF[6]_inst_i_19/O
                         net (fo=2, routed)           1.031     4.670    seg_OBUF[6]_inst_i_19_n_0
    SLICE_X62Y96         LUT6 (Prop_lut6_I2_O)        0.124     4.794 r  seg_OBUF[6]_inst_i_7/O
                         net (fo=3, routed)           1.037     5.831    seg_OBUF[6]_inst_i_7_n_0
    SLICE_X65Y96         LUT5 (Prop_lut5_I3_O)        0.152     5.983 f  seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.837     6.820    seg_OBUF[6]_inst_i_2_n_0
    SLICE_X65Y94         LUT4 (Prop_lut4_I3_O)        0.326     7.146 r  seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.935     9.081    seg_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         3.543    12.624 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.624    seg[2]
    A5                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bit_store_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.468ns  (logic 6.017ns (48.257%)  route 6.451ns (51.743%))
  Logic Levels:           9  (CARRY4=2 FDRE=1 LUT1=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y96         FDRE                         0.000     0.000 r  bit_store_reg[0]/C
    SLICE_X62Y96         FDRE (Prop_fdre_C_Q)         0.631     0.631 f  bit_store_reg[0]/Q
                         net (fo=2, routed)           0.911     1.542    bit_store[0]
    SLICE_X64Y96         LUT1 (Prop_lut1_I0_O)        0.124     1.666 r  seg_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.000     1.666    seg_OBUF[6]_inst_i_17_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.179 r  seg_OBUF[6]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.179    seg_OBUF[6]_inst_i_6_n_0
    SLICE_X64Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.502 r  seg_OBUF[6]_inst_i_25/O[1]
                         net (fo=7, routed)           0.832     3.333    seg_OBUF[6]_inst_i_25_n_6
    SLICE_X62Y95         LUT6 (Prop_lut6_I1_O)        0.306     3.639 r  seg_OBUF[6]_inst_i_19/O
                         net (fo=2, routed)           1.031     4.670    seg_OBUF[6]_inst_i_19_n_0
    SLICE_X62Y96         LUT6 (Prop_lut6_I2_O)        0.124     4.794 r  seg_OBUF[6]_inst_i_7/O
                         net (fo=3, routed)           1.037     5.831    seg_OBUF[6]_inst_i_7_n_0
    SLICE_X65Y96         LUT5 (Prop_lut5_I3_O)        0.152     5.983 r  seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.835     6.818    seg_OBUF[6]_inst_i_2_n_0
    SLICE_X65Y94         LUT4 (Prop_lut4_I2_O)        0.326     7.144 r  seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.807     8.950    seg_OBUF[1]
    C5                   OBUF (Prop_obuf_I_O)         3.518    12.468 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.468    seg[1]
    C5                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bit_store_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.315ns  (logic 6.019ns (48.870%)  route 6.297ns (51.130%))
  Logic Levels:           9  (CARRY4=2 FDRE=1 LUT1=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y96         FDRE                         0.000     0.000 r  bit_store_reg[0]/C
    SLICE_X62Y96         FDRE (Prop_fdre_C_Q)         0.631     0.631 f  bit_store_reg[0]/Q
                         net (fo=2, routed)           0.911     1.542    bit_store[0]
    SLICE_X64Y96         LUT1 (Prop_lut1_I0_O)        0.124     1.666 r  seg_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.000     1.666    seg_OBUF[6]_inst_i_17_n_0
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.179 r  seg_OBUF[6]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.179    seg_OBUF[6]_inst_i_6_n_0
    SLICE_X64Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.502 r  seg_OBUF[6]_inst_i_25/O[1]
                         net (fo=7, routed)           0.832     3.333    seg_OBUF[6]_inst_i_25_n_6
    SLICE_X62Y95         LUT6 (Prop_lut6_I1_O)        0.306     3.639 r  seg_OBUF[6]_inst_i_19/O
                         net (fo=2, routed)           1.031     4.670    seg_OBUF[6]_inst_i_19_n_0
    SLICE_X62Y96         LUT6 (Prop_lut6_I2_O)        0.124     4.794 r  seg_OBUF[6]_inst_i_7/O
                         net (fo=3, routed)           1.037     5.831    seg_OBUF[6]_inst_i_7_n_0
    SLICE_X65Y96         LUT5 (Prop_lut5_I3_O)        0.152     5.983 r  seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.826     6.809    seg_OBUF[6]_inst_i_2_n_0
    SLICE_X65Y95         LUT4 (Prop_lut4_I0_O)        0.326     7.135 r  seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.661     8.796    seg_OBUF[6]
    B5                   OBUF (Prop_obuf_I_O)         3.520    12.315 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.315    seg[6]
    B5                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.038ns  (logic 4.104ns (58.313%)  route 2.934ns (41.687%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDCE                         0.000     0.000 r  refresh_counter_reg[18]/C
    SLICE_X63Y95         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  refresh_counter_reg[18]/Q
                         net (fo=10, routed)          0.881     1.337    activating_ctr[0]
    SLICE_X62Y95         LUT2 (Prop_lut2_I0_O)        0.124     1.461 r  an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.053     3.514    an_OBUF[1]
    C4                   OBUF (Prop_obuf_I_O)         3.524     7.038 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.038    an[1]
    C4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.996ns  (logic 4.337ns (62.002%)  route 2.658ns (37.998%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDCE                         0.000     0.000 r  refresh_counter_reg[18]/C
    SLICE_X63Y95         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  refresh_counter_reg[18]/Q
                         net (fo=10, routed)          0.832     1.288    activating_ctr[0]
    SLICE_X65Y95         LUT2 (Prop_lut2_I1_O)        0.152     1.440 r  an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.826     3.266    an_OBUF[2]
    C7                   OBUF (Prop_obuf_I_O)         3.729     6.996 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.996    an[2]
    C7                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.955ns  (logic 4.099ns (58.937%)  route 2.856ns (41.063%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDCE                         0.000     0.000 r  refresh_counter_reg[18]/C
    SLICE_X63Y95         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  refresh_counter_reg[18]/Q
                         net (fo=10, routed)          0.847     1.303    activating_ctr[0]
    SLICE_X65Y95         LUT2 (Prop_lut2_I0_O)        0.124     1.427 r  an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.009     3.436    an_OBUF[0]
    D5                   OBUF (Prop_obuf_I_O)         3.519     6.955 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.955    an[0]
    D5                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RXbits_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bit_store_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y97         FDCE                         0.000     0.000 r  RXbits_reg[2]/C
    SLICE_X63Y97         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  RXbits_reg[2]/Q
                         net (fo=2, routed)           0.123     0.264    RXbits_reg_n_0_[2]
    SLICE_X63Y96         FDRE                                         r  bit_store_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RXbits_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bit_store_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.141ns (51.867%)  route 0.131ns (48.133%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDCE                         0.000     0.000 r  RXbits_reg[5]/C
    SLICE_X62Y97         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  RXbits_reg[5]/Q
                         net (fo=2, routed)           0.131     0.272    RXbits_reg_n_0_[5]
    SLICE_X62Y96         FDRE                                         r  bit_store_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RXbits_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bit_store_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.141ns (51.421%)  route 0.133ns (48.579%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDCE                         0.000     0.000 r  RXbits_reg[0]/C
    SLICE_X63Y98         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  RXbits_reg[0]/Q
                         net (fo=2, routed)           0.133     0.274    RXbits_reg_n_0_[0]
    SLICE_X62Y96         FDRE                                         r  bit_store_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RXbits_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bit_store_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.141ns (47.794%)  route 0.154ns (52.206%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y97         FDCE                         0.000     0.000 r  RXbits_reg[4]/C
    SLICE_X63Y97         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  RXbits_reg[4]/Q
                         net (fo=2, routed)           0.154     0.295    RXbits_reg_n_0_[4]
    SLICE_X62Y96         FDRE                                         r  bit_store_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RXbits_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bit_store_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.141ns (44.023%)  route 0.179ns (55.977%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y96         FDCE                         0.000     0.000 r  RXbits_reg[1]/C
    SLICE_X61Y96         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  RXbits_reg[1]/Q
                         net (fo=2, routed)           0.179     0.320    RXbits_reg_n_0_[1]
    SLICE_X63Y96         FDRE                                         r  bit_store_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RXbits_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bit_store_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.141ns (43.053%)  route 0.187ns (56.947%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y98         FDCE                         0.000     0.000 r  RXbits_reg[6]/C
    SLICE_X62Y98         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  RXbits_reg[6]/Q
                         net (fo=2, routed)           0.187     0.328    RXbits_reg_n_0_[6]
    SLICE_X62Y96         FDRE                                         r  bit_store_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RXbits_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bit_store_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.141ns (43.004%)  route 0.187ns (56.996%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y97         FDCE                         0.000     0.000 r  RXbits_reg[3]/C
    SLICE_X63Y97         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  RXbits_reg[3]/Q
                         net (fo=2, routed)           0.187     0.328    RXbits_reg_n_0_[3]
    SLICE_X63Y96         FDRE                                         r  bit_store_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_ctr_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_ctr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.186ns (56.002%)  route 0.146ns (43.998%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y98         FDCE                         0.000     0.000 r  clk_ctr_reg[1]/C
    SLICE_X59Y98         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clk_ctr_reg[1]/Q
                         net (fo=10, routed)          0.146     0.287    clk_ctr_reg_n_0_[1]
    SLICE_X59Y98         LUT6 (Prop_lut6_I4_O)        0.045     0.332 r  clk_ctr[1]_i_1/O
                         net (fo=1, routed)           0.000     0.332    p_1_in[1]
    SLICE_X59Y98         FDCE                                         r  clk_ctr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RXbits_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RXbits_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y97         FDCE                         0.000     0.000 r  RXbits_reg[2]/C
    SLICE_X63Y97         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  RXbits_reg[2]/Q
                         net (fo=2, routed)           0.168     0.309    RXbits_reg_n_0_[2]
    SLICE_X63Y97         LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  RXbits[2]_i_1/O
                         net (fo=1, routed)           0.000     0.354    RXbits[2]_i_1_n_0
    SLICE_X63Y97         FDCE                                         r  RXbits_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RXbits_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RXbits_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDCE                         0.000     0.000 r  RXbits_reg[0]/C
    SLICE_X63Y98         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  RXbits_reg[0]/Q
                         net (fo=2, routed)           0.168     0.309    RXbits_reg_n_0_[0]
    SLICE_X63Y98         LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  RXbits[0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    RXbits[0]_i_1_n_0
    SLICE_X63Y98         FDCE                                         r  RXbits_reg[0]/D
  -------------------------------------------------------------------    -------------------





