// Seed: 2822611845
module module_0 (
    input tri1 id_0,
    output tri0 id_1,
    input tri id_2,
    input tri1 id_3,
    input wand id_4,
    input wire id_5,
    output wor id_6,
    output supply0 id_7,
    input tri id_8,
    output uwire id_9,
    output supply0 id_10
);
  parameter id_12 = 1 - 1;
  assign module_1.id_5 = 0;
endmodule
module module_1 #(
    parameter id_10 = 32'd62
) (
    input tri id_0,
    input tri id_1,
    input wire id_2,
    output uwire id_3,
    input wor id_4,
    input supply1 id_5,
    input tri0 id_6,
    output tri id_7,
    inout tri id_8,
    input supply1 id_9,
    input wand _id_10
);
  logic [-1 : -1 'h0] id_12;
  assign id_12 = 1;
  final $clog2(26);
  ;
  module_0 modCall_1 (
      id_2,
      id_7,
      id_1,
      id_9,
      id_9,
      id_1,
      id_8,
      id_8,
      id_0,
      id_8,
      id_3
  );
  assign id_3 = -1;
  bit [1  <  id_10 : ""] id_13, id_14, id_15, id_16;
  always @(posedge id_14) begin : LABEL_0
    id_16 <= -1'd0;
  end
endmodule
