<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\_FPGA\WAVPlayer\impl\gwsynthesis\WAVPlayer.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\_FPGA\WAVPlayer\src\WAVPlayer.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>D:\_FPGA\WAVPlayer\src\WAVPlayer.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138FPG676AC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138B</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri Dec  8 17:29:13 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.85V -40C C1/I0</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.95V 100C C1/I0</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>18310</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>25890</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>11</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>64</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk100m</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>fifo_ram_module/clk100m </td>
</tr>
<tr>
<td>sysclk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>clkout</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT </td>
</tr>
<tr>
<td>clk400m</td>
<td>Base</td>
<td>2.500</td>
<td>400.000
<td>0.000</td>
<td>1.250</td>
<td></td>
<td></td>
<td>fifo_ram_module/clk400m </td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Base</td>
<td>50.000</td>
<td>20.000
<td>0.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td>gw_gao_inst_0/tck_ibuf/I </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk100m</td>
<td>100.000(MHz)</td>
<td>207.455(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>sysclk</td>
<td>50.000(MHz)</td>
<td>71.155(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>clkout</td>
<td>50.000(MHz)</td>
<td>74.094(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>clk400m</td>
<td>400.000(MHz)</td>
<td>2016.130(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>tck_pad_i</td>
<td>20.000(MHz)</td>
<td>93.266(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk100m</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk100m</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sysclk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sysclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clkout</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clkout</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk400m</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk400m</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.324</td>
<td>fifo_ram_module/fifo_read/fifo_inst/Almost_Empty_s0/Q</td>
<td>fifo_ram_module/state_1_s4/CE</td>
<td>sysclk:[R]</td>
<td>clkout:[R]</td>
<td>10.000</td>
<td>5.269</td>
<td>4.060</td>
</tr>
<tr>
<td>2</td>
<td>0.635</td>
<td>fifo_ram_module/fifo_read/fifo_inst/Almost_Empty_s0/Q</td>
<td>fifo_ram_module/state_0_s4/CE</td>
<td>sysclk:[R]</td>
<td>clkout:[R]</td>
<td>10.000</td>
<td>5.291</td>
<td>3.727</td>
</tr>
<tr>
<td>3</td>
<td>0.866</td>
<td>fifo_ram_module/fifo_read/fifo_inst/Almost_Empty_s0/Q</td>
<td>fifo_ram_module/state_1_s4/D</td>
<td>sysclk:[R]</td>
<td>clkout:[R]</td>
<td>10.000</td>
<td>5.269</td>
<td>3.766</td>
</tr>
<tr>
<td>4</td>
<td>1.002</td>
<td>fifo_ram_module/fifo_read/fifo_inst/Almost_Empty_s0/Q</td>
<td>fifo_ram_module/state_0_s4/D</td>
<td>sysclk:[R]</td>
<td>clkout:[R]</td>
<td>10.000</td>
<td>5.291</td>
<td>3.609</td>
</tr>
<tr>
<td>5</td>
<td>2.004</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[2]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem/RADDR[2]</td>
<td>clk400m:[R]</td>
<td>clk400m:[R]</td>
<td>2.500</td>
<td>0.000</td>
<td>0.496</td>
</tr>
<tr>
<td>6</td>
<td>2.004</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[1]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem/RADDR[1]</td>
<td>clk400m:[R]</td>
<td>clk400m:[R]</td>
<td>2.500</td>
<td>0.000</td>
<td>0.496</td>
</tr>
<tr>
<td>7</td>
<td>2.004</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[0]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem/RADDR[0]</td>
<td>clk400m:[R]</td>
<td>clk400m:[R]</td>
<td>2.500</td>
<td>0.000</td>
<td>0.496</td>
</tr>
<tr>
<td>8</td>
<td>2.004</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[2]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem/RADDR[2]</td>
<td>clk400m:[R]</td>
<td>clk400m:[R]</td>
<td>2.500</td>
<td>0.000</td>
<td>0.496</td>
</tr>
<tr>
<td>9</td>
<td>2.004</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[1]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem/RADDR[1]</td>
<td>clk400m:[R]</td>
<td>clk400m:[R]</td>
<td>2.500</td>
<td>0.000</td>
<td>0.496</td>
</tr>
<tr>
<td>10</td>
<td>2.004</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[0]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem/RADDR[0]</td>
<td>clk400m:[R]</td>
<td>clk400m:[R]</td>
<td>2.500</td>
<td>0.000</td>
<td>0.496</td>
</tr>
<tr>
<td>11</td>
<td>2.004</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[2]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem/RADDR[2]</td>
<td>clk400m:[R]</td>
<td>clk400m:[R]</td>
<td>2.500</td>
<td>0.000</td>
<td>0.496</td>
</tr>
<tr>
<td>12</td>
<td>2.004</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[1]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem/RADDR[1]</td>
<td>clk400m:[R]</td>
<td>clk400m:[R]</td>
<td>2.500</td>
<td>0.000</td>
<td>0.496</td>
</tr>
<tr>
<td>13</td>
<td>2.004</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[0]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem/RADDR[0]</td>
<td>clk400m:[R]</td>
<td>clk400m:[R]</td>
<td>2.500</td>
<td>0.000</td>
<td>0.496</td>
</tr>
<tr>
<td>14</td>
<td>2.004</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[2]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem/RADDR[2]</td>
<td>clk400m:[R]</td>
<td>clk400m:[R]</td>
<td>2.500</td>
<td>0.000</td>
<td>0.496</td>
</tr>
<tr>
<td>15</td>
<td>2.004</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[1]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem/RADDR[1]</td>
<td>clk400m:[R]</td>
<td>clk400m:[R]</td>
<td>2.500</td>
<td>0.000</td>
<td>0.496</td>
</tr>
<tr>
<td>16</td>
<td>2.004</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[0]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem/RADDR[0]</td>
<td>clk400m:[R]</td>
<td>clk400m:[R]</td>
<td>2.500</td>
<td>0.000</td>
<td>0.496</td>
</tr>
<tr>
<td>17</td>
<td>2.004</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[2]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem/RADDR[2]</td>
<td>clk400m:[R]</td>
<td>clk400m:[R]</td>
<td>2.500</td>
<td>0.000</td>
<td>0.496</td>
</tr>
<tr>
<td>18</td>
<td>2.004</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[1]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem/RADDR[1]</td>
<td>clk400m:[R]</td>
<td>clk400m:[R]</td>
<td>2.500</td>
<td>0.000</td>
<td>0.496</td>
</tr>
<tr>
<td>19</td>
<td>2.004</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[0]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem/RADDR[0]</td>
<td>clk400m:[R]</td>
<td>clk400m:[R]</td>
<td>2.500</td>
<td>0.000</td>
<td>0.496</td>
</tr>
<tr>
<td>20</td>
<td>2.004</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[2]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem/RADDR[2]</td>
<td>clk400m:[R]</td>
<td>clk400m:[R]</td>
<td>2.500</td>
<td>0.000</td>
<td>0.496</td>
</tr>
<tr>
<td>21</td>
<td>2.004</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[1]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem/RADDR[1]</td>
<td>clk400m:[R]</td>
<td>clk400m:[R]</td>
<td>2.500</td>
<td>0.000</td>
<td>0.496</td>
</tr>
<tr>
<td>22</td>
<td>2.004</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[0]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem/RADDR[0]</td>
<td>clk400m:[R]</td>
<td>clk400m:[R]</td>
<td>2.500</td>
<td>0.000</td>
<td>0.496</td>
</tr>
<tr>
<td>23</td>
<td>2.004</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[2]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[1].u_ides8_mem/RADDR[2]</td>
<td>clk400m:[R]</td>
<td>clk400m:[R]</td>
<td>2.500</td>
<td>0.000</td>
<td>0.496</td>
</tr>
<tr>
<td>24</td>
<td>2.004</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[1]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[1].u_ides8_mem/RADDR[1]</td>
<td>clk400m:[R]</td>
<td>clk400m:[R]</td>
<td>2.500</td>
<td>0.000</td>
<td>0.496</td>
</tr>
<tr>
<td>25</td>
<td>2.004</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[0]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[1].u_ides8_mem/RADDR[0]</td>
<td>clk400m:[R]</td>
<td>clk400m:[R]</td>
<td>2.500</td>
<td>0.000</td>
<td>0.496</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.044</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_31_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s/DI[31]</td>
<td>clkout:[R]</td>
<td>clkout:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.296</td>
</tr>
<tr>
<td>2</td>
<td>0.044</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_29_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s/DI[29]</td>
<td>clkout:[R]</td>
<td>clkout:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.296</td>
</tr>
<tr>
<td>3</td>
<td>0.049</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_20_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s/DI[20]</td>
<td>clkout:[R]</td>
<td>clkout:[R]</td>
<td>0.000</td>
<td>0.001</td>
<td>0.296</td>
</tr>
<tr>
<td>4</td>
<td>0.049</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_19_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s/DI[19]</td>
<td>clkout:[R]</td>
<td>clkout:[R]</td>
<td>0.000</td>
<td>0.001</td>
<td>0.296</td>
</tr>
<tr>
<td>5</td>
<td>0.049</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_11_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s/DI[11]</td>
<td>clkout:[R]</td>
<td>clkout:[R]</td>
<td>0.000</td>
<td>0.001</td>
<td>0.296</td>
</tr>
<tr>
<td>6</td>
<td>0.054</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_3_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s/DI[3]</td>
<td>clkout:[R]</td>
<td>clkout:[R]</td>
<td>0.000</td>
<td>0.006</td>
<td>0.296</td>
</tr>
<tr>
<td>7</td>
<td>0.086</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_30_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s/DI[30]</td>
<td>clkout:[R]</td>
<td>clkout:[R]</td>
<td>0.000</td>
<td>0.016</td>
<td>0.319</td>
</tr>
<tr>
<td>8</td>
<td>0.156</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_22_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s/DI[22]</td>
<td>clkout:[R]</td>
<td>clkout:[R]</td>
<td>0.000</td>
<td>0.008</td>
<td>0.397</td>
</tr>
<tr>
<td>9</td>
<td>0.156</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_21_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s/DI[21]</td>
<td>clkout:[R]</td>
<td>clkout:[R]</td>
<td>0.000</td>
<td>0.008</td>
<td>0.397</td>
</tr>
<tr>
<td>10</td>
<td>0.161</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_29_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s/DI[29]</td>
<td>clkout:[R]</td>
<td>clkout:[R]</td>
<td>0.000</td>
<td>0.013</td>
<td>0.397</td>
</tr>
<tr>
<td>11</td>
<td>0.169</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_28_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s/DI[28]</td>
<td>clkout:[R]</td>
<td>clkout:[R]</td>
<td>0.000</td>
<td>0.001</td>
<td>0.416</td>
</tr>
<tr>
<td>12</td>
<td>0.175</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_25_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s/DI[25]</td>
<td>clkout:[R]</td>
<td>clkout:[R]</td>
<td>0.000</td>
<td>0.008</td>
<td>0.416</td>
</tr>
<tr>
<td>13</td>
<td>0.175</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_24_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s/DI[24]</td>
<td>clkout:[R]</td>
<td>clkout:[R]</td>
<td>0.000</td>
<td>0.008</td>
<td>0.416</td>
</tr>
<tr>
<td>14</td>
<td>0.180</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_19_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s/DI[19]</td>
<td>clkout:[R]</td>
<td>clkout:[R]</td>
<td>0.000</td>
<td>0.013</td>
<td>0.416</td>
</tr>
<tr>
<td>15</td>
<td>0.186</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_101_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_2_s/DI[29]</td>
<td>clkout:[R]</td>
<td>clkout:[R]</td>
<td>0.000</td>
<td>0.011</td>
<td>0.424</td>
</tr>
<tr>
<td>16</td>
<td>0.188</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_86_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_9_s/DI[5]</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>0.018</td>
<td>0.419</td>
</tr>
<tr>
<td>17</td>
<td>0.189</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_26_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s/DI[26]</td>
<td>clkout:[R]</td>
<td>clkout:[R]</td>
<td>0.000</td>
<td>0.026</td>
<td>0.412</td>
</tr>
<tr>
<td>18</td>
<td>0.195</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_30_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s/DI[30]</td>
<td>clkout:[R]</td>
<td>clkout:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.447</td>
</tr>
<tr>
<td>19</td>
<td>0.196</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_32_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s/DI[32]</td>
<td>clkout:[R]</td>
<td>clkout:[R]</td>
<td>0.000</td>
<td>0.021</td>
<td>0.424</td>
</tr>
<tr>
<td>20</td>
<td>0.196</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_27_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s/DI[27]</td>
<td>clkout:[R]</td>
<td>clkout:[R]</td>
<td>0.000</td>
<td>0.021</td>
<td>0.424</td>
</tr>
<tr>
<td>21</td>
<td>0.205</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_9_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s/DI[9]</td>
<td>clkout:[R]</td>
<td>clkout:[R]</td>
<td>0.000</td>
<td>0.006</td>
<td>0.447</td>
</tr>
<tr>
<td>22</td>
<td>0.219</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_35_s/ADA[6]</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>0.021</td>
<td>0.316</td>
</tr>
<tr>
<td>23</td>
<td>0.219</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_33_s/ADA[6]</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>0.016</td>
<td>0.321</td>
</tr>
<tr>
<td>24</td>
<td>0.225</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_23_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s/DI[23]</td>
<td>clkout:[R]</td>
<td>clkout:[R]</td>
<td>0.000</td>
<td>0.008</td>
<td>0.466</td>
</tr>
<tr>
<td>25</td>
<td>0.254</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_101_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_11_s/DI[2]</td>
<td>sysclk:[R]</td>
<td>sysclk:[R]</td>
<td>0.000</td>
<td>-0.017</td>
<td>0.520</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.667</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rbin_1_s0/CLEAR</td>
<td>clk100m:[R]</td>
<td>clkout:[R]</td>
<td>10.000</td>
<td>-0.217</td>
<td>10.501</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.579</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_1_s0/CLEAR</td>
<td>clk100m:[R]</td>
<td>clkout:[R]</td>
<td>10.000</td>
<td>-0.192</td>
<td>10.389</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.579</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wptr_0_s0/CLEAR</td>
<td>clk100m:[R]</td>
<td>clkout:[R]</td>
<td>10.000</td>
<td>-0.192</td>
<td>10.389</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.460</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_wptr_0_s0/CLEAR</td>
<td>clk100m:[R]</td>
<td>clkout:[R]</td>
<td>10.000</td>
<td>-0.203</td>
<td>10.280</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.460</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rq1_wptr_0_s0/CLEAR</td>
<td>clk100m:[R]</td>
<td>clkout:[R]</td>
<td>10.000</td>
<td>-0.203</td>
<td>10.280</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.460</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_2_s0/CLEAR</td>
<td>clk100m:[R]</td>
<td>clkout:[R]</td>
<td>10.000</td>
<td>-0.203</td>
<td>10.280</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.460</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_4_s0/CLEAR</td>
<td>clk100m:[R]</td>
<td>clkout:[R]</td>
<td>10.000</td>
<td>-0.203</td>
<td>10.280</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.460</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_0_s0/CLEAR</td>
<td>clk100m:[R]</td>
<td>clkout:[R]</td>
<td>10.000</td>
<td>-0.203</td>
<td>10.280</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.460</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_0_s0/CLEAR</td>
<td>clk100m:[R]</td>
<td>clkout:[R]</td>
<td>10.000</td>
<td>-0.203</td>
<td>10.280</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-0.385</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rbin_2_s0/CLEAR</td>
<td>clk100m:[R]</td>
<td>clkout:[R]</td>
<td>10.000</td>
<td>-0.177</td>
<td>10.179</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-0.385</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_0_s0/CLEAR</td>
<td>clk100m:[R]</td>
<td>clkout:[R]</td>
<td>10.000</td>
<td>-0.177</td>
<td>10.179</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-0.375</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_0_s0/CLEAR</td>
<td>clk100m:[R]</td>
<td>clkout:[R]</td>
<td>10.000</td>
<td>-0.186</td>
<td>10.179</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-0.374</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_3_s0/CLEAR</td>
<td>clk100m:[R]</td>
<td>clkout:[R]</td>
<td>10.000</td>
<td>-0.212</td>
<td>10.204</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-0.374</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_1_s0/CLEAR</td>
<td>clk100m:[R]</td>
<td>clkout:[R]</td>
<td>10.000</td>
<td>-0.212</td>
<td>10.204</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-0.374</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_4_s0/CLEAR</td>
<td>clk100m:[R]</td>
<td>clkout:[R]</td>
<td>10.000</td>
<td>-0.212</td>
<td>10.204</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-0.374</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_5_s0/CLEAR</td>
<td>clk100m:[R]</td>
<td>clkout:[R]</td>
<td>10.000</td>
<td>-0.212</td>
<td>10.204</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-0.369</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_2_s0/CLEAR</td>
<td>clk100m:[R]</td>
<td>clkout:[R]</td>
<td>10.000</td>
<td>-0.201</td>
<td>10.188</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-0.369</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_4_s0/CLEAR</td>
<td>clk100m:[R]</td>
<td>clkout:[R]</td>
<td>10.000</td>
<td>-0.201</td>
<td>10.188</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-0.369</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wptr_3_s0/CLEAR</td>
<td>clk100m:[R]</td>
<td>clkout:[R]</td>
<td>10.000</td>
<td>-0.201</td>
<td>10.188</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-0.369</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_0_s0/CLEAR</td>
<td>clk100m:[R]</td>
<td>clkout:[R]</td>
<td>10.000</td>
<td>-0.201</td>
<td>10.188</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-0.369</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_3_s0/CLEAR</td>
<td>clk100m:[R]</td>
<td>clkout:[R]</td>
<td>10.000</td>
<td>-0.201</td>
<td>10.188</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-0.369</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_2_s0/CLEAR</td>
<td>clk100m:[R]</td>
<td>clkout:[R]</td>
<td>10.000</td>
<td>-0.201</td>
<td>10.188</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-0.303</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wptr_1_s0/CLEAR</td>
<td>clk100m:[R]</td>
<td>clkout:[R]</td>
<td>10.000</td>
<td>-0.192</td>
<td>10.112</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-0.303</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rbin_0_s0/CLEAR</td>
<td>clk100m:[R]</td>
<td>clkout:[R]</td>
<td>10.000</td>
<td>-0.192</td>
<td>10.112</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-0.303</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq2_wptr_1_s0/CLEAR</td>
<td>clk100m:[R]</td>
<td>clkout:[R]</td>
<td>10.000</td>
<td>-0.192</td>
<td>10.112</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.923</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0/CLEAR</td>
<td>sysclk:[F]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.799</td>
<td>0.970</td>
</tr>
<tr>
<td>2</td>
<td>1.925</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLEAR</td>
<td>sysclk:[F]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.794</td>
<td>0.977</td>
</tr>
<tr>
<td>3</td>
<td>1.925</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0/CLEAR</td>
<td>sysclk:[F]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.794</td>
<td>0.977</td>
</tr>
<tr>
<td>4</td>
<td>2.404</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_wbin_0_s0/CLEAR</td>
<td>clkout:[R]</td>
<td>clkout:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.215</td>
</tr>
<tr>
<td>5</td>
<td>2.432</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_1_s0/CLEAR</td>
<td>clkout:[R]</td>
<td>clkout:[R]</td>
<td>0.000</td>
<td>0.006</td>
<td>2.237</td>
</tr>
<tr>
<td>6</td>
<td>2.432</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_0_s0/CLEAR</td>
<td>clkout:[R]</td>
<td>clkout:[R]</td>
<td>0.000</td>
<td>0.006</td>
<td>2.237</td>
</tr>
<tr>
<td>7</td>
<td>2.432</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_0_s0/CLEAR</td>
<td>clkout:[R]</td>
<td>clkout:[R]</td>
<td>0.000</td>
<td>0.006</td>
<td>2.237</td>
</tr>
<tr>
<td>8</td>
<td>2.432</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_4_s0/CLEAR</td>
<td>clkout:[R]</td>
<td>clkout:[R]</td>
<td>0.000</td>
<td>0.006</td>
<td>2.237</td>
</tr>
<tr>
<td>9</td>
<td>2.438</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_wbin_2_s0/CLEAR</td>
<td>clkout:[R]</td>
<td>clkout:[R]</td>
<td>0.000</td>
<td>0.011</td>
<td>2.237</td>
</tr>
<tr>
<td>10</td>
<td>2.438</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_2_s0/CLEAR</td>
<td>clkout:[R]</td>
<td>clkout:[R]</td>
<td>0.000</td>
<td>0.011</td>
<td>2.237</td>
</tr>
<tr>
<td>11</td>
<td>2.438</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_1_s0/CLEAR</td>
<td>clkout:[R]</td>
<td>clkout:[R]</td>
<td>0.000</td>
<td>0.011</td>
<td>2.237</td>
</tr>
<tr>
<td>12</td>
<td>2.438</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_4_s0/CLEAR</td>
<td>clkout:[R]</td>
<td>clkout:[R]</td>
<td>0.000</td>
<td>0.011</td>
<td>2.237</td>
</tr>
<tr>
<td>13</td>
<td>2.438</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_4_s0/CLEAR</td>
<td>clkout:[R]</td>
<td>clkout:[R]</td>
<td>0.000</td>
<td>0.011</td>
<td>2.237</td>
</tr>
<tr>
<td>14</td>
<td>2.557</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_0_s0/CLEAR</td>
<td>clkout:[R]</td>
<td>clkout:[R]</td>
<td>0.000</td>
<td>0.001</td>
<td>2.368</td>
</tr>
<tr>
<td>15</td>
<td>2.557</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rbin_5_s0/CLEAR</td>
<td>clkout:[R]</td>
<td>clkout:[R]</td>
<td>0.000</td>
<td>0.001</td>
<td>2.368</td>
</tr>
<tr>
<td>16</td>
<td>2.557</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_Empty_reg_s0/PRESET</td>
<td>clkout:[R]</td>
<td>clkout:[R]</td>
<td>0.000</td>
<td>0.001</td>
<td>2.368</td>
</tr>
<tr>
<td>17</td>
<td>2.562</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_Empty_reg_s0/PRESET</td>
<td>clkout:[R]</td>
<td>clkout:[R]</td>
<td>0.000</td>
<td>0.006</td>
<td>2.368</td>
</tr>
<tr>
<td>18</td>
<td>2.562</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq1_wptr_5_s0/CLEAR</td>
<td>clkout:[R]</td>
<td>clkout:[R]</td>
<td>0.000</td>
<td>0.006</td>
<td>2.368</td>
</tr>
<tr>
<td>19</td>
<td>2.562</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq2_wptr_0_s0/CLEAR</td>
<td>clkout:[R]</td>
<td>clkout:[R]</td>
<td>0.000</td>
<td>0.006</td>
<td>2.368</td>
</tr>
<tr>
<td>20</td>
<td>2.562</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq2_wptr_5_s0/CLEAR</td>
<td>clkout:[R]</td>
<td>clkout:[R]</td>
<td>0.000</td>
<td>0.006</td>
<td>2.368</td>
</tr>
<tr>
<td>21</td>
<td>2.562</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq1_wptr_0_s0/CLEAR</td>
<td>clkout:[R]</td>
<td>clkout:[R]</td>
<td>0.000</td>
<td>0.006</td>
<td>2.368</td>
</tr>
<tr>
<td>22</td>
<td>2.562</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq1_wptr_5_s0/CLEAR</td>
<td>clkout:[R]</td>
<td>clkout:[R]</td>
<td>0.000</td>
<td>0.006</td>
<td>2.368</td>
</tr>
<tr>
<td>23</td>
<td>2.562</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_5_s0/CLEAR</td>
<td>clkout:[R]</td>
<td>clkout:[R]</td>
<td>0.000</td>
<td>0.006</td>
<td>2.368</td>
</tr>
<tr>
<td>24</td>
<td>2.681</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rbin_1_s0/CLEAR</td>
<td>clkout:[R]</td>
<td>clkout:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.493</td>
</tr>
<tr>
<td>25</td>
<td>2.681</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rbin_4_s0/CLEAR</td>
<td>clkout:[R]</td>
<td>clkout:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.493</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.528</td>
<td>3.778</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>clk100m</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.530</td>
<td>3.780</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>clk100m</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_sync/lock_d2_s0</td>
</tr>
<tr>
<td>3</td>
<td>3.532</td>
<td>3.782</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>clk100m</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.533</td>
<td>3.783</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>clk100m</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_12_s1</td>
</tr>
<tr>
<td>5</td>
<td>3.533</td>
<td>3.783</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>clk100m</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_9_s1</td>
</tr>
<tr>
<td>6</td>
<td>3.533</td>
<td>3.783</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>clk100m</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_3_s1</td>
</tr>
<tr>
<td>7</td>
<td>3.533</td>
<td>3.783</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>clk100m</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_sync/recalib_s_1_s0</td>
</tr>
<tr>
<td>8</td>
<td>3.534</td>
<td>3.784</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>clk100m</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_8_s1</td>
</tr>
<tr>
<td>9</td>
<td>3.534</td>
<td>3.784</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>clk100m</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_6_s1</td>
</tr>
<tr>
<td>10</td>
<td>3.534</td>
<td>3.784</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>clk100m</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_5_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.324</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.214</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.538</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/fifo_read/fifo_inst/Almost_Empty_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/state_1_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>890</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.154</td>
<td>7.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C83[0][A]</td>
<td>fifo_ram_module/fifo_read/fifo_inst/Almost_Empty_s0/CLK</td>
</tr>
<tr>
<td>8.536</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R65C83[0][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/fifo_read/fifo_inst/Almost_Empty_s0/Q</td>
</tr>
<tr>
<td>10.292</td>
<td>1.756</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C111[3][A]</td>
<td>fifo_ram_module/state_1_s7/I1</td>
</tr>
<tr>
<td>10.866</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R65C111[3][A]</td>
<td style=" background: #97FFFF;">fifo_ram_module/state_1_s7/F</td>
</tr>
<tr>
<td>11.041</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C112[3][A]</td>
<td>fifo_ram_module/state_1_s6/I0</td>
</tr>
<tr>
<td>11.497</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R65C112[3][A]</td>
<td style=" background: #97FFFF;">fifo_ram_module/state_1_s6/F</td>
</tr>
<tr>
<td>12.214</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C111[0][B]</td>
<td style=" font-weight:bold;">fifo_ram_module/state_1_s4/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.884</td>
<td>2.884</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C111[0][B]</td>
<td>fifo_ram_module/state_1_s4/CLK</td>
</tr>
<tr>
<td>12.849</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifo_ram_module/state_1_s4</td>
</tr>
<tr>
<td>12.538</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R63C111[0][B]</td>
<td>fifo_ram_module/state_1_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-5.269</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 8.370%; route: 7.471, 91.630%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.030, 25.369%; route: 2.648, 65.209%; tC2Q: 0.382, 9.421%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.884, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.635</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.881</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/fifo_read/fifo_inst/Almost_Empty_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/state_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>890</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.154</td>
<td>7.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C83[0][A]</td>
<td>fifo_ram_module/fifo_read/fifo_inst/Almost_Empty_s0/CLK</td>
</tr>
<tr>
<td>8.536</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R65C83[0][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/fifo_read/fifo_inst/Almost_Empty_s0/Q</td>
</tr>
<tr>
<td>10.292</td>
<td>1.756</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C111[3][A]</td>
<td>fifo_ram_module/state_1_s7/I1</td>
</tr>
<tr>
<td>10.866</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R65C111[3][A]</td>
<td style=" background: #97FFFF;">fifo_ram_module/state_1_s7/F</td>
</tr>
<tr>
<td>11.041</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C112[3][A]</td>
<td>fifo_ram_module/state_1_s6/I0</td>
</tr>
<tr>
<td>11.497</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R65C112[3][A]</td>
<td style=" background: #97FFFF;">fifo_ram_module/state_1_s6/F</td>
</tr>
<tr>
<td>11.881</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C112[0][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/state_0_s4/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.863</td>
<td>2.863</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C112[0][A]</td>
<td>fifo_ram_module/state_0_s4/CLK</td>
</tr>
<tr>
<td>12.828</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifo_ram_module/state_0_s4</td>
</tr>
<tr>
<td>12.517</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R66C112[0][A]</td>
<td>fifo_ram_module/state_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-5.291</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 8.370%; route: 7.471, 91.630%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.030, 27.632%; route: 2.315, 62.106%; tC2Q: 0.382, 10.262%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.863, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.866</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.920</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.786</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/fifo_read/fifo_inst/Almost_Empty_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/state_1_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>890</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.154</td>
<td>7.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C83[0][A]</td>
<td>fifo_ram_module/fifo_read/fifo_inst/Almost_Empty_s0/CLK</td>
</tr>
<tr>
<td>8.536</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R65C83[0][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/fifo_read/fifo_inst/Almost_Empty_s0/Q</td>
</tr>
<tr>
<td>10.292</td>
<td>1.756</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C111[3][A]</td>
<td>fifo_ram_module/state_1_s7/I1</td>
</tr>
<tr>
<td>10.866</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R65C111[3][A]</td>
<td style=" background: #97FFFF;">fifo_ram_module/state_1_s7/F</td>
</tr>
<tr>
<td>11.412</td>
<td>0.546</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C111[0][B]</td>
<td>fifo_ram_module/n340_s26/I1</td>
</tr>
<tr>
<td>11.920</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C111[0][B]</td>
<td style=" background: #97FFFF;">fifo_ram_module/n340_s26/F</td>
</tr>
<tr>
<td>11.920</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C111[0][B]</td>
<td style=" font-weight:bold;">fifo_ram_module/state_1_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.884</td>
<td>2.884</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C111[0][B]</td>
<td>fifo_ram_module/state_1_s4/CLK</td>
</tr>
<tr>
<td>12.849</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifo_ram_module/state_1_s4</td>
</tr>
<tr>
<td>12.786</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R63C111[0][B]</td>
<td>fifo_ram_module/state_1_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-5.269</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 8.370%; route: 7.471, 91.630%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.081, 28.709%; route: 2.303, 61.135%; tC2Q: 0.382, 10.156%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.884, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.002</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.762</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.764</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/fifo_read/fifo_inst/Almost_Empty_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/state_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>890</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.154</td>
<td>7.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C83[0][A]</td>
<td>fifo_ram_module/fifo_read/fifo_inst/Almost_Empty_s0/CLK</td>
</tr>
<tr>
<td>8.536</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R65C83[0][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/fifo_read/fifo_inst/Almost_Empty_s0/Q</td>
</tr>
<tr>
<td>10.674</td>
<td>2.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C112[2][B]</td>
<td>fifo_ram_module/n341_s24/I0</td>
</tr>
<tr>
<td>11.181</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C112[2][B]</td>
<td style=" background: #97FFFF;">fifo_ram_module/n341_s24/F</td>
</tr>
<tr>
<td>11.184</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C112[0][A]</td>
<td>fifo_ram_module/n341_s22/I2</td>
</tr>
<tr>
<td>11.762</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C112[0][A]</td>
<td style=" background: #97FFFF;">fifo_ram_module/n341_s22/F</td>
</tr>
<tr>
<td>11.762</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C112[0][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/state_0_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.863</td>
<td>2.863</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C112[0][A]</td>
<td>fifo_ram_module/state_0_s4/CLK</td>
</tr>
<tr>
<td>12.828</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifo_ram_module/state_0_s4</td>
</tr>
<tr>
<td>12.764</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R66C112[0][A]</td>
<td>fifo_ram_module/state_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-5.291</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 8.370%; route: 7.471, 91.630%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.086, 30.100%; route: 2.140, 59.300%; tC2Q: 0.382, 10.599%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.863, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.004</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.104</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk400m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk400m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk400m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.608</td>
<td>2.608</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>R64C0</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>3.104</td>
<td>0.496</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R64C0</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[2]</td>
</tr>
<tr>
<td>3.104</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL62[B]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem/RADDR[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk400m</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.108</td>
<td>2.608</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL62[B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>5.108</td>
<td>0.000</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL62[B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.608, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.496, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.608, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.004</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.104</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk400m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk400m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk400m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.608</td>
<td>2.608</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>R64C0</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>3.104</td>
<td>0.496</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R64C0</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[1]</td>
</tr>
<tr>
<td>3.104</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL62[B]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem/RADDR[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk400m</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.108</td>
<td>2.608</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL62[B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>5.108</td>
<td>0.000</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL62[B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.608, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.496, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.608, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.004</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.104</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk400m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk400m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk400m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.608</td>
<td>2.608</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>R64C0</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>3.104</td>
<td>0.496</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R64C0</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[0]</td>
</tr>
<tr>
<td>3.104</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL62[B]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem/RADDR[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk400m</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.108</td>
<td>2.608</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL62[B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>5.108</td>
<td>0.000</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL62[B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.608, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.496, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.608, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.004</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.104</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk400m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk400m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk400m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.608</td>
<td>2.608</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>R64C0</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>3.104</td>
<td>0.496</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R64C0</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[2]</td>
</tr>
<tr>
<td>3.104</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL56[B]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem/RADDR[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk400m</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.108</td>
<td>2.608</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL56[B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>5.108</td>
<td>0.000</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL56[B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.608, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.496, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.608, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.004</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.104</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk400m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk400m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk400m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.608</td>
<td>2.608</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>R64C0</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>3.104</td>
<td>0.496</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R64C0</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[1]</td>
</tr>
<tr>
<td>3.104</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL56[B]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem/RADDR[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk400m</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.108</td>
<td>2.608</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL56[B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>5.108</td>
<td>0.000</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL56[B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.608, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.496, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.608, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.004</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.104</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk400m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk400m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk400m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.608</td>
<td>2.608</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>R64C0</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>3.104</td>
<td>0.496</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R64C0</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[0]</td>
</tr>
<tr>
<td>3.104</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL56[B]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem/RADDR[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk400m</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.108</td>
<td>2.608</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL56[B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>5.108</td>
<td>0.000</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL56[B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.608, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.496, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.608, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.004</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.104</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk400m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk400m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk400m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.608</td>
<td>2.608</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>R64C0</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>3.104</td>
<td>0.496</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R64C0</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[2]</td>
</tr>
<tr>
<td>3.104</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL58[B]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem/RADDR[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk400m</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.108</td>
<td>2.608</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL58[B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>5.108</td>
<td>0.000</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL58[B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.608, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.496, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.608, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.004</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.104</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk400m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk400m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk400m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.608</td>
<td>2.608</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>R64C0</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>3.104</td>
<td>0.496</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R64C0</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[1]</td>
</tr>
<tr>
<td>3.104</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL58[B]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem/RADDR[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk400m</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.108</td>
<td>2.608</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL58[B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>5.108</td>
<td>0.000</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL58[B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.608, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.496, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.608, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.004</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.104</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk400m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk400m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk400m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.608</td>
<td>2.608</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>R64C0</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>3.104</td>
<td>0.496</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R64C0</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[0]</td>
</tr>
<tr>
<td>3.104</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL58[B]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem/RADDR[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk400m</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.108</td>
<td>2.608</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL58[B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>5.108</td>
<td>0.000</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL58[B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.608, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.496, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.608, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.004</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.104</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk400m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk400m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk400m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.608</td>
<td>2.608</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>R64C0</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>3.104</td>
<td>0.496</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R64C0</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[2]</td>
</tr>
<tr>
<td>3.104</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL58[A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem/RADDR[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk400m</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.108</td>
<td>2.608</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL58[A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>5.108</td>
<td>0.000</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL58[A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.608, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.496, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.608, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.004</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.104</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk400m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk400m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk400m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.608</td>
<td>2.608</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>R64C0</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>3.104</td>
<td>0.496</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R64C0</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[1]</td>
</tr>
<tr>
<td>3.104</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL58[A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem/RADDR[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk400m</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.108</td>
<td>2.608</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL58[A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>5.108</td>
<td>0.000</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL58[A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.608, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.496, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.608, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.004</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.104</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk400m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk400m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk400m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.608</td>
<td>2.608</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>R64C0</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>3.104</td>
<td>0.496</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R64C0</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[0]</td>
</tr>
<tr>
<td>3.104</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL58[A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem/RADDR[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk400m</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.108</td>
<td>2.608</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL58[A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>5.108</td>
<td>0.000</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL58[A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.608, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.496, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.608, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.004</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.104</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk400m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk400m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk400m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.608</td>
<td>2.608</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>R64C0</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>3.104</td>
<td>0.496</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R64C0</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[2]</td>
</tr>
<tr>
<td>3.104</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL60[A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem/RADDR[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk400m</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.108</td>
<td>2.608</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL60[A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>5.108</td>
<td>0.000</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL60[A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.608, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.496, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.608, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.004</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.104</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk400m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk400m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk400m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.608</td>
<td>2.608</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>R64C0</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>3.104</td>
<td>0.496</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R64C0</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[1]</td>
</tr>
<tr>
<td>3.104</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL60[A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem/RADDR[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk400m</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.108</td>
<td>2.608</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL60[A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>5.108</td>
<td>0.000</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL60[A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.608, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.496, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.608, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.004</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.104</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk400m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk400m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk400m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.608</td>
<td>2.608</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>R64C0</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>3.104</td>
<td>0.496</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R64C0</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[0]</td>
</tr>
<tr>
<td>3.104</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL60[A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem/RADDR[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk400m</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.108</td>
<td>2.608</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL60[A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>5.108</td>
<td>0.000</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL60[A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.608, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.496, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.608, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.004</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.104</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk400m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk400m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk400m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.608</td>
<td>2.608</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>R64C0</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>3.104</td>
<td>0.496</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R64C0</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[2]</td>
</tr>
<tr>
<td>3.104</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL56[A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem/RADDR[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk400m</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.108</td>
<td>2.608</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL56[A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>5.108</td>
<td>0.000</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL56[A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.608, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.496, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.608, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.004</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.104</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk400m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk400m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk400m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.608</td>
<td>2.608</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>R64C0</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>3.104</td>
<td>0.496</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R64C0</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[1]</td>
</tr>
<tr>
<td>3.104</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL56[A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem/RADDR[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk400m</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.108</td>
<td>2.608</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL56[A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>5.108</td>
<td>0.000</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL56[A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.608, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.496, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.608, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.004</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.104</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk400m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk400m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk400m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.608</td>
<td>2.608</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>R64C0</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>3.104</td>
<td>0.496</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R64C0</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[0]</td>
</tr>
<tr>
<td>3.104</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL56[A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem/RADDR[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk400m</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.108</td>
<td>2.608</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL56[A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>5.108</td>
<td>0.000</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL56[A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.608, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.496, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.608, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.004</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.104</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[1].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk400m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk400m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk400m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.608</td>
<td>2.608</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>R64C0</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>3.104</td>
<td>0.496</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R64C0</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[2]</td>
</tr>
<tr>
<td>3.104</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL67[B]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[1].u_ides8_mem/RADDR[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk400m</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.108</td>
<td>2.608</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL67[B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[1].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>5.108</td>
<td>0.000</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL67[B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[1].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.608, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.496, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.608, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.004</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.104</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[1].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk400m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk400m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk400m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.608</td>
<td>2.608</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>R64C0</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>3.104</td>
<td>0.496</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R64C0</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[1]</td>
</tr>
<tr>
<td>3.104</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL67[B]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[1].u_ides8_mem/RADDR[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk400m</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.108</td>
<td>2.608</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL67[B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[1].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>5.108</td>
<td>0.000</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL67[B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[1].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.608, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.496, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.608, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.004</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.104</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[1].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk400m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk400m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk400m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.608</td>
<td>2.608</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>R64C0</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>3.104</td>
<td>0.496</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R64C0</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[0]</td>
</tr>
<tr>
<td>3.104</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL67[B]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[1].u_ides8_mem/RADDR[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk400m</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_R[3]</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.108</td>
<td>2.608</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL67[B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[1].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>5.108</td>
<td>0.000</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL67[B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[1].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.608, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.496, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.608, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.044</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.578</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkout:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.281</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C43[1][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_31_s0/CLK</td>
</tr>
<tr>
<td>11.461</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R63C43[1][B]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_31_s0/Q</td>
</tr>
<tr>
<td>11.578</td>
<td>0.116</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[8][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s/DI[31]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.285</td>
<td>1.285</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[8][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s/CLKA</td>
</tr>
<tr>
<td>11.534</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[8][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.281, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.116, 39.241%; tC2Q: 0.180, 60.759%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.285, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.044</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.578</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkout:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.281</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C43[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_29_s0/CLK</td>
</tr>
<tr>
<td>11.461</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R63C43[0][B]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_29_s0/Q</td>
</tr>
<tr>
<td>11.578</td>
<td>0.116</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[8][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s/DI[29]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.285</td>
<td>1.285</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[8][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s/CLKA</td>
</tr>
<tr>
<td>11.534</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[8][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.281, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.116, 39.241%; tC2Q: 0.180, 60.759%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.285, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.049</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.583</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkout:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.286</td>
<td>1.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C42[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_20_s0/CLK</td>
</tr>
<tr>
<td>11.466</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R63C42[0][B]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_20_s0/Q</td>
</tr>
<tr>
<td>11.583</td>
<td>0.116</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[8][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s/DI[20]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.285</td>
<td>1.285</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[8][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s/CLKA</td>
</tr>
<tr>
<td>11.534</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[8][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.286, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.116, 39.241%; tC2Q: 0.180, 60.759%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.285, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.049</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.583</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkout:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.286</td>
<td>1.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C42[0][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_19_s0/CLK</td>
</tr>
<tr>
<td>11.466</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R63C42[0][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_19_s0/Q</td>
</tr>
<tr>
<td>11.583</td>
<td>0.116</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[8][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s/DI[19]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.285</td>
<td>1.285</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[8][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s/CLKA</td>
</tr>
<tr>
<td>11.534</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[8][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.286, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.116, 39.241%; tC2Q: 0.180, 60.759%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.285, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.049</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.576</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkout:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.280</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C99[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_11_s0/CLK</td>
</tr>
<tr>
<td>11.460</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R63C99[0][B]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_11_s0/Q</td>
</tr>
<tr>
<td>11.576</td>
<td>0.116</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[20]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s/DI[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.279</td>
<td>1.279</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[20]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>11.528</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[20]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.116, 39.241%; tC2Q: 0.180, 60.759%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.279, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.054</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkout:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.285</td>
<td>1.285</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C98[0][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_3_s0/CLK</td>
</tr>
<tr>
<td>11.465</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R63C98[0][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_3_s0/Q</td>
</tr>
<tr>
<td>11.581</td>
<td>0.116</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[20]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.279</td>
<td>1.279</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[20]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>11.528</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[20]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.285, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.116, 39.241%; tC2Q: 0.180, 60.759%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.279, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.086</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.613</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkout:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.295</td>
<td>1.295</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C99[1][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_30_s0/CLK</td>
</tr>
<tr>
<td>11.475</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R60C99[1][B]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_30_s0/Q</td>
</tr>
<tr>
<td>11.613</td>
<td>0.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[20]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s/DI[30]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.279</td>
<td>1.279</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[20]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>11.528</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[20]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.295, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.139, 43.529%; tC2Q: 0.180, 56.471%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.279, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.156</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.690</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkout:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.292</td>
<td>1.293</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C42[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_22_s0/CLK</td>
</tr>
<tr>
<td>11.472</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R62C42[0][B]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_22_s0/Q</td>
</tr>
<tr>
<td>11.690</td>
<td>0.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[8][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s/DI[22]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.285</td>
<td>1.285</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[8][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s/CLKA</td>
</tr>
<tr>
<td>11.534</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[8][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.293, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.217, 54.717%; tC2Q: 0.180, 45.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.285, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.156</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.690</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkout:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.292</td>
<td>1.293</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C42[0][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_21_s0/CLK</td>
</tr>
<tr>
<td>11.472</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R62C42[0][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_21_s0/Q</td>
</tr>
<tr>
<td>11.690</td>
<td>0.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[8][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s/DI[21]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.285</td>
<td>1.285</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[8][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s/CLKA</td>
</tr>
<tr>
<td>11.534</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[8][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.293, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.217, 54.717%; tC2Q: 0.180, 45.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.285, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.161</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.689</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkout:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.291</td>
<td>1.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C100[1][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_29_s0/CLK</td>
</tr>
<tr>
<td>11.471</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R62C100[1][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_29_s0/Q</td>
</tr>
<tr>
<td>11.689</td>
<td>0.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[20]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s/DI[29]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.279</td>
<td>1.279</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[20]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>11.528</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[20]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.291, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.217, 54.717%; tC2Q: 0.180, 45.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.279, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.169</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.703</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_28_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkout:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.286</td>
<td>1.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C42[1][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_28_s0/CLK</td>
</tr>
<tr>
<td>11.466</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R63C42[1][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_28_s0/Q</td>
</tr>
<tr>
<td>11.703</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[8][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s/DI[28]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.285</td>
<td>1.285</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[8][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s/CLKA</td>
</tr>
<tr>
<td>11.534</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[8][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.286, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 56.757%; tC2Q: 0.180, 43.243%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.285, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.175</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.709</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkout:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.292</td>
<td>1.293</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C42[2][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_25_s0/CLK</td>
</tr>
<tr>
<td>11.472</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R62C42[2][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_25_s0/Q</td>
</tr>
<tr>
<td>11.709</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[8][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s/DI[25]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.285</td>
<td>1.285</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[8][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s/CLKA</td>
</tr>
<tr>
<td>11.534</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[8][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.293, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 56.757%; tC2Q: 0.180, 43.243%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.285, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.175</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.709</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkout:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.292</td>
<td>1.293</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C42[1][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_24_s0/CLK</td>
</tr>
<tr>
<td>11.472</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R62C42[1][B]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_24_s0/Q</td>
</tr>
<tr>
<td>11.709</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[8][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s/DI[24]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.285</td>
<td>1.285</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[8][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s/CLKA</td>
</tr>
<tr>
<td>11.534</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[8][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.293, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 56.757%; tC2Q: 0.180, 43.243%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.285, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.180</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.708</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkout:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.291</td>
<td>1.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C100[2][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_19_s0/CLK</td>
</tr>
<tr>
<td>11.471</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R62C100[2][B]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_19_s0/Q</td>
</tr>
<tr>
<td>11.708</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[20]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s/DI[19]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.279</td>
<td>1.279</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[20]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>11.528</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[20]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.291, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 56.757%; tC2Q: 0.180, 43.243%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.279, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.186</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.718</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.533</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_101_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkout:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.295</td>
<td>1.295</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C103[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_101_s0/CLK</td>
</tr>
<tr>
<td>11.475</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R60C103[0][B]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_101_s0/Q</td>
</tr>
<tr>
<td>11.718</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[21][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_2_s/DI[29]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.284</td>
<td>1.284</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[21][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_2_s/CLKA</td>
</tr>
<tr>
<td>11.533</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[21][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.295, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 57.522%; tC2Q: 0.180, 42.478%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.284, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.188</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.619</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.431</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_86_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_9_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>890</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.200</td>
<td>3.524</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C108[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_86_s0/CLK</td>
</tr>
<tr>
<td>4.380</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R59C108[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_86_s0/Q</td>
</tr>
<tr>
<td>4.619</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[22]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_9_s/DI[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>890</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.182</td>
<td>3.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[22]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_9_s/CLKA</td>
</tr>
<tr>
<td>4.431</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[22]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_9_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 16.084%; route: 3.524, 83.916%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 57.015%; tC2Q: 0.180, 42.985%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 16.154%; route: 3.506, 83.846%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.189</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.717</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkout:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.305</td>
<td>1.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C101[2][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_26_s0/CLK</td>
</tr>
<tr>
<td>11.485</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R60C101[2][B]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_26_s0/Q</td>
</tr>
<tr>
<td>11.717</td>
<td>0.232</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[20]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s/DI[26]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.279</td>
<td>1.279</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[20]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>11.528</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[20]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.026</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.305, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.232, 56.364%; tC2Q: 0.180, 43.636%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.279, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.729</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkout:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.281</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C43[1][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_30_s0/CLK</td>
</tr>
<tr>
<td>11.461</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R63C43[1][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_30_s0/Q</td>
</tr>
<tr>
<td>11.729</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[8][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s/DI[30]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.285</td>
<td>1.285</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[8][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s/CLKA</td>
</tr>
<tr>
<td>11.534</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[8][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.281, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 59.777%; tC2Q: 0.180, 40.223%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.285, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.723</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_32_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkout:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.300</td>
<td>1.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C100[3][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_32_s0/CLK</td>
</tr>
<tr>
<td>11.480</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R60C100[3][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_32_s0/Q</td>
</tr>
<tr>
<td>11.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[20]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s/DI[32]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.279</td>
<td>1.279</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[20]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>11.528</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[20]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.021</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.300, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 57.522%; tC2Q: 0.180, 42.478%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.279, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.723</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkout:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.300</td>
<td>1.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C100[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_27_s0/CLK</td>
</tr>
<tr>
<td>11.480</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R60C100[0][B]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_27_s0/Q</td>
</tr>
<tr>
<td>11.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[20]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s/DI[27]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.279</td>
<td>1.279</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[20]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>11.528</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[20]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.021</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.300, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 57.522%; tC2Q: 0.180, 42.478%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.279, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.733</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkout:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.285</td>
<td>1.285</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C98[1][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_9_s0/CLK</td>
</tr>
<tr>
<td>11.465</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R63C98[1][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_9_s0/Q</td>
</tr>
<tr>
<td>11.733</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[20]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s/DI[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.279</td>
<td>1.279</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[20]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>11.528</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[20]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.285, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 59.777%; tC2Q: 0.180, 40.223%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.279, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.219</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.514</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.295</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_35_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>890</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.198</td>
<td>3.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C132[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLK</td>
</tr>
<tr>
<td>4.378</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>43</td>
<td>R60C132[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/Q</td>
</tr>
<tr>
<td>4.514</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[28]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_35_s/ADA[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>890</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.177</td>
<td>3.501</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[28]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_35_s/CLKA</td>
</tr>
<tr>
<td>4.295</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[28]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_35_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.021</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 16.092%; route: 3.522, 83.908%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 43.083%; tC2Q: 0.180, 56.917%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 16.173%; route: 3.501, 83.827%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.219</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.519</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.300</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_33_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>890</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.198</td>
<td>3.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C132[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLK</td>
</tr>
<tr>
<td>4.378</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>43</td>
<td>R60C132[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/Q</td>
</tr>
<tr>
<td>4.519</td>
<td>0.141</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[27][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_33_s/ADA[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>890</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.182</td>
<td>3.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[27][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_33_s/CLKA</td>
</tr>
<tr>
<td>4.300</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[27][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_33_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 16.092%; route: 3.522, 83.908%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.141, 43.969%; tC2Q: 0.180, 56.031%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 16.154%; route: 3.506, 83.846%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.225</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.759</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkout:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.292</td>
<td>1.293</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C42[1][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_23_s0/CLK</td>
</tr>
<tr>
<td>11.472</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R62C42[1][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_23_s0/Q</td>
</tr>
<tr>
<td>11.759</td>
<td>0.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[8][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s/DI[23]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.285</td>
<td>1.285</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[8][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s/CLKA</td>
</tr>
<tr>
<td>11.534</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[8][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.293, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.286, 61.394%; tC2Q: 0.180, 38.606%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.285, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.254</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.679</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.426</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_101_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_11_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>890</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.159</td>
<td>3.484</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C110[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_101_s0/CLK</td>
</tr>
<tr>
<td>4.339</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R48C110[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_101_s0/Q</td>
</tr>
<tr>
<td>4.679</td>
<td>0.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[23][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_11_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>890</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.177</td>
<td>3.501</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[23][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_11_s/CLKA</td>
</tr>
<tr>
<td>4.426</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[23][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_11_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.017</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 16.241%; route: 3.484, 83.759%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.340, 65.385%; tC2Q: 0.180, 34.615%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 16.173%; route: 3.501, 83.827%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.667</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.227</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rbin_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk100m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_R[3]</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.726</td>
<td>2.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C77[0][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.108</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4219</td>
<td>R58C77[0][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>8.904</td>
<td>5.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C56[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>9.322</td>
<td>0.417</td>
<td>tINS</td>
<td>RF</td>
<td>120</td>
<td>R44C56[0][B]</td>
<td style=" background: #97FFFF;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>13.227</td>
<td>3.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C48[0][B]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rbin_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.943</td>
<td>2.943</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C48[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rbin_1_s0/CLK</td>
</tr>
<tr>
<td>12.908</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rbin_1_s0</td>
</tr>
<tr>
<td>12.560</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R63C48[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rbin_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.217</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.726, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.417, 3.976%; route: 9.701, 92.382%; tC2Q: 0.382, 3.642%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.943, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.579</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.114</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.535</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk100m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_R[3]</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.726</td>
<td>2.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C77[0][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.108</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4219</td>
<td>R58C77[0][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>8.904</td>
<td>5.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C56[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>9.322</td>
<td>0.417</td>
<td>tINS</td>
<td>RF</td>
<td>120</td>
<td>R44C56[0][B]</td>
<td style=" background: #97FFFF;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>13.114</td>
<td>3.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C54[0][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.917</td>
<td>2.918</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C54[0][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_1_s0/CLK</td>
</tr>
<tr>
<td>12.882</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_1_s0</td>
</tr>
<tr>
<td>12.535</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C54[0][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.192</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.726, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.417, 4.019%; route: 9.589, 92.299%; tC2Q: 0.382, 3.682%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.918, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.579</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.114</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.535</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk100m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_R[3]</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.726</td>
<td>2.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C77[0][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.108</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4219</td>
<td>R58C77[0][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>8.904</td>
<td>5.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C56[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>9.322</td>
<td>0.417</td>
<td>tINS</td>
<td>RF</td>
<td>120</td>
<td>R44C56[0][B]</td>
<td style=" background: #97FFFF;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>13.114</td>
<td>3.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C54[0][B]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.917</td>
<td>2.918</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C54[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wptr_0_s0/CLK</td>
</tr>
<tr>
<td>12.882</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wptr_0_s0</td>
</tr>
<tr>
<td>12.535</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C54[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.192</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.726, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.417, 4.019%; route: 9.589, 92.299%; tC2Q: 0.382, 3.682%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.918, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.460</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.006</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.546</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_wptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk100m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_R[3]</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.726</td>
<td>2.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C77[0][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.108</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4219</td>
<td>R58C77[0][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>8.904</td>
<td>5.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C56[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>9.322</td>
<td>0.417</td>
<td>tINS</td>
<td>RF</td>
<td>120</td>
<td>R44C56[0][B]</td>
<td style=" background: #97FFFF;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>13.006</td>
<td>3.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C50[0][B]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_wptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.928</td>
<td>2.928</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C50[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_wptr_0_s0/CLK</td>
</tr>
<tr>
<td>12.893</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_wptr_0_s0</td>
</tr>
<tr>
<td>12.546</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R65C50[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_wptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.203</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.726, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.417, 4.061%; route: 9.480, 92.218%; tC2Q: 0.382, 3.721%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.928, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.460</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.006</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.546</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rq1_wptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk100m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_R[3]</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.726</td>
<td>2.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C77[0][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.108</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4219</td>
<td>R58C77[0][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>8.904</td>
<td>5.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C56[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>9.322</td>
<td>0.417</td>
<td>tINS</td>
<td>RF</td>
<td>120</td>
<td>R44C56[0][B]</td>
<td style=" background: #97FFFF;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>13.006</td>
<td>3.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C50[2][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rq1_wptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.928</td>
<td>2.928</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C50[2][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rq1_wptr_0_s0/CLK</td>
</tr>
<tr>
<td>12.893</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rq1_wptr_0_s0</td>
</tr>
<tr>
<td>12.546</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R65C50[2][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rq1_wptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.203</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.726, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.417, 4.061%; route: 9.480, 92.218%; tC2Q: 0.382, 3.721%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.928, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.460</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.006</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.546</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk100m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_R[3]</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.726</td>
<td>2.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C77[0][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.108</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4219</td>
<td>R58C77[0][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>8.904</td>
<td>5.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C56[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>9.322</td>
<td>0.417</td>
<td>tINS</td>
<td>RF</td>
<td>120</td>
<td>R44C56[0][B]</td>
<td style=" background: #97FFFF;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>13.006</td>
<td>3.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C50[1][B]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.928</td>
<td>2.928</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C50[1][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_2_s0/CLK</td>
</tr>
<tr>
<td>12.893</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_2_s0</td>
</tr>
<tr>
<td>12.546</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R65C50[1][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.203</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.726, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.417, 4.061%; route: 9.480, 92.218%; tC2Q: 0.382, 3.721%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.928, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.460</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.006</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.546</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk100m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_R[3]</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.726</td>
<td>2.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C77[0][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.108</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4219</td>
<td>R58C77[0][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>8.904</td>
<td>5.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C56[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>9.322</td>
<td>0.417</td>
<td>tINS</td>
<td>RF</td>
<td>120</td>
<td>R44C56[0][B]</td>
<td style=" background: #97FFFF;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>13.006</td>
<td>3.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C50[0][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.928</td>
<td>2.928</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C50[0][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_4_s0/CLK</td>
</tr>
<tr>
<td>12.893</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_4_s0</td>
</tr>
<tr>
<td>12.546</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R65C50[0][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.203</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.726, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.417, 4.061%; route: 9.480, 92.218%; tC2Q: 0.382, 3.721%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.928, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.460</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.006</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.546</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk100m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_R[3]</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.726</td>
<td>2.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C77[0][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.108</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4219</td>
<td>R58C77[0][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>8.904</td>
<td>5.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C56[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>9.322</td>
<td>0.417</td>
<td>tINS</td>
<td>RF</td>
<td>120</td>
<td>R44C56[0][B]</td>
<td style=" background: #97FFFF;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>13.006</td>
<td>3.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C50[2][B]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.928</td>
<td>2.928</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C50[2][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_0_s0/CLK</td>
</tr>
<tr>
<td>12.893</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_0_s0</td>
</tr>
<tr>
<td>12.546</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R65C50[2][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.203</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.726, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.417, 4.061%; route: 9.480, 92.218%; tC2Q: 0.382, 3.721%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.928, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.460</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.006</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.546</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk100m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_R[3]</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.726</td>
<td>2.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C77[0][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.108</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4219</td>
<td>R58C77[0][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>8.904</td>
<td>5.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C56[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>9.322</td>
<td>0.417</td>
<td>tINS</td>
<td>RF</td>
<td>120</td>
<td>R44C56[0][B]</td>
<td style=" background: #97FFFF;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>13.006</td>
<td>3.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C50[3][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.928</td>
<td>2.928</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C50[3][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_0_s0/CLK</td>
</tr>
<tr>
<td>12.893</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_0_s0</td>
</tr>
<tr>
<td>12.546</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R65C50[3][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.203</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.726, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.417, 4.061%; route: 9.480, 92.218%; tC2Q: 0.382, 3.721%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.928, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.385</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.904</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.520</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rbin_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk100m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_R[3]</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.726</td>
<td>2.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C77[0][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.108</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4219</td>
<td>R58C77[0][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>8.904</td>
<td>5.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C56[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>9.322</td>
<td>0.417</td>
<td>tINS</td>
<td>RF</td>
<td>120</td>
<td>R44C56[0][B]</td>
<td style=" background: #97FFFF;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>12.904</td>
<td>3.582</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C55[0][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rbin_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.902</td>
<td>2.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C55[0][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rbin_2_s0/CLK</td>
</tr>
<tr>
<td>12.867</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rbin_2_s0</td>
</tr>
<tr>
<td>12.520</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R66C55[0][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rbin_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.177</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.726, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.417, 4.102%; route: 9.379, 92.140%; tC2Q: 0.382, 3.758%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.902, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.385</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.904</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.520</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk100m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_R[3]</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.726</td>
<td>2.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C77[0][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.108</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4219</td>
<td>R58C77[0][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>8.904</td>
<td>5.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C56[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>9.322</td>
<td>0.417</td>
<td>tINS</td>
<td>RF</td>
<td>120</td>
<td>R44C56[0][B]</td>
<td style=" background: #97FFFF;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>12.904</td>
<td>3.582</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C55[1][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.902</td>
<td>2.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C55[1][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_0_s0/CLK</td>
</tr>
<tr>
<td>12.867</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_0_s0</td>
</tr>
<tr>
<td>12.520</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R66C55[1][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.177</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.726, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.417, 4.102%; route: 9.379, 92.140%; tC2Q: 0.382, 3.758%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.902, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.375</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.904</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.529</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk100m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_R[3]</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.726</td>
<td>2.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C77[0][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.108</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4219</td>
<td>R58C77[0][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>8.904</td>
<td>5.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C56[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>9.322</td>
<td>0.417</td>
<td>tINS</td>
<td>RF</td>
<td>120</td>
<td>R44C56[0][B]</td>
<td style=" background: #97FFFF;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>12.904</td>
<td>3.582</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C54[3][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.912</td>
<td>2.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C54[3][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_0_s0/CLK</td>
</tr>
<tr>
<td>12.877</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_0_s0</td>
</tr>
<tr>
<td>12.529</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R66C54[3][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.186</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.726, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.417, 4.102%; route: 9.379, 92.140%; tC2Q: 0.382, 3.758%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.912, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.929</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.555</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk100m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_R[3]</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.726</td>
<td>2.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C77[0][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.108</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4219</td>
<td>R58C77[0][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>8.904</td>
<td>5.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C56[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>9.322</td>
<td>0.417</td>
<td>tINS</td>
<td>RF</td>
<td>120</td>
<td>R44C56[0][B]</td>
<td style=" background: #97FFFF;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>12.929</td>
<td>3.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C53[0][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.938</td>
<td>2.938</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C53[0][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_3_s0/CLK</td>
</tr>
<tr>
<td>12.903</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_3_s0</td>
</tr>
<tr>
<td>12.555</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R65C53[0][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.212</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.726, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.417, 4.092%; route: 9.404, 92.160%; tC2Q: 0.382, 3.749%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.938, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.929</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.555</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk100m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_R[3]</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.726</td>
<td>2.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C77[0][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.108</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4219</td>
<td>R58C77[0][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>8.904</td>
<td>5.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C56[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>9.322</td>
<td>0.417</td>
<td>tINS</td>
<td>RF</td>
<td>120</td>
<td>R44C56[0][B]</td>
<td style=" background: #97FFFF;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>12.929</td>
<td>3.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C53[1][B]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.938</td>
<td>2.938</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C53[1][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_1_s0/CLK</td>
</tr>
<tr>
<td>12.903</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_1_s0</td>
</tr>
<tr>
<td>12.555</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R65C53[1][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.212</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.726, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.417, 4.092%; route: 9.404, 92.160%; tC2Q: 0.382, 3.749%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.938, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.929</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.555</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk100m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_R[3]</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.726</td>
<td>2.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C77[0][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.108</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4219</td>
<td>R58C77[0][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>8.904</td>
<td>5.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C56[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>9.322</td>
<td>0.417</td>
<td>tINS</td>
<td>RF</td>
<td>120</td>
<td>R44C56[0][B]</td>
<td style=" background: #97FFFF;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>12.929</td>
<td>3.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C53[0][B]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.938</td>
<td>2.938</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C53[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_4_s0/CLK</td>
</tr>
<tr>
<td>12.903</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_4_s0</td>
</tr>
<tr>
<td>12.555</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R65C53[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.212</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.726, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.417, 4.092%; route: 9.404, 92.160%; tC2Q: 0.382, 3.749%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.938, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.929</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.555</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk100m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_R[3]</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.726</td>
<td>2.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C77[0][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.108</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4219</td>
<td>R58C77[0][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>8.904</td>
<td>5.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C56[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>9.322</td>
<td>0.417</td>
<td>tINS</td>
<td>RF</td>
<td>120</td>
<td>R44C56[0][B]</td>
<td style=" background: #97FFFF;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>12.929</td>
<td>3.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C53[2][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.938</td>
<td>2.938</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C53[2][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_5_s0/CLK</td>
</tr>
<tr>
<td>12.903</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_5_s0</td>
</tr>
<tr>
<td>12.555</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R65C53[2][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.212</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.726, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.417, 4.092%; route: 9.404, 92.160%; tC2Q: 0.382, 3.749%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.938, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.369</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.913</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.544</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk100m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_R[3]</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.726</td>
<td>2.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C77[0][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.108</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4219</td>
<td>R58C77[0][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>8.904</td>
<td>5.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C56[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>9.322</td>
<td>0.417</td>
<td>tINS</td>
<td>RF</td>
<td>120</td>
<td>R44C56[0][B]</td>
<td style=" background: #97FFFF;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>12.913</td>
<td>3.591</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C53[1][B]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.927</td>
<td>2.927</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C53[1][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_2_s0/CLK</td>
</tr>
<tr>
<td>12.892</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_2_s0</td>
</tr>
<tr>
<td>12.544</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C53[1][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.201</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.726, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.417, 4.098%; route: 9.387, 92.147%; tC2Q: 0.382, 3.755%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.927, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.369</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.913</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.544</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk100m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_R[3]</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.726</td>
<td>2.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C77[0][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.108</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4219</td>
<td>R58C77[0][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>8.904</td>
<td>5.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C56[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>9.322</td>
<td>0.417</td>
<td>tINS</td>
<td>RF</td>
<td>120</td>
<td>R44C56[0][B]</td>
<td style=" background: #97FFFF;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>12.913</td>
<td>3.591</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C53[3][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.927</td>
<td>2.927</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C53[3][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_4_s0/CLK</td>
</tr>
<tr>
<td>12.892</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_4_s0</td>
</tr>
<tr>
<td>12.544</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C53[3][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.201</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.726, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.417, 4.098%; route: 9.387, 92.147%; tC2Q: 0.382, 3.755%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.927, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.369</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.913</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.544</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk100m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_R[3]</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.726</td>
<td>2.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C77[0][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.108</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4219</td>
<td>R58C77[0][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>8.904</td>
<td>5.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C56[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>9.322</td>
<td>0.417</td>
<td>tINS</td>
<td>RF</td>
<td>120</td>
<td>R44C56[0][B]</td>
<td style=" background: #97FFFF;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>12.913</td>
<td>3.591</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C53[2][B]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wptr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.927</td>
<td>2.927</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C53[2][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wptr_3_s0/CLK</td>
</tr>
<tr>
<td>12.892</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wptr_3_s0</td>
</tr>
<tr>
<td>12.544</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C53[2][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.201</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.726, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.417, 4.098%; route: 9.387, 92.147%; tC2Q: 0.382, 3.755%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.927, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.369</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.913</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.544</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk100m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_R[3]</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.726</td>
<td>2.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C77[0][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.108</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4219</td>
<td>R58C77[0][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>8.904</td>
<td>5.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C56[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>9.322</td>
<td>0.417</td>
<td>tINS</td>
<td>RF</td>
<td>120</td>
<td>R44C56[0][B]</td>
<td style=" background: #97FFFF;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>12.913</td>
<td>3.591</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C53[2][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.927</td>
<td>2.927</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C53[2][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_0_s0/CLK</td>
</tr>
<tr>
<td>12.892</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_0_s0</td>
</tr>
<tr>
<td>12.544</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C53[2][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.201</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.726, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.417, 4.098%; route: 9.387, 92.147%; tC2Q: 0.382, 3.755%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.927, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.369</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.913</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.544</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk100m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_R[3]</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.726</td>
<td>2.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C77[0][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.108</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4219</td>
<td>R58C77[0][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>8.904</td>
<td>5.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C56[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>9.322</td>
<td>0.417</td>
<td>tINS</td>
<td>RF</td>
<td>120</td>
<td>R44C56[0][B]</td>
<td style=" background: #97FFFF;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>12.913</td>
<td>3.591</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C53[0][B]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.927</td>
<td>2.927</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C53[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_3_s0/CLK</td>
</tr>
<tr>
<td>12.892</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_3_s0</td>
</tr>
<tr>
<td>12.544</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C53[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.201</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.726, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.417, 4.098%; route: 9.387, 92.147%; tC2Q: 0.382, 3.755%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.927, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.369</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.913</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.544</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk100m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_R[3]</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.726</td>
<td>2.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C77[0][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.108</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4219</td>
<td>R58C77[0][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>8.904</td>
<td>5.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C56[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>9.322</td>
<td>0.417</td>
<td>tINS</td>
<td>RF</td>
<td>120</td>
<td>R44C56[0][B]</td>
<td style=" background: #97FFFF;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>12.913</td>
<td>3.591</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C53[1][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.927</td>
<td>2.927</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C53[1][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_2_s0/CLK</td>
</tr>
<tr>
<td>12.892</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_2_s0</td>
</tr>
<tr>
<td>12.544</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C53[1][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.201</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.726, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.417, 4.098%; route: 9.387, 92.147%; tC2Q: 0.382, 3.755%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.927, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.303</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.838</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.535</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk100m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_R[3]</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.726</td>
<td>2.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C77[0][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.108</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4219</td>
<td>R58C77[0][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>8.904</td>
<td>5.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C56[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>9.322</td>
<td>0.417</td>
<td>tINS</td>
<td>RF</td>
<td>120</td>
<td>R44C56[0][B]</td>
<td style=" background: #97FFFF;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>12.838</td>
<td>3.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C52[2][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wptr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.917</td>
<td>2.918</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C52[2][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wptr_1_s0/CLK</td>
</tr>
<tr>
<td>12.882</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wptr_1_s0</td>
</tr>
<tr>
<td>12.535</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C52[2][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.192</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.726, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.417, 4.129%; route: 9.312, 92.089%; tC2Q: 0.382, 3.782%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.918, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.303</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.838</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.535</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rbin_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk100m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_R[3]</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.726</td>
<td>2.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C77[0][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.108</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4219</td>
<td>R58C77[0][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>8.904</td>
<td>5.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C56[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>9.322</td>
<td>0.417</td>
<td>tINS</td>
<td>RF</td>
<td>120</td>
<td>R44C56[0][B]</td>
<td style=" background: #97FFFF;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>12.838</td>
<td>3.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C52[1][B]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rbin_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.917</td>
<td>2.918</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C52[1][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rbin_0_s0/CLK</td>
</tr>
<tr>
<td>12.882</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rbin_0_s0</td>
</tr>
<tr>
<td>12.535</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C52[1][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rbin_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.192</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.726, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.417, 4.129%; route: 9.312, 92.089%; tC2Q: 0.382, 3.782%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.918, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.303</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.838</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.535</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq2_wptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk100m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk100m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_R[3]</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.726</td>
<td>2.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C77[0][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.108</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4219</td>
<td>R58C77[0][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>8.904</td>
<td>5.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C56[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>9.322</td>
<td>0.417</td>
<td>tINS</td>
<td>RF</td>
<td>120</td>
<td>R44C56[0][B]</td>
<td style=" background: #97FFFF;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>12.838</td>
<td>3.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C52[2][B]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq2_wptr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.917</td>
<td>2.918</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C52[2][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq2_wptr_1_s0/CLK</td>
</tr>
<tr>
<td>12.882</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq2_wptr_1_s0</td>
</tr>
<tr>
<td>12.535</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C52[2][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq2_wptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.192</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.726, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.417, 4.129%; route: 9.312, 92.089%; tC2Q: 0.382, 3.782%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.918, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.923</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>55.982</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>54.060</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>50.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>890</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>55.013</td>
<td>4.335</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C134[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>55.210</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>51</td>
<td>R61C134[3][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>55.982</td>
<td>0.772</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C133[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>927</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>54.214</td>
<td>2.863</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C133[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0/CLK</td>
</tr>
<tr>
<td>54.249</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0</td>
</tr>
<tr>
<td>54.060</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C133[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.799</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 13.516%; route: 4.335, 86.484%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.772, 79.639%; tC2Q: 0.198, 20.361%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.351, 32.064%; route: 2.863, 67.936%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.925</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>55.990</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>54.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>50.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>890</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>55.013</td>
<td>4.335</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C134[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>55.210</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>51</td>
<td>R61C134[3][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>55.990</td>
<td>0.780</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C134[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>927</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>54.218</td>
<td>2.868</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C134[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLK</td>
</tr>
<tr>
<td>54.253</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td>54.065</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C134[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.794</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 13.516%; route: 4.335, 86.484%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.780, 79.795%; tC2Q: 0.198, 20.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.351, 32.026%; route: 2.868, 67.974%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.925</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>55.990</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>54.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sysclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sysclk</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>50.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>890</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>55.013</td>
<td>4.335</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C134[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>55.210</td>
<td>0.198</td>
<td>tC2Q</td>
<td>FR</td>
<td>51</td>
<td>R61C134[3][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>55.990</td>
<td>0.780</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C134[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>927</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>54.218</td>
<td>2.868</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C134[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0/CLK</td>
</tr>
<tr>
<td>54.253</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0</td>
</tr>
<tr>
<td>54.065</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C134[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.794</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 13.516%; route: 4.335, 86.484%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.780, 79.795%; tC2Q: 0.198, 20.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.351, 32.026%; route: 2.868, 67.974%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.404</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_wbin_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkout:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.292</td>
<td>1.293</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C70[3][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>11.472</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R44C70[3][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>12.009</td>
<td>0.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C56[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>12.264</td>
<td>0.255</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>R44C56[0][B]</td>
<td style=" background: #97FFFF;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>13.507</td>
<td>1.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C48[0][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_wbin_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.292</td>
<td>1.293</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C48[0][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_wbin_0_s0/CLK</td>
</tr>
<tr>
<td>11.104</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C48[0][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_wbin_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.293, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.255, 11.512%; route: 1.780, 80.361%; tC2Q: 0.180, 8.126%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.293, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.432</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.530</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.097</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkout:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.292</td>
<td>1.293</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C70[3][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>11.472</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R44C70[3][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>12.009</td>
<td>0.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C56[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>12.264</td>
<td>0.255</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>R44C56[0][B]</td>
<td style=" background: #97FFFF;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>13.530</td>
<td>1.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C50[2][B]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.286</td>
<td>1.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C50[2][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_1_s0/CLK</td>
</tr>
<tr>
<td>11.097</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C50[2][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.293, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.255, 11.397%; route: 1.803, 80.559%; tC2Q: 0.180, 8.045%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.286, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.432</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.530</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.097</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkout:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.292</td>
<td>1.293</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C70[3][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>11.472</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R44C70[3][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>12.009</td>
<td>0.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C56[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>12.264</td>
<td>0.255</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>R44C56[0][B]</td>
<td style=" background: #97FFFF;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>13.530</td>
<td>1.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C50[1][B]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.286</td>
<td>1.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C50[1][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_0_s0/CLK</td>
</tr>
<tr>
<td>11.097</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C50[1][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.293, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.255, 11.397%; route: 1.803, 80.559%; tC2Q: 0.180, 8.045%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.286, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.432</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.530</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.097</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkout:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.292</td>
<td>1.293</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C70[3][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>11.472</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R44C70[3][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>12.009</td>
<td>0.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C56[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>12.264</td>
<td>0.255</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>R44C56[0][B]</td>
<td style=" background: #97FFFF;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>13.530</td>
<td>1.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C50[1][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.286</td>
<td>1.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C50[1][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_0_s0/CLK</td>
</tr>
<tr>
<td>11.097</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C50[1][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.293, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.255, 11.397%; route: 1.803, 80.559%; tC2Q: 0.180, 8.045%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.286, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.432</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.530</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.097</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkout:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.292</td>
<td>1.293</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C70[3][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>11.472</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R44C70[3][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>12.009</td>
<td>0.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C56[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>12.264</td>
<td>0.255</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>R44C56[0][B]</td>
<td style=" background: #97FFFF;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>13.530</td>
<td>1.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C50[2][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.286</td>
<td>1.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C50[2][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_4_s0/CLK</td>
</tr>
<tr>
<td>11.097</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C50[2][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.293, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.255, 11.397%; route: 1.803, 80.559%; tC2Q: 0.180, 8.045%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.286, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.438</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.530</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.092</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_wbin_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkout:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.292</td>
<td>1.293</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C70[3][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>11.472</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R44C70[3][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>12.009</td>
<td>0.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C56[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>12.264</td>
<td>0.255</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>R44C56[0][B]</td>
<td style=" background: #97FFFF;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>13.530</td>
<td>1.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C51[1][B]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_wbin_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.281</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C51[1][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_wbin_2_s0/CLK</td>
</tr>
<tr>
<td>11.092</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C51[1][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_wbin_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.293, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.255, 11.397%; route: 1.803, 80.559%; tC2Q: 0.180, 8.045%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.281, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.438</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.530</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.092</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkout:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.292</td>
<td>1.293</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C70[3][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>11.472</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R44C70[3][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>12.009</td>
<td>0.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C56[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>12.264</td>
<td>0.255</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>R44C56[0][B]</td>
<td style=" background: #97FFFF;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>13.530</td>
<td>1.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C51[2][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.281</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C51[2][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_2_s0/CLK</td>
</tr>
<tr>
<td>11.092</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C51[2][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.293, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.255, 11.397%; route: 1.803, 80.559%; tC2Q: 0.180, 8.045%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.281, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.438</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.530</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.092</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkout:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.292</td>
<td>1.293</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C70[3][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>11.472</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R44C70[3][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>12.009</td>
<td>0.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C56[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>12.264</td>
<td>0.255</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>R44C56[0][B]</td>
<td style=" background: #97FFFF;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>13.530</td>
<td>1.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C51[1][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.281</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C51[1][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_1_s0/CLK</td>
</tr>
<tr>
<td>11.092</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C51[1][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.293, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.255, 11.397%; route: 1.803, 80.559%; tC2Q: 0.180, 8.045%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.281, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.438</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.530</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.092</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkout:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.292</td>
<td>1.293</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C70[3][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>11.472</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R44C70[3][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>12.009</td>
<td>0.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C56[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>12.264</td>
<td>0.255</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>R44C56[0][B]</td>
<td style=" background: #97FFFF;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>13.530</td>
<td>1.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C51[2][B]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.281</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C51[2][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_4_s0/CLK</td>
</tr>
<tr>
<td>11.092</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C51[2][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.293, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.255, 11.397%; route: 1.803, 80.559%; tC2Q: 0.180, 8.045%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.281, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.438</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.530</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.092</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkout:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.292</td>
<td>1.293</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C70[3][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>11.472</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R44C70[3][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>12.009</td>
<td>0.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C56[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>12.264</td>
<td>0.255</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>R44C56[0][B]</td>
<td style=" background: #97FFFF;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>13.530</td>
<td>1.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C51[3][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.281</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C51[3][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_4_s0/CLK</td>
</tr>
<tr>
<td>11.092</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C51[3][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.293, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.255, 11.397%; route: 1.803, 80.559%; tC2Q: 0.180, 8.045%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.281, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.660</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.102</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkout:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.292</td>
<td>1.293</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C70[3][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>11.472</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R44C70[3][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>12.009</td>
<td>0.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C56[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>12.264</td>
<td>0.255</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>R44C56[0][B]</td>
<td style=" background: #97FFFF;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>13.660</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C53[0][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.291</td>
<td>1.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C53[0][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_0_s0/CLK</td>
</tr>
<tr>
<td>11.102</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C53[0][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.293, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.255, 10.771%; route: 1.932, 81.626%; tC2Q: 0.180, 7.603%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.291, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.660</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.102</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rbin_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkout:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.292</td>
<td>1.293</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C70[3][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>11.472</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R44C70[3][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>12.009</td>
<td>0.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C56[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>12.264</td>
<td>0.255</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>R44C56[0][B]</td>
<td style=" background: #97FFFF;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>13.660</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C53[0][B]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rbin_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.291</td>
<td>1.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C53[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rbin_5_s0/CLK</td>
</tr>
<tr>
<td>11.102</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C53[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rbin_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.293, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.255, 10.771%; route: 1.932, 81.626%; tC2Q: 0.180, 7.603%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.291, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.660</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.102</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_Empty_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkout:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.292</td>
<td>1.293</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C70[3][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>11.472</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R44C70[3][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>12.009</td>
<td>0.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C56[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>12.264</td>
<td>0.255</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>R44C56[0][B]</td>
<td style=" background: #97FFFF;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>13.660</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C53[1][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_Empty_reg_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.291</td>
<td>1.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C53[1][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_Empty_reg_s0/CLK</td>
</tr>
<tr>
<td>11.102</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C53[1][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_Empty_reg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.293, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.255, 10.771%; route: 1.932, 81.626%; tC2Q: 0.180, 7.603%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.291, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.562</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.660</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.097</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_Empty_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkout:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.292</td>
<td>1.293</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C70[3][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>11.472</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R44C70[3][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>12.009</td>
<td>0.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C56[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>12.264</td>
<td>0.255</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>R44C56[0][B]</td>
<td style=" background: #97FFFF;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>13.660</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C52[0][B]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_Empty_reg_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.286</td>
<td>1.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C52[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_Empty_reg_s0/CLK</td>
</tr>
<tr>
<td>11.097</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C52[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_Empty_reg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.293, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.255, 10.771%; route: 1.932, 81.626%; tC2Q: 0.180, 7.603%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.286, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.562</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.660</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.097</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq1_wptr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkout:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.292</td>
<td>1.293</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C70[3][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>11.472</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R44C70[3][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>12.009</td>
<td>0.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C56[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>12.264</td>
<td>0.255</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>R44C56[0][B]</td>
<td style=" background: #97FFFF;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>13.660</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C52[2][B]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq1_wptr_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.286</td>
<td>1.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C52[2][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq1_wptr_5_s0/CLK</td>
</tr>
<tr>
<td>11.097</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C52[2][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq1_wptr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.293, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.255, 10.771%; route: 1.932, 81.626%; tC2Q: 0.180, 7.603%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.286, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.562</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.660</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.097</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq2_wptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkout:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.292</td>
<td>1.293</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C70[3][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>11.472</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R44C70[3][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>12.009</td>
<td>0.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C56[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>12.264</td>
<td>0.255</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>R44C56[0][B]</td>
<td style=" background: #97FFFF;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>13.660</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C52[1][B]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq2_wptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.286</td>
<td>1.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C52[1][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq2_wptr_0_s0/CLK</td>
</tr>
<tr>
<td>11.097</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C52[1][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq2_wptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.293, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.255, 10.771%; route: 1.932, 81.626%; tC2Q: 0.180, 7.603%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.286, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.562</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.660</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.097</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq2_wptr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkout:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.292</td>
<td>1.293</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C70[3][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>11.472</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R44C70[3][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>12.009</td>
<td>0.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C56[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>12.264</td>
<td>0.255</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>R44C56[0][B]</td>
<td style=" background: #97FFFF;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>13.660</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C52[2][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq2_wptr_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.286</td>
<td>1.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C52[2][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq2_wptr_5_s0/CLK</td>
</tr>
<tr>
<td>11.097</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C52[2][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq2_wptr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.293, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.255, 10.771%; route: 1.932, 81.626%; tC2Q: 0.180, 7.603%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.286, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.562</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.660</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.097</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq1_wptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkout:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.292</td>
<td>1.293</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C70[3][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>11.472</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R44C70[3][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>12.009</td>
<td>0.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C56[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>12.264</td>
<td>0.255</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>R44C56[0][B]</td>
<td style=" background: #97FFFF;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>13.660</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C52[3][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq1_wptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.286</td>
<td>1.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C52[3][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq1_wptr_0_s0/CLK</td>
</tr>
<tr>
<td>11.097</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C52[3][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq1_wptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.293, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.255, 10.771%; route: 1.932, 81.626%; tC2Q: 0.180, 7.603%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.286, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.562</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.660</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.097</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq1_wptr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkout:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.292</td>
<td>1.293</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C70[3][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>11.472</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R44C70[3][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>12.009</td>
<td>0.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C56[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>12.264</td>
<td>0.255</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>R44C56[0][B]</td>
<td style=" background: #97FFFF;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>13.660</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C52[1][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq1_wptr_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.286</td>
<td>1.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C52[1][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq1_wptr_5_s0/CLK</td>
</tr>
<tr>
<td>11.097</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C52[1][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq1_wptr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.293, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.255, 10.771%; route: 1.932, 81.626%; tC2Q: 0.180, 7.603%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.286, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.562</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.660</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.097</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkout:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.292</td>
<td>1.293</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C70[3][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>11.472</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R44C70[3][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>12.009</td>
<td>0.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C56[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>12.264</td>
<td>0.255</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>R44C56[0][B]</td>
<td style=" background: #97FFFF;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>13.660</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C52[0][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.286</td>
<td>1.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C52[0][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_5_s0/CLK</td>
</tr>
<tr>
<td>11.097</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C52[0][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.293, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.255, 10.771%; route: 1.932, 81.626%; tC2Q: 0.180, 7.603%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.286, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.681</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.785</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rbin_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkout:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.292</td>
<td>1.293</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C70[3][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>11.472</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R44C70[3][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>12.009</td>
<td>0.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C56[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>12.264</td>
<td>0.255</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>R44C56[0][B]</td>
<td style=" background: #97FFFF;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>13.785</td>
<td>1.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C52[2][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rbin_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.292</td>
<td>1.293</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C52[2][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rbin_1_s0/CLK</td>
</tr>
<tr>
<td>11.104</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C52[2][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rbin_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.293, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.255, 10.231%; route: 2.057, 82.548%; tC2Q: 0.180, 7.222%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.293, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.681</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.785</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rbin_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkout:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkout:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.292</td>
<td>1.293</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C70[3][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>11.472</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R44C70[3][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>12.009</td>
<td>0.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C56[0][B]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>12.264</td>
<td>0.255</td>
<td>tINS</td>
<td>RR</td>
<td>120</td>
<td>R44C56[0][B]</td>
<td style=" background: #97FFFF;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>13.785</td>
<td>1.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C52[0][A]</td>
<td style=" font-weight:bold;">fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rbin_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkout</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5298</td>
<td>LEFTSIDE[4]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.292</td>
<td>1.293</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C52[0][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rbin_4_s0/CLK</td>
</tr>
<tr>
<td>11.104</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C52[0][A]</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rbin_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.293, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.255, 10.231%; route: 2.057, 82.548%; tC2Q: 0.180, 7.222%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.293, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.528</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.778</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk100m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk100m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.732</td>
<td>2.732</td>
<td>tNET</td>
<td>RR</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk100m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>6.510</td>
<td>1.510</td>
<td>tNET</td>
<td>FF</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.530</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.780</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk100m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_sync/lock_d2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk100m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.713</td>
<td>2.713</td>
<td>tNET</td>
<td>RR</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_sync/lock_d2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk100m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>6.493</td>
<td>1.493</td>
<td>tNET</td>
<td>FF</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_sync/lock_d2_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk100m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk100m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.726</td>
<td>2.726</td>
<td>tNET</td>
<td>RR</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk100m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>6.507</td>
<td>1.507</td>
<td>tNET</td>
<td>FF</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.533</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.783</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk100m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_12_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk100m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.699</td>
<td>2.699</td>
<td>tNET</td>
<td>RR</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_12_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk100m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>6.481</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_12_s1/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.533</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.783</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk100m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_9_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk100m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.699</td>
<td>2.699</td>
<td>tNET</td>
<td>RR</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_9_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk100m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>6.481</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_9_s1/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.533</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.783</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk100m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_3_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk100m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.699</td>
<td>2.699</td>
<td>tNET</td>
<td>RR</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_3_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk100m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>6.481</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_3_s1/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.533</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.783</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk100m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_sync/recalib_s_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk100m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.711</td>
<td>2.711</td>
<td>tNET</td>
<td>RR</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_sync/recalib_s_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk100m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>6.494</td>
<td>1.494</td>
<td>tNET</td>
<td>FF</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_sync/recalib_s_1_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.534</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.784</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk100m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_8_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk100m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.704</td>
<td>2.704</td>
<td>tNET</td>
<td>RR</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_8_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk100m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>6.488</td>
<td>1.488</td>
<td>tNET</td>
<td>FF</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_8_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.534</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.784</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk100m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_6_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk100m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.704</td>
<td>2.704</td>
<td>tNET</td>
<td>RR</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_6_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk100m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>6.488</td>
<td>1.488</td>
<td>tNET</td>
<td>FF</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_6_s1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.534</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.784</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk100m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_5_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk100m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.704</td>
<td>2.704</td>
<td>tNET</td>
<td>RR</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_5_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk100m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>fifo_ram_module/pll/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>6.488</td>
<td>1.488</td>
<td>tNET</td>
<td>FF</td>
<td>fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_5_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>5298</td>
<td>clk_out</td>
<td>6.504</td>
<td>2.998</td>
</tr>
<tr>
<td>4219</td>
<td>ddr_rst_9</td>
<td>-0.667</td>
<td>6.724</td>
</tr>
<tr>
<td>927</td>
<td>control0[0]</td>
<td>6.700</td>
<td>5.727</td>
</tr>
<tr>
<td>890</td>
<td>clk_d</td>
<td>0.324</td>
<td>7.478</td>
</tr>
<tr>
<td>379</td>
<td>n20_3</td>
<td>42.589</td>
<td>4.361</td>
</tr>
<tr>
<td>359</td>
<td>data_out_shift_reg_356_7</td>
<td>41.191</td>
<td>3.525</td>
</tr>
<tr>
<td>357</td>
<td>n2303_5</td>
<td>40.426</td>
<td>4.066</td>
</tr>
<tr>
<td>349</td>
<td>eye_calib_start_r</td>
<td>11.172</td>
<td>6.118</td>
</tr>
<tr>
<td>344</td>
<td>ddr_init_internal</td>
<td>10.688</td>
<td>5.390</td>
</tr>
<tr>
<td>343</td>
<td>eye_calib_start_Z</td>
<td>10.272</td>
<td>4.787</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R48C95</td>
<td>73.61%</td>
</tr>
<tr>
<td>R65C78</td>
<td>73.61%</td>
</tr>
<tr>
<td>R54C63</td>
<td>69.44%</td>
</tr>
<tr>
<td>R54C91</td>
<td>69.44%</td>
</tr>
<tr>
<td>R52C95</td>
<td>69.44%</td>
</tr>
<tr>
<td>R63C53</td>
<td>69.44%</td>
</tr>
<tr>
<td>R66C113</td>
<td>69.44%</td>
</tr>
<tr>
<td>R63C116</td>
<td>69.44%</td>
</tr>
<tr>
<td>R63C117</td>
<td>68.06%</td>
</tr>
<tr>
<td>R59C66</td>
<td>68.06%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk100m -period 10 -waveform {0 5} [get_nets {fifo_ram_module/clk100m}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name sysclk -period 20 -waveform {0 10} [get_ports {clk}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clkout -period 20 -waveform {10 20} [get_pins {fifo_ram_module/ddr_module/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk400m -period 2.5 -waveform {0 1.25} [get_nets {fifo_ram_module/clk400m}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -exclusive -group [get_clocks {clk100m}] -group [get_clocks {clk400m}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -exclusive -group [get_clocks {clk400m}] -group [get_clocks {clkout}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
