OpenROAD v2.0-3879-g0b8b7ae25 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /foss/designs/SKY130_Playground/openlane/customcells/runs/germknedl/tmp/merged.unpadded.nom.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 442 library cells
[INFO ODB-0226] Finished LEF file:  /foss/designs/SKY130_Playground/openlane/customcells/runs/germknedl/tmp/merged.unpadded.nom.lef
[INFO ODB-0127] Reading DEF file: /foss/designs/SKY130_Playground/openlane/customcells/runs/germknedl/tmp/routing/12-fill.def
[INFO ODB-0128] Design: customcells
[INFO ODB-0130]     Created 4 pins.
[INFO ODB-0131]     Created 1073 components and 4240 component-terminals.
[INFO ODB-0132]     Created 4 special nets and 3992 connections.
[INFO ODB-0133]     Created 125 nets and 248 connections.
[INFO ODB-0134] Finished DEF file: /foss/designs/SKY130_Playground/openlane/customcells/runs/germknedl/tmp/routing/12-fill.def
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     442
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   customcells
Die area:                 ( 0 0 ) ( 150000 100000 )
Number of track patterns: 12
Number of DEF vias:       3
Number of components:     1073
Number of terminals:      4
Number of snets:          4
Number of nets:           125

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 23.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete FR_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 10788.
[INFO DRT-0033] mcon shape region query size = 17527.
[INFO DRT-0033] met1 shape region query size = 2935.
[INFO DRT-0033] via shape region query size = 725.
[INFO DRT-0033] met2 shape region query size = 435.
[INFO DRT-0033] via2 shape region query size = 580.
[INFO DRT-0033] met3 shape region query size = 437.
[INFO DRT-0033] via3 shape region query size = 580.
[INFO DRT-0033] met4 shape region query size = 165.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 10 pins.
[INFO DRT-0081]   Complete 15 unique inst patterns.
[INFO DRT-0084]   Complete 124 groups.
#scanned instances     = 1073
#unique  instances     = 23
#stdCellGenAp          = 346
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 86
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 248
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 106.07 (MB), peak = 106.30 (MB)
[INFO DRT-0151] Reading guide.

Number of guides:     587

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 21 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 14 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete FR_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete FR_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 125.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 230.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 120.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 12.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 5.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 250 vertical wires in 1 frboxes and 242 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 38 vertical wires in 1 frboxes and 30 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 108.50 (MB), peak = 110.91 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 108.50 (MB), peak = 110.91 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 141.48 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 139.54 (MB).
    Completing 30% with 5 violations.
    elapsed time = 00:00:00, memory = 145.72 (MB).
    Completing 40% with 5 violations.
    elapsed time = 00:00:00, memory = 145.72 (MB).
    Completing 50% with 21 violations.
    elapsed time = 00:00:00, memory = 148.56 (MB).
    Completing 60% with 21 violations.
    elapsed time = 00:00:01, memory = 149.33 (MB).
[INFO DRT-0199]   Number of violations = 21.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 449.41 (MB), peak = 491.36 (MB)
Total wire length = 3187 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 495 um.
Total wire length on LAYER met2 = 2416 um.
Total wire length on LAYER met3 = 45 um.
Total wire length on LAYER met4 = 229 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 536.
Up-via summary (total 536):.

----------------------
 FR_MASTERSLICE      0
            li1    248
           met1    264
           met2     14
           met3     10
           met4      0
----------------------
                   536


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 21 violations.
    elapsed time = 00:00:00, memory = 449.41 (MB).
    Completing 20% with 21 violations.
    elapsed time = 00:00:00, memory = 449.41 (MB).
    Completing 30% with 21 violations.
    elapsed time = 00:00:00, memory = 449.41 (MB).
    Completing 40% with 21 violations.
    elapsed time = 00:00:00, memory = 454.31 (MB).
    Completing 50% with 21 violations.
    elapsed time = 00:00:00, memory = 454.57 (MB).
    Completing 60% with 9 violations.
    elapsed time = 00:00:01, memory = 454.83 (MB).
    Completing 70% with 9 violations.
    elapsed time = 00:00:01, memory = 454.83 (MB).
    Completing 80% with 9 violations.
    elapsed time = 00:00:01, memory = 454.83 (MB).
    Completing 90% with 9 violations.
    elapsed time = 00:00:01, memory = 454.83 (MB).
    Completing 100% with 9 violations.
    elapsed time = 00:00:01, memory = 454.83 (MB).
[INFO DRT-0199]   Number of violations = 9.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 496.77 (MB), peak = 496.77 (MB)
Total wire length = 3168 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 462 um.
Total wire length on LAYER met2 = 2422 um.
Total wire length on LAYER met3 = 49 um.
Total wire length on LAYER met4 = 233 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 536.
Up-via summary (total 536):.

----------------------
 FR_MASTERSLICE      0
            li1    248
           met1    264
           met2     14
           met3     10
           met4      0
----------------------
                   536


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 9 violations.
    elapsed time = 00:00:00, memory = 496.77 (MB).
    Completing 20% with 9 violations.
    elapsed time = 00:00:00, memory = 496.77 (MB).
    Completing 30% with 9 violations.
    elapsed time = 00:00:00, memory = 496.77 (MB).
    Completing 40% with 9 violations.
    elapsed time = 00:00:00, memory = 496.77 (MB).
    Completing 50% with 9 violations.
    elapsed time = 00:00:00, memory = 496.77 (MB).
    Completing 60% with 9 violations.
    elapsed time = 00:00:00, memory = 496.77 (MB).
    Completing 70% with 9 violations.
    elapsed time = 00:00:00, memory = 496.77 (MB).
    Completing 80% with 9 violations.
    elapsed time = 00:00:00, memory = 496.77 (MB).
    Completing 90% with 8 violations.
    elapsed time = 00:00:00, memory = 496.77 (MB).
    Completing 100% with 11 violations.
    elapsed time = 00:00:01, memory = 496.77 (MB).
[INFO DRT-0199]   Number of violations = 11.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 496.77 (MB), peak = 496.77 (MB)
Total wire length = 3144 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 452 um.
Total wire length on LAYER met2 = 2412 um.
Total wire length on LAYER met3 = 43 um.
Total wire length on LAYER met4 = 234 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 524.
Up-via summary (total 524):.

----------------------
 FR_MASTERSLICE      0
            li1    248
           met1    254
           met2     12
           met3     10
           met4      0
----------------------
                   524


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 11 violations.
    elapsed time = 00:00:00, memory = 496.77 (MB).
    Completing 20% with 11 violations.
    elapsed time = 00:00:00, memory = 496.77 (MB).
    Completing 30% with 8 violations.
    elapsed time = 00:00:00, memory = 496.77 (MB).
    Completing 40% with 8 violations.
    elapsed time = 00:00:00, memory = 496.77 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 496.77 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 496.77 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 496.77 (MB), peak = 496.77 (MB)
Total wire length = 3140 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 398 um.
Total wire length on LAYER met2 = 2413 um.
Total wire length on LAYER met3 = 94 um.
Total wire length on LAYER met4 = 234 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 536.
Up-via summary (total 536):.

----------------------
 FR_MASTERSLICE      0
            li1    248
           met1    258
           met2     20
           met3     10
           met4      0
----------------------
                   536


[INFO DRT-0198] Complete detail routing.
Total wire length = 3140 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 398 um.
Total wire length on LAYER met2 = 2413 um.
Total wire length on LAYER met3 = 94 um.
Total wire length on LAYER met4 = 234 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 536.
Up-via summary (total 536):.

----------------------
 FR_MASTERSLICE      0
            li1    248
           met1    258
           met2     20
           met3     10
           met4      0
----------------------
                   536


[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:06, memory = 496.77 (MB), peak = 496.77 (MB)

[INFO DRT-0180] Post processing.
Saving to /foss/designs/SKY130_Playground/openlane/customcells/runs/germknedl/results/routing/customcells.def
