MacroModel pin core_t_ctr_reg_reg[0]/CLK  74.70ps 74.70ps 74.70ps 74.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][23]/CLK  62.00ps 62.00ps 62.00ps 62.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][22]/CLK  101.00ps 101.00ps 101.00ps 101.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][25]/CLK  53.90ps 53.90ps 53.90ps 53.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][29]/CLK  57.50ps 57.50ps 57.50ps 57.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][11]/CLK  49.40ps 49.40ps 49.40ps 49.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][28]/CLK  58.50ps 58.50ps 58.50ps 58.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][14]/CLK  53.70ps 53.70ps 53.70ps 53.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][12]/CLK  53.80ps 53.80ps 53.80ps 53.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][17]/CLK  99.50ps 99.50ps 99.50ps 99.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][20]/CLK  92.00ps 92.00ps 92.00ps 92.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][21]/CLK  89.30ps 89.30ps 89.30ps 89.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][18]/CLK  52.00ps 52.00ps 52.00ps 52.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][26]/CLK  53.20ps 53.20ps 53.20ps 53.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][20]/CLK  98.70ps 98.70ps 98.70ps 98.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][9]/CLK  49.40ps 49.40ps 49.40ps 49.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][27]/CLK  69.10ps 69.10ps 69.10ps 69.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][16]/CLK  67.50ps 67.50ps 67.50ps 67.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][6]/CLK  49.70ps 49.70ps 49.70ps 49.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][31]/CLK  74.10ps 74.10ps 74.10ps 74.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][22]/CLK  94.80ps 94.80ps 94.80ps 94.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][10]/CLK  46.90ps 46.90ps 46.90ps 46.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][21]/CLK  77.20ps 77.20ps 77.20ps 77.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][0]/CLK  45.90ps 45.90ps 45.90ps 45.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][19]/CLK  54.30ps 54.30ps 54.30ps 54.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][15]/CLK  49.90ps 49.90ps 49.90ps 49.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][25]/CLK  61.70ps 61.70ps 61.70ps 61.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][23]/CLK  57.10ps 57.10ps 57.10ps 57.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][8]/CLK  52.60ps 52.60ps 52.60ps 52.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][26]/CLK  48.20ps 48.20ps 48.20ps 48.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][2]/CLK  43.70ps 43.70ps 43.70ps 43.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][24]/CLK  53.60ps 53.60ps 53.60ps 53.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][13]/CLK  44.40ps 44.40ps 44.40ps 44.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][30]/CLK  46.30ps 46.30ps 46.30ps 46.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][2]/CLK  42.80ps 42.80ps 42.80ps 42.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][7]/CLK  46.80ps 46.80ps 46.80ps 46.80ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[5]/CLK  54.10ps 54.10ps 54.10ps 54.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][28]/CLK  55.00ps 55.00ps 55.00ps 55.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][0]/CLK  39.50ps 39.50ps 39.50ps 39.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][24]/CLK  46.90ps 46.90ps 46.90ps 46.90ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[4]/CLK  53.10ps 53.10ps 53.10ps 53.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][19]/CLK  49.60ps 49.60ps 49.60ps 49.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][1]/CLK  43.80ps 43.80ps 43.80ps 43.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][4]/CLK  39.40ps 39.40ps 39.40ps 39.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][4]/CLK  40.20ps 40.20ps 40.20ps 40.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][27]/CLK  61.40ps 61.40ps 61.40ps 61.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][3]/CLK  40.30ps 40.30ps 40.30ps 40.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][3]/CLK  43.70ps 43.70ps 43.70ps 43.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][13]/CLK  42.30ps 42.30ps 42.30ps 42.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][7]/CLK  46.20ps 46.20ps 46.20ps 46.20ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[1]/CLK  66.90ps 66.90ps 66.90ps 66.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][29]/CLK  48.60ps 48.60ps 48.60ps 48.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][1]/CLK  42.00ps 42.00ps 42.00ps 42.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][5]/CLK  38.00ps 38.00ps 38.00ps 38.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][5]/CLK  45.00ps 45.00ps 45.00ps 45.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][4]/CLK  47.30ps 47.30ps 47.30ps 47.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][10]/CLK  41.10ps 41.10ps 41.10ps 41.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][31]/CLK  63.90ps 63.90ps 63.90ps 63.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][10]/CLK  44.60ps 44.60ps 44.60ps 44.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][11]/CLK  44.30ps 44.30ps 44.30ps 44.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][8]/CLK  40.00ps 40.00ps 40.00ps 40.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][7]/CLK  44.90ps 44.90ps 44.90ps 44.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][1]/CLK  40.30ps 40.30ps 40.30ps 40.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][20]/CLK  85.80ps 85.80ps 85.80ps 85.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][2]/CLK  35.40ps 35.40ps 35.40ps 35.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][5]/CLK  46.40ps 46.40ps 46.40ps 46.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][4]/CLK  34.70ps 34.70ps 34.70ps 34.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][3]/CLK  39.80ps 39.80ps 39.80ps 39.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][13]/CLK  50.70ps 50.70ps 50.70ps 50.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][2]/CLK  34.00ps 34.00ps 34.00ps 34.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][9]/CLK  38.10ps 38.10ps 38.10ps 38.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][13]/CLK  34.90ps 34.90ps 34.90ps 34.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][18]/CLK  51.40ps 51.40ps 51.40ps 51.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][17]/CLK  61.30ps 61.30ps 61.30ps 61.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][30]/CLK  38.80ps 38.80ps 38.80ps 38.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][14]/CLK  42.00ps 42.00ps 42.00ps 42.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][20]/CLK  66.20ps 66.20ps 66.20ps 66.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][17]/CLK  70.20ps 70.20ps 70.20ps 70.20ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[3]/CLK  51.30ps 51.30ps 51.30ps 51.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][15]/CLK  43.50ps 43.50ps 43.50ps 43.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][15]/CLK  47.60ps 47.60ps 47.60ps 47.60ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[2]/CLK  50.90ps 50.90ps 50.90ps 50.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][6]/CLK  32.00ps 32.00ps 32.00ps 32.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][14]/CLK  38.10ps 38.10ps 38.10ps 38.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][11]/CLK  33.30ps 33.30ps 33.30ps 33.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][9]/CLK  33.60ps 33.60ps 33.60ps 33.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][16]/CLK  38.30ps 38.30ps 38.30ps 38.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][6]/CLK  33.10ps 33.10ps 33.10ps 33.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][12]/CLK  32.20ps 32.20ps 32.20ps 32.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][15]/CLK  32.50ps 32.50ps 32.50ps 32.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][7]/CLK  36.30ps 36.30ps 36.30ps 36.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][3]/CLK  38.00ps 38.00ps 38.00ps 38.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][12]/CLK  33.00ps 33.00ps 33.00ps 33.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][14]/CLK  32.20ps 32.20ps 32.20ps 32.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][1]/CLK  43.50ps 43.50ps 43.50ps 43.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][5]/CLK  41.50ps 41.50ps 41.50ps 41.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][16]/CLK  51.60ps 51.60ps 51.60ps 51.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][6]/CLK  32.60ps 32.60ps 32.60ps 32.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][12]/CLK  42.30ps 42.30ps 42.30ps 42.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][8]/CLK  46.00ps 46.00ps 46.00ps 46.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][8]/CLK  38.30ps 38.30ps 38.30ps 38.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][11]/CLK  33.70ps 33.70ps 33.70ps 33.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][22]/CLK  35.70ps 35.70ps 35.70ps 35.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][0]/CLK  27.10ps 27.10ps 27.10ps 27.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][16]/CLK  51.80ps 51.80ps 51.80ps 51.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][19]/CLK  41.00ps 41.00ps 41.00ps 41.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][21]/CLK  49.20ps 49.20ps 49.20ps 49.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][17]/CLK  48.80ps 48.80ps 48.80ps 48.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][0]/CLK  31.10ps 31.10ps 31.10ps 31.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][19]/CLK  37.80ps 37.80ps 37.80ps 37.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][21]/CLK  42.50ps 42.50ps 42.50ps 42.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][22]/CLK  42.10ps 42.10ps 42.10ps 42.10ps 0pf view_tc
MacroModel pin next_reg_reg/CLK  67.20ps 67.20ps 67.20ps 67.20ps 0pf view_tc
