Determining compilation order of HDL files
Analyzing Verilog file SDPM9B.v
Analyzing Verilog file reg9B.vf
Analyzing Verilog file dropfifo.vf
Analyzing Verilog file dropfifo.v
WARNING:HDLCompiler:687 - "dropfifo.v" Line 23. Overwriting previous definition
   of module CC8CE_MXILINX_dropfifo
WARNING:HDLCompiler:687 - "dropfifo.v" Line 193. Overwriting previous definition
   of module M2_1_MXILINX_dropfifo
WARNING:HDLCompiler:687 - "dropfifo.v" Line 218. Overwriting previous definition
   of module CC8CLE_MXILINX_dropfifo
WARNING:HDLCompiler:687 - "dropfifo.v" Line 493. Overwriting previous definition
   of module COMP8_MXILINX_dropfifo
WARNING:HDLCompiler:687 - "dropfifo.v" Line 552. Overwriting previous definition
   of module FD8CE_MXILINX_dropfifo
WARNING:HDLCompiler:687 - "dropfifo.v" Line 616. Overwriting previous definition
   of module dropfifo
Analyzing Verilog file C:/Xilinx/10.1/ISE/verilog/src/glbl.v
Saving Verilog parse-tree work.SDPM9B into c:/documents and
settings/student/isetest/isim/lab3/isim/work/@s@d@p@m9@b.sdb
Saving Verilog parse-tree work.FD8CE_MXILINX_reg9B into c:/documents and
settings/student/isetest/isim/lab3/isim/work/@f@d8@c@e_@m@x@i@l@i@n@x_reg9@b.sdb
Saving Verilog parse-tree work.FD16CE_MXILINX_reg9B into c:/documents and
settings/student/isetest/isim/lab3/isim/work/@f@d16@c@e_@m@x@i@l@i@n@x_reg9@b.sd
b
Saving Verilog parse-tree work.reg9B into c:/documents and
settings/student/isetest/isim/lab3/isim/work/reg9@b.sdb
Saving Verilog parse-tree work.CC8CE_MXILINX_dropfifo into c:/documents and
settings/student/isetest/isim/lab3/isim/work/@c@c8@c@e_@m@x@i@l@i@n@x_dropfifo.s
db
Saving Verilog parse-tree work.M2_1_MXILINX_dropfifo into c:/documents and
settings/student/isetest/isim/lab3/isim/work/@m2_1_@m@x@i@l@i@n@x_dropfifo.sdb
Saving Verilog parse-tree work.CC8CLE_MXILINX_dropfifo into c:/documents and
settings/student/isetest/isim/lab3/isim/work/@c@c8@c@l@e_@m@x@i@l@i@n@x_dropfifo
.sdb
Saving Verilog parse-tree work.COMP8_MXILINX_dropfifo into c:/documents and
settings/student/isetest/isim/lab3/isim/work/@c@o@m@p8_@m@x@i@l@i@n@x_dropfifo.s
db
Saving Verilog parse-tree work.FD8CE_MXILINX_dropfifo into c:/documents and
settings/student/isetest/isim/lab3/isim/work/@f@d8@c@e_@m@x@i@l@i@n@x_dropfifo.s
db
Saving Verilog parse-tree work.dropfifo into c:/documents and
settings/student/isetest/isim/lab3/isim/work/dropfifo.sdb
Saving Verilog parse-tree work.glbl into c:/documents and
settings/student/isetest/isim/lab3/isim/work/glbl.sdb
Starting static elaboration
Restoring Verilog parse-tree unisims_ver.FD from
c:/xilinx/10.1/ise/verilog/hdp/nt/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree unisims_ver.FDCE from
c:/xilinx/10.1/ise/verilog/hdp/nt/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree unisims_ver.AND4 from
c:/xilinx/10.1/ise/verilog/hdp/nt/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree unisims_ver.XNOR2 from
c:/xilinx/10.1/ise/verilog/hdp/nt/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree unisims_ver.AND2 from
c:/xilinx/10.1/ise/verilog/hdp/nt/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree unisims_ver.MUXCY_L from
c:/xilinx/10.1/ise/verilog/hdp/nt/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree unisims_ver.XORCY from
c:/xilinx/10.1/ise/verilog/hdp/nt/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree unisims_ver.MUXCY from
c:/xilinx/10.1/ise/verilog/hdp/nt/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree unisims_ver.FMAP from
c:/xilinx/10.1/ise/verilog/hdp/nt/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree unisims_ver.GND from
c:/xilinx/10.1/ise/verilog/hdp/nt/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree unisims_ver.VCC from
c:/xilinx/10.1/ise/verilog/hdp/nt/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree unisims_ver.AND2B1 from
c:/xilinx/10.1/ise/verilog/hdp/nt/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree unisims_ver.OR2 from
c:/xilinx/10.1/ise/verilog/hdp/nt/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree unisims_ver.AND3 from
c:/xilinx/10.1/ise/verilog/hdp/nt/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree unisims_ver.INV from
c:/xilinx/10.1/ise/verilog/hdp/nt/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree unisims_ver.FDC from
c:/xilinx/10.1/ise/verilog/hdp/nt/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree unisims_ver.AND3B2 from
c:/xilinx/10.1/ise/verilog/hdp/nt/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree xilinxcorelib_ver.BLKMEMDP_V6_3 from
c:/xilinx/10.1/ise/verilog/hdp/nt/xilinxcorelib_ver/xilinxcorelib_ver.sdbl
Completed static elaboration
Fuse Memory Usage: 55176 Kb
Fuse CPU Usage: 156 ms
Compiling module glbl
Compiling module FD(INIT=1'b0)_0
Compiling module FD(INIT=1'b0)_1
Compiling module FD(INIT=1'b0)_2
Compiling module FD(INIT=1'b0)_3
Compiling module FDCE(INIT=1'b0)_0
Compiling module FDCE(INIT=1'b0)_1
Compiling module FDCE(INIT=1'b0)_2
Compiling module FDCE(INIT=1'b0)_3
Compiling module FDCE(INIT=1'b0)_4
Compiling module FDCE(INIT=1'b0)_5
Compiling module FDCE(INIT=1'b0)_6
Compiling module FDCE(INIT=1'b0)_7
Compiling module FDCE(INIT=1'b0)_8
Compiling module FDCE(INIT=1'b0)_9
Compiling module FDCE(INIT=1'b0)_10
Compiling module FDCE(INIT=1'b0)_11
Compiling module FDCE(INIT=1'b0)_12
Compiling module FDCE(INIT=1'b0)_13
Compiling module FDCE(INIT=1'b0)_14
Compiling module FDCE(INIT=1'b0)_15
Compiling module FDCE(INIT=1'b0)_16
Compiling module FDCE(INIT=1'b0)_17
Compiling module FDCE(INIT=1'b0)_18
Compiling module FDCE(INIT=1'b0)_19
Compiling module FDCE(INIT=1'b0)_20
Compiling module FDCE(INIT=1'b0)_21
Compiling module FDCE(INIT=1'b0)_22
Compiling module FDCE(INIT=1'b0)_23
Compiling module FDCE(INIT=1'b0)_24
Compiling module FDCE(INIT=1'b0)_25
Compiling module FDCE(INIT=1'b0)_26
Compiling module FDCE(INIT=1'b0)_27
Compiling module FDCE(INIT=1'b0)_28
Compiling module FDCE(INIT=1'b0)_29
Compiling module FDCE(INIT=1'b0)_30
Compiling module FDCE(INIT=1'b0)_31
Compiling module FDCE(INIT=1'b0)_32
Compiling module FDCE(INIT=1'b0)_33
Compiling module FDCE(INIT=1'b0)_34
Compiling module FDCE(INIT=1'b0)_35
Compiling module FDCE(INIT=1'b0)_36
Compiling module FDCE(INIT=1'b0)_37
Compiling module FDCE(INIT=1'b0)_38
Compiling module FDCE(INIT=1'b0)_39
Compiling module FDCE(INIT=1'b0)_40
Compiling module FDCE(INIT=1'b0)_41
Compiling module FDCE(INIT=1'b0)_42
Compiling module FDCE(INIT=1'b0)_43
Compiling module FDCE(INIT=1'b0)_44
Compiling module FDCE(INIT=1'b0)_45
Compiling module FDCE(INIT=1'b0)_46
Compiling module FDCE(INIT=1'b0)_47
Compiling module FDCE(INIT=1'b0)_48
Compiling module FDCE(INIT=1'b0)_49
Compiling module FDCE(INIT=1'b0)_50
Compiling module FDCE(INIT=1'b0)_51
Compiling module FDCE(INIT=1'b0)_52
Compiling module FDCE(INIT=1'b0)_53
Compiling module FDCE(INIT=1'b0)_54
Compiling module FDCE(INIT=1'b0)_55
Compiling module FDCE(INIT=1'b0)_56
Compiling module FDCE(INIT=1'b0)_57
Compiling module FDCE(INIT=1'b0)_58
Compiling module FDCE(INIT=1'b0)_59
Compiling module FDCE(INIT=1'b0)_60
Compiling module FDCE(INIT=1'b0)_61
Compiling module FDCE(INIT=1'b0)_62
Compiling module FDCE(INIT=1'b0)_63
Compiling module FDCE(INIT=1'b0)_64
Compiling module FDCE(INIT=1'b0)_65
Compiling module FDCE(INIT=1'b0)_66
Compiling module FDCE(INIT=1'b0)_67
Compiling module FDCE(INIT=1'b0)_68
Compiling module FDCE(INIT=1'b0)_69
Compiling module FDCE(INIT=1'b0)_70
Compiling module FDCE(INIT=1'b0)_71
Compiling module FDCE(INIT=1'b0)_72
Compiling module FDCE(INIT=1'b0)_73
Compiling module FDCE(INIT=1'b0)_74
Compiling module FDCE(INIT=1'b0)_75
Compiling module FDCE(INIT=1'b0)_76
Compiling module FDCE(INIT=1'b0)_77
Compiling module FDCE(INIT=1'b0)_78
Compiling module FDCE(INIT=1'b0)_79
Compiling module FDCE(INIT=1'b0)_80
Compiling module FDCE(INIT=1'b0)_81
Compiling module FDCE(INIT=1'b0)_82
Compiling module FDCE(INIT=1'b0)_83
Compiling module FDCE(INIT=1'b0)_84
Compiling module FDCE(INIT=1'b0)_85
Compiling module FDCE(INIT=1'b0)_86
Compiling module FDCE(INIT=1'b0)_87
Compiling module FDCE(INIT=1'b0)_88
Compiling module FDCE(INIT=1'b0)_89
Compiling module FDCE(INIT=1'b0)_90
Compiling module FDCE(INIT=1'b0)_91
Compiling module FDCE(INIT=1'b0)_92
Compiling module FDCE(INIT=1'b0)_93
Compiling module FDCE(INIT=1'b0)_94
Compiling module FDCE(INIT=1'b0)_95
Compiling module FD8CE_MXILINX_dropfifo
Compiling module AND4
Compiling module XNOR2
Compiling module AND2
Compiling module COMP8_MXILINX_dropfifo
Compiling module FD16CE_MXILINX_reg9B
Compiling module FD16CE_MXILINX_reg9B_2
Compiling module FD16CE_MXILINX_reg9B_3
Compiling module FD16CE_MXILINX_reg9B_4
Compiling module FD8CE_MXILINX_reg9B
Compiling module reg9B
Compiling module MUXCY_L
Compiling module XORCY
Compiling module MUXCY
Compiling module FMAP
Compiling module GND
Compiling module VCC
Compiling module AND2B1
Compiling module OR2
Compiling module M2_1_MXILINX_dropfifo
Compiling module AND3
Compiling module INV
Compiling module CC8CLE_MXILINX_dropfifo
Compiling module CC8CE_MXILINX_dropfifo
Compiling module FDC(INIT=1'b0)_0
Compiling module AND3B2
Compiling module BLKMEMDP_V6_3(c_addra_width=8,c_...
Compiling module SDPM9B
Compiling module dropfifo
Compiled 130 Verilog Units
Built simulation executable dropfifo_isim_beh.exe
Fuse Memory Usage: 59788 Kb
Fuse CPU Usage: 437 ms
