/*
 * Copyright (C) 2020 - 2023, Advanced Micro Devices, Inc. All rights reserved.
 */

#ifndef BLIS_CONFIG_H
#define BLIS_CONFIG_H

// Enabled configuration "family" (config_name)
${CONFIG_NAME_DEFINE}

// Enabled sub-configurations (config_list)
${CONFIG_LIST_DEFINES}

// Enabled kernel sets (kernel_list)
${KERNEL_LIST_DEFINES}

//This macro is enabled only for ZEN family configurations.
//This enables us to use different cache-blocking sizes for TRSM instead of common level-3 cache-block sizes.
#if ${ENABLE_AOCL_ZEN_01}
#define AOCL_BLIS_ZEN
#endif

#if ${ENABLE_AOCL_DYNAMIC_01}
#define AOCL_DYNAMIC
#endif

#if ${ENABLE_SYSTEM_01}
#define BLIS_ENABLE_SYSTEM
#else
#define BLIS_DISABLE_SYSTEM
#endif

#if ${ENABLE_OPENMP_01}
#define BLIS_ENABLE_OPENMP
#endif

#if ${ENABLE_PTHREADS_01}
#define BLIS_ENABLE_PTHREADS
#endif

#if ${ENABLE_JRIR_SLAB_01}
#define BLIS_ENABLE_JRIR_SLAB
#endif

#if ${ENABLE_JRIR_RR_01}
#define BLIS_ENABLE_JRIR_RR
#endif

#if ${ENABLE_PBA_POOLS_01}
#define BLIS_ENABLE_PBA_POOLS
#else
#define BLIS_DISABLE_PBA_POOLS
#endif

#if ${ENABLE_SBA_POOLS_01}
#define BLIS_ENABLE_SBA_POOLS
#else
#define BLIS_DISABLE_SBA_POOLS
#endif

#if ${ENABLE_MEM_TRACING_01}
#define BLIS_ENABLE_MEM_TRACING
#else
#define BLIS_DISABLE_MEM_TRACING
#endif

#if ${INT_TYPE_SIZE} == 64
#define BLIS_INT_TYPE_SIZE 64
#elif ${INT_TYPE_SIZE} == 32
#define BLIS_INT_TYPE_SIZE 32
#else
// determine automatically
#endif

#if ${BLAS_INT_TYPE_SIZE} == 64
#define BLIS_BLAS_INT_TYPE_SIZE 64
#elif ${BLAS_INT_TYPE_SIZE} == 32
#define BLIS_BLAS_INT_TYPE_SIZE 32
#else
// determine automatically
#endif

#ifndef BLIS_ENABLE_BLAS
#ifndef BLIS_DISABLE_BLAS
#if ${ENABLE_BLAS_01}
#define BLIS_ENABLE_BLAS
#else
#define BLIS_DISABLE_BLAS
#endif
#endif
#endif

#ifndef BLIS_ENABLE_CBLAS
#ifndef BLIS_DISABLE_CBLAS
#if ${ENABLE_CBLAS_01}
#define BLIS_ENABLE_CBLAS
#else
#define BLIS_DISABLE_CBLAS
#endif
#endif
#endif

// If the CBLAS compatibility layer was enabled while the BLAS layer
// was not enabled, we must enable the BLAS layer here. Also undefine
// BLIS_DISABLE_BLAS to ensure consistency.
#ifdef BLIS_ENABLE_CBLAS
#ifndef BLIS_ENABLE_BLAS
#define BLIS_ENABLE_BLAS
#endif
#undef BLIS_DISABLE_BLAS
#endif // BLIS_ENABLE_CBLAS

#ifndef BLIS_ENABLE_MIXED_DT
#ifndef BLIS_DISABLE_MIXED_DT
#if ${ENABLE_MIXED_DT_01}
#define BLIS_ENABLE_MIXED_DT
#else
#define BLIS_DISABLE_MIXED_DT
#endif
#endif
#endif

#ifndef BLIS_ENABLE_MIXED_DT_EXTRA_MEM
#ifndef BLIS_DISABLE_MIXED_DT_EXTRA_MEM
#if ${ENABLE_MIXED_DT_EXTRA_MEM_01}
#define BLIS_ENABLE_MIXED_DT_EXTRA_MEM
#else
#define BLIS_DISABLE_MIXED_DT_EXTRA_MEM
#endif
#endif
#endif

#if ${ENABLE_SUP_HANDLING_01}
#define BLIS_ENABLE_SUP_HANDLING
#else
#define BLIS_DISABLE_SUP_HANDLING
#endif

#if ${ENABLE_MEMKIND_01}
#define BLIS_ENABLE_MEMKIND
#else
#define BLIS_DISABLE_MEMKIND
#endif

#if ${ENABLE_TRSM_PREINVERSION_01}
#define BLIS_ENABLE_TRSM_PREINVERSION
#else
#define BLIS_DISABLE_TRSM_PREINVERSION
#endif

#if ${ENABLE_PRAGMA_OMP_SIMD_01}
#define BLIS_ENABLE_PRAGMA_OMP_SIMD
#else
#define BLIS_DISABLE_PRAGMA_OMP_SIMD
#endif

#if ${ENABLE_SANDBOX_01}
#define BLIS_ENABLE_SANDBOX
#else
#define BLIS_DISABLE_SANDBOX
#endif

#if ${ENABLE_SHARED_01}
#define BLIS_ENABLE_SHARED
#else
#define BLIS_DISABLE_SHARED
#endif

#if ${COMPLEX_RETURN_INTEL_01}
#define BLIS_ENABLE_COMPLEX_RETURN_INTEL
#else
#define BLIS_DISABLE_COMPLEX_RETURN_INTEL
#endif

#if ${DISABLE_BLIS_ARCH_TYPE_01}
#define DISABLE_BLIS_ARCH_TYPE
#define DISABLE_BLIS_MODEL_TYPE
#endif

#define __blis_arch_type_name "${RENAME_BLIS_ARCH_TYPE}"
#define __blis_model_type_name "${RENAME_BLIS_MODEL_TYPE}"

#endif
