{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1639653175831 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1639653175836 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 16 12:12:55 2021 " "Processing started: Thu Dec 16 12:12:55 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1639653175836 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1639653175836 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de1 -c top_de1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off de1 -c top_de1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1639653175837 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1639653178194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mlmjanssen/Documents/Memory/VHDL/readwrite.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/mlmjanssen/Documents/Memory/VHDL/readwrite.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 readwrite " "Found entity 1: readwrite" {  } { { "../VHDL/readwrite.vhd" "" { Text "/home/mlmjanssen/Documents/Memory/VHDL/readwrite.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639653179582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639653179582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mlmjanssen/Documents/Memory/VHDL/readwrite-behaviour.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/mlmjanssen/Documents/Memory/VHDL/readwrite-behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 readwrite-behaviour " "Found design unit 1: readwrite-behaviour" {  } { { "../VHDL/readwrite-behaviour.vhd" "" { Text "/home/mlmjanssen/Documents/Memory/VHDL/readwrite-behaviour.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639653179612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639653179612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mlmjanssen/Documents/Memory/VHDL/memory_cntrll.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/mlmjanssen/Documents/Memory/VHDL/memory_cntrll.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 memory_cntrll " "Found entity 1: memory_cntrll" {  } { { "../VHDL/memory_cntrll.vhd" "" { Text "/home/mlmjanssen/Documents/Memory/VHDL/memory_cntrll.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639653179639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639653179639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mlmjanssen/Documents/Memory/VHDL/memory_cntrll-behaviour.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/mlmjanssen/Documents/Memory/VHDL/memory_cntrll-behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_cntrll-behaviour " "Found design unit 1: memory_cntrll-behaviour" {  } { { "../VHDL/memory_cntrll-behaviour.vhd" "" { Text "/home/mlmjanssen/Documents/Memory/VHDL/memory_cntrll-behaviour.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639653179665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639653179665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mlmjanssen/Documents/Memory/VHDL/memclear.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/mlmjanssen/Documents/Memory/VHDL/memclear.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 memclear " "Found entity 1: memclear" {  } { { "../VHDL/memclear.vhd" "" { Text "/home/mlmjanssen/Documents/Memory/VHDL/memclear.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639653179692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639653179692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mlmjanssen/Documents/Memory/VHDL/memclear-behaviour.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/mlmjanssen/Documents/Memory/VHDL/memclear-behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memclear-behaviour " "Found design unit 1: memclear-behaviour" {  } { { "../VHDL/memclear-behaviour.vhd" "" { Text "/home/mlmjanssen/Documents/Memory/VHDL/memclear-behaviour.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639653179735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639653179735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mlmjanssen/Documents/Memory/VHDL/countextend.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/mlmjanssen/Documents/Memory/VHDL/countextend.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 countextend " "Found entity 1: countextend" {  } { { "../VHDL/countextend.vhd" "" { Text "/home/mlmjanssen/Documents/Memory/VHDL/countextend.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639653179768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639653179768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mlmjanssen/Documents/Memory/VHDL/countextend-behaviour.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/mlmjanssen/Documents/Memory/VHDL/countextend-behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 countextend-behaviour " "Found design unit 1: countextend-behaviour" {  } { { "../VHDL/countextend-behaviour.vhd" "" { Text "/home/mlmjanssen/Documents/Memory/VHDL/countextend-behaviour.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639653179802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639653179802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mlmjanssen/Documents/Memory/VHDL/counter8b.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/mlmjanssen/Documents/Memory/VHDL/counter8b.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 counter8b " "Found entity 1: counter8b" {  } { { "../VHDL/counter8b.vhd" "" { Text "/home/mlmjanssen/Documents/Memory/VHDL/counter8b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639653179836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639653179836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mlmjanssen/Documents/Memory/VHDL/counter8b-behaviour.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/mlmjanssen/Documents/Memory/VHDL/counter8b-behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter8b-behaviour " "Found design unit 1: counter8b-behaviour" {  } { { "../VHDL/counter8b-behaviour.vhd" "" { Text "/home/mlmjanssen/Documents/Memory/VHDL/counter8b-behaviour.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639653179865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639653179865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mlmjanssen/Documents/Memory/VHDL/counter5b-behaviour.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/mlmjanssen/Documents/Memory/VHDL/counter5b-behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter5b-behaviour " "Found design unit 1: counter5b-behaviour" {  } { { "../VHDL/counter5b-behaviour.vhd" "" { Text "/home/mlmjanssen/Documents/Memory/VHDL/counter5b-behaviour.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639653179896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639653179896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mlmjanssen/Documents/Memory/VHDL/counter5b.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/mlmjanssen/Documents/Memory/VHDL/counter5b.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 counter5b " "Found entity 1: counter5b" {  } { { "../VHDL/counter5b.vhd" "" { Text "/home/mlmjanssen/Documents/Memory/VHDL/counter5b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639653179939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639653179939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_de1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top_de1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top_de1 " "Found entity 1: top_de1" {  } { { "top_de1.bdf" "" { Schematic "/home/mlmjanssen/Documents/Memory/quartus_DE1/top_de1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639653179965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639653179965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pre_vga_dac_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pre_vga_dac_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pre_vga_dac_4-signal_flow " "Found design unit 1: pre_vga_dac_4-signal_flow" {  } { { "pre_vga_dac_4.vhd" "" { Text "/home/mlmjanssen/Documents/Memory/quartus_DE1/pre_vga_dac_4.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639653179992 ""} { "Info" "ISGN_ENTITY_NAME" "1 pre_vga_dac_4 " "Found entity 1: pre_vga_dac_4" {  } { { "pre_vga_dac_4.vhd" "" { Text "/home/mlmjanssen/Documents/Memory/quartus_DE1/pre_vga_dac_4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639653179992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639653179992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen25mhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gen25mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gen25mhz-behaviour " "Found design unit 1: gen25mhz-behaviour" {  } { { "gen25mhz.vhd" "" { Text "/home/mlmjanssen/Documents/Memory/quartus_DE1/gen25mhz.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639653180020 ""} { "Info" "ISGN_ENTITY_NAME" "1 gen25mhz " "Found entity 1: gen25mhz" {  } { { "gen25mhz.vhd" "" { Text "/home/mlmjanssen/Documents/Memory/quartus_DE1/gen25mhz.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639653180020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639653180020 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_de1 " "Elaborating entity \"top_de1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1639653180271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_cntrll memory_cntrll:inst " "Elaborating entity \"memory_cntrll\" for hierarchy \"memory_cntrll:inst\"" {  } { { "top_de1.bdf" "inst" { Schematic "/home/mlmjanssen/Documents/Memory/quartus_DE1/top_de1.bdf" { { 128 640 872 368 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639653180340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "readwrite memory_cntrll:inst\|readwrite:rw " "Elaborating entity \"readwrite\" for hierarchy \"memory_cntrll:inst\|readwrite:rw\"" {  } { { "../VHDL/memory_cntrll-behaviour.vhd" "rw" { Text "/home/mlmjanssen/Documents/Memory/VHDL/memory_cntrll-behaviour.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639653180384 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "busy_in readwrite-behaviour.vhd(31) " "VHDL Process Statement warning at readwrite-behaviour.vhd(31): signal \"busy_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/readwrite-behaviour.vhd" "" { Text "/home/mlmjanssen/Documents/Memory/VHDL/readwrite-behaviour.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1639653180429 "|top_de1|memory_cntrll:inst|readwrite:rw"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter5b memory_cntrll:inst\|counter5b:cx " "Elaborating entity \"counter5b\" for hierarchy \"memory_cntrll:inst\|counter5b:cx\"" {  } { { "../VHDL/memory_cntrll-behaviour.vhd" "cx" { Text "/home/mlmjanssen/Documents/Memory/VHDL/memory_cntrll-behaviour.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639653180440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter8b memory_cntrll:inst\|counter8b:cw " "Elaborating entity \"counter8b\" for hierarchy \"memory_cntrll:inst\|counter8b:cw\"" {  } { { "../VHDL/memory_cntrll-behaviour.vhd" "cw" { Text "/home/mlmjanssen/Documents/Memory/VHDL/memory_cntrll-behaviour.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639653180464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "countextend memory_cntrll:inst\|countextend:cex " "Elaborating entity \"countextend\" for hierarchy \"memory_cntrll:inst\|countextend:cex\"" {  } { { "../VHDL/memory_cntrll-behaviour.vhd" "cex" { Text "/home/mlmjanssen/Documents/Memory/VHDL/memory_cntrll-behaviour.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639653180482 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "busy_in countextend-behaviour.vhd(24) " "VHDL Process Statement warning at countextend-behaviour.vhd(24): signal \"busy_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/countextend-behaviour.vhd" "" { Text "/home/mlmjanssen/Documents/Memory/VHDL/countextend-behaviour.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1639653180490 "|top_de1|memory_cntrll:inst|countextend:cex"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memclear memory_cntrll:inst\|memclear:cm " "Elaborating entity \"memclear\" for hierarchy \"memory_cntrll:inst\|memclear:cm\"" {  } { { "../VHDL/memory_cntrll-behaviour.vhd" "cm" { Text "/home/mlmjanssen/Documents/Memory/VHDL/memory_cntrll-behaviour.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639653180512 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "busy_in memclear-behaviour.vhd(30) " "VHDL Process Statement warning at memclear-behaviour.vhd(30): signal \"busy_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/memclear-behaviour.vhd" "" { Text "/home/mlmjanssen/Documents/Memory/VHDL/memclear-behaviour.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1639653180534 "|top_de1|memory_cntrll:inst|memclear:cm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen25mhz gen25mhz:inst1 " "Elaborating entity \"gen25mhz\" for hierarchy \"gen25mhz:inst1\"" {  } { { "top_de1.bdf" "inst1" { Schematic "/home/mlmjanssen/Documents/Memory/quartus_DE1/top_de1.bdf" { { -48 512 688 32 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639653180545 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1639653182394 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639653182394 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "193 " "Implemented 193 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1639653182597 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1639653182597 ""} { "Info" "ICUT_CUT_TM_LCELLS" "134 " "Implemented 134 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1639653182597 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1639653182597 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "371 " "Peak virtual memory: 371 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1639653182671 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 16 12:13:02 2021 " "Processing ended: Thu Dec 16 12:13:02 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1639653182671 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1639653182671 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1639653182671 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1639653182671 ""}
