Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1733598 Wed Dec 14 22:35:42 MST 2016
| Date         : Tue Apr 18 22:56:47 2017
| Host         : SchoolComputer running 64-bit Ubuntu 16.10
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xczu9eg
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   774 |
| Unused register locations in slices containing registers |   828 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            3023 |          552 |
| No           | No                    | Yes                    |             490 |          148 |
| No           | Yes                   | No                     |            1130 |          235 |
| Yes          | No                    | No                     |            7194 |         1297 |
| Yes          | No                    | Yes                    |            1098 |          301 |
| Yes          | Yes                   | No                     |            6953 |         1009 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                            Clock Signal                                           |                                                                                                                                                                                              Enable Signal                                                                                                                                                                                             |                                                                                                                                             Set/Reset Signal                                                                                                                                            | Slice Load Count | Bel Load Count |
+---------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                   |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/p_26_out                                                                                                                                                                                                                                                                                                                                       | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_DWIDTH_NO_SOF.all_lines_xfred_reg[0]                                                                                                                                                                                               |                0 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/et_f                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup                                                                                                                                                                                                                                                                             | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axis_fifo_ainit_nosync                                                                                                                                                                                                               |                0 |              1 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                                                                         |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/sig_last_reg_out_reg[0]                                                                                                                                                                                        | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axis_fifo_ainit_nosync                                                                                                                                                                                                               |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/r0_last_reg_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                         |                0 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/vid_phy_controller_0/inst/b0_CPLL_LOCK_DLY_reg_n_0                                                                                                                                                                                                                                           |                0 |              1 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/m_axis_hdcp_aclken                                                                                                                                                                                                                                                                                                   | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/SCRM_INST/clk_ctl_out_reg[3][3]_0                                                                                                                                                                                             |                0 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                   |                1 |              1 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/m_axis_hdcp_aclken                                                                                                                                                                                                                                                                                                   | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/SCRM_INST/CLK_CFG_EN_SYNC_INST/clk_ctl_out_reg[3][3]_0                                                                                                                                                                        |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                               |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                 |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                 |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0                                                                                                                                                                                                                                                                 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                                    |                0 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                               |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                               |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                 |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                 |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                 |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                 |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                               |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternSolidWhite_fu_655/whiYuv_U/design_1_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U/grp_tpgPatternSolidWhite_fu_655_ap_ready                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/m_axis_hdcp_aclken                                                                                                                                                                                                                                                                                                   | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/clk_ctl_out_reg[3][3]                                                                                                                                                                                                 |                0 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                                                              |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/drp_state[1]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_single_drp_reset_RST_inst/arststages_ff[3]                                                                                                                                                                                              |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                                                                                                                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                              |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/tpgForeground_U0/E[0]                                                                                                                                                                                                                                                                                                                                                          | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                             |                1 |              2 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/lclk_sm_cur_reg[1][0]                                                                                                                                                                                                                                                                                                | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff[3]                                                                                                                                                                                                        |                1 |              2 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/LCLK_CFG_CD_SYNC_INST/lclk_lnk_reg[ctl][1][0][0]                                                                                                                                                                                                                                                                    | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff[3]                                                                                                                                                                                                        |                1 |              2 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/VCLK_CFG_CD_SYNC_INST/E[0]                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/LCLK_CFG_CD_SYNC_INST/lclk_lnk_reg[ctl][1][0][0]                                                                                                                                                                                                                                                                    | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff[3]                                                                                                                                                                                                        |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_ier9_out                                                                                                                                                                                                                                                                                                                                                | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                             |                1 |              2 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/LCLK_CFG_CD_SYNC_INST/lclk_lnk_reg[ctl][0][0][0]                                                                                                                                                                                                                                                                    | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff[3]                                                                                                                                                                                                        |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/v_hdmi_tx_ss_0/inst/axi_crossbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                                                                               |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/v_hdmi_tx_ss_0/inst/axi_crossbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]_0[0]                                                                                                                                                                                       |                1 |              2 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/VCLK_CFG_CD_SYNC_INST/E[1]                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/LCLK_CFG_CD_SYNC_INST/lclk_lnk_reg[ctl][1][0][0]                                                                                                                                                                                                                                                                    | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff[3]                                                                                                                                                                                                        |                2 |              2 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/VCLK_CFG_CD_SYNC_INST/E[0]                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/tpgBackground_U0/mOutPtr_reg[1][0]                                                                                                                                                                                                                                                                                                                                             | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/tpgBackground_U0/mOutPtr_reg[1]_0[0]                                                                                                                                                                                                                                                                                                                                           | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/tpgBackground_U0/mOutPtr_reg[1]_1[0]                                                                                                                                                                                                                                                                                                                                           | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                                                      | design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/p_1_out                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/exitcond2_reg_384[0]_i_1_n_2                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                         |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write                                                                                                                                                                                                                                                                                    | design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                          |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternSolidGreen_fu_624/grnYuv_U/design_1_v_tpg_0_0_tpgPatternSolidGrZio_rom_U/grp_tpgPatternSolidGreen_fu_624_ap_ready                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                         |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/tpgForeground_U0/mOutPtr_reg[1]_0[0]                                                                                                                                                                                                                                                                                                                                           | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/tpgForeground_U0/mOutPtr_reg[1][0]                                                                                                                                                                                                                                                                                                                                             | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                                                                                                                                                          | design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                            |                1 |              2 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/LCLK_CFG_CD_SYNC_INST/lclk_lnk_reg[ctl][2][0][0]                                                                                                                                                                                                                                                                    | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff[3]                                                                                                                                                                                                        |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/grp_tpgPatternCheckerBoa_fu_469_ap_ce                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                         |                2 |              2 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/LCLK_CFG_CD_SYNC_INST/lclk_lnk_reg[ctl][0][0][0]                                                                                                                                                                                                                                                                    | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff[3]                                                                                                                                                                                                        |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                         |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_395/tpgSinTableArray_9bi_1_U/design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/ap_pipeline_reg_pp0_iter2_x_read_reg_620_reg[0]                                                                                                                                                                                                           | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ar_hs                                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/VCLK_CFG_PR_SYNC_INST/E[0]                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/LCLK_CFG_CD_SYNC_INST/E[0]                                                                                                                                                                                                                                                                                          | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff[3]                                                                                                                                                                                                        |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/grp_tpgPatternCrossHatch_fu_535_ap_ready                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/grp_tpgPatternDPColorSqu_fu_424_ap_ce                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/SR[0]                                                                                                                                                                                                                                   |                2 |              2 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/LCLK_CFG_CD_SYNC_INST/lclk_lnk_reg[ctl][2][0][0]                                                                                                                                                                                                                                                                    | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff[3]                                                                                                                                                                                                        |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/grp_tpgPatternTartanColo_fu_502_ap_ce                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                         |                0 |              2 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/LCLK_CFG_CD_SYNC_INST/E[0]                                                                                                                                                                                                                                                                                          | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff[3]                                                                                                                                                                                                        |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/sclk_hdr_fifo_wr                                                                                                                                                                                                                        |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d_reg[0][0]                                                                                                                                                                                         |                0 |              2 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/vid_phy_controller_0/inst/gtwiz_userclk_tx_reset_in                                                                                                                                                                                                                                          |                1 |              2 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/LCLK_CFG_CD_SYNC_INST/E[0]                                                                                                                                                                                                                                                                                          | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff[3]                                                                                                                                                                                                        |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/p_1_out                                                                                                                                                                                                                |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternCrossHair_fu_306/ap_NS_fsm6__2                                                                                                                                                                                                                                                                                                                  | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternCrossHair_fu_306/ap_NS_fsm6__2                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/LCLK_CFG_CD_SYNC_INST/lclk_lnk_reg[ctl][2][0][0]                                                                                                                                                                                                                                                                    | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff[3]                                                                                                                                                                                                        |                1 |              2 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/sm_buffbypass_tx_n_0                                                                                                                                      | design_1_i/vid_phy_controller_0/inst/xpm_single_buffbypass_tx_reset_b0_inst/syncstages_ff[2]                                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/vid_phy_controller_0/inst/xpm_single_buffbypass_tx_reset_b0_inst/syncstages_ff[2]                                                                                                                                                                                                            |                0 |              2 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_error_out_reg | design_1_i/vid_phy_controller_0/inst/xpm_single_buffbypass_tx_reset_b0_inst/syncstages_ff[2]                                                                                                                                                                                                            |                0 |              2 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/m_axis_hdcp_aclken                                                                                                                                                                                                                                                                                                   | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/GB_INST/clk_dat_out[2][3]_i_1_n_0                                                                                                                                                                                             |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/mm2s_soft_reset_clr                                                                                                                                                                                                                    |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                 |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/aresetn_d_reg_n_0_[0]                                                                                                                                              |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                                              |                1 |              2 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/LCLK_CFG_CD_SYNC_INST/lclk_lnk_reg[ctl][0][0][0]                                                                                                                                                                                                                                                                    | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff[3]                                                                                                                                                                                                        |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/ps8_0_axi_periph_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]_0[0]                                                                                                                                                                                                |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                               |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.mmcme3_drp_inst/rom_addr[5]_i_1_n_0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/VCLK_CFG_PR_SYNC_INST/E[0]                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                         |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                               |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                               |                1 |              2 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/HDCP_INST/HDCP_IN_VLD_EDGE_INST/clk_vs_pol                                                                                                                                                                                                                                                                                            | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff[3]                                                                                                                                                                                                        |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/drp_state[1]_i_1_n_0                                                                                                                                                                                                                                                                                                                  | design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_single_drp_reset_RST_inst/arststages_ff[3]                                                                                                                                                                                         |                0 |              2 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/VCLK_CFG_PR_SYNC_INST/E[1]                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                         |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                                                                                          |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/drp_state[1]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_single_drp_reset_RST_inst/arststages_ff[3]                                                                                                                                                                                              |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/ps8_0_axi_periph_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                                                                                        |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                         |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/drp_state[1]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_single_drp_reset_RST_inst/arststages_ff[3]                                                                                                                                                                                              |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_calc_error_reg0                                                                                                                                                                                                                                                                                            | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                                                                       |                0 |              3 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/m_axis_hdcp_aclken                                                                                                                                                                                                                                                                                                   | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/GB_INST/CLK_CFG_MODE_SYNC_INST/SR[0]                                                                                                                                                                                          |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                                                                                                                                            | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_strbgen_bytes_ireg2[2]_i_1_n_0                                                                                                                                                                              |                0 |              3 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/m_axis_hdcp_aclken                                                                                                                                                                                                                                                                                                   | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/SCRM_INST/CLK_CFG_EN_SYNC_INST/SR[0]                                                                                                                                                                                          |                1 |              3 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/clk_cnt_reg[0][0]                                                                                                                                                                                                                                                                                                    | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff[3]                                                                                                                                                                                                        |                1 |              3 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/m_axis_hdcp_aclken                                                                                                                                                                                                                                                                                                   | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/SCRM_INST/CLK_CFG_EN_SYNC_INST/clk_dat_out_reg[0][5][0]                                                                                                                                                                       |                0 |              3 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK_IN                                |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/vid_phy_controller_0/inst/clock_detector_inst/clk_tx_freq_rst                                                                                                                                                                                                                                |                1 |              3 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/m_axis_hdcp_aclken                                                                                                                                                                                                                                                                                                   | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/SCRM_INST/CLK_CFG_EN_SYNC_INST/clk_dat_out_reg[1][7][0]                                                                                                                                                                       |                0 |              3 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/m_axis_hdcp_aclken                                                                                                                                                                                                                                                                                                   | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/SCRM_INST/CLK_CFG_EN_SYNC_INST/clk_dat_out_reg[2][5][0]                                                                                                                                                                       |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/lclk_acr_pkt_wr_cnt[2]_i_2_n_0                                                                                                                                                                                                                                                                                                         | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/SUB_FIFO_INST/lclk_acr_pkt_wr_cnt_reg[2]                                                                                                                                                                                                |                1 |              3 |
|  design_1_i/vid_phy_controller_0/inst/b0_clkdet_dru_refclk                                        |                                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/VCLK_CFG_CD_SYNC_INST/vclk_vid_reg[stripe][5][2]                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/vid_phy_controller_0/inst/b0_clkdet_dru_refclk                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/vid_phy_controller_0/inst/clock_detector_inst/clk_dru_freq_rst                                                                                                                                                                                                                               |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/AR_FIFO_INST/clk_rp0                                                                                                                                                                                                                                                                                                                   | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                1 |              3 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/lclk_aud_pkt_wr_cnt                                                                                                                                                                                                                                                                                                                    | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_AUD_FIFO_DE_EDGE_INST/SR[0]                                                                                                                                                                                                        |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/p_0_in                                                                                                                                                            | design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_clr_reg_n_0                                      |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr[2]_i_1_n_0                                                                                                                                                                                                                                                                            | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                                                                                                                                                           |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/q0_reg[0][0]                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                         |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/hBarSel_0_reg[0][0]                                                                                                                                                                                                                                                                                                                                         | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/xBar_V_0_reg[10][0]                                                                                                                                                                                                                                          |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/hBarSel_3_0_reg[0][0]                                                                                                                                                                                                                                                                                                                                       | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/xCount_V_0_reg[8][0]                                                                                                                                                                                                                                         |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/hBarSel_5_0_reg[0]_0[0]                                                                                                                                                                                                                                                                                                                                     | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_502/xCount_V_3_0[9]_i_1_n_2                                                                                                                                                                                                        |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/E[0]                                                                                                          | design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any_sync |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/E[0]                                                                                                                             | design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any_sync |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_ctr0_inferred__0/i__n_0                                                                                                                         | design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg_n_0                                      |                1 |              3 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/m_axis_hdcp_aclken                                                                                                                                                                                                                                                                                                   | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/SCRM_INST/CLK_CFG_EN_SYNC_INST/SR[0]                                                                                                                                                                                          |                1 |              3 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/m_axis_hdcp_aclken                                                                                                                                                                                                                                                                                                   | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/SCRM_INST/CLK_CFG_EN_SYNC_INST/clk_dat_out_reg[3][7]_0[0]                                                                                                                                                                     |                0 |              3 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/m_axis_hdcp_aclken                                                                                                                                                                                                                                                                                                   | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/SCRM_INST/CLK_CFG_EN_SYNC_INST/clk_dat_out_reg[2][5][0]                                                                                                                                                                       |                1 |              3 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/m_axis_hdcp_aclken                                                                                                                                                                                                                                                                                                   | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/SCRM_INST/CLK_CFG_EN_SYNC_INST/clk_dat_out_reg[0][5][0]                                                                                                                                                                       |                1 |              3 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/VCLK_CFG_CD_SYNC_INST/E[1]                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                         |                0 |              3 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/m_axis_hdcp_aclken                                                                                                                                                                                                                                                                                                   | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/GB_INST/clk_vgb_out[2]_i_1_n_0                                                                                                                                                                                                |                1 |              3 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/m_axis_hdcp_aclken                                                                                                                                                                                                                                                                                                   | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/GB_INST/clk_vgb_out[2]_i_1__1_n_0                                                                                                                                                                                             |                1 |              3 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/vclk_vid_reg[pp][0][0]                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                         |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/grp_tpgPatternDPColorSqu_fu_424_ap_ready                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                         |                2 |              3 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/m_axis_hdcp_aclken                                                                                                                                                                                                                                                                                                   | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/SCRM_INST/clk_dat_out[7]                                                                                                                                                                                                      |                1 |              3 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/m_axis_hdcp_aclken                                                                                                                                                                                                                                                                                                   | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/SCRM_INST/clk_dat_out[1][7]_i_1__2_n_0                                                                                                                                                                                        |                0 |              3 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/m_axis_hdcp_aclken                                                                                                                                                                                                                                                                                                   | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/SCRM_INST/clk_dat_out[2][7]_i_1__2_n_0                                                                                                                                                                                        |                0 |              3 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/m_axis_hdcp_aclken                                                                                                                                                                                                                                                                                                   | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/SCRM_INST/clk_dat_out[3][7]_i_1__2_n_0                                                                                                                                                                                        |                1 |              3 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/m_axis_hdcp_aclken                                                                                                                                                                                                                                                                                                   | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/GB_INST/clk_vgb_out[2]_i_1__0_n_0                                                                                                                                                                                             |                1 |              3 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK_IN                                |                                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                         |                0 |              3 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/m_axis_hdcp_aclken                                                                                                                                                                                                                                                                                                   | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/GB_INST/clk_vgb_slot_reg[0][2]_2[0]                                                                                                                                                                                           |                0 |              3 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/VCLK_CFG_CD_SYNC_INST/vclk_vid_reg[stripe][3][8][1]                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                         |                0 |              3 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/m_axis_hdcp_aclken                                                                                                                                                                                                                                                                                                   | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/GB_INST/clk_vgb_slot_reg[0][2]_1[0]                                                                                                                                                                                           |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any_sync |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/ps8_0_axi_periph_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0][0]                                                                                                                                                                                                  |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR64.I_MM2S_DMA_MNGR/I_SM/FSM_sequential_dmacntrl_cs[2]_i_1_n_0                                                                                                                                                                                                                                                                                           | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                                                    |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/AR_FIFO_INST/clk_ar_fifo_wr                                                                                                                                                                                                                                                                                                            | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/AW_FIFO_INST/clk_rp0                                                                                                                                                                                                                                                                                                                   | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/DDC_INST/clk_bit_cnt0                                                                                                                                                                                                                                                                                                                           | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/DDC_INST/CMD_FIFO_INST/clk_bit_cnt_reg[2]                                                                                                                                                                                                        |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/W_FIFO_INST/clk_rp0                                                                                                                                                                                                                                                                                                                    | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/v_hdmi_tx_ss_0/inst/axi_crossbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0][0]                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any_sync |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d_reg[0]_0[0]                                                                                                                                                                                       |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]              |                0 |              3 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/SYNC_INST/in_data_mux_reg[0]                                                                                                                                                                                                                        |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                            |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                            |                0 |              3 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                                                      |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/aclk_wp                                                                                                                                                                                                                                                                                                                  | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR64.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out[4]_i_1_n_0                                                                                                                                                                |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]            |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/vid_phy_controller_0/inst/vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst/b0_clkdet_ctrl_run                                                                                                                                                                                                 |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]            |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/AW_FIFO_INST/clk_aw_fifo_wr                                                                                                                                                                                                                                                                                                            | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                              |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/W_FIFO_INST/clk_w_fifo_wr                                                                                                                                                                                                                                                                                                              | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                |                0 |              3 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/VCLK_CFG_CD_SYNC_INST/vclk_vid_reg[stripe][3][8][1]                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                         |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                                                      |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]              |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/DDC_INST/CMD_FIFO_INST/E[1]                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                         |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                              |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                              |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                              |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_502/vBarSel                                                                                                                                                                                                                                                                                                                       | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_502/vBarSel[2]_i_1_n_2                                                                                                                                                                                                             |                0 |              3 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/E[0]                                                                                                                                                                                                                                                                                                         | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff[3]                                                                                                                                                                                                        |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                                                                         |                3 |              4 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/VCLK_CFG_CD_SYNC_INST/vclk_vid_reg[stripe][4][4]                                                                                                                                                                                                                                                                    | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/VCLK_CFG_CD_SYNC_INST/vclk_vid_reg[stripe][4][7]                                                                                                                                                                     |                0 |              4 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/m_axis_hdcp_aclken                                                                                                                                                                                                                                                                                                   | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/GB_INST/clk_ctl_out[2][1]_i_1__0_n_0                                                                                                                                                                                          |                2 |              4 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/VCLK_CFG_CD_SYNC_INST/vclk_vid_reg[stripe][4][1]                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/VCLK_CFG_PR_SYNC_INST/vclk_vid_reg[stripe][2][8]_0[0]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                         |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/DDC_INST/DAT_FIFO_INST/clk_wp[3]_i_1__3_n_0                                                                                                                                                                                                                                                                                                     | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/vid_phy_controller_0/inst/b0_MMCM_TX_DRP_RESET                                                                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aresetn_d_reg[1]                                                                                                                                                                              |                0 |              4 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/E[0]                                                                                                                                                                                                                                                                                                                | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/arststages_ff[3]                                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/SR[0]                                                                                                                                                                                                                                   |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                                                                         |                2 |              4 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/clk_idle_cnt_reg[0][0]                                                                                                                                                                                                                                                                                               | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff[3]                                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/lclk_pkt_alen_rd_reg[3][0]                                                                                                                                                                                                                                                                                           | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_RUN_SYNC_INST/SR[0]                                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/VCLK_CFG_CD_SYNC_INST/vclk_vid_reg[stripe][4][8][0]                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                         |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.mmcme3_drp_inst/rom_addr[5]_i_1_n_0                                                                                                                                                                                                                                                                                                 | design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.mmcme3_drp_inst/rom_addr[4]_i_1_n_0                                                                                                                                                                                                  |                1 |              4 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/VCLK_CFG_PR_SYNC_INST/E[0]                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                         |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.mmcme3_drp_inst/state_count[4]_i_2_n_0                                                                                                                                                                                                                                                                                              | design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.mmcme3_drp_inst/state_count[4]_i_1_n_0                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/FIFO_INST/WP_CDA_INST/E[0]                                                                                                                                                                                                                                                                                          | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff[3]                                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/clk_wp_reg[0][0]                                                                                                                                                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                1 |              4 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/VCLK_CFG_PR_SYNC_INST/vclk_vid_reg[stripe][2][8][0]                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                         |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/sel                                                                                                                                                                                                                                                                                                                                    | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/DDC_INST/CMD_FIFO_INST/E[0]                                                                                                                                                                                                                                                                                                                     | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/DDC_INST/Q[0]                                                                                                                                                                                                                                    |                2 |              4 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/VCLK_CFG_CD_SYNC_INST/vclk_vid_reg[stripe][4][8]_0[0]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_ACR_PKT_WR_CNT_END_EDGE_INST/E[0]                                                                                                                                                                                                                                                                                                 | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_ACR_PKT_WR_CNT_END_EDGE_INST/SR[0]                                                                                                                                                                                                 |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                                                                       |                2 |              4 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/SUB_FIFO_INST/E[0]                                                                                                                                                                                                                                                                                                                     | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_RUN_SYNC_INST/gen_xpm_cdc[0].XPM_ARRAY_INST/syncstages_ff[3]                                                                                                                                                                  |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/tpgBackground_U0/ap_NS_fsm5                                                                                                                                                                                                                                                                                                                                                    | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/AR_FIFO_INST/E[0]                                                                                                                                                                                                                                                                                                                      | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/srst_full_ff_i                                                                                                                                                                                                                         |                2 |              4 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/FIFO_INST/WP_CDA_INST/E[0]                                                                                                                                                                                                                                                                                          | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff[3]                                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aresetn_d_reg[1]                                                                                                                                                                            |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternSolidRed_fu_633/redYuv_U/design_1_v_tpg_0_0_tpgPatternSolidRe0iy_rom_U/grp_tpgPatternSolidRed_fu_633_ap_ready                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                         |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternSolidBlue_fu_615/bluYuv_U/design_1_v_tpg_0_0_tpgPatternSolidBlYie_rom_U/grp_tpgPatternSolidBlue_fu_615_ap_ready                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/DDC_INST/CMD_FIFO_INST/E[0]                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                         |                0 |              4 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/src_in                                                                                                                                                                                                                                  |                1 |              4 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/src_arst                                                                                                                                                                                                                                |                1 |              4 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/E[0]                                                                                                                                                                                                                                                                                                                | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/arststages_ff[3]                                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/m_axis_hdcp_aclken                                                                                                                                                                                                                                                                                                   | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/GB_INST/clk_ctl_out[2][1]_i_1_n_0                                                                                                                                                                                             |                1 |              4 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/m_axis_hdcp_aclken                                                                                                                                                                                                                                                                                                   | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/GB_INST/clk_ctl_out                                                                                                                                                                                                           |                0 |              4 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/m_axis_hdcp_aclken                                                                                                                                                                                                                                                                                                   | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/GB_INST/clk_ctl_out                                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/FIFO_INST/WP_CDA_INST/E[0]                                                                                                                                                                                                                                                                                          | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff[3]                                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/DDC_INST/CMD_FIFO_INST/clk_rp[3]_i_1__3_n_0                                                                                                                                                                                                                                                                                                     | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                                                                                                                                        | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_reg_full_i_1_n_0                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/DDC_INST/LB_RD_EDGE_INST/E[0]                                                                                                                                                                                                                                                                                                                   | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                2 |              4 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/arststages_ff[3]                                                                                                                                                                                                                                                                                                       | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/VCLK_CFG_CD_SYNC_INST/vclk_vid_reg[stripe][7][5]                                                                                                                                                                     |                0 |              4 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/E[0]                                                                                                                                                                                                                                                                                                                | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/arststages_ff[3]                                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/VCLK_CFG_CD_SYNC_INST/E[2]                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                         |                1 |              5 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/VCLK_CFG_PR_SYNC_INST/vclk_vid_reg[stripe][2][8]_0[1]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                         |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/p_0_in1_in                                                                                                                                                                                                     | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/SS[0]                                                                                                       |                0 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q                                                                                                                                                                                                                                           | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                    |                1 |              5 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/HDR_FIFO_INST/clk_rp                                                                                                                                                                                                                                                                                                                   | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff[3]                                                                                                                                                                                                        |                0 |              5 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/m_axis_hdcp_aclken                                                                                                                                                                                                                                                                                                   | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/lclk_pkt_alen                                                                                                                                                                                                                           |                1 |              5 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/m_axis_hdcp_aclken                                                                                                                                                                                                                                                                                                   | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/GB_INST/clk_pkt_dat[0][3]_i_1_n_0                                                                                                                                                                                             |                3 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rst_in0                                         |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any      |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any      |                1 |              5 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_i_1__0_n_0              |                1 |              5 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync2_reg_0                 |                1 |              5 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/VCLK_CFG_PR_SYNC_INST/E[2]                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                         |                3 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                            |                1 |              5 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/VCLK_CFG_PR_SYNC_INST/vclk_vid_reg[stripe][2][8][1]                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                         |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/vid_phy_controller_0/inst/b0_CPLL_RESET                                                                                                                                                                                                                                                      |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR64.I_MM2S_DMA_MNGR/valid_frame_sync_d2                                                                                                                                                                                                                                                                                                                  | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4][0]                                                                                                                                                                  |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/vid_phy_controller_0/inst/gtwiz_reset_tx_datapath_in                                                                                                                                                                                                                                         |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/vid_phy_controller_0/inst/gtwiz_reset_rx_datapath_in                                                                                                                                                                                                                                         |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/vid_phy_controller_0/inst/gtwiz_reset_rx_pll_and_datapath_in                                                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/E[0]                                                                                                                                                                                                                                                                                                                                   | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                                                                                                                                                        | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_rd_sts_slverr_reg_reg                                                                                                        |                0 |              5 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/lclk_hdr_fifo_din[20]_i_1_n_0                                                                                                                                                                                                                                                                                                          | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/lclk_sub_fifo_wr                                                                                                                                                                                                                        |                2 |              5 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/VCLK_CFG_CD_SYNC_INST/vclk_vid_reg[stripe][4][8][1]                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                         |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[1]                                                                                                                                                                                                                                                                                                    | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                                                    |                0 |              5 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/VCLK_CFG_CD_SYNC_INST/vclk_vid_reg[stripe][4][8]_0[1]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                         |                1 |              5 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/m_axis_hdcp_aclken                                                                                                                                                                                                                                                                                                   | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/CTL_INST/clk_pkt_len_reg[0]_0                                                                                                                                                                                                 |                2 |              5 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/clk_wp_reg[0]                                                                                                                                                                                                                                                                                                        | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff[3]                                                                                                                                                                                                        |                1 |              5 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/VCLK_CFG_PR_SYNC_INST/E[1]                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                         |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/p_1_in                                                                                                                                                                                                                                                                                                                | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                                                    |                0 |              5 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/VCLK_CFG_CD_SYNC_INST/vclk_vid_reg[stripe][2][8][0]                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                         |                3 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_424/yCount_V0                                                                                                                                                                                                                                                                                                                     | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_424/yCount_V                                                                                                                                                                                                                       |                1 |              6 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/VCLK_CFG_CD_SYNC_INST/E[0]                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                         |                1 |              6 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/VCLK_CFG_CD_SYNC_INST/vclk_vid_reg[stripe][3][8][0]                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                         |                0 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/aclk_wp[5]_i_1_n_0                                                                                                                                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected__0                                                                                                                                                                                                                                                                                                | design_1_i/axi_vdma_0/U0/I_RST_MODULE/s_axi_lite_resetn                                                                                                                                                                                                                                                 |                0 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_depth_reg[5][0]                                                                                                                                                                                                                                 | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_depth_reg[5][0]                                                                                                                                                                                                                               | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/rst_ps8_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                                                                                                            | design_1_i/rst_ps8_0_100M/U0/SEQ/seq_clr                                                                                                                                                                                                                                                                |                1 |              6 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/E[0]                                                                                                                                                                                                                                                                                                         | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff[3]                                                                                                                                                                                                        |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                          |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/USE_B_CHANNEL.cmd_b_depth_reg[5][0]                                                                                                                                                                                             | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                3 |              6 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/VCLK_CFG_CD_SYNC_INST/vclk_vid_reg[stripe][5][2]                                                                                                                                                                                                                                                                    | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/VCLK_CFG_PR_SYNC_INST/vclk_vid_reg[stripe][5][2]_1                                                                                                                                                                   |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/USE_B_CHANNEL.cmd_b_depth_reg[5][0]                                                                                                                                                                                               | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected__0                                                                                                                                                                                                                                                                                                | design_1_i/axi_vdma_0/U0/I_RST_MODULE/s_axi_lite_resetn                                                                                                                                                                                                                                                 |                0 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/HPD_EDGE_INST/E[0]                                                                                                                                                                                                                                                                                                                              | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                3 |              6 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/VCLK_CFG_CD_SYNC_INST/vclk_vid_reg[stripe][3][8][0]                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                         |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/v_hdmi_tx_ss_0/inst/axi_crossbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                                                     |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_0_in                                                                                                                                                                                       |                1 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/AR_FIFO_INST/clk_lb_adr_reg[0][0]                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                         |                0 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.mmcme3_drp_inst/DADDR[6]_i_2_n_0                                                                                                                                                                                                                                                                                                    | design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.mmcme3_drp_inst/DADDR[6]_i_1_n_0                                                                                                                                                                                                     |                4 |              7 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk | design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][0][0]                                                                                                                                                                                                                                                          | design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                             |                0 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/tpgForeground_U0/shiftReg_ce_1                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                         |                0 |              8 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/FIFO_INST/FIFO_INST/clk_wp[7]_i_1_n_0                                                                                                                                                                                                                                                                                        | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff[3]                                                                                                                                                                                                        |                2 |              8 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/HDCP_INST/clk_cnt[2][7]_i_1_n_0                                                                                                                                                                                                                                                                                                       | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff[3]                                                                                                                                                                                                        |                2 |              8 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/arststages_ff[3]                                                                                                                                                                                                                                                                                                       | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/VCLK_CFG_CD_SYNC_INST/vclk_vid_reg[stripe][7][0]                                                                                                                                                                     |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/vid_phy_controller_0/inst/vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst/p_13_in                                                                                                                                                                                                                                                                                                           | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/tpgBackground_U0/call_ret3_tpgPatternVerticalRa_fu_591/rampVal_2                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                         |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/tpgForeground_U0/shiftReg_ce_1                                                                                                                                                                                                                                                                                                                                                 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/SRL_SIG_reg[0][7]_1                                                                                                                                                                                                                                          |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/tpgForeground_U0/shiftReg_ce_0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                         |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/tpgForeground_U0/shiftReg_ce_0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/SRL_SIG_reg[0][7]_0                                                                                                                                                                                                                                          |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[11][0]                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                         |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                         |                0 |              8 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/HDCP_INST/clk_cnt[1][7]_i_1_n_0                                                                                                                                                                                                                                                                                                       | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff[3]                                                                                                                                                                                                        |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_hdmi_tx_ss_0/inst/axi_crossbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                                                                                                                                 | design_1_i/v_hdmi_tx_ss_0/inst/axi_crossbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/clk_pio_in_evt_re_msk_reg[31][0]                                                                                                                                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/tpgBackground_U0/tpgBackground_U0_ap_ready                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                         |                0 |              8 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/E[0]                                                                                                                                                                                                                                                                                                         | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff[3]                                                                                                                                                                                                        |                2 |              8 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_PKT_RD_EDGE_INST/E[0]                                                                                                                                                                                                                                                                                                             | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_RUN_SYNC_INST/gen_xpm_cdc[0].XPM_ARRAY_INST/syncstages_ff[3]                                                                                                                                                                  |                0 |              8 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/SUB_FIFO_INST/clk_rp[7]_i_1__0_n_0                                                                                                                                                                                                                                                                                                     | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff[3]                                                                                                                                                                                                        |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/vid_phy_controller_0/inst/clock_detector_inst/clk_rx_flt_lock_cnt                                                                                                                                                                                                                                                                                                                           | design_1_i/vid_phy_controller_0/inst/clock_detector_inst/clk_rx_flt_lock_cnt[7]_i_1_n_0                                                                                                                                                                                                                 |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                                                                    | design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                          |                1 |              8 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/m_axis_hdcp_aclken                                                                                                                                                                                                                                                                                                   | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/clk_dat_out_reg[3][7][0]                                                                                                                                                                                              |                0 |              8 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/HDCP_INST/clk_cnt                                                                                                                                                                                                                                                                                                                     | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff[3]                                                                                                                                                                                                        |                2 |              8 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk | design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][7][0]                                                                                                                                                                                                                                                          | design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                             |                0 |              8 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk | design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/SYNC_INST/vtg_sof_dly                                                                                                                                                                                                                                                                                                                              | design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                                                                                                                 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                                                                                                                                                           |                3 |              8 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/CTL_INST/DE_EDGE_INST/clk_kow_cnt_reg[0][0]                                                                                                                                                                                                                                                                                  | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff[3]                                                                                                                                                                                                        |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/E[0]                                                                                                                                                                                                                                                                                                                  | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                                                    |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0                                                                                                                                                                                                                                                                      | design_1_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/m_axis_hdcp_aclken                                                                                                                                                                                                                                                                                                   | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/GB_INST/clk_dat_out[7]                                                                                                                                                                                                        |                0 |              8 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk | design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/fifo_eol_cnt_dly_reg[12][0]                                                                                                                                                                                                                                                                                                           | design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/clk_pio_in_evt_fe_msk_reg[31][0]                                                                                                                                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                         |                1 |              8 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/FIFO_INST/FIFO_INST/E[0]                                                                                                                                                                                                                                                                                                     | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff[3]                                                                                                                                                                                                        |                2 |              8 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_AUX_RD_EDGE_INST/E[0]                                                                                                                                                                                                                                                                                                             | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff[3]                                                                                                                                                                                                        |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                                                                                                               | design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                            |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                                                                   |                1 |              8 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/VCLK_CFG_PR_SYNC_INST/vclk_vid_reg[stripe][5][0]                                                                                                                                                                                                                                                                    | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/VCLK_CFG_PR_SYNC_INST/vclk_vid_reg[stripe][5][7]                                                                                                                                                                     |                2 |              8 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/ECC_HDR_INST/clk_ecc                                                                                                                                                                                                                                                                                                         | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff[3]                                                                                                                                                                                                        |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/tpgForeground_U0/shiftReg_ce                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                         |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/rampVal_1_reg[0][0]                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                         |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/rampStart_load_reg_1395_reg[7][0]                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                         |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                         |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                         |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_1_V_13_reg_1428_reg[0][0]                                                                                                                                                                                                                                                                                                                        | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_1_V_13_reg_1428_reg[7]                                                                                                                                                                                                                            |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                         |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/rampVal_reg[7]_0[0]                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                         |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[0][0]                                                                                                                                                                                                                           | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                                                          |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[0][0]                                                                                                                                                                                                                         | design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                                                        |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/hdata_reg[0][0]                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                         |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                                                                                                                 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                              |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/waddr                                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                         |                1 |              8 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/HDCP_INST/clk_cnt[0][7]_i_1_n_0                                                                                                                                                                                                                                                                                                       | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff[3]                                                                                                                                                                                                        |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_bckgndId[7]_i_1_n_2                                                                                                                                                                                                                                                                                                                                     | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_ovrlayId[7]_i_1_n_2                                                                                                                                                                                                                                                                                                                                     | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_motionSpeed[7]_i_1_n_2                                                                                                                                                                                                                                                                                                                                  | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_maskId[7]_i_1_n_2                                                                                                                                                                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_colorFormat[7]_i_1_n_2                                                                                                                                                                                                                                                                                                                                  | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_dpDynamicRange[7]_i_1_n_2                                                                                                                                                                                                                                                                                                                               | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_395/tpgSinTableArray_9bi_1_U/design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/ap_pipeline_reg_pp0_iter2_x_read_reg_620_reg[0]                                                                                                                                                                                                           | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_395/tpgSinTableArray_9bi_1_U/design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/g_reg_660_reg[0][0]                                                                                                                                        |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/tpgForeground_U0/shiftReg_ce                                                                                                                                                                                                                                                                                                                                                   | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/SRL_SIG_reg[0][7]                                                                                                                                                                                                                                            |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_dpYUVCoef[7]_i_1_n_2                                                                                                                                                                                                                                                                                                                                    | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                                                                                                                                         | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                                                                     |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_395/tpgSinTableArray_9bi_1_U/design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/ap_pipeline_reg_pp0_iter2_x_read_reg_620_reg[0]                                                                                                                                                                                                           | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_395/tpgSinTableArray_9bi_1_U/design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/SS[0]                                                                                                                                                      |                1 |              8 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/FIFO_INST/clk_rd_cnt                                                                                                                                                                                                                                                                                                         | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff[3]                                                                                                                                                                                                        |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR64.I_MM2S_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_0                                                                                                                                                                                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/cmnds_queued_reg[7]_0[0]                                                                                                                                                                                                               |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_395/tpgSinTableArray_9bi_1_U/design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/ap_pipeline_reg_pp0_iter2_x_read_reg_620_reg[0]                                                                                                                                                                                                           | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_395/tpgSinTableArray_9bi_1_U/design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/b_reg_666_reg[0][0]                                                                                                                                        |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[24]                                                                                                                                                                                                                                                                                | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17][0]                                                                                                                                                                                |                1 |              8 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/clk_wp_reg[7][0]                                                                                                                                                                                                                                                                                                     | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff[3]                                                                                                                                                                                                        |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/DDC_INST/clk_to_cnt[23]_i_2_n_0                                                                                                                                                                                                                                                                                                                 | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/DDC_INST/CMD_FIFO_INST/SS[0]                                                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/p_15_in                                                                                                                                                                                                                                           | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                    |                5 |              9 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/VCLK_CFG_PR_SYNC_INST/vclk_vid_reg[stripe][0][0]_0[0]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                         |                5 |              9 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/arststages_ff[3]                                                                                                                                                                                                        |                6 |              9 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/VCLK_CFG_CD_SYNC_INST/vclk_vid_reg[stripe][5][0][0]                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                         |                1 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6][0]                                                                                                                               |                2 |              9 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/VCLK_CFG_PR_SYNC_INST/vclk_vid_reg[stripe][0][0]                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                         |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                                                         |                1 |              9 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/VCLK_CFG_PR_SYNC_INST/vclk_vid_reg[stripe][0][0][0]                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                         |                4 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[8][0]                                                                                                            |                                                                                                                                                                                                                                                                                                         |                0 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/et_w                                                                                                                                                                                                                                                                                                                                            | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/et_cy_reg_n_0                                                                                                                                                                                                                                    |                0 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                   |                                                                                                                                                                                                                                                                                                         |                1 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/grp_tpgPatternDPColorSqu_fu_424_ap_ready                                                                                                                                                                                                                                                                                                                    | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/xCount_V_0_reg[8][0]                                                                                                                                                                                                                                         |                1 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[8][0]                                                                                                              |                                                                                                                                                                                                                                                                                                         |                0 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                         |                0 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_1_n_0                                                                                                                              | design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_clr_reg_n_0                                  |                0 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                         |                5 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                         | design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                             |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                   | design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                               |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                 | design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                             |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                         | design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                             |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                   | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                               |                0 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                   | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                               |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                         |                0 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[11][0]                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                         |                6 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                           | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                               |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                 | design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                             |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                           | design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                               |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                     | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                 |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                             | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                 |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                           | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                               |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                               |                2 |             10 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/m_axis_hdcp_aclken                                                                                                                                                                                                                                                                                                   | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/ENC_INST/gen_enc[2].ENC_INST/clk_lnk                                                                                                                                                                                          |                6 |             10 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/m_axis_hdcp_aclken                                                                                                                                                                                                                                                                                                   | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/ENC_INST/gen_enc[3].ENC_INST/clk_lnk                                                                                                                                                                                          |                4 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/vid_phy_controller_0/inst/vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst/slv_reg_0x110[31]_i_1_n_0                                                                                                                                                                                                                                                                                         | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                3 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/vid_phy_controller_0/inst/vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst/slv_reg_0x114[31]_i_1_n_0                                                                                                                                                                                                                                                                                         | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                0 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/vid_phy_controller_0/inst/vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst/slv_reg_0x11C[31]_i_1_n_0                                                                                                                                                                                                                                                                                         | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_469/grp_tpgPatternCheckerBoa_fu_469_ap_ready                                                                                                                                                                                                                                                                                      | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_469/xCount_V_1_0[9]_i_1_n_2                                                                                                                                                                                                        |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/sclk_lb_dout_reg[31]_0                                                                                                                                                                                                                  |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_502/yCount_V_30                                                                                                                                                                                                                                                                                                                   | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_502/yCount_V_3                                                                                                                                                                                                                     |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                                                                |                0 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_469/yCount_V_50                                                                                                                                                                                                                                                                                                                   | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_469/yCount_V_5                                                                                                                                                                                                                     |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                               |                4 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sel                                                                                                                                                               | design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_clr_reg_n_0                                  |                0 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                             |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                             |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                                                                       |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                        |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/q0_reg[0][0]                                                                                                                                                                                                                                                                                                                                                | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_502/xCount_V_3_0[9]_i_1_n_2                                                                                                                                                                                                        |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/xCount_V_2_0_reg[0]_0[0]                                                                                                                                                                                                                                                                                                                                    | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/xCount_V_2_0_reg[0][0]                                                                                                                                                                                                                                       |                1 |             10 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/m_axis_hdcp_aclken                                                                                                                                                                                                                                                                                                   | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/ENC_INST/gen_enc[1].ENC_INST/clk_lnk                                                                                                                                                                                          |                6 |             10 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/m_axis_hdcp_aclken                                                                                                                                                                                                                                                                                                   | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/ENC_INST/gen_enc[3].ENC_INST/clk_lnk_reg[0]_0[0]                                                                                                                                                                              |                5 |             10 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/m_axis_hdcp_aclken                                                                                                                                                                                                                                                                                                   | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/ENC_INST/gen_enc[3].ENC_INST/SS[0]                                                                                                                                                                                            |                6 |             10 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/m_axis_hdcp_aclken                                                                                                                                                                                                                                                                                                   | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/ENC_INST/gen_enc[3].ENC_INST/clk_lnk[9]_i_1__10_n_0                                                                                                                                                                           |                3 |             10 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/m_axis_hdcp_aclken                                                                                                                                                                                                                                                                                                   | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/ENC_INST/gen_enc[3].ENC_INST/clk_lnk_reg[0]_1[0]                                                                                                                                                                              |                4 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                               |                2 |             10 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/m_axis_hdcp_aclken                                                                                                                                                                                                                                                                                                   | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/ENC_INST/gen_enc[1].ENC_INST/clk_lnk                                                                                                                                                                                          |                2 |             10 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/m_axis_hdcp_aclken                                                                                                                                                                                                                                                                                                   | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/ENC_INST/gen_enc[2].ENC_INST/clk_lnk                                                                                                                                                                                          |                4 |             10 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/m_axis_hdcp_aclken                                                                                                                                                                                                                                                                                                   | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/ENC_INST/gen_enc[3].ENC_INST/clk_lnk                                                                                                                                                                                          |                1 |             10 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/m_axis_hdcp_aclken                                                                                                                                                                                                                                                                                                   | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/ENC_INST/gen_enc[3].ENC_INST/SR[0]                                                                                                                                                                                            |                5 |             10 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/m_axis_hdcp_aclken                                                                                                                                                                                                                                                                                                   | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/ENC_INST/gen_enc[0].ENC_INST/clk_lnk                                                                                                                                                                                          |                4 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                 |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/j_reg_1740                                                                                                                                                                                                                                                                                                                                             | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/j_reg_174[10]_i_1_n_2                                                                                                                                                                                                                                   |                1 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/vHatch_reg[0][0]                                                                                                                                                                                                                                                                                                                                            | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/SR[0]                                                                                                                                                                                                                                                        |                3 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/q0_reg[7][0]                                                                                                                                                                                                                                                                                                                                                | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/xBar_V_0_reg[10][0]                                                                                                                                                                                                                                          |                2 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/sclk_lb_dout_reg[24]_0                                                                                                                                                                                                                  |                4 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                                                                                                                               | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                4 |             11 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_TC_TOP/intr_status_int[16]_i_1_n_0                                                                                                                                                                                                                             |                2 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/ap_CS_fsm_state7                                                                                                                                                                                                                                                                                                                                       | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/grp_reg_unsigned_short_s_fu_185/SR[0]                                                                                                                                                                                                                   |                0 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/i_1_reg_3790                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                         |                3 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                                                                                                                                 | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                3 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/areset_r                                                                                                                                               |                2 |             11 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/clk_act_pix_reg[0][0]                                                                                                                                                                                                                                                                                                | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff[3]                                                                                                                                                                                                        |                0 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/grp_reg_unsigned_short_s_fu_191/ap_return[11]_i_1__0_n_2                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                         |                5 |             12 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/clk_act_pix_cnt_reg[0][0]                                                                                                                                                                                                                                                                                            | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff[3]                                                                                                                                                                                                        |                5 |             12 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk | design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[11]_i_2_n_0                                                                                                                                                                                                                                                                                                             | design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[11]_i_1_n_0                                                                                                                                                                                                              |                2 |             12 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/CTL_INST/clk_hblank[11]_i_1_n_0                                                                                                                                                                                               |                2 |             12 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk | design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/SYNC_INST/vtg_ce                                                                                                                                                                                                                                                                                                                                   | design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[11]_i_1_n_0                                                                                                                                                                                                              |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                                                                                                                                                                            | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                                    |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/grp_reg_unsigned_short_s_fu_185/ap_return[11]_i_1_n_2                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                         |                1 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/sclk_lb_rd_0                                                                                                                                                                                                                            |                4 |             12 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/CTL_INST/HS_EDGE_INST/E[0]                                                                                                                                                                                                                                                                                                   | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff[3]                                                                                                                                                                                                        |                0 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[2]                                                                                                                                                                                                                                                                                                    | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                                                    |                0 |             13 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/CTL_INST/DE_EDGE_INST/E[0]                                                                                                                                                                                                                                                                                                   | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff[3]                                                                                                                                                                                                        |                6 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/vid_phy_controller_0/inst/vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst/i_reg_clkdet_rx_tmr_ld                                                                                                                                                                                             |                4 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/first_word_reg[0]                                                                                                                                                                                                                               | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                2 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/first_word_reg[0]                                                                                                                                                                                                                                 | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                0 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/ps8_0_axi_periph_1/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                                                              |                5 |             13 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/CTL_INST/VS_EDGE_INST/clk_act_lin_reg[0][0]                                                                                                                                                                                                                                                                                  | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff[3]                                                                                                                                                                                                        |                2 |             13 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk | design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/SYNC_INST/fifo_eol_re_dly                                                                                                                                                                                                                                                                                                                          | design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/SYNC_INST/fifo_eol_cnt[12]_i_1_n_0                                                                                                                                                                                                                  |                2 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR64.I_MM2S_DMA_MNGR/I_SM/vert_count[12]_i_1_n_0                                                                                                                                                                                                                                                                                                          | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                                                    |                3 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                                    |                5 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ar_hs                                                                                                                                                                                                                                                                                                                                                       | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/rdata[15]_i_1_n_2                                                                                                                                                                                                                                            |                0 |             14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_502/tpgBarSelYuv_y257_U/design_1_v_tpg_0_0_tpgPatternCheckerqcK_rom_U/E[0]                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                         |                1 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/first_mi_word_reg[0]                                                                                                                                                                                                                                | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                2 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/q0_reg[7][0]                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                         |                2 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/first_mi_word_reg[0]                                                                                                                                                                                                                              | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                2 |             15 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/clk_cnt_reg[2][0]                                                                                                                                                                                                                                                                                                    | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff[3]                                                                                                                                                                                                        |                6 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/vid_phy_controller_0/inst/clock_detector_inst/clk_rx_flt_delta                                                                                                                                                                                                                               |                2 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR64.I_MM2S_DMA_MNGR/I_SM/p_42_out                                                                                                                                                                                                                                                                                                                        | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_SYNC.sft_rst_dly1_i_1_n_0                                                                                                                                                                                                  |                1 |             15 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/FIFO_INST/FIFO_INST/clk_rp[7]_i_1_n_0                                                                                                                                                                                                                                                                                        | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff[3]                                                                                                                                                                                                        |                4 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/p_1_in__0[15]                                                                                                                                                                                                                                                                                                                              | design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/xpm_single_drp_reset_RST_inst/arststages_ff[3]                                                                                                                                                                                              |                4 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                                                                                                                                            | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                0 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/wr_en                                                                                                                                                                                                                                               | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                2 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/tpgForeground_U0/x_1_reg_4930                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                         |                2 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/tpgBackground_U0/SRL_SIG_reg[1][0]_0[0]                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                         |                3 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/tpgBackground_U0/p_14_in                                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                         |                3 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/wr_en                                                                                                                                                                                                                                             | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0                                                                                                                                                                                                                                                                 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                                    |                6 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/AW_FIFO_INST/clk_aw_fifo_wr                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                         |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[15]_i_1_n_0                                                                                                                                                                                                                                                                              | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                                    |                3 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                                                                                                                                            | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                                    |                6 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/tpgBackground_U0/shiftReg_ce                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                         |                2 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/p_0_in                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                         |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/tpgBackground_U0/ap_CS_fsm_state10                                                                                                                                                                                                                                                                                                                                             | design_1_i/v_tpg_0/inst/tpgBackground_U0/y_reg_371[15]_i_1_n_2                                                                                                                                                                                                                                          |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/tpgBackground_U0/x_reg_3830                                                                                                                                                                                                                                                                                                                                                    | design_1_i/v_tpg_0/inst/tpgBackground_U0/x_reg_383[15]_i_1_n_2                                                                                                                                                                                                                                          |                2 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/tpgBackground_U0/SRL_SIG_reg[1][0][0]                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/tpgForeground_U0/x_reg_201_reg[0]_0                                                                                                                                                                                                                                                                                                                                            | design_1_i/v_tpg_0/inst/tpgForeground_U0/x_reg_201[15]_i_1_n_2                                                                                                                                                                                                                                          |                2 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/tpgBackground_U0/ap_CS_fsm_state2                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                         |                3 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/AR_FIFO_INST/clk_ar_fifo_wr                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                         |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/vid_phy_controller_0/inst/vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst/vid_phy_controller_interrupts_inst/r_gt_status_tx_resetdone_updated_sticky_reg_0                                                                                                                                   |                3 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/tpgForeground_U0/ap_CS_fsm_state8                                                                                                                                                                                                                                                                                                                                              | design_1_i/v_tpg_0/inst/tpgForeground_U0/y_reg_189                                                                                                                                                                                                                                                      |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/tpgForeground_U0/ap_CS_fsm_state2                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                         |                2 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                    |                6 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                           |                                                                                                                                                                                                                                                                                                         |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                                                                                                                                              | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/DDC_INST/clk_to_cnt[22]_i_2_n_0                                                                                                                                                                                                                                                                                                                 | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/DDC_INST/CMD_FIFO_INST/SR[0]                                                                                                                                                                                                                     |                4 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/DDC_INST/DAT_FIFO_INST/clk_dat_fifo_wr                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                         |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/DRP_Status_Reg[15]_i_1__2_n_0                                                                                                                                                                                                                                                                                                         | design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/xpm_single_drp_reset_RST_inst/arststages_ff[3]                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/DRP_Status_Reg[15]_i_1__1_n_0                                                                                                                                                                                                                                                                                                              | design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/xpm_single_drp_reset_RST_inst/arststages_ff[3]                                                                                                                                                                                              |                4 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/DRP_Status_Reg[15]_i_1__0_n_0                                                                                                                                                                                                                                                                                                              | design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/xpm_single_drp_reset_RST_inst/arststages_ff[3]                                                                                                                                                                                              |                4 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/DDC_INST/Q[0]                                                                                                                                                                                                                                    |                5 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/p_0_in0                                                                                                                                                                                                                                                                                                                                                     | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                2 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[3]                                                                                                                                                                                                                                                                                                    | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                                                    |                0 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_1_V_13_reg_1428_reg[0][0]                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                         |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_ZplateHorContStart_reg[0]_0[0]                                                                                                                                                                                                                                                                                                                          | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                2 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/E[0]                                                                                                                                                                                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                9 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_ZplateVerContDelta[15]_i_1_n_2                                                                                                                                                                                                                                                                                                                          | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                7 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_boxColorB[15]_i_1_n_2                                                                                                                                                                                                                                                                                                                                   | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                6 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_ZplateVerContStart[15]_i_1_n_2                                                                                                                                                                                                                                                                                                                          | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                0 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                         |                                                                                                                                                                                                                                                                                                         |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_boxColorG[15]_i_1_n_2                                                                                                                                                                                                                                                                                                                                   | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                5 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_boxColorR[15]_i_1_n_2                                                                                                                                                                                                                                                                                                                                   | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                4 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_boxSize[15]_i_1_n_2                                                                                                                                                                                                                                                                                                                                     | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                0 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_crossHairX[15]_i_1_n_2                                                                                                                                                                                                                                                                                                                                  | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                2 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_crossHairY[15]_i_1_n_2                                                                                                                                                                                                                                                                                                                                  | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                0 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[4]                                                                                                                                                                                                                                                                                                    | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                                                    |                6 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_width[15]_i_1_n_2                                                                                                                                                                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                1 |             16 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VRST_INST/XPM_ASYNC_INST/arststages_ff[3]                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                         |                1 |             17 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk | design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/SYNC_INST/vtg_ce                                                                                                                                                                                                                                                                                                                                   | design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1_n_0                                                                                                                                                                                                             |                4 |             18 |
|  design_1_i/vid_phy_controller_0/inst/b0_clkdet_dru_refclk                                        | design_1_i/vid_phy_controller_0/inst/clock_detector_inst/DRUCLK_RUN_SYNC_INST/syncstages_ff[2]                                                                                                                                                                                                                                                                                                         | design_1_i/vid_phy_controller_0/inst/clock_detector_inst/DRUCLK_RST_INST/arststages_ff[2]                                                                                                                                                                                                               |                3 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/sclk_lb_dout[24]_i_1__0_n_0                                                                                                                                                                                                             |                5 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_0_out__3                                                                                                                                                                                                              |                6 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/vid_phy_controller_0/inst/vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst/cfg_phy_mem_map_status                                                                                                                                                                                                                                                                                            | design_1_i/vid_phy_controller_0/inst/vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst/cfg_phy_mem_map_status_reg[329]                                                                                                                                                                                    |                7 |             18 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/CLK_IN                                | design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RUN_SYNC_INST/syncstages_ff[2]                                                                                                                                                                                                                                                                                                          | design_1_i/vid_phy_controller_0/inst/clock_detector_inst/TXCLK_RST_INST/arststages_ff[2]                                                                                                                                                                                                                |                3 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                                       | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/srst_full_ff_i                                                                                                                                                                                                                         |                0 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                               | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/srst_full_ff_i                                                                                                                                                                                                                         |                5 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/vid_phy_controller_0/inst/vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst/cfg_phy_mem_map_status                                                                                                                                                                                                                                                                                            | design_1_i/vid_phy_controller_0/inst/vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst/cfg_phy_mem_map_status_reg[265]                                                                                                                                                                                    |                5 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/vid_phy_controller_0/inst/clock_detector_inst/clk_dru_freq[28]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | design_1_i/vid_phy_controller_0/inst/vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst/b0_clkdet_ctrl_run                                                                                                                                                                                                 |                3 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/vid_phy_controller_0/inst/vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst/cfg_phy_mem_map_status                                                                                                                                                                                                                                                                                            | design_1_i/vid_phy_controller_0/inst/vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst/cfg_phy_mem_map_status_reg[297]                                                                                                                                                                                    |                5 |             18 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                                       |                2 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/vid_phy_controller_0/inst/clock_detector_inst/clk_tx_freq[28]_i_2_n_0                                                                                                                                                                                                                                                                                                                       | design_1_i/vid_phy_controller_0/inst/vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst/clk_tx_freq_lock_reg                                                                                                                                                                                               |                1 |             19 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/VIDEO_RST_SYNC_INST/XPM_SINGLE_INST/syncstages_ff[2]                                                                                                                                                                                                      |                6 |             20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                         |                5 |             20 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk | design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                                                                                           | design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                                       |                3 |             20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                         |                6 |             20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[24]                                                                                                                                                                                                                                                                                | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                                                    |                3 |             20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                         |                8 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_dqual_reg                                                                                                                                                                                   | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_reg                                                                            |                2 |             22 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk | design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][8][0]                                                                                                                                                                                                                                                           | design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                             |                0 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                         |                8 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_next_calc_error_reg_reg                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                         |                2 |             23 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk | design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][0][0]                                                                                                                                                                                                                                                           | design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                             |                0 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/vid_phy_controller_0/inst/b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0                                                                                                                                                                                                                                                                                                                                  | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                7 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/tpgForeground_U0/ap_phi_precharge_reg_pp0_iter3_outpix_val_0_V_reg_235[7]_i_1_n_2                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                         |                3 |             24 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/CTL_INST/DE_EDGE_INST/clk_dip_cnt                                                                                                                                                                                                                                                                                            | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff[3]                                                                                                                                                                                                        |                3 |             24 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk | design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][0][0]                                                                                                                                                                                                                                                           | design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                             |                0 |             24 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk | design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][0][0]                                                                                                                                                                                                                                                          | design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                             |                5 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/tpgForeground_U0/ap_phi_precharge_reg_pp0_iter2_outpix_val_0_V_reg_235[7]_i_1_n_2                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                         |                5 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/tpgForeground_U0/ap_phi_precharge_reg_pp0_iter4_outpix_val_0_V_reg_235[7]_i_1_n_2                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                         |                6 |             24 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk | design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][0][0]                                                                                                                                                                                                                                                          | design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                             |                6 |             24 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk | design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/E[0]                                                                                                                                                                                                                                                                                                             | design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                             |                6 |             24 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk | design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][0][0]                                                                                                                                                                                                                                                          | design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                             |                1 |             24 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk | design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/SYNC_INST/E[0]                                                                                                                                                                                                                                                                                                                                     | design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/SYNC_INST/in_data_mux_reg[0]                                                                                                                                                                                                                        |                3 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/AXI_video_strm_V_data_V_1_payload_A[23]_i_1_n_2                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                         |                6 |             24 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][31]_0                                                                                                                                                          |               13 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/tmp_val_0_V_fu_280_reg[7]_0[0]                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                         |                7 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/AXI_video_strm_V_data_V_1_load_B                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                         |                1 |             24 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk | design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][0][0]                                                                                                                                                                                                                                                           | design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                             |                0 |             24 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk | design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][0][0]                                                                                                                                                                                                                                                           | design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                             |                2 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/tpgForeground_U0/tmp_val_0_V_1_reg_498[7]_i_1_n_2                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                         |                0 |             24 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/CTL_INST/VS_EDGE_INST/E[0]                                                                                                                                                                                                                                                                                                   | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff[3]                                                                                                                                                                                                        |                5 |             24 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/clk_vbp_reg[0][0]                                                                                                                                                                                                                                                                                                    | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff[3]                                                                                                                                                                                                        |                9 |             24 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/clk_vbp_cnt                                                                                                                                                                                                                                                                                                          | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff[3]                                                                                                                                                                                                        |                3 |             24 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk | design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][0][0]                                                                                                                                                                                                                                                           | design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                             |                2 |             24 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk | design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][0][0]                                                                                                                                                                                                                                                           | design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                             |                3 |             24 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/CTL_INST/VS_EDGE_INST/clk_vfp_cnt                                                                                                                                                                                                                                                                                            | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff[3]                                                                                                                                                                                                        |                3 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/vid_phy_controller_0/inst/vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst/axi_arready0                                                                                                                                                                                                                                                                                                      | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                5 |             24 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk | design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][0][0]                                                                                                                                                                                                                                                           | design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                             |                3 |             24 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk | design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][0][0]                                                                                                                                                                                                                                                           | design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                             |                0 |             24 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk | design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][0][0]                                                                                                                                                                                                                                                           | design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                             |                6 |             24 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk | design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][0][0]                                                                                                                                                                                                                                                          | design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                             |                1 |             24 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk | design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][0][0]                                                                                                                                                                                                                                                          | design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                             |                0 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/vid_phy_controller_0/inst/gt_common_inst/common_inst/E[0]                                                                                                                                                                                                                                                                                                                                   | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                4 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/E[0]                                                                                                                                                                                                                                                                                                               | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                5 |             24 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk | design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][0][0]                                                                                                                                                                                                                                                          | design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                             |                2 |             24 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk | design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][0][0]                                                                                                                                                                                                                                                           | design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                             |                4 |             24 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk | design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][0][0]                                                                                                                                                                                                                                                           | design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                             |                0 |             25 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk | design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[28][0][0]                                                                                                                                                                                                                                                          | design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                             |                0 |             26 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1_n_0                                                                                                                                 | design_1_i/vid_phy_controller_0/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_clr                                             |                3 |             26 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk | design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][0][0]                                                                                                                                                                                                                                                          | design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                             |                0 |             26 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk | design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][0][0]                                                                                                                                                                                                                                                          | design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                             |                0 |             26 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk | design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][0][0]                                                                                                                                                                                                                                                          | design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                             |                0 |             26 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk | design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][0][0]                                                                                                                                                                                                                                                          | design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                             |                1 |             26 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_1_n_0                                                                                                                                                        |                0 |             26 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk | design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][0][0]                                                                                                                                                                                                                                                          | design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                             |                2 |             26 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk | design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][0][0]                                                                                                                                                                                                                                                          | design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                             |                0 |             26 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk | design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][0][0]                                                                                                                                                                                                                                                          | design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                             |                0 |             26 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk | design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][0][0]                                                                                                                                                                                                                                                          | design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                             |                0 |             26 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk | design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][0][0]                                                                                                                                                                                                                                                          | design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                             |                0 |             26 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]                                                                                                                                                                                                |               10 |             26 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/vid_phy_controller_0/inst/vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst/i_reg_clkdet_run9_out                                                                                                                                                                                                                                                                                             | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                8 |             27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/DRPEN_i_1_n_0                                                                                                                                                                                                                               |                4 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/vid_phy_controller_0/inst/drp_control_b0gt0_inst/drp_txn_available_del                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                         |                4 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/drp_txn_available_del_reg_n_0                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                         |                1 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/drp_txn_available_del_reg_n_0                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                         |                3 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[28][0]                                                                                                                           |                                                                                                                                                                                                                                                                                                         |                6 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                 |                                                                                                                                                                                                                                                                                                         |                3 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/DPtpgBarSelRgb_CEA_b_ce0                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                         |                7 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                                                                                         |                3 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[28][0]                                                                                                                             |                                                                                                                                                                                                                                                                                                         |                6 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                                                                                                                                                           |                5 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/DRPEN_i_1__2_n_0                                                                                                                                                                                                                       |                5 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/vid_phy_controller_0/inst/drp_control_b0gt2_inst/DRPEN_i_1__1_n_0                                                                                                                                                                                                                            |                4 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/vid_phy_controller_0/inst/drp_control_b0gt1_inst/DRPEN_i_1__0_n_0                                                                                                                                                                                                                            |                5 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[28][0]                                                                                                                               |                                                                                                                                                                                                                                                                                                         |                5 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/vid_phy_controller_0/inst/vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst/slv_reg_0x140[31]_i_1_n_0                                                                                                                                                                                                                                                                                         | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |               14 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                                                         |                3 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/vid_phy_controller_0/inst/vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst/slv_reg_0x120[31]_i_1_n_0                                                                                                                                                                                                                                                                                         | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |               16 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/vid_phy_controller_0/inst/drp_control_b0gtcommon_inst/drp_txn_available_del_reg_n_0                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                         |                9 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[28][0]                                                                                                                             |                                                                                                                                                                                                                                                                                                         |                8 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                                                                                         |                3 |             29 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                                                                                       |                6 |             30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                                                                                   | design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                                                                       |                4 |             30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                                                                                                                                            | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                                                                |                6 |             31 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/m_axis_hdcp_aclken                                                                                                                                                                                                                                                                                                   | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/clk_dat_out_reg[0][7][0]                                                                                                                                                                                              |                3 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/vid_phy_controller_0/inst/vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst/slv_reg_0x40[31]_i_1_n_0                                                                                                                                                                                                                                                                                          | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                0 |             32 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/m_axis_hdcp_aclken                                                                                                                                                                                                                                                                                                   | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/lclk_pkt_hdr_reg[0]                                                                                                                                                                                                   |                1 |             32 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/m_axis_hdcp_aclken                                                                                                                                                                                                                                                                                                   | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/lclk_pkt_hdr_reg[0]_0                                                                                                                                                                                                 |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/vid_phy_controller_0/inst/vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst/slv_reg_0x320[31]_i_1_n_0                                                                                                                                                                                                                                                                                         | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |               12 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/vid_phy_controller_0/inst/vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst/slv_reg_0x130[31]_i_1_n_0                                                                                                                                                                                                                                                                                         | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |               12 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/vid_phy_controller_0/inst/vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst/slv_reg_0x12C[31]_i_1_n_0                                                                                                                                                                                                                                                                                         | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/vid_phy_controller_0/inst/vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst/slv_reg_0x128[31]_i_1_n_0                                                                                                                                                                                                                                                                                         | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                7 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/vid_phy_controller_0/inst/vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst/slv_reg_0x124[31]_i_1_n_0                                                                                                                                                                                                                                                                                         | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/vid_phy_controller_0/inst/vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst/slv_reg_0x308[31]_i_1_n_0                                                                                                                                                                                                                                                                                         | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/vid_phy_controller_0/inst/vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst/slv_reg_0x300[31]_i_1_n_0                                                                                                                                                                                                                                                                                         | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                3 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/vid_phy_controller_0/inst/vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst/slv_reg_0x2C[31]_i_1_n_0                                                                                                                                                                                                                                                                                          | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/vid_phy_controller_0/inst/vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst/slv_reg_0x218[31]_i_1_n_0                                                                                                                                                                                                                                                                                         | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/vid_phy_controller_0/inst/vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst/slv_reg_0x24[31]_i_1_n_0                                                                                                                                                                                                                                                                                          | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/vid_phy_controller_0/inst/vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst/slv_reg_0x214[31]_i_1_n_0                                                                                                                                                                                                                                                                                         | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                6 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/vid_phy_controller_0/inst/vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst/slv_reg_0x208[31]_i_1_n_0                                                                                                                                                                                                                                                                                         | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                9 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/vid_phy_controller_0/inst/vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst/slv_reg_0x1C[31]_i_1_n_0                                                                                                                                                                                                                                                                                          | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/vid_phy_controller_0/inst/vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst/slv_reg_0x158[31]_i_1_n_0                                                                                                                                                                                                                                                                                         | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/vid_phy_controller_0/inst/vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst/slv_reg_0x154[31]_i_1_n_0                                                                                                                                                                                                                                                                                         | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/vid_phy_controller_0/inst/vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst/slv_reg_0x324[31]_i_1_n_0                                                                                                                                                                                                                                                                                         | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/vid_phy_controller_0/inst/vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst/slv_reg_0x134[31]_i_1_n_0                                                                                                                                                                                                                                                                                         | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                3 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/vid_phy_controller_0/inst/vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst/slv_reg_0x31C[31]_i_1_n_0                                                                                                                                                                                                                                                                                         | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/vid_phy_controller_0/inst/vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst/slv_reg_0x318[31]_i_1_n_0                                                                                                                                                                                                                                                                                         | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/vid_phy_controller_0/inst/vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst/slv_reg_0x314[31]_i_1_n_0                                                                                                                                                                                                                                                                                         | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/vid_phy_controller_0/inst/vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst/slv_reg_0x310[31]_i_1_n_0                                                                                                                                                                                                                                                                                         | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |               11 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/vid_phy_controller_0/inst/vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst/slv_reg_0x30[31]_i_1_n_0                                                                                                                                                                                                                                                                                          | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/vid_phy_controller_0/inst/vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst/slv_reg_0x30C[31]_i_1_n_0                                                                                                                                                                                                                                                                                         | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/vid_phy_controller_0/inst/vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst/slv_reg_0x60[31]_i_1_n_0                                                                                                                                                                                                                                                                                          | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                6 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/vid_phy_controller_0/inst/vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst/slv_reg_0x4C[31]_i_1_n_0                                                                                                                                                                                                                                                                                          | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/vid_phy_controller_0/inst/vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst/slv_reg_0x48[31]_i_1_n_0                                                                                                                                                                                                                                                                                          | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/vid_phy_controller_0/inst/vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst/slv_reg_0x44[31]_i_1_n_0                                                                                                                                                                                                                                                                                          | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/vid_phy_controller_0/inst/vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst/slv_reg_0x38[31]_i_1_n_0                                                                                                                                                                                                                                                                                          | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/vid_phy_controller_0/inst/vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst/slv_reg_0x334[31]_i_1_n_0                                                                                                                                                                                                                                                                                         | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/vid_phy_controller_0/inst/vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst/slv_reg_0x330[31]_i_1_n_0                                                                                                                                                                                                                                                                                         | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/vid_phy_controller_0/inst/vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst/slv_reg_0x32C[31]_i_1_n_0                                                                                                                                                                                                                                                                                         | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[3].S_AXI_RDATA_II_reg[127][0]                                                                                                                                                                                                             | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[3].S_AXI_RDATA_II_reg[96][0]                                                                                                               |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternBox_fu_279/ap_condition_174                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                         |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[9]                                                                                                                                                                                                                                                                                                    | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                                                    |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[8]                                                                                                                                                                                                                                                                                                    | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                                                    |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[10]                                                                                                                                                                                                                                                                                                   | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                                                    |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[7]                                                                                                                                                                                                                                                                                                    | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                                                    |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[6]                                                                                                                                                                                                                                                                                                    | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                                                    |                6 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[5]                                                                                                                                                                                                                                                                                                    | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                                                    |                6 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/vid_phy_controller_0/inst/clock_detector_inst/clk_cnt[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                            | design_1_i/vid_phy_controller_0/inst/vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst/b0_clkdet_ctrl_run                                                                                                                                                                                                 |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                                                                                                                                              | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                                    |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_404/zonePlateVAddr                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                         |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[3].S_AXI_RDATA_II_reg[127][0]                                                                                                                                                                                                           | design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[3].S_AXI_RDATA_II_reg[96][0]                                                                                                             |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[2].S_AXI_RDATA_II_reg[95][0]                                                                                                                                                                                                            | design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[3].S_AXI_RDATA_II_reg[96][0]                                                                                                             |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[1].S_AXI_RDATA_II_reg[63][0]                                                                                                                                                                                                            | design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[3].S_AXI_RDATA_II_reg[96][0]                                                                                                             |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31][0]                                                                                                                                                                                                            | design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[3].S_AXI_RDATA_II_reg[96][0]                                                                                                             |               22 |             32 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk | design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/SYNC_INST/vtg_lag                                                                                                                                                                                                                                                                                                                                  | design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/SYNC_INST/sof_ignore0                                                                                                                                                                                                                               |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[2].S_AXI_RDATA_II_reg[95][0]                                                                                                                                                                                                              | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[3].S_AXI_RDATA_II_reg[96][0]                                                                                                               |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[1].S_AXI_RDATA_II_reg[63][0]                                                                                                                                                                                                              | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[3].S_AXI_RDATA_II_reg[96][0]                                                                                                               |                7 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31][0]                                                                                                                                                                                                              | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[3].S_AXI_RDATA_II_reg[96][0]                                                                                                               |               25 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_phi_precharge_reg_pp0_iter1_boxTop_reg_177_reg[0][0]                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                         |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/vid_phy_controller_0/inst/vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst/slv_reg_0x10[31]_i_1_n_0                                                                                                                                                                                                                                                                                          | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                3 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/vid_phy_controller_0/inst/vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst/slv_reg_0x10C[31]_i_1_n_0                                                                                                                                                                                                                                                                                         | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                6 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/vid_phy_controller_0/inst/vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst/slv_reg_0x100[31]_i_1_n_0                                                                                                                                                                                                                                                                                         | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |               21 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/vid_phy_controller_0/inst/vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst/slv_reg_0x108[31]_i_1_n_0                                                                                                                                                                                                                                                                                         | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                5 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/vid_phy_controller_0/inst/vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst/slv_reg_0x150[31]_i_1_n_0                                                                                                                                                                                                                                                                                         | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |               12 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/vid_phy_controller_0/inst/vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst/slv_reg_0x14[31]_i_1_n_0                                                                                                                                                                                                                                                                                          | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/vid_phy_controller_0/inst/vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst/slv_reg_0x14C[31]_i_1_n_0                                                                                                                                                                                                                                                                                         | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/vid_phy_controller_0/inst/vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst/slv_reg_0x148[31]_i_1_n_0                                                                                                                                                                                                                                                                                         | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |               13 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/vid_phy_controller_0/inst/vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst/slv_reg_0x144[31]_i_1_n_0                                                                                                                                                                                                                                                                                         | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/vid_phy_controller_0/inst/vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst/slv_reg_0x138[31]_i_1_n_0                                                                                                                                                                                                                                                                                         | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/vid_phy_controller_0/inst/vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst/slv_reg_0x70[31]_i_1_n_0                                                                                                                                                                                                                                                                                          | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/AW_FIFO_INST/clk_lb_wr_adr_ld                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                         |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/clk_ctrl_reg_reg[31]_3[0]                                                                                                                                                                                                                                                                                                              | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |               10 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/sclk_ctrl_reg_reg[31]_1[0]                                                                                                                                                                                                                                                                                                             | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |               10 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/clk_axi_rdat0                                                                                                                                                                                                                                                                                                                          | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |               11 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                         |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/clk_pio_out_reg[31]_0[0]                                                                                                                                                                                                                                                                                                               | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/Q[0]                                                                                                                                                                                                                                    |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/sclk_ctrl_reg[31]_i_1__0_n_0                                                                                                                                                                                                                                                                                                           | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |               10 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/clk_ctrl_reg_reg[31]_1                                                                                                                                                                                                                                                                                                                 | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |               13 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/vid_phy_controller_0/inst/vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst/clk_rx_tmr_reg[31][0]                                                                                                                                                                                                                                                                                             | design_1_i/vid_phy_controller_0/inst/vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst/clk_rx_tmr_reg[31]_0[0]                                                                                                                                                                                            |                8 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/vid_phy_controller_0/inst/vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst/slv_reg_0x74[31]_i_1_n_0                                                                                                                                                                                                                                                                                          | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/vid_phy_controller_0/inst/vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst/slv_reg_0x7C[31]_i_1_n_0                                                                                                                                                                                                                                                                                          | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/clk_pio_out_msk_reg[31][0]                                                                                                                                                                                                                                                                                                             | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/SS[0]                                                                                                                                                                                                                                   |                7 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/vid_phy_controller_0/inst/vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst/E[0]                                                                                                                                                                                                                                                                                                              | design_1_i/vid_phy_controller_0/inst/vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst/SR[0]                                                                                                                                                                                                              |                6 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/vid_phy_controller_0/inst/vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst/slv_reg_0x328[31]_i_1_n_0                                                                                                                                                                                                                                                                                         | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/vid_phy_controller_0/inst/vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst/slv_reg_0x80[31]_i_1_n_0                                                                                                                                                                                                                                                                                          | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/vid_phy_controller_0/inst/vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst/slv_reg_0xC[31]_i_1_n_0                                                                                                                                                                                                                                                                                           | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/vid_phy_controller_0/inst/vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst/slv_reg_rden                                                                                                                                                                                                                                                                                                      | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |               15 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                         |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_hdmi_tx_ss_0/inst/axi_crossbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                         |                0 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/bSerie_V_reg[0]__0                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                         |                7 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/clk_lb_rd                                                                                                                                                                                                                               |               11 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/DDC_INST/clk_lb_rd                                                                                                                                                                                                                               |                5 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                         |                5 |             33 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/lclk_aud_fifo_dout_del_reg[0][28][0]                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                         |                6 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                                                                                                                                                            | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                                    |                4 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                                                                                                                                                   | design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                          |                4 |             33 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/m_axis_hdcp_aclken                                                                                                                                                                                                                                                                                                   | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/lclk_pkt_sub_reg[0]                                                                                                                                                                                                   |                2 |             33 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/m_axis_hdcp_aclken                                                                                                                                                                                                                                                                                                   | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/lclk_pkt_sub_reg[0]_0                                                                                                                                                                                                 |               12 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                         |                5 |             34 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_hdmi_tx_ss_0/inst/axi_crossbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                         |               14 |             34 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                                                                                                                                          | design_1_i/ps8_0_axi_periph_1/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                                                              |                9 |             34 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                         |                5 |             34 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_READY_I                                                                                                                                                                                                                                         | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                    |                2 |             34 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                         |               10 |             35 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                         |                9 |             35 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/si_rs_rready                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                         |                0 |             35 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                         |                5 |             35 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/si_rs_rready                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                         |                0 |             35 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                         |                9 |             35 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/grp_reg_unsigned_short_s_fu_185/E[0]                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                         |                1 |             36 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/m_axis_hdcp_aclken                                                                                                                                                                                                                                                                                                   | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/SR[0]                                                                                                                                                                                                                 |                9 |             36 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/m_axis_hdcp_aclken                                                                                                                                                                                                                                                                                                   | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/clk_dout_reg[0]_0[0]                                                                                                                                                                                                  |               23 |             36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[0][0]                                                                                                                                                                                                                           | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                5 |             38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                                                                                                                                         | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                3 |             38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                5 |             39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[0][0]                                                                                                                                                                                                                         | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                4 |             39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/p_0_in_0                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                         |                5 |             40 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/CLK_MODE_SYNC_INST/E[0]                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                         |               13 |             40 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/RC_INST/CLK_MODE_SYNC_INST/E[0]                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                         |               11 |             40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/PIO_INST/Q[0]                                                                                                                                                                                                                                    |               11 |             40 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/RC_INST/CLK_MODE_SYNC_INST/E[0]                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                         |               12 |             40 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/lclk_sub_fifo_wr                                                                                                                                                                                                                        |                2 |             40 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/SUB_FIFO_INST/SUB_FIFO_INST/clk_dout_reg_pipe_17_reg                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                         |                5 |             40 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/SUB_FIFO_INST/SUB_FIFO_INST/clk_dout_reg_pipe_18_reg                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                         |                5 |             40 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/SUB_FIFO_INST/SUB_FIFO_INST/clk_dout_reg_pipe_16_reg                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                         |                5 |             40 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/SUB_FIFO_INST/SUB_FIFO_INST/clk_dout_reg_pipe_15_reg                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                         |                5 |             40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                                                    |                9 |             41 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternCrossHair_fu_306/E[0]                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                         |                5 |             43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                         |                8 |             45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/s_axi_arready                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                         |                0 |             45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                         |               10 |             45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_axi_awready                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                         |                0 |             45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_axi_awready                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                         |                0 |             46 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/s_axi_arready                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                         |                0 |             46 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                    |                7 |             46 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                  |                8 |             46 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                         |                5 |             46 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                         |                8 |             46 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/p_0_in                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                         |                3 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                                                                                         |                3 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                                         |                3 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AXI_INST/W_FIFO_INST/clk_w_fifo_wr                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                         |                3 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                                         |                3 |             48 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/clk_wp_reg[0]                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                         |                3 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                                         |                3 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_calc_error_reg0                                                                                                                                                                                                                                                                                            | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                                    |                3 |             49 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/tpgBackground_U0/ap_NS_fsm5                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                         |               13 |             50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/axi_vdma_0/U0/I_RST_MODULE/s_axi_lite_resetn                                                                                                                                                                                                                                                 |               14 |             51 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_395/tpgSinTableArray_9bi_1_U/design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/ap_pipeline_reg_pp0_iter2_x_read_reg_620_reg[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                         |               14 |             53 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/m_axis_hdcp_aclken                                                                                                                                                                                                                                                                                                   | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/MUX_INST/clk_hdcpi_dat_reg[2][31]                                                                                                                                                                                             |                0 |             53 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/vid_phy_controller_0/inst/clock_detector_inst/clk_rx_flt_b[35]_i_2_n_0                                                                                                                                                                                                                                                                                                                      | design_1_i/vid_phy_controller_0/inst/vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst/clk_rx_flt_b_reg[35]                                                                                                                                                                                               |                7 |             54 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/FIFO_INST/FIFO_INST/PKT_INST/FIFO_INST/FIFO_INST/clk_dout_reg_pipe_24_reg                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                         |                7 |             56 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/FIFO_INST/FIFO_INST/PKT_INST/FIFO_INST/FIFO_INST/clk_dout_reg_pipe_23_reg                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                         |                7 |             56 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR64.I_MM2S_DMA_MNGR/I_SM/dm_address[0]_i_1_n_0                                                                                                                                                                                                                                                                                                           | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                                                    |                7 |             56 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/FIFO_INST/FIFO_INST/PKT_INST/FIFO_INST/FIFO_INST/clk_dout_reg_pipe_25_reg                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                         |                7 |             56 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/PKT_INST/FIFO_INST/FIFO_INST/PKT_INST/FIFO_INST/FIFO_INST/clk_dout_reg_pipe_26_reg                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                         |                7 |             56 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_calc_error_reg_reg                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                         |                5 |             56 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i[63]_i_1_n_0                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                         |               13 |             57 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/p_7_in                                                                                                                                                                                                                                            | design_1_i/rst_ps8_0_100M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                    |               10 |             58 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_axi_rready                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                         |                1 |             59 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                                                                                                                                                       | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[63]_i_1_n_0                                                                                                                                                                                  |                4 |             59 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                         |               13 |             59 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/grp_tpgPatternBox_fu_279_ap_ce                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                         |               10 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR64.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0                                                                                                                                                                                                                                                                                     | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR64.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0                                                                                                                                                                                      |                5 |             65 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                         |                5 |             67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                                                                                                                                    | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/p_1_out                                                                                                                                                                                                                |               11 |             67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/s_axi_arready                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                         |               24 |             68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/s_axi_awready                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                         |               25 |             68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/s_axi_arready                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                         |               26 |             69 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/s_axi_awready                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                         |               25 |             69 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/m_axis_hdcp_aclken                                                                                                                                                                                                                                                                                                   | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff[3]                                                                                                                                                                                                        |               30 |             76 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/s_axi_awready                                                                                                                                                                                                                                                    | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |               15 |             90 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/s_axi_arready                                                                                                                                                                                                                                                      | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |               14 |             90 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/s_axi_awready                                                                                                                                                                                                                                                  | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |                9 |             91 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/s_axi_arready                                                                                                                                                                                                                                                    | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |               11 |             91 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_INST/E[0]                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                         |                6 |             96 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/E[0]                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                         |                6 |             96 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_INST/E[0]                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                         |                6 |             96 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                             |                0 |             99 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff[3]                                                                                                                                                                                                        |               38 |            105 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_INST/lclk_lnk_reg[rd]_0[0]                                                                                                                                                                                                                                                                                               | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/LRST_INST/XPM_ASYNC_INST/arststages_ff[3]                                                                                                                                                                                                        |               56 |            112 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR64.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                                                                                                                                                    | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                                                    |               55 |            213 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk | design_1_i/v_hdmi_tx_ss_0/inst/v_axi4s_vid_out/inst/SYNC_INST/vtg_ce                                                                                                                                                                                                                                                                                                                                   | design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0                                                                                                                                                                                                               |               41 |            229 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                      |               66 |            250 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk | design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int[16][28]_i_1_n_0                                                                                                                                                                                                                                                                                         | design_1_i/v_hdmi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                             |               13 |            257 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        | design_1_i/vid_phy_controller_0/inst/vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst/cfg_phy_mem_map_status                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                         |              123 |            325 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              |                                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                         |               53 |            328 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_video_clk |                                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                         |              178 |            639 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                        |                                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                         |              346 |           2217 |
|  design_1_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/txoutclk                              | design_1_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/RC_INST/m_axis_hdcp_aclken                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                         |              692 |           4423 |
+---------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    26 |
| 2      |                    74 |
| 3      |                    77 |
| 4      |                    46 |
| 5      |                    31 |
| 6      |                    16 |
| 7      |                     5 |
| 8      |                    69 |
| 9      |                    13 |
| 10     |                    48 |
| 11     |                    10 |
| 12     |                    10 |
| 13     |                    10 |
| 14     |                     1 |
| 15     |                     8 |
| 16+    |                   330 |
+--------+-----------------------+


