[2025-09-16 22:02:54] START suite=cs trace=cassandra_phase4_core0
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/cassandra_phase4_core0.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 5776018 heartbeat IPC: 1.731 cumulative IPC: 1.731 (Simulation time: 00 hr 00 min 59 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 9728871 heartbeat IPC: 2.53 cumulative IPC: 2.056 (Simulation time: 00 hr 01 min 45 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 9728871 cumulative IPC: 2.056 (Simulation time: 00 hr 01 min 45 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 9728871 cumulative IPC: 2.056 (Simulation time: 00 hr 01 min 45 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 23669640 heartbeat IPC: 0.7173 cumulative IPC: 0.7173 (Simulation time: 00 hr 03 min 16 sec)
Heartbeat CPU 0 instructions: 40000003 cycles: 36927081 heartbeat IPC: 0.7543 cumulative IPC: 0.7353 (Simulation time: 00 hr 04 min 43 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 48879875 heartbeat IPC: 0.8366 cumulative IPC: 0.7663 (Simulation time: 00 hr 06 min 04 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 62404007 heartbeat IPC: 0.7394 cumulative IPC: 0.7594 (Simulation time: 00 hr 07 min 36 sec)
Heartbeat CPU 0 instructions: 70000014 cycles: 78464187 heartbeat IPC: 0.6227 cumulative IPC: 0.7274 (Simulation time: 00 hr 09 min 06 sec)
Heartbeat CPU 0 instructions: 80000018 cycles: 94942621 heartbeat IPC: 0.6069 cumulative IPC: 0.7041 (Simulation time: 00 hr 10 min 34 sec)
Heartbeat CPU 0 instructions: 90000020 cycles: 109446662 heartbeat IPC: 0.6895 cumulative IPC: 0.702 (Simulation time: 00 hr 11 min 58 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/cassandra_phase4_core0.trace.xz")
Heartbeat CPU 0 instructions: 100000020 cycles: 124493137 heartbeat IPC: 0.6646 cumulative IPC: 0.6971 (Simulation time: 00 hr 13 min 28 sec)
Heartbeat CPU 0 instructions: 110000020 cycles: 138828190 heartbeat IPC: 0.6976 cumulative IPC: 0.6971 (Simulation time: 00 hr 15 min 00 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 143844919 cumulative IPC: 0.6952 (Simulation time: 00 hr 16 min 26 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 143844919 cumulative IPC: 0.6952 (Simulation time: 00 hr 16 min 26 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/cassandra_phase4_core0.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.6952 instructions: 100000001 cycles: 143844919
CPU 0 Branch Prediction Accuracy: 98.93% MPKI: 0.06153 Average ROB Occupancy at Mispredict: 5.735e+04
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0094
BRANCH_INDIRECT: 0.04711
BRANCH_CONDITIONAL: 0.00502
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 6538175
LQ_STALL: 4789
SQ_STALL: 474487


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 184.0335
REPLAY_LOAD: 84.65864
NON_REPLAY_LOAD: 47.125828

== Total ==
ADDR_TRANS: 2131660
REPLAY_LOAD: 2217379
NON_REPLAY_LOAD: 2189136

== Counts ==
ADDR_TRANS: 11583
REPLAY_LOAD: 26192
NON_REPLAY_LOAD: 46453

cpu0->cpu0_STLB TOTAL        ACCESS:     720776 HIT:     521131 MISS:     199645 MSHR_MERGE:          5
cpu0->cpu0_STLB LOAD         ACCESS:     720776 HIT:     521131 MISS:     199645 MSHR_MERGE:          5
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 244.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    2263233 HIT:    1038589 MISS:    1224644 MSHR_MERGE:          5
cpu0->cpu0_L2C LOAD         ACCESS:    1394062 HIT:     609648 MISS:     784414 MSHR_MERGE:          1
cpu0->cpu0_L2C RFO          ACCESS:     138163 HIT:      42323 MISS:      95840 MSHR_MERGE:          4
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     333453 HIT:     332927 MISS:        526 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     397555 HIT:      53691 MISS:     343864 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 101.4 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    4362848 HIT:    3484821 MISS:     878027 MSHR_MERGE:     292773
cpu0->cpu0_L1I LOAD         ACCESS:    4362848 HIT:    3484821 MISS:     878027 MSHR_MERGE:     292773
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 34.4 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   15681248 HIT:   13665620 MISS:    2015628 MSHR_MERGE:     671088
cpu0->cpu0_L1D LOAD         ACCESS:   10786851 HIT:    9739787 MISS:    1047064 MSHR_MERGE:     238252
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    4432533 HIT:    3870501 MISS:     562032 MSHR_MERGE:     423859
cpu0->cpu0_L1D TRANSLATION  ACCESS:     461864 HIT:      55332 MISS:     406532 MSHR_MERGE:       8977
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 91.42 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    3507043 HIT:    3301942 MISS:     205101 MSHR_MERGE:     109654
cpu0->cpu0_ITLB LOAD         ACCESS:    3507043 HIT:    3301942 MISS:     205101 MSHR_MERGE:     109654
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 39.66 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   14948737 HIT:   14173353 MISS:     775384 MSHR_MERGE:     150055
cpu0->cpu0_DTLB LOAD         ACCESS:   14948737 HIT:   14173353 MISS:     775384 MSHR_MERGE:     150055
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 76.77 cycles
cpu0->LLC TOTAL        ACCESS:    1486788 HIT:     504263 MISS:     982525 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     784413 HIT:     159566 MISS:     624847 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      95835 HIT:      17826 MISS:      78009 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     262676 HIT:     262248 MISS:        428 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     343864 HIT:      64623 MISS:     279241 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 100.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      12733
  ROW_BUFFER_MISS:     969326
  AVG DBUS CONGESTED CYCLE: 7.254
Channel 0 WQ ROW_BUFFER_HIT:      65060
  ROW_BUFFER_MISS:     170383
  FULL:          0
Channel 0 REFRESHES ISSUED:      11987

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       260954        95013        29991        77789
---------------------------------------------------------------
  STLB miss resolved @ L1D                0         1013         8716         8924        93287
  STLB miss resolved @ L2C                0         1135         7846        13632        68285
  STLB miss resolved @ LLC                0          816        10945        22924        41927
  STLB miss resolved @ MEM                0         1743        21119        27715       246318

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              29233         3932        90142        13468        10207
---------------------------------------------------------------
  STLB miss resolved @ L1D              133           77          872         2642         3046
  STLB miss resolved @ L2C              245          103         1463         2300         1589
  STLB miss resolved @ LLC              376          110         1907         8418         2827
  STLB miss resolved @ MEM              291          134         1666         6867        13954
[2025-09-16 22:19:20] END   suite=cs trace=cassandra_phase4_core0 (rc=0)
