// Seed: 509000840
module module_0 (
    output wor id_0,
    input wire id_1,
    input wor id_2,
    output supply1 id_3,
    output wor id_4,
    input uwire id_5,
    input wor id_6,
    output uwire id_7,
    input tri id_8,
    input wor id_9,
    input wor id_10,
    output tri1 id_11,
    input tri1 id_12,
    output wand id_13
);
  wire id_15;
  assign {id_8, id_1} = (!"");
endmodule
module module_1 (
    input uwire id_0,
    input wand id_1,
    input wire id_2,
    output supply0 id_3,
    output supply1 id_4,
    output tri id_5,
    input tri id_6,
    input supply1 id_7,
    input wire id_8,
    output wor id_9,
    output uwire id_10,
    input wire id_11,
    input tri1 id_12
    , id_14
);
  wire id_15;
  module_0(
      id_5, id_11, id_11, id_4, id_9, id_2, id_7, id_4, id_1, id_12, id_1, id_10, id_7, id_5
  );
endmodule
