	ch0_protocol	"PCIE"
	xge_mode 	"0"
	ch0_rio_mode	 "0"
      ch0_pcie_mode 	"1" 
	ch0_fc_mode 	"0"
	ch0_uc_mode 	"0"
	ch0_pci_det_time_sel "00"
	ch0_ge_an_en 	"0"
	ch1_protocol	"PCIE"
	xge_mode 	"0"
	ch1_rio_mode	 "0"
      ch1_pcie_mode 	"1" 
	ch1_fc_mode 	"0"
	ch1_uc_mode 	"0"
	ch1_pci_det_time_sel "00"
	ch1_ge_an_en 	"0"
	ch2_protocol	"PCIE"
	xge_mode 	"0"
	ch2_rio_mode	 "0"
      ch2_pcie_mode 	"1" 
	ch2_fc_mode 	"0"
	ch2_uc_mode 	"0"
	ch2_pci_det_time_sel "00"
	ch2_ge_an_en 	"0"
	ch3_protocol	"PCIE"
	xge_mode 	"0"
	ch3_rio_mode	 "0"
      ch3_pcie_mode 	"1" 
	ch3_fc_mode 	"0"
	ch3_uc_mode 	"0"
	ch3_pci_det_time_sel "00"
	ch3_ge_an_en 	"0"
	ch0_tpwdnb	 "1"
      ch0_rpwdnb 	"1" 
	ch1_tpwdnb	 "0"
      ch1_rpwdnb 	"0" 
	ch2_tpwdnb	 "0"
      ch2_rpwdnb 	"0" 
	ch3_tpwdnb	 "0"
      ch3_rpwdnb 	"0" 
	tx_datarate_range	 "MEDHIGH"
	tx_vco_ck_div	 "010"
	ch0_rx_datarate_range	 "MEDHIGH"
	ch0_rx_dco_ck_div	 "000"
	ch1_rx_datarate_range	 "MEDHIGH"
	ch1_rx_dco_ck_div	 "000"
	ch2_rx_datarate_range	 "MEDHIGH"
	ch2_rx_dco_ck_div	 "000"
	ch3_rx_datarate_range	 "MEDHIGH"
	ch3_rx_dco_ck_div	 "000"
 	refck25x	 "1"
      refck_mode 	"00"
	ch0_rate_mode_rx	 "0"
	ch0_div11_rx	 "0"
	ch1_rate_mode_rx	 "0"
	ch1_div11_rx	 "0"
	ch2_rate_mode_rx	 "0"
	ch2_div11_rx	 "0"
	ch3_rate_mode_rx	 "0"
	ch3_div11_rx	 "0"
	ch0_rate_mode_tx	 "0"
	ch0_div11_tx	 "0"
	ch1_rate_mode_tx	 "0"
	ch1_div11_tx	 "0"
	ch2_rate_mode_tx	 "0"
	ch2_div11_tx	 "0"
	ch3_rate_mode_tx	 "0"
	ch3_div11_tx	 "0"
	ch0_ff_tx_f_clk_dis	 "0"
	ch0_ff_tx_h_clk_en	 "1"
	ch0_tx_gear_mode	 "0"
	ch1_ff_tx_f_clk_dis	 "0"
	ch1_ff_tx_h_clk_en	 "1"
	ch1_tx_gear_mode	 "0"
	ch2_ff_tx_f_clk_dis	 "0"
	ch2_ff_tx_h_clk_en	 "1"
	ch2_tx_gear_mode	 "0"
	ch3_ff_tx_f_clk_dis	 "0"
	ch3_ff_tx_h_clk_en	 "1"
	ch3_tx_gear_mode	 "0"
	ch0_ff_rx_f_clk_dis	 "0"
	ch0_ff_rx_h_clk_en	 "1"
	ch0_rx_gear_mode	 "0"
	ch1_ff_rx_f_clk_dis	 "0"
	ch1_ff_rx_h_clk_en	 "1"
	ch1_rx_gear_mode	 "0"
	ch2_ff_rx_f_clk_dis	 "0"
	ch2_ff_rx_h_clk_en	 "1"
	ch2_rx_gear_mode	 "0"
	ch3_ff_rx_f_clk_dis	 "0"
	ch3_ff_rx_h_clk_en	 "1"
	ch3_rx_gear_mode	 "0"
	ch0_tx_gear_bypass	 "0"
	ch1_tx_gear_bypass	 "0"
	ch2_tx_gear_bypass	 "0"
	ch3_tx_gear_bypass	 "0"
	ch0_rx_gear_bypass	 "0"
	ch1_rx_gear_bypass	 "0"
	ch2_rx_gear_bypass	 "0"
	ch3_rx_gear_bypass	 "0"
	ch0_tdrv_amp	 "001"
    ch0_tdrv_drvcur_set  "100"
    ch0_tdrv_amp_boost "0"
	ch1_tdrv_amp	 "001"
    ch1_tdrv_drvcur_set  "100"
    ch1_tdrv_amp_boost "0"
	ch2_tdrv_amp	 "001"
    ch2_tdrv_drvcur_set  "100"
    ch2_tdrv_amp_boost "0"
	ch3_tdrv_amp	 "001"
    ch3_tdrv_drvcur_set  "100"
    ch3_tdrv_amp_boost "0"
	ch0_tdrv_pre_en	 "1"
	ch0_tdrv_pre_set	"00001"
	ch1_tdrv_pre_en	 "1"
	ch1_tdrv_pre_set	"00001"
	ch2_tdrv_pre_en	 "1"
	ch2_tdrv_pre_set	"00001"
	ch3_tdrv_pre_en	 "1"
	ch3_tdrv_pre_set	"00001"
	ch0_rterm_tx	"10"
	ch1_rterm_tx	"10"
	ch2_rterm_tx	"10"
	ch3_rterm_tx	"10"
	ch0_req_en	"1"
	ch0_req_lvl_set	"0"
	ch0_rate_sel	"10"
	ch1_req_en	"1"
	ch1_req_lvl_set	"0"
	ch1_rate_sel	"10"
	ch2_req_en	"1"
	ch2_req_lvl_set	"0"
	ch2_rate_sel	"10"
	ch3_req_en	"1"
	ch3_req_lvl_set	"0"
	ch3_rate_sel	"10"
	ch0_rterm_rx	"01"
	ch1_rterm_rx	"01"
	ch2_rterm_rx	"01"
	ch3_rterm_rx	"01"
	ch0_rcv_dcc_en	"0"
	ch1_rcv_dcc_en	"0"
	ch2_rcv_dcc_en	"0"
	ch3_rcv_dcc_en	"0"
	ch0_rlos_lset	"010"
	ch1_rlos_lset	"010"
	ch2_rlos_lset	"010"
	ch3_rlos_lset	"010"
	rlos_hisel	"0"
	refck_rterm	 "1"
	refck_dcc_en	 "0"
	pll_lol_set	 "00"
	ch0_invert_tx	"0"
	ch0_tx_sb_bypass	"0"
	ch1_invert_tx	"0"
	ch1_tx_sb_bypass	"0"
	ch2_invert_tx	"0"
	ch2_tx_sb_bypass	"0"
	ch3_invert_tx	"0"
	ch3_tx_sb_bypass	"0"
	ch0_invert_rx	"0"
	ch0_rx_sb_bypass	"0"
	ch1_invert_rx	"0"
	ch1_rx_sb_bypass	"0"
	ch2_invert_rx	"0"
	ch2_rx_sb_bypass	"0"
	ch3_invert_rx	"0"
	ch3_rx_sb_bypass	"0"
	ch0_enc_bypass	"0"
	ch1_enc_bypass	"0"
	ch2_enc_bypass	"0"
	ch3_enc_bypass	"0"
	ch0_dec_bypass	"0"
	ch1_dec_bypass	"0"
	ch2_dec_bypass	"0"
	ch3_dec_bypass	"0"
	ch0_udf_comma_a	"1010000011"
	ch1_udf_comma_a	"1010000011"
	ch2_udf_comma_a	"1010000011"
	ch3_udf_comma_a	"1010000011"
	ch0_udf_comma_b	"0101111100"
	ch1_udf_comma_b	"0101111100"
	ch2_udf_comma_b	"0101111100"
	ch3_udf_comma_b	"0101111100"
	ch0_udf_comma_mask	"1111111111"
	ch1_udf_comma_mask	"1111111111"
	ch2_udf_comma_mask	"1111111111"
	ch3_udf_comma_mask	"1111111111"
	ch0_wa_bypass	"0"
	ch1_wa_bypass	"0"
	ch2_wa_bypass	"0"
	ch3_wa_bypass	"0"
	ch0_lsm_disable	"0"
	ch1_lsm_disable	"0"
	ch2_lsm_disable	"0"
	ch3_lsm_disable	"0"
	ch0_sel_sd_rx_clk	"1"
	ch0_ctc_bypass	"1"
	ch1_sel_sd_rx_clk	"1"
	ch1_ctc_bypass	"1"
	ch2_sel_sd_rx_clk	"1"
	ch2_ctc_bypass	"1"
	ch3_sel_sd_rx_clk	"1"
	ch3_ctc_bypass	"1"
	ch0_ch_match_3	"0000000000"
	ch1_ch_match_3	"0000000000"
	ch2_ch_match_3	"0000000000"
	ch3_ch_match_3	"0000000000"
	ch0_ch_match_4	"0100011100"
	ch1_ch_match_4	"0100011100"
	ch2_ch_match_4	"0100011100"
	ch3_ch_match_4	"0100011100"
	ch0_match_2_enable	"1"
	ch0_match_4_enable	"0"
	ch1_match_2_enable	"1"
	ch1_match_4_enable	"0"
	ch2_match_2_enable	"1"
	ch2_match_4_enable	"0"
	ch3_match_2_enable	"1"
	ch3_match_4_enable	"0"
	ch0_min_jpg_cnt	"00"
	ch1_min_jpg_cnt	"00"
	ch2_min_jpg_cnt	"00"
	ch3_min_jpg_cnt	"00"
	high_mark	"1001"
	low_mark	"0111"
	ch0_lb_ctl	"0000"
	ch0_tdrv_dat_sel "00"
	ch1_lb_ctl	"0000"
	ch1_tdrv_dat_sel "00"
	ch2_lb_ctl	"0000"
	ch2_tdrv_dat_sel "00"
	ch3_lb_ctl	"0000"
	ch3_tdrv_dat_sel "00"
	ch0_sb_pfifo_lp	"0"
	ch0_sb_loopback	"0"
	ch1_sb_pfifo_lp	"0"
	ch1_sb_loopback	"0"
	ch2_sb_pfifo_lp	"0"
	ch2_sb_loopback	"0"
	ch3_sb_pfifo_lp	"0"
	ch3_sb_loopback	"0"
	pfifo_clr_sel	"0"
	ch0_fb_loopback	"0"
	ch1_fb_loopback	"0"
	ch2_fb_loopback	"0"
	ch3_fb_loopback	"0"
	refck_out_sel_1	"0"
	plol_int_ctl	"1"
	not_plol_int_ctl	"1"
	ch0_pci_det_done_int_ctl	"1"
	ch0_rlos_lo_int_ctl	"1"
	ch0_i_rlos_lo_int_ctl	"1"
	ch0_rlos_hi_int_ctl	"1"
	ch0_i_rlos_hi_int_ctl	"1"
	ch0_rlol_int_ctl	"1"
	ch0_i_rlol_int_ctl	"1"
	ls_sync_status_3_int_ctl	"1"
	ls_sync_status_2_int_ctl	"1"
	ls_sync_status_1_int_ctl	"1"
	ls_sync_status_0_int_ctl	"1"
	ls_sync_statusn_3_int_ctl	"1"
	ls_sync_statusn_2_int_ctl	"1"
	ls_sync_statusn_1_int_ctl	"1"
	ls_sync_statusn_0_int_ctl	"1"
	ch0_fb_tx_fifo_error_int_ctl	"1"
	ch0_fb_rx_fifo_error_int_ctl	"1"
	ch0_cc_overrun_int_ctl	"1"
	ch0_cc_underrun_int_ctl	"1"
	plol_int_ctl	"1"
	not_plol_int_ctl	"1"
	ch1_pci_det_done_int_ctl	"1"
	ch1_rlos_lo_int_ctl	"1"
	ch1_i_rlos_lo_int_ctl	"1"
	ch1_rlos_hi_int_ctl	"1"
	ch1_i_rlos_hi_int_ctl	"1"
	ch1_rlol_int_ctl	"1"
	ch1_i_rlol_int_ctl	"1"
	ls_sync_status_3_int_ctl	"1"
	ls_sync_status_2_int_ctl	"1"
	ls_sync_status_1_int_ctl	"1"
	ls_sync_status_0_int_ctl	"1"
	ls_sync_statusn_3_int_ctl	"1"
	ls_sync_statusn_2_int_ctl	"1"
	ls_sync_statusn_1_int_ctl	"1"
	ls_sync_statusn_0_int_ctl	"1"
	ch1_fb_tx_fifo_error_int_ctl	"1"
	ch1_fb_rx_fifo_error_int_ctl	"1"
	ch1_cc_overrun_int_ctl	"1"
	ch1_cc_underrun_int_ctl	"1"
	plol_int_ctl	"1"
	not_plol_int_ctl	"1"
	ch2_pci_det_done_int_ctl	"1"
	ch2_rlos_lo_int_ctl	"1"
	ch2_i_rlos_lo_int_ctl	"1"
	ch2_rlos_hi_int_ctl	"1"
	ch2_i_rlos_hi_int_ctl	"1"
	ch2_rlol_int_ctl	"1"
	ch2_i_rlol_int_ctl	"1"
	ls_sync_status_3_int_ctl	"1"
	ls_sync_status_2_int_ctl	"1"
	ls_sync_status_1_int_ctl	"1"
	ls_sync_status_0_int_ctl	"1"
	ls_sync_statusn_3_int_ctl	"1"
	ls_sync_statusn_2_int_ctl	"1"
	ls_sync_statusn_1_int_ctl	"1"
	ls_sync_statusn_0_int_ctl	"1"
	ch2_fb_tx_fifo_error_int_ctl	"1"
	ch2_fb_rx_fifo_error_int_ctl	"1"
	ch2_cc_overrun_int_ctl	"1"
	ch2_cc_underrun_int_ctl	"1"
	plol_int_ctl	"1"
	not_plol_int_ctl	"1"
	ch3_pci_det_done_int_ctl	"1"
	ch3_rlos_lo_int_ctl	"1"
	ch3_i_rlos_lo_int_ctl	"1"
	ch3_rlos_hi_int_ctl	"1"
	ch3_i_rlos_hi_int_ctl	"1"
	ch3_rlol_int_ctl	"1"
	ch3_i_rlol_int_ctl	"1"
	ls_sync_status_3_int_ctl	"1"
	ls_sync_status_2_int_ctl	"1"
	ls_sync_status_1_int_ctl	"1"
	ls_sync_status_0_int_ctl	"1"
	ls_sync_statusn_3_int_ctl	"1"
	ls_sync_statusn_2_int_ctl	"1"
	ls_sync_statusn_1_int_ctl	"1"
	ls_sync_statusn_0_int_ctl	"1"
	ch3_fb_tx_fifo_error_int_ctl	"1"
	ch3_fb_rx_fifo_error_int_ctl	"1"
	ch3_cc_overrun_int_ctl	"1"
	ch3_cc_underrun_int_ctl	"1"
	bus8bit_sel	"0"
	ch0_signal_detect	"1"
	ch1_signal_detect	"1"
	ch2_signal_detect	"1"
	ch3_signal_detect	"1"
	ch0_en_cg_align	"0"
	ch1_en_cg_align	"0"
	ch2_en_cg_align	"0"
	ch3_en_cg_align	"0"
