INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Erdal/Documents/GitHub/Verilog/CounterUpTo25/CounterUpTo25.srcs/sources_1/new/Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sayici
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Erdal/Documents/GitHub/Verilog/CounterUpTo25/CounterUpTo25.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
