{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1710181299618 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710181299627 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 11 12:21:39 2024 " "Processing started: Mon Mar 11 12:21:39 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1710181299627 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710181299627 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DLX -c DLX " "Command: quartus_map --read_settings_files=on --write_settings_files=off DLX -c DLX" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710181299628 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1710181300302 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1710181300302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dlx_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dlx_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dlx_tb-behavioral " "Found design unit 1: dlx_tb-behavioral" {  } { { "dlx_tb.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/dlx_tb.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710181311723 ""} { "Info" "ISGN_ENTITY_NAME" "1 dlx_tb " "Found entity 1: dlx_tb" {  } { { "dlx_tb.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/dlx_tb.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710181311723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710181311723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_back_stage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file write_back_stage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 write_back_stage-rtl " "Found design unit 1: write_back_stage-rtl" {  } { { "write_back_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/write_back_stage.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710181311728 ""} { "Info" "ISGN_ENTITY_NAME" "1 write_back_stage " "Found entity 1: write_back_stage" {  } { { "write_back_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/write_back_stage.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710181311728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710181311728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_tx-rtl " "Found design unit 1: uart_tx-rtl" {  } { { "uart_tx.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/uart_tx.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710181311733 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/uart_tx.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710181311733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710181311733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_pll-SYN " "Found design unit 1: uart_pll-SYN" {  } { { "uart_pll.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/uart_pll.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710181311738 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_pll " "Found entity 1: uart_pll" {  } { { "uart_pll.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/uart_pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710181311738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710181311738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_fifo-SYN " "Found design unit 1: tx_fifo-SYN" {  } { { "tx_fifo.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/tx_fifo.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710181311743 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_fifo " "Found entity 1: tx_fifo" {  } { { "tx_fifo.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/tx_fifo.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710181311743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710181311743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_RAM-rtl " "Found design unit 1: register_RAM-rtl" {  } { { "register_RAM.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/register_RAM.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710181311749 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_RAM " "Found entity 1: register_RAM" {  } { { "register_RAM.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/register_RAM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710181311749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710181311749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_stage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_stage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_stage-rtl " "Found design unit 1: memory_stage-rtl" {  } { { "memory_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/memory_stage.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710181311755 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_stage " "Found entity 1: memory_stage" {  } { { "memory_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/memory_stage.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710181311755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710181311755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructions_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instructions_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instructions_rom-SYN " "Found design unit 1: instructions_rom-SYN" {  } { { "instructions_ROM.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/instructions_ROM.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710181311759 ""} { "Info" "ISGN_ENTITY_NAME" "1 instructions_ROM " "Found entity 1: instructions_ROM" {  } { { "instructions_ROM.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/instructions_ROM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710181311759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710181311759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch_stage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fetch_stage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Fetch_stage-rtl " "Found design unit 1: Fetch_stage-rtl" {  } { { "Fetch_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/Fetch_stage.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710181311765 ""} { "Info" "ISGN_ENTITY_NAME" "1 Fetch_stage " "Found entity 1: Fetch_stage" {  } { { "Fetch_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/Fetch_stage.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710181311765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710181311765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute_stage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file execute_stage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 execute_stage-rtl " "Found design unit 1: execute_stage-rtl" {  } { { "execute_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/execute_stage.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710181311773 ""} { "Info" "ISGN_ENTITY_NAME" "1 execute_stage " "Found entity 1: execute_stage" {  } { { "execute_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/execute_stage.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710181311773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710181311773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dlx_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file dlx_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dlx_pkg " "Found design unit 1: dlx_pkg" {  } { { "dlx_pkg.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/dlx_pkg.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710181311778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710181311778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dlx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dlx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DLX-rtl " "Found design unit 1: DLX-rtl" {  } { { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710181311783 ""} { "Info" "ISGN_ENTITY_NAME" "1 DLX " "Found entity 1: DLX" {  } { { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710181311783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710181311783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_stage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decode_stage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode_stage-rtl " "Found design unit 1: decode_stage-rtl" {  } { { "decode_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/decode_stage.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710181311789 ""} { "Info" "ISGN_ENTITY_NAME" "1 decode_stage " "Found entity 1: decode_stage" {  } { { "decode_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/decode_stage.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710181311789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710181311789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_mem-SYN " "Found design unit 1: data_mem-SYN" {  } { { "data_mem.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/data_mem.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710181311794 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "data_mem.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/data_mem.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710181311794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710181311794 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DLX " "Elaborating entity \"DLX\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1710181311984 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "tx_data DLX.vhd(180) " "VHDL Signal Declaration warning at DLX.vhd(180): used implicit default value for signal \"tx_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 180 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1710181311986 "|DLX"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_fifo_full DLX.vhd(184) " "Verilog HDL or VHDL warning at DLX.vhd(184): object \"tx_fifo_full\" assigned a value but never read" {  } { { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 184 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710181311987 "|DLX"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "tx_fifo_write DLX.vhd(187) " "VHDL Signal Declaration warning at DLX.vhd(187): used implicit default value for signal \"tx_fifo_write\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 187 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1710181311987 "|DLX"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_clk DLX.vhd(198) " "Verilog HDL or VHDL warning at DLX.vhd(198): object \"rx_clk\" assigned a value but never read" {  } { { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 198 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710181311987 "|DLX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_pll uart_pll:pll_for_uart " "Elaborating entity \"uart_pll\" for hierarchy \"uart_pll:pll_for_uart\"" {  } { { "DLX.vhd" "pll_for_uart" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710181311989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll uart_pll:pll_for_uart\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"uart_pll:pll_for_uart\|altpll:altpll_component\"" {  } { { "uart_pll.vhd" "altpll_component" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/uart_pll.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710181312049 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_pll:pll_for_uart\|altpll:altpll_component " "Elaborated megafunction instantiation \"uart_pll:pll_for_uart\|altpll:altpll_component\"" {  } { { "uart_pll.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/uart_pll.vhd" 148 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710181312051 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_pll:pll_for_uart\|altpll:altpll_component " "Instantiated megafunction \"uart_pll:pll_for_uart\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181312052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 3125 " "Parameter \"clk0_divide_by\" = \"3125\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181312052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181312052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 6 " "Parameter \"clk0_multiply_by\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181312052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181312052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 3125 " "Parameter \"clk1_divide_by\" = \"3125\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181312052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181312052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 48 " "Parameter \"clk1_multiply_by\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181312052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181312052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181312052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 100000 " "Parameter \"inclk0_input_frequency\" = \"100000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181312052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181312052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=uart_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=uart_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181312052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181312052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181312052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181312052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181312052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181312052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181312052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181312052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181312052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181312052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181312052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181312052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181312052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181312052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181312052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181312052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181312052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181312052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181312052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181312052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181312052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181312052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181312052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181312052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181312052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181312052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181312052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181312052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181312052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181312052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181312052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181312052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181312052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181312052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181312052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181312052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181312052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181312052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181312052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181312052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181312052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181312052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181312052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181312052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181312052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181312052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181312052 ""}  } { { "uart_pll.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/uart_pll.vhd" 148 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1710181312052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/uart_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/uart_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_pll_altpll " "Found entity 1: uart_pll_altpll" {  } { { "db/uart_pll_altpll.v" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/uart_pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710181312115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710181312115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_pll_altpll uart_pll:pll_for_uart\|altpll:altpll_component\|uart_pll_altpll:auto_generated " "Elaborating entity \"uart_pll_altpll\" for hierarchy \"uart_pll:pll_for_uart\|altpll:altpll_component\|uart_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710181312116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_fifo tx_fifo:fifo_tx " "Elaborating entity \"tx_fifo\" for hierarchy \"tx_fifo:fifo_tx\"" {  } { { "DLX.vhd" "fifo_tx" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710181312127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo tx_fifo:fifo_tx\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"tx_fifo:fifo_tx\|dcfifo:dcfifo_component\"" {  } { { "tx_fifo.vhd" "dcfifo_component" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/tx_fifo.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710181312451 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tx_fifo:fifo_tx\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"tx_fifo:fifo_tx\|dcfifo:dcfifo_component\"" {  } { { "tx_fifo.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/tx_fifo.vhd" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710181312452 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tx_fifo:fifo_tx\|dcfifo:dcfifo_component " "Instantiated megafunction \"tx_fifo:fifo_tx\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181312452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181312452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181312452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181312452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181312452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181312452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181312452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181312452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181312452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181312452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181312452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181312452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181312452 ""}  } { { "tx_fifo.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/tx_fifo.vhd" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1710181312452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_7jj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_7jj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_7jj1 " "Found entity 1: dcfifo_7jj1" {  } { { "db/dcfifo_7jj1.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/dcfifo_7jj1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710181312513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710181312513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_7jj1 tx_fifo:fifo_tx\|dcfifo:dcfifo_component\|dcfifo_7jj1:auto_generated " "Elaborating entity \"dcfifo_7jj1\" for hierarchy \"tx_fifo:fifo_tx\|dcfifo:dcfifo_component\|dcfifo_7jj1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710181312515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_kra.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_kra.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_kra " "Found entity 1: a_gray2bin_kra" {  } { { "db/a_gray2bin_kra.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/a_gray2bin_kra.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710181312542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710181312542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_kra tx_fifo:fifo_tx\|dcfifo:dcfifo_component\|dcfifo_7jj1:auto_generated\|a_gray2bin_kra:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_kra\" for hierarchy \"tx_fifo:fifo_tx\|dcfifo:dcfifo_component\|dcfifo_7jj1:auto_generated\|a_gray2bin_kra:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_7jj1.tdf" "rdptr_g_gray2bin" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/dcfifo_7jj1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710181312544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_jg6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_jg6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_jg6 " "Found entity 1: a_graycounter_jg6" {  } { { "db/a_graycounter_jg6.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/a_graycounter_jg6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710181312601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710181312601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_jg6 tx_fifo:fifo_tx\|dcfifo:dcfifo_component\|dcfifo_7jj1:auto_generated\|a_graycounter_jg6:rdptr_g1p " "Elaborating entity \"a_graycounter_jg6\" for hierarchy \"tx_fifo:fifo_tx\|dcfifo:dcfifo_component\|dcfifo_7jj1:auto_generated\|a_graycounter_jg6:rdptr_g1p\"" {  } { { "db/dcfifo_7jj1.tdf" "rdptr_g1p" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/dcfifo_7jj1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710181312604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_fub.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_fub.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_fub " "Found entity 1: a_graycounter_fub" {  } { { "db/a_graycounter_fub.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/a_graycounter_fub.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710181312664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710181312664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_fub tx_fifo:fifo_tx\|dcfifo:dcfifo_component\|dcfifo_7jj1:auto_generated\|a_graycounter_fub:wrptr_g1p " "Elaborating entity \"a_graycounter_fub\" for hierarchy \"tx_fifo:fifo_tx\|dcfifo:dcfifo_component\|dcfifo_7jj1:auto_generated\|a_graycounter_fub:wrptr_g1p\"" {  } { { "db/dcfifo_7jj1.tdf" "wrptr_g1p" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/dcfifo_7jj1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710181312666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e761.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e761.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e761 " "Found entity 1: altsyncram_e761" {  } { { "db/altsyncram_e761.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_e761.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710181312718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710181312718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e761 tx_fifo:fifo_tx\|dcfifo:dcfifo_component\|dcfifo_7jj1:auto_generated\|altsyncram_e761:fifo_ram " "Elaborating entity \"altsyncram_e761\" for hierarchy \"tx_fifo:fifo_tx\|dcfifo:dcfifo_component\|dcfifo_7jj1:auto_generated\|altsyncram_e761:fifo_ram\"" {  } { { "db/dcfifo_7jj1.tdf" "fifo_ram" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/dcfifo_7jj1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710181312720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_gd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_gd9 " "Found entity 1: dffpipe_gd9" {  } { { "db/dffpipe_gd9.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/dffpipe_gd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710181312748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710181312748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_gd9 tx_fifo:fifo_tx\|dcfifo:dcfifo_component\|dcfifo_7jj1:auto_generated\|dffpipe_gd9:rs_brp " "Elaborating entity \"dffpipe_gd9\" for hierarchy \"tx_fifo:fifo_tx\|dcfifo:dcfifo_component\|dcfifo_7jj1:auto_generated\|dffpipe_gd9:rs_brp\"" {  } { { "db/dcfifo_7jj1.tdf" "rs_brp" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/dcfifo_7jj1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710181312750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_0ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_0ol " "Found entity 1: alt_synch_pipe_0ol" {  } { { "db/alt_synch_pipe_0ol.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/alt_synch_pipe_0ol.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710181312781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710181312781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_0ol tx_fifo:fifo_tx\|dcfifo:dcfifo_component\|dcfifo_7jj1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp " "Elaborating entity \"alt_synch_pipe_0ol\" for hierarchy \"tx_fifo:fifo_tx\|dcfifo:dcfifo_component\|dcfifo_7jj1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\"" {  } { { "db/dcfifo_7jj1.tdf" "rs_dgwp" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/dcfifo_7jj1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710181312784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_hd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_hd9 " "Found entity 1: dffpipe_hd9" {  } { { "db/dffpipe_hd9.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/dffpipe_hd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710181312810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710181312810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_hd9 tx_fifo:fifo_tx\|dcfifo:dcfifo_component\|dcfifo_7jj1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\|dffpipe_hd9:dffpipe13 " "Elaborating entity \"dffpipe_hd9\" for hierarchy \"tx_fifo:fifo_tx\|dcfifo:dcfifo_component\|dcfifo_7jj1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\|dffpipe_hd9:dffpipe13\"" {  } { { "db/alt_synch_pipe_0ol.tdf" "dffpipe13" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/alt_synch_pipe_0ol.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710181312814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_1ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_1ol " "Found entity 1: alt_synch_pipe_1ol" {  } { { "db/alt_synch_pipe_1ol.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/alt_synch_pipe_1ol.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710181312839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710181312839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_1ol tx_fifo:fifo_tx\|dcfifo:dcfifo_component\|dcfifo_7jj1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp " "Elaborating entity \"alt_synch_pipe_1ol\" for hierarchy \"tx_fifo:fifo_tx\|dcfifo:dcfifo_component\|dcfifo_7jj1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\"" {  } { { "db/dcfifo_7jj1.tdf" "ws_dgrp" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/dcfifo_7jj1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710181312842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_id9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_id9 " "Found entity 1: dffpipe_id9" {  } { { "db/dffpipe_id9.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/dffpipe_id9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710181312870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710181312870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_id9 tx_fifo:fifo_tx\|dcfifo:dcfifo_component\|dcfifo_7jj1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\|dffpipe_id9:dffpipe16 " "Elaborating entity \"dffpipe_id9\" for hierarchy \"tx_fifo:fifo_tx\|dcfifo:dcfifo_component\|dcfifo_7jj1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\|dffpipe_id9:dffpipe16\"" {  } { { "db/alt_synch_pipe_1ol.tdf" "dffpipe16" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/alt_synch_pipe_1ol.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710181312874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5h5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5h5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5h5 " "Found entity 1: cmpr_5h5" {  } { { "db/cmpr_5h5.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/cmpr_5h5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710181312934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710181312934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_5h5 tx_fifo:fifo_tx\|dcfifo:dcfifo_component\|dcfifo_7jj1:auto_generated\|cmpr_5h5:rdempty_eq_comp " "Elaborating entity \"cmpr_5h5\" for hierarchy \"tx_fifo:fifo_tx\|dcfifo:dcfifo_component\|dcfifo_7jj1:auto_generated\|cmpr_5h5:rdempty_eq_comp\"" {  } { { "db/dcfifo_7jj1.tdf" "rdempty_eq_comp" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/dcfifo_7jj1.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710181312937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:tx_side " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:tx_side\"" {  } { { "DLX.vhd" "tx_side" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710181312959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fetch_stage Fetch_stage:fetcher " "Elaborating entity \"Fetch_stage\" for hierarchy \"Fetch_stage:fetcher\"" {  } { { "DLX.vhd" "fetcher" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710181312965 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "instruct_storred Fetch_stage.vhd(60) " "VHDL Process Statement warning at Fetch_stage.vhd(60): inferring latch(es) for signal or variable \"instruct_storred\", which holds its previous value in one or more paths through the process" {  } { { "Fetch_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/Fetch_stage.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1710181312967 "|DLX|Fetch_stage:fetcher"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruct_storred\[0\] Fetch_stage.vhd(60) " "Inferred latch for \"instruct_storred\[0\]\" at Fetch_stage.vhd(60)" {  } { { "Fetch_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/Fetch_stage.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710181312967 "|DLX|Fetch_stage:fetcher"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruct_storred\[1\] Fetch_stage.vhd(60) " "Inferred latch for \"instruct_storred\[1\]\" at Fetch_stage.vhd(60)" {  } { { "Fetch_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/Fetch_stage.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710181312967 "|DLX|Fetch_stage:fetcher"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruct_storred\[2\] Fetch_stage.vhd(60) " "Inferred latch for \"instruct_storred\[2\]\" at Fetch_stage.vhd(60)" {  } { { "Fetch_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/Fetch_stage.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710181312967 "|DLX|Fetch_stage:fetcher"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruct_storred\[3\] Fetch_stage.vhd(60) " "Inferred latch for \"instruct_storred\[3\]\" at Fetch_stage.vhd(60)" {  } { { "Fetch_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/Fetch_stage.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710181312967 "|DLX|Fetch_stage:fetcher"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruct_storred\[4\] Fetch_stage.vhd(60) " "Inferred latch for \"instruct_storred\[4\]\" at Fetch_stage.vhd(60)" {  } { { "Fetch_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/Fetch_stage.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710181312967 "|DLX|Fetch_stage:fetcher"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruct_storred\[5\] Fetch_stage.vhd(60) " "Inferred latch for \"instruct_storred\[5\]\" at Fetch_stage.vhd(60)" {  } { { "Fetch_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/Fetch_stage.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710181312967 "|DLX|Fetch_stage:fetcher"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruct_storred\[6\] Fetch_stage.vhd(60) " "Inferred latch for \"instruct_storred\[6\]\" at Fetch_stage.vhd(60)" {  } { { "Fetch_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/Fetch_stage.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710181312967 "|DLX|Fetch_stage:fetcher"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruct_storred\[7\] Fetch_stage.vhd(60) " "Inferred latch for \"instruct_storred\[7\]\" at Fetch_stage.vhd(60)" {  } { { "Fetch_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/Fetch_stage.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710181312967 "|DLX|Fetch_stage:fetcher"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruct_storred\[8\] Fetch_stage.vhd(60) " "Inferred latch for \"instruct_storred\[8\]\" at Fetch_stage.vhd(60)" {  } { { "Fetch_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/Fetch_stage.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710181312967 "|DLX|Fetch_stage:fetcher"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruct_storred\[9\] Fetch_stage.vhd(60) " "Inferred latch for \"instruct_storred\[9\]\" at Fetch_stage.vhd(60)" {  } { { "Fetch_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/Fetch_stage.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710181312967 "|DLX|Fetch_stage:fetcher"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruct_storred\[10\] Fetch_stage.vhd(60) " "Inferred latch for \"instruct_storred\[10\]\" at Fetch_stage.vhd(60)" {  } { { "Fetch_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/Fetch_stage.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710181312967 "|DLX|Fetch_stage:fetcher"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruct_storred\[11\] Fetch_stage.vhd(60) " "Inferred latch for \"instruct_storred\[11\]\" at Fetch_stage.vhd(60)" {  } { { "Fetch_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/Fetch_stage.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710181312968 "|DLX|Fetch_stage:fetcher"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruct_storred\[12\] Fetch_stage.vhd(60) " "Inferred latch for \"instruct_storred\[12\]\" at Fetch_stage.vhd(60)" {  } { { "Fetch_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/Fetch_stage.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710181312968 "|DLX|Fetch_stage:fetcher"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruct_storred\[13\] Fetch_stage.vhd(60) " "Inferred latch for \"instruct_storred\[13\]\" at Fetch_stage.vhd(60)" {  } { { "Fetch_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/Fetch_stage.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710181312968 "|DLX|Fetch_stage:fetcher"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruct_storred\[14\] Fetch_stage.vhd(60) " "Inferred latch for \"instruct_storred\[14\]\" at Fetch_stage.vhd(60)" {  } { { "Fetch_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/Fetch_stage.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710181312968 "|DLX|Fetch_stage:fetcher"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruct_storred\[15\] Fetch_stage.vhd(60) " "Inferred latch for \"instruct_storred\[15\]\" at Fetch_stage.vhd(60)" {  } { { "Fetch_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/Fetch_stage.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710181312968 "|DLX|Fetch_stage:fetcher"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruct_storred\[16\] Fetch_stage.vhd(60) " "Inferred latch for \"instruct_storred\[16\]\" at Fetch_stage.vhd(60)" {  } { { "Fetch_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/Fetch_stage.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710181312968 "|DLX|Fetch_stage:fetcher"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruct_storred\[17\] Fetch_stage.vhd(60) " "Inferred latch for \"instruct_storred\[17\]\" at Fetch_stage.vhd(60)" {  } { { "Fetch_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/Fetch_stage.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710181312968 "|DLX|Fetch_stage:fetcher"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruct_storred\[18\] Fetch_stage.vhd(60) " "Inferred latch for \"instruct_storred\[18\]\" at Fetch_stage.vhd(60)" {  } { { "Fetch_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/Fetch_stage.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710181312968 "|DLX|Fetch_stage:fetcher"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruct_storred\[19\] Fetch_stage.vhd(60) " "Inferred latch for \"instruct_storred\[19\]\" at Fetch_stage.vhd(60)" {  } { { "Fetch_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/Fetch_stage.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710181312968 "|DLX|Fetch_stage:fetcher"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruct_storred\[20\] Fetch_stage.vhd(60) " "Inferred latch for \"instruct_storred\[20\]\" at Fetch_stage.vhd(60)" {  } { { "Fetch_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/Fetch_stage.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710181312968 "|DLX|Fetch_stage:fetcher"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruct_storred\[21\] Fetch_stage.vhd(60) " "Inferred latch for \"instruct_storred\[21\]\" at Fetch_stage.vhd(60)" {  } { { "Fetch_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/Fetch_stage.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710181312968 "|DLX|Fetch_stage:fetcher"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruct_storred\[22\] Fetch_stage.vhd(60) " "Inferred latch for \"instruct_storred\[22\]\" at Fetch_stage.vhd(60)" {  } { { "Fetch_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/Fetch_stage.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710181312968 "|DLX|Fetch_stage:fetcher"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruct_storred\[23\] Fetch_stage.vhd(60) " "Inferred latch for \"instruct_storred\[23\]\" at Fetch_stage.vhd(60)" {  } { { "Fetch_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/Fetch_stage.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710181312968 "|DLX|Fetch_stage:fetcher"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruct_storred\[24\] Fetch_stage.vhd(60) " "Inferred latch for \"instruct_storred\[24\]\" at Fetch_stage.vhd(60)" {  } { { "Fetch_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/Fetch_stage.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710181312968 "|DLX|Fetch_stage:fetcher"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruct_storred\[25\] Fetch_stage.vhd(60) " "Inferred latch for \"instruct_storred\[25\]\" at Fetch_stage.vhd(60)" {  } { { "Fetch_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/Fetch_stage.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710181312969 "|DLX|Fetch_stage:fetcher"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruct_storred\[26\] Fetch_stage.vhd(60) " "Inferred latch for \"instruct_storred\[26\]\" at Fetch_stage.vhd(60)" {  } { { "Fetch_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/Fetch_stage.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710181312969 "|DLX|Fetch_stage:fetcher"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruct_storred\[27\] Fetch_stage.vhd(60) " "Inferred latch for \"instruct_storred\[27\]\" at Fetch_stage.vhd(60)" {  } { { "Fetch_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/Fetch_stage.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710181312969 "|DLX|Fetch_stage:fetcher"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruct_storred\[28\] Fetch_stage.vhd(60) " "Inferred latch for \"instruct_storred\[28\]\" at Fetch_stage.vhd(60)" {  } { { "Fetch_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/Fetch_stage.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710181312969 "|DLX|Fetch_stage:fetcher"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruct_storred\[29\] Fetch_stage.vhd(60) " "Inferred latch for \"instruct_storred\[29\]\" at Fetch_stage.vhd(60)" {  } { { "Fetch_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/Fetch_stage.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710181312969 "|DLX|Fetch_stage:fetcher"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruct_storred\[30\] Fetch_stage.vhd(60) " "Inferred latch for \"instruct_storred\[30\]\" at Fetch_stage.vhd(60)" {  } { { "Fetch_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/Fetch_stage.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710181312969 "|DLX|Fetch_stage:fetcher"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruct_storred\[31\] Fetch_stage.vhd(60) " "Inferred latch for \"instruct_storred\[31\]\" at Fetch_stage.vhd(60)" {  } { { "Fetch_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/Fetch_stage.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710181312969 "|DLX|Fetch_stage:fetcher"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructions_ROM Fetch_stage:fetcher\|instructions_ROM:instruct " "Elaborating entity \"instructions_ROM\" for hierarchy \"Fetch_stage:fetcher\|instructions_ROM:instruct\"" {  } { { "Fetch_stage.vhd" "instruct" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/Fetch_stage.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710181312978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Fetch_stage:fetcher\|instructions_ROM:instruct\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Fetch_stage:fetcher\|instructions_ROM:instruct\|altsyncram:altsyncram_component\"" {  } { { "instructions_ROM.vhd" "altsyncram_component" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/instructions_ROM.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710181313057 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Fetch_stage:fetcher\|instructions_ROM:instruct\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Fetch_stage:fetcher\|instructions_ROM:instruct\|altsyncram:altsyncram_component\"" {  } { { "instructions_ROM.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/instructions_ROM.vhd" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710181313082 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Fetch_stage:fetcher\|instructions_ROM:instruct\|altsyncram:altsyncram_component " "Instantiated megafunction \"Fetch_stage:fetcher\|instructions_ROM:instruct\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181313082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181313082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181313082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181313082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181313082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181313082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181313082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181313082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181313082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181313082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181313082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181313082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181313082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181313082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181313082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181313082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181313082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181313082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181313082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181313082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file code.mif " "Parameter \"init_file\" = \"code.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181313082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181313082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181313082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181313082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181313082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181313082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181313082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181313082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181313082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181313082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181313082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181313082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181313082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181313082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181313082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181313082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181313082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181313082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181313082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181313082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181313082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181313082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181313082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181313082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181313082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181313082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181313082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181313082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181313082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181313082 ""}  } { { "instructions_ROM.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/instructions_ROM.vhd" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1710181313082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p4r3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p4r3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p4r3 " "Found entity 1: altsyncram_p4r3" {  } { { "db/altsyncram_p4r3.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_p4r3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710181313157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710181313157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p4r3 Fetch_stage:fetcher\|instructions_ROM:instruct\|altsyncram:altsyncram_component\|altsyncram_p4r3:auto_generated " "Elaborating entity \"altsyncram_p4r3\" for hierarchy \"Fetch_stage:fetcher\|instructions_ROM:instruct\|altsyncram:altsyncram_component\|altsyncram_p4r3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710181313159 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "1000 1024 0 1 1 " "1000 out of 1024 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "24 1023 " "Addresses ranging from 24 to 1023 are not initialized" {  } { { "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/code.mif" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/code.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1710181313179 ""}  } { { "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/code.mif" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/code.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1710181313179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_stage decode_stage:decoder " "Elaborating entity \"decode_stage\" for hierarchy \"decode_stage:decoder\"" {  } { { "DLX.vhd" "decoder" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710181313359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_RAM decode_stage:decoder\|register_RAM:registers_content " "Elaborating entity \"register_RAM\" for hierarchy \"decode_stage:decoder\|register_RAM:registers_content\"" {  } { { "decode_stage.vhd" "registers_content" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/decode_stage.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710181313387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "execute_stage execute_stage:execute_order_66 " "Elaborating entity \"execute_stage\" for hierarchy \"execute_stage:execute_order_66\"" {  } { { "DLX.vhd" "execute_order_66" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710181313413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_stage memory_stage:remember " "Elaborating entity \"memory_stage\" for hierarchy \"memory_stage:remember\"" {  } { { "DLX.vhd" "remember" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710181313463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem memory_stage:remember\|data_mem:data_mem_inst " "Elaborating entity \"data_mem\" for hierarchy \"memory_stage:remember\|data_mem:data_mem_inst\"" {  } { { "memory_stage.vhd" "data_mem_inst" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/memory_stage.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710181313479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memory_stage:remember\|data_mem:data_mem_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"memory_stage:remember\|data_mem:data_mem_inst\|altsyncram:altsyncram_component\"" {  } { { "data_mem.vhd" "altsyncram_component" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/data_mem.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710181313532 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory_stage:remember\|data_mem:data_mem_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"memory_stage:remember\|data_mem:data_mem_inst\|altsyncram:altsyncram_component\"" {  } { { "data_mem.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/data_mem.vhd" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710181313551 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory_stage:remember\|data_mem:data_mem_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"memory_stage:remember\|data_mem:data_mem_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181313551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181313551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181313551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181313551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181313551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181313551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181313551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181313551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181313551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181313551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181313551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181313551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181313551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181313551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181313551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181313551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181313551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181313551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181313551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181313551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file data_fact.mif " "Parameter \"init_file\" = \"data_fact.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181313551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181313551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181313551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181313551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181313551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181313551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181313551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181313551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181313551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181313551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181313551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181313551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181313551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181313551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181313551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181313551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181313551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181313551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181313551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181313551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181313551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181313551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181313551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181313551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181313551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181313551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181313551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181313551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181313551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710181313551 ""}  } { { "data_mem.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/data_mem.vhd" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1710181313551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bor3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bor3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bor3 " "Found entity 1: altsyncram_bor3" {  } { { "db/altsyncram_bor3.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_bor3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710181313630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710181313630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bor3 memory_stage:remember\|data_mem:data_mem_inst\|altsyncram:altsyncram_component\|altsyncram_bor3:auto_generated " "Elaborating entity \"altsyncram_bor3\" for hierarchy \"memory_stage:remember\|data_mem:data_mem_inst\|altsyncram:altsyncram_component\|altsyncram_bor3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710181313633 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "1022 1024 0 1 1 " "1022 out of 1024 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "2 1023 " "Addresses ranging from 2 to 1023 are not initialized" {  } { { "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/data_fact.mif" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/data_fact.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1710181313640 ""}  } { { "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/data_fact.mif" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/data_fact.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1710181313640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_back_stage write_back_stage:writer " "Elaborating entity \"write_back_stage\" for hierarchy \"write_back_stage:writer\"" {  } { { "DLX.vhd" "writer" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710181313819 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_stage:remember\|data_mem:data_mem_inst\|altsyncram:altsyncram_component\|altsyncram_bor3:auto_generated\|q_a\[0\] " "Synthesized away node \"memory_stage:remember\|data_mem:data_mem_inst\|altsyncram:altsyncram_component\|altsyncram_bor3:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_bor3.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_bor3.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/data_mem.vhd" 61 0 0 } } { "memory_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/memory_stage.vhd" 44 0 0 } } { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 309 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710181314162 "|DLX|memory_stage:remember|data_mem:data_mem_inst|altsyncram:altsyncram_component|altsyncram_bor3:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_stage:remember\|data_mem:data_mem_inst\|altsyncram:altsyncram_component\|altsyncram_bor3:auto_generated\|q_a\[1\] " "Synthesized away node \"memory_stage:remember\|data_mem:data_mem_inst\|altsyncram:altsyncram_component\|altsyncram_bor3:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_bor3.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_bor3.tdf" 60 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/data_mem.vhd" 61 0 0 } } { "memory_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/memory_stage.vhd" 44 0 0 } } { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 309 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710181314162 "|DLX|memory_stage:remember|data_mem:data_mem_inst|altsyncram:altsyncram_component|altsyncram_bor3:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_stage:remember\|data_mem:data_mem_inst\|altsyncram:altsyncram_component\|altsyncram_bor3:auto_generated\|q_a\[2\] " "Synthesized away node \"memory_stage:remember\|data_mem:data_mem_inst\|altsyncram:altsyncram_component\|altsyncram_bor3:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_bor3.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_bor3.tdf" 84 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/data_mem.vhd" 61 0 0 } } { "memory_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/memory_stage.vhd" 44 0 0 } } { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 309 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710181314162 "|DLX|memory_stage:remember|data_mem:data_mem_inst|altsyncram:altsyncram_component|altsyncram_bor3:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_stage:remember\|data_mem:data_mem_inst\|altsyncram:altsyncram_component\|altsyncram_bor3:auto_generated\|q_a\[3\] " "Synthesized away node \"memory_stage:remember\|data_mem:data_mem_inst\|altsyncram:altsyncram_component\|altsyncram_bor3:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_bor3.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_bor3.tdf" 108 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/data_mem.vhd" 61 0 0 } } { "memory_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/memory_stage.vhd" 44 0 0 } } { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 309 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710181314162 "|DLX|memory_stage:remember|data_mem:data_mem_inst|altsyncram:altsyncram_component|altsyncram_bor3:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_stage:remember\|data_mem:data_mem_inst\|altsyncram:altsyncram_component\|altsyncram_bor3:auto_generated\|q_a\[4\] " "Synthesized away node \"memory_stage:remember\|data_mem:data_mem_inst\|altsyncram:altsyncram_component\|altsyncram_bor3:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_bor3.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_bor3.tdf" 132 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/data_mem.vhd" 61 0 0 } } { "memory_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/memory_stage.vhd" 44 0 0 } } { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 309 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710181314162 "|DLX|memory_stage:remember|data_mem:data_mem_inst|altsyncram:altsyncram_component|altsyncram_bor3:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_stage:remember\|data_mem:data_mem_inst\|altsyncram:altsyncram_component\|altsyncram_bor3:auto_generated\|q_a\[5\] " "Synthesized away node \"memory_stage:remember\|data_mem:data_mem_inst\|altsyncram:altsyncram_component\|altsyncram_bor3:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_bor3.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_bor3.tdf" 156 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/data_mem.vhd" 61 0 0 } } { "memory_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/memory_stage.vhd" 44 0 0 } } { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 309 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710181314162 "|DLX|memory_stage:remember|data_mem:data_mem_inst|altsyncram:altsyncram_component|altsyncram_bor3:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_stage:remember\|data_mem:data_mem_inst\|altsyncram:altsyncram_component\|altsyncram_bor3:auto_generated\|q_a\[6\] " "Synthesized away node \"memory_stage:remember\|data_mem:data_mem_inst\|altsyncram:altsyncram_component\|altsyncram_bor3:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_bor3.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_bor3.tdf" 180 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/data_mem.vhd" 61 0 0 } } { "memory_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/memory_stage.vhd" 44 0 0 } } { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 309 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710181314162 "|DLX|memory_stage:remember|data_mem:data_mem_inst|altsyncram:altsyncram_component|altsyncram_bor3:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_stage:remember\|data_mem:data_mem_inst\|altsyncram:altsyncram_component\|altsyncram_bor3:auto_generated\|q_a\[7\] " "Synthesized away node \"memory_stage:remember\|data_mem:data_mem_inst\|altsyncram:altsyncram_component\|altsyncram_bor3:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_bor3.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_bor3.tdf" 204 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/data_mem.vhd" 61 0 0 } } { "memory_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/memory_stage.vhd" 44 0 0 } } { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 309 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710181314162 "|DLX|memory_stage:remember|data_mem:data_mem_inst|altsyncram:altsyncram_component|altsyncram_bor3:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_stage:remember\|data_mem:data_mem_inst\|altsyncram:altsyncram_component\|altsyncram_bor3:auto_generated\|q_a\[8\] " "Synthesized away node \"memory_stage:remember\|data_mem:data_mem_inst\|altsyncram:altsyncram_component\|altsyncram_bor3:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_bor3.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_bor3.tdf" 228 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/data_mem.vhd" 61 0 0 } } { "memory_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/memory_stage.vhd" 44 0 0 } } { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 309 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710181314162 "|DLX|memory_stage:remember|data_mem:data_mem_inst|altsyncram:altsyncram_component|altsyncram_bor3:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_stage:remember\|data_mem:data_mem_inst\|altsyncram:altsyncram_component\|altsyncram_bor3:auto_generated\|q_a\[9\] " "Synthesized away node \"memory_stage:remember\|data_mem:data_mem_inst\|altsyncram:altsyncram_component\|altsyncram_bor3:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_bor3.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_bor3.tdf" 252 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/data_mem.vhd" 61 0 0 } } { "memory_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/memory_stage.vhd" 44 0 0 } } { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 309 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710181314162 "|DLX|memory_stage:remember|data_mem:data_mem_inst|altsyncram:altsyncram_component|altsyncram_bor3:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_stage:remember\|data_mem:data_mem_inst\|altsyncram:altsyncram_component\|altsyncram_bor3:auto_generated\|q_a\[10\] " "Synthesized away node \"memory_stage:remember\|data_mem:data_mem_inst\|altsyncram:altsyncram_component\|altsyncram_bor3:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_bor3.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_bor3.tdf" 276 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/data_mem.vhd" 61 0 0 } } { "memory_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/memory_stage.vhd" 44 0 0 } } { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 309 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710181314162 "|DLX|memory_stage:remember|data_mem:data_mem_inst|altsyncram:altsyncram_component|altsyncram_bor3:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_stage:remember\|data_mem:data_mem_inst\|altsyncram:altsyncram_component\|altsyncram_bor3:auto_generated\|q_a\[11\] " "Synthesized away node \"memory_stage:remember\|data_mem:data_mem_inst\|altsyncram:altsyncram_component\|altsyncram_bor3:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_bor3.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_bor3.tdf" 300 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/data_mem.vhd" 61 0 0 } } { "memory_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/memory_stage.vhd" 44 0 0 } } { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 309 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710181314162 "|DLX|memory_stage:remember|data_mem:data_mem_inst|altsyncram:altsyncram_component|altsyncram_bor3:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_stage:remember\|data_mem:data_mem_inst\|altsyncram:altsyncram_component\|altsyncram_bor3:auto_generated\|q_a\[12\] " "Synthesized away node \"memory_stage:remember\|data_mem:data_mem_inst\|altsyncram:altsyncram_component\|altsyncram_bor3:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_bor3.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_bor3.tdf" 324 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/data_mem.vhd" 61 0 0 } } { "memory_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/memory_stage.vhd" 44 0 0 } } { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 309 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710181314162 "|DLX|memory_stage:remember|data_mem:data_mem_inst|altsyncram:altsyncram_component|altsyncram_bor3:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_stage:remember\|data_mem:data_mem_inst\|altsyncram:altsyncram_component\|altsyncram_bor3:auto_generated\|q_a\[13\] " "Synthesized away node \"memory_stage:remember\|data_mem:data_mem_inst\|altsyncram:altsyncram_component\|altsyncram_bor3:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_bor3.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_bor3.tdf" 348 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/data_mem.vhd" 61 0 0 } } { "memory_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/memory_stage.vhd" 44 0 0 } } { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 309 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710181314162 "|DLX|memory_stage:remember|data_mem:data_mem_inst|altsyncram:altsyncram_component|altsyncram_bor3:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_stage:remember\|data_mem:data_mem_inst\|altsyncram:altsyncram_component\|altsyncram_bor3:auto_generated\|q_a\[14\] " "Synthesized away node \"memory_stage:remember\|data_mem:data_mem_inst\|altsyncram:altsyncram_component\|altsyncram_bor3:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_bor3.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_bor3.tdf" 372 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/data_mem.vhd" 61 0 0 } } { "memory_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/memory_stage.vhd" 44 0 0 } } { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 309 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710181314162 "|DLX|memory_stage:remember|data_mem:data_mem_inst|altsyncram:altsyncram_component|altsyncram_bor3:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_stage:remember\|data_mem:data_mem_inst\|altsyncram:altsyncram_component\|altsyncram_bor3:auto_generated\|q_a\[15\] " "Synthesized away node \"memory_stage:remember\|data_mem:data_mem_inst\|altsyncram:altsyncram_component\|altsyncram_bor3:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_bor3.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_bor3.tdf" 396 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/data_mem.vhd" 61 0 0 } } { "memory_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/memory_stage.vhd" 44 0 0 } } { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 309 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710181314162 "|DLX|memory_stage:remember|data_mem:data_mem_inst|altsyncram:altsyncram_component|altsyncram_bor3:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_stage:remember\|data_mem:data_mem_inst\|altsyncram:altsyncram_component\|altsyncram_bor3:auto_generated\|q_a\[16\] " "Synthesized away node \"memory_stage:remember\|data_mem:data_mem_inst\|altsyncram:altsyncram_component\|altsyncram_bor3:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_bor3.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_bor3.tdf" 420 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/data_mem.vhd" 61 0 0 } } { "memory_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/memory_stage.vhd" 44 0 0 } } { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 309 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710181314162 "|DLX|memory_stage:remember|data_mem:data_mem_inst|altsyncram:altsyncram_component|altsyncram_bor3:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_stage:remember\|data_mem:data_mem_inst\|altsyncram:altsyncram_component\|altsyncram_bor3:auto_generated\|q_a\[17\] " "Synthesized away node \"memory_stage:remember\|data_mem:data_mem_inst\|altsyncram:altsyncram_component\|altsyncram_bor3:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_bor3.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_bor3.tdf" 444 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/data_mem.vhd" 61 0 0 } } { "memory_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/memory_stage.vhd" 44 0 0 } } { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 309 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710181314162 "|DLX|memory_stage:remember|data_mem:data_mem_inst|altsyncram:altsyncram_component|altsyncram_bor3:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_stage:remember\|data_mem:data_mem_inst\|altsyncram:altsyncram_component\|altsyncram_bor3:auto_generated\|q_a\[18\] " "Synthesized away node \"memory_stage:remember\|data_mem:data_mem_inst\|altsyncram:altsyncram_component\|altsyncram_bor3:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_bor3.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_bor3.tdf" 468 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/data_mem.vhd" 61 0 0 } } { "memory_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/memory_stage.vhd" 44 0 0 } } { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 309 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710181314162 "|DLX|memory_stage:remember|data_mem:data_mem_inst|altsyncram:altsyncram_component|altsyncram_bor3:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_stage:remember\|data_mem:data_mem_inst\|altsyncram:altsyncram_component\|altsyncram_bor3:auto_generated\|q_a\[19\] " "Synthesized away node \"memory_stage:remember\|data_mem:data_mem_inst\|altsyncram:altsyncram_component\|altsyncram_bor3:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_bor3.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_bor3.tdf" 492 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/data_mem.vhd" 61 0 0 } } { "memory_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/memory_stage.vhd" 44 0 0 } } { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 309 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710181314162 "|DLX|memory_stage:remember|data_mem:data_mem_inst|altsyncram:altsyncram_component|altsyncram_bor3:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_stage:remember\|data_mem:data_mem_inst\|altsyncram:altsyncram_component\|altsyncram_bor3:auto_generated\|q_a\[20\] " "Synthesized away node \"memory_stage:remember\|data_mem:data_mem_inst\|altsyncram:altsyncram_component\|altsyncram_bor3:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_bor3.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_bor3.tdf" 516 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/data_mem.vhd" 61 0 0 } } { "memory_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/memory_stage.vhd" 44 0 0 } } { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 309 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710181314162 "|DLX|memory_stage:remember|data_mem:data_mem_inst|altsyncram:altsyncram_component|altsyncram_bor3:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_stage:remember\|data_mem:data_mem_inst\|altsyncram:altsyncram_component\|altsyncram_bor3:auto_generated\|q_a\[21\] " "Synthesized away node \"memory_stage:remember\|data_mem:data_mem_inst\|altsyncram:altsyncram_component\|altsyncram_bor3:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_bor3.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_bor3.tdf" 540 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/data_mem.vhd" 61 0 0 } } { "memory_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/memory_stage.vhd" 44 0 0 } } { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 309 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710181314162 "|DLX|memory_stage:remember|data_mem:data_mem_inst|altsyncram:altsyncram_component|altsyncram_bor3:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_stage:remember\|data_mem:data_mem_inst\|altsyncram:altsyncram_component\|altsyncram_bor3:auto_generated\|q_a\[22\] " "Synthesized away node \"memory_stage:remember\|data_mem:data_mem_inst\|altsyncram:altsyncram_component\|altsyncram_bor3:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_bor3.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_bor3.tdf" 564 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/data_mem.vhd" 61 0 0 } } { "memory_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/memory_stage.vhd" 44 0 0 } } { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 309 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710181314162 "|DLX|memory_stage:remember|data_mem:data_mem_inst|altsyncram:altsyncram_component|altsyncram_bor3:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_stage:remember\|data_mem:data_mem_inst\|altsyncram:altsyncram_component\|altsyncram_bor3:auto_generated\|q_a\[23\] " "Synthesized away node \"memory_stage:remember\|data_mem:data_mem_inst\|altsyncram:altsyncram_component\|altsyncram_bor3:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_bor3.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_bor3.tdf" 588 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/data_mem.vhd" 61 0 0 } } { "memory_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/memory_stage.vhd" 44 0 0 } } { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 309 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710181314162 "|DLX|memory_stage:remember|data_mem:data_mem_inst|altsyncram:altsyncram_component|altsyncram_bor3:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_stage:remember\|data_mem:data_mem_inst\|altsyncram:altsyncram_component\|altsyncram_bor3:auto_generated\|q_a\[24\] " "Synthesized away node \"memory_stage:remember\|data_mem:data_mem_inst\|altsyncram:altsyncram_component\|altsyncram_bor3:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_bor3.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_bor3.tdf" 612 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/data_mem.vhd" 61 0 0 } } { "memory_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/memory_stage.vhd" 44 0 0 } } { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 309 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710181314162 "|DLX|memory_stage:remember|data_mem:data_mem_inst|altsyncram:altsyncram_component|altsyncram_bor3:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_stage:remember\|data_mem:data_mem_inst\|altsyncram:altsyncram_component\|altsyncram_bor3:auto_generated\|q_a\[25\] " "Synthesized away node \"memory_stage:remember\|data_mem:data_mem_inst\|altsyncram:altsyncram_component\|altsyncram_bor3:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_bor3.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_bor3.tdf" 636 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/data_mem.vhd" 61 0 0 } } { "memory_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/memory_stage.vhd" 44 0 0 } } { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 309 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710181314162 "|DLX|memory_stage:remember|data_mem:data_mem_inst|altsyncram:altsyncram_component|altsyncram_bor3:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_stage:remember\|data_mem:data_mem_inst\|altsyncram:altsyncram_component\|altsyncram_bor3:auto_generated\|q_a\[26\] " "Synthesized away node \"memory_stage:remember\|data_mem:data_mem_inst\|altsyncram:altsyncram_component\|altsyncram_bor3:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_bor3.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_bor3.tdf" 660 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/data_mem.vhd" 61 0 0 } } { "memory_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/memory_stage.vhd" 44 0 0 } } { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 309 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710181314162 "|DLX|memory_stage:remember|data_mem:data_mem_inst|altsyncram:altsyncram_component|altsyncram_bor3:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_stage:remember\|data_mem:data_mem_inst\|altsyncram:altsyncram_component\|altsyncram_bor3:auto_generated\|q_a\[27\] " "Synthesized away node \"memory_stage:remember\|data_mem:data_mem_inst\|altsyncram:altsyncram_component\|altsyncram_bor3:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_bor3.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_bor3.tdf" 684 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/data_mem.vhd" 61 0 0 } } { "memory_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/memory_stage.vhd" 44 0 0 } } { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 309 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710181314162 "|DLX|memory_stage:remember|data_mem:data_mem_inst|altsyncram:altsyncram_component|altsyncram_bor3:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_stage:remember\|data_mem:data_mem_inst\|altsyncram:altsyncram_component\|altsyncram_bor3:auto_generated\|q_a\[28\] " "Synthesized away node \"memory_stage:remember\|data_mem:data_mem_inst\|altsyncram:altsyncram_component\|altsyncram_bor3:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_bor3.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_bor3.tdf" 708 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/data_mem.vhd" 61 0 0 } } { "memory_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/memory_stage.vhd" 44 0 0 } } { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 309 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710181314162 "|DLX|memory_stage:remember|data_mem:data_mem_inst|altsyncram:altsyncram_component|altsyncram_bor3:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_stage:remember\|data_mem:data_mem_inst\|altsyncram:altsyncram_component\|altsyncram_bor3:auto_generated\|q_a\[29\] " "Synthesized away node \"memory_stage:remember\|data_mem:data_mem_inst\|altsyncram:altsyncram_component\|altsyncram_bor3:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_bor3.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_bor3.tdf" 732 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/data_mem.vhd" 61 0 0 } } { "memory_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/memory_stage.vhd" 44 0 0 } } { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 309 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710181314162 "|DLX|memory_stage:remember|data_mem:data_mem_inst|altsyncram:altsyncram_component|altsyncram_bor3:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_stage:remember\|data_mem:data_mem_inst\|altsyncram:altsyncram_component\|altsyncram_bor3:auto_generated\|q_a\[30\] " "Synthesized away node \"memory_stage:remember\|data_mem:data_mem_inst\|altsyncram:altsyncram_component\|altsyncram_bor3:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_bor3.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_bor3.tdf" 756 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/data_mem.vhd" 61 0 0 } } { "memory_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/memory_stage.vhd" 44 0 0 } } { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 309 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710181314162 "|DLX|memory_stage:remember|data_mem:data_mem_inst|altsyncram:altsyncram_component|altsyncram_bor3:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory_stage:remember\|data_mem:data_mem_inst\|altsyncram:altsyncram_component\|altsyncram_bor3:auto_generated\|q_a\[31\] " "Synthesized away node \"memory_stage:remember\|data_mem:data_mem_inst\|altsyncram:altsyncram_component\|altsyncram_bor3:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_bor3.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_bor3.tdf" 780 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_mem.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/data_mem.vhd" 61 0 0 } } { "memory_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/memory_stage.vhd" 44 0 0 } } { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 309 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710181314162 "|DLX|memory_stage:remember|data_mem:data_mem_inst|altsyncram:altsyncram_component|altsyncram_bor3:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch_stage:fetcher\|instructions_ROM:instruct\|altsyncram:altsyncram_component\|altsyncram_p4r3:auto_generated\|q_a\[0\] " "Synthesized away node \"Fetch_stage:fetcher\|instructions_ROM:instruct\|altsyncram:altsyncram_component\|altsyncram_p4r3:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_p4r3.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_p4r3.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instructions_ROM.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/instructions_ROM.vhd" 59 0 0 } } { "Fetch_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/Fetch_stage.vhd" 47 0 0 } } { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710181314162 "|DLX|Fetch_stage:fetcher|instructions_ROM:instruct|altsyncram:altsyncram_component|altsyncram_p4r3:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch_stage:fetcher\|instructions_ROM:instruct\|altsyncram:altsyncram_component\|altsyncram_p4r3:auto_generated\|q_a\[1\] " "Synthesized away node \"Fetch_stage:fetcher\|instructions_ROM:instruct\|altsyncram:altsyncram_component\|altsyncram_p4r3:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_p4r3.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_p4r3.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instructions_ROM.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/instructions_ROM.vhd" 59 0 0 } } { "Fetch_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/Fetch_stage.vhd" 47 0 0 } } { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710181314162 "|DLX|Fetch_stage:fetcher|instructions_ROM:instruct|altsyncram:altsyncram_component|altsyncram_p4r3:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch_stage:fetcher\|instructions_ROM:instruct\|altsyncram:altsyncram_component\|altsyncram_p4r3:auto_generated\|q_a\[2\] " "Synthesized away node \"Fetch_stage:fetcher\|instructions_ROM:instruct\|altsyncram:altsyncram_component\|altsyncram_p4r3:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_p4r3.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_p4r3.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instructions_ROM.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/instructions_ROM.vhd" 59 0 0 } } { "Fetch_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/Fetch_stage.vhd" 47 0 0 } } { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710181314162 "|DLX|Fetch_stage:fetcher|instructions_ROM:instruct|altsyncram:altsyncram_component|altsyncram_p4r3:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch_stage:fetcher\|instructions_ROM:instruct\|altsyncram:altsyncram_component\|altsyncram_p4r3:auto_generated\|q_a\[3\] " "Synthesized away node \"Fetch_stage:fetcher\|instructions_ROM:instruct\|altsyncram:altsyncram_component\|altsyncram_p4r3:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_p4r3.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_p4r3.tdf" 100 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instructions_ROM.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/instructions_ROM.vhd" 59 0 0 } } { "Fetch_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/Fetch_stage.vhd" 47 0 0 } } { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710181314162 "|DLX|Fetch_stage:fetcher|instructions_ROM:instruct|altsyncram:altsyncram_component|altsyncram_p4r3:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch_stage:fetcher\|instructions_ROM:instruct\|altsyncram:altsyncram_component\|altsyncram_p4r3:auto_generated\|q_a\[4\] " "Synthesized away node \"Fetch_stage:fetcher\|instructions_ROM:instruct\|altsyncram:altsyncram_component\|altsyncram_p4r3:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_p4r3.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_p4r3.tdf" 122 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instructions_ROM.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/instructions_ROM.vhd" 59 0 0 } } { "Fetch_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/Fetch_stage.vhd" 47 0 0 } } { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710181314162 "|DLX|Fetch_stage:fetcher|instructions_ROM:instruct|altsyncram:altsyncram_component|altsyncram_p4r3:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch_stage:fetcher\|instructions_ROM:instruct\|altsyncram:altsyncram_component\|altsyncram_p4r3:auto_generated\|q_a\[5\] " "Synthesized away node \"Fetch_stage:fetcher\|instructions_ROM:instruct\|altsyncram:altsyncram_component\|altsyncram_p4r3:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_p4r3.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_p4r3.tdf" 144 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instructions_ROM.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/instructions_ROM.vhd" 59 0 0 } } { "Fetch_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/Fetch_stage.vhd" 47 0 0 } } { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710181314162 "|DLX|Fetch_stage:fetcher|instructions_ROM:instruct|altsyncram:altsyncram_component|altsyncram_p4r3:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch_stage:fetcher\|instructions_ROM:instruct\|altsyncram:altsyncram_component\|altsyncram_p4r3:auto_generated\|q_a\[6\] " "Synthesized away node \"Fetch_stage:fetcher\|instructions_ROM:instruct\|altsyncram:altsyncram_component\|altsyncram_p4r3:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_p4r3.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_p4r3.tdf" 166 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instructions_ROM.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/instructions_ROM.vhd" 59 0 0 } } { "Fetch_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/Fetch_stage.vhd" 47 0 0 } } { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710181314162 "|DLX|Fetch_stage:fetcher|instructions_ROM:instruct|altsyncram:altsyncram_component|altsyncram_p4r3:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch_stage:fetcher\|instructions_ROM:instruct\|altsyncram:altsyncram_component\|altsyncram_p4r3:auto_generated\|q_a\[7\] " "Synthesized away node \"Fetch_stage:fetcher\|instructions_ROM:instruct\|altsyncram:altsyncram_component\|altsyncram_p4r3:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_p4r3.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_p4r3.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instructions_ROM.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/instructions_ROM.vhd" 59 0 0 } } { "Fetch_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/Fetch_stage.vhd" 47 0 0 } } { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710181314162 "|DLX|Fetch_stage:fetcher|instructions_ROM:instruct|altsyncram:altsyncram_component|altsyncram_p4r3:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch_stage:fetcher\|instructions_ROM:instruct\|altsyncram:altsyncram_component\|altsyncram_p4r3:auto_generated\|q_a\[8\] " "Synthesized away node \"Fetch_stage:fetcher\|instructions_ROM:instruct\|altsyncram:altsyncram_component\|altsyncram_p4r3:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_p4r3.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_p4r3.tdf" 210 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instructions_ROM.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/instructions_ROM.vhd" 59 0 0 } } { "Fetch_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/Fetch_stage.vhd" 47 0 0 } } { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710181314162 "|DLX|Fetch_stage:fetcher|instructions_ROM:instruct|altsyncram:altsyncram_component|altsyncram_p4r3:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch_stage:fetcher\|instructions_ROM:instruct\|altsyncram:altsyncram_component\|altsyncram_p4r3:auto_generated\|q_a\[9\] " "Synthesized away node \"Fetch_stage:fetcher\|instructions_ROM:instruct\|altsyncram:altsyncram_component\|altsyncram_p4r3:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_p4r3.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_p4r3.tdf" 232 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instructions_ROM.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/instructions_ROM.vhd" 59 0 0 } } { "Fetch_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/Fetch_stage.vhd" 47 0 0 } } { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710181314162 "|DLX|Fetch_stage:fetcher|instructions_ROM:instruct|altsyncram:altsyncram_component|altsyncram_p4r3:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch_stage:fetcher\|instructions_ROM:instruct\|altsyncram:altsyncram_component\|altsyncram_p4r3:auto_generated\|q_a\[10\] " "Synthesized away node \"Fetch_stage:fetcher\|instructions_ROM:instruct\|altsyncram:altsyncram_component\|altsyncram_p4r3:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_p4r3.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_p4r3.tdf" 254 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instructions_ROM.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/instructions_ROM.vhd" 59 0 0 } } { "Fetch_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/Fetch_stage.vhd" 47 0 0 } } { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710181314162 "|DLX|Fetch_stage:fetcher|instructions_ROM:instruct|altsyncram:altsyncram_component|altsyncram_p4r3:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch_stage:fetcher\|instructions_ROM:instruct\|altsyncram:altsyncram_component\|altsyncram_p4r3:auto_generated\|q_a\[11\] " "Synthesized away node \"Fetch_stage:fetcher\|instructions_ROM:instruct\|altsyncram:altsyncram_component\|altsyncram_p4r3:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_p4r3.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_p4r3.tdf" 276 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instructions_ROM.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/instructions_ROM.vhd" 59 0 0 } } { "Fetch_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/Fetch_stage.vhd" 47 0 0 } } { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710181314162 "|DLX|Fetch_stage:fetcher|instructions_ROM:instruct|altsyncram:altsyncram_component|altsyncram_p4r3:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch_stage:fetcher\|instructions_ROM:instruct\|altsyncram:altsyncram_component\|altsyncram_p4r3:auto_generated\|q_a\[12\] " "Synthesized away node \"Fetch_stage:fetcher\|instructions_ROM:instruct\|altsyncram:altsyncram_component\|altsyncram_p4r3:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_p4r3.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_p4r3.tdf" 298 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instructions_ROM.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/instructions_ROM.vhd" 59 0 0 } } { "Fetch_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/Fetch_stage.vhd" 47 0 0 } } { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710181314162 "|DLX|Fetch_stage:fetcher|instructions_ROM:instruct|altsyncram:altsyncram_component|altsyncram_p4r3:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch_stage:fetcher\|instructions_ROM:instruct\|altsyncram:altsyncram_component\|altsyncram_p4r3:auto_generated\|q_a\[13\] " "Synthesized away node \"Fetch_stage:fetcher\|instructions_ROM:instruct\|altsyncram:altsyncram_component\|altsyncram_p4r3:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_p4r3.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_p4r3.tdf" 320 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instructions_ROM.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/instructions_ROM.vhd" 59 0 0 } } { "Fetch_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/Fetch_stage.vhd" 47 0 0 } } { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710181314162 "|DLX|Fetch_stage:fetcher|instructions_ROM:instruct|altsyncram:altsyncram_component|altsyncram_p4r3:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch_stage:fetcher\|instructions_ROM:instruct\|altsyncram:altsyncram_component\|altsyncram_p4r3:auto_generated\|q_a\[14\] " "Synthesized away node \"Fetch_stage:fetcher\|instructions_ROM:instruct\|altsyncram:altsyncram_component\|altsyncram_p4r3:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_p4r3.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_p4r3.tdf" 342 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instructions_ROM.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/instructions_ROM.vhd" 59 0 0 } } { "Fetch_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/Fetch_stage.vhd" 47 0 0 } } { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710181314162 "|DLX|Fetch_stage:fetcher|instructions_ROM:instruct|altsyncram:altsyncram_component|altsyncram_p4r3:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch_stage:fetcher\|instructions_ROM:instruct\|altsyncram:altsyncram_component\|altsyncram_p4r3:auto_generated\|q_a\[15\] " "Synthesized away node \"Fetch_stage:fetcher\|instructions_ROM:instruct\|altsyncram:altsyncram_component\|altsyncram_p4r3:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_p4r3.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_p4r3.tdf" 364 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instructions_ROM.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/instructions_ROM.vhd" 59 0 0 } } { "Fetch_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/Fetch_stage.vhd" 47 0 0 } } { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710181314162 "|DLX|Fetch_stage:fetcher|instructions_ROM:instruct|altsyncram:altsyncram_component|altsyncram_p4r3:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch_stage:fetcher\|instructions_ROM:instruct\|altsyncram:altsyncram_component\|altsyncram_p4r3:auto_generated\|q_a\[16\] " "Synthesized away node \"Fetch_stage:fetcher\|instructions_ROM:instruct\|altsyncram:altsyncram_component\|altsyncram_p4r3:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_p4r3.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_p4r3.tdf" 386 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instructions_ROM.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/instructions_ROM.vhd" 59 0 0 } } { "Fetch_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/Fetch_stage.vhd" 47 0 0 } } { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710181314162 "|DLX|Fetch_stage:fetcher|instructions_ROM:instruct|altsyncram:altsyncram_component|altsyncram_p4r3:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch_stage:fetcher\|instructions_ROM:instruct\|altsyncram:altsyncram_component\|altsyncram_p4r3:auto_generated\|q_a\[17\] " "Synthesized away node \"Fetch_stage:fetcher\|instructions_ROM:instruct\|altsyncram:altsyncram_component\|altsyncram_p4r3:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_p4r3.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_p4r3.tdf" 408 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instructions_ROM.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/instructions_ROM.vhd" 59 0 0 } } { "Fetch_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/Fetch_stage.vhd" 47 0 0 } } { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710181314162 "|DLX|Fetch_stage:fetcher|instructions_ROM:instruct|altsyncram:altsyncram_component|altsyncram_p4r3:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch_stage:fetcher\|instructions_ROM:instruct\|altsyncram:altsyncram_component\|altsyncram_p4r3:auto_generated\|q_a\[18\] " "Synthesized away node \"Fetch_stage:fetcher\|instructions_ROM:instruct\|altsyncram:altsyncram_component\|altsyncram_p4r3:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_p4r3.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_p4r3.tdf" 430 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instructions_ROM.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/instructions_ROM.vhd" 59 0 0 } } { "Fetch_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/Fetch_stage.vhd" 47 0 0 } } { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710181314162 "|DLX|Fetch_stage:fetcher|instructions_ROM:instruct|altsyncram:altsyncram_component|altsyncram_p4r3:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch_stage:fetcher\|instructions_ROM:instruct\|altsyncram:altsyncram_component\|altsyncram_p4r3:auto_generated\|q_a\[19\] " "Synthesized away node \"Fetch_stage:fetcher\|instructions_ROM:instruct\|altsyncram:altsyncram_component\|altsyncram_p4r3:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_p4r3.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_p4r3.tdf" 452 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instructions_ROM.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/instructions_ROM.vhd" 59 0 0 } } { "Fetch_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/Fetch_stage.vhd" 47 0 0 } } { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710181314162 "|DLX|Fetch_stage:fetcher|instructions_ROM:instruct|altsyncram:altsyncram_component|altsyncram_p4r3:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch_stage:fetcher\|instructions_ROM:instruct\|altsyncram:altsyncram_component\|altsyncram_p4r3:auto_generated\|q_a\[20\] " "Synthesized away node \"Fetch_stage:fetcher\|instructions_ROM:instruct\|altsyncram:altsyncram_component\|altsyncram_p4r3:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_p4r3.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_p4r3.tdf" 474 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instructions_ROM.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/instructions_ROM.vhd" 59 0 0 } } { "Fetch_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/Fetch_stage.vhd" 47 0 0 } } { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710181314162 "|DLX|Fetch_stage:fetcher|instructions_ROM:instruct|altsyncram:altsyncram_component|altsyncram_p4r3:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch_stage:fetcher\|instructions_ROM:instruct\|altsyncram:altsyncram_component\|altsyncram_p4r3:auto_generated\|q_a\[21\] " "Synthesized away node \"Fetch_stage:fetcher\|instructions_ROM:instruct\|altsyncram:altsyncram_component\|altsyncram_p4r3:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_p4r3.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_p4r3.tdf" 496 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instructions_ROM.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/instructions_ROM.vhd" 59 0 0 } } { "Fetch_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/Fetch_stage.vhd" 47 0 0 } } { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710181314162 "|DLX|Fetch_stage:fetcher|instructions_ROM:instruct|altsyncram:altsyncram_component|altsyncram_p4r3:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch_stage:fetcher\|instructions_ROM:instruct\|altsyncram:altsyncram_component\|altsyncram_p4r3:auto_generated\|q_a\[22\] " "Synthesized away node \"Fetch_stage:fetcher\|instructions_ROM:instruct\|altsyncram:altsyncram_component\|altsyncram_p4r3:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_p4r3.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_p4r3.tdf" 518 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instructions_ROM.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/instructions_ROM.vhd" 59 0 0 } } { "Fetch_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/Fetch_stage.vhd" 47 0 0 } } { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710181314162 "|DLX|Fetch_stage:fetcher|instructions_ROM:instruct|altsyncram:altsyncram_component|altsyncram_p4r3:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch_stage:fetcher\|instructions_ROM:instruct\|altsyncram:altsyncram_component\|altsyncram_p4r3:auto_generated\|q_a\[23\] " "Synthesized away node \"Fetch_stage:fetcher\|instructions_ROM:instruct\|altsyncram:altsyncram_component\|altsyncram_p4r3:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_p4r3.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_p4r3.tdf" 540 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instructions_ROM.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/instructions_ROM.vhd" 59 0 0 } } { "Fetch_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/Fetch_stage.vhd" 47 0 0 } } { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710181314162 "|DLX|Fetch_stage:fetcher|instructions_ROM:instruct|altsyncram:altsyncram_component|altsyncram_p4r3:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch_stage:fetcher\|instructions_ROM:instruct\|altsyncram:altsyncram_component\|altsyncram_p4r3:auto_generated\|q_a\[24\] " "Synthesized away node \"Fetch_stage:fetcher\|instructions_ROM:instruct\|altsyncram:altsyncram_component\|altsyncram_p4r3:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_p4r3.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_p4r3.tdf" 562 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instructions_ROM.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/instructions_ROM.vhd" 59 0 0 } } { "Fetch_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/Fetch_stage.vhd" 47 0 0 } } { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710181314162 "|DLX|Fetch_stage:fetcher|instructions_ROM:instruct|altsyncram:altsyncram_component|altsyncram_p4r3:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch_stage:fetcher\|instructions_ROM:instruct\|altsyncram:altsyncram_component\|altsyncram_p4r3:auto_generated\|q_a\[25\] " "Synthesized away node \"Fetch_stage:fetcher\|instructions_ROM:instruct\|altsyncram:altsyncram_component\|altsyncram_p4r3:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_p4r3.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_p4r3.tdf" 584 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instructions_ROM.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/instructions_ROM.vhd" 59 0 0 } } { "Fetch_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/Fetch_stage.vhd" 47 0 0 } } { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710181314162 "|DLX|Fetch_stage:fetcher|instructions_ROM:instruct|altsyncram:altsyncram_component|altsyncram_p4r3:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch_stage:fetcher\|instructions_ROM:instruct\|altsyncram:altsyncram_component\|altsyncram_p4r3:auto_generated\|q_a\[26\] " "Synthesized away node \"Fetch_stage:fetcher\|instructions_ROM:instruct\|altsyncram:altsyncram_component\|altsyncram_p4r3:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_p4r3.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_p4r3.tdf" 606 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instructions_ROM.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/instructions_ROM.vhd" 59 0 0 } } { "Fetch_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/Fetch_stage.vhd" 47 0 0 } } { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710181314162 "|DLX|Fetch_stage:fetcher|instructions_ROM:instruct|altsyncram:altsyncram_component|altsyncram_p4r3:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch_stage:fetcher\|instructions_ROM:instruct\|altsyncram:altsyncram_component\|altsyncram_p4r3:auto_generated\|q_a\[27\] " "Synthesized away node \"Fetch_stage:fetcher\|instructions_ROM:instruct\|altsyncram:altsyncram_component\|altsyncram_p4r3:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_p4r3.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_p4r3.tdf" 628 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instructions_ROM.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/instructions_ROM.vhd" 59 0 0 } } { "Fetch_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/Fetch_stage.vhd" 47 0 0 } } { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710181314162 "|DLX|Fetch_stage:fetcher|instructions_ROM:instruct|altsyncram:altsyncram_component|altsyncram_p4r3:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch_stage:fetcher\|instructions_ROM:instruct\|altsyncram:altsyncram_component\|altsyncram_p4r3:auto_generated\|q_a\[28\] " "Synthesized away node \"Fetch_stage:fetcher\|instructions_ROM:instruct\|altsyncram:altsyncram_component\|altsyncram_p4r3:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_p4r3.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_p4r3.tdf" 650 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instructions_ROM.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/instructions_ROM.vhd" 59 0 0 } } { "Fetch_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/Fetch_stage.vhd" 47 0 0 } } { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710181314162 "|DLX|Fetch_stage:fetcher|instructions_ROM:instruct|altsyncram:altsyncram_component|altsyncram_p4r3:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch_stage:fetcher\|instructions_ROM:instruct\|altsyncram:altsyncram_component\|altsyncram_p4r3:auto_generated\|q_a\[29\] " "Synthesized away node \"Fetch_stage:fetcher\|instructions_ROM:instruct\|altsyncram:altsyncram_component\|altsyncram_p4r3:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_p4r3.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_p4r3.tdf" 672 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instructions_ROM.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/instructions_ROM.vhd" 59 0 0 } } { "Fetch_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/Fetch_stage.vhd" 47 0 0 } } { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710181314162 "|DLX|Fetch_stage:fetcher|instructions_ROM:instruct|altsyncram:altsyncram_component|altsyncram_p4r3:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch_stage:fetcher\|instructions_ROM:instruct\|altsyncram:altsyncram_component\|altsyncram_p4r3:auto_generated\|q_a\[30\] " "Synthesized away node \"Fetch_stage:fetcher\|instructions_ROM:instruct\|altsyncram:altsyncram_component\|altsyncram_p4r3:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_p4r3.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_p4r3.tdf" 694 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instructions_ROM.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/instructions_ROM.vhd" 59 0 0 } } { "Fetch_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/Fetch_stage.vhd" 47 0 0 } } { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710181314162 "|DLX|Fetch_stage:fetcher|instructions_ROM:instruct|altsyncram:altsyncram_component|altsyncram_p4r3:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch_stage:fetcher\|instructions_ROM:instruct\|altsyncram:altsyncram_component\|altsyncram_p4r3:auto_generated\|q_a\[31\] " "Synthesized away node \"Fetch_stage:fetcher\|instructions_ROM:instruct\|altsyncram:altsyncram_component\|altsyncram_p4r3:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_p4r3.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/altsyncram_p4r3.tdf" 716 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instructions_ROM.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/instructions_ROM.vhd" 59 0 0 } } { "Fetch_stage.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/Fetch_stage.vhd" 47 0 0 } } { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 256 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710181314162 "|DLX|Fetch_stage:fetcher|instructions_ROM:instruct|altsyncram:altsyncram_component|altsyncram_p4r3:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1710181314162 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1710181314162 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/a_graycounter_jg6.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/a_graycounter_jg6.tdf" 32 2 0 } } { "db/a_graycounter_jg6.tdf" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/a_graycounter_jg6.tdf" 44 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1710181314922 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1710181314922 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710181314977 "|DLX|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710181314977 "|DLX|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710181314977 "|DLX|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710181314977 "|DLX|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710181314977 "|DLX|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710181314977 "|DLX|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710181314977 "|DLX|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710181314977 "|DLX|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710181314977 "|DLX|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710181314977 "|DLX|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710181314977 "|DLX|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710181314977 "|DLX|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710181314977 "|DLX|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710181314977 "|DLX|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710181314977 "|DLX|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710181314977 "|DLX|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710181314977 "|DLX|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710181314977 "|DLX|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710181314977 "|DLX|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710181314977 "|DLX|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710181314977 "|DLX|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710181314977 "|DLX|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710181314977 "|DLX|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710181314977 "|DLX|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710181314977 "|DLX|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710181314977 "|DLX|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710181314977 "|DLX|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710181314977 "|DLX|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710181314977 "|DLX|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710181314977 "|DLX|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710181314977 "|DLX|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710181314977 "|DLX|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710181314977 "|DLX|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710181314977 "|DLX|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710181314977 "|DLX|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710181314977 "|DLX|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710181314977 "|DLX|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710181314977 "|DLX|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710181314977 "|DLX|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710181314977 "|DLX|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710181314977 "|DLX|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710181314977 "|DLX|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710181314977 "|DLX|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710181314977 "|DLX|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710181314977 "|DLX|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710181314977 "|DLX|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710181314977 "|DLX|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710181314977 "|DLX|HEX5[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1710181314977 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1710181315062 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "312 " "312 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1710181315501 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1710181315879 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710181315879 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "uart_pll:pll_for_uart\|altpll:altpll_component\|uart_pll_altpll:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"uart_pll:pll_for_uart\|altpll:altpll_component\|uart_pll_altpll:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/uart_pll_altpll.v" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/uart_pll_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "uart_pll.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/uart_pll.vhd" 148 0 0 } } { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 208 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1710181316053 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK2_50 " "No output dependent on input pin \"MAX10_CLK2_50\"" {  } { { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710181316157 "|DLX|MAX10_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710181316157 "|DLX|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RX " "No output dependent on input pin \"RX\"" {  } { { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710181316157 "|DLX|RX"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1710181316157 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "222 " "Implemented 222 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1710181316158 ""} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Implemented 49 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1710181316158 ""} { "Info" "ICUT_CUT_TM_LCELLS" "158 " "Implemented 158 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1710181316158 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1710181316158 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1710181316158 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1710181316158 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 130 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 130 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4830 " "Peak virtual memory: 4830 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1710181316203 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 11 12:21:56 2024 " "Processing ended: Mon Mar 11 12:21:56 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1710181316203 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1710181316203 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1710181316203 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1710181316203 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1710181318348 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710181318356 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 11 12:21:57 2024 " "Processing started: Mon Mar 11 12:21:57 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1710181318356 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1710181318356 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DLX -c DLX " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DLX -c DLX" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1710181318357 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1710181318618 ""}
{ "Info" "0" "" "Project  = DLX" {  } {  } 0 0 "Project  = DLX" 0 0 "Fitter" 0 0 1710181318618 ""}
{ "Info" "0" "" "Revision = DLX" {  } {  } 0 0 "Revision = DLX" 0 0 "Fitter" 0 0 1710181318620 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1710181318756 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1710181318757 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DLX 10M08DAF484I7G " "Selected device 10M08DAF484I7G for design \"DLX\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1710181318772 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1710181318813 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1710181318813 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "uart_pll:pll_for_uart\|altpll:altpll_component\|uart_pll_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"uart_pll:pll_for_uart\|altpll:altpll_component\|uart_pll_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "uart_pll:pll_for_uart\|altpll:altpll_component\|uart_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 6 3125 0 0 " "Implementing clock multiplication of 6, clock division of 3125, and phase shift of 0 degrees (0 ps) for uart_pll:pll_for_uart\|altpll:altpll_component\|uart_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/uart_pll_altpll.v" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/uart_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/" { { 0 { 0 ""} 0 319 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1710181319027 ""}  } { { "db/uart_pll_altpll.v" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/db/uart_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/" { { 0 { 0 ""} 0 319 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1710181319027 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "tx_fifo:fifo_tx\|dcfifo:dcfifo_component\|dcfifo_7jj1:auto_generated\|altsyncram_e761:fifo_ram\|ram_block11a0 " "Atom \"tx_fifo:fifo_tx\|dcfifo:dcfifo_component\|dcfifo_7jj1:auto_generated\|altsyncram_e761:fifo_ram\|ram_block11a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1710181319031 "|DLX|tx_fifo:fifo_tx|dcfifo:dcfifo_component|dcfifo_7jj1:auto_generated|altsyncram_e761:fifo_ram|ram_block11a0"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1710181319031 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1710181319275 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1710181319300 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX0\[2\] PIN_C15 " "Can't place node \"HEX0\[2\]\" -- illegal location assignment PIN_C15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX0[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } } { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1710181319954 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX0\[3\] PIN_C16 " "Can't place node \"HEX0\[3\]\" -- illegal location assignment PIN_C16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX0[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } } { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1710181319954 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX0\[7\] PIN_D15 " "Can't place node \"HEX0\[7\]\" -- illegal location assignment PIN_D15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX0[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[7\]" } } } } { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1710181319954 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX1\[0\] PIN_C18 " "Can't place node \"HEX1\[0\]\" -- illegal location assignment PIN_C18" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX1[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } } { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1710181319955 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX1\[3\] PIN_B16 " "Can't place node \"HEX1\[3\]\" -- illegal location assignment PIN_B16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX1[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } } { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1710181319955 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX1\[4\] PIN_A17 " "Can't place node \"HEX1\[4\]\" -- illegal location assignment PIN_A17" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX1[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } } { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1710181319955 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX1\[5\] PIN_A18 " "Can't place node \"HEX1\[5\]\" -- illegal location assignment PIN_A18" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX1[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } } { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1710181319955 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX1\[6\] PIN_B17 " "Can't place node \"HEX1\[6\]\" -- illegal location assignment PIN_B17" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX1[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } } { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1710181319955 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX1\[7\] PIN_A16 " "Can't place node \"HEX1\[7\]\" -- illegal location assignment PIN_A16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX1[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[7\]" } } } } { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1710181319955 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX2\[0\] PIN_B20 " "Can't place node \"HEX2\[0\]\" -- illegal location assignment PIN_B20" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX2[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } } { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1710181319956 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX2\[1\] PIN_A20 " "Can't place node \"HEX2\[1\]\" -- illegal location assignment PIN_A20" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX2[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } } { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1710181319956 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX2\[2\] PIN_B19 " "Can't place node \"HEX2\[2\]\" -- illegal location assignment PIN_B19" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX2[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } } { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1710181319956 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX2\[3\] PIN_A21 " "Can't place node \"HEX2\[3\]\" -- illegal location assignment PIN_A21" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX2[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } } { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1710181319956 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX2\[4\] PIN_B21 " "Can't place node \"HEX2\[4\]\" -- illegal location assignment PIN_B21" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX2[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } } { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1710181319956 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX2\[6\] PIN_B22 " "Can't place node \"HEX2\[6\]\" -- illegal location assignment PIN_B22" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX2[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } } { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1710181319956 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX2\[7\] PIN_A19 " "Can't place node \"HEX2\[7\]\" -- illegal location assignment PIN_A19" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX2[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[7\]" } } } } { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1710181319957 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX3\[3\] PIN_C19 " "Can't place node \"HEX3\[3\]\" -- illegal location assignment PIN_C19" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX3[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } } { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1710181319957 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX3\[6\] PIN_E17 " "Can't place node \"HEX3\[6\]\" -- illegal location assignment PIN_E17" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX3[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } } { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1710181319957 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX4\[1\] PIN_E20 " "Can't place node \"HEX4\[1\]\" -- illegal location assignment PIN_E20" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX4[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } } { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1710181319957 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX4\[3\] PIN_J18 " "Can't place node \"HEX4\[3\]\" -- illegal location assignment PIN_J18" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX4[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } } { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1710181319957 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX4\[4\] PIN_H19 " "Can't place node \"HEX4\[4\]\" -- illegal location assignment PIN_H19" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX4[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } } { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1710181319957 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX4\[5\] PIN_F19 " "Can't place node \"HEX4\[5\]\" -- illegal location assignment PIN_F19" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX4[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } } { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1710181319958 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX4\[7\] PIN_F17 " "Can't place node \"HEX4\[7\]\" -- illegal location assignment PIN_F17" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX4[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[7\]" } } } } { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1710181319958 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX5\[0\] PIN_J20 " "Can't place node \"HEX5\[0\]\" -- illegal location assignment PIN_J20" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX5[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } } { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1710181319958 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX5\[1\] PIN_K20 " "Can't place node \"HEX5\[1\]\" -- illegal location assignment PIN_K20" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HEX5[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } } { "DLX.vhd" "" { Text "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/DLX.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/adminstrator/Spring2024/AdvancedReconfig/DLX/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1710181319958 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710181319958 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1710181320132 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1710181320135 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 26 s 4 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 26 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4916 " "Peak virtual memory: 4916 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1710181320252 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Mar 11 12:22:00 2024 " "Processing ended: Mon Mar 11 12:22:00 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1710181320252 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1710181320252 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1710181320252 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1710181320252 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 28 s 134 s " "Quartus Prime Full Compilation was unsuccessful. 28 errors, 134 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1710181320962 ""}
