# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Unifide_pipeline_controller_1.srcs/sources_1/new/pipeline_control.v" \
"../../../../Unifide_pipeline_controller_1.srcs/sim_1/new/test_bench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
