[
    {
        "age": null,
        "album": "",
        "author": "/u/Jacko10101010101",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-05-26T23:59:50.350064+00:00",
        "date_dead_since": null,
        "date_published": "2025-05-26T22:56:56+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1kw8395/linux_615_release_main_changes_arm_riscv_and_mips/\"> <img src=\"https://external-preview.redd.it/m5y6NB_2C4UOtmYt0S4OpKTW1T_GXn5DvyaWr6zsznI.jpg?width=640&amp;crop=smart&amp;auto=webp&amp;s=3ee82d3ccc93d001242563d28cae348e19e57eda\" alt=\"Linux 6.15 Release Main changes, Arm, RISC-V and MIPS architectures - CNX Software\" title=\"Linux 6.15 Release Main changes, Arm, RISC-V and MIPS architectures - CNX Software\" /> </a> </td><td> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/Jacko10101010101\"> /u/Jacko10101010101 </a> <br/> <span><a href=\"https://www.cnx-software.com/2025/05/26/linux-6-15-release-main-changes-arm-risc-v-and-mips-architectures/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1kw8395/linux_615_release_main_changes_arm_riscv_and_mips/\">[comments]</a></span> </td></tr></table>",
        "id": 2777897,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1kw8395/linux_615_release_main_changes_arm_riscv_and_mips",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://external-preview.redd.it/m5y6NB_2C4UOtmYt0S4OpKTW1T_GXn5DvyaWr6zsznI.jpg?width=640&crop=smart&auto=webp&s=3ee82d3ccc93d001242563d28cae348e19e57eda",
        "title": "Linux 6.15 Release Main changes, Arm, RISC-V and MIPS architectures - CNX Software",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/New_Computer3619",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-05-26T07:59:42.426992+00:00",
        "date_dead_since": null,
        "date_published": "2025-05-26T07:02:06+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>As title, how hard is it really to design a brand new Instruction Set Architecture from the ground up? Let&#39;s say, hypothetically, the goal was to create something that could genuinely rival RISC-V in terms of capabilities and potential adoption.</p> <p>Could a solo developer realistically pull this off in a short timeframe, like a single university semester?</p> <p>My gut says &quot;probably not,&quot; but I&#39;d like to hear your thoughts. What are the biggest hurdles? Is it just defining the instructions, or is the ecosystem (compilers, toolchains, community support) the real beast? Why would or wouldn&#39;t this be feasible?</p> <p>Thanks.</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/New_Computer3619\"> /u/New_Computer3619 </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1kvo1ln/how_hard_it_is_to_design_your_own_isa/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV",
        "id": 2772274,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1kvo1ln/how_hard_it_is_to_design_your_own_isa",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "How hard it is to design your own ISA?",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/m_z_s",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-05-26T04:44:42.402368+00:00",
        "date_dead_since": null,
        "date_published": "2025-05-26T04:28:37+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>The Dutch startup Innatera&#39;s T1 does fast pattern recognition based on spiking neural networks (sub-1mW power usage).</p> <p>The interface in the SNP (Spiking Neural Processor) is provided by a 32-bit RISC-V core with floating point and 384 KB of embedded SRAM. </p> <p>It is in a tiny 2.16mm x 3mm, 35-pin WLCSP package.</p> <p>Their SDK (Software Development Kit) has an API (Application Programming Interface) for pytorch (An optimized tensor library for deep learning).</p> <p><a href=\"https://innatera.com/products/spiking-neural-processor-t1\">https://innatera.com/products/spiking-neural-processor-t1</a></p> <p>(&lt;scarcism&gt;Only 799 more iterations until Cyberdyne Systems can finally release their RISC-V powered army of <a href=\"https://en.wikipedia.org/wiki/Terminator_(character\">T-800</a>&#39;s \ud83e\udd16&lt;/scarcism&gt;)</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/m_z_s\"> /u/m_z_s </a> <br/> <span><a href=\"",
        "id": 2771508,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1kvlkz6/innatera_t1_neural_processor",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "Innatera T1 neural processor",
        "vote": 0
    }
]