
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003808                       # Number of seconds simulated
sim_ticks                                  3807916398                       # Number of ticks simulated
final_tick                               533372296335                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 310632                       # Simulator instruction rate (inst/s)
host_op_rate                                   402260                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 298651                       # Simulator tick rate (ticks/s)
host_mem_usage                               16927104                       # Number of bytes of host memory used
host_seconds                                 12750.39                       # Real time elapsed on the host
sim_insts                                  3960683579                       # Number of instructions simulated
sim_ops                                    5128970865                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       391296                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       276992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       424448                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       225408                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1324800                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6656                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       307456                       # Number of bytes written to this memory
system.physmem.bytes_written::total            307456                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         3057                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2164                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         3316                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1761                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 10350                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2402                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2402                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       369756                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    102758559                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       504213                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     72741093                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       436984                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data    111464632                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       436984                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     59194577                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               347906798                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       369756                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       504213                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       436984                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       436984                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1747938                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          80741268                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               80741268                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          80741268                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       369756                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    102758559                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       504213                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     72741093                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       436984                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data    111464632                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       436984                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     59194577                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              428648066                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 9131695                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3108183                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2551973                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       202688                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1262222                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1204302                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          314004                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8843                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3200003                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17054912                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3108183                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1518306                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3660776                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1083060                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        946621                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1565095                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        80774                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8684738                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.413653                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.313193                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         5023962     57.85%     57.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          365700      4.21%     62.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          318495      3.67%     65.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          342331      3.94%     69.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          301028      3.47%     73.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          154580      1.78%     74.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          101492      1.17%     76.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          270902      3.12%     79.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1806248     20.80%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8684738                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.340373                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.867661                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3369063                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       902970                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3479488                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        56714                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        876494                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       506596                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          884                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20225165                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         6338                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        876494                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3537388                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         514851                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       108593                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3363904                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       283500                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19535823                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          531                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        179132                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        76551                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents            7                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27123172                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     91071209                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     91071209                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16806914                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10316181                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3308                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1710                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           750546                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1936876                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1007574                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        25919                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       372451                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18413853                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3304                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14759921                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        28509                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6139876                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18800795                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          108                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8684738                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.699524                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.898440                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3258129     37.52%     37.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1776465     20.46%     57.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1223809     14.09%     72.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       765733      8.82%     80.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       740648      8.53%     89.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       446202      5.14%     94.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       335559      3.86%     98.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        73861      0.85%     99.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        64332      0.74%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8684738                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         108044     69.47%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             5      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21214     13.64%     83.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        26272     16.89%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12136045     82.22%     82.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200809      1.36%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1597      0.01%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1577117     10.69%     94.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       844353      5.72%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14759921                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.616340                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             155535                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010538                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38388622                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24557157                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14349107                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14915456                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        26301                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       707673                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           39                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          127                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       227674                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           67                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        876494                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         436572                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        17151                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18417157                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        28276                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1936876                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1007574                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1706                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         11962                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          748                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          127                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122348                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       114937                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       237285                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14505037                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1484545                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       254882                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2306501                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2056327                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            821956                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.588428                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14363311                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14349107                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9357777                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26126804                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.571352                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358168                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239327                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6178300                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3196                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       204792                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7808244                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.567488                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.154076                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3283241     42.05%     42.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2040933     26.14%     68.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       833871     10.68%     78.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       428085      5.48%     84.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       369341      4.73%     89.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       181983      2.33%     91.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       202422      2.59%     94.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       102358      1.31%     95.31% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       366010      4.69%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7808244                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239327                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2009100                       # Number of memory references committed
system.switch_cpus0.commit.loads              1229200                       # Number of loads committed
system.switch_cpus0.commit.membars               1598                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1755939                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11011698                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240662                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       366010                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25859861                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           37712729                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4554                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 446957                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239327                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.913169                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.913169                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.095087                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.095087                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65499125                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19675135                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18975689                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3196                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 9131695                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3172644                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2770231                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       202218                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1572711                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1516005                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          228885                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         6510                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3717137                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17624982                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3172644                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1744890                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3634324                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         993735                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        490064                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1832145                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        80639                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8631915                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.355062                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.170839                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4997591     57.90%     57.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          181648      2.10%     60.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          332303      3.85%     63.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          312021      3.61%     67.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          504047      5.84%     73.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          519403      6.02%     79.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          125258      1.45%     80.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           95526      1.11%     81.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1564118     18.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8631915                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.347432                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.930089                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3837975                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       475317                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3514852                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        14180                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        789590                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       349671                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          781                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19742347                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1317                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        789590                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         4003767                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         197316                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        50751                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3361834                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       228656                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19205340                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         76892                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        94071                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     25541350                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     87455145                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     87455145                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16566594                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         8974718                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         2292                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1116                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           611844                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2928299                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       646028                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        11444                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       302093                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18175279                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         2230                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15304421                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        20483                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5484506                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     15128294                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            2                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8631915                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.773004                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.835208                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3021796     35.01%     35.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1582301     18.33%     53.34% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1439802     16.68%     70.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       850685      9.86%     79.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       878164     10.17%     90.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       523903      6.07%     96.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       230776      2.67%     98.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        62270      0.72%     99.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        42218      0.49%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8631915                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          60852     66.63%     66.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         19529     21.38%     88.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        10954     11.99%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12027276     78.59%     78.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       121967      0.80%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1116      0.01%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      2609411     17.05%     96.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       544651      3.56%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15304421                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.675967                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              91335                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005968                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     39352575                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23662068                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14810917                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15395756                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        38077                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       844724                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           85                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           54                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       157817                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        789590                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         127453                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         6928                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18177513                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        22245                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2928299                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       646028                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1116                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          3405                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           23                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           54                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       107524                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       119706                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       227230                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     15021544                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      2507366                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       282877                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             3039575                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2269299                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            532209                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.644990                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14827218                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14810917                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9104759                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         22311268                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.621924                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.408079                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     11092197                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12623182                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5554394                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2228                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       202564                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7842325                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.609622                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.308741                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3631897     46.31%     46.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1657859     21.14%     67.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       917670     11.70%     79.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       314606      4.01%     83.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       304262      3.88%     87.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       130277      1.66%     88.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       335762      4.28%     92.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        96776      1.23%     94.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       453216      5.78%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7842325                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     11092197                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12623182                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2571773                       # Number of memory references committed
system.switch_cpus1.commit.loads              2083563                       # Number of loads committed
system.switch_cpus1.commit.membars               1114                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1973701                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11026132                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       172320                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       453216                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25566685                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           37145420                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3894                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 499780                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           11092197                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12623182                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     11092197                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.823254                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.823254                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.214692                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.214692                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        69437736                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19445589                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       20296763                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2228                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 9131695                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3027010                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2461292                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       208207                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1249182                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1174595                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          318404                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         8930                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3034051                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              16786111                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3027010                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1492999                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3687448                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1114280                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        853087                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1485219                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        88833                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8476116                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.446296                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.287996                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4788668     56.50%     56.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          324770      3.83%     60.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          260340      3.07%     63.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          634487      7.49%     70.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          169799      2.00%     72.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          221407      2.61%     75.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          161619      1.91%     77.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           89979      1.06%     78.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1825047     21.53%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8476116                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.331484                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.838225                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3175240                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       834945                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3544066                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        24741                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        897115                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       515727                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         4447                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      20056114                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         9959                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        897115                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3409336                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         181329                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       306305                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3329028                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       352995                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      19345421                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents         3969                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        146192                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       108799                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         1170                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands     27089390                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     90295543                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     90295543                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16537604                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10551724                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         4008                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         2287                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           965186                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1803899                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       918454                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        14680                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       271295                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          18279905                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3877                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14497511                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        30496                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6351741                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     19398185                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          673                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8476116                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.710396                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.882795                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      3100551     36.58%     36.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1783591     21.04%     57.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1148477     13.55%     71.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       860285     10.15%     81.32% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       741282      8.75%     90.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       381135      4.50%     94.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       329771      3.89%     98.45% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        61510      0.73%     99.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        69514      0.82%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8476116                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          84684     71.05%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         17223     14.45%     85.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        17276     14.50%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12077712     83.31%     83.31% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       205909      1.42%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1602      0.01%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1439786      9.93%     94.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       772502      5.33%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14497511                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.587604                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             119183                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008221                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     37620816                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     24635589                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14123142                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      14616694                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        54267                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       715505                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          269                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           67                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       237727                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        897115                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          87801                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         8518                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     18283784                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        40219                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1803899                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       918454                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         2275                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          7572                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           67                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       123082                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       117924                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       241006                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14263646                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1350548                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       233864                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2102022                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2010864                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            751474                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.561993                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14132854                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14123142                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9196815                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         25971519                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.546607                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354112                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9688125                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     11898112                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6385756                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3204                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       208337                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7579001                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.569879                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.123683                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      3097930     40.88%     40.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2033309     26.83%     67.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       826368     10.90%     78.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       465349      6.14%     84.75% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       378819      5.00%     89.75% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       153449      2.02%     91.77% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       182439      2.41%     94.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        91839      1.21%     95.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       349499      4.61%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7579001                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9688125                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      11898112                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1769117                       # Number of memory references committed
system.switch_cpus2.commit.loads              1088390                       # Number of loads committed
system.switch_cpus2.commit.membars               1602                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1709444                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10720747                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       242251                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       349499                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            25513370                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           37465484                       # The number of ROB writes
system.switch_cpus2.timesIdled                   5220                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 655579                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9688125                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             11898112                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9688125                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.942566                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.942566                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.060934                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.060934                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        64165016                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       19521930                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       18512768                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3204                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 9131695                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3173483                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2584489                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       213271                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1349795                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1247842                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          325708                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9475                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3504326                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17326841                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3173483                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1573550                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3638977                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1091959                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        698671                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1712711                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        85541                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8717215                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.448177                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.287660                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         5078238     58.26%     58.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          195698      2.24%     60.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          256578      2.94%     63.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          384415      4.41%     67.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          373372      4.28%     72.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          284782      3.27%     75.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          169219      1.94%     77.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          252834      2.90%     80.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1722079     19.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8717215                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.347524                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.897440                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3620031                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       687381                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3507057                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        27714                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        875031                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       535483                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          196                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20725967                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1077                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        875031                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3813666                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         126021                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       280281                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3336464                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       285746                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      20118612                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          116                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        123078                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        89993                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     28037120                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     93683608                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     93683608                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17383381                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10653739                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4153                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2294                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           812035                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1865366                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       984182                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        19202                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       330887                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18688852                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3939                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         15036867                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        28944                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6102297                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     18553610                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          547                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8717215                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.724962                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.893996                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      3130009     35.91%     35.91% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1882536     21.60%     57.50% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1218191     13.97%     71.48% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       827474      9.49%     80.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       774116      8.88%     89.85% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       413075      4.74%     94.59% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       304778      3.50%     98.08% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        91268      1.05%     99.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        75768      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8717215                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          73816     69.32%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             1      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         15041     14.12%     83.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        17627     16.55%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12513434     83.22%     83.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       212267      1.41%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1697      0.01%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1485081      9.88%     94.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       824388      5.48%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      15036867                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.646668                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             106485                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007082                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     38926378                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     24795172                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14613309                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15143352                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        51405                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       718046                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          237                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           88                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       248845                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           17                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        875031                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          81948                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        10202                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18692796                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       129839                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1865366                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       984182                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2243                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          7715                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           88                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       129888                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       120739                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       250627                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14747940                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1397797                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       288927                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2204000                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2065399                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            806203                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.615028                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14617396                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14613309                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9386610                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         26361185                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.600284                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356077                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10180435                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12513081                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6179784                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3392                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       216491                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7842184                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.595612                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.141980                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      3120475     39.79%     39.79% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2209011     28.17%     67.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       812339     10.36%     78.32% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       466010      5.94%     84.26% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       388102      4.95%     89.21% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       193515      2.47%     91.68% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       189448      2.42%     94.09% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        81581      1.04%     95.13% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       381703      4.87%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7842184                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10180435                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12513081                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1882657                       # Number of memory references committed
system.switch_cpus3.commit.loads              1147320                       # Number of loads committed
system.switch_cpus3.commit.membars               1696                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1794906                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11278738                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       255375                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       381703                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            26153346                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           38261225                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3622                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 414480                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10180435                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12513081                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10180435                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.896985                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.896985                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.114846                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.114846                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        66367237                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20186889                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19140918                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3392                       # number of misc regfile writes
system.l20.replacements                          3068                       # number of replacements
system.l20.tagsinuse                             2048                       # Cycle average of tags in use
system.l20.total_refs                          289356                       # Total number of references to valid blocks.
system.l20.sampled_refs                          5116                       # Sample count of references to valid blocks.
system.l20.avg_refs                         56.559030                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            3.745355                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     4.568103                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1109.436370                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           930.250172                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.001829                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.002231                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.541717                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.454224                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         6877                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   6877                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1111                       # number of Writeback hits
system.l20.Writeback_hits::total                 1111                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         6877                       # number of demand (read+write) hits
system.l20.demand_hits::total                    6877                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         6877                       # number of overall hits
system.l20.overall_hits::total                   6877                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         3057                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 3068                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         3057                       # number of demand (read+write) misses
system.l20.demand_misses::total                  3068                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         3057                       # number of overall misses
system.l20.overall_misses::total                 3068                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1418468                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    508751856                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      510170324                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1418468                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    508751856                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       510170324                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1418468                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    508751856                       # number of overall miss cycles
system.l20.overall_miss_latency::total      510170324                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         9934                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               9945                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1111                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1111                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         9934                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                9945                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         9934                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               9945                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.307731                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.308497                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.307731                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.308497                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.307731                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.308497                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 128951.636364                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 166421.935231                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 166287.589309                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 128951.636364                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 166421.935231                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 166287.589309                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 128951.636364                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 166421.935231                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 166287.589309                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 580                       # number of writebacks
system.l20.writebacks::total                      580                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         3057                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            3068                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         3057                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             3068                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         3057                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            3068                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1293838                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    473976063                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    475269901                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1293838                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    473976063                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    475269901                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1293838                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    473976063                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    475269901                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.307731                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.308497                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.307731                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.308497                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.307731                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.308497                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 117621.636364                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 155046.144259                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 154911.962516                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 117621.636364                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 155046.144259                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 154911.962516                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 117621.636364                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 155046.144259                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 154911.962516                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          2179                       # number of replacements
system.l21.tagsinuse                             2048                       # Cycle average of tags in use
system.l21.total_refs                           80617                       # Total number of references to valid blocks.
system.l21.sampled_refs                          4227                       # Sample count of references to valid blocks.
system.l21.avg_refs                         19.071919                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks                  30                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    10.719970                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1042.243437                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data           965.036593                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.014648                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.005234                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.508908                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.471209                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data         3312                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3312                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             797                       # number of Writeback hits
system.l21.Writeback_hits::total                  797                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data         3312                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3312                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data         3312                       # number of overall hits
system.l21.overall_hits::total                   3312                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         2164                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 2179                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         2164                       # number of demand (read+write) misses
system.l21.demand_misses::total                  2179                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         2164                       # number of overall misses
system.l21.overall_misses::total                 2179                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2142218                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    301254775                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      303396993                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2142218                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    301254775                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       303396993                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2142218                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    301254775                       # number of overall miss cycles
system.l21.overall_miss_latency::total      303396993                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         5476                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               5491                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          797                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              797                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         5476                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                5491                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         5476                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               5491                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.395179                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.396831                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.395179                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.396831                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.395179                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.396831                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 142814.533333                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 139212.003235                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 139236.802662                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 142814.533333                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 139212.003235                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 139236.802662                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 142814.533333                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 139212.003235                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 139236.802662                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 324                       # number of writebacks
system.l21.writebacks::total                      324                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         2164                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            2179                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         2164                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             2179                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         2164                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            2179                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1966268                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    275563432                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    277529700                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1966268                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    275563432                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    277529700                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1966268                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    275563432                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    277529700                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.395179                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.396831                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.395179                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.396831                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.395179                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.396831                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 131084.533333                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 127339.848429                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 127365.626434                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 131084.533333                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 127339.848429                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 127365.626434                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 131084.533333                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 127339.848429                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 127365.626434                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          3329                       # number of replacements
system.l22.tagsinuse                             2048                       # Cycle average of tags in use
system.l22.total_refs                          105914                       # Total number of references to valid blocks.
system.l22.sampled_refs                          5377                       # Sample count of references to valid blocks.
system.l22.avg_refs                         19.697601                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks                   5                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     7.689465                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   913.092234                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          1122.218301                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.002441                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.003755                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.445846                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.547958                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data         3835                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   3835                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             850                       # number of Writeback hits
system.l22.Writeback_hits::total                  850                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data         3835                       # number of demand (read+write) hits
system.l22.demand_hits::total                    3835                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data         3835                       # number of overall hits
system.l22.overall_hits::total                   3835                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         3316                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 3329                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         3316                       # number of demand (read+write) misses
system.l22.demand_misses::total                  3329                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         3316                       # number of overall misses
system.l22.overall_misses::total                 3329                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      1448977                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    563489795                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      564938772                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      1448977                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    563489795                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       564938772                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      1448977                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    563489795                       # number of overall miss cycles
system.l22.overall_miss_latency::total      564938772                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         7151                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               7164                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          850                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              850                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         7151                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                7164                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         7151                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               7164                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.463711                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.464685                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.463711                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.464685                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.463711                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.464685                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 111459.769231                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 169930.577503                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 169702.244518                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 111459.769231                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 169930.577503                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 169702.244518                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 111459.769231                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 169930.577503                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 169702.244518                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 472                       # number of writebacks
system.l22.writebacks::total                      472                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         3316                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            3329                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         3316                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             3329                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         3316                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            3329                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1301337                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    525732547                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    527033884                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1301337                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    525732547                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    527033884                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1301337                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    525732547                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    527033884                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.463711                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.464685                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.463711                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.464685                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.463711                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.464685                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 100102.846154                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 158544.193908                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 158315.975969                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 100102.846154                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 158544.193908                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 158315.975969                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 100102.846154                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 158544.193908                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 158315.975969                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          1775                       # number of replacements
system.l23.tagsinuse                      2047.939802                       # Cycle average of tags in use
system.l23.total_refs                          159260                       # Total number of references to valid blocks.
system.l23.sampled_refs                          3823                       # Sample count of references to valid blocks.
system.l23.avg_refs                         41.658383                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           29.705679                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    10.423039                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   845.945619                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          1161.865464                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.014505                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.005089                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.413059                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.567317                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999971                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data         3430                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   3430                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            1929                       # number of Writeback hits
system.l23.Writeback_hits::total                 1929                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data         3430                       # number of demand (read+write) hits
system.l23.demand_hits::total                    3430                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data         3430                       # number of overall hits
system.l23.overall_hits::total                   3430                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         1760                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 1773                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            1                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         1761                       # number of demand (read+write) misses
system.l23.demand_misses::total                  1774                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         1761                       # number of overall misses
system.l23.overall_misses::total                 1774                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      3176514                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    259022432                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      262198946                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data        43851                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total        43851                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      3176514                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    259066283                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       262242797                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      3176514                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    259066283                       # number of overall miss cycles
system.l23.overall_miss_latency::total      262242797                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         5190                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               5203                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         1929                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             1929                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            1                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                1                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         5191                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                5204                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         5191                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               5204                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.339114                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.340765                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.339241                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.340892                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.339241                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.340892                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 244347.230769                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 147171.836364                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 147884.346306                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data        43851                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total        43851                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 244347.230769                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 147113.164679                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 147825.702931                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 244347.230769                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 147113.164679                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 147825.702931                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                1026                       # number of writebacks
system.l23.writebacks::total                     1026                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         1760                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            1773                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            1                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         1761                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             1774                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         1761                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            1774                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      3027567                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    238908665                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    241936232                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data        32521                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total        32521                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      3027567                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    238941186                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    241968753                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      3027567                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    238941186                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    241968753                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.339114                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.340765                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.339241                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.340892                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.339241                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.340892                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 232889.769231                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 135743.559659                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 136455.855612                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data        32521                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total        32521                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 232889.769231                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 135684.943782                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 136397.267756                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 232889.769231                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 135684.943782                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 136397.267756                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.964931                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001572745                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1817736.379310                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.964931                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017572                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.882957                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1565084                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1565084                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1565084                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1565084                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1565084                       # number of overall hits
system.cpu0.icache.overall_hits::total        1565084                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1469838                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1469838                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1469838                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1469838                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1469838                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1469838                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1565095                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1565095                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1565095                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1565095                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1565095                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1565095                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 133621.636364                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 133621.636364                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 133621.636364                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 133621.636364                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 133621.636364                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 133621.636364                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1429468                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1429468                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1429468                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1429468                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1429468                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1429468                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 129951.636364                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 129951.636364                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 129951.636364                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 129951.636364                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 129951.636364                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 129951.636364                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  9934                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174467420                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10190                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              17121.434740                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   229.914476                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    26.085524                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.898103                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.101897                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1165680                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1165680                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       776677                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        776677                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1643                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1643                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1598                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1598                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1942357                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1942357                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1942357                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1942357                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        38907                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        38907                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           15                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        38922                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         38922                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        38922                       # number of overall misses
system.cpu0.dcache.overall_misses::total        38922                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   2406559160                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2406559160                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data       581083                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total       581083                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   2407140243                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2407140243                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   2407140243                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2407140243                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1204587                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1204587                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1643                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1643                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1981279                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1981279                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1981279                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1981279                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.032299                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.032299                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000019                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000019                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019645                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019645                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019645                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019645                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 61854.143470                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 61854.143470                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 38738.866667                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 38738.866667                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 61845.235163                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 61845.235163                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 61845.235163                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 61845.235163                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1111                       # number of writebacks
system.cpu0.dcache.writebacks::total             1111                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        28973                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        28973                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           15                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        28988                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        28988                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        28988                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        28988                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         9934                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9934                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         9934                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         9934                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         9934                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         9934                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    563870095                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    563870095                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    563870095                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    563870095                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    563870095                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    563870095                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008247                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008247                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005014                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005014                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005014                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005014                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 56761.636300                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 56761.636300                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 56761.636300                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 56761.636300                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 56761.636300                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 56761.636300                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.939336                       # Cycle average of tags in use
system.cpu1.icache.total_refs               913298119                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1685051.880074                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.939336                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.023941                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868493                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1832129                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1832129                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1832129                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1832129                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1832129                       # number of overall hits
system.cpu1.icache.overall_hits::total        1832129                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2314733                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2314733                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2314733                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2314733                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2314733                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2314733                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1832145                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1832145                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1832145                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1832145                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1832145                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1832145                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 144670.812500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 144670.812500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 144670.812500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 144670.812500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 144670.812500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 144670.812500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2176232                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2176232                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2176232                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2176232                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2176232                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2176232                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 145082.133333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 145082.133333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 145082.133333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 145082.133333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 145082.133333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 145082.133333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5476                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               207727933                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5732                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              36240.044138                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   199.677444                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    56.322556                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.779990                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.220010                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      2270520                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2270520                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       485980                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        485980                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1115                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1115                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1114                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1114                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2756500                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2756500                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2756500                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2756500                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        18605                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        18605                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        18605                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         18605                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        18605                       # number of overall misses
system.cpu1.dcache.overall_misses::total        18605                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1809581890                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1809581890                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1809581890                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1809581890                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1809581890                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1809581890                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      2289125                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2289125                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       485980                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       485980                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1115                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1115                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1114                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1114                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2775105                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2775105                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2775105                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2775105                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.008128                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008128                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006704                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006704                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006704                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006704                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 97263.202902                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 97263.202902                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 97263.202902                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 97263.202902                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 97263.202902                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 97263.202902                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          797                       # number of writebacks
system.cpu1.dcache.writebacks::total              797                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        13129                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        13129                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        13129                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        13129                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        13129                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        13129                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5476                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5476                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5476                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5476                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5476                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5476                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    326837128                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    326837128                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    326837128                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    326837128                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    326837128                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    326837128                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002392                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002392                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001973                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001973                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001973                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001973                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 59685.377648                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 59685.377648                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 59685.377648                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 59685.377648                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 59685.377648                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 59685.377648                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.966392                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1006565958                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2029366.850806                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.966392                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020779                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794818                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1485203                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1485203                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1485203                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1485203                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1485203                       # number of overall hits
system.cpu2.icache.overall_hits::total        1485203                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      1718387                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      1718387                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      1718387                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      1718387                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      1718387                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      1718387                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1485219                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1485219                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1485219                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1485219                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1485219                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1485219                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 107399.187500                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 107399.187500                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 107399.187500                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 107399.187500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 107399.187500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 107399.187500                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1461977                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1461977                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1461977                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1461977                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1461977                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1461977                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 112459.769231                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 112459.769231                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 112459.769231                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 112459.769231                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 112459.769231                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 112459.769231                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  7151                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               165440411                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  7407                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              22335.683948                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   224.900126                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    31.099874                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.878516                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.121484                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1025540                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1025540                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       677523                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        677523                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         2186                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         2186                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1602                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1602                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1703063                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1703063                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1703063                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1703063                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        16002                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        16002                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        16002                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         16002                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        16002                       # number of overall misses
system.cpu2.dcache.overall_misses::total        16002                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1536302145                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1536302145                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   1536302145                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1536302145                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   1536302145                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1536302145                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1041542                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1041542                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       677523                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       677523                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         2186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         2186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1602                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1602                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1719065                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1719065                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1719065                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1719065                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.015364                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.015364                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.009309                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.009309                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.009309                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.009309                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 96006.883202                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 96006.883202                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 96006.883202                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 96006.883202                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 96006.883202                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 96006.883202                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          850                       # number of writebacks
system.cpu2.dcache.writebacks::total              850                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         8851                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         8851                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         8851                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         8851                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         8851                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         8851                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         7151                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         7151                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         7151                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         7151                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         7151                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         7151                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    594067830                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    594067830                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    594067830                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    594067830                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    594067830                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    594067830                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006866                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006866                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004160                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004160                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004160                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004160                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 83074.790938                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 83074.790938                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 83074.790938                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 83074.790938                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 83074.790938                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 83074.790938                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.971062                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1004936115                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2026080.877016                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.971062                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020787                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794825                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1712694                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1712694                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1712694                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1712694                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1712694                       # number of overall hits
system.cpu3.icache.overall_hits::total        1712694                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      4279513                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4279513                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      4279513                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4279513                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      4279513                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4279513                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1712711                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1712711                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1712711                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1712711                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1712711                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1712711                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000010                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000010                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 251736.058824                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 251736.058824                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 251736.058824                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 251736.058824                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 251736.058824                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 251736.058824                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            4                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            4                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      3189990                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3189990                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      3189990                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3189990                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      3189990                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3189990                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 245383.846154                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 245383.846154                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 245383.846154                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 245383.846154                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 245383.846154                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 245383.846154                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5191                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               158267789                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5447                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              29055.955388                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.347383                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.652617                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.884169                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.115831                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1063740                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1063740                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       731434                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        731434                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1758                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1758                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1696                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1696                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1795174                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1795174                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1795174                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1795174                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        13055                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        13055                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          406                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          406                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        13461                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         13461                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        13461                       # number of overall misses
system.cpu3.dcache.overall_misses::total        13461                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   1061070575                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1061070575                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     53692618                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     53692618                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   1114763193                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   1114763193                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   1114763193                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   1114763193                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1076795                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1076795                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       731840                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       731840                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1758                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1758                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1696                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1696                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1808635                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1808635                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1808635                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1808635                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012124                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012124                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000555                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000555                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007443                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007443                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007443                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007443                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 81276.949445                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 81276.949445                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 132247.827586                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 132247.827586                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 82814.292623                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 82814.292623                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 82814.292623                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 82814.292623                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        66130                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets        33065                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1929                       # number of writebacks
system.cpu3.dcache.writebacks::total             1929                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         7865                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         7865                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          405                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          405                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         8270                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         8270                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         8270                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         8270                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5190                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5190                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            1                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5191                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5191                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5191                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5191                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    288267831                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    288267831                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data        44851                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total        44851                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    288312682                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    288312682                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    288312682                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    288312682                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004820                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004820                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002870                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002870                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002870                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002870                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 55542.934682                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 55542.934682                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data        44851                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total        44851                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 55540.874976                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 55540.874976                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 55540.874976                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 55540.874976                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
