#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1163-g71c36d12)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x5617808844a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x561780952e80 .scope module, "data_ram" "data_ram" 3 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x7f04cc0cd018 .functor BUFZ 1, C4<z>; HiZ drive
v0x56178094f4d0_0 .net "clk", 0 0, o0x7f04cc0cd018;  0 drivers
o0x7f04cc0cd048 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x561780953c00_0 .net "data_address", 31 0, o0x7f04cc0cd048;  0 drivers
o0x7f04cc0cd078 .functor BUFZ 1, C4<z>; HiZ drive
v0x561780958ec0_0 .net "data_read", 0 0, o0x7f04cc0cd078;  0 drivers
v0x5617809591f0_0 .var "data_readdata", 31 0;
o0x7f04cc0cd0d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x56178095a300_0 .net "data_write", 0 0, o0x7f04cc0cd0d8;  0 drivers
o0x7f04cc0cd108 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x56178095c320_0 .net "data_writedata", 31 0, o0x7f04cc0cd108;  0 drivers
S_0x56178092d640 .scope module, "instruction_ram" "instruction_ram" 4 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
o0x7f04cc0cd258 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x561780973390_0 .net "instr_address", 31 0, o0x7f04cc0cd258;  0 drivers
v0x561780973490_0 .var "instr_readdata", 31 0;
S_0x56178093ff30 .scope module, "sltu_tb" "sltu_tb" 5 1;
 .timescale 0 0;
v0x561780981ae0_0 .net "active", 0 0, L_0x56178099be40;  1 drivers
v0x561780981ba0_0 .var "clk", 0 0;
v0x561780981c40_0 .var "clk_enable", 0 0;
v0x561780981d30_0 .net "data_address", 31 0, L_0x561780999a10;  1 drivers
v0x561780981dd0_0 .net "data_read", 0 0, L_0x561780997590;  1 drivers
v0x561780981ec0_0 .var "data_readdata", 31 0;
v0x561780981f90_0 .net "data_write", 0 0, L_0x5617809973b0;  1 drivers
v0x561780982060_0 .net "data_writedata", 31 0, L_0x561780999700;  1 drivers
v0x561780982130_0 .net "instr_address", 31 0, L_0x56178099ad70;  1 drivers
v0x561780982290_0 .var "instr_readdata", 31 0;
v0x561780982330_0 .net "register_v0", 31 0, L_0x561780999690;  1 drivers
v0x561780982420_0 .var "reset", 0 0;
S_0x561780940300 .scope begin, "$unm_blk_3" "$unm_blk_3" 5 36, 5 36 0, S_0x56178093ff30;
 .timescale 0 0;
v0x561780973660_0 .var "expected", 31 0;
v0x561780973760_0 .var "funct", 5 0;
v0x561780973840_0 .var "i", 4 0;
v0x561780973900_0 .var "imm", 15 0;
v0x5617809739e0_0 .var "imm_instr", 31 0;
v0x561780973b10_0 .var "opcode", 5 0;
v0x561780973bf0_0 .var "r_instr", 31 0;
v0x561780973cd0_0 .var "rd", 4 0;
v0x561780973db0_0 .var "rs", 4 0;
v0x561780973e90_0 .var "rt", 4 0;
v0x561780973f70_0 .var "shamt", 4 0;
v0x561780974050_0 .var "test", 31 0;
E_0x5617808ccb40 .event posedge, v0x561780975f80_0;
S_0x561780940730 .scope module, "dut" "mips_cpu_harvard" 5 125, 6 1 0, S_0x56178093ff30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x56178094f3b0 .functor OR 1, L_0x561780992d90, L_0x561780993010, C4<0>, C4<0>;
L_0x5617808b9d80 .functor BUFZ 1, L_0x5617809927f0, C4<0>, C4<0>, C4<0>;
L_0x5617809590d0 .functor BUFZ 1, L_0x561780992990, C4<0>, C4<0>, C4<0>;
L_0x56178095a160 .functor BUFZ 1, L_0x561780992990, C4<0>, C4<0>, C4<0>;
L_0x561780993550 .functor AND 1, L_0x5617809927f0, L_0x561780993850, C4<1>, C4<1>;
L_0x56178095c200 .functor OR 1, L_0x561780993550, L_0x561780993430, C4<0>, C4<0>;
L_0x5617808fdbf0 .functor OR 1, L_0x56178095c200, L_0x561780993660, C4<0>, C4<0>;
L_0x561780993af0 .functor OR 1, L_0x5617808fdbf0, L_0x561780995150, C4<0>, C4<0>;
L_0x561780993c00 .functor OR 1, L_0x561780993af0, L_0x5617809948b0, C4<0>, C4<0>;
L_0x561780993cc0 .functor BUFZ 1, L_0x561780992ab0, C4<0>, C4<0>, C4<0>;
L_0x5617809947a0 .functor AND 1, L_0x561780994210, L_0x561780994570, C4<1>, C4<1>;
L_0x5617809948b0 .functor OR 1, L_0x561780993f10, L_0x5617809947a0, C4<0>, C4<0>;
L_0x561780995150 .functor AND 1, L_0x561780994c80, L_0x561780994f30, C4<1>, C4<1>;
L_0x561780995900 .functor OR 1, L_0x5617809953a0, L_0x5617809956c0, C4<0>, C4<0>;
L_0x561780994a10 .functor OR 1, L_0x561780995e70, L_0x561780996170, C4<0>, C4<0>;
L_0x561780996050 .functor AND 1, L_0x561780995b80, L_0x561780994a10, C4<1>, C4<1>;
L_0x561780996970 .functor OR 1, L_0x561780996600, L_0x561780996880, C4<0>, C4<0>;
L_0x561780996c70 .functor OR 1, L_0x561780996970, L_0x561780996a80, C4<0>, C4<0>;
L_0x561780996e20 .functor AND 1, L_0x5617809927f0, L_0x561780996c70, C4<1>, C4<1>;
L_0x561780996fd0 .functor AND 1, L_0x5617809927f0, L_0x561780996ee0, C4<1>, C4<1>;
L_0x5617809972f0 .functor AND 1, L_0x5617809927f0, L_0x561780996d80, C4<1>, C4<1>;
L_0x561780997590 .functor BUFZ 1, L_0x5617809590d0, C4<0>, C4<0>, C4<0>;
L_0x561780998220 .functor AND 1, L_0x56178099be40, L_0x561780993c00, C4<1>, C4<1>;
L_0x561780998330 .functor OR 1, L_0x5617809948b0, L_0x561780995150, C4<0>, C4<0>;
L_0x561780999700 .functor BUFZ 32, L_0x561780999580, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5617809997c0 .functor BUFZ 32, L_0x561780998510, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x561780999910 .functor BUFZ 32, L_0x561780999580, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x561780999a10 .functor BUFZ 32, v0x561780975010_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56178099aa10 .functor AND 1, v0x561780981c40_0, L_0x561780996e20, C4<1>, C4<1>;
L_0x56178099aa80 .functor AND 1, L_0x56178099aa10, v0x56178097ec70_0, C4<1>, C4<1>;
L_0x56178099ad70 .functor BUFZ 32, v0x561780976040_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56178099be40 .functor BUFZ 1, v0x56178097ec70_0, C4<0>, C4<0>, C4<0>;
L_0x56178099bfc0 .functor AND 1, v0x561780981c40_0, v0x56178097ec70_0, C4<1>, C4<1>;
v0x561780978d60_0 .net *"_ivl_100", 31 0, L_0x561780994a80;  1 drivers
L_0x7f04cc084498 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561780978e60_0 .net *"_ivl_103", 25 0, L_0x7f04cc084498;  1 drivers
L_0x7f04cc0844e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561780978f40_0 .net/2u *"_ivl_104", 31 0, L_0x7f04cc0844e0;  1 drivers
v0x561780979000_0 .net *"_ivl_106", 0 0, L_0x561780994c80;  1 drivers
v0x5617809790c0_0 .net *"_ivl_109", 5 0, L_0x561780994e90;  1 drivers
L_0x7f04cc084528 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x5617809791a0_0 .net/2u *"_ivl_110", 5 0, L_0x7f04cc084528;  1 drivers
v0x561780979280_0 .net *"_ivl_112", 0 0, L_0x561780994f30;  1 drivers
v0x561780979340_0 .net *"_ivl_116", 31 0, L_0x5617809952b0;  1 drivers
L_0x7f04cc084570 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561780979420_0 .net *"_ivl_119", 25 0, L_0x7f04cc084570;  1 drivers
L_0x7f04cc0840a8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x561780979500_0 .net/2u *"_ivl_12", 5 0, L_0x7f04cc0840a8;  1 drivers
L_0x7f04cc0845b8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x5617809795e0_0 .net/2u *"_ivl_120", 31 0, L_0x7f04cc0845b8;  1 drivers
v0x5617809796c0_0 .net *"_ivl_122", 0 0, L_0x5617809953a0;  1 drivers
v0x561780979780_0 .net *"_ivl_124", 31 0, L_0x5617809955d0;  1 drivers
L_0x7f04cc084600 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561780979860_0 .net *"_ivl_127", 25 0, L_0x7f04cc084600;  1 drivers
L_0x7f04cc084648 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x561780979940_0 .net/2u *"_ivl_128", 31 0, L_0x7f04cc084648;  1 drivers
v0x561780979a20_0 .net *"_ivl_130", 0 0, L_0x5617809956c0;  1 drivers
v0x561780979ae0_0 .net *"_ivl_134", 31 0, L_0x561780995a90;  1 drivers
L_0x7f04cc084690 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561780979cd0_0 .net *"_ivl_137", 25 0, L_0x7f04cc084690;  1 drivers
L_0x7f04cc0846d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561780979db0_0 .net/2u *"_ivl_138", 31 0, L_0x7f04cc0846d8;  1 drivers
v0x561780979e90_0 .net *"_ivl_140", 0 0, L_0x561780995b80;  1 drivers
v0x561780979f50_0 .net *"_ivl_143", 5 0, L_0x561780995dd0;  1 drivers
L_0x7f04cc084720 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x56178097a030_0 .net/2u *"_ivl_144", 5 0, L_0x7f04cc084720;  1 drivers
v0x56178097a110_0 .net *"_ivl_146", 0 0, L_0x561780995e70;  1 drivers
v0x56178097a1d0_0 .net *"_ivl_149", 5 0, L_0x5617809960d0;  1 drivers
L_0x7f04cc084768 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x56178097a2b0_0 .net/2u *"_ivl_150", 5 0, L_0x7f04cc084768;  1 drivers
v0x56178097a390_0 .net *"_ivl_152", 0 0, L_0x561780996170;  1 drivers
v0x56178097a450_0 .net *"_ivl_155", 0 0, L_0x561780994a10;  1 drivers
v0x56178097a510_0 .net *"_ivl_159", 1 0, L_0x561780996510;  1 drivers
L_0x7f04cc0840f0 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x56178097a5f0_0 .net/2u *"_ivl_16", 5 0, L_0x7f04cc0840f0;  1 drivers
L_0x7f04cc0847b0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x56178097a6d0_0 .net/2u *"_ivl_160", 1 0, L_0x7f04cc0847b0;  1 drivers
v0x56178097a7b0_0 .net *"_ivl_162", 0 0, L_0x561780996600;  1 drivers
L_0x7f04cc0847f8 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x56178097a870_0 .net/2u *"_ivl_164", 5 0, L_0x7f04cc0847f8;  1 drivers
v0x56178097a950_0 .net *"_ivl_166", 0 0, L_0x561780996880;  1 drivers
v0x56178097ac20_0 .net *"_ivl_169", 0 0, L_0x561780996970;  1 drivers
L_0x7f04cc084840 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x56178097ace0_0 .net/2u *"_ivl_170", 5 0, L_0x7f04cc084840;  1 drivers
v0x56178097adc0_0 .net *"_ivl_172", 0 0, L_0x561780996a80;  1 drivers
v0x56178097ae80_0 .net *"_ivl_175", 0 0, L_0x561780996c70;  1 drivers
L_0x7f04cc084888 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x56178097af40_0 .net/2u *"_ivl_178", 5 0, L_0x7f04cc084888;  1 drivers
v0x56178097b020_0 .net *"_ivl_180", 0 0, L_0x561780996ee0;  1 drivers
L_0x7f04cc0848d0 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x56178097b0e0_0 .net/2u *"_ivl_184", 5 0, L_0x7f04cc0848d0;  1 drivers
v0x56178097b1c0_0 .net *"_ivl_186", 0 0, L_0x561780996d80;  1 drivers
L_0x7f04cc084918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56178097b280_0 .net/2u *"_ivl_190", 0 0, L_0x7f04cc084918;  1 drivers
v0x56178097b360_0 .net *"_ivl_20", 31 0, L_0x561780992c50;  1 drivers
L_0x7f04cc084960 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x56178097b440_0 .net/2u *"_ivl_200", 4 0, L_0x7f04cc084960;  1 drivers
v0x56178097b520_0 .net *"_ivl_203", 4 0, L_0x561780997ab0;  1 drivers
v0x56178097b600_0 .net *"_ivl_205", 4 0, L_0x561780997cd0;  1 drivers
v0x56178097b6e0_0 .net *"_ivl_206", 4 0, L_0x561780997d70;  1 drivers
v0x56178097b7c0_0 .net *"_ivl_213", 0 0, L_0x561780998330;  1 drivers
L_0x7f04cc0849a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x56178097b880_0 .net/2u *"_ivl_214", 31 0, L_0x7f04cc0849a8;  1 drivers
v0x56178097b960_0 .net *"_ivl_216", 31 0, L_0x561780998470;  1 drivers
v0x56178097ba40_0 .net *"_ivl_218", 31 0, L_0x561780998720;  1 drivers
v0x56178097bb20_0 .net *"_ivl_220", 31 0, L_0x5617809988b0;  1 drivers
v0x56178097bc00_0 .net *"_ivl_222", 31 0, L_0x561780998bf0;  1 drivers
L_0x7f04cc084138 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56178097bce0_0 .net *"_ivl_23", 25 0, L_0x7f04cc084138;  1 drivers
v0x56178097bdc0_0 .net *"_ivl_235", 0 0, L_0x56178099aa10;  1 drivers
L_0x7f04cc084ac8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x56178097be80_0 .net/2u *"_ivl_238", 31 0, L_0x7f04cc084ac8;  1 drivers
L_0x7f04cc084180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x56178097bf60_0 .net/2u *"_ivl_24", 31 0, L_0x7f04cc084180;  1 drivers
v0x56178097c040_0 .net *"_ivl_243", 15 0, L_0x56178099aed0;  1 drivers
v0x56178097c120_0 .net *"_ivl_244", 17 0, L_0x56178099b140;  1 drivers
L_0x7f04cc084b10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56178097c200_0 .net *"_ivl_247", 1 0, L_0x7f04cc084b10;  1 drivers
v0x56178097c2e0_0 .net *"_ivl_250", 15 0, L_0x56178099b280;  1 drivers
L_0x7f04cc084b58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56178097c3c0_0 .net *"_ivl_252", 1 0, L_0x7f04cc084b58;  1 drivers
v0x56178097c4a0_0 .net *"_ivl_255", 0 0, L_0x56178099b690;  1 drivers
L_0x7f04cc084ba0 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x56178097c580_0 .net/2u *"_ivl_256", 13 0, L_0x7f04cc084ba0;  1 drivers
L_0x7f04cc084be8 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x56178097c660_0 .net/2u *"_ivl_258", 13 0, L_0x7f04cc084be8;  1 drivers
v0x56178097cb50_0 .net *"_ivl_26", 0 0, L_0x561780992d90;  1 drivers
v0x56178097cc10_0 .net *"_ivl_260", 13 0, L_0x56178099b970;  1 drivers
v0x56178097ccf0_0 .net *"_ivl_28", 31 0, L_0x561780992f20;  1 drivers
L_0x7f04cc0841c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56178097cdd0_0 .net *"_ivl_31", 25 0, L_0x7f04cc0841c8;  1 drivers
L_0x7f04cc084210 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x56178097ceb0_0 .net/2u *"_ivl_32", 31 0, L_0x7f04cc084210;  1 drivers
v0x56178097cf90_0 .net *"_ivl_34", 0 0, L_0x561780993010;  1 drivers
v0x56178097d050_0 .net *"_ivl_4", 31 0, L_0x561780982690;  1 drivers
v0x56178097d130_0 .net *"_ivl_45", 2 0, L_0x561780993300;  1 drivers
L_0x7f04cc084258 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x56178097d210_0 .net/2u *"_ivl_46", 2 0, L_0x7f04cc084258;  1 drivers
v0x56178097d2f0_0 .net *"_ivl_51", 2 0, L_0x5617809935c0;  1 drivers
L_0x7f04cc0842a0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x56178097d3d0_0 .net/2u *"_ivl_52", 2 0, L_0x7f04cc0842a0;  1 drivers
v0x56178097d4b0_0 .net *"_ivl_57", 0 0, L_0x561780993850;  1 drivers
v0x56178097d570_0 .net *"_ivl_59", 0 0, L_0x561780993550;  1 drivers
v0x56178097d630_0 .net *"_ivl_61", 0 0, L_0x56178095c200;  1 drivers
v0x56178097d6f0_0 .net *"_ivl_63", 0 0, L_0x5617808fdbf0;  1 drivers
v0x56178097d7b0_0 .net *"_ivl_65", 0 0, L_0x561780993af0;  1 drivers
L_0x7f04cc084018 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56178097d870_0 .net *"_ivl_7", 25 0, L_0x7f04cc084018;  1 drivers
v0x56178097d950_0 .net *"_ivl_70", 31 0, L_0x561780993de0;  1 drivers
L_0x7f04cc0842e8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56178097da30_0 .net *"_ivl_73", 25 0, L_0x7f04cc0842e8;  1 drivers
L_0x7f04cc084330 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x56178097db10_0 .net/2u *"_ivl_74", 31 0, L_0x7f04cc084330;  1 drivers
v0x56178097dbf0_0 .net *"_ivl_76", 0 0, L_0x561780993f10;  1 drivers
v0x56178097dcb0_0 .net *"_ivl_78", 31 0, L_0x561780994080;  1 drivers
L_0x7f04cc084060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56178097dd90_0 .net/2u *"_ivl_8", 31 0, L_0x7f04cc084060;  1 drivers
L_0x7f04cc084378 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56178097de70_0 .net *"_ivl_81", 25 0, L_0x7f04cc084378;  1 drivers
L_0x7f04cc0843c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x56178097df50_0 .net/2u *"_ivl_82", 31 0, L_0x7f04cc0843c0;  1 drivers
v0x56178097e030_0 .net *"_ivl_84", 0 0, L_0x561780994210;  1 drivers
v0x56178097e0f0_0 .net *"_ivl_87", 0 0, L_0x561780994380;  1 drivers
v0x56178097e1d0_0 .net *"_ivl_88", 31 0, L_0x561780994120;  1 drivers
L_0x7f04cc084408 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56178097e2b0_0 .net *"_ivl_91", 30 0, L_0x7f04cc084408;  1 drivers
L_0x7f04cc084450 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x56178097e390_0 .net/2u *"_ivl_92", 31 0, L_0x7f04cc084450;  1 drivers
v0x56178097e470_0 .net *"_ivl_94", 0 0, L_0x561780994570;  1 drivers
v0x56178097e530_0 .net *"_ivl_97", 0 0, L_0x5617809947a0;  1 drivers
v0x56178097e5f0_0 .net "active", 0 0, L_0x56178099be40;  alias, 1 drivers
v0x56178097e6b0_0 .net "alu_op1", 31 0, L_0x5617809997c0;  1 drivers
v0x56178097e770_0 .net "alu_op2", 31 0, L_0x561780999910;  1 drivers
v0x56178097e830_0 .net "alui_instr", 0 0, L_0x561780993430;  1 drivers
v0x56178097e8f0_0 .net "b_flag", 0 0, v0x561780974b40_0;  1 drivers
v0x56178097e990_0 .net "b_imm", 17 0, L_0x56178099b550;  1 drivers
v0x56178097ea50_0 .net "b_offset", 31 0, L_0x56178099bb00;  1 drivers
v0x56178097eb30_0 .net "clk", 0 0, v0x561780981ba0_0;  1 drivers
v0x56178097ebd0_0 .net "clk_enable", 0 0, v0x561780981c40_0;  1 drivers
v0x56178097ec70_0 .var "cpu_active", 0 0;
v0x56178097ed10_0 .net "curr_addr", 31 0, v0x561780976040_0;  1 drivers
v0x56178097ee00_0 .net "curr_addr_p4", 31 0, L_0x56178099acd0;  1 drivers
v0x56178097eec0_0 .net "data_address", 31 0, L_0x561780999a10;  alias, 1 drivers
v0x56178097efa0_0 .net "data_read", 0 0, L_0x561780997590;  alias, 1 drivers
v0x56178097f060_0 .net "data_readdata", 31 0, v0x561780981ec0_0;  1 drivers
v0x56178097f140_0 .net "data_write", 0 0, L_0x5617809973b0;  alias, 1 drivers
v0x56178097f200_0 .net "data_writedata", 31 0, L_0x561780999700;  alias, 1 drivers
v0x56178097f2e0_0 .net "funct_code", 5 0, L_0x561780982560;  1 drivers
v0x56178097f3c0_0 .net "hi_out", 31 0, v0x561780976700_0;  1 drivers
v0x56178097f4b0_0 .net "hl_reg_enable", 0 0, L_0x56178099aa80;  1 drivers
v0x56178097f550_0 .net "instr_address", 31 0, L_0x56178099ad70;  alias, 1 drivers
v0x56178097f610_0 .net "instr_opcode", 5 0, L_0x5617809824c0;  1 drivers
v0x56178097f6f0_0 .net "instr_readdata", 31 0, v0x561780982290_0;  1 drivers
v0x56178097f7b0_0 .net "j_imm", 0 0, L_0x561780995900;  1 drivers
v0x56178097f850_0 .net "j_reg", 0 0, L_0x561780996050;  1 drivers
v0x56178097f910_0 .net "l_type", 0 0, L_0x561780993660;  1 drivers
v0x56178097f9d0_0 .net "link_const", 0 0, L_0x5617809948b0;  1 drivers
v0x56178097fa90_0 .net "link_reg", 0 0, L_0x561780995150;  1 drivers
v0x56178097fb50_0 .net "lo_out", 31 0, v0x561780976f50_0;  1 drivers
v0x56178097fc40_0 .net "lw", 0 0, L_0x561780992990;  1 drivers
v0x56178097fce0_0 .net "mem_read", 0 0, L_0x5617809590d0;  1 drivers
v0x56178097fda0_0 .net "mem_to_reg", 0 0, L_0x56178095a160;  1 drivers
v0x561780980670_0 .net "mem_write", 0 0, L_0x561780993cc0;  1 drivers
v0x561780980730_0 .net "memaddroffset", 31 0, v0x561780975010_0;  1 drivers
v0x561780980820_0 .net "mfhi", 0 0, L_0x561780996fd0;  1 drivers
v0x5617809808c0_0 .net "mflo", 0 0, L_0x5617809972f0;  1 drivers
v0x561780980980_0 .net "movefrom", 0 0, L_0x56178094f3b0;  1 drivers
v0x561780980a40_0 .net "muldiv", 0 0, L_0x561780996e20;  1 drivers
v0x561780980b00_0 .var "next_instr_addr", 31 0;
v0x561780980bf0_0 .net "pc_enable", 0 0, L_0x56178099bfc0;  1 drivers
v0x561780980cc0_0 .net "r_format", 0 0, L_0x5617809927f0;  1 drivers
v0x561780980d60_0 .net "reg_a_read_data", 31 0, L_0x561780998510;  1 drivers
v0x561780980e30_0 .net "reg_a_read_index", 4 0, L_0x561780997760;  1 drivers
v0x561780980f00_0 .net "reg_b_read_data", 31 0, L_0x561780999580;  1 drivers
v0x561780980fd0_0 .net "reg_b_read_index", 4 0, L_0x5617809979c0;  1 drivers
v0x5617809810a0_0 .net "reg_dst", 0 0, L_0x5617808b9d80;  1 drivers
v0x561780981140_0 .net "reg_write", 0 0, L_0x561780993c00;  1 drivers
v0x561780981200_0 .net "reg_write_data", 31 0, L_0x561780998d80;  1 drivers
v0x5617809812f0_0 .net "reg_write_enable", 0 0, L_0x561780998220;  1 drivers
v0x5617809813c0_0 .net "reg_write_index", 4 0, L_0x561780998090;  1 drivers
v0x561780981490_0 .net "register_v0", 31 0, L_0x561780999690;  alias, 1 drivers
v0x561780981560_0 .net "reset", 0 0, v0x561780982420_0;  1 drivers
v0x561780981690_0 .net "result", 31 0, v0x561780975470_0;  1 drivers
v0x561780981760_0 .net "result_hi", 31 0, v0x561780974d70_0;  1 drivers
v0x561780981800_0 .net "result_lo", 31 0, v0x561780974f30_0;  1 drivers
v0x5617809818a0_0 .net "sw", 0 0, L_0x561780992ab0;  1 drivers
E_0x5617808ce600/0 .event anyedge, v0x561780974b40_0, v0x56178097ee00_0, v0x56178097ea50_0, v0x56178097f7b0_0;
E_0x5617808ce600/1 .event anyedge, v0x561780974e50_0, v0x56178097f850_0, v0x561780977d40_0;
E_0x5617808ce600 .event/or E_0x5617808ce600/0, E_0x5617808ce600/1;
L_0x5617809824c0 .part v0x561780982290_0, 26, 6;
L_0x561780982560 .part v0x561780982290_0, 0, 6;
L_0x561780982690 .concat [ 6 26 0 0], L_0x5617809824c0, L_0x7f04cc084018;
L_0x5617809927f0 .cmp/eq 32, L_0x561780982690, L_0x7f04cc084060;
L_0x561780992990 .cmp/eq 6, L_0x5617809824c0, L_0x7f04cc0840a8;
L_0x561780992ab0 .cmp/eq 6, L_0x5617809824c0, L_0x7f04cc0840f0;
L_0x561780992c50 .concat [ 6 26 0 0], L_0x5617809824c0, L_0x7f04cc084138;
L_0x561780992d90 .cmp/eq 32, L_0x561780992c50, L_0x7f04cc084180;
L_0x561780992f20 .concat [ 6 26 0 0], L_0x5617809824c0, L_0x7f04cc0841c8;
L_0x561780993010 .cmp/eq 32, L_0x561780992f20, L_0x7f04cc084210;
L_0x561780993300 .part L_0x5617809824c0, 3, 3;
L_0x561780993430 .cmp/eq 3, L_0x561780993300, L_0x7f04cc084258;
L_0x5617809935c0 .part L_0x5617809824c0, 3, 3;
L_0x561780993660 .cmp/eq 3, L_0x5617809935c0, L_0x7f04cc0842a0;
L_0x561780993850 .reduce/nor L_0x561780996e20;
L_0x561780993de0 .concat [ 6 26 0 0], L_0x5617809824c0, L_0x7f04cc0842e8;
L_0x561780993f10 .cmp/eq 32, L_0x561780993de0, L_0x7f04cc084330;
L_0x561780994080 .concat [ 6 26 0 0], L_0x5617809824c0, L_0x7f04cc084378;
L_0x561780994210 .cmp/eq 32, L_0x561780994080, L_0x7f04cc0843c0;
L_0x561780994380 .part v0x561780982290_0, 20, 1;
L_0x561780994120 .concat [ 1 31 0 0], L_0x561780994380, L_0x7f04cc084408;
L_0x561780994570 .cmp/eq 32, L_0x561780994120, L_0x7f04cc084450;
L_0x561780994a80 .concat [ 6 26 0 0], L_0x5617809824c0, L_0x7f04cc084498;
L_0x561780994c80 .cmp/eq 32, L_0x561780994a80, L_0x7f04cc0844e0;
L_0x561780994e90 .part v0x561780982290_0, 0, 6;
L_0x561780994f30 .cmp/eq 6, L_0x561780994e90, L_0x7f04cc084528;
L_0x5617809952b0 .concat [ 6 26 0 0], L_0x5617809824c0, L_0x7f04cc084570;
L_0x5617809953a0 .cmp/eq 32, L_0x5617809952b0, L_0x7f04cc0845b8;
L_0x5617809955d0 .concat [ 6 26 0 0], L_0x5617809824c0, L_0x7f04cc084600;
L_0x5617809956c0 .cmp/eq 32, L_0x5617809955d0, L_0x7f04cc084648;
L_0x561780995a90 .concat [ 6 26 0 0], L_0x5617809824c0, L_0x7f04cc084690;
L_0x561780995b80 .cmp/eq 32, L_0x561780995a90, L_0x7f04cc0846d8;
L_0x561780995dd0 .part v0x561780982290_0, 0, 6;
L_0x561780995e70 .cmp/eq 6, L_0x561780995dd0, L_0x7f04cc084720;
L_0x5617809960d0 .part v0x561780982290_0, 0, 6;
L_0x561780996170 .cmp/eq 6, L_0x5617809960d0, L_0x7f04cc084768;
L_0x561780996510 .part L_0x561780982560, 3, 2;
L_0x561780996600 .cmp/eq 2, L_0x561780996510, L_0x7f04cc0847b0;
L_0x561780996880 .cmp/eq 6, L_0x561780982560, L_0x7f04cc0847f8;
L_0x561780996a80 .cmp/eq 6, L_0x561780982560, L_0x7f04cc084840;
L_0x561780996ee0 .cmp/eq 6, L_0x561780982560, L_0x7f04cc084888;
L_0x561780996d80 .cmp/eq 6, L_0x561780982560, L_0x7f04cc0848d0;
L_0x5617809973b0 .functor MUXZ 1, L_0x7f04cc084918, L_0x561780993cc0, L_0x56178099be40, C4<>;
L_0x561780997760 .part v0x561780982290_0, 21, 5;
L_0x5617809979c0 .part v0x561780982290_0, 16, 5;
L_0x561780997ab0 .part v0x561780982290_0, 11, 5;
L_0x561780997cd0 .part v0x561780982290_0, 16, 5;
L_0x561780997d70 .functor MUXZ 5, L_0x561780997cd0, L_0x561780997ab0, L_0x5617808b9d80, C4<>;
L_0x561780998090 .functor MUXZ 5, L_0x561780997d70, L_0x7f04cc084960, L_0x5617809948b0, C4<>;
L_0x561780998470 .arith/sum 32, L_0x56178099acd0, L_0x7f04cc0849a8;
L_0x561780998720 .functor MUXZ 32, v0x561780975470_0, v0x561780981ec0_0, L_0x56178095a160, C4<>;
L_0x5617809988b0 .functor MUXZ 32, L_0x561780998720, v0x561780976f50_0, L_0x5617809972f0, C4<>;
L_0x561780998bf0 .functor MUXZ 32, L_0x5617809988b0, v0x561780976700_0, L_0x561780996fd0, C4<>;
L_0x561780998d80 .functor MUXZ 32, L_0x561780998bf0, L_0x561780998470, L_0x561780998330, C4<>;
L_0x56178099acd0 .arith/sum 32, v0x561780976040_0, L_0x7f04cc084ac8;
L_0x56178099aed0 .part v0x561780982290_0, 0, 16;
L_0x56178099b140 .concat [ 16 2 0 0], L_0x56178099aed0, L_0x7f04cc084b10;
L_0x56178099b280 .part L_0x56178099b140, 0, 16;
L_0x56178099b550 .concat [ 2 16 0 0], L_0x7f04cc084b58, L_0x56178099b280;
L_0x56178099b690 .part L_0x56178099b550, 17, 1;
L_0x56178099b970 .functor MUXZ 14, L_0x7f04cc084be8, L_0x7f04cc084ba0, L_0x56178099b690, C4<>;
L_0x56178099bb00 .concat [ 18 14 0 0], L_0x56178099b550, L_0x56178099b970;
S_0x561780952ab0 .scope module, "cpu_alu" "alu" 6 158, 7 1 0, S_0x561780940730;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x5617809744d0_0 .net *"_ivl_10", 15 0, L_0x56178099a3d0;  1 drivers
L_0x7f04cc084a80 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5617809745d0_0 .net/2u *"_ivl_14", 15 0, L_0x7f04cc084a80;  1 drivers
v0x5617809746b0_0 .net *"_ivl_17", 15 0, L_0x56178099a640;  1 drivers
v0x561780974770_0 .net *"_ivl_5", 0 0, L_0x561780999cb0;  1 drivers
v0x561780974850_0 .net *"_ivl_6", 15 0, L_0x561780999d50;  1 drivers
v0x561780974980_0 .net *"_ivl_9", 15 0, L_0x56178099a120;  1 drivers
v0x561780974a60_0 .net "addr_rt", 4 0, L_0x56178099a970;  1 drivers
v0x561780974b40_0 .var "b_flag", 0 0;
v0x561780974c00_0 .net "funct", 5 0, L_0x561780999c10;  1 drivers
v0x561780974d70_0 .var "hi", 31 0;
v0x561780974e50_0 .net "instructionword", 31 0, v0x561780982290_0;  alias, 1 drivers
v0x561780974f30_0 .var "lo", 31 0;
v0x561780975010_0 .var "memaddroffset", 31 0;
v0x5617809750f0_0 .var "multresult", 63 0;
v0x5617809751d0_0 .net "op1", 31 0, L_0x5617809997c0;  alias, 1 drivers
v0x5617809752b0_0 .net "op2", 31 0, L_0x561780999910;  alias, 1 drivers
v0x561780975390_0 .net "opcode", 5 0, L_0x561780999b70;  1 drivers
v0x561780975470_0 .var "result", 31 0;
v0x561780975550_0 .net "shamt", 4 0, L_0x56178099a870;  1 drivers
v0x561780975630_0 .net/s "sign_op1", 31 0, L_0x5617809997c0;  alias, 1 drivers
v0x5617809756f0_0 .net/s "sign_op2", 31 0, L_0x561780999910;  alias, 1 drivers
v0x561780975790_0 .net "simmediatedata", 31 0, L_0x56178099a4b0;  1 drivers
v0x561780975850_0 .net "simmediatedatas", 31 0, L_0x56178099a4b0;  alias, 1 drivers
v0x561780975910_0 .net "uimmediatedata", 31 0, L_0x56178099a730;  1 drivers
v0x5617809759d0_0 .net "unsign_op1", 31 0, L_0x5617809997c0;  alias, 1 drivers
v0x561780975a90_0 .net "unsign_op2", 31 0, L_0x561780999910;  alias, 1 drivers
v0x561780975ba0_0 .var "unsigned_result", 31 0;
E_0x5617808a67b0/0 .event anyedge, v0x561780975390_0, v0x561780974c00_0, v0x5617809752b0_0, v0x561780975550_0;
E_0x5617808a67b0/1 .event anyedge, v0x5617809751d0_0, v0x5617809750f0_0, v0x561780974a60_0, v0x561780975790_0;
E_0x5617808a67b0/2 .event anyedge, v0x561780975910_0, v0x561780975ba0_0;
E_0x5617808a67b0 .event/or E_0x5617808a67b0/0, E_0x5617808a67b0/1, E_0x5617808a67b0/2;
L_0x561780999b70 .part v0x561780982290_0, 26, 6;
L_0x561780999c10 .part v0x561780982290_0, 0, 6;
L_0x561780999cb0 .part v0x561780982290_0, 15, 1;
LS_0x561780999d50_0_0 .concat [ 1 1 1 1], L_0x561780999cb0, L_0x561780999cb0, L_0x561780999cb0, L_0x561780999cb0;
LS_0x561780999d50_0_4 .concat [ 1 1 1 1], L_0x561780999cb0, L_0x561780999cb0, L_0x561780999cb0, L_0x561780999cb0;
LS_0x561780999d50_0_8 .concat [ 1 1 1 1], L_0x561780999cb0, L_0x561780999cb0, L_0x561780999cb0, L_0x561780999cb0;
LS_0x561780999d50_0_12 .concat [ 1 1 1 1], L_0x561780999cb0, L_0x561780999cb0, L_0x561780999cb0, L_0x561780999cb0;
L_0x561780999d50 .concat [ 4 4 4 4], LS_0x561780999d50_0_0, LS_0x561780999d50_0_4, LS_0x561780999d50_0_8, LS_0x561780999d50_0_12;
L_0x56178099a120 .part v0x561780982290_0, 0, 16;
L_0x56178099a3d0 .concat [ 16 0 0 0], L_0x56178099a120;
L_0x56178099a4b0 .concat [ 16 16 0 0], L_0x56178099a3d0, L_0x561780999d50;
L_0x56178099a640 .part v0x561780982290_0, 0, 16;
L_0x56178099a730 .concat [ 16 16 0 0], L_0x56178099a640, L_0x7f04cc084a80;
L_0x56178099a870 .part v0x561780982290_0, 6, 5;
L_0x56178099a970 .part v0x561780982290_0, 16, 5;
S_0x561780975dd0 .scope module, "cpu_pc" "pc" 6 235, 8 1 0, S_0x561780940730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
v0x561780975f80_0 .net "clk", 0 0, v0x561780981ba0_0;  alias, 1 drivers
v0x561780976040_0 .var "curr_addr", 31 0;
v0x561780976120_0 .net "enable", 0 0, L_0x56178099bfc0;  alias, 1 drivers
v0x5617809761c0_0 .net "next_addr", 31 0, v0x561780980b00_0;  1 drivers
v0x5617809762a0_0 .net "reset", 0 0, v0x561780982420_0;  alias, 1 drivers
S_0x561780976450 .scope module, "hi" "hl_reg" 6 185, 9 1 0, S_0x561780940730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x561780976630_0 .net "clk", 0 0, v0x561780981ba0_0;  alias, 1 drivers
v0x561780976700_0 .var "data", 31 0;
v0x5617809767c0_0 .net "data_in", 31 0, v0x561780974d70_0;  alias, 1 drivers
v0x5617809768c0_0 .net "data_out", 31 0, v0x561780976700_0;  alias, 1 drivers
v0x561780976980_0 .net "enable", 0 0, L_0x56178099aa80;  alias, 1 drivers
v0x561780976a90_0 .net "reset", 0 0, v0x561780982420_0;  alias, 1 drivers
S_0x561780976be0 .scope module, "lo" "hl_reg" 6 177, 9 1 0, S_0x561780940730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x561780976e40_0 .net "clk", 0 0, v0x561780981ba0_0;  alias, 1 drivers
v0x561780976f50_0 .var "data", 31 0;
v0x561780977030_0 .net "data_in", 31 0, v0x561780974f30_0;  alias, 1 drivers
v0x561780977100_0 .net "data_out", 31 0, v0x561780976f50_0;  alias, 1 drivers
v0x5617809771c0_0 .net "enable", 0 0, L_0x56178099aa80;  alias, 1 drivers
v0x5617809772b0_0 .net "reset", 0 0, v0x561780982420_0;  alias, 1 drivers
S_0x561780977420 .scope module, "register" "regfile" 6 124, 10 1 0, S_0x561780940730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x561780998510 .functor BUFZ 32, L_0x561780999120, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x561780999580 .functor BUFZ 32, L_0x5617809993a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5617809781a0_2 .array/port v0x5617809781a0, 2;
L_0x561780999690 .functor BUFZ 32, v0x5617809781a0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x561780977650_0 .net *"_ivl_0", 31 0, L_0x561780999120;  1 drivers
v0x561780977750_0 .net *"_ivl_10", 6 0, L_0x561780999440;  1 drivers
L_0x7f04cc084a38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561780977830_0 .net *"_ivl_13", 1 0, L_0x7f04cc084a38;  1 drivers
v0x5617809778f0_0 .net *"_ivl_2", 6 0, L_0x5617809991c0;  1 drivers
L_0x7f04cc0849f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5617809779d0_0 .net *"_ivl_5", 1 0, L_0x7f04cc0849f0;  1 drivers
v0x561780977b00_0 .net *"_ivl_8", 31 0, L_0x5617809993a0;  1 drivers
v0x561780977be0_0 .net "r_clk", 0 0, v0x561780981ba0_0;  alias, 1 drivers
v0x561780977c80_0 .net "r_clk_enable", 0 0, v0x561780981c40_0;  alias, 1 drivers
v0x561780977d40_0 .net "read_data1", 31 0, L_0x561780998510;  alias, 1 drivers
v0x561780977e20_0 .net "read_data2", 31 0, L_0x561780999580;  alias, 1 drivers
v0x561780977f00_0 .net "read_reg1", 4 0, L_0x561780997760;  alias, 1 drivers
v0x561780977fe0_0 .net "read_reg2", 4 0, L_0x5617809979c0;  alias, 1 drivers
v0x5617809780c0_0 .net "register_v0", 31 0, L_0x561780999690;  alias, 1 drivers
v0x5617809781a0 .array "registers", 0 31, 31 0;
v0x561780978770_0 .net "reset", 0 0, v0x561780982420_0;  alias, 1 drivers
v0x561780978810_0 .net "write_control", 0 0, L_0x561780998220;  alias, 1 drivers
v0x5617809788d0_0 .net "write_data", 31 0, L_0x561780998d80;  alias, 1 drivers
v0x561780978ac0_0 .net "write_reg", 4 0, L_0x561780998090;  alias, 1 drivers
L_0x561780999120 .array/port v0x5617809781a0, L_0x5617809991c0;
L_0x5617809991c0 .concat [ 5 2 0 0], L_0x561780997760, L_0x7f04cc0849f0;
L_0x5617809993a0 .array/port v0x5617809781a0, L_0x561780999440;
L_0x561780999440 .concat [ 5 2 0 0], L_0x5617809979c0, L_0x7f04cc084a38;
    .scope S_0x561780977420;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5617809781a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5617809781a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5617809781a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5617809781a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5617809781a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5617809781a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5617809781a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5617809781a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5617809781a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5617809781a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5617809781a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5617809781a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5617809781a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5617809781a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5617809781a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5617809781a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5617809781a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5617809781a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5617809781a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5617809781a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5617809781a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5617809781a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5617809781a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5617809781a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5617809781a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5617809781a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5617809781a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5617809781a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5617809781a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5617809781a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5617809781a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5617809781a0, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x561780977420;
T_1 ;
    %wait E_0x5617808ccb40;
    %load/vec4 v0x561780978770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5617809781a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5617809781a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5617809781a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5617809781a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5617809781a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5617809781a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5617809781a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5617809781a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5617809781a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5617809781a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5617809781a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5617809781a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5617809781a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5617809781a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5617809781a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5617809781a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5617809781a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5617809781a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5617809781a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5617809781a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5617809781a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5617809781a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5617809781a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5617809781a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5617809781a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5617809781a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5617809781a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5617809781a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5617809781a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5617809781a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5617809781a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5617809781a0, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x561780977c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x561780978810_0;
    %load/vec4 v0x561780978ac0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x5617809788d0_0;
    %load/vec4 v0x561780978ac0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5617809781a0, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x561780952ab0;
T_2 ;
    %wait E_0x5617808a67b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561780974b40_0, 0, 1;
    %load/vec4 v0x561780975390_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %jmp T_2.22;
T_2.0 ;
    %load/vec4 v0x561780974c00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %jmp T_2.44;
T_2.23 ;
    %load/vec4 v0x5617809756f0_0;
    %ix/getv 4, v0x561780975550_0;
    %shiftl 4;
    %store/vec4 v0x561780975ba0_0, 0, 32;
    %jmp T_2.44;
T_2.24 ;
    %load/vec4 v0x5617809756f0_0;
    %ix/getv 4, v0x561780975550_0;
    %shiftr 4;
    %store/vec4 v0x561780975ba0_0, 0, 32;
    %jmp T_2.44;
T_2.25 ;
    %load/vec4 v0x5617809756f0_0;
    %ix/getv 4, v0x561780975550_0;
    %shiftr/s 4;
    %store/vec4 v0x561780975ba0_0, 0, 32;
    %jmp T_2.44;
T_2.26 ;
    %load/vec4 v0x5617809756f0_0;
    %load/vec4 v0x5617809759d0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x561780975ba0_0, 0, 32;
    %jmp T_2.44;
T_2.27 ;
    %load/vec4 v0x5617809756f0_0;
    %load/vec4 v0x5617809759d0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x561780975ba0_0, 0, 32;
    %jmp T_2.44;
T_2.28 ;
    %load/vec4 v0x5617809756f0_0;
    %load/vec4 v0x5617809759d0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x561780975ba0_0, 0, 32;
    %jmp T_2.44;
T_2.29 ;
    %load/vec4 v0x561780975630_0;
    %pad/s 64;
    %load/vec4 v0x5617809756f0_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x5617809750f0_0, 0, 64;
    %load/vec4 v0x5617809750f0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x561780974d70_0, 0, 32;
    %load/vec4 v0x5617809750f0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x561780974f30_0, 0, 32;
    %jmp T_2.44;
T_2.30 ;
    %load/vec4 v0x5617809759d0_0;
    %pad/u 64;
    %load/vec4 v0x561780975a90_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x5617809750f0_0, 0, 64;
    %load/vec4 v0x5617809750f0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x561780974d70_0, 0, 32;
    %load/vec4 v0x5617809750f0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x561780974f30_0, 0, 32;
    %jmp T_2.44;
T_2.31 ;
    %load/vec4 v0x561780975630_0;
    %load/vec4 v0x5617809756f0_0;
    %mod/s;
    %store/vec4 v0x561780974d70_0, 0, 32;
    %load/vec4 v0x561780975630_0;
    %load/vec4 v0x5617809756f0_0;
    %div/s;
    %store/vec4 v0x561780974f30_0, 0, 32;
    %jmp T_2.44;
T_2.32 ;
    %load/vec4 v0x5617809759d0_0;
    %load/vec4 v0x561780975a90_0;
    %mod;
    %store/vec4 v0x561780974d70_0, 0, 32;
    %load/vec4 v0x5617809759d0_0;
    %load/vec4 v0x561780975a90_0;
    %div;
    %store/vec4 v0x561780974f30_0, 0, 32;
    %jmp T_2.44;
T_2.33 ;
    %load/vec4 v0x5617809751d0_0;
    %store/vec4 v0x561780974d70_0, 0, 32;
    %jmp T_2.44;
T_2.34 ;
    %load/vec4 v0x5617809751d0_0;
    %store/vec4 v0x561780974f30_0, 0, 32;
    %jmp T_2.44;
T_2.35 ;
    %load/vec4 v0x561780975630_0;
    %load/vec4 v0x5617809756f0_0;
    %add;
    %store/vec4 v0x561780975ba0_0, 0, 32;
    %jmp T_2.44;
T_2.36 ;
    %load/vec4 v0x5617809759d0_0;
    %load/vec4 v0x561780975a90_0;
    %add;
    %store/vec4 v0x561780975ba0_0, 0, 32;
    %jmp T_2.44;
T_2.37 ;
    %load/vec4 v0x5617809759d0_0;
    %load/vec4 v0x561780975a90_0;
    %sub;
    %store/vec4 v0x561780975ba0_0, 0, 32;
    %jmp T_2.44;
T_2.38 ;
    %load/vec4 v0x5617809759d0_0;
    %load/vec4 v0x561780975a90_0;
    %and;
    %store/vec4 v0x561780975ba0_0, 0, 32;
    %jmp T_2.44;
T_2.39 ;
    %load/vec4 v0x5617809759d0_0;
    %load/vec4 v0x561780975a90_0;
    %or;
    %store/vec4 v0x561780975ba0_0, 0, 32;
    %jmp T_2.44;
T_2.40 ;
    %load/vec4 v0x5617809759d0_0;
    %load/vec4 v0x561780975a90_0;
    %xor;
    %store/vec4 v0x561780975ba0_0, 0, 32;
    %jmp T_2.44;
T_2.41 ;
    %load/vec4 v0x5617809759d0_0;
    %load/vec4 v0x561780975a90_0;
    %or;
    %inv;
    %store/vec4 v0x561780975ba0_0, 0, 32;
    %jmp T_2.44;
T_2.42 ;
    %load/vec4 v0x561780975630_0;
    %load/vec4 v0x5617809756f0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.46, 8;
T_2.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.46, 8;
 ; End of false expr.
    %blend;
T_2.46;
    %store/vec4 v0x561780975ba0_0, 0, 32;
    %jmp T_2.44;
T_2.43 ;
    %load/vec4 v0x5617809759d0_0;
    %load/vec4 v0x561780975a90_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.48, 8;
T_2.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.48, 8;
 ; End of false expr.
    %blend;
T_2.48;
    %store/vec4 v0x561780975ba0_0, 0, 32;
    %jmp T_2.44;
T_2.44 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.1 ;
    %load/vec4 v0x561780974a60_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.52, 6;
    %jmp T_2.53;
T_2.49 ;
    %load/vec4 v0x561780975630_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561780974b40_0, 0, 1;
    %jmp T_2.55;
T_2.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561780974b40_0, 0, 1;
T_2.55 ;
    %jmp T_2.53;
T_2.50 ;
    %load/vec4 v0x561780975630_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561780974b40_0, 0, 1;
    %jmp T_2.57;
T_2.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561780974b40_0, 0, 1;
T_2.57 ;
    %jmp T_2.53;
T_2.51 ;
    %load/vec4 v0x561780975630_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561780974b40_0, 0, 1;
    %jmp T_2.59;
T_2.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561780974b40_0, 0, 1;
T_2.59 ;
    %jmp T_2.53;
T_2.52 ;
    %load/vec4 v0x561780975630_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561780974b40_0, 0, 1;
    %jmp T_2.61;
T_2.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561780974b40_0, 0, 1;
T_2.61 ;
    %jmp T_2.53;
T_2.53 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.2 ;
    %load/vec4 v0x561780975630_0;
    %load/vec4 v0x5617809756f0_0;
    %cmp/e;
    %jmp/0xz  T_2.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561780974b40_0, 0, 1;
    %jmp T_2.63;
T_2.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561780974b40_0, 0, 1;
T_2.63 ;
    %jmp T_2.22;
T_2.3 ;
    %load/vec4 v0x561780975630_0;
    %load/vec4 v0x5617809752b0_0;
    %cmp/ne;
    %jmp/0xz  T_2.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561780974b40_0, 0, 1;
    %jmp T_2.65;
T_2.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561780974b40_0, 0, 1;
T_2.65 ;
    %jmp T_2.22;
T_2.4 ;
    %load/vec4 v0x561780975630_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561780974b40_0, 0, 1;
    %jmp T_2.67;
T_2.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561780974b40_0, 0, 1;
T_2.67 ;
    %jmp T_2.22;
T_2.5 ;
    %load/vec4 v0x561780975630_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561780974b40_0, 0, 1;
    %jmp T_2.69;
T_2.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561780974b40_0, 0, 1;
T_2.69 ;
    %jmp T_2.22;
T_2.6 ;
    %load/vec4 v0x561780975630_0;
    %load/vec4 v0x561780975790_0;
    %add;
    %store/vec4 v0x561780975ba0_0, 0, 32;
    %jmp T_2.22;
T_2.7 ;
    %load/vec4 v0x5617809759d0_0;
    %load/vec4 v0x561780975790_0;
    %add;
    %store/vec4 v0x561780975ba0_0, 0, 32;
    %jmp T_2.22;
T_2.8 ;
    %load/vec4 v0x561780975630_0;
    %load/vec4 v0x561780975790_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.71, 8;
T_2.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.71, 8;
 ; End of false expr.
    %blend;
T_2.71;
    %store/vec4 v0x561780975ba0_0, 0, 32;
    %jmp T_2.22;
T_2.9 ;
    %load/vec4 v0x5617809759d0_0;
    %load/vec4 v0x561780975850_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.73, 8;
T_2.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.73, 8;
 ; End of false expr.
    %blend;
T_2.73;
    %store/vec4 v0x561780975ba0_0, 0, 32;
    %jmp T_2.22;
T_2.10 ;
    %load/vec4 v0x5617809759d0_0;
    %load/vec4 v0x561780975910_0;
    %and;
    %store/vec4 v0x561780975ba0_0, 0, 32;
    %jmp T_2.22;
T_2.11 ;
    %load/vec4 v0x5617809759d0_0;
    %load/vec4 v0x561780975910_0;
    %or;
    %store/vec4 v0x561780975ba0_0, 0, 32;
    %jmp T_2.22;
T_2.12 ;
    %load/vec4 v0x5617809759d0_0;
    %load/vec4 v0x561780975910_0;
    %xor;
    %store/vec4 v0x561780975ba0_0, 0, 32;
    %jmp T_2.22;
T_2.13 ;
    %load/vec4 v0x561780975910_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x561780975ba0_0, 0, 32;
    %jmp T_2.22;
T_2.14 ;
    %load/vec4 v0x561780975630_0;
    %load/vec4 v0x561780975790_0;
    %add;
    %store/vec4 v0x561780975010_0, 0, 32;
    %jmp T_2.22;
T_2.15 ;
    %load/vec4 v0x561780975630_0;
    %load/vec4 v0x561780975790_0;
    %add;
    %store/vec4 v0x561780975010_0, 0, 32;
    %jmp T_2.22;
T_2.16 ;
    %load/vec4 v0x561780975630_0;
    %load/vec4 v0x561780975790_0;
    %add;
    %store/vec4 v0x561780975010_0, 0, 32;
    %jmp T_2.22;
T_2.17 ;
    %load/vec4 v0x561780975630_0;
    %load/vec4 v0x561780975790_0;
    %add;
    %store/vec4 v0x561780975010_0, 0, 32;
    %jmp T_2.22;
T_2.18 ;
    %load/vec4 v0x561780975630_0;
    %load/vec4 v0x561780975790_0;
    %add;
    %store/vec4 v0x561780975010_0, 0, 32;
    %jmp T_2.22;
T_2.19 ;
    %load/vec4 v0x561780975630_0;
    %load/vec4 v0x561780975790_0;
    %add;
    %store/vec4 v0x561780975010_0, 0, 32;
    %jmp T_2.22;
T_2.20 ;
    %load/vec4 v0x561780975630_0;
    %load/vec4 v0x561780975790_0;
    %add;
    %store/vec4 v0x561780975010_0, 0, 32;
    %jmp T_2.22;
T_2.21 ;
    %load/vec4 v0x561780975630_0;
    %load/vec4 v0x561780975790_0;
    %add;
    %store/vec4 v0x561780975010_0, 0, 32;
    %jmp T_2.22;
T_2.22 ;
    %pop/vec4 1;
    %load/vec4 v0x561780975ba0_0;
    %store/vec4 v0x561780975470_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x561780976be0;
T_3 ;
    %wait E_0x5617808ccb40;
    %load/vec4 v0x5617809772b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561780976f50_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5617809771c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x561780977030_0;
    %assign/vec4 v0x561780976f50_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x561780976450;
T_4 ;
    %wait E_0x5617808ccb40;
    %load/vec4 v0x561780976a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561780976700_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x561780976980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x5617809767c0_0;
    %assign/vec4 v0x561780976700_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x561780975dd0;
T_5 ;
    %wait E_0x5617808ccb40;
    %load/vec4 v0x5617809762a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x561780976040_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x561780976120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x5617809761c0_0;
    %assign/vec4 v0x561780976040_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x561780940730;
T_6 ;
    %wait E_0x5617808ccb40;
    %vpi_call/w 6 115 "$display", "reset=%h", v0x561780981560_0 {0 0 0};
    %vpi_call/w 6 116 "$display", "i_word=%b, active=%h, reg_write=%h", v0x56178097f6f0_0, v0x56178097e5f0_0, v0x561780981140_0 {0 0 0};
    %vpi_call/w 6 117 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x561780980e30_0, v0x561780980fd0_0 {0 0 0};
    %vpi_call/w 6 118 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x561780980d60_0, v0x561780980f00_0 {0 0 0};
    %vpi_call/w 6 119 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d", v0x561780981200_0, v0x561780981690_0, v0x5617809813c0_0 {0 0 0};
    %vpi_call/w 6 120 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x561780980a40_0, v0x561780981800_0, v0x561780981760_0, v0x56178097fb50_0, v0x56178097f3c0_0 {0 0 0};
    %vpi_call/w 6 121 "$display", "pc=%h", v0x56178097ed10_0 {0 0 0};
    %jmp T_6;
    .thread T_6;
    .scope S_0x561780940730;
T_7 ;
    %wait E_0x5617808ce600;
    %load/vec4 v0x56178097e8f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x56178097ee00_0;
    %load/vec4 v0x56178097ea50_0;
    %add;
    %store/vec4 v0x561780980b00_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x56178097f7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x56178097ee00_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x56178097f6f0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x561780980b00_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x56178097f850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x561780980d60_0;
    %store/vec4 v0x561780980b00_0, 0, 32;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x56178097ee00_0;
    %store/vec4 v0x561780980b00_0, 0, 32;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x561780940730;
T_8 ;
    %wait E_0x5617808ccb40;
    %load/vec4 v0x561780981560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56178097ec70_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x56178097ed10_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x56178097ec70_0, 0, 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x56178093ff30;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561780981ba0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x561780981ba0_0;
    %inv;
    %store/vec4 v0x561780981ba0_0, 0, 1;
    %delay 4, 0;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %end;
    .thread T_9;
    .scope S_0x56178093ff30;
T_10 ;
    %fork t_1, S_0x561780940300;
    %jmp t_0;
    .scope S_0x561780940300;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561780982420_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561780981c40_0, 0, 1;
    %wait E_0x5617808ccb40;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561780982420_0, 0, 1;
    %wait E_0x5617808ccb40;
    %delay 2, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x561780973840_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x561780981ec0_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x561780973b10_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x561780973db0_0, 0, 5;
    %load/vec4 v0x561780973840_0;
    %store/vec4 v0x561780973e90_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x561780973900_0, 0, 16;
    %load/vec4 v0x561780973b10_0;
    %load/vec4 v0x561780973db0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561780973e90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561780973900_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5617809739e0_0, 0, 32;
    %load/vec4 v0x5617809739e0_0;
    %store/vec4 v0x561780982290_0, 0, 32;
    %load/vec4 v0x561780981ec0_0;
    %load/vec4 v0x561780973840_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x561780981ec0_0, 0, 32;
    %wait E_0x5617808ccb40;
    %delay 2, 0;
    %load/vec4 v0x561780981f90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 5 79 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_10.3 ;
    %load/vec4 v0x561780981dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %jmp T_10.5;
T_10.4 ;
    %vpi_call/w 5 80 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_10.5 ;
    %load/vec4 v0x561780973840_0;
    %addi 1, 0, 5;
    %store/vec4 v0x561780973840_0, 0, 5;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x561780973840_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_10.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.7, 5;
    %jmp/1 T_10.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x561780973b10_0, 0, 6;
    %pushi/vec4 43, 0, 6;
    %store/vec4 v0x561780973760_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x561780973f70_0, 0, 5;
    %load/vec4 v0x561780973840_0;
    %subi 1, 0, 5;
    %store/vec4 v0x561780973db0_0, 0, 5;
    %load/vec4 v0x561780973840_0;
    %store/vec4 v0x561780973e90_0, 0, 5;
    %load/vec4 v0x561780973840_0;
    %addi 15, 0, 5;
    %store/vec4 v0x561780973cd0_0, 0, 5;
    %load/vec4 v0x561780973b10_0;
    %load/vec4 v0x561780973db0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561780973e90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561780973cd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561780973f70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561780973760_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x561780973bf0_0, 0, 32;
    %load/vec4 v0x561780973bf0_0;
    %store/vec4 v0x561780982290_0, 0, 32;
    %wait E_0x5617808ccb40;
    %delay 2, 0;
    %load/vec4 v0x561780973840_0;
    %addi 1, 0, 5;
    %store/vec4 v0x561780973840_0, 0, 5;
    %jmp T_10.6;
T_10.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x561780973840_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x561780974050_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_10.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.9, 5;
    %jmp/1 T_10.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x561780973b10_0, 0, 6;
    %load/vec4 v0x561780973840_0;
    %addi 15, 0, 5;
    %store/vec4 v0x561780973db0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x561780973e90_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x561780973900_0, 0, 16;
    %load/vec4 v0x561780973b10_0;
    %load/vec4 v0x561780973db0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561780973e90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561780973900_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5617809739e0_0, 0, 32;
    %load/vec4 v0x5617809739e0_0;
    %store/vec4 v0x561780982290_0, 0, 32;
    %wait E_0x5617808ccb40;
    %delay 2, 0;
    %load/vec4 v0x561780973840_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_10.10, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_10.11, 8;
T_10.10 ; End of true expr.
    %load/vec4 v0x561780974050_0;
    %jmp/0 T_10.11, 8;
 ; End of false expr.
    %blend;
T_10.11;
    %load/vec4 v0x561780974050_0;
    %load/vec4 v0x561780973840_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x561780973660_0, 0, 32;
    %load/vec4 v0x561780974050_0;
    %load/vec4 v0x561780973840_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x561780974050_0, 0, 32;
    %load/vec4 v0x561780982330_0;
    %load/vec4 v0x561780973660_0;
    %cmp/e;
    %jmp/0xz  T_10.12, 4;
    %jmp T_10.13;
T_10.12 ;
    %vpi_call/w 5 120 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x561780973660_0, v0x561780982330_0 {0 0 0};
T_10.13 ;
    %load/vec4 v0x561780973840_0;
    %addi 1, 0, 5;
    %store/vec4 v0x561780973840_0, 0, 5;
    %jmp T_10.8;
T_10.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x56178093ff30;
t_0 %join;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
    "test/tb/sltu_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
