INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rahua/Lab6/Lab6.srcs/sources_1/new/VGAController.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGAController
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rahua/Lab6/Lab6.srcs/sources_1/imports/countUD5L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD5L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rahua/Lab6/Lab6.srcs/sources_1/imports/new/counterUD15L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counterUD15L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rahua/Lab6/Lab6.srcs/sources_1/imports/labVGA_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module labVGA_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rahua/Lab6/Lab6.srcs/sources_1/new/Top_Module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rahua/Lab6/Lab6.srcs/sources_1/imports/new/LSFR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rahua/Lab6/Lab6.srcs/sources_1/imports/new/multiplexer8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplexer8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rahua/Lab6/Lab6.srcs/sources_1/imports/new/multiplex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rahua/Lab6/Lab6.srcs/sources_1/imports/sources_1/imports/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rahua/Lab6/Lab6.srcs/sources_1/imports/sources_1/new/ringCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ringCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rahua/Lab6/Lab6.srcs/sources_1/imports/sources_1/new/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rahua/Lab6/Lab6.srcs/sim_1/imports/test3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testSyncs
INFO: [VRFC 10-311] analyzing module check_the_sync_signals
INFO: [VRFC 10-311] analyzing module check_the_rgb_signals
