//! Exact helper-backed VEX packed-FP arithmetic memory-source coverage.

use super::*;
use crate::smir::ir::ops::{OpKind, SmirOp, X86OpHint, X86SsePrefix, X86VecAlign, X86VecMap};
use crate::smir::ir::types::{
    Address, ArchReg, BlockId, DispSize, FpRoundMode, FunctionId, OpId, VReg, VecElementType,
    VecWidth, VirtualId, X86FpBinaryOp, X86Reg,
};
use crate::smir::ir::{SmirBlock, SmirFunction, Terminator, X86InstructionBytes};
use crate::smir::lift::x86_64::X86_64Lifter;
use crate::smir::lift::{ControlFlow, LiftContext, SmirLifter};
use crate::smir::lower::SmirLowerer;
use crate::smir::lower::runtime::{
    GuestRegs, X86_VECTOR_STATE_YMM16, is_native_clobber_safe_excluding,
    is_x86_aarch64_native_clobber_safe_excluding, uses_x86_native_vectors_excluding,
    x86_native_replay_feature_requirements, x86_native_vector_uses_avx_ymm16_only_excluding,
};
use crate::smir::lower::x86_64::X86_64Lowerer;
use crate::smir::optimize::OptLevel;

const PC: u64 = 0xB958;
const DISP: i64 = 0x20;
const LEVELS: [OptLevel; 3] = [OptLevel::O0, OptLevel::O1, OptLevel::O2];
const DIFFERENTIAL_LEVELS: [OptLevel; 2] = [OptLevel::O0, OptLevel::O2];

#[derive(Clone, Copy, Debug, PartialEq, Eq)]
enum FpOperation {
    Add,
    Mul,
    Sub,
    Min,
    Div,
    Max,
    AddSub,
    HorizontalAdd,
    HorizontalSub,
}

impl FpOperation {
    const ALL: [Self; 9] = [
        Self::Add,
        Self::Mul,
        Self::Sub,
        Self::Min,
        Self::Div,
        Self::Max,
        Self::AddSub,
        Self::HorizontalAdd,
        Self::HorizontalSub,
    ];

    const fn opcode(self) -> u8 {
        match self {
            Self::Add => 0x58,
            Self::Mul => 0x59,
            Self::Sub => 0x5C,
            Self::Min => 0x5D,
            Self::Div => 0x5E,
            Self::Max => 0x5F,
            Self::AddSub => 0xD0,
            Self::HorizontalAdd => 0x7C,
            Self::HorizontalSub => 0x7D,
        }
    }

    const fn op(self) -> X86FpBinaryOp {
        match self {
            Self::Add => X86FpBinaryOp::Add,
            Self::Mul => X86FpBinaryOp::Mul,
            Self::Sub => X86FpBinaryOp::Sub,
            Self::Min => X86FpBinaryOp::Min,
            Self::Div => X86FpBinaryOp::Div,
            Self::Max => X86FpBinaryOp::Max,
            Self::AddSub => X86FpBinaryOp::AddSub,
            Self::HorizontalAdd => X86FpBinaryOp::HorizontalAdd,
            Self::HorizontalSub => X86FpBinaryOp::HorizontalSub,
        }
    }

    const fn is_sse3_paired(self) -> bool {
        matches!(
            self,
            Self::AddSub | Self::HorizontalAdd | Self::HorizontalSub
        )
    }
}

#[derive(Clone, Copy, Debug, PartialEq, Eq)]
enum FpFormat {
    F32,
    F64,
}

impl FpFormat {
    const ALL: [Self; 2] = [Self::F32, Self::F64];

    const fn elem(self) -> VecElementType {
        match self {
            Self::F32 => VecElementType::F32,
            Self::F64 => VecElementType::F64,
        }
    }
}

#[derive(Clone, Copy, Debug, PartialEq, Eq)]
enum EncodingForm {
    C5,
    C4W0,
    C4W1,
}

impl EncodingForm {
    const ALL: [Self; 3] = [Self::C5, Self::C4W0, Self::C4W1];

    const fn w(self) -> bool {
        matches!(self, Self::C4W1)
    }
}

#[derive(Clone, Copy, Debug, PartialEq, Eq)]
struct FpMemoryCase {
    operation: FpOperation,
    format: FpFormat,
    width: VecWidth,
    form: EncodingForm,
}

impl FpMemoryCase {
    const fn operands(self) -> (u8, u8, u8) {
        match self.form {
            // Destination/source1 occupy XMM/YMM0/1, forcing scratch register 2.
            EncodingForm::C5 => (0, 1, 3),
            // A high destination plus source1 XMM/YMM0 forces scratch register 1.
            EncodingForm::C4W0 => (15, 0, 11),
            // Aliased high destination/source1 force scratch register 0.
            EncodingForm::C4W1 => (9, 9, 11),
        }
    }

    const fn destination(self) -> u8 {
        self.operands().0
    }

    const fn source1(self) -> u8 {
        self.operands().1
    }

    const fn base(self) -> u8 {
        self.operands().2
    }

    const fn prefix(self) -> X86SsePrefix {
        match (self.operation.is_sse3_paired(), self.format) {
            (true, FpFormat::F32) => X86SsePrefix::Repne,
            (false, FpFormat::F32) => X86SsePrefix::None,
            (_, FpFormat::F64) => X86SsePrefix::OpSize,
        }
    }

    const fn pp(self) -> u8 {
        match self.prefix() {
            X86SsePrefix::None => 0,
            X86SsePrefix::OpSize => 1,
            X86SsePrefix::Rep => 2,
            X86SsePrefix::Repne => 3,
        }
    }

    fn scratch(self) -> u8 {
        (0..16)
            .find(|index| *index != self.destination() && *index != self.source1())
            .expect("two VEX operands leave at least fourteen scratch registers")
    }

    fn bytes(self) -> Vec<u8> {
        let (destination, source1, base) = self.operands();
        let l = u8::from(self.width == VecWidth::V256);
        let modrm = 0x40 | ((destination & 7) << 3) | (base & 7);
        match self.form {
            EncodingForm::C5 => vec![
                0xC5,
                (if destination < 8 { 0x80 } else { 0 })
                    | (((!source1) & 0x0F) << 3)
                    | (l << 2)
                    | self.pp(),
                self.operation.opcode(),
                modrm,
                DISP as u8,
            ],
            EncodingForm::C4W0 | EncodingForm::C4W1 => vec![
                0xC4,
                (if destination < 8 { 0x80 } else { 0 })
                    | 0x40
                    | (if base < 8 { 0x20 } else { 0 })
                    | 0x01,
                (u8::from(self.form.w()) << 7) | (((!source1) & 0x0F) << 3) | (l << 2) | self.pp(),
                self.operation.opcode(),
                modrm,
                DISP as u8,
            ],
        }
    }

    fn emitted_arithmetic_bytes(self) -> Vec<u8> {
        let destination = self.destination();
        let source1 = self.source1();
        let scratch = self.scratch();
        let l = u8::from(self.width == VecWidth::V256);
        let modrm = 0xC0 | ((destination & 7) << 3) | scratch;
        let emitted_w = self.form.w() && !self.operation.is_sse3_paired();
        if !emitted_w {
            vec![
                0xC5,
                (if destination < 8 { 0x80 } else { 0 })
                    | (((!source1) & 0x0F) << 3)
                    | (l << 2)
                    | self.pp(),
                self.operation.opcode(),
                modrm,
            ]
        } else {
            vec![
                0xC4,
                (if destination < 8 { 0x80 } else { 0 }) | 0x60 | 0x01,
                0x80 | (((!source1) & 0x0F) << 3) | (l << 2) | self.pp(),
                self.operation.opcode(),
                modrm,
            ]
        }
    }
}

fn x86(reg: X86Reg) -> VReg {
    VReg::Arch(ArchReg::X86(reg))
}

fn vector(index: u8, width: VecWidth) -> VReg {
    x86(match width {
        VecWidth::V128 => X86Reg::Xmm(index),
        VecWidth::V256 => X86Reg::Ymm(index),
        _ => unreachable!("VEX packed FP arithmetic has only 128-/256-bit forms"),
    })
}

fn expected_address(case: FpMemoryCase) -> Address {
    Address::BaseOffset {
        base: x86(X86Reg::gpr(case.base())),
        offset: DISP,
        disp_size: DispSize::Disp8,
    }
}

fn assert_exact_pair(ops: &[SmirOp], case: FpMemoryCase) {
    let [load, consumer] = ops else {
        panic!("{case:?}: expected exact VLoad + FP arithmetic pair, got {ops:?}")
    };
    assert_eq!(
        load.x86_hint,
        Some(X86OpHint::VecAlign(X86VecAlign::Unaligned)),
        "{case:?}"
    );
    let temporary = match &load.kind {
        OpKind::VLoad {
            dst: temporary @ VReg::Virtual(_),
            addr,
            width,
        } => {
            assert_eq!(addr, &expected_address(case), "{case:?}");
            assert_eq!(*width, case.width, "{case:?}");
            *temporary
        }
        other => panic!("{case:?}: expected virtual VLoad, got {other:?}"),
    };
    assert_eq!(consumer.guest_pc, load.guest_pc, "{case:?}");
    assert_eq!(
        consumer.x86_hint,
        Some(X86OpHint::VexOp {
            map: X86VecMap::Map0F,
            pp: case.prefix(),
            opcode: case.operation.opcode(),
            width: case.width,
            w: case.form.w(),
        }),
        "{case:?}"
    );
    let OpKind::X86FpBinary {
        dst,
        src1,
        src2,
        mask,
        elem,
        lanes,
        op,
        round,
        suppress_exceptions,
    } = consumer.kind
    else {
        panic!("{case:?}: unexpected FP consumer {consumer:?}")
    };
    assert_eq!(dst, vector(case.destination(), case.width), "{case:?}");
    assert_eq!(src1, vector(case.source1(), case.width), "{case:?}");
    assert_eq!(src2, temporary, "{case:?}");
    assert_eq!(mask, None, "{case:?}");
    assert_eq!(elem, case.format.elem(), "{case:?}");
    assert_eq!(
        lanes,
        case.width.lanes(case.format.elem()) as u8,
        "{case:?}"
    );
    assert_eq!(op, case.operation.op(), "{case:?}");
    assert_eq!(round, FpRoundMode::Dynamic, "{case:?}");
    assert!(!suppress_exceptions, "{case:?}");
    assert!(
        consumer.kind.has_side_effects(),
        "{case:?}: MXCSR is observable"
    );
}

fn lift_case(case: FpMemoryCase) -> SmirFunction {
    let bytes = case.bytes();
    let mut lifter = X86_64Lifter::strict();
    let mut context = LiftContext::new(crate::smir::ir::types::SourceArch::X86_64);
    let result = lifter
        .lift_insn(PC, &bytes, &mut context)
        .unwrap_or_else(|error| panic!("{case:?} {bytes:02X?}: {error:?}"));
    assert_eq!(result.bytes_consumed, bytes.len(), "{case:?} {bytes:02X?}");
    assert!(matches!(result.control_flow, ControlFlow::Fallthrough));
    assert_exact_pair(&result.ops, case);

    let mut block = SmirBlock::new(BlockId(0), PC);
    block.ops = result.ops;
    block.set_terminator(Terminator::Return { values: Vec::new() });
    let mut function = SmirFunction::new(FunctionId(0), block.id, PC);
    function.add_block(block);
    function.x86_instruction_bytes.insert(
        (BlockId(0), PC),
        X86InstructionBytes::new(&bytes).expect("VEX instruction fits metadata"),
    );
    function
}

fn optimize(mut function: SmirFunction, level: OptLevel) -> SmirFunction {
    crate::smir::optimize::optimize_function(&mut function, level);
    function
}

fn lower(function: &SmirFunction, case: FpMemoryCase) -> (Vec<u8>, usize) {
    let excluded = std::collections::HashMap::new();
    assert!(is_native_clobber_safe_excluding(function, &excluded, true));
    assert!(!is_native_clobber_safe_excluding(
        function, &excluded, false
    ));
    assert!(!is_x86_aarch64_native_clobber_safe_excluding(
        function, &excluded
    ));
    assert!(uses_x86_native_vectors_excluding(function, &excluded));
    assert!(x86_native_vector_uses_avx_ymm16_only_excluding(
        function, &excluded
    ));

    let requirements = x86_native_replay_feature_requirements(function, &excluded);
    assert!(requirements.any);
    assert!(requirements.all_spans_support_avx_ymm16);
    assert!(requirements.needs_avx);
    assert!(!requirements.needs_avx2, "{case:?}");
    assert!(!requirements.needs_avx512bw);
    assert!(!requirements.needs_avx512vl);
    assert!(!requirements.needs_avx512dq);

    let mut lowerer = X86_64Lowerer::new();
    lowerer.set_mem_helpers(true);
    lowerer.set_preserve_vector_mem_helpers(true);
    lowerer.set_avx_ymm16_vector_state(true);
    let result = lowerer
        .lower_function(function)
        .unwrap_or_else(|error| panic!("helper-backed VEX FP lowering failed: {error:?}"));
    assert!(result.relocations.is_empty());
    (
        lowerer
            .finalize()
            .expect("finalize helper-backed VEX FP arithmetic"),
        result.entry_offset,
    )
}

fn all_cases() -> Vec<FpMemoryCase> {
    let mut cases = Vec::new();
    for operation in FpOperation::ALL {
        for format in FpFormat::ALL {
            for width in [VecWidth::V128, VecWidth::V256] {
                for form in EncodingForm::ALL {
                    cases.push(FpMemoryCase {
                        operation,
                        format,
                        width,
                        form,
                    });
                }
            }
        }
    }
    cases
}

#[test]
fn all_108_c4_c5_wig_width_format_and_operation_shapes_are_lifted_admitted_and_lowered() {
    let cases = all_cases();
    assert_eq!(cases.len(), 9 * 2 * 2 * 3);
    let mut lowered = 0usize;
    for case in cases {
        for level in LEVELS {
            let function = optimize(lift_case(case), level);
            assert_exact_pair(&function.blocks[0].ops, case);
            let (code, _) = lower(&function, case);
            assert!(
                code.windows(5)
                    .any(|window| window == [0xBA, 0x20, 0, 0, 0]),
                "{level:?} {case:?}: missing reserved vector index"
            );
            assert!(
                code.windows(4).any(|window| {
                    window == crate::smir::lower::X86_GUEST_VECTOR_SCRATCH_OFFSET.to_le_bytes()
                }),
                "{level:?} {case:?}: missing vector-scratch displacement"
            );
            let expected = case.emitted_arithmetic_bytes();
            assert!(
                code.windows(expected.len())
                    .any(|window| window == expected),
                "{level:?} {case:?}: missing {expected:02X?} in {code:02X?}"
            );
            lowered += 1;
        }
    }
    assert_eq!(lowered, 108 * LEVELS.len());
}

#[test]
fn llvm_23_canonical_memory_encodings_match_the_case_generator() {
    for (case, expected) in [
        (
            FpMemoryCase {
                operation: FpOperation::AddSub,
                format: FpFormat::F32,
                width: VecWidth::V128,
                form: EncodingForm::C5,
            },
            &[0xC5, 0xF3, 0xD0, 0x43, 0x20][..],
        ),
        (
            FpMemoryCase {
                operation: FpOperation::AddSub,
                format: FpFormat::F64,
                width: VecWidth::V256,
                form: EncodingForm::C4W0,
            },
            &[0xC4, 0x41, 0x7D, 0xD0, 0x7B, 0x20][..],
        ),
        (
            FpMemoryCase {
                operation: FpOperation::HorizontalAdd,
                format: FpFormat::F64,
                width: VecWidth::V256,
                form: EncodingForm::C5,
            },
            &[0xC5, 0xF5, 0x7C, 0x43, 0x20][..],
        ),
        (
            FpMemoryCase {
                operation: FpOperation::HorizontalSub,
                format: FpFormat::F32,
                width: VecWidth::V256,
                form: EncodingForm::C4W0,
            },
            &[0xC4, 0x41, 0x7F, 0x7D, 0x7B, 0x20][..],
        ),
    ] {
        assert_eq!(case.bytes(), expected, "{case:?}");
    }
}

fn assert_rejected(name: &str, function: &SmirFunction) {
    assert!(
        !is_native_clobber_safe_excluding(function, &std::collections::HashMap::new(), true,),
        "{name}: clobber gate admitted malformed pair"
    );
    let mut lowerer = X86_64Lowerer::new();
    lowerer.set_mem_helpers(true);
    lowerer.set_preserve_vector_mem_helpers(true);
    lowerer.set_avx_ymm16_vector_state(true);
    assert!(
        lowerer.lower_function(function).is_err(),
        "{name}: lowerer accepted malformed pair"
    );
}

#[test]
fn fp_classifier_and_lowerer_fail_closed_for_every_pair_invariant() {
    let case = FpMemoryCase {
        operation: FpOperation::Add,
        format: FpFormat::F32,
        width: VecWidth::V128,
        form: EncodingForm::C5,
    };
    let base = lift_case(case);
    let temporary = match base.blocks[0].ops[0].kind {
        OpKind::VLoad { dst, .. } => dst,
        _ => unreachable!(),
    };

    let mut extra_use = base.clone();
    extra_use.blocks[0].ops.push(SmirOp::new(
        OpId(2),
        PC,
        OpKind::VMov {
            dst: vector(4, VecWidth::V128),
            src: temporary,
            width: VecWidth::V128,
        },
    ));

    let mut missing_load_hint = base.clone();
    missing_load_hint.blocks[0].ops[0].x86_hint = None;

    let mut aligned_load_hint = base.clone();
    aligned_load_hint.blocks[0].ops[0].x86_hint = Some(X86OpHint::VecAlign(X86VecAlign::Aligned));

    let mut load_width_mismatch = base.clone();
    if let OpKind::VLoad { width, .. } = &mut load_width_mismatch.blocks[0].ops[0].kind {
        *width = VecWidth::V256;
    }

    let mut invalid_lanes = base.clone();
    if let OpKind::X86FpBinary { lanes, .. } = &mut invalid_lanes.blocks[0].ops[1].kind {
        *lanes -= 1;
    }

    let mut wrong_map = base.clone();
    wrong_map.blocks[0].ops[1].x86_hint = Some(X86OpHint::VexOp {
        map: X86VecMap::Map0F38,
        pp: X86SsePrefix::None,
        opcode: 0x58,
        width: VecWidth::V128,
        w: false,
    });

    let mut wrong_prefix = base.clone();
    wrong_prefix.blocks[0].ops[1].x86_hint = Some(X86OpHint::VexOp {
        map: X86VecMap::Map0F,
        pp: X86SsePrefix::OpSize,
        opcode: 0x58,
        width: VecWidth::V128,
        w: false,
    });

    let mut wrong_opcode = base.clone();
    wrong_opcode.blocks[0].ops[1].x86_hint = Some(X86OpHint::VexOp {
        map: X86VecMap::Map0F,
        pp: X86SsePrefix::None,
        opcode: 0x59,
        width: VecWidth::V128,
        w: false,
    });

    let mut wrong_hint_width = base.clone();
    wrong_hint_width.blocks[0].ops[1].x86_hint = Some(X86OpHint::VexOp {
        map: X86VecMap::Map0F,
        pp: X86SsePrefix::None,
        opcode: 0x58,
        width: VecWidth::V256,
        w: false,
    });

    let mut evex_hint = base.clone();
    evex_hint.blocks[0].ops[1].x86_hint = Some(X86OpHint::EvexOp {
        map: X86VecMap::Map0F,
        pp: X86SsePrefix::None,
        opcode: 0x58,
        width: VecWidth::V128,
        w: false,
    });

    let mut wrong_pc = base.clone();
    wrong_pc.blocks[0].ops[1].guest_pc += 1;

    let mut virtual_address = base.clone();
    if let OpKind::VLoad { addr, .. } = &mut virtual_address.blocks[0].ops[0].kind {
        *addr = Address::Direct(VReg::Virtual(VirtualId(0xFFFF)));
    }

    let mut wrong_source = base.clone();
    if let OpKind::X86FpBinary { src2, .. } = &mut wrong_source.blocks[0].ops[1].kind {
        *src2 = vector(2, VecWidth::V128);
    }

    let mut high_destination = base.clone();
    if let OpKind::X86FpBinary { dst, .. } = &mut high_destination.blocks[0].ops[1].kind {
        *dst = vector(16, VecWidth::V128);
    }

    let mut masked = base.clone();
    if let OpKind::X86FpBinary { mask, .. } = &mut masked.blocks[0].ops[1].kind {
        *mask = Some(x86(X86Reg::K(1)));
    }

    let mut embedded_round = base.clone();
    if let OpKind::X86FpBinary {
        round,
        suppress_exceptions,
        ..
    } = &mut embedded_round.blocks[0].ops[1].kind
    {
        *round = FpRoundMode::RoundUp;
        *suppress_exceptions = true;
    }

    let mut wrong_element = base.clone();
    if let OpKind::X86FpBinary { elem, lanes, .. } = &mut wrong_element.blocks[0].ops[1].kind {
        *elem = VecElementType::F64;
        *lanes = 2;
    }

    let mut wrong_operation = base.clone();
    if let OpKind::X86FpBinary { op, .. } = &mut wrong_operation.blocks[0].ops[1].kind {
        *op = X86FpBinaryOp::Sub;
    }

    let malformed = [
        ("temporary used twice", extra_use),
        ("missing unaligned load provenance", missing_load_hint),
        ("aligned load provenance", aligned_load_hint),
        ("load/consumer width mismatch", load_width_mismatch),
        ("nonintegral lane geometry", invalid_lanes),
        ("wrong VEX map", wrong_map),
        ("wrong mandatory prefix", wrong_prefix),
        ("opcode/operation mismatch", wrong_opcode),
        ("hint/operation width mismatch", wrong_hint_width),
        ("EVEX consumer", evex_hint),
        ("different guest PCs", wrong_pc),
        ("virtual address component", virtual_address),
        ("consumer bypasses temporary", wrong_source),
        ("high EVEX-only destination", high_destination),
        ("masked consumer", masked),
        ("embedded rounding/SAE", embedded_round),
        ("prefix/element mismatch", wrong_element),
        ("hint/operation semantic mismatch", wrong_operation),
    ];
    for (name, function) in malformed {
        assert_rejected(name, &function);
    }
}

#[test]
fn sse3_paired_classifier_requires_exact_ir_and_source_byte_provenance() {
    let case = FpMemoryCase {
        operation: FpOperation::HorizontalAdd,
        format: FpFormat::F32,
        width: VecWidth::V256,
        form: EncodingForm::C4W1,
    };
    let base = lift_case(case);
    let mut malformed = Vec::new();

    let mut missing_metadata = base.clone();
    missing_metadata
        .x86_instruction_bytes
        .remove(&(BlockId(0), PC));
    malformed.push(("missing source-byte provenance", missing_metadata));

    let mut missing_load_hint = base.clone();
    missing_load_hint.blocks[0].ops[0].x86_hint = None;
    malformed.push(("missing unaligned load provenance", missing_load_hint));

    let mut wrong_ir_operation = base.clone();
    if let OpKind::X86FpBinary { op, .. } = &mut wrong_ir_operation.blocks[0].ops[1].kind {
        *op = X86FpBinaryOp::HorizontalSub;
    }
    malformed.push(("IR operation/hint mismatch", wrong_ir_operation));

    let mut masked = base.clone();
    if let OpKind::X86FpBinary { mask, .. } = &mut masked.blocks[0].ops[1].kind {
        *mask = Some(x86(X86Reg::K(1)));
    }
    malformed.push(("masked paired operation", masked));

    let mut source_mutations = Vec::new();
    let source = case.bytes();

    let mut wrong_destination = source.clone();
    wrong_destination[4] ^= 0x08;
    source_mutations.push(("source-byte destination mismatch", wrong_destination));

    let mut wrong_source1 = source.clone();
    wrong_source1[2] ^= 0x08;
    source_mutations.push(("source-byte first-source mismatch", wrong_source1));

    let mut wrong_prefix = source.clone();
    wrong_prefix[2] = (wrong_prefix[2] & !3) | 1;
    source_mutations.push(("source-byte element mismatch", wrong_prefix));

    let mut wrong_width = source.clone();
    wrong_width[2] ^= 0x04;
    source_mutations.push(("source-byte width mismatch", wrong_width));

    let mut wrong_w = source.clone();
    wrong_w[2] ^= 0x80;
    source_mutations.push(("source-byte W mismatch", wrong_w));

    let mut wrong_opcode = source.clone();
    wrong_opcode[3] = 0x7D;
    source_mutations.push(("source-byte operation mismatch", wrong_opcode));

    let mut register_source = source.clone();
    register_source[4] |= 0xC0;
    register_source.truncate(5);
    source_mutations.push(("source-byte register operand", register_source));

    let mut trailing = source;
    trailing.push(0);
    source_mutations.push(("source-byte trailing data", trailing));

    for (name, bytes) in source_mutations {
        let mut function = base.clone();
        function.x86_instruction_bytes.insert(
            (BlockId(0), PC),
            X86InstructionBytes::new(&bytes).expect("mutated x86 instruction metadata"),
        );
        malformed.push((name, function));
    }

    for (name, function) in malformed {
        assert_rejected(name, &function);
    }
}

fn words_to_bytes(words: [u64; 8]) -> [u8; 64] {
    let mut bytes = [0; 64];
    for (chunk, word) in bytes.chunks_exact_mut(8).zip(words) {
        chunk.copy_from_slice(&word.to_le_bytes());
    }
    bytes
}

fn bytes_to_words(bytes: [u8; 64]) -> [u64; 8] {
    std::array::from_fn(|index| {
        u64::from_le_bytes(bytes[index * 8..index * 8 + 8].try_into().unwrap())
    })
}

const F32_LEFT: [u64; 8] = [
    0x3F80_0000,
    0x7F80_0000,
    0x7FC1_2345,
    0x7F81_2345,
    0x7F7F_FFFF,
    0x0080_0000,
    0x8000_0000,
    0x3F80_0001,
];
const F32_RIGHT: [u64; 8] = [
    0x0000_0000,
    0x0000_0000,
    0x4000_0000,
    0x3F80_0000,
    0x4000_0000,
    0x0080_0000,
    0x0000_0000,
    0x4040_0000,
];
const F64_LEFT: [u64; 4] = [
    0x3FF0_0000_0000_0000,
    0x7FF0_0000_0000_0000,
    0x7FF8_2468_ACE0_1357,
    0x7FF0_2468_ACE0_1357,
];
const F64_RIGHT: [u64; 4] = [
    0x0000_0000_0000_0000,
    0x0000_0000_0000_0000,
    0x4000_0000_0000_0000,
    0x3FF0_0000_0000_0000,
];

fn operand_vectors(case: FpMemoryCase) -> ([u64; 8], [u64; 8]) {
    let mut source1 = [0xC3; 64];
    let mut source2 = [0x5A; 64];
    let lane_size = case.format.elem().bytes() as usize;
    let lanes = case.width.bytes() as usize / lane_size;
    for lane in 0..lanes {
        let (left, right) = match case.format {
            FpFormat::F32 => (
                F32_LEFT[lane % F32_LEFT.len()],
                F32_RIGHT[lane % F32_RIGHT.len()],
            ),
            FpFormat::F64 => (
                F64_LEFT[lane % F64_LEFT.len()],
                F64_RIGHT[lane % F64_RIGHT.len()],
            ),
        };
        source1[lane * lane_size..(lane + 1) * lane_size]
            .copy_from_slice(&left.to_le_bytes()[..lane_size]);
        source2[lane * lane_size..(lane + 1) * lane_size]
            .copy_from_slice(&right.to_le_bytes()[..lane_size]);
    }
    (bytes_to_words(source1), bytes_to_words(source2))
}

#[cfg(target_arch = "x86_64")]
#[derive(Clone, Debug)]
struct VectorMemoryContext {
    value: [u64; 8],
    ok: u64,
    calls: u64,
    last_addr: u64,
    last_index: u32,
    last_size: u32,
    last_zero_upper: u32,
}

#[cfg(target_arch = "x86_64")]
extern "C" fn vector_load_helper(
    state: *mut GuestRegs,
    addr: u64,
    destination: u32,
    size: u32,
    zero_upper: u32,
) -> u64 {
    let state = unsafe { &mut *state };
    let context = unsafe { &mut *(state.ctx as *mut VectorMemoryContext) };
    context.calls += 1;
    context.last_addr = addr;
    context.last_index = destination;
    context.last_size = size;
    context.last_zero_upper = zero_upper;
    if context.ok == 0
        || destination != crate::smir::lower::X86_JIT_VECTOR_SCRATCH_INDEX
        || !matches!(size, 16 | 32)
    {
        return 0;
    }

    let mut value = if zero_upper != 0 {
        [0; 8]
    } else {
        state.vector_scratch
    };
    value[..(size / 8) as usize].copy_from_slice(&context.value[..(size / 8) as usize]);
    state.vector_scratch = value;
    1
}

#[cfg(target_arch = "x86_64")]
fn full_guest_regs(case: FpMemoryCase, ordinal: usize) -> GuestRegs {
    let mut registers = GuestRegs {
        gpr: std::array::from_fn(|index| {
            0x1000u64
                .wrapping_add((index as u64) * 0x101)
                .wrapping_add((ordinal as u64) * 0x10)
        }),
        rflags: 0x2 | (((ordinal as u64).wrapping_mul(0x145)) & 0x8D5),
        exit_pc: 0xAAAA_BBBB_CCCC_DDDD,
        k: std::array::from_fn(|index| 0x0102_0304_0506_0708u64.rotate_left((index * 7) as u32)),
        vector_active: X86_VECTOR_STATE_YMM16,
        // All six masks remain set. Vary prior status and RC without DAZ/FTZ
        // so the same raw-bit differential is valid on native and translated
        // x86-64 hosts.
        mxcsr: 0x1F80 | ((ordinal as u32) & 0x3F) | (((ordinal as u32) & 3) << 13),
        vector_scratch: [0xCCDD_EEFF_0011_2233; 8],
        ..GuestRegs::default()
    };
    for (index, value) in registers.zmm.iter_mut().enumerate() {
        *value = std::array::from_fn(|word| {
            0xF0E1_D2C3_B4A5_9687u64.rotate_left((index * 11 + word * 5) as u32)
                ^ (index as u64).wrapping_mul(0x1111_2222_3333_4444)
                ^ (word as u64).wrapping_mul(0x0102_0408_1020_4081)
        });
    }
    let (source1, _) = operand_vectors(case);
    registers.zmm[usize::from(case.source1())] = source1;
    if case.destination() != case.source1() {
        registers.zmm[usize::from(case.destination())] = std::array::from_fn(|word| {
            0xA55A_F00F_6996_3CC3u64.rotate_left((word * 7 + ordinal) as u32)
        });
    }
    registers.gpr[usize::from(case.base())] = 0x2000 + ((ordinal & 0x0F) as u64) * 0x40;
    registers
}

#[cfg(target_arch = "x86_64")]
fn interpreted_architecture(
    function: &SmirFunction,
    initial: &GuestRegs,
    source2: [u64; 8],
    address: u64,
    case: FpMemoryCase,
    level: OptLevel,
) -> ([u64; 32], [[u64; 8]; 32], [u64; 8], u64, u32) {
    use crate::smir::interpret::{BlockResult, SmirInterpreter};
    use crate::smir::ir::context::{ArchRegState, ExitReason, SmirContext};
    use crate::smir::ir::flags::MaterializedFlags;
    use crate::smir::ir::memory::FlatMemory;

    let mut context = SmirContext::new_x86_64();
    if let ArchRegState::X86_64(x86) = &mut context.arch_regs {
        x86.gpr = initial.gpr;
        for (index, value) in initial.zmm.iter().enumerate() {
            x86.xmm[index][..8].copy_from_slice(value);
        }
        x86.k = initial.k;
        x86.rflags = initial.rflags;
        x86.mxcsr = initial.mxcsr;
    }
    context.flags.materialized = MaterializedFlags::from_rflags(initial.rflags);
    context.flags.lazy = None;
    let mut memory = FlatMemory::new(0x10000);
    let bytes = words_to_bytes(source2);
    memory.load(address as usize, &bytes[..case.width.bytes() as usize]);
    let result =
        SmirInterpreter::new().execute_block(&mut context, &mut memory, &function.blocks[0]);
    assert!(
        matches!(result, BlockResult::Exit(ExitReason::Return { .. })),
        "{level:?} {case:?}: {result:?}"
    );

    let ArchRegState::X86_64(x86) = &context.arch_regs else {
        unreachable!()
    };
    let mut vectors = [[0; 8]; 32];
    for (index, value) in vectors.iter_mut().enumerate() {
        value.copy_from_slice(&x86.xmm[index][..8]);
    }
    (x86.gpr, vectors, x86.k, x86.rflags, x86.mxcsr)
}

#[cfg(target_arch = "x86_64")]
#[test]
fn native_memory_fp_arithmetic_and_sse3_paired_ops_match_o0_o2_and_fault_precisely() {
    use crate::smir::lower::runtime::ExecMem;

    if !std::is_x86_feature_detected!("avx") {
        eprintln!("skipping native VEX memory-FP differential: host lacks AVX");
        return;
    }

    let cases = all_cases();
    let expected_executions = cases.len() * DIFFERENTIAL_LEVELS.len();
    let mut successes = 0usize;
    let mut faults = 0usize;
    for (ordinal, case) in cases.into_iter().enumerate() {
        for level in DIFFERENTIAL_LEVELS {
            let function = optimize(lift_case(case), level);
            let (code, entry) = lower(&function, case);
            let exec =
                ExecMem::new(&code).unwrap_or_else(|error| panic!("{level:?} {case:?}: {error:?}"));
            let (_, source2) = operand_vectors(case);

            let mut context = VectorMemoryContext {
                value: source2,
                ok: 1,
                calls: 0,
                last_addr: 0,
                last_index: 0,
                last_size: 0,
                last_zero_upper: 0,
            };
            let mut registers = full_guest_regs(case, ordinal);
            let address = registers.gpr[usize::from(case.base())].wrapping_add(DISP as u64);
            registers.ctx = (&mut context as *mut VectorMemoryContext) as u64;
            registers.vec_load_fn = vector_load_helper as usize as u64;
            let initial = registers;
            let (gpr, zmm, k, rflags, mxcsr) =
                interpreted_architecture(&function, &initial, source2, address, case, level);
            let mut expected = initial;
            expected.gpr = gpr;
            expected.zmm = zmm;
            expected.k = k;
            expected.rflags = rflags;
            expected.mxcsr = mxcsr;
            let words = (case.width.bytes() / 8) as usize;
            expected.vector_scratch =
                std::array::from_fn(|word| if word < words { source2[word] } else { 0 });

            exec.run(entry, &mut registers);
            expected.host_mxcsr = registers.host_mxcsr;
            assert_eq!(registers, expected, "{level:?} {case:?}: success");
            assert_eq!(context.calls, 1, "{level:?} {case:?}");
            assert_eq!(context.last_addr, address, "{level:?} {case:?}");
            assert_eq!(
                context.last_index,
                crate::smir::lower::X86_JIT_VECTOR_SCRATCH_INDEX,
                "{level:?} {case:?}"
            );
            assert_eq!(context.last_size, case.width.bytes(), "{level:?} {case:?}");
            assert_eq!(context.last_zero_upper, 1, "{level:?} {case:?}");
            successes += 1;

            let mut context = VectorMemoryContext {
                value: source2,
                ok: 0,
                calls: 0,
                last_addr: 0,
                last_index: 0,
                last_size: 0,
                last_zero_upper: 0,
            };
            let mut registers = full_guest_regs(case, ordinal ^ 0x55);
            let address = registers.gpr[usize::from(case.base())].wrapping_add(DISP as u64);
            registers.ctx = (&mut context as *mut VectorMemoryContext) as u64;
            registers.vec_load_fn = vector_load_helper as usize as u64;
            let mut expected = registers;
            expected.exit_pc = PC;

            exec.run(entry, &mut registers);
            expected.host_mxcsr = registers.host_mxcsr;
            assert_eq!(registers, expected, "{level:?} {case:?}: fault");
            assert_eq!(context.calls, 1, "fault {level:?} {case:?}");
            assert_eq!(context.last_addr, address, "fault {level:?} {case:?}");
            assert_eq!(
                context.last_index,
                crate::smir::lower::X86_JIT_VECTOR_SCRATCH_INDEX,
                "fault {level:?} {case:?}"
            );
            assert_eq!(
                context.last_size,
                case.width.bytes(),
                "fault {level:?} {case:?}"
            );
            assert_eq!(context.last_zero_upper, 1, "fault {level:?} {case:?}");
            faults += 1;
        }
    }

    assert_eq!(successes, expected_executions);
    assert_eq!(faults, expected_executions);
}
