/* bench 4748.0.0 0ee81eaf0ba5 */
/* bench 4748.0.1 71cf4b82c6e3 */
/* bench 4748.0.2 8ecdc74b59d4 */
/* bench 4748.0.3 1ade0b781792 */
/* bench 4748.0.4 cc1c45b7560b */
/* bench 4748.0.5 765c8047042d */
FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright 2010 Ben Dooks <ben-linux@fluff.org>
 *
 * Support for wakeup mask interrupts on newer SoCs
/* bench 11735.1.0 ae3ed75773b8 */
/* bench 11735.1.1 e793f652d4ad */
/* bench 11735.1.2 963df7179f63 */
/* bench 11735.1.3 2a3017178ea8 */
/* bench 11735.1.4 eeb13c5208ef */
/* bench 11735.1.5 f96678288957 */
/* bench 11735.1.6 6ece5b162ea5 */
/* bench 11735.1.7 7c80dec5ef55 */
/* bench 11735.1.8 87b3e2971f07 */
/* bench 11735.1.9 eeac45f29975 */

#ifndef __PLAT_WAKEUP_MASK_H
#define __PLAT_WAKEUP_MASK_H __file__

/* if no irq yet defined, but still want to mask */
#define NO_WAKEUP_IRQ (0x90000000)

/**
 * struct samsung_wakeup_mask - wakeup mask information
 * @irq: The interrupt associated with this wakeup.
 * @bit: The bit, as a (1 << bitno) controlling this source.
 */ 
struct samsung_wakeup_mask {
	unsigned int	irq;
	u32		bit;
};

/**
 * samsung_sync_wakemask - sync wakeup mask information for pm
 * @reg: The register that is used.
 * @masks: The list of masks to use.
 * @nr_masks: The number of entries pointed to buy @masks.
 *
 * Synchronise the wakeup mask information at suspend time from the list
 * of interrupts and control bits in @masks. We do this at suspend time
 * as overriding the relevant irq chips is harder and the register is only
 * required to be correct before we enter sleep.
 */
extern void samsung_sync_wakemask(void __iomem *reg,
				  const struct samsung_wakeup_mask *masks,
				  int nr_masks);

#endif /* __PLAT_WAKEUP_MASK_H */
