// Seed: 1440362498
module module_0;
  always_latch @(posedge 1'b0 or posedge 1'd0) begin : LABEL_0
    id_1 <= id_1 - id_1;
  end
  supply1 id_3;
  wire id_4;
  assign id_3 = 1;
  assign id_3 = id_3;
  id_5(
      .id_0(id_4), .id_1(1 && id_2), .id_2(1 - 1)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  generate
    string id_9 = "";
  endgenerate
  module_0 modCall_1 ();
endmodule
