
PIXY2_SPI_TIM_3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000059e0  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001bc  08005b90  08005b90  00015b90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005d4c  08005d4c  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08005d4c  08005d4c  00015d4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005d54  08005d54  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005d54  08005d54  00015d54  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005d58  08005d58  00015d58  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08005d5c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020070  2**0
                  CONTENTS
 10 .bss          00000194  20000070  20000070  00020070  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000204  20000204  00020070  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000fcac  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002369  00000000  00000000  0002fd4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000e40  00000000  00000000  000320b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000d48  00000000  00000000  00032ef8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025664  00000000  00000000  00033c40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000113ef  00000000  00000000  000592a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000dd4bd  00000000  00000000  0006a693  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00147b50  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000044a8  00000000  00000000  00147ba0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000070 	.word	0x20000070
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08005b78 	.word	0x08005b78

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000074 	.word	0x20000074
 80001ec:	08005b78 	.word	0x08005b78

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b974 	b.w	8000590 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	4604      	mov	r4, r0
 80002c8:	468e      	mov	lr, r1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d14d      	bne.n	800036a <__udivmoddi4+0xaa>
 80002ce:	428a      	cmp	r2, r1
 80002d0:	4694      	mov	ip, r2
 80002d2:	d969      	bls.n	80003a8 <__udivmoddi4+0xe8>
 80002d4:	fab2 f282 	clz	r2, r2
 80002d8:	b152      	cbz	r2, 80002f0 <__udivmoddi4+0x30>
 80002da:	fa01 f302 	lsl.w	r3, r1, r2
 80002de:	f1c2 0120 	rsb	r1, r2, #32
 80002e2:	fa20 f101 	lsr.w	r1, r0, r1
 80002e6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ea:	ea41 0e03 	orr.w	lr, r1, r3
 80002ee:	4094      	lsls	r4, r2
 80002f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002f4:	0c21      	lsrs	r1, r4, #16
 80002f6:	fbbe f6f8 	udiv	r6, lr, r8
 80002fa:	fa1f f78c 	uxth.w	r7, ip
 80002fe:	fb08 e316 	mls	r3, r8, r6, lr
 8000302:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000306:	fb06 f107 	mul.w	r1, r6, r7
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f106 30ff 	add.w	r0, r6, #4294967295
 8000316:	f080 811f 	bcs.w	8000558 <__udivmoddi4+0x298>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 811c 	bls.w	8000558 <__udivmoddi4+0x298>
 8000320:	3e02      	subs	r6, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a5b      	subs	r3, r3, r1
 8000326:	b2a4      	uxth	r4, r4
 8000328:	fbb3 f0f8 	udiv	r0, r3, r8
 800032c:	fb08 3310 	mls	r3, r8, r0, r3
 8000330:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000334:	fb00 f707 	mul.w	r7, r0, r7
 8000338:	42a7      	cmp	r7, r4
 800033a:	d90a      	bls.n	8000352 <__udivmoddi4+0x92>
 800033c:	eb1c 0404 	adds.w	r4, ip, r4
 8000340:	f100 33ff 	add.w	r3, r0, #4294967295
 8000344:	f080 810a 	bcs.w	800055c <__udivmoddi4+0x29c>
 8000348:	42a7      	cmp	r7, r4
 800034a:	f240 8107 	bls.w	800055c <__udivmoddi4+0x29c>
 800034e:	4464      	add	r4, ip
 8000350:	3802      	subs	r0, #2
 8000352:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000356:	1be4      	subs	r4, r4, r7
 8000358:	2600      	movs	r6, #0
 800035a:	b11d      	cbz	r5, 8000364 <__udivmoddi4+0xa4>
 800035c:	40d4      	lsrs	r4, r2
 800035e:	2300      	movs	r3, #0
 8000360:	e9c5 4300 	strd	r4, r3, [r5]
 8000364:	4631      	mov	r1, r6
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d909      	bls.n	8000382 <__udivmoddi4+0xc2>
 800036e:	2d00      	cmp	r5, #0
 8000370:	f000 80ef 	beq.w	8000552 <__udivmoddi4+0x292>
 8000374:	2600      	movs	r6, #0
 8000376:	e9c5 0100 	strd	r0, r1, [r5]
 800037a:	4630      	mov	r0, r6
 800037c:	4631      	mov	r1, r6
 800037e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000382:	fab3 f683 	clz	r6, r3
 8000386:	2e00      	cmp	r6, #0
 8000388:	d14a      	bne.n	8000420 <__udivmoddi4+0x160>
 800038a:	428b      	cmp	r3, r1
 800038c:	d302      	bcc.n	8000394 <__udivmoddi4+0xd4>
 800038e:	4282      	cmp	r2, r0
 8000390:	f200 80f9 	bhi.w	8000586 <__udivmoddi4+0x2c6>
 8000394:	1a84      	subs	r4, r0, r2
 8000396:	eb61 0303 	sbc.w	r3, r1, r3
 800039a:	2001      	movs	r0, #1
 800039c:	469e      	mov	lr, r3
 800039e:	2d00      	cmp	r5, #0
 80003a0:	d0e0      	beq.n	8000364 <__udivmoddi4+0xa4>
 80003a2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003a6:	e7dd      	b.n	8000364 <__udivmoddi4+0xa4>
 80003a8:	b902      	cbnz	r2, 80003ac <__udivmoddi4+0xec>
 80003aa:	deff      	udf	#255	; 0xff
 80003ac:	fab2 f282 	clz	r2, r2
 80003b0:	2a00      	cmp	r2, #0
 80003b2:	f040 8092 	bne.w	80004da <__udivmoddi4+0x21a>
 80003b6:	eba1 010c 	sub.w	r1, r1, ip
 80003ba:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003be:	fa1f fe8c 	uxth.w	lr, ip
 80003c2:	2601      	movs	r6, #1
 80003c4:	0c20      	lsrs	r0, r4, #16
 80003c6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ca:	fb07 1113 	mls	r1, r7, r3, r1
 80003ce:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003d2:	fb0e f003 	mul.w	r0, lr, r3
 80003d6:	4288      	cmp	r0, r1
 80003d8:	d908      	bls.n	80003ec <__udivmoddi4+0x12c>
 80003da:	eb1c 0101 	adds.w	r1, ip, r1
 80003de:	f103 38ff 	add.w	r8, r3, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x12a>
 80003e4:	4288      	cmp	r0, r1
 80003e6:	f200 80cb 	bhi.w	8000580 <__udivmoddi4+0x2c0>
 80003ea:	4643      	mov	r3, r8
 80003ec:	1a09      	subs	r1, r1, r0
 80003ee:	b2a4      	uxth	r4, r4
 80003f0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003f4:	fb07 1110 	mls	r1, r7, r0, r1
 80003f8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003fc:	fb0e fe00 	mul.w	lr, lr, r0
 8000400:	45a6      	cmp	lr, r4
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x156>
 8000404:	eb1c 0404 	adds.w	r4, ip, r4
 8000408:	f100 31ff 	add.w	r1, r0, #4294967295
 800040c:	d202      	bcs.n	8000414 <__udivmoddi4+0x154>
 800040e:	45a6      	cmp	lr, r4
 8000410:	f200 80bb 	bhi.w	800058a <__udivmoddi4+0x2ca>
 8000414:	4608      	mov	r0, r1
 8000416:	eba4 040e 	sub.w	r4, r4, lr
 800041a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800041e:	e79c      	b.n	800035a <__udivmoddi4+0x9a>
 8000420:	f1c6 0720 	rsb	r7, r6, #32
 8000424:	40b3      	lsls	r3, r6
 8000426:	fa22 fc07 	lsr.w	ip, r2, r7
 800042a:	ea4c 0c03 	orr.w	ip, ip, r3
 800042e:	fa20 f407 	lsr.w	r4, r0, r7
 8000432:	fa01 f306 	lsl.w	r3, r1, r6
 8000436:	431c      	orrs	r4, r3
 8000438:	40f9      	lsrs	r1, r7
 800043a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800043e:	fa00 f306 	lsl.w	r3, r0, r6
 8000442:	fbb1 f8f9 	udiv	r8, r1, r9
 8000446:	0c20      	lsrs	r0, r4, #16
 8000448:	fa1f fe8c 	uxth.w	lr, ip
 800044c:	fb09 1118 	mls	r1, r9, r8, r1
 8000450:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000454:	fb08 f00e 	mul.w	r0, r8, lr
 8000458:	4288      	cmp	r0, r1
 800045a:	fa02 f206 	lsl.w	r2, r2, r6
 800045e:	d90b      	bls.n	8000478 <__udivmoddi4+0x1b8>
 8000460:	eb1c 0101 	adds.w	r1, ip, r1
 8000464:	f108 3aff 	add.w	sl, r8, #4294967295
 8000468:	f080 8088 	bcs.w	800057c <__udivmoddi4+0x2bc>
 800046c:	4288      	cmp	r0, r1
 800046e:	f240 8085 	bls.w	800057c <__udivmoddi4+0x2bc>
 8000472:	f1a8 0802 	sub.w	r8, r8, #2
 8000476:	4461      	add	r1, ip
 8000478:	1a09      	subs	r1, r1, r0
 800047a:	b2a4      	uxth	r4, r4
 800047c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000480:	fb09 1110 	mls	r1, r9, r0, r1
 8000484:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000488:	fb00 fe0e 	mul.w	lr, r0, lr
 800048c:	458e      	cmp	lr, r1
 800048e:	d908      	bls.n	80004a2 <__udivmoddi4+0x1e2>
 8000490:	eb1c 0101 	adds.w	r1, ip, r1
 8000494:	f100 34ff 	add.w	r4, r0, #4294967295
 8000498:	d26c      	bcs.n	8000574 <__udivmoddi4+0x2b4>
 800049a:	458e      	cmp	lr, r1
 800049c:	d96a      	bls.n	8000574 <__udivmoddi4+0x2b4>
 800049e:	3802      	subs	r0, #2
 80004a0:	4461      	add	r1, ip
 80004a2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004a6:	fba0 9402 	umull	r9, r4, r0, r2
 80004aa:	eba1 010e 	sub.w	r1, r1, lr
 80004ae:	42a1      	cmp	r1, r4
 80004b0:	46c8      	mov	r8, r9
 80004b2:	46a6      	mov	lr, r4
 80004b4:	d356      	bcc.n	8000564 <__udivmoddi4+0x2a4>
 80004b6:	d053      	beq.n	8000560 <__udivmoddi4+0x2a0>
 80004b8:	b15d      	cbz	r5, 80004d2 <__udivmoddi4+0x212>
 80004ba:	ebb3 0208 	subs.w	r2, r3, r8
 80004be:	eb61 010e 	sbc.w	r1, r1, lr
 80004c2:	fa01 f707 	lsl.w	r7, r1, r7
 80004c6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ca:	40f1      	lsrs	r1, r6
 80004cc:	431f      	orrs	r7, r3
 80004ce:	e9c5 7100 	strd	r7, r1, [r5]
 80004d2:	2600      	movs	r6, #0
 80004d4:	4631      	mov	r1, r6
 80004d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004da:	f1c2 0320 	rsb	r3, r2, #32
 80004de:	40d8      	lsrs	r0, r3
 80004e0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004e4:	fa21 f303 	lsr.w	r3, r1, r3
 80004e8:	4091      	lsls	r1, r2
 80004ea:	4301      	orrs	r1, r0
 80004ec:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004f0:	fa1f fe8c 	uxth.w	lr, ip
 80004f4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004f8:	fb07 3610 	mls	r6, r7, r0, r3
 80004fc:	0c0b      	lsrs	r3, r1, #16
 80004fe:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000502:	fb00 f60e 	mul.w	r6, r0, lr
 8000506:	429e      	cmp	r6, r3
 8000508:	fa04 f402 	lsl.w	r4, r4, r2
 800050c:	d908      	bls.n	8000520 <__udivmoddi4+0x260>
 800050e:	eb1c 0303 	adds.w	r3, ip, r3
 8000512:	f100 38ff 	add.w	r8, r0, #4294967295
 8000516:	d22f      	bcs.n	8000578 <__udivmoddi4+0x2b8>
 8000518:	429e      	cmp	r6, r3
 800051a:	d92d      	bls.n	8000578 <__udivmoddi4+0x2b8>
 800051c:	3802      	subs	r0, #2
 800051e:	4463      	add	r3, ip
 8000520:	1b9b      	subs	r3, r3, r6
 8000522:	b289      	uxth	r1, r1
 8000524:	fbb3 f6f7 	udiv	r6, r3, r7
 8000528:	fb07 3316 	mls	r3, r7, r6, r3
 800052c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000530:	fb06 f30e 	mul.w	r3, r6, lr
 8000534:	428b      	cmp	r3, r1
 8000536:	d908      	bls.n	800054a <__udivmoddi4+0x28a>
 8000538:	eb1c 0101 	adds.w	r1, ip, r1
 800053c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000540:	d216      	bcs.n	8000570 <__udivmoddi4+0x2b0>
 8000542:	428b      	cmp	r3, r1
 8000544:	d914      	bls.n	8000570 <__udivmoddi4+0x2b0>
 8000546:	3e02      	subs	r6, #2
 8000548:	4461      	add	r1, ip
 800054a:	1ac9      	subs	r1, r1, r3
 800054c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000550:	e738      	b.n	80003c4 <__udivmoddi4+0x104>
 8000552:	462e      	mov	r6, r5
 8000554:	4628      	mov	r0, r5
 8000556:	e705      	b.n	8000364 <__udivmoddi4+0xa4>
 8000558:	4606      	mov	r6, r0
 800055a:	e6e3      	b.n	8000324 <__udivmoddi4+0x64>
 800055c:	4618      	mov	r0, r3
 800055e:	e6f8      	b.n	8000352 <__udivmoddi4+0x92>
 8000560:	454b      	cmp	r3, r9
 8000562:	d2a9      	bcs.n	80004b8 <__udivmoddi4+0x1f8>
 8000564:	ebb9 0802 	subs.w	r8, r9, r2
 8000568:	eb64 0e0c 	sbc.w	lr, r4, ip
 800056c:	3801      	subs	r0, #1
 800056e:	e7a3      	b.n	80004b8 <__udivmoddi4+0x1f8>
 8000570:	4646      	mov	r6, r8
 8000572:	e7ea      	b.n	800054a <__udivmoddi4+0x28a>
 8000574:	4620      	mov	r0, r4
 8000576:	e794      	b.n	80004a2 <__udivmoddi4+0x1e2>
 8000578:	4640      	mov	r0, r8
 800057a:	e7d1      	b.n	8000520 <__udivmoddi4+0x260>
 800057c:	46d0      	mov	r8, sl
 800057e:	e77b      	b.n	8000478 <__udivmoddi4+0x1b8>
 8000580:	3b02      	subs	r3, #2
 8000582:	4461      	add	r1, ip
 8000584:	e732      	b.n	80003ec <__udivmoddi4+0x12c>
 8000586:	4630      	mov	r0, r6
 8000588:	e709      	b.n	800039e <__udivmoddi4+0xde>
 800058a:	4464      	add	r4, ip
 800058c:	3802      	subs	r0, #2
 800058e:	e742      	b.n	8000416 <__udivmoddi4+0x156>

08000590 <__aeabi_idiv0>:
 8000590:	4770      	bx	lr
 8000592:	bf00      	nop

08000594 <__io_putchar>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch) {
 8000594:	b580      	push	{r7, lr}
 8000596:	b082      	sub	sp, #8
 8000598:	af00      	add	r7, sp, #0
 800059a:	6078      	str	r0, [r7, #4]
	(void) HAL_UART_Transmit(&huart1, (uint8_t*) &ch, 1, 100);
 800059c:	1d39      	adds	r1, r7, #4
 800059e:	2364      	movs	r3, #100	; 0x64
 80005a0:	2201      	movs	r2, #1
 80005a2:	4804      	ldr	r0, [pc, #16]	; (80005b4 <__io_putchar+0x20>)
 80005a4:	f002 ffd4 	bl	8003550 <HAL_UART_Transmit>
	return ch;
 80005a8:	687b      	ldr	r3, [r7, #4]
}
 80005aa:	4618      	mov	r0, r3
 80005ac:	3708      	adds	r7, #8
 80005ae:	46bd      	mov	sp, r7
 80005b0:	bd80      	pop	{r7, pc}
 80005b2:	bf00      	nop
 80005b4:	20000174 	.word	0x20000174

080005b8 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 80005b8:	b580      	push	{r7, lr}
 80005ba:	b094      	sub	sp, #80	; 0x50
 80005bc:	af02      	add	r7, sp, #8
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80005be:	f000 fd01 	bl	8000fc4 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80005c2:	f000 f8a7 	bl	8000714 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80005c6:	f000 fa11 	bl	80009ec <MX_GPIO_Init>
	MX_SPI2_Init();
 80005ca:	f000 f913 	bl	80007f4 <MX_SPI2_Init>
	MX_TIM10_Init();
 80005ce:	f000 f947 	bl	8000860 <MX_TIM10_Init>
	MX_TIM11_Init();
 80005d2:	f000 f993 	bl	80008fc <MX_TIM11_Init>
	MX_USART1_UART_Init();
 80005d6:	f000 f9df 	bl	8000998 <MX_USART1_UART_Init>
	PIDLoop pan_pid;
	PIDLoop tilt_pid;
	//Pixel pixel;

#ifndef VIDEO
  	pixy2_init(&hspi2, SPI_CS_GPIO_Port, SPI_CS_Pin);
 80005da:	2202      	movs	r2, #2
 80005dc:	4945      	ldr	r1, [pc, #276]	; (80006f4 <main+0x13c>)
 80005de:	4846      	ldr	r0, [pc, #280]	; (80006f8 <main+0x140>)
 80005e0:	f003 fd7e 	bl	80040e0 <pixy2_init>

  	pixy2_printVersion();
 80005e4:	f003 fdd2 	bl	800418c <pixy2_printVersion>

  	HAL_TIM_PWM_Start(&htim10, TIM_CHANNEL_1);
 80005e8:	2100      	movs	r1, #0
 80005ea:	4844      	ldr	r0, [pc, #272]	; (80006fc <main+0x144>)
 80005ec:	f002 fb64 	bl	8002cb8 <HAL_TIM_PWM_Start>
  	HAL_TIM_PWM_Start(&htim11, TIM_CHANNEL_1);
 80005f0:	2100      	movs	r1, #0
 80005f2:	4843      	ldr	r0, [pc, #268]	; (8000700 <main+0x148>)
 80005f4:	f002 fb60 	bl	8002cb8 <HAL_TIM_PWM_Start>

  	PIDLoop_init(&tilt_pid, 400, 0, 400, 0);
 80005f8:	1d38      	adds	r0, r7, #4
 80005fa:	2300      	movs	r3, #0
 80005fc:	9300      	str	r3, [sp, #0]
 80005fe:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8000602:	2200      	movs	r2, #0
 8000604:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8000608:	f003 fb28 	bl	8003c5c <PIDLoop_init>
  	PIDLoop_init(&pan_pid, 500, 0, 500, 1);
 800060c:	f107 0020 	add.w	r0, r7, #32
 8000610:	2301      	movs	r3, #1
 8000612:	9300      	str	r3, [sp, #0]
 8000614:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000618:	2200      	movs	r2, #0
 800061a:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800061e:	f003 fb1d 	bl	8003c5c <PIDLoop_init>

  	rcs_init();
 8000622:	f003 ffa5 	bl	8004570 <rcs_init>

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
#ifndef VIDEO
	  numBlocks = pixy2_getBlocks(true, CCC_SIG_ALL, 0xff);
 8000626:	22ff      	movs	r2, #255	; 0xff
 8000628:	21ff      	movs	r1, #255	; 0xff
 800062a:	2001      	movs	r0, #1
 800062c:	f003 fce4 	bl	8003ff8 <pixy2_getBlocks>
 8000630:	4603      	mov	r3, r0
 8000632:	b2da      	uxtb	r2, r3
 8000634:	4b33      	ldr	r3, [pc, #204]	; (8000704 <main+0x14c>)
 8000636:	701a      	strb	r2, [r3, #0]

	  		if (numBlocks) {
 8000638:	4b32      	ldr	r3, [pc, #200]	; (8000704 <main+0x14c>)
 800063a:	781b      	ldrb	r3, [r3, #0]
 800063c:	2b00      	cmp	r3, #0
 800063e:	d040      	beq.n	80006c2 <main+0x10a>
	  			for (int i = 0; i < numBlocks; i++) {
 8000640:	2300      	movs	r3, #0
 8000642:	647b      	str	r3, [r7, #68]	; 0x44
 8000644:	e005      	b.n	8000652 <main+0x9a>
	  				pixy2_printBlock(i);
 8000646:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8000648:	f003 fdcc 	bl	80041e4 <pixy2_printBlock>
	  			for (int i = 0; i < numBlocks; i++) {
 800064c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800064e:	3301      	adds	r3, #1
 8000650:	647b      	str	r3, [r7, #68]	; 0x44
 8000652:	4b2c      	ldr	r3, [pc, #176]	; (8000704 <main+0x14c>)
 8000654:	781b      	ldrb	r3, [r3, #0]
 8000656:	461a      	mov	r2, r3
 8000658:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800065a:	4293      	cmp	r3, r2
 800065c:	dbf3      	blt.n	8000646 <main+0x8e>
	  			}
	  			printf("\r\n");
 800065e:	482a      	ldr	r0, [pc, #168]	; (8000708 <main+0x150>)
 8000660:	f004 fa10 	bl	8004a84 <puts>

	  			panOffset = (int32_t) pixy.frameWidth / 2
 8000664:	4b29      	ldr	r3, [pc, #164]	; (800070c <main+0x154>)
 8000666:	889b      	ldrh	r3, [r3, #4]
 8000668:	085b      	lsrs	r3, r3, #1
 800066a:	b29b      	uxth	r3, r3
 800066c:	461a      	mov	r2, r3
	  					- (int32_t) (blocks + 0)->m_x;
 800066e:	4b28      	ldr	r3, [pc, #160]	; (8000710 <main+0x158>)
 8000670:	681b      	ldr	r3, [r3, #0]
 8000672:	885b      	ldrh	r3, [r3, #2]
	  			panOffset = (int32_t) pixy.frameWidth / 2
 8000674:	1ad3      	subs	r3, r2, r3
 8000676:	643b      	str	r3, [r7, #64]	; 0x40
	  			tiltOffset = (int32_t) (blocks + 0)->m_y
 8000678:	4b25      	ldr	r3, [pc, #148]	; (8000710 <main+0x158>)
 800067a:	681b      	ldr	r3, [r3, #0]
 800067c:	889b      	ldrh	r3, [r3, #4]
 800067e:	461a      	mov	r2, r3
	  					- (int32_t) pixy.frameHeight / 2;
 8000680:	4b22      	ldr	r3, [pc, #136]	; (800070c <main+0x154>)
 8000682:	88db      	ldrh	r3, [r3, #6]
 8000684:	085b      	lsrs	r3, r3, #1
 8000686:	b29b      	uxth	r3, r3
	  			tiltOffset = (int32_t) (blocks + 0)->m_y
 8000688:	1ad3      	subs	r3, r2, r3
 800068a:	63fb      	str	r3, [r7, #60]	; 0x3c

	  			PIDLoop_update(&pan_pid, panOffset);
 800068c:	f107 0320 	add.w	r3, r7, #32
 8000690:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8000692:	4618      	mov	r0, r3
 8000694:	f003 fafc 	bl	8003c90 <PIDLoop_update>
	  			PIDLoop_update(&tilt_pid, tiltOffset);
 8000698:	1d3b      	adds	r3, r7, #4
 800069a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800069c:	4618      	mov	r0, r3
 800069e:	f003 faf7 	bl	8003c90 <PIDLoop_update>


	  			rcs_setPos(pan_pid.m_axis,pan_pid.m_command);
 80006a2:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80006a6:	6a3a      	ldr	r2, [r7, #32]
 80006a8:	b292      	uxth	r2, r2
 80006aa:	4611      	mov	r1, r2
 80006ac:	4618      	mov	r0, r3
 80006ae:	f003 ffef 	bl	8004690 <rcs_setPos>
	  			rcs_setPos(tilt_pid.m_axis,tilt_pid.m_command);
 80006b2:	7a3b      	ldrb	r3, [r7, #8]
 80006b4:	687a      	ldr	r2, [r7, #4]
 80006b6:	b292      	uxth	r2, r2
 80006b8:	4611      	mov	r1, r2
 80006ba:	4618      	mov	r0, r3
 80006bc:	f003 ffe8 	bl	8004690 <rcs_setPos>
 80006c0:	e7b1      	b.n	8000626 <main+0x6e>


//	  			pixy2_setServos((uint16_t) (pan_pid.m_command),(uint16_t) (tilt_pid.m_command));

	  		} else {
	  			reset(&pan_pid);
 80006c2:	f107 0320 	add.w	r3, r7, #32
 80006c6:	4618      	mov	r0, r3
 80006c8:	f003 fab6 	bl	8003c38 <reset>
	  			reset(&tilt_pid);
 80006cc:	1d3b      	adds	r3, r7, #4
 80006ce:	4618      	mov	r0, r3
 80006d0:	f003 fab2 	bl	8003c38 <reset>


	  			rcs_setPos(pan_pid.m_axis,pan_pid.m_command);
 80006d4:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80006d8:	6a3a      	ldr	r2, [r7, #32]
 80006da:	b292      	uxth	r2, r2
 80006dc:	4611      	mov	r1, r2
 80006de:	4618      	mov	r0, r3
 80006e0:	f003 ffd6 	bl	8004690 <rcs_setPos>
	  			rcs_setPos(tilt_pid.m_axis,tilt_pid.m_command);
 80006e4:	7a3b      	ldrb	r3, [r7, #8]
 80006e6:	687a      	ldr	r2, [r7, #4]
 80006e8:	b292      	uxth	r2, r2
 80006ea:	4611      	mov	r1, r2
 80006ec:	4618      	mov	r0, r3
 80006ee:	f003 ffcf 	bl	8004690 <rcs_setPos>
	  numBlocks = pixy2_getBlocks(true, CCC_SIG_ALL, 0xff);
 80006f2:	e798      	b.n	8000626 <main+0x6e>
 80006f4:	40020800 	.word	0x40020800
 80006f8:	2000008c 	.word	0x2000008c
 80006fc:	200000e4 	.word	0x200000e4
 8000700:	2000012c 	.word	0x2000012c
 8000704:	200001c0 	.word	0x200001c0
 8000708:	08005b90 	.word	0x08005b90
 800070c:	200001c8 	.word	0x200001c8
 8000710:	200001c4 	.word	0x200001c4

08000714 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8000714:	b580      	push	{r7, lr}
 8000716:	b094      	sub	sp, #80	; 0x50
 8000718:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 800071a:	f107 0320 	add.w	r3, r7, #32
 800071e:	2230      	movs	r2, #48	; 0x30
 8000720:	2100      	movs	r1, #0
 8000722:	4618      	mov	r0, r3
 8000724:	f004 f840 	bl	80047a8 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8000728:	f107 030c 	add.w	r3, r7, #12
 800072c:	2200      	movs	r2, #0
 800072e:	601a      	str	r2, [r3, #0]
 8000730:	605a      	str	r2, [r3, #4]
 8000732:	609a      	str	r2, [r3, #8]
 8000734:	60da      	str	r2, [r3, #12]
 8000736:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8000738:	2300      	movs	r3, #0
 800073a:	60bb      	str	r3, [r7, #8]
 800073c:	4b2b      	ldr	r3, [pc, #172]	; (80007ec <SystemClock_Config+0xd8>)
 800073e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000740:	4a2a      	ldr	r2, [pc, #168]	; (80007ec <SystemClock_Config+0xd8>)
 8000742:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000746:	6413      	str	r3, [r2, #64]	; 0x40
 8000748:	4b28      	ldr	r3, [pc, #160]	; (80007ec <SystemClock_Config+0xd8>)
 800074a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800074c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000750:	60bb      	str	r3, [r7, #8]
 8000752:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000754:	2300      	movs	r3, #0
 8000756:	607b      	str	r3, [r7, #4]
 8000758:	4b25      	ldr	r3, [pc, #148]	; (80007f0 <SystemClock_Config+0xdc>)
 800075a:	681b      	ldr	r3, [r3, #0]
 800075c:	4a24      	ldr	r2, [pc, #144]	; (80007f0 <SystemClock_Config+0xdc>)
 800075e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000762:	6013      	str	r3, [r2, #0]
 8000764:	4b22      	ldr	r3, [pc, #136]	; (80007f0 <SystemClock_Config+0xdc>)
 8000766:	681b      	ldr	r3, [r3, #0]
 8000768:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800076c:	607b      	str	r3, [r7, #4]
 800076e:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000770:	2301      	movs	r3, #1
 8000772:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000774:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000778:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800077a:	2302      	movs	r3, #2
 800077c:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800077e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000782:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLM = 4;
 8000784:	2304      	movs	r3, #4
 8000786:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 180;
 8000788:	23b4      	movs	r3, #180	; 0xb4
 800078a:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800078c:	2302      	movs	r3, #2
 800078e:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 4;
 8000790:	2304      	movs	r3, #4
 8000792:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8000794:	f107 0320 	add.w	r3, r7, #32
 8000798:	4618      	mov	r0, r3
 800079a:	f000 ffa5 	bl	80016e8 <HAL_RCC_OscConfig>
 800079e:	4603      	mov	r3, r0
 80007a0:	2b00      	cmp	r3, #0
 80007a2:	d001      	beq.n	80007a8 <SystemClock_Config+0x94>
		Error_Handler();
 80007a4:	f000 f98e 	bl	8000ac4 <Error_Handler>
	}

	/** Activate the Over-Drive mode
	 */
	if (HAL_PWREx_EnableOverDrive() != HAL_OK) {
 80007a8:	f000 ff4e 	bl	8001648 <HAL_PWREx_EnableOverDrive>
 80007ac:	4603      	mov	r3, r0
 80007ae:	2b00      	cmp	r3, #0
 80007b0:	d001      	beq.n	80007b6 <SystemClock_Config+0xa2>
		Error_Handler();
 80007b2:	f000 f987 	bl	8000ac4 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80007b6:	230f      	movs	r3, #15
 80007b8:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007ba:	2302      	movs	r3, #2
 80007bc:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007be:	2300      	movs	r3, #0
 80007c0:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80007c2:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80007c6:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80007c8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80007cc:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK) {
 80007ce:	f107 030c 	add.w	r3, r7, #12
 80007d2:	2105      	movs	r1, #5
 80007d4:	4618      	mov	r0, r3
 80007d6:	f001 f9ff 	bl	8001bd8 <HAL_RCC_ClockConfig>
 80007da:	4603      	mov	r3, r0
 80007dc:	2b00      	cmp	r3, #0
 80007de:	d001      	beq.n	80007e4 <SystemClock_Config+0xd0>
		Error_Handler();
 80007e0:	f000 f970 	bl	8000ac4 <Error_Handler>
	}
}
 80007e4:	bf00      	nop
 80007e6:	3750      	adds	r7, #80	; 0x50
 80007e8:	46bd      	mov	sp, r7
 80007ea:	bd80      	pop	{r7, pc}
 80007ec:	40023800 	.word	0x40023800
 80007f0:	40007000 	.word	0x40007000

080007f4 <MX_SPI2_Init>:
/**
 * @brief SPI2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI2_Init(void) {
 80007f4:	b580      	push	{r7, lr}
 80007f6:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI2_Init 1 */

	/* USER CODE END SPI2_Init 1 */
	/* SPI2 parameter configuration*/
	hspi2.Instance = SPI2;
 80007f8:	4b17      	ldr	r3, [pc, #92]	; (8000858 <MX_SPI2_Init+0x64>)
 80007fa:	4a18      	ldr	r2, [pc, #96]	; (800085c <MX_SPI2_Init+0x68>)
 80007fc:	601a      	str	r2, [r3, #0]
	hspi2.Init.Mode = SPI_MODE_MASTER;
 80007fe:	4b16      	ldr	r3, [pc, #88]	; (8000858 <MX_SPI2_Init+0x64>)
 8000800:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000804:	605a      	str	r2, [r3, #4]
	hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000806:	4b14      	ldr	r3, [pc, #80]	; (8000858 <MX_SPI2_Init+0x64>)
 8000808:	2200      	movs	r2, #0
 800080a:	609a      	str	r2, [r3, #8]
	hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800080c:	4b12      	ldr	r3, [pc, #72]	; (8000858 <MX_SPI2_Init+0x64>)
 800080e:	2200      	movs	r2, #0
 8000810:	60da      	str	r2, [r3, #12]
	hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000812:	4b11      	ldr	r3, [pc, #68]	; (8000858 <MX_SPI2_Init+0x64>)
 8000814:	2200      	movs	r2, #0
 8000816:	611a      	str	r2, [r3, #16]
	hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8000818:	4b0f      	ldr	r3, [pc, #60]	; (8000858 <MX_SPI2_Init+0x64>)
 800081a:	2201      	movs	r2, #1
 800081c:	615a      	str	r2, [r3, #20]
	hspi2.Init.NSS = SPI_NSS_SOFT;
 800081e:	4b0e      	ldr	r3, [pc, #56]	; (8000858 <MX_SPI2_Init+0x64>)
 8000820:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000824:	619a      	str	r2, [r3, #24]
	hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000826:	4b0c      	ldr	r3, [pc, #48]	; (8000858 <MX_SPI2_Init+0x64>)
 8000828:	2200      	movs	r2, #0
 800082a:	61da      	str	r2, [r3, #28]
	hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800082c:	4b0a      	ldr	r3, [pc, #40]	; (8000858 <MX_SPI2_Init+0x64>)
 800082e:	2200      	movs	r2, #0
 8000830:	621a      	str	r2, [r3, #32]
	hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000832:	4b09      	ldr	r3, [pc, #36]	; (8000858 <MX_SPI2_Init+0x64>)
 8000834:	2200      	movs	r2, #0
 8000836:	625a      	str	r2, [r3, #36]	; 0x24
	hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000838:	4b07      	ldr	r3, [pc, #28]	; (8000858 <MX_SPI2_Init+0x64>)
 800083a:	2200      	movs	r2, #0
 800083c:	629a      	str	r2, [r3, #40]	; 0x28
	hspi2.Init.CRCPolynomial = 10;
 800083e:	4b06      	ldr	r3, [pc, #24]	; (8000858 <MX_SPI2_Init+0x64>)
 8000840:	220a      	movs	r2, #10
 8000842:	62da      	str	r2, [r3, #44]	; 0x2c
	if (HAL_SPI_Init(&hspi2) != HAL_OK) {
 8000844:	4804      	ldr	r0, [pc, #16]	; (8000858 <MX_SPI2_Init+0x64>)
 8000846:	f001 fbe7 	bl	8002018 <HAL_SPI_Init>
 800084a:	4603      	mov	r3, r0
 800084c:	2b00      	cmp	r3, #0
 800084e:	d001      	beq.n	8000854 <MX_SPI2_Init+0x60>
		Error_Handler();
 8000850:	f000 f938 	bl	8000ac4 <Error_Handler>
	}
	/* USER CODE BEGIN SPI2_Init 2 */

	/* USER CODE END SPI2_Init 2 */

}
 8000854:	bf00      	nop
 8000856:	bd80      	pop	{r7, pc}
 8000858:	2000008c 	.word	0x2000008c
 800085c:	40003800 	.word	0x40003800

08000860 <MX_TIM10_Init>:
/**
 * @brief TIM10 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM10_Init(void) {
 8000860:	b580      	push	{r7, lr}
 8000862:	b088      	sub	sp, #32
 8000864:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM10_Init 0 */

	/* USER CODE END TIM10_Init 0 */

	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8000866:	1d3b      	adds	r3, r7, #4
 8000868:	2200      	movs	r2, #0
 800086a:	601a      	str	r2, [r3, #0]
 800086c:	605a      	str	r2, [r3, #4]
 800086e:	609a      	str	r2, [r3, #8]
 8000870:	60da      	str	r2, [r3, #12]
 8000872:	611a      	str	r2, [r3, #16]
 8000874:	615a      	str	r2, [r3, #20]
 8000876:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM10_Init 1 */

	/* USER CODE END TIM10_Init 1 */
	htim10.Instance = TIM10;
 8000878:	4b1e      	ldr	r3, [pc, #120]	; (80008f4 <MX_TIM10_Init+0x94>)
 800087a:	4a1f      	ldr	r2, [pc, #124]	; (80008f8 <MX_TIM10_Init+0x98>)
 800087c:	601a      	str	r2, [r3, #0]
	htim10.Init.Prescaler = 179;
 800087e:	4b1d      	ldr	r3, [pc, #116]	; (80008f4 <MX_TIM10_Init+0x94>)
 8000880:	22b3      	movs	r2, #179	; 0xb3
 8000882:	605a      	str	r2, [r3, #4]
	htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000884:	4b1b      	ldr	r3, [pc, #108]	; (80008f4 <MX_TIM10_Init+0x94>)
 8000886:	2200      	movs	r2, #0
 8000888:	609a      	str	r2, [r3, #8]
	htim10.Init.Period = 19999;
 800088a:	4b1a      	ldr	r3, [pc, #104]	; (80008f4 <MX_TIM10_Init+0x94>)
 800088c:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8000890:	60da      	str	r2, [r3, #12]
	htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000892:	4b18      	ldr	r3, [pc, #96]	; (80008f4 <MX_TIM10_Init+0x94>)
 8000894:	2200      	movs	r2, #0
 8000896:	611a      	str	r2, [r3, #16]
	htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000898:	4b16      	ldr	r3, [pc, #88]	; (80008f4 <MX_TIM10_Init+0x94>)
 800089a:	2200      	movs	r2, #0
 800089c:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim10) != HAL_OK) {
 800089e:	4815      	ldr	r0, [pc, #84]	; (80008f4 <MX_TIM10_Init+0x94>)
 80008a0:	f002 f962 	bl	8002b68 <HAL_TIM_Base_Init>
 80008a4:	4603      	mov	r3, r0
 80008a6:	2b00      	cmp	r3, #0
 80008a8:	d001      	beq.n	80008ae <MX_TIM10_Init+0x4e>
		Error_Handler();
 80008aa:	f000 f90b 	bl	8000ac4 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim10) != HAL_OK) {
 80008ae:	4811      	ldr	r0, [pc, #68]	; (80008f4 <MX_TIM10_Init+0x94>)
 80008b0:	f002 f9a9 	bl	8002c06 <HAL_TIM_PWM_Init>
 80008b4:	4603      	mov	r3, r0
 80008b6:	2b00      	cmp	r3, #0
 80008b8:	d001      	beq.n	80008be <MX_TIM10_Init+0x5e>
		Error_Handler();
 80008ba:	f000 f903 	bl	8000ac4 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80008be:	2360      	movs	r3, #96	; 0x60
 80008c0:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 1500;
 80008c2:	f240 53dc 	movw	r3, #1500	; 0x5dc
 80008c6:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80008c8:	2300      	movs	r3, #0
 80008ca:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80008cc:	2300      	movs	r3, #0
 80008ce:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1)
 80008d0:	1d3b      	adds	r3, r7, #4
 80008d2:	2200      	movs	r2, #0
 80008d4:	4619      	mov	r1, r3
 80008d6:	4807      	ldr	r0, [pc, #28]	; (80008f4 <MX_TIM10_Init+0x94>)
 80008d8:	f002 fab6 	bl	8002e48 <HAL_TIM_PWM_ConfigChannel>
 80008dc:	4603      	mov	r3, r0
 80008de:	2b00      	cmp	r3, #0
 80008e0:	d001      	beq.n	80008e6 <MX_TIM10_Init+0x86>
			!= HAL_OK) {
		Error_Handler();
 80008e2:	f000 f8ef 	bl	8000ac4 <Error_Handler>
	}
	/* USER CODE BEGIN TIM10_Init 2 */

	/* USER CODE END TIM10_Init 2 */
	HAL_TIM_MspPostInit(&htim10);
 80008e6:	4803      	ldr	r0, [pc, #12]	; (80008f4 <MX_TIM10_Init+0x94>)
 80008e8:	f000 f9ba 	bl	8000c60 <HAL_TIM_MspPostInit>

}
 80008ec:	bf00      	nop
 80008ee:	3720      	adds	r7, #32
 80008f0:	46bd      	mov	sp, r7
 80008f2:	bd80      	pop	{r7, pc}
 80008f4:	200000e4 	.word	0x200000e4
 80008f8:	40014400 	.word	0x40014400

080008fc <MX_TIM11_Init>:
/**
 * @brief TIM11 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM11_Init(void) {
 80008fc:	b580      	push	{r7, lr}
 80008fe:	b088      	sub	sp, #32
 8000900:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM11_Init 0 */

	/* USER CODE END TIM11_Init 0 */

	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8000902:	1d3b      	adds	r3, r7, #4
 8000904:	2200      	movs	r2, #0
 8000906:	601a      	str	r2, [r3, #0]
 8000908:	605a      	str	r2, [r3, #4]
 800090a:	609a      	str	r2, [r3, #8]
 800090c:	60da      	str	r2, [r3, #12]
 800090e:	611a      	str	r2, [r3, #16]
 8000910:	615a      	str	r2, [r3, #20]
 8000912:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM11_Init 1 */

	/* USER CODE END TIM11_Init 1 */
	htim11.Instance = TIM11;
 8000914:	4b1e      	ldr	r3, [pc, #120]	; (8000990 <MX_TIM11_Init+0x94>)
 8000916:	4a1f      	ldr	r2, [pc, #124]	; (8000994 <MX_TIM11_Init+0x98>)
 8000918:	601a      	str	r2, [r3, #0]
	htim11.Init.Prescaler = 179;
 800091a:	4b1d      	ldr	r3, [pc, #116]	; (8000990 <MX_TIM11_Init+0x94>)
 800091c:	22b3      	movs	r2, #179	; 0xb3
 800091e:	605a      	str	r2, [r3, #4]
	htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000920:	4b1b      	ldr	r3, [pc, #108]	; (8000990 <MX_TIM11_Init+0x94>)
 8000922:	2200      	movs	r2, #0
 8000924:	609a      	str	r2, [r3, #8]
	htim11.Init.Period = 19999;
 8000926:	4b1a      	ldr	r3, [pc, #104]	; (8000990 <MX_TIM11_Init+0x94>)
 8000928:	f644 621f 	movw	r2, #19999	; 0x4e1f
 800092c:	60da      	str	r2, [r3, #12]
	htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800092e:	4b18      	ldr	r3, [pc, #96]	; (8000990 <MX_TIM11_Init+0x94>)
 8000930:	2200      	movs	r2, #0
 8000932:	611a      	str	r2, [r3, #16]
	htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000934:	4b16      	ldr	r3, [pc, #88]	; (8000990 <MX_TIM11_Init+0x94>)
 8000936:	2200      	movs	r2, #0
 8000938:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim11) != HAL_OK) {
 800093a:	4815      	ldr	r0, [pc, #84]	; (8000990 <MX_TIM11_Init+0x94>)
 800093c:	f002 f914 	bl	8002b68 <HAL_TIM_Base_Init>
 8000940:	4603      	mov	r3, r0
 8000942:	2b00      	cmp	r3, #0
 8000944:	d001      	beq.n	800094a <MX_TIM11_Init+0x4e>
		Error_Handler();
 8000946:	f000 f8bd 	bl	8000ac4 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim11) != HAL_OK) {
 800094a:	4811      	ldr	r0, [pc, #68]	; (8000990 <MX_TIM11_Init+0x94>)
 800094c:	f002 f95b 	bl	8002c06 <HAL_TIM_PWM_Init>
 8000950:	4603      	mov	r3, r0
 8000952:	2b00      	cmp	r3, #0
 8000954:	d001      	beq.n	800095a <MX_TIM11_Init+0x5e>
		Error_Handler();
 8000956:	f000 f8b5 	bl	8000ac4 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800095a:	2360      	movs	r3, #96	; 0x60
 800095c:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 1500;
 800095e:	f240 53dc 	movw	r3, #1500	; 0x5dc
 8000962:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000964:	2300      	movs	r3, #0
 8000966:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000968:	2300      	movs	r3, #0
 800096a:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_PWM_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1)
 800096c:	1d3b      	adds	r3, r7, #4
 800096e:	2200      	movs	r2, #0
 8000970:	4619      	mov	r1, r3
 8000972:	4807      	ldr	r0, [pc, #28]	; (8000990 <MX_TIM11_Init+0x94>)
 8000974:	f002 fa68 	bl	8002e48 <HAL_TIM_PWM_ConfigChannel>
 8000978:	4603      	mov	r3, r0
 800097a:	2b00      	cmp	r3, #0
 800097c:	d001      	beq.n	8000982 <MX_TIM11_Init+0x86>
			!= HAL_OK) {
		Error_Handler();
 800097e:	f000 f8a1 	bl	8000ac4 <Error_Handler>
	}
	/* USER CODE BEGIN TIM11_Init 2 */

	/* USER CODE END TIM11_Init 2 */
	HAL_TIM_MspPostInit(&htim11);
 8000982:	4803      	ldr	r0, [pc, #12]	; (8000990 <MX_TIM11_Init+0x94>)
 8000984:	f000 f96c 	bl	8000c60 <HAL_TIM_MspPostInit>

}
 8000988:	bf00      	nop
 800098a:	3720      	adds	r7, #32
 800098c:	46bd      	mov	sp, r7
 800098e:	bd80      	pop	{r7, pc}
 8000990:	2000012c 	.word	0x2000012c
 8000994:	40014800 	.word	0x40014800

08000998 <MX_USART1_UART_Init>:
/**
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void) {
 8000998:	b580      	push	{r7, lr}
 800099a:	af00      	add	r7, sp, #0
	/* USER CODE END USART1_Init 0 */

	/* USER CODE BEGIN USART1_Init 1 */

	/* USER CODE END USART1_Init 1 */
	huart1.Instance = USART1;
 800099c:	4b11      	ldr	r3, [pc, #68]	; (80009e4 <MX_USART1_UART_Init+0x4c>)
 800099e:	4a12      	ldr	r2, [pc, #72]	; (80009e8 <MX_USART1_UART_Init+0x50>)
 80009a0:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 921600;
 80009a2:	4b10      	ldr	r3, [pc, #64]	; (80009e4 <MX_USART1_UART_Init+0x4c>)
 80009a4:	f44f 2261 	mov.w	r2, #921600	; 0xe1000
 80009a8:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80009aa:	4b0e      	ldr	r3, [pc, #56]	; (80009e4 <MX_USART1_UART_Init+0x4c>)
 80009ac:	2200      	movs	r2, #0
 80009ae:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 80009b0:	4b0c      	ldr	r3, [pc, #48]	; (80009e4 <MX_USART1_UART_Init+0x4c>)
 80009b2:	2200      	movs	r2, #0
 80009b4:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 80009b6:	4b0b      	ldr	r3, [pc, #44]	; (80009e4 <MX_USART1_UART_Init+0x4c>)
 80009b8:	2200      	movs	r2, #0
 80009ba:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 80009bc:	4b09      	ldr	r3, [pc, #36]	; (80009e4 <MX_USART1_UART_Init+0x4c>)
 80009be:	220c      	movs	r2, #12
 80009c0:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009c2:	4b08      	ldr	r3, [pc, #32]	; (80009e4 <MX_USART1_UART_Init+0x4c>)
 80009c4:	2200      	movs	r2, #0
 80009c6:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80009c8:	4b06      	ldr	r3, [pc, #24]	; (80009e4 <MX_USART1_UART_Init+0x4c>)
 80009ca:	2200      	movs	r2, #0
 80009cc:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart1) != HAL_OK) {
 80009ce:	4805      	ldr	r0, [pc, #20]	; (80009e4 <MX_USART1_UART_Init+0x4c>)
 80009d0:	f002 fd71 	bl	80034b6 <HAL_UART_Init>
 80009d4:	4603      	mov	r3, r0
 80009d6:	2b00      	cmp	r3, #0
 80009d8:	d001      	beq.n	80009de <MX_USART1_UART_Init+0x46>
		Error_Handler();
 80009da:	f000 f873 	bl	8000ac4 <Error_Handler>
	}
	/* USER CODE BEGIN USART1_Init 2 */

	/* USER CODE END USART1_Init 2 */

}
 80009de:	bf00      	nop
 80009e0:	bd80      	pop	{r7, pc}
 80009e2:	bf00      	nop
 80009e4:	20000174 	.word	0x20000174
 80009e8:	40011000 	.word	0x40011000

080009ec <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 80009ec:	b580      	push	{r7, lr}
 80009ee:	b08a      	sub	sp, #40	; 0x28
 80009f0:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 80009f2:	f107 0314 	add.w	r3, r7, #20
 80009f6:	2200      	movs	r2, #0
 80009f8:	601a      	str	r2, [r3, #0]
 80009fa:	605a      	str	r2, [r3, #4]
 80009fc:	609a      	str	r2, [r3, #8]
 80009fe:	60da      	str	r2, [r3, #12]
 8000a00:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOF_CLK_ENABLE();
 8000a02:	2300      	movs	r3, #0
 8000a04:	613b      	str	r3, [r7, #16]
 8000a06:	4b2d      	ldr	r3, [pc, #180]	; (8000abc <MX_GPIO_Init+0xd0>)
 8000a08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a0a:	4a2c      	ldr	r2, [pc, #176]	; (8000abc <MX_GPIO_Init+0xd0>)
 8000a0c:	f043 0320 	orr.w	r3, r3, #32
 8000a10:	6313      	str	r3, [r2, #48]	; 0x30
 8000a12:	4b2a      	ldr	r3, [pc, #168]	; (8000abc <MX_GPIO_Init+0xd0>)
 8000a14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a16:	f003 0320 	and.w	r3, r3, #32
 8000a1a:	613b      	str	r3, [r7, #16]
 8000a1c:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8000a1e:	2300      	movs	r3, #0
 8000a20:	60fb      	str	r3, [r7, #12]
 8000a22:	4b26      	ldr	r3, [pc, #152]	; (8000abc <MX_GPIO_Init+0xd0>)
 8000a24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a26:	4a25      	ldr	r2, [pc, #148]	; (8000abc <MX_GPIO_Init+0xd0>)
 8000a28:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000a2c:	6313      	str	r3, [r2, #48]	; 0x30
 8000a2e:	4b23      	ldr	r3, [pc, #140]	; (8000abc <MX_GPIO_Init+0xd0>)
 8000a30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a32:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000a36:	60fb      	str	r3, [r7, #12]
 8000a38:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000a3a:	2300      	movs	r3, #0
 8000a3c:	60bb      	str	r3, [r7, #8]
 8000a3e:	4b1f      	ldr	r3, [pc, #124]	; (8000abc <MX_GPIO_Init+0xd0>)
 8000a40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a42:	4a1e      	ldr	r2, [pc, #120]	; (8000abc <MX_GPIO_Init+0xd0>)
 8000a44:	f043 0304 	orr.w	r3, r3, #4
 8000a48:	6313      	str	r3, [r2, #48]	; 0x30
 8000a4a:	4b1c      	ldr	r3, [pc, #112]	; (8000abc <MX_GPIO_Init+0xd0>)
 8000a4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a4e:	f003 0304 	and.w	r3, r3, #4
 8000a52:	60bb      	str	r3, [r7, #8]
 8000a54:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000a56:	2300      	movs	r3, #0
 8000a58:	607b      	str	r3, [r7, #4]
 8000a5a:	4b18      	ldr	r3, [pc, #96]	; (8000abc <MX_GPIO_Init+0xd0>)
 8000a5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a5e:	4a17      	ldr	r2, [pc, #92]	; (8000abc <MX_GPIO_Init+0xd0>)
 8000a60:	f043 0302 	orr.w	r3, r3, #2
 8000a64:	6313      	str	r3, [r2, #48]	; 0x30
 8000a66:	4b15      	ldr	r3, [pc, #84]	; (8000abc <MX_GPIO_Init+0xd0>)
 8000a68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a6a:	f003 0302 	and.w	r3, r3, #2
 8000a6e:	607b      	str	r3, [r7, #4]
 8000a70:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000a72:	2300      	movs	r3, #0
 8000a74:	603b      	str	r3, [r7, #0]
 8000a76:	4b11      	ldr	r3, [pc, #68]	; (8000abc <MX_GPIO_Init+0xd0>)
 8000a78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a7a:	4a10      	ldr	r2, [pc, #64]	; (8000abc <MX_GPIO_Init+0xd0>)
 8000a7c:	f043 0301 	orr.w	r3, r3, #1
 8000a80:	6313      	str	r3, [r2, #48]	; 0x30
 8000a82:	4b0e      	ldr	r3, [pc, #56]	; (8000abc <MX_GPIO_Init+0xd0>)
 8000a84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a86:	f003 0301 	and.w	r3, r3, #1
 8000a8a:	603b      	str	r3, [r7, #0]
 8000a8c:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_SET);
 8000a8e:	2201      	movs	r2, #1
 8000a90:	2102      	movs	r1, #2
 8000a92:	480b      	ldr	r0, [pc, #44]	; (8000ac0 <MX_GPIO_Init+0xd4>)
 8000a94:	f000 fdbe 	bl	8001614 <HAL_GPIO_WritePin>

	/*Configure GPIO pin : SPI_CS_Pin */
	GPIO_InitStruct.Pin = SPI_CS_Pin;
 8000a98:	2302      	movs	r3, #2
 8000a9a:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a9c:	2301      	movs	r3, #1
 8000a9e:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000aa0:	2301      	movs	r3, #1
 8000aa2:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000aa4:	2302      	movs	r3, #2
 8000aa6:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(SPI_CS_GPIO_Port, &GPIO_InitStruct);
 8000aa8:	f107 0314 	add.w	r3, r7, #20
 8000aac:	4619      	mov	r1, r3
 8000aae:	4804      	ldr	r0, [pc, #16]	; (8000ac0 <MX_GPIO_Init+0xd4>)
 8000ab0:	f000 fc04 	bl	80012bc <HAL_GPIO_Init>

}
 8000ab4:	bf00      	nop
 8000ab6:	3728      	adds	r7, #40	; 0x28
 8000ab8:	46bd      	mov	sp, r7
 8000aba:	bd80      	pop	{r7, pc}
 8000abc:	40023800 	.word	0x40023800
 8000ac0:	40020800 	.word	0x40020800

08000ac4 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8000ac4:	b480      	push	{r7}
 8000ac6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ac8:	b672      	cpsid	i
}
 8000aca:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000acc:	e7fe      	b.n	8000acc <Error_Handler+0x8>
	...

08000ad0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ad0:	b480      	push	{r7}
 8000ad2:	b083      	sub	sp, #12
 8000ad4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	607b      	str	r3, [r7, #4]
 8000ada:	4b10      	ldr	r3, [pc, #64]	; (8000b1c <HAL_MspInit+0x4c>)
 8000adc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ade:	4a0f      	ldr	r2, [pc, #60]	; (8000b1c <HAL_MspInit+0x4c>)
 8000ae0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000ae4:	6453      	str	r3, [r2, #68]	; 0x44
 8000ae6:	4b0d      	ldr	r3, [pc, #52]	; (8000b1c <HAL_MspInit+0x4c>)
 8000ae8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000aea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000aee:	607b      	str	r3, [r7, #4]
 8000af0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000af2:	2300      	movs	r3, #0
 8000af4:	603b      	str	r3, [r7, #0]
 8000af6:	4b09      	ldr	r3, [pc, #36]	; (8000b1c <HAL_MspInit+0x4c>)
 8000af8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000afa:	4a08      	ldr	r2, [pc, #32]	; (8000b1c <HAL_MspInit+0x4c>)
 8000afc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b00:	6413      	str	r3, [r2, #64]	; 0x40
 8000b02:	4b06      	ldr	r3, [pc, #24]	; (8000b1c <HAL_MspInit+0x4c>)
 8000b04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b0a:	603b      	str	r3, [r7, #0]
 8000b0c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b0e:	bf00      	nop
 8000b10:	370c      	adds	r7, #12
 8000b12:	46bd      	mov	sp, r7
 8000b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b18:	4770      	bx	lr
 8000b1a:	bf00      	nop
 8000b1c:	40023800 	.word	0x40023800

08000b20 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	b08a      	sub	sp, #40	; 0x28
 8000b24:	af00      	add	r7, sp, #0
 8000b26:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b28:	f107 0314 	add.w	r3, r7, #20
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	601a      	str	r2, [r3, #0]
 8000b30:	605a      	str	r2, [r3, #4]
 8000b32:	609a      	str	r2, [r3, #8]
 8000b34:	60da      	str	r2, [r3, #12]
 8000b36:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	681b      	ldr	r3, [r3, #0]
 8000b3c:	4a28      	ldr	r2, [pc, #160]	; (8000be0 <HAL_SPI_MspInit+0xc0>)
 8000b3e:	4293      	cmp	r3, r2
 8000b40:	d14a      	bne.n	8000bd8 <HAL_SPI_MspInit+0xb8>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000b42:	2300      	movs	r3, #0
 8000b44:	613b      	str	r3, [r7, #16]
 8000b46:	4b27      	ldr	r3, [pc, #156]	; (8000be4 <HAL_SPI_MspInit+0xc4>)
 8000b48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b4a:	4a26      	ldr	r2, [pc, #152]	; (8000be4 <HAL_SPI_MspInit+0xc4>)
 8000b4c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000b50:	6413      	str	r3, [r2, #64]	; 0x40
 8000b52:	4b24      	ldr	r3, [pc, #144]	; (8000be4 <HAL_SPI_MspInit+0xc4>)
 8000b54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b56:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000b5a:	613b      	str	r3, [r7, #16]
 8000b5c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b5e:	2300      	movs	r3, #0
 8000b60:	60fb      	str	r3, [r7, #12]
 8000b62:	4b20      	ldr	r3, [pc, #128]	; (8000be4 <HAL_SPI_MspInit+0xc4>)
 8000b64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b66:	4a1f      	ldr	r2, [pc, #124]	; (8000be4 <HAL_SPI_MspInit+0xc4>)
 8000b68:	f043 0304 	orr.w	r3, r3, #4
 8000b6c:	6313      	str	r3, [r2, #48]	; 0x30
 8000b6e:	4b1d      	ldr	r3, [pc, #116]	; (8000be4 <HAL_SPI_MspInit+0xc4>)
 8000b70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b72:	f003 0304 	and.w	r3, r3, #4
 8000b76:	60fb      	str	r3, [r7, #12]
 8000b78:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b7a:	2300      	movs	r3, #0
 8000b7c:	60bb      	str	r3, [r7, #8]
 8000b7e:	4b19      	ldr	r3, [pc, #100]	; (8000be4 <HAL_SPI_MspInit+0xc4>)
 8000b80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b82:	4a18      	ldr	r2, [pc, #96]	; (8000be4 <HAL_SPI_MspInit+0xc4>)
 8000b84:	f043 0302 	orr.w	r3, r3, #2
 8000b88:	6313      	str	r3, [r2, #48]	; 0x30
 8000b8a:	4b16      	ldr	r3, [pc, #88]	; (8000be4 <HAL_SPI_MspInit+0xc4>)
 8000b8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b8e:	f003 0302 	and.w	r3, r3, #2
 8000b92:	60bb      	str	r3, [r7, #8]
 8000b94:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000b96:	230c      	movs	r3, #12
 8000b98:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b9a:	2302      	movs	r3, #2
 8000b9c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ba2:	2303      	movs	r3, #3
 8000ba4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000ba6:	2305      	movs	r3, #5
 8000ba8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000baa:	f107 0314 	add.w	r3, r7, #20
 8000bae:	4619      	mov	r1, r3
 8000bb0:	480d      	ldr	r0, [pc, #52]	; (8000be8 <HAL_SPI_MspInit+0xc8>)
 8000bb2:	f000 fb83 	bl	80012bc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000bb6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000bba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bbc:	2302      	movs	r3, #2
 8000bbe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bc4:	2303      	movs	r3, #3
 8000bc6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000bc8:	2305      	movs	r3, #5
 8000bca:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bcc:	f107 0314 	add.w	r3, r7, #20
 8000bd0:	4619      	mov	r1, r3
 8000bd2:	4806      	ldr	r0, [pc, #24]	; (8000bec <HAL_SPI_MspInit+0xcc>)
 8000bd4:	f000 fb72 	bl	80012bc <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8000bd8:	bf00      	nop
 8000bda:	3728      	adds	r7, #40	; 0x28
 8000bdc:	46bd      	mov	sp, r7
 8000bde:	bd80      	pop	{r7, pc}
 8000be0:	40003800 	.word	0x40003800
 8000be4:	40023800 	.word	0x40023800
 8000be8:	40020800 	.word	0x40020800
 8000bec:	40020400 	.word	0x40020400

08000bf0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000bf0:	b480      	push	{r7}
 8000bf2:	b085      	sub	sp, #20
 8000bf4:	af00      	add	r7, sp, #0
 8000bf6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM10)
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	681b      	ldr	r3, [r3, #0]
 8000bfc:	4a15      	ldr	r2, [pc, #84]	; (8000c54 <HAL_TIM_Base_MspInit+0x64>)
 8000bfe:	4293      	cmp	r3, r2
 8000c00:	d10e      	bne.n	8000c20 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM10_MspInit 0 */

  /* USER CODE END TIM10_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM10_CLK_ENABLE();
 8000c02:	2300      	movs	r3, #0
 8000c04:	60fb      	str	r3, [r7, #12]
 8000c06:	4b14      	ldr	r3, [pc, #80]	; (8000c58 <HAL_TIM_Base_MspInit+0x68>)
 8000c08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c0a:	4a13      	ldr	r2, [pc, #76]	; (8000c58 <HAL_TIM_Base_MspInit+0x68>)
 8000c0c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c10:	6453      	str	r3, [r2, #68]	; 0x44
 8000c12:	4b11      	ldr	r3, [pc, #68]	; (8000c58 <HAL_TIM_Base_MspInit+0x68>)
 8000c14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c1a:	60fb      	str	r3, [r7, #12]
 8000c1c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }

}
 8000c1e:	e012      	b.n	8000c46 <HAL_TIM_Base_MspInit+0x56>
  else if(htim_base->Instance==TIM11)
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	4a0d      	ldr	r2, [pc, #52]	; (8000c5c <HAL_TIM_Base_MspInit+0x6c>)
 8000c26:	4293      	cmp	r3, r2
 8000c28:	d10d      	bne.n	8000c46 <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	60bb      	str	r3, [r7, #8]
 8000c2e:	4b0a      	ldr	r3, [pc, #40]	; (8000c58 <HAL_TIM_Base_MspInit+0x68>)
 8000c30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c32:	4a09      	ldr	r2, [pc, #36]	; (8000c58 <HAL_TIM_Base_MspInit+0x68>)
 8000c34:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000c38:	6453      	str	r3, [r2, #68]	; 0x44
 8000c3a:	4b07      	ldr	r3, [pc, #28]	; (8000c58 <HAL_TIM_Base_MspInit+0x68>)
 8000c3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c3e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000c42:	60bb      	str	r3, [r7, #8]
 8000c44:	68bb      	ldr	r3, [r7, #8]
}
 8000c46:	bf00      	nop
 8000c48:	3714      	adds	r7, #20
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c50:	4770      	bx	lr
 8000c52:	bf00      	nop
 8000c54:	40014400 	.word	0x40014400
 8000c58:	40023800 	.word	0x40023800
 8000c5c:	40014800 	.word	0x40014800

08000c60 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	b08a      	sub	sp, #40	; 0x28
 8000c64:	af00      	add	r7, sp, #0
 8000c66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c68:	f107 0314 	add.w	r3, r7, #20
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	601a      	str	r2, [r3, #0]
 8000c70:	605a      	str	r2, [r3, #4]
 8000c72:	609a      	str	r2, [r3, #8]
 8000c74:	60da      	str	r2, [r3, #12]
 8000c76:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM10)
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	4a24      	ldr	r2, [pc, #144]	; (8000d10 <HAL_TIM_MspPostInit+0xb0>)
 8000c7e:	4293      	cmp	r3, r2
 8000c80:	d11e      	bne.n	8000cc0 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM10_MspPostInit 0 */

  /* USER CODE END TIM10_MspPostInit 0 */
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8000c82:	2300      	movs	r3, #0
 8000c84:	613b      	str	r3, [r7, #16]
 8000c86:	4b23      	ldr	r3, [pc, #140]	; (8000d14 <HAL_TIM_MspPostInit+0xb4>)
 8000c88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c8a:	4a22      	ldr	r2, [pc, #136]	; (8000d14 <HAL_TIM_MspPostInit+0xb4>)
 8000c8c:	f043 0320 	orr.w	r3, r3, #32
 8000c90:	6313      	str	r3, [r2, #48]	; 0x30
 8000c92:	4b20      	ldr	r3, [pc, #128]	; (8000d14 <HAL_TIM_MspPostInit+0xb4>)
 8000c94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c96:	f003 0320 	and.w	r3, r3, #32
 8000c9a:	613b      	str	r3, [r7, #16]
 8000c9c:	693b      	ldr	r3, [r7, #16]
    /**TIM10 GPIO Configuration
    PF6     ------> TIM10_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000c9e:	2340      	movs	r3, #64	; 0x40
 8000ca0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ca2:	2302      	movs	r3, #2
 8000ca4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000caa:	2300      	movs	r3, #0
 8000cac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 8000cae:	2303      	movs	r3, #3
 8000cb0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000cb2:	f107 0314 	add.w	r3, r7, #20
 8000cb6:	4619      	mov	r1, r3
 8000cb8:	4817      	ldr	r0, [pc, #92]	; (8000d18 <HAL_TIM_MspPostInit+0xb8>)
 8000cba:	f000 faff 	bl	80012bc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM11_MspPostInit 1 */

  /* USER CODE END TIM11_MspPostInit 1 */
  }

}
 8000cbe:	e022      	b.n	8000d06 <HAL_TIM_MspPostInit+0xa6>
  else if(htim->Instance==TIM11)
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	4a15      	ldr	r2, [pc, #84]	; (8000d1c <HAL_TIM_MspPostInit+0xbc>)
 8000cc6:	4293      	cmp	r3, r2
 8000cc8:	d11d      	bne.n	8000d06 <HAL_TIM_MspPostInit+0xa6>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8000cca:	2300      	movs	r3, #0
 8000ccc:	60fb      	str	r3, [r7, #12]
 8000cce:	4b11      	ldr	r3, [pc, #68]	; (8000d14 <HAL_TIM_MspPostInit+0xb4>)
 8000cd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cd2:	4a10      	ldr	r2, [pc, #64]	; (8000d14 <HAL_TIM_MspPostInit+0xb4>)
 8000cd4:	f043 0320 	orr.w	r3, r3, #32
 8000cd8:	6313      	str	r3, [r2, #48]	; 0x30
 8000cda:	4b0e      	ldr	r3, [pc, #56]	; (8000d14 <HAL_TIM_MspPostInit+0xb4>)
 8000cdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cde:	f003 0320 	and.w	r3, r3, #32
 8000ce2:	60fb      	str	r3, [r7, #12]
 8000ce4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000ce6:	2380      	movs	r3, #128	; 0x80
 8000ce8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cea:	2302      	movs	r3, #2
 8000cec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cee:	2300      	movs	r3, #0
 8000cf0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM11;
 8000cf6:	2303      	movs	r3, #3
 8000cf8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000cfa:	f107 0314 	add.w	r3, r7, #20
 8000cfe:	4619      	mov	r1, r3
 8000d00:	4805      	ldr	r0, [pc, #20]	; (8000d18 <HAL_TIM_MspPostInit+0xb8>)
 8000d02:	f000 fadb 	bl	80012bc <HAL_GPIO_Init>
}
 8000d06:	bf00      	nop
 8000d08:	3728      	adds	r7, #40	; 0x28
 8000d0a:	46bd      	mov	sp, r7
 8000d0c:	bd80      	pop	{r7, pc}
 8000d0e:	bf00      	nop
 8000d10:	40014400 	.word	0x40014400
 8000d14:	40023800 	.word	0x40023800
 8000d18:	40021400 	.word	0x40021400
 8000d1c:	40014800 	.word	0x40014800

08000d20 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000d20:	b580      	push	{r7, lr}
 8000d22:	b08a      	sub	sp, #40	; 0x28
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d28:	f107 0314 	add.w	r3, r7, #20
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	601a      	str	r2, [r3, #0]
 8000d30:	605a      	str	r2, [r3, #4]
 8000d32:	609a      	str	r2, [r3, #8]
 8000d34:	60da      	str	r2, [r3, #12]
 8000d36:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	4a19      	ldr	r2, [pc, #100]	; (8000da4 <HAL_UART_MspInit+0x84>)
 8000d3e:	4293      	cmp	r3, r2
 8000d40:	d12c      	bne.n	8000d9c <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000d42:	2300      	movs	r3, #0
 8000d44:	613b      	str	r3, [r7, #16]
 8000d46:	4b18      	ldr	r3, [pc, #96]	; (8000da8 <HAL_UART_MspInit+0x88>)
 8000d48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d4a:	4a17      	ldr	r2, [pc, #92]	; (8000da8 <HAL_UART_MspInit+0x88>)
 8000d4c:	f043 0310 	orr.w	r3, r3, #16
 8000d50:	6453      	str	r3, [r2, #68]	; 0x44
 8000d52:	4b15      	ldr	r3, [pc, #84]	; (8000da8 <HAL_UART_MspInit+0x88>)
 8000d54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d56:	f003 0310 	and.w	r3, r3, #16
 8000d5a:	613b      	str	r3, [r7, #16]
 8000d5c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d5e:	2300      	movs	r3, #0
 8000d60:	60fb      	str	r3, [r7, #12]
 8000d62:	4b11      	ldr	r3, [pc, #68]	; (8000da8 <HAL_UART_MspInit+0x88>)
 8000d64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d66:	4a10      	ldr	r2, [pc, #64]	; (8000da8 <HAL_UART_MspInit+0x88>)
 8000d68:	f043 0301 	orr.w	r3, r3, #1
 8000d6c:	6313      	str	r3, [r2, #48]	; 0x30
 8000d6e:	4b0e      	ldr	r3, [pc, #56]	; (8000da8 <HAL_UART_MspInit+0x88>)
 8000d70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d72:	f003 0301 	and.w	r3, r3, #1
 8000d76:	60fb      	str	r3, [r7, #12]
 8000d78:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000d7a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000d7e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d80:	2302      	movs	r3, #2
 8000d82:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d84:	2300      	movs	r3, #0
 8000d86:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d88:	2303      	movs	r3, #3
 8000d8a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000d8c:	2307      	movs	r3, #7
 8000d8e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d90:	f107 0314 	add.w	r3, r7, #20
 8000d94:	4619      	mov	r1, r3
 8000d96:	4805      	ldr	r0, [pc, #20]	; (8000dac <HAL_UART_MspInit+0x8c>)
 8000d98:	f000 fa90 	bl	80012bc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000d9c:	bf00      	nop
 8000d9e:	3728      	adds	r7, #40	; 0x28
 8000da0:	46bd      	mov	sp, r7
 8000da2:	bd80      	pop	{r7, pc}
 8000da4:	40011000 	.word	0x40011000
 8000da8:	40023800 	.word	0x40023800
 8000dac:	40020000 	.word	0x40020000

08000db0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000db0:	b480      	push	{r7}
 8000db2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000db4:	e7fe      	b.n	8000db4 <NMI_Handler+0x4>

08000db6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000db6:	b480      	push	{r7}
 8000db8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000dba:	e7fe      	b.n	8000dba <HardFault_Handler+0x4>

08000dbc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000dbc:	b480      	push	{r7}
 8000dbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000dc0:	e7fe      	b.n	8000dc0 <MemManage_Handler+0x4>

08000dc2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000dc2:	b480      	push	{r7}
 8000dc4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000dc6:	e7fe      	b.n	8000dc6 <BusFault_Handler+0x4>

08000dc8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000dc8:	b480      	push	{r7}
 8000dca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000dcc:	e7fe      	b.n	8000dcc <UsageFault_Handler+0x4>

08000dce <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000dce:	b480      	push	{r7}
 8000dd0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000dd2:	bf00      	nop
 8000dd4:	46bd      	mov	sp, r7
 8000dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dda:	4770      	bx	lr

08000ddc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ddc:	b480      	push	{r7}
 8000dde:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000de0:	bf00      	nop
 8000de2:	46bd      	mov	sp, r7
 8000de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de8:	4770      	bx	lr

08000dea <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000dea:	b480      	push	{r7}
 8000dec:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000dee:	bf00      	nop
 8000df0:	46bd      	mov	sp, r7
 8000df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df6:	4770      	bx	lr

08000df8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000dfc:	f000 f934 	bl	8001068 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e00:	bf00      	nop
 8000e02:	bd80      	pop	{r7, pc}

08000e04 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	b086      	sub	sp, #24
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	60f8      	str	r0, [r7, #12]
 8000e0c:	60b9      	str	r1, [r7, #8]
 8000e0e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e10:	2300      	movs	r3, #0
 8000e12:	617b      	str	r3, [r7, #20]
 8000e14:	e00a      	b.n	8000e2c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000e16:	f3af 8000 	nop.w
 8000e1a:	4601      	mov	r1, r0
 8000e1c:	68bb      	ldr	r3, [r7, #8]
 8000e1e:	1c5a      	adds	r2, r3, #1
 8000e20:	60ba      	str	r2, [r7, #8]
 8000e22:	b2ca      	uxtb	r2, r1
 8000e24:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e26:	697b      	ldr	r3, [r7, #20]
 8000e28:	3301      	adds	r3, #1
 8000e2a:	617b      	str	r3, [r7, #20]
 8000e2c:	697a      	ldr	r2, [r7, #20]
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	429a      	cmp	r2, r3
 8000e32:	dbf0      	blt.n	8000e16 <_read+0x12>
  }

  return len;
 8000e34:	687b      	ldr	r3, [r7, #4]
}
 8000e36:	4618      	mov	r0, r3
 8000e38:	3718      	adds	r7, #24
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	bd80      	pop	{r7, pc}

08000e3e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000e3e:	b580      	push	{r7, lr}
 8000e40:	b086      	sub	sp, #24
 8000e42:	af00      	add	r7, sp, #0
 8000e44:	60f8      	str	r0, [r7, #12]
 8000e46:	60b9      	str	r1, [r7, #8]
 8000e48:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e4a:	2300      	movs	r3, #0
 8000e4c:	617b      	str	r3, [r7, #20]
 8000e4e:	e009      	b.n	8000e64 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000e50:	68bb      	ldr	r3, [r7, #8]
 8000e52:	1c5a      	adds	r2, r3, #1
 8000e54:	60ba      	str	r2, [r7, #8]
 8000e56:	781b      	ldrb	r3, [r3, #0]
 8000e58:	4618      	mov	r0, r3
 8000e5a:	f7ff fb9b 	bl	8000594 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e5e:	697b      	ldr	r3, [r7, #20]
 8000e60:	3301      	adds	r3, #1
 8000e62:	617b      	str	r3, [r7, #20]
 8000e64:	697a      	ldr	r2, [r7, #20]
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	429a      	cmp	r2, r3
 8000e6a:	dbf1      	blt.n	8000e50 <_write+0x12>
  }
  return len;
 8000e6c:	687b      	ldr	r3, [r7, #4]
}
 8000e6e:	4618      	mov	r0, r3
 8000e70:	3718      	adds	r7, #24
 8000e72:	46bd      	mov	sp, r7
 8000e74:	bd80      	pop	{r7, pc}

08000e76 <_close>:

int _close(int file)
{
 8000e76:	b480      	push	{r7}
 8000e78:	b083      	sub	sp, #12
 8000e7a:	af00      	add	r7, sp, #0
 8000e7c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000e7e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000e82:	4618      	mov	r0, r3
 8000e84:	370c      	adds	r7, #12
 8000e86:	46bd      	mov	sp, r7
 8000e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e8c:	4770      	bx	lr

08000e8e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000e8e:	b480      	push	{r7}
 8000e90:	b083      	sub	sp, #12
 8000e92:	af00      	add	r7, sp, #0
 8000e94:	6078      	str	r0, [r7, #4]
 8000e96:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000e98:	683b      	ldr	r3, [r7, #0]
 8000e9a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000e9e:	605a      	str	r2, [r3, #4]
  return 0;
 8000ea0:	2300      	movs	r3, #0
}
 8000ea2:	4618      	mov	r0, r3
 8000ea4:	370c      	adds	r7, #12
 8000ea6:	46bd      	mov	sp, r7
 8000ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eac:	4770      	bx	lr

08000eae <_isatty>:

int _isatty(int file)
{
 8000eae:	b480      	push	{r7}
 8000eb0:	b083      	sub	sp, #12
 8000eb2:	af00      	add	r7, sp, #0
 8000eb4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000eb6:	2301      	movs	r3, #1
}
 8000eb8:	4618      	mov	r0, r3
 8000eba:	370c      	adds	r7, #12
 8000ebc:	46bd      	mov	sp, r7
 8000ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec2:	4770      	bx	lr

08000ec4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000ec4:	b480      	push	{r7}
 8000ec6:	b085      	sub	sp, #20
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	60f8      	str	r0, [r7, #12]
 8000ecc:	60b9      	str	r1, [r7, #8]
 8000ece:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000ed0:	2300      	movs	r3, #0
}
 8000ed2:	4618      	mov	r0, r3
 8000ed4:	3714      	adds	r7, #20
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000edc:	4770      	bx	lr
	...

08000ee0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b086      	sub	sp, #24
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ee8:	4a14      	ldr	r2, [pc, #80]	; (8000f3c <_sbrk+0x5c>)
 8000eea:	4b15      	ldr	r3, [pc, #84]	; (8000f40 <_sbrk+0x60>)
 8000eec:	1ad3      	subs	r3, r2, r3
 8000eee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ef0:	697b      	ldr	r3, [r7, #20]
 8000ef2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ef4:	4b13      	ldr	r3, [pc, #76]	; (8000f44 <_sbrk+0x64>)
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	d102      	bne.n	8000f02 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000efc:	4b11      	ldr	r3, [pc, #68]	; (8000f44 <_sbrk+0x64>)
 8000efe:	4a12      	ldr	r2, [pc, #72]	; (8000f48 <_sbrk+0x68>)
 8000f00:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f02:	4b10      	ldr	r3, [pc, #64]	; (8000f44 <_sbrk+0x64>)
 8000f04:	681a      	ldr	r2, [r3, #0]
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	4413      	add	r3, r2
 8000f0a:	693a      	ldr	r2, [r7, #16]
 8000f0c:	429a      	cmp	r2, r3
 8000f0e:	d207      	bcs.n	8000f20 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f10:	f003 fc18 	bl	8004744 <__errno>
 8000f14:	4603      	mov	r3, r0
 8000f16:	220c      	movs	r2, #12
 8000f18:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000f1a:	f04f 33ff 	mov.w	r3, #4294967295
 8000f1e:	e009      	b.n	8000f34 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f20:	4b08      	ldr	r3, [pc, #32]	; (8000f44 <_sbrk+0x64>)
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f26:	4b07      	ldr	r3, [pc, #28]	; (8000f44 <_sbrk+0x64>)
 8000f28:	681a      	ldr	r2, [r3, #0]
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	4413      	add	r3, r2
 8000f2e:	4a05      	ldr	r2, [pc, #20]	; (8000f44 <_sbrk+0x64>)
 8000f30:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000f32:	68fb      	ldr	r3, [r7, #12]
}
 8000f34:	4618      	mov	r0, r3
 8000f36:	3718      	adds	r7, #24
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	bd80      	pop	{r7, pc}
 8000f3c:	20030000 	.word	0x20030000
 8000f40:	00000400 	.word	0x00000400
 8000f44:	200001b8 	.word	0x200001b8
 8000f48:	20000208 	.word	0x20000208

08000f4c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8000f4c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000f84 <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000f50:	480d      	ldr	r0, [pc, #52]	; (8000f88 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000f52:	490e      	ldr	r1, [pc, #56]	; (8000f8c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000f54:	4a0e      	ldr	r2, [pc, #56]	; (8000f90 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000f56:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000f58:	e002      	b.n	8000f60 <LoopCopyDataInit>

08000f5a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f5a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f5c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f5e:	3304      	adds	r3, #4

08000f60 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f60:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f62:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f64:	d3f9      	bcc.n	8000f5a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f66:	4a0b      	ldr	r2, [pc, #44]	; (8000f94 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000f68:	4c0b      	ldr	r4, [pc, #44]	; (8000f98 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000f6a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f6c:	e001      	b.n	8000f72 <LoopFillZerobss>

08000f6e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f6e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f70:	3204      	adds	r2, #4

08000f72 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f72:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f74:	d3fb      	bcc.n	8000f6e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000f76:	f000 f813 	bl	8000fa0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000f7a:	f003 fbe9 	bl	8004750 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000f7e:	f7ff fb1b 	bl	80005b8 <main>
  bx  lr    
 8000f82:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8000f84:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8000f88:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f8c:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000f90:	08005d5c 	.word	0x08005d5c
  ldr r2, =_sbss
 8000f94:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000f98:	20000204 	.word	0x20000204

08000f9c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000f9c:	e7fe      	b.n	8000f9c <ADC_IRQHandler>
	...

08000fa0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000fa0:	b480      	push	{r7}
 8000fa2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000fa4:	4b06      	ldr	r3, [pc, #24]	; (8000fc0 <SystemInit+0x20>)
 8000fa6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000faa:	4a05      	ldr	r2, [pc, #20]	; (8000fc0 <SystemInit+0x20>)
 8000fac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000fb0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000fb4:	bf00      	nop
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fbc:	4770      	bx	lr
 8000fbe:	bf00      	nop
 8000fc0:	e000ed00 	.word	0xe000ed00

08000fc4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000fc8:	4b0e      	ldr	r3, [pc, #56]	; (8001004 <HAL_Init+0x40>)
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	4a0d      	ldr	r2, [pc, #52]	; (8001004 <HAL_Init+0x40>)
 8000fce:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000fd2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000fd4:	4b0b      	ldr	r3, [pc, #44]	; (8001004 <HAL_Init+0x40>)
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	4a0a      	ldr	r2, [pc, #40]	; (8001004 <HAL_Init+0x40>)
 8000fda:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000fde:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000fe0:	4b08      	ldr	r3, [pc, #32]	; (8001004 <HAL_Init+0x40>)
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	4a07      	ldr	r2, [pc, #28]	; (8001004 <HAL_Init+0x40>)
 8000fe6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000fea:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000fec:	2003      	movs	r0, #3
 8000fee:	f000 f931 	bl	8001254 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000ff2:	200f      	movs	r0, #15
 8000ff4:	f000 f808 	bl	8001008 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000ff8:	f7ff fd6a 	bl	8000ad0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ffc:	2300      	movs	r3, #0
}
 8000ffe:	4618      	mov	r0, r3
 8001000:	bd80      	pop	{r7, pc}
 8001002:	bf00      	nop
 8001004:	40023c00 	.word	0x40023c00

08001008 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	b082      	sub	sp, #8
 800100c:	af00      	add	r7, sp, #0
 800100e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001010:	4b12      	ldr	r3, [pc, #72]	; (800105c <HAL_InitTick+0x54>)
 8001012:	681a      	ldr	r2, [r3, #0]
 8001014:	4b12      	ldr	r3, [pc, #72]	; (8001060 <HAL_InitTick+0x58>)
 8001016:	781b      	ldrb	r3, [r3, #0]
 8001018:	4619      	mov	r1, r3
 800101a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800101e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001022:	fbb2 f3f3 	udiv	r3, r2, r3
 8001026:	4618      	mov	r0, r3
 8001028:	f000 f93b 	bl	80012a2 <HAL_SYSTICK_Config>
 800102c:	4603      	mov	r3, r0
 800102e:	2b00      	cmp	r3, #0
 8001030:	d001      	beq.n	8001036 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001032:	2301      	movs	r3, #1
 8001034:	e00e      	b.n	8001054 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	2b0f      	cmp	r3, #15
 800103a:	d80a      	bhi.n	8001052 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800103c:	2200      	movs	r2, #0
 800103e:	6879      	ldr	r1, [r7, #4]
 8001040:	f04f 30ff 	mov.w	r0, #4294967295
 8001044:	f000 f911 	bl	800126a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001048:	4a06      	ldr	r2, [pc, #24]	; (8001064 <HAL_InitTick+0x5c>)
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800104e:	2300      	movs	r3, #0
 8001050:	e000      	b.n	8001054 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001052:	2301      	movs	r3, #1
}
 8001054:	4618      	mov	r0, r3
 8001056:	3708      	adds	r7, #8
 8001058:	46bd      	mov	sp, r7
 800105a:	bd80      	pop	{r7, pc}
 800105c:	20000000 	.word	0x20000000
 8001060:	20000008 	.word	0x20000008
 8001064:	20000004 	.word	0x20000004

08001068 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001068:	b480      	push	{r7}
 800106a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800106c:	4b06      	ldr	r3, [pc, #24]	; (8001088 <HAL_IncTick+0x20>)
 800106e:	781b      	ldrb	r3, [r3, #0]
 8001070:	461a      	mov	r2, r3
 8001072:	4b06      	ldr	r3, [pc, #24]	; (800108c <HAL_IncTick+0x24>)
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	4413      	add	r3, r2
 8001078:	4a04      	ldr	r2, [pc, #16]	; (800108c <HAL_IncTick+0x24>)
 800107a:	6013      	str	r3, [r2, #0]
}
 800107c:	bf00      	nop
 800107e:	46bd      	mov	sp, r7
 8001080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001084:	4770      	bx	lr
 8001086:	bf00      	nop
 8001088:	20000008 	.word	0x20000008
 800108c:	200001bc 	.word	0x200001bc

08001090 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001090:	b480      	push	{r7}
 8001092:	af00      	add	r7, sp, #0
  return uwTick;
 8001094:	4b03      	ldr	r3, [pc, #12]	; (80010a4 <HAL_GetTick+0x14>)
 8001096:	681b      	ldr	r3, [r3, #0]
}
 8001098:	4618      	mov	r0, r3
 800109a:	46bd      	mov	sp, r7
 800109c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a0:	4770      	bx	lr
 80010a2:	bf00      	nop
 80010a4:	200001bc 	.word	0x200001bc

080010a8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b084      	sub	sp, #16
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80010b0:	f7ff ffee 	bl	8001090 <HAL_GetTick>
 80010b4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80010ba:	68fb      	ldr	r3, [r7, #12]
 80010bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80010c0:	d005      	beq.n	80010ce <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80010c2:	4b0a      	ldr	r3, [pc, #40]	; (80010ec <HAL_Delay+0x44>)
 80010c4:	781b      	ldrb	r3, [r3, #0]
 80010c6:	461a      	mov	r2, r3
 80010c8:	68fb      	ldr	r3, [r7, #12]
 80010ca:	4413      	add	r3, r2
 80010cc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80010ce:	bf00      	nop
 80010d0:	f7ff ffde 	bl	8001090 <HAL_GetTick>
 80010d4:	4602      	mov	r2, r0
 80010d6:	68bb      	ldr	r3, [r7, #8]
 80010d8:	1ad3      	subs	r3, r2, r3
 80010da:	68fa      	ldr	r2, [r7, #12]
 80010dc:	429a      	cmp	r2, r3
 80010de:	d8f7      	bhi.n	80010d0 <HAL_Delay+0x28>
  {
  }
}
 80010e0:	bf00      	nop
 80010e2:	bf00      	nop
 80010e4:	3710      	adds	r7, #16
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd80      	pop	{r7, pc}
 80010ea:	bf00      	nop
 80010ec:	20000008 	.word	0x20000008

080010f0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010f0:	b480      	push	{r7}
 80010f2:	b085      	sub	sp, #20
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	f003 0307 	and.w	r3, r3, #7
 80010fe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001100:	4b0c      	ldr	r3, [pc, #48]	; (8001134 <__NVIC_SetPriorityGrouping+0x44>)
 8001102:	68db      	ldr	r3, [r3, #12]
 8001104:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001106:	68ba      	ldr	r2, [r7, #8]
 8001108:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800110c:	4013      	ands	r3, r2
 800110e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001110:	68fb      	ldr	r3, [r7, #12]
 8001112:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001114:	68bb      	ldr	r3, [r7, #8]
 8001116:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001118:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800111c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001120:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001122:	4a04      	ldr	r2, [pc, #16]	; (8001134 <__NVIC_SetPriorityGrouping+0x44>)
 8001124:	68bb      	ldr	r3, [r7, #8]
 8001126:	60d3      	str	r3, [r2, #12]
}
 8001128:	bf00      	nop
 800112a:	3714      	adds	r7, #20
 800112c:	46bd      	mov	sp, r7
 800112e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001132:	4770      	bx	lr
 8001134:	e000ed00 	.word	0xe000ed00

08001138 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001138:	b480      	push	{r7}
 800113a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800113c:	4b04      	ldr	r3, [pc, #16]	; (8001150 <__NVIC_GetPriorityGrouping+0x18>)
 800113e:	68db      	ldr	r3, [r3, #12]
 8001140:	0a1b      	lsrs	r3, r3, #8
 8001142:	f003 0307 	and.w	r3, r3, #7
}
 8001146:	4618      	mov	r0, r3
 8001148:	46bd      	mov	sp, r7
 800114a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114e:	4770      	bx	lr
 8001150:	e000ed00 	.word	0xe000ed00

08001154 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001154:	b480      	push	{r7}
 8001156:	b083      	sub	sp, #12
 8001158:	af00      	add	r7, sp, #0
 800115a:	4603      	mov	r3, r0
 800115c:	6039      	str	r1, [r7, #0]
 800115e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001160:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001164:	2b00      	cmp	r3, #0
 8001166:	db0a      	blt.n	800117e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001168:	683b      	ldr	r3, [r7, #0]
 800116a:	b2da      	uxtb	r2, r3
 800116c:	490c      	ldr	r1, [pc, #48]	; (80011a0 <__NVIC_SetPriority+0x4c>)
 800116e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001172:	0112      	lsls	r2, r2, #4
 8001174:	b2d2      	uxtb	r2, r2
 8001176:	440b      	add	r3, r1
 8001178:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800117c:	e00a      	b.n	8001194 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800117e:	683b      	ldr	r3, [r7, #0]
 8001180:	b2da      	uxtb	r2, r3
 8001182:	4908      	ldr	r1, [pc, #32]	; (80011a4 <__NVIC_SetPriority+0x50>)
 8001184:	79fb      	ldrb	r3, [r7, #7]
 8001186:	f003 030f 	and.w	r3, r3, #15
 800118a:	3b04      	subs	r3, #4
 800118c:	0112      	lsls	r2, r2, #4
 800118e:	b2d2      	uxtb	r2, r2
 8001190:	440b      	add	r3, r1
 8001192:	761a      	strb	r2, [r3, #24]
}
 8001194:	bf00      	nop
 8001196:	370c      	adds	r7, #12
 8001198:	46bd      	mov	sp, r7
 800119a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800119e:	4770      	bx	lr
 80011a0:	e000e100 	.word	0xe000e100
 80011a4:	e000ed00 	.word	0xe000ed00

080011a8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80011a8:	b480      	push	{r7}
 80011aa:	b089      	sub	sp, #36	; 0x24
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	60f8      	str	r0, [r7, #12]
 80011b0:	60b9      	str	r1, [r7, #8]
 80011b2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80011b4:	68fb      	ldr	r3, [r7, #12]
 80011b6:	f003 0307 	and.w	r3, r3, #7
 80011ba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80011bc:	69fb      	ldr	r3, [r7, #28]
 80011be:	f1c3 0307 	rsb	r3, r3, #7
 80011c2:	2b04      	cmp	r3, #4
 80011c4:	bf28      	it	cs
 80011c6:	2304      	movcs	r3, #4
 80011c8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80011ca:	69fb      	ldr	r3, [r7, #28]
 80011cc:	3304      	adds	r3, #4
 80011ce:	2b06      	cmp	r3, #6
 80011d0:	d902      	bls.n	80011d8 <NVIC_EncodePriority+0x30>
 80011d2:	69fb      	ldr	r3, [r7, #28]
 80011d4:	3b03      	subs	r3, #3
 80011d6:	e000      	b.n	80011da <NVIC_EncodePriority+0x32>
 80011d8:	2300      	movs	r3, #0
 80011da:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011dc:	f04f 32ff 	mov.w	r2, #4294967295
 80011e0:	69bb      	ldr	r3, [r7, #24]
 80011e2:	fa02 f303 	lsl.w	r3, r2, r3
 80011e6:	43da      	mvns	r2, r3
 80011e8:	68bb      	ldr	r3, [r7, #8]
 80011ea:	401a      	ands	r2, r3
 80011ec:	697b      	ldr	r3, [r7, #20]
 80011ee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80011f0:	f04f 31ff 	mov.w	r1, #4294967295
 80011f4:	697b      	ldr	r3, [r7, #20]
 80011f6:	fa01 f303 	lsl.w	r3, r1, r3
 80011fa:	43d9      	mvns	r1, r3
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001200:	4313      	orrs	r3, r2
         );
}
 8001202:	4618      	mov	r0, r3
 8001204:	3724      	adds	r7, #36	; 0x24
 8001206:	46bd      	mov	sp, r7
 8001208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800120c:	4770      	bx	lr
	...

08001210 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	b082      	sub	sp, #8
 8001214:	af00      	add	r7, sp, #0
 8001216:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	3b01      	subs	r3, #1
 800121c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001220:	d301      	bcc.n	8001226 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001222:	2301      	movs	r3, #1
 8001224:	e00f      	b.n	8001246 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001226:	4a0a      	ldr	r2, [pc, #40]	; (8001250 <SysTick_Config+0x40>)
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	3b01      	subs	r3, #1
 800122c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800122e:	210f      	movs	r1, #15
 8001230:	f04f 30ff 	mov.w	r0, #4294967295
 8001234:	f7ff ff8e 	bl	8001154 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001238:	4b05      	ldr	r3, [pc, #20]	; (8001250 <SysTick_Config+0x40>)
 800123a:	2200      	movs	r2, #0
 800123c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800123e:	4b04      	ldr	r3, [pc, #16]	; (8001250 <SysTick_Config+0x40>)
 8001240:	2207      	movs	r2, #7
 8001242:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001244:	2300      	movs	r3, #0
}
 8001246:	4618      	mov	r0, r3
 8001248:	3708      	adds	r7, #8
 800124a:	46bd      	mov	sp, r7
 800124c:	bd80      	pop	{r7, pc}
 800124e:	bf00      	nop
 8001250:	e000e010 	.word	0xe000e010

08001254 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	b082      	sub	sp, #8
 8001258:	af00      	add	r7, sp, #0
 800125a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800125c:	6878      	ldr	r0, [r7, #4]
 800125e:	f7ff ff47 	bl	80010f0 <__NVIC_SetPriorityGrouping>
}
 8001262:	bf00      	nop
 8001264:	3708      	adds	r7, #8
 8001266:	46bd      	mov	sp, r7
 8001268:	bd80      	pop	{r7, pc}

0800126a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800126a:	b580      	push	{r7, lr}
 800126c:	b086      	sub	sp, #24
 800126e:	af00      	add	r7, sp, #0
 8001270:	4603      	mov	r3, r0
 8001272:	60b9      	str	r1, [r7, #8]
 8001274:	607a      	str	r2, [r7, #4]
 8001276:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001278:	2300      	movs	r3, #0
 800127a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800127c:	f7ff ff5c 	bl	8001138 <__NVIC_GetPriorityGrouping>
 8001280:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001282:	687a      	ldr	r2, [r7, #4]
 8001284:	68b9      	ldr	r1, [r7, #8]
 8001286:	6978      	ldr	r0, [r7, #20]
 8001288:	f7ff ff8e 	bl	80011a8 <NVIC_EncodePriority>
 800128c:	4602      	mov	r2, r0
 800128e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001292:	4611      	mov	r1, r2
 8001294:	4618      	mov	r0, r3
 8001296:	f7ff ff5d 	bl	8001154 <__NVIC_SetPriority>
}
 800129a:	bf00      	nop
 800129c:	3718      	adds	r7, #24
 800129e:	46bd      	mov	sp, r7
 80012a0:	bd80      	pop	{r7, pc}

080012a2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80012a2:	b580      	push	{r7, lr}
 80012a4:	b082      	sub	sp, #8
 80012a6:	af00      	add	r7, sp, #0
 80012a8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80012aa:	6878      	ldr	r0, [r7, #4]
 80012ac:	f7ff ffb0 	bl	8001210 <SysTick_Config>
 80012b0:	4603      	mov	r3, r0
}
 80012b2:	4618      	mov	r0, r3
 80012b4:	3708      	adds	r7, #8
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bd80      	pop	{r7, pc}
	...

080012bc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80012bc:	b480      	push	{r7}
 80012be:	b089      	sub	sp, #36	; 0x24
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	6078      	str	r0, [r7, #4]
 80012c4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80012c6:	2300      	movs	r3, #0
 80012c8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80012ca:	2300      	movs	r3, #0
 80012cc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80012ce:	2300      	movs	r3, #0
 80012d0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80012d2:	2300      	movs	r3, #0
 80012d4:	61fb      	str	r3, [r7, #28]
 80012d6:	e177      	b.n	80015c8 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80012d8:	2201      	movs	r2, #1
 80012da:	69fb      	ldr	r3, [r7, #28]
 80012dc:	fa02 f303 	lsl.w	r3, r2, r3
 80012e0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80012e2:	683b      	ldr	r3, [r7, #0]
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	697a      	ldr	r2, [r7, #20]
 80012e8:	4013      	ands	r3, r2
 80012ea:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80012ec:	693a      	ldr	r2, [r7, #16]
 80012ee:	697b      	ldr	r3, [r7, #20]
 80012f0:	429a      	cmp	r2, r3
 80012f2:	f040 8166 	bne.w	80015c2 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80012f6:	683b      	ldr	r3, [r7, #0]
 80012f8:	685b      	ldr	r3, [r3, #4]
 80012fa:	f003 0303 	and.w	r3, r3, #3
 80012fe:	2b01      	cmp	r3, #1
 8001300:	d005      	beq.n	800130e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001302:	683b      	ldr	r3, [r7, #0]
 8001304:	685b      	ldr	r3, [r3, #4]
 8001306:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800130a:	2b02      	cmp	r3, #2
 800130c:	d130      	bne.n	8001370 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	689b      	ldr	r3, [r3, #8]
 8001312:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001314:	69fb      	ldr	r3, [r7, #28]
 8001316:	005b      	lsls	r3, r3, #1
 8001318:	2203      	movs	r2, #3
 800131a:	fa02 f303 	lsl.w	r3, r2, r3
 800131e:	43db      	mvns	r3, r3
 8001320:	69ba      	ldr	r2, [r7, #24]
 8001322:	4013      	ands	r3, r2
 8001324:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001326:	683b      	ldr	r3, [r7, #0]
 8001328:	68da      	ldr	r2, [r3, #12]
 800132a:	69fb      	ldr	r3, [r7, #28]
 800132c:	005b      	lsls	r3, r3, #1
 800132e:	fa02 f303 	lsl.w	r3, r2, r3
 8001332:	69ba      	ldr	r2, [r7, #24]
 8001334:	4313      	orrs	r3, r2
 8001336:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	69ba      	ldr	r2, [r7, #24]
 800133c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	685b      	ldr	r3, [r3, #4]
 8001342:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001344:	2201      	movs	r2, #1
 8001346:	69fb      	ldr	r3, [r7, #28]
 8001348:	fa02 f303 	lsl.w	r3, r2, r3
 800134c:	43db      	mvns	r3, r3
 800134e:	69ba      	ldr	r2, [r7, #24]
 8001350:	4013      	ands	r3, r2
 8001352:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001354:	683b      	ldr	r3, [r7, #0]
 8001356:	685b      	ldr	r3, [r3, #4]
 8001358:	091b      	lsrs	r3, r3, #4
 800135a:	f003 0201 	and.w	r2, r3, #1
 800135e:	69fb      	ldr	r3, [r7, #28]
 8001360:	fa02 f303 	lsl.w	r3, r2, r3
 8001364:	69ba      	ldr	r2, [r7, #24]
 8001366:	4313      	orrs	r3, r2
 8001368:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	69ba      	ldr	r2, [r7, #24]
 800136e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001370:	683b      	ldr	r3, [r7, #0]
 8001372:	685b      	ldr	r3, [r3, #4]
 8001374:	f003 0303 	and.w	r3, r3, #3
 8001378:	2b03      	cmp	r3, #3
 800137a:	d017      	beq.n	80013ac <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	68db      	ldr	r3, [r3, #12]
 8001380:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001382:	69fb      	ldr	r3, [r7, #28]
 8001384:	005b      	lsls	r3, r3, #1
 8001386:	2203      	movs	r2, #3
 8001388:	fa02 f303 	lsl.w	r3, r2, r3
 800138c:	43db      	mvns	r3, r3
 800138e:	69ba      	ldr	r2, [r7, #24]
 8001390:	4013      	ands	r3, r2
 8001392:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001394:	683b      	ldr	r3, [r7, #0]
 8001396:	689a      	ldr	r2, [r3, #8]
 8001398:	69fb      	ldr	r3, [r7, #28]
 800139a:	005b      	lsls	r3, r3, #1
 800139c:	fa02 f303 	lsl.w	r3, r2, r3
 80013a0:	69ba      	ldr	r2, [r7, #24]
 80013a2:	4313      	orrs	r3, r2
 80013a4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	69ba      	ldr	r2, [r7, #24]
 80013aa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80013ac:	683b      	ldr	r3, [r7, #0]
 80013ae:	685b      	ldr	r3, [r3, #4]
 80013b0:	f003 0303 	and.w	r3, r3, #3
 80013b4:	2b02      	cmp	r3, #2
 80013b6:	d123      	bne.n	8001400 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80013b8:	69fb      	ldr	r3, [r7, #28]
 80013ba:	08da      	lsrs	r2, r3, #3
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	3208      	adds	r2, #8
 80013c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80013c4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80013c6:	69fb      	ldr	r3, [r7, #28]
 80013c8:	f003 0307 	and.w	r3, r3, #7
 80013cc:	009b      	lsls	r3, r3, #2
 80013ce:	220f      	movs	r2, #15
 80013d0:	fa02 f303 	lsl.w	r3, r2, r3
 80013d4:	43db      	mvns	r3, r3
 80013d6:	69ba      	ldr	r2, [r7, #24]
 80013d8:	4013      	ands	r3, r2
 80013da:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80013dc:	683b      	ldr	r3, [r7, #0]
 80013de:	691a      	ldr	r2, [r3, #16]
 80013e0:	69fb      	ldr	r3, [r7, #28]
 80013e2:	f003 0307 	and.w	r3, r3, #7
 80013e6:	009b      	lsls	r3, r3, #2
 80013e8:	fa02 f303 	lsl.w	r3, r2, r3
 80013ec:	69ba      	ldr	r2, [r7, #24]
 80013ee:	4313      	orrs	r3, r2
 80013f0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80013f2:	69fb      	ldr	r3, [r7, #28]
 80013f4:	08da      	lsrs	r2, r3, #3
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	3208      	adds	r2, #8
 80013fa:	69b9      	ldr	r1, [r7, #24]
 80013fc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001406:	69fb      	ldr	r3, [r7, #28]
 8001408:	005b      	lsls	r3, r3, #1
 800140a:	2203      	movs	r2, #3
 800140c:	fa02 f303 	lsl.w	r3, r2, r3
 8001410:	43db      	mvns	r3, r3
 8001412:	69ba      	ldr	r2, [r7, #24]
 8001414:	4013      	ands	r3, r2
 8001416:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001418:	683b      	ldr	r3, [r7, #0]
 800141a:	685b      	ldr	r3, [r3, #4]
 800141c:	f003 0203 	and.w	r2, r3, #3
 8001420:	69fb      	ldr	r3, [r7, #28]
 8001422:	005b      	lsls	r3, r3, #1
 8001424:	fa02 f303 	lsl.w	r3, r2, r3
 8001428:	69ba      	ldr	r2, [r7, #24]
 800142a:	4313      	orrs	r3, r2
 800142c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	69ba      	ldr	r2, [r7, #24]
 8001432:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001434:	683b      	ldr	r3, [r7, #0]
 8001436:	685b      	ldr	r3, [r3, #4]
 8001438:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800143c:	2b00      	cmp	r3, #0
 800143e:	f000 80c0 	beq.w	80015c2 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001442:	2300      	movs	r3, #0
 8001444:	60fb      	str	r3, [r7, #12]
 8001446:	4b66      	ldr	r3, [pc, #408]	; (80015e0 <HAL_GPIO_Init+0x324>)
 8001448:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800144a:	4a65      	ldr	r2, [pc, #404]	; (80015e0 <HAL_GPIO_Init+0x324>)
 800144c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001450:	6453      	str	r3, [r2, #68]	; 0x44
 8001452:	4b63      	ldr	r3, [pc, #396]	; (80015e0 <HAL_GPIO_Init+0x324>)
 8001454:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001456:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800145a:	60fb      	str	r3, [r7, #12]
 800145c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800145e:	4a61      	ldr	r2, [pc, #388]	; (80015e4 <HAL_GPIO_Init+0x328>)
 8001460:	69fb      	ldr	r3, [r7, #28]
 8001462:	089b      	lsrs	r3, r3, #2
 8001464:	3302      	adds	r3, #2
 8001466:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800146a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800146c:	69fb      	ldr	r3, [r7, #28]
 800146e:	f003 0303 	and.w	r3, r3, #3
 8001472:	009b      	lsls	r3, r3, #2
 8001474:	220f      	movs	r2, #15
 8001476:	fa02 f303 	lsl.w	r3, r2, r3
 800147a:	43db      	mvns	r3, r3
 800147c:	69ba      	ldr	r2, [r7, #24]
 800147e:	4013      	ands	r3, r2
 8001480:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	4a58      	ldr	r2, [pc, #352]	; (80015e8 <HAL_GPIO_Init+0x32c>)
 8001486:	4293      	cmp	r3, r2
 8001488:	d037      	beq.n	80014fa <HAL_GPIO_Init+0x23e>
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	4a57      	ldr	r2, [pc, #348]	; (80015ec <HAL_GPIO_Init+0x330>)
 800148e:	4293      	cmp	r3, r2
 8001490:	d031      	beq.n	80014f6 <HAL_GPIO_Init+0x23a>
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	4a56      	ldr	r2, [pc, #344]	; (80015f0 <HAL_GPIO_Init+0x334>)
 8001496:	4293      	cmp	r3, r2
 8001498:	d02b      	beq.n	80014f2 <HAL_GPIO_Init+0x236>
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	4a55      	ldr	r2, [pc, #340]	; (80015f4 <HAL_GPIO_Init+0x338>)
 800149e:	4293      	cmp	r3, r2
 80014a0:	d025      	beq.n	80014ee <HAL_GPIO_Init+0x232>
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	4a54      	ldr	r2, [pc, #336]	; (80015f8 <HAL_GPIO_Init+0x33c>)
 80014a6:	4293      	cmp	r3, r2
 80014a8:	d01f      	beq.n	80014ea <HAL_GPIO_Init+0x22e>
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	4a53      	ldr	r2, [pc, #332]	; (80015fc <HAL_GPIO_Init+0x340>)
 80014ae:	4293      	cmp	r3, r2
 80014b0:	d019      	beq.n	80014e6 <HAL_GPIO_Init+0x22a>
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	4a52      	ldr	r2, [pc, #328]	; (8001600 <HAL_GPIO_Init+0x344>)
 80014b6:	4293      	cmp	r3, r2
 80014b8:	d013      	beq.n	80014e2 <HAL_GPIO_Init+0x226>
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	4a51      	ldr	r2, [pc, #324]	; (8001604 <HAL_GPIO_Init+0x348>)
 80014be:	4293      	cmp	r3, r2
 80014c0:	d00d      	beq.n	80014de <HAL_GPIO_Init+0x222>
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	4a50      	ldr	r2, [pc, #320]	; (8001608 <HAL_GPIO_Init+0x34c>)
 80014c6:	4293      	cmp	r3, r2
 80014c8:	d007      	beq.n	80014da <HAL_GPIO_Init+0x21e>
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	4a4f      	ldr	r2, [pc, #316]	; (800160c <HAL_GPIO_Init+0x350>)
 80014ce:	4293      	cmp	r3, r2
 80014d0:	d101      	bne.n	80014d6 <HAL_GPIO_Init+0x21a>
 80014d2:	2309      	movs	r3, #9
 80014d4:	e012      	b.n	80014fc <HAL_GPIO_Init+0x240>
 80014d6:	230a      	movs	r3, #10
 80014d8:	e010      	b.n	80014fc <HAL_GPIO_Init+0x240>
 80014da:	2308      	movs	r3, #8
 80014dc:	e00e      	b.n	80014fc <HAL_GPIO_Init+0x240>
 80014de:	2307      	movs	r3, #7
 80014e0:	e00c      	b.n	80014fc <HAL_GPIO_Init+0x240>
 80014e2:	2306      	movs	r3, #6
 80014e4:	e00a      	b.n	80014fc <HAL_GPIO_Init+0x240>
 80014e6:	2305      	movs	r3, #5
 80014e8:	e008      	b.n	80014fc <HAL_GPIO_Init+0x240>
 80014ea:	2304      	movs	r3, #4
 80014ec:	e006      	b.n	80014fc <HAL_GPIO_Init+0x240>
 80014ee:	2303      	movs	r3, #3
 80014f0:	e004      	b.n	80014fc <HAL_GPIO_Init+0x240>
 80014f2:	2302      	movs	r3, #2
 80014f4:	e002      	b.n	80014fc <HAL_GPIO_Init+0x240>
 80014f6:	2301      	movs	r3, #1
 80014f8:	e000      	b.n	80014fc <HAL_GPIO_Init+0x240>
 80014fa:	2300      	movs	r3, #0
 80014fc:	69fa      	ldr	r2, [r7, #28]
 80014fe:	f002 0203 	and.w	r2, r2, #3
 8001502:	0092      	lsls	r2, r2, #2
 8001504:	4093      	lsls	r3, r2
 8001506:	69ba      	ldr	r2, [r7, #24]
 8001508:	4313      	orrs	r3, r2
 800150a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800150c:	4935      	ldr	r1, [pc, #212]	; (80015e4 <HAL_GPIO_Init+0x328>)
 800150e:	69fb      	ldr	r3, [r7, #28]
 8001510:	089b      	lsrs	r3, r3, #2
 8001512:	3302      	adds	r3, #2
 8001514:	69ba      	ldr	r2, [r7, #24]
 8001516:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800151a:	4b3d      	ldr	r3, [pc, #244]	; (8001610 <HAL_GPIO_Init+0x354>)
 800151c:	689b      	ldr	r3, [r3, #8]
 800151e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001520:	693b      	ldr	r3, [r7, #16]
 8001522:	43db      	mvns	r3, r3
 8001524:	69ba      	ldr	r2, [r7, #24]
 8001526:	4013      	ands	r3, r2
 8001528:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800152a:	683b      	ldr	r3, [r7, #0]
 800152c:	685b      	ldr	r3, [r3, #4]
 800152e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001532:	2b00      	cmp	r3, #0
 8001534:	d003      	beq.n	800153e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001536:	69ba      	ldr	r2, [r7, #24]
 8001538:	693b      	ldr	r3, [r7, #16]
 800153a:	4313      	orrs	r3, r2
 800153c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800153e:	4a34      	ldr	r2, [pc, #208]	; (8001610 <HAL_GPIO_Init+0x354>)
 8001540:	69bb      	ldr	r3, [r7, #24]
 8001542:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001544:	4b32      	ldr	r3, [pc, #200]	; (8001610 <HAL_GPIO_Init+0x354>)
 8001546:	68db      	ldr	r3, [r3, #12]
 8001548:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800154a:	693b      	ldr	r3, [r7, #16]
 800154c:	43db      	mvns	r3, r3
 800154e:	69ba      	ldr	r2, [r7, #24]
 8001550:	4013      	ands	r3, r2
 8001552:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001554:	683b      	ldr	r3, [r7, #0]
 8001556:	685b      	ldr	r3, [r3, #4]
 8001558:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800155c:	2b00      	cmp	r3, #0
 800155e:	d003      	beq.n	8001568 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001560:	69ba      	ldr	r2, [r7, #24]
 8001562:	693b      	ldr	r3, [r7, #16]
 8001564:	4313      	orrs	r3, r2
 8001566:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001568:	4a29      	ldr	r2, [pc, #164]	; (8001610 <HAL_GPIO_Init+0x354>)
 800156a:	69bb      	ldr	r3, [r7, #24]
 800156c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800156e:	4b28      	ldr	r3, [pc, #160]	; (8001610 <HAL_GPIO_Init+0x354>)
 8001570:	685b      	ldr	r3, [r3, #4]
 8001572:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001574:	693b      	ldr	r3, [r7, #16]
 8001576:	43db      	mvns	r3, r3
 8001578:	69ba      	ldr	r2, [r7, #24]
 800157a:	4013      	ands	r3, r2
 800157c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800157e:	683b      	ldr	r3, [r7, #0]
 8001580:	685b      	ldr	r3, [r3, #4]
 8001582:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001586:	2b00      	cmp	r3, #0
 8001588:	d003      	beq.n	8001592 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800158a:	69ba      	ldr	r2, [r7, #24]
 800158c:	693b      	ldr	r3, [r7, #16]
 800158e:	4313      	orrs	r3, r2
 8001590:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001592:	4a1f      	ldr	r2, [pc, #124]	; (8001610 <HAL_GPIO_Init+0x354>)
 8001594:	69bb      	ldr	r3, [r7, #24]
 8001596:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001598:	4b1d      	ldr	r3, [pc, #116]	; (8001610 <HAL_GPIO_Init+0x354>)
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800159e:	693b      	ldr	r3, [r7, #16]
 80015a0:	43db      	mvns	r3, r3
 80015a2:	69ba      	ldr	r2, [r7, #24]
 80015a4:	4013      	ands	r3, r2
 80015a6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80015a8:	683b      	ldr	r3, [r7, #0]
 80015aa:	685b      	ldr	r3, [r3, #4]
 80015ac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d003      	beq.n	80015bc <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80015b4:	69ba      	ldr	r2, [r7, #24]
 80015b6:	693b      	ldr	r3, [r7, #16]
 80015b8:	4313      	orrs	r3, r2
 80015ba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80015bc:	4a14      	ldr	r2, [pc, #80]	; (8001610 <HAL_GPIO_Init+0x354>)
 80015be:	69bb      	ldr	r3, [r7, #24]
 80015c0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80015c2:	69fb      	ldr	r3, [r7, #28]
 80015c4:	3301      	adds	r3, #1
 80015c6:	61fb      	str	r3, [r7, #28]
 80015c8:	69fb      	ldr	r3, [r7, #28]
 80015ca:	2b0f      	cmp	r3, #15
 80015cc:	f67f ae84 	bls.w	80012d8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80015d0:	bf00      	nop
 80015d2:	bf00      	nop
 80015d4:	3724      	adds	r7, #36	; 0x24
 80015d6:	46bd      	mov	sp, r7
 80015d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015dc:	4770      	bx	lr
 80015de:	bf00      	nop
 80015e0:	40023800 	.word	0x40023800
 80015e4:	40013800 	.word	0x40013800
 80015e8:	40020000 	.word	0x40020000
 80015ec:	40020400 	.word	0x40020400
 80015f0:	40020800 	.word	0x40020800
 80015f4:	40020c00 	.word	0x40020c00
 80015f8:	40021000 	.word	0x40021000
 80015fc:	40021400 	.word	0x40021400
 8001600:	40021800 	.word	0x40021800
 8001604:	40021c00 	.word	0x40021c00
 8001608:	40022000 	.word	0x40022000
 800160c:	40022400 	.word	0x40022400
 8001610:	40013c00 	.word	0x40013c00

08001614 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001614:	b480      	push	{r7}
 8001616:	b083      	sub	sp, #12
 8001618:	af00      	add	r7, sp, #0
 800161a:	6078      	str	r0, [r7, #4]
 800161c:	460b      	mov	r3, r1
 800161e:	807b      	strh	r3, [r7, #2]
 8001620:	4613      	mov	r3, r2
 8001622:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001624:	787b      	ldrb	r3, [r7, #1]
 8001626:	2b00      	cmp	r3, #0
 8001628:	d003      	beq.n	8001632 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800162a:	887a      	ldrh	r2, [r7, #2]
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001630:	e003      	b.n	800163a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001632:	887b      	ldrh	r3, [r7, #2]
 8001634:	041a      	lsls	r2, r3, #16
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	619a      	str	r2, [r3, #24]
}
 800163a:	bf00      	nop
 800163c:	370c      	adds	r7, #12
 800163e:	46bd      	mov	sp, r7
 8001640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001644:	4770      	bx	lr
	...

08001648 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	b082      	sub	sp, #8
 800164c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 800164e:	2300      	movs	r3, #0
 8001650:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8001652:	2300      	movs	r3, #0
 8001654:	603b      	str	r3, [r7, #0]
 8001656:	4b20      	ldr	r3, [pc, #128]	; (80016d8 <HAL_PWREx_EnableOverDrive+0x90>)
 8001658:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800165a:	4a1f      	ldr	r2, [pc, #124]	; (80016d8 <HAL_PWREx_EnableOverDrive+0x90>)
 800165c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001660:	6413      	str	r3, [r2, #64]	; 0x40
 8001662:	4b1d      	ldr	r3, [pc, #116]	; (80016d8 <HAL_PWREx_EnableOverDrive+0x90>)
 8001664:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001666:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800166a:	603b      	str	r3, [r7, #0]
 800166c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800166e:	4b1b      	ldr	r3, [pc, #108]	; (80016dc <HAL_PWREx_EnableOverDrive+0x94>)
 8001670:	2201      	movs	r2, #1
 8001672:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001674:	f7ff fd0c 	bl	8001090 <HAL_GetTick>
 8001678:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800167a:	e009      	b.n	8001690 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800167c:	f7ff fd08 	bl	8001090 <HAL_GetTick>
 8001680:	4602      	mov	r2, r0
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	1ad3      	subs	r3, r2, r3
 8001686:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800168a:	d901      	bls.n	8001690 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 800168c:	2303      	movs	r3, #3
 800168e:	e01f      	b.n	80016d0 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001690:	4b13      	ldr	r3, [pc, #76]	; (80016e0 <HAL_PWREx_EnableOverDrive+0x98>)
 8001692:	685b      	ldr	r3, [r3, #4]
 8001694:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001698:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800169c:	d1ee      	bne.n	800167c <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800169e:	4b11      	ldr	r3, [pc, #68]	; (80016e4 <HAL_PWREx_EnableOverDrive+0x9c>)
 80016a0:	2201      	movs	r2, #1
 80016a2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80016a4:	f7ff fcf4 	bl	8001090 <HAL_GetTick>
 80016a8:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80016aa:	e009      	b.n	80016c0 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80016ac:	f7ff fcf0 	bl	8001090 <HAL_GetTick>
 80016b0:	4602      	mov	r2, r0
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	1ad3      	subs	r3, r2, r3
 80016b6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80016ba:	d901      	bls.n	80016c0 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 80016bc:	2303      	movs	r3, #3
 80016be:	e007      	b.n	80016d0 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80016c0:	4b07      	ldr	r3, [pc, #28]	; (80016e0 <HAL_PWREx_EnableOverDrive+0x98>)
 80016c2:	685b      	ldr	r3, [r3, #4]
 80016c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016c8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80016cc:	d1ee      	bne.n	80016ac <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 80016ce:	2300      	movs	r3, #0
}
 80016d0:	4618      	mov	r0, r3
 80016d2:	3708      	adds	r7, #8
 80016d4:	46bd      	mov	sp, r7
 80016d6:	bd80      	pop	{r7, pc}
 80016d8:	40023800 	.word	0x40023800
 80016dc:	420e0040 	.word	0x420e0040
 80016e0:	40007000 	.word	0x40007000
 80016e4:	420e0044 	.word	0x420e0044

080016e8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b086      	sub	sp, #24
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d101      	bne.n	80016fa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80016f6:	2301      	movs	r3, #1
 80016f8:	e267      	b.n	8001bca <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	f003 0301 	and.w	r3, r3, #1
 8001702:	2b00      	cmp	r3, #0
 8001704:	d075      	beq.n	80017f2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001706:	4b88      	ldr	r3, [pc, #544]	; (8001928 <HAL_RCC_OscConfig+0x240>)
 8001708:	689b      	ldr	r3, [r3, #8]
 800170a:	f003 030c 	and.w	r3, r3, #12
 800170e:	2b04      	cmp	r3, #4
 8001710:	d00c      	beq.n	800172c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001712:	4b85      	ldr	r3, [pc, #532]	; (8001928 <HAL_RCC_OscConfig+0x240>)
 8001714:	689b      	ldr	r3, [r3, #8]
 8001716:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800171a:	2b08      	cmp	r3, #8
 800171c:	d112      	bne.n	8001744 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800171e:	4b82      	ldr	r3, [pc, #520]	; (8001928 <HAL_RCC_OscConfig+0x240>)
 8001720:	685b      	ldr	r3, [r3, #4]
 8001722:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001726:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800172a:	d10b      	bne.n	8001744 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800172c:	4b7e      	ldr	r3, [pc, #504]	; (8001928 <HAL_RCC_OscConfig+0x240>)
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001734:	2b00      	cmp	r3, #0
 8001736:	d05b      	beq.n	80017f0 <HAL_RCC_OscConfig+0x108>
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	685b      	ldr	r3, [r3, #4]
 800173c:	2b00      	cmp	r3, #0
 800173e:	d157      	bne.n	80017f0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001740:	2301      	movs	r3, #1
 8001742:	e242      	b.n	8001bca <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	685b      	ldr	r3, [r3, #4]
 8001748:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800174c:	d106      	bne.n	800175c <HAL_RCC_OscConfig+0x74>
 800174e:	4b76      	ldr	r3, [pc, #472]	; (8001928 <HAL_RCC_OscConfig+0x240>)
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	4a75      	ldr	r2, [pc, #468]	; (8001928 <HAL_RCC_OscConfig+0x240>)
 8001754:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001758:	6013      	str	r3, [r2, #0]
 800175a:	e01d      	b.n	8001798 <HAL_RCC_OscConfig+0xb0>
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	685b      	ldr	r3, [r3, #4]
 8001760:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001764:	d10c      	bne.n	8001780 <HAL_RCC_OscConfig+0x98>
 8001766:	4b70      	ldr	r3, [pc, #448]	; (8001928 <HAL_RCC_OscConfig+0x240>)
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	4a6f      	ldr	r2, [pc, #444]	; (8001928 <HAL_RCC_OscConfig+0x240>)
 800176c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001770:	6013      	str	r3, [r2, #0]
 8001772:	4b6d      	ldr	r3, [pc, #436]	; (8001928 <HAL_RCC_OscConfig+0x240>)
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	4a6c      	ldr	r2, [pc, #432]	; (8001928 <HAL_RCC_OscConfig+0x240>)
 8001778:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800177c:	6013      	str	r3, [r2, #0]
 800177e:	e00b      	b.n	8001798 <HAL_RCC_OscConfig+0xb0>
 8001780:	4b69      	ldr	r3, [pc, #420]	; (8001928 <HAL_RCC_OscConfig+0x240>)
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	4a68      	ldr	r2, [pc, #416]	; (8001928 <HAL_RCC_OscConfig+0x240>)
 8001786:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800178a:	6013      	str	r3, [r2, #0]
 800178c:	4b66      	ldr	r3, [pc, #408]	; (8001928 <HAL_RCC_OscConfig+0x240>)
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	4a65      	ldr	r2, [pc, #404]	; (8001928 <HAL_RCC_OscConfig+0x240>)
 8001792:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001796:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	685b      	ldr	r3, [r3, #4]
 800179c:	2b00      	cmp	r3, #0
 800179e:	d013      	beq.n	80017c8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017a0:	f7ff fc76 	bl	8001090 <HAL_GetTick>
 80017a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80017a6:	e008      	b.n	80017ba <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80017a8:	f7ff fc72 	bl	8001090 <HAL_GetTick>
 80017ac:	4602      	mov	r2, r0
 80017ae:	693b      	ldr	r3, [r7, #16]
 80017b0:	1ad3      	subs	r3, r2, r3
 80017b2:	2b64      	cmp	r3, #100	; 0x64
 80017b4:	d901      	bls.n	80017ba <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80017b6:	2303      	movs	r3, #3
 80017b8:	e207      	b.n	8001bca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80017ba:	4b5b      	ldr	r3, [pc, #364]	; (8001928 <HAL_RCC_OscConfig+0x240>)
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d0f0      	beq.n	80017a8 <HAL_RCC_OscConfig+0xc0>
 80017c6:	e014      	b.n	80017f2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017c8:	f7ff fc62 	bl	8001090 <HAL_GetTick>
 80017cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80017ce:	e008      	b.n	80017e2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80017d0:	f7ff fc5e 	bl	8001090 <HAL_GetTick>
 80017d4:	4602      	mov	r2, r0
 80017d6:	693b      	ldr	r3, [r7, #16]
 80017d8:	1ad3      	subs	r3, r2, r3
 80017da:	2b64      	cmp	r3, #100	; 0x64
 80017dc:	d901      	bls.n	80017e2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80017de:	2303      	movs	r3, #3
 80017e0:	e1f3      	b.n	8001bca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80017e2:	4b51      	ldr	r3, [pc, #324]	; (8001928 <HAL_RCC_OscConfig+0x240>)
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d1f0      	bne.n	80017d0 <HAL_RCC_OscConfig+0xe8>
 80017ee:	e000      	b.n	80017f2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80017f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	f003 0302 	and.w	r3, r3, #2
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d063      	beq.n	80018c6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80017fe:	4b4a      	ldr	r3, [pc, #296]	; (8001928 <HAL_RCC_OscConfig+0x240>)
 8001800:	689b      	ldr	r3, [r3, #8]
 8001802:	f003 030c 	and.w	r3, r3, #12
 8001806:	2b00      	cmp	r3, #0
 8001808:	d00b      	beq.n	8001822 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800180a:	4b47      	ldr	r3, [pc, #284]	; (8001928 <HAL_RCC_OscConfig+0x240>)
 800180c:	689b      	ldr	r3, [r3, #8]
 800180e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001812:	2b08      	cmp	r3, #8
 8001814:	d11c      	bne.n	8001850 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001816:	4b44      	ldr	r3, [pc, #272]	; (8001928 <HAL_RCC_OscConfig+0x240>)
 8001818:	685b      	ldr	r3, [r3, #4]
 800181a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800181e:	2b00      	cmp	r3, #0
 8001820:	d116      	bne.n	8001850 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001822:	4b41      	ldr	r3, [pc, #260]	; (8001928 <HAL_RCC_OscConfig+0x240>)
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	f003 0302 	and.w	r3, r3, #2
 800182a:	2b00      	cmp	r3, #0
 800182c:	d005      	beq.n	800183a <HAL_RCC_OscConfig+0x152>
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	68db      	ldr	r3, [r3, #12]
 8001832:	2b01      	cmp	r3, #1
 8001834:	d001      	beq.n	800183a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001836:	2301      	movs	r3, #1
 8001838:	e1c7      	b.n	8001bca <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800183a:	4b3b      	ldr	r3, [pc, #236]	; (8001928 <HAL_RCC_OscConfig+0x240>)
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	691b      	ldr	r3, [r3, #16]
 8001846:	00db      	lsls	r3, r3, #3
 8001848:	4937      	ldr	r1, [pc, #220]	; (8001928 <HAL_RCC_OscConfig+0x240>)
 800184a:	4313      	orrs	r3, r2
 800184c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800184e:	e03a      	b.n	80018c6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	68db      	ldr	r3, [r3, #12]
 8001854:	2b00      	cmp	r3, #0
 8001856:	d020      	beq.n	800189a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001858:	4b34      	ldr	r3, [pc, #208]	; (800192c <HAL_RCC_OscConfig+0x244>)
 800185a:	2201      	movs	r2, #1
 800185c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800185e:	f7ff fc17 	bl	8001090 <HAL_GetTick>
 8001862:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001864:	e008      	b.n	8001878 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001866:	f7ff fc13 	bl	8001090 <HAL_GetTick>
 800186a:	4602      	mov	r2, r0
 800186c:	693b      	ldr	r3, [r7, #16]
 800186e:	1ad3      	subs	r3, r2, r3
 8001870:	2b02      	cmp	r3, #2
 8001872:	d901      	bls.n	8001878 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001874:	2303      	movs	r3, #3
 8001876:	e1a8      	b.n	8001bca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001878:	4b2b      	ldr	r3, [pc, #172]	; (8001928 <HAL_RCC_OscConfig+0x240>)
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	f003 0302 	and.w	r3, r3, #2
 8001880:	2b00      	cmp	r3, #0
 8001882:	d0f0      	beq.n	8001866 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001884:	4b28      	ldr	r3, [pc, #160]	; (8001928 <HAL_RCC_OscConfig+0x240>)
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	691b      	ldr	r3, [r3, #16]
 8001890:	00db      	lsls	r3, r3, #3
 8001892:	4925      	ldr	r1, [pc, #148]	; (8001928 <HAL_RCC_OscConfig+0x240>)
 8001894:	4313      	orrs	r3, r2
 8001896:	600b      	str	r3, [r1, #0]
 8001898:	e015      	b.n	80018c6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800189a:	4b24      	ldr	r3, [pc, #144]	; (800192c <HAL_RCC_OscConfig+0x244>)
 800189c:	2200      	movs	r2, #0
 800189e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018a0:	f7ff fbf6 	bl	8001090 <HAL_GetTick>
 80018a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80018a6:	e008      	b.n	80018ba <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80018a8:	f7ff fbf2 	bl	8001090 <HAL_GetTick>
 80018ac:	4602      	mov	r2, r0
 80018ae:	693b      	ldr	r3, [r7, #16]
 80018b0:	1ad3      	subs	r3, r2, r3
 80018b2:	2b02      	cmp	r3, #2
 80018b4:	d901      	bls.n	80018ba <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80018b6:	2303      	movs	r3, #3
 80018b8:	e187      	b.n	8001bca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80018ba:	4b1b      	ldr	r3, [pc, #108]	; (8001928 <HAL_RCC_OscConfig+0x240>)
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	f003 0302 	and.w	r3, r3, #2
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d1f0      	bne.n	80018a8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	f003 0308 	and.w	r3, r3, #8
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d036      	beq.n	8001940 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	695b      	ldr	r3, [r3, #20]
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d016      	beq.n	8001908 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80018da:	4b15      	ldr	r3, [pc, #84]	; (8001930 <HAL_RCC_OscConfig+0x248>)
 80018dc:	2201      	movs	r2, #1
 80018de:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80018e0:	f7ff fbd6 	bl	8001090 <HAL_GetTick>
 80018e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80018e6:	e008      	b.n	80018fa <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80018e8:	f7ff fbd2 	bl	8001090 <HAL_GetTick>
 80018ec:	4602      	mov	r2, r0
 80018ee:	693b      	ldr	r3, [r7, #16]
 80018f0:	1ad3      	subs	r3, r2, r3
 80018f2:	2b02      	cmp	r3, #2
 80018f4:	d901      	bls.n	80018fa <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80018f6:	2303      	movs	r3, #3
 80018f8:	e167      	b.n	8001bca <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80018fa:	4b0b      	ldr	r3, [pc, #44]	; (8001928 <HAL_RCC_OscConfig+0x240>)
 80018fc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80018fe:	f003 0302 	and.w	r3, r3, #2
 8001902:	2b00      	cmp	r3, #0
 8001904:	d0f0      	beq.n	80018e8 <HAL_RCC_OscConfig+0x200>
 8001906:	e01b      	b.n	8001940 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001908:	4b09      	ldr	r3, [pc, #36]	; (8001930 <HAL_RCC_OscConfig+0x248>)
 800190a:	2200      	movs	r2, #0
 800190c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800190e:	f7ff fbbf 	bl	8001090 <HAL_GetTick>
 8001912:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001914:	e00e      	b.n	8001934 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001916:	f7ff fbbb 	bl	8001090 <HAL_GetTick>
 800191a:	4602      	mov	r2, r0
 800191c:	693b      	ldr	r3, [r7, #16]
 800191e:	1ad3      	subs	r3, r2, r3
 8001920:	2b02      	cmp	r3, #2
 8001922:	d907      	bls.n	8001934 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001924:	2303      	movs	r3, #3
 8001926:	e150      	b.n	8001bca <HAL_RCC_OscConfig+0x4e2>
 8001928:	40023800 	.word	0x40023800
 800192c:	42470000 	.word	0x42470000
 8001930:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001934:	4b88      	ldr	r3, [pc, #544]	; (8001b58 <HAL_RCC_OscConfig+0x470>)
 8001936:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001938:	f003 0302 	and.w	r3, r3, #2
 800193c:	2b00      	cmp	r3, #0
 800193e:	d1ea      	bne.n	8001916 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	f003 0304 	and.w	r3, r3, #4
 8001948:	2b00      	cmp	r3, #0
 800194a:	f000 8097 	beq.w	8001a7c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800194e:	2300      	movs	r3, #0
 8001950:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001952:	4b81      	ldr	r3, [pc, #516]	; (8001b58 <HAL_RCC_OscConfig+0x470>)
 8001954:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001956:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800195a:	2b00      	cmp	r3, #0
 800195c:	d10f      	bne.n	800197e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800195e:	2300      	movs	r3, #0
 8001960:	60bb      	str	r3, [r7, #8]
 8001962:	4b7d      	ldr	r3, [pc, #500]	; (8001b58 <HAL_RCC_OscConfig+0x470>)
 8001964:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001966:	4a7c      	ldr	r2, [pc, #496]	; (8001b58 <HAL_RCC_OscConfig+0x470>)
 8001968:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800196c:	6413      	str	r3, [r2, #64]	; 0x40
 800196e:	4b7a      	ldr	r3, [pc, #488]	; (8001b58 <HAL_RCC_OscConfig+0x470>)
 8001970:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001972:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001976:	60bb      	str	r3, [r7, #8]
 8001978:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800197a:	2301      	movs	r3, #1
 800197c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800197e:	4b77      	ldr	r3, [pc, #476]	; (8001b5c <HAL_RCC_OscConfig+0x474>)
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001986:	2b00      	cmp	r3, #0
 8001988:	d118      	bne.n	80019bc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800198a:	4b74      	ldr	r3, [pc, #464]	; (8001b5c <HAL_RCC_OscConfig+0x474>)
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	4a73      	ldr	r2, [pc, #460]	; (8001b5c <HAL_RCC_OscConfig+0x474>)
 8001990:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001994:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001996:	f7ff fb7b 	bl	8001090 <HAL_GetTick>
 800199a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800199c:	e008      	b.n	80019b0 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800199e:	f7ff fb77 	bl	8001090 <HAL_GetTick>
 80019a2:	4602      	mov	r2, r0
 80019a4:	693b      	ldr	r3, [r7, #16]
 80019a6:	1ad3      	subs	r3, r2, r3
 80019a8:	2b02      	cmp	r3, #2
 80019aa:	d901      	bls.n	80019b0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80019ac:	2303      	movs	r3, #3
 80019ae:	e10c      	b.n	8001bca <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019b0:	4b6a      	ldr	r3, [pc, #424]	; (8001b5c <HAL_RCC_OscConfig+0x474>)
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d0f0      	beq.n	800199e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	689b      	ldr	r3, [r3, #8]
 80019c0:	2b01      	cmp	r3, #1
 80019c2:	d106      	bne.n	80019d2 <HAL_RCC_OscConfig+0x2ea>
 80019c4:	4b64      	ldr	r3, [pc, #400]	; (8001b58 <HAL_RCC_OscConfig+0x470>)
 80019c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80019c8:	4a63      	ldr	r2, [pc, #396]	; (8001b58 <HAL_RCC_OscConfig+0x470>)
 80019ca:	f043 0301 	orr.w	r3, r3, #1
 80019ce:	6713      	str	r3, [r2, #112]	; 0x70
 80019d0:	e01c      	b.n	8001a0c <HAL_RCC_OscConfig+0x324>
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	689b      	ldr	r3, [r3, #8]
 80019d6:	2b05      	cmp	r3, #5
 80019d8:	d10c      	bne.n	80019f4 <HAL_RCC_OscConfig+0x30c>
 80019da:	4b5f      	ldr	r3, [pc, #380]	; (8001b58 <HAL_RCC_OscConfig+0x470>)
 80019dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80019de:	4a5e      	ldr	r2, [pc, #376]	; (8001b58 <HAL_RCC_OscConfig+0x470>)
 80019e0:	f043 0304 	orr.w	r3, r3, #4
 80019e4:	6713      	str	r3, [r2, #112]	; 0x70
 80019e6:	4b5c      	ldr	r3, [pc, #368]	; (8001b58 <HAL_RCC_OscConfig+0x470>)
 80019e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80019ea:	4a5b      	ldr	r2, [pc, #364]	; (8001b58 <HAL_RCC_OscConfig+0x470>)
 80019ec:	f043 0301 	orr.w	r3, r3, #1
 80019f0:	6713      	str	r3, [r2, #112]	; 0x70
 80019f2:	e00b      	b.n	8001a0c <HAL_RCC_OscConfig+0x324>
 80019f4:	4b58      	ldr	r3, [pc, #352]	; (8001b58 <HAL_RCC_OscConfig+0x470>)
 80019f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80019f8:	4a57      	ldr	r2, [pc, #348]	; (8001b58 <HAL_RCC_OscConfig+0x470>)
 80019fa:	f023 0301 	bic.w	r3, r3, #1
 80019fe:	6713      	str	r3, [r2, #112]	; 0x70
 8001a00:	4b55      	ldr	r3, [pc, #340]	; (8001b58 <HAL_RCC_OscConfig+0x470>)
 8001a02:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001a04:	4a54      	ldr	r2, [pc, #336]	; (8001b58 <HAL_RCC_OscConfig+0x470>)
 8001a06:	f023 0304 	bic.w	r3, r3, #4
 8001a0a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	689b      	ldr	r3, [r3, #8]
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d015      	beq.n	8001a40 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a14:	f7ff fb3c 	bl	8001090 <HAL_GetTick>
 8001a18:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a1a:	e00a      	b.n	8001a32 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001a1c:	f7ff fb38 	bl	8001090 <HAL_GetTick>
 8001a20:	4602      	mov	r2, r0
 8001a22:	693b      	ldr	r3, [r7, #16]
 8001a24:	1ad3      	subs	r3, r2, r3
 8001a26:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a2a:	4293      	cmp	r3, r2
 8001a2c:	d901      	bls.n	8001a32 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001a2e:	2303      	movs	r3, #3
 8001a30:	e0cb      	b.n	8001bca <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a32:	4b49      	ldr	r3, [pc, #292]	; (8001b58 <HAL_RCC_OscConfig+0x470>)
 8001a34:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001a36:	f003 0302 	and.w	r3, r3, #2
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d0ee      	beq.n	8001a1c <HAL_RCC_OscConfig+0x334>
 8001a3e:	e014      	b.n	8001a6a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a40:	f7ff fb26 	bl	8001090 <HAL_GetTick>
 8001a44:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a46:	e00a      	b.n	8001a5e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001a48:	f7ff fb22 	bl	8001090 <HAL_GetTick>
 8001a4c:	4602      	mov	r2, r0
 8001a4e:	693b      	ldr	r3, [r7, #16]
 8001a50:	1ad3      	subs	r3, r2, r3
 8001a52:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a56:	4293      	cmp	r3, r2
 8001a58:	d901      	bls.n	8001a5e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001a5a:	2303      	movs	r3, #3
 8001a5c:	e0b5      	b.n	8001bca <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a5e:	4b3e      	ldr	r3, [pc, #248]	; (8001b58 <HAL_RCC_OscConfig+0x470>)
 8001a60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001a62:	f003 0302 	and.w	r3, r3, #2
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d1ee      	bne.n	8001a48 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001a6a:	7dfb      	ldrb	r3, [r7, #23]
 8001a6c:	2b01      	cmp	r3, #1
 8001a6e:	d105      	bne.n	8001a7c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001a70:	4b39      	ldr	r3, [pc, #228]	; (8001b58 <HAL_RCC_OscConfig+0x470>)
 8001a72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a74:	4a38      	ldr	r2, [pc, #224]	; (8001b58 <HAL_RCC_OscConfig+0x470>)
 8001a76:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001a7a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	699b      	ldr	r3, [r3, #24]
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	f000 80a1 	beq.w	8001bc8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001a86:	4b34      	ldr	r3, [pc, #208]	; (8001b58 <HAL_RCC_OscConfig+0x470>)
 8001a88:	689b      	ldr	r3, [r3, #8]
 8001a8a:	f003 030c 	and.w	r3, r3, #12
 8001a8e:	2b08      	cmp	r3, #8
 8001a90:	d05c      	beq.n	8001b4c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	699b      	ldr	r3, [r3, #24]
 8001a96:	2b02      	cmp	r3, #2
 8001a98:	d141      	bne.n	8001b1e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a9a:	4b31      	ldr	r3, [pc, #196]	; (8001b60 <HAL_RCC_OscConfig+0x478>)
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001aa0:	f7ff faf6 	bl	8001090 <HAL_GetTick>
 8001aa4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001aa6:	e008      	b.n	8001aba <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001aa8:	f7ff faf2 	bl	8001090 <HAL_GetTick>
 8001aac:	4602      	mov	r2, r0
 8001aae:	693b      	ldr	r3, [r7, #16]
 8001ab0:	1ad3      	subs	r3, r2, r3
 8001ab2:	2b02      	cmp	r3, #2
 8001ab4:	d901      	bls.n	8001aba <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001ab6:	2303      	movs	r3, #3
 8001ab8:	e087      	b.n	8001bca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001aba:	4b27      	ldr	r3, [pc, #156]	; (8001b58 <HAL_RCC_OscConfig+0x470>)
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d1f0      	bne.n	8001aa8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	69da      	ldr	r2, [r3, #28]
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	6a1b      	ldr	r3, [r3, #32]
 8001ace:	431a      	orrs	r2, r3
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ad4:	019b      	lsls	r3, r3, #6
 8001ad6:	431a      	orrs	r2, r3
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001adc:	085b      	lsrs	r3, r3, #1
 8001ade:	3b01      	subs	r3, #1
 8001ae0:	041b      	lsls	r3, r3, #16
 8001ae2:	431a      	orrs	r2, r3
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ae8:	061b      	lsls	r3, r3, #24
 8001aea:	491b      	ldr	r1, [pc, #108]	; (8001b58 <HAL_RCC_OscConfig+0x470>)
 8001aec:	4313      	orrs	r3, r2
 8001aee:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001af0:	4b1b      	ldr	r3, [pc, #108]	; (8001b60 <HAL_RCC_OscConfig+0x478>)
 8001af2:	2201      	movs	r2, #1
 8001af4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001af6:	f7ff facb 	bl	8001090 <HAL_GetTick>
 8001afa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001afc:	e008      	b.n	8001b10 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001afe:	f7ff fac7 	bl	8001090 <HAL_GetTick>
 8001b02:	4602      	mov	r2, r0
 8001b04:	693b      	ldr	r3, [r7, #16]
 8001b06:	1ad3      	subs	r3, r2, r3
 8001b08:	2b02      	cmp	r3, #2
 8001b0a:	d901      	bls.n	8001b10 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001b0c:	2303      	movs	r3, #3
 8001b0e:	e05c      	b.n	8001bca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001b10:	4b11      	ldr	r3, [pc, #68]	; (8001b58 <HAL_RCC_OscConfig+0x470>)
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d0f0      	beq.n	8001afe <HAL_RCC_OscConfig+0x416>
 8001b1c:	e054      	b.n	8001bc8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b1e:	4b10      	ldr	r3, [pc, #64]	; (8001b60 <HAL_RCC_OscConfig+0x478>)
 8001b20:	2200      	movs	r2, #0
 8001b22:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b24:	f7ff fab4 	bl	8001090 <HAL_GetTick>
 8001b28:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001b2a:	e008      	b.n	8001b3e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001b2c:	f7ff fab0 	bl	8001090 <HAL_GetTick>
 8001b30:	4602      	mov	r2, r0
 8001b32:	693b      	ldr	r3, [r7, #16]
 8001b34:	1ad3      	subs	r3, r2, r3
 8001b36:	2b02      	cmp	r3, #2
 8001b38:	d901      	bls.n	8001b3e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001b3a:	2303      	movs	r3, #3
 8001b3c:	e045      	b.n	8001bca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001b3e:	4b06      	ldr	r3, [pc, #24]	; (8001b58 <HAL_RCC_OscConfig+0x470>)
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d1f0      	bne.n	8001b2c <HAL_RCC_OscConfig+0x444>
 8001b4a:	e03d      	b.n	8001bc8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	699b      	ldr	r3, [r3, #24]
 8001b50:	2b01      	cmp	r3, #1
 8001b52:	d107      	bne.n	8001b64 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001b54:	2301      	movs	r3, #1
 8001b56:	e038      	b.n	8001bca <HAL_RCC_OscConfig+0x4e2>
 8001b58:	40023800 	.word	0x40023800
 8001b5c:	40007000 	.word	0x40007000
 8001b60:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001b64:	4b1b      	ldr	r3, [pc, #108]	; (8001bd4 <HAL_RCC_OscConfig+0x4ec>)
 8001b66:	685b      	ldr	r3, [r3, #4]
 8001b68:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	699b      	ldr	r3, [r3, #24]
 8001b6e:	2b01      	cmp	r3, #1
 8001b70:	d028      	beq.n	8001bc4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b72:	68fb      	ldr	r3, [r7, #12]
 8001b74:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001b7c:	429a      	cmp	r2, r3
 8001b7e:	d121      	bne.n	8001bc4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b8a:	429a      	cmp	r2, r3
 8001b8c:	d11a      	bne.n	8001bc4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001b8e:	68fa      	ldr	r2, [r7, #12]
 8001b90:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001b94:	4013      	ands	r3, r2
 8001b96:	687a      	ldr	r2, [r7, #4]
 8001b98:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001b9a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001b9c:	4293      	cmp	r3, r2
 8001b9e:	d111      	bne.n	8001bc4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001baa:	085b      	lsrs	r3, r3, #1
 8001bac:	3b01      	subs	r3, #1
 8001bae:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001bb0:	429a      	cmp	r2, r3
 8001bb2:	d107      	bne.n	8001bc4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001bbe:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001bc0:	429a      	cmp	r2, r3
 8001bc2:	d001      	beq.n	8001bc8 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8001bc4:	2301      	movs	r3, #1
 8001bc6:	e000      	b.n	8001bca <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001bc8:	2300      	movs	r3, #0
}
 8001bca:	4618      	mov	r0, r3
 8001bcc:	3718      	adds	r7, #24
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	bd80      	pop	{r7, pc}
 8001bd2:	bf00      	nop
 8001bd4:	40023800 	.word	0x40023800

08001bd8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	b084      	sub	sp, #16
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	6078      	str	r0, [r7, #4]
 8001be0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d101      	bne.n	8001bec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001be8:	2301      	movs	r3, #1
 8001bea:	e0cc      	b.n	8001d86 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001bec:	4b68      	ldr	r3, [pc, #416]	; (8001d90 <HAL_RCC_ClockConfig+0x1b8>)
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	f003 030f 	and.w	r3, r3, #15
 8001bf4:	683a      	ldr	r2, [r7, #0]
 8001bf6:	429a      	cmp	r2, r3
 8001bf8:	d90c      	bls.n	8001c14 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001bfa:	4b65      	ldr	r3, [pc, #404]	; (8001d90 <HAL_RCC_ClockConfig+0x1b8>)
 8001bfc:	683a      	ldr	r2, [r7, #0]
 8001bfe:	b2d2      	uxtb	r2, r2
 8001c00:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c02:	4b63      	ldr	r3, [pc, #396]	; (8001d90 <HAL_RCC_ClockConfig+0x1b8>)
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	f003 030f 	and.w	r3, r3, #15
 8001c0a:	683a      	ldr	r2, [r7, #0]
 8001c0c:	429a      	cmp	r2, r3
 8001c0e:	d001      	beq.n	8001c14 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001c10:	2301      	movs	r3, #1
 8001c12:	e0b8      	b.n	8001d86 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	f003 0302 	and.w	r3, r3, #2
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d020      	beq.n	8001c62 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	f003 0304 	and.w	r3, r3, #4
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d005      	beq.n	8001c38 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001c2c:	4b59      	ldr	r3, [pc, #356]	; (8001d94 <HAL_RCC_ClockConfig+0x1bc>)
 8001c2e:	689b      	ldr	r3, [r3, #8]
 8001c30:	4a58      	ldr	r2, [pc, #352]	; (8001d94 <HAL_RCC_ClockConfig+0x1bc>)
 8001c32:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001c36:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	f003 0308 	and.w	r3, r3, #8
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d005      	beq.n	8001c50 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001c44:	4b53      	ldr	r3, [pc, #332]	; (8001d94 <HAL_RCC_ClockConfig+0x1bc>)
 8001c46:	689b      	ldr	r3, [r3, #8]
 8001c48:	4a52      	ldr	r2, [pc, #328]	; (8001d94 <HAL_RCC_ClockConfig+0x1bc>)
 8001c4a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001c4e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001c50:	4b50      	ldr	r3, [pc, #320]	; (8001d94 <HAL_RCC_ClockConfig+0x1bc>)
 8001c52:	689b      	ldr	r3, [r3, #8]
 8001c54:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	689b      	ldr	r3, [r3, #8]
 8001c5c:	494d      	ldr	r1, [pc, #308]	; (8001d94 <HAL_RCC_ClockConfig+0x1bc>)
 8001c5e:	4313      	orrs	r3, r2
 8001c60:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	f003 0301 	and.w	r3, r3, #1
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d044      	beq.n	8001cf8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	685b      	ldr	r3, [r3, #4]
 8001c72:	2b01      	cmp	r3, #1
 8001c74:	d107      	bne.n	8001c86 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c76:	4b47      	ldr	r3, [pc, #284]	; (8001d94 <HAL_RCC_ClockConfig+0x1bc>)
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d119      	bne.n	8001cb6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c82:	2301      	movs	r3, #1
 8001c84:	e07f      	b.n	8001d86 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	685b      	ldr	r3, [r3, #4]
 8001c8a:	2b02      	cmp	r3, #2
 8001c8c:	d003      	beq.n	8001c96 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001c92:	2b03      	cmp	r3, #3
 8001c94:	d107      	bne.n	8001ca6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c96:	4b3f      	ldr	r3, [pc, #252]	; (8001d94 <HAL_RCC_ClockConfig+0x1bc>)
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d109      	bne.n	8001cb6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ca2:	2301      	movs	r3, #1
 8001ca4:	e06f      	b.n	8001d86 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ca6:	4b3b      	ldr	r3, [pc, #236]	; (8001d94 <HAL_RCC_ClockConfig+0x1bc>)
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	f003 0302 	and.w	r3, r3, #2
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d101      	bne.n	8001cb6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001cb2:	2301      	movs	r3, #1
 8001cb4:	e067      	b.n	8001d86 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001cb6:	4b37      	ldr	r3, [pc, #220]	; (8001d94 <HAL_RCC_ClockConfig+0x1bc>)
 8001cb8:	689b      	ldr	r3, [r3, #8]
 8001cba:	f023 0203 	bic.w	r2, r3, #3
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	685b      	ldr	r3, [r3, #4]
 8001cc2:	4934      	ldr	r1, [pc, #208]	; (8001d94 <HAL_RCC_ClockConfig+0x1bc>)
 8001cc4:	4313      	orrs	r3, r2
 8001cc6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001cc8:	f7ff f9e2 	bl	8001090 <HAL_GetTick>
 8001ccc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001cce:	e00a      	b.n	8001ce6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001cd0:	f7ff f9de 	bl	8001090 <HAL_GetTick>
 8001cd4:	4602      	mov	r2, r0
 8001cd6:	68fb      	ldr	r3, [r7, #12]
 8001cd8:	1ad3      	subs	r3, r2, r3
 8001cda:	f241 3288 	movw	r2, #5000	; 0x1388
 8001cde:	4293      	cmp	r3, r2
 8001ce0:	d901      	bls.n	8001ce6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001ce2:	2303      	movs	r3, #3
 8001ce4:	e04f      	b.n	8001d86 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ce6:	4b2b      	ldr	r3, [pc, #172]	; (8001d94 <HAL_RCC_ClockConfig+0x1bc>)
 8001ce8:	689b      	ldr	r3, [r3, #8]
 8001cea:	f003 020c 	and.w	r2, r3, #12
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	685b      	ldr	r3, [r3, #4]
 8001cf2:	009b      	lsls	r3, r3, #2
 8001cf4:	429a      	cmp	r2, r3
 8001cf6:	d1eb      	bne.n	8001cd0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001cf8:	4b25      	ldr	r3, [pc, #148]	; (8001d90 <HAL_RCC_ClockConfig+0x1b8>)
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	f003 030f 	and.w	r3, r3, #15
 8001d00:	683a      	ldr	r2, [r7, #0]
 8001d02:	429a      	cmp	r2, r3
 8001d04:	d20c      	bcs.n	8001d20 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d06:	4b22      	ldr	r3, [pc, #136]	; (8001d90 <HAL_RCC_ClockConfig+0x1b8>)
 8001d08:	683a      	ldr	r2, [r7, #0]
 8001d0a:	b2d2      	uxtb	r2, r2
 8001d0c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d0e:	4b20      	ldr	r3, [pc, #128]	; (8001d90 <HAL_RCC_ClockConfig+0x1b8>)
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	f003 030f 	and.w	r3, r3, #15
 8001d16:	683a      	ldr	r2, [r7, #0]
 8001d18:	429a      	cmp	r2, r3
 8001d1a:	d001      	beq.n	8001d20 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001d1c:	2301      	movs	r3, #1
 8001d1e:	e032      	b.n	8001d86 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	f003 0304 	and.w	r3, r3, #4
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d008      	beq.n	8001d3e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001d2c:	4b19      	ldr	r3, [pc, #100]	; (8001d94 <HAL_RCC_ClockConfig+0x1bc>)
 8001d2e:	689b      	ldr	r3, [r3, #8]
 8001d30:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	68db      	ldr	r3, [r3, #12]
 8001d38:	4916      	ldr	r1, [pc, #88]	; (8001d94 <HAL_RCC_ClockConfig+0x1bc>)
 8001d3a:	4313      	orrs	r3, r2
 8001d3c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	f003 0308 	and.w	r3, r3, #8
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d009      	beq.n	8001d5e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001d4a:	4b12      	ldr	r3, [pc, #72]	; (8001d94 <HAL_RCC_ClockConfig+0x1bc>)
 8001d4c:	689b      	ldr	r3, [r3, #8]
 8001d4e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	691b      	ldr	r3, [r3, #16]
 8001d56:	00db      	lsls	r3, r3, #3
 8001d58:	490e      	ldr	r1, [pc, #56]	; (8001d94 <HAL_RCC_ClockConfig+0x1bc>)
 8001d5a:	4313      	orrs	r3, r2
 8001d5c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001d5e:	f000 f821 	bl	8001da4 <HAL_RCC_GetSysClockFreq>
 8001d62:	4602      	mov	r2, r0
 8001d64:	4b0b      	ldr	r3, [pc, #44]	; (8001d94 <HAL_RCC_ClockConfig+0x1bc>)
 8001d66:	689b      	ldr	r3, [r3, #8]
 8001d68:	091b      	lsrs	r3, r3, #4
 8001d6a:	f003 030f 	and.w	r3, r3, #15
 8001d6e:	490a      	ldr	r1, [pc, #40]	; (8001d98 <HAL_RCC_ClockConfig+0x1c0>)
 8001d70:	5ccb      	ldrb	r3, [r1, r3]
 8001d72:	fa22 f303 	lsr.w	r3, r2, r3
 8001d76:	4a09      	ldr	r2, [pc, #36]	; (8001d9c <HAL_RCC_ClockConfig+0x1c4>)
 8001d78:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001d7a:	4b09      	ldr	r3, [pc, #36]	; (8001da0 <HAL_RCC_ClockConfig+0x1c8>)
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	4618      	mov	r0, r3
 8001d80:	f7ff f942 	bl	8001008 <HAL_InitTick>

  return HAL_OK;
 8001d84:	2300      	movs	r3, #0
}
 8001d86:	4618      	mov	r0, r3
 8001d88:	3710      	adds	r7, #16
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	bd80      	pop	{r7, pc}
 8001d8e:	bf00      	nop
 8001d90:	40023c00 	.word	0x40023c00
 8001d94:	40023800 	.word	0x40023800
 8001d98:	08005c9c 	.word	0x08005c9c
 8001d9c:	20000000 	.word	0x20000000
 8001da0:	20000004 	.word	0x20000004

08001da4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001da4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001da8:	b094      	sub	sp, #80	; 0x50
 8001daa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001dac:	2300      	movs	r3, #0
 8001dae:	647b      	str	r3, [r7, #68]	; 0x44
 8001db0:	2300      	movs	r3, #0
 8001db2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001db4:	2300      	movs	r3, #0
 8001db6:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8001db8:	2300      	movs	r3, #0
 8001dba:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001dbc:	4b79      	ldr	r3, [pc, #484]	; (8001fa4 <HAL_RCC_GetSysClockFreq+0x200>)
 8001dbe:	689b      	ldr	r3, [r3, #8]
 8001dc0:	f003 030c 	and.w	r3, r3, #12
 8001dc4:	2b08      	cmp	r3, #8
 8001dc6:	d00d      	beq.n	8001de4 <HAL_RCC_GetSysClockFreq+0x40>
 8001dc8:	2b08      	cmp	r3, #8
 8001dca:	f200 80e1 	bhi.w	8001f90 <HAL_RCC_GetSysClockFreq+0x1ec>
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d002      	beq.n	8001dd8 <HAL_RCC_GetSysClockFreq+0x34>
 8001dd2:	2b04      	cmp	r3, #4
 8001dd4:	d003      	beq.n	8001dde <HAL_RCC_GetSysClockFreq+0x3a>
 8001dd6:	e0db      	b.n	8001f90 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001dd8:	4b73      	ldr	r3, [pc, #460]	; (8001fa8 <HAL_RCC_GetSysClockFreq+0x204>)
 8001dda:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8001ddc:	e0db      	b.n	8001f96 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001dde:	4b73      	ldr	r3, [pc, #460]	; (8001fac <HAL_RCC_GetSysClockFreq+0x208>)
 8001de0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001de2:	e0d8      	b.n	8001f96 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001de4:	4b6f      	ldr	r3, [pc, #444]	; (8001fa4 <HAL_RCC_GetSysClockFreq+0x200>)
 8001de6:	685b      	ldr	r3, [r3, #4]
 8001de8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001dec:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001dee:	4b6d      	ldr	r3, [pc, #436]	; (8001fa4 <HAL_RCC_GetSysClockFreq+0x200>)
 8001df0:	685b      	ldr	r3, [r3, #4]
 8001df2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d063      	beq.n	8001ec2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001dfa:	4b6a      	ldr	r3, [pc, #424]	; (8001fa4 <HAL_RCC_GetSysClockFreq+0x200>)
 8001dfc:	685b      	ldr	r3, [r3, #4]
 8001dfe:	099b      	lsrs	r3, r3, #6
 8001e00:	2200      	movs	r2, #0
 8001e02:	63bb      	str	r3, [r7, #56]	; 0x38
 8001e04:	63fa      	str	r2, [r7, #60]	; 0x3c
 8001e06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001e08:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001e0c:	633b      	str	r3, [r7, #48]	; 0x30
 8001e0e:	2300      	movs	r3, #0
 8001e10:	637b      	str	r3, [r7, #52]	; 0x34
 8001e12:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8001e16:	4622      	mov	r2, r4
 8001e18:	462b      	mov	r3, r5
 8001e1a:	f04f 0000 	mov.w	r0, #0
 8001e1e:	f04f 0100 	mov.w	r1, #0
 8001e22:	0159      	lsls	r1, r3, #5
 8001e24:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001e28:	0150      	lsls	r0, r2, #5
 8001e2a:	4602      	mov	r2, r0
 8001e2c:	460b      	mov	r3, r1
 8001e2e:	4621      	mov	r1, r4
 8001e30:	1a51      	subs	r1, r2, r1
 8001e32:	6139      	str	r1, [r7, #16]
 8001e34:	4629      	mov	r1, r5
 8001e36:	eb63 0301 	sbc.w	r3, r3, r1
 8001e3a:	617b      	str	r3, [r7, #20]
 8001e3c:	f04f 0200 	mov.w	r2, #0
 8001e40:	f04f 0300 	mov.w	r3, #0
 8001e44:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001e48:	4659      	mov	r1, fp
 8001e4a:	018b      	lsls	r3, r1, #6
 8001e4c:	4651      	mov	r1, sl
 8001e4e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001e52:	4651      	mov	r1, sl
 8001e54:	018a      	lsls	r2, r1, #6
 8001e56:	4651      	mov	r1, sl
 8001e58:	ebb2 0801 	subs.w	r8, r2, r1
 8001e5c:	4659      	mov	r1, fp
 8001e5e:	eb63 0901 	sbc.w	r9, r3, r1
 8001e62:	f04f 0200 	mov.w	r2, #0
 8001e66:	f04f 0300 	mov.w	r3, #0
 8001e6a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001e6e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001e72:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001e76:	4690      	mov	r8, r2
 8001e78:	4699      	mov	r9, r3
 8001e7a:	4623      	mov	r3, r4
 8001e7c:	eb18 0303 	adds.w	r3, r8, r3
 8001e80:	60bb      	str	r3, [r7, #8]
 8001e82:	462b      	mov	r3, r5
 8001e84:	eb49 0303 	adc.w	r3, r9, r3
 8001e88:	60fb      	str	r3, [r7, #12]
 8001e8a:	f04f 0200 	mov.w	r2, #0
 8001e8e:	f04f 0300 	mov.w	r3, #0
 8001e92:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001e96:	4629      	mov	r1, r5
 8001e98:	024b      	lsls	r3, r1, #9
 8001e9a:	4621      	mov	r1, r4
 8001e9c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001ea0:	4621      	mov	r1, r4
 8001ea2:	024a      	lsls	r2, r1, #9
 8001ea4:	4610      	mov	r0, r2
 8001ea6:	4619      	mov	r1, r3
 8001ea8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001eaa:	2200      	movs	r2, #0
 8001eac:	62bb      	str	r3, [r7, #40]	; 0x28
 8001eae:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001eb0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001eb4:	f7fe f9ec 	bl	8000290 <__aeabi_uldivmod>
 8001eb8:	4602      	mov	r2, r0
 8001eba:	460b      	mov	r3, r1
 8001ebc:	4613      	mov	r3, r2
 8001ebe:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001ec0:	e058      	b.n	8001f74 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001ec2:	4b38      	ldr	r3, [pc, #224]	; (8001fa4 <HAL_RCC_GetSysClockFreq+0x200>)
 8001ec4:	685b      	ldr	r3, [r3, #4]
 8001ec6:	099b      	lsrs	r3, r3, #6
 8001ec8:	2200      	movs	r2, #0
 8001eca:	4618      	mov	r0, r3
 8001ecc:	4611      	mov	r1, r2
 8001ece:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001ed2:	623b      	str	r3, [r7, #32]
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	627b      	str	r3, [r7, #36]	; 0x24
 8001ed8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001edc:	4642      	mov	r2, r8
 8001ede:	464b      	mov	r3, r9
 8001ee0:	f04f 0000 	mov.w	r0, #0
 8001ee4:	f04f 0100 	mov.w	r1, #0
 8001ee8:	0159      	lsls	r1, r3, #5
 8001eea:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001eee:	0150      	lsls	r0, r2, #5
 8001ef0:	4602      	mov	r2, r0
 8001ef2:	460b      	mov	r3, r1
 8001ef4:	4641      	mov	r1, r8
 8001ef6:	ebb2 0a01 	subs.w	sl, r2, r1
 8001efa:	4649      	mov	r1, r9
 8001efc:	eb63 0b01 	sbc.w	fp, r3, r1
 8001f00:	f04f 0200 	mov.w	r2, #0
 8001f04:	f04f 0300 	mov.w	r3, #0
 8001f08:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001f0c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001f10:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001f14:	ebb2 040a 	subs.w	r4, r2, sl
 8001f18:	eb63 050b 	sbc.w	r5, r3, fp
 8001f1c:	f04f 0200 	mov.w	r2, #0
 8001f20:	f04f 0300 	mov.w	r3, #0
 8001f24:	00eb      	lsls	r3, r5, #3
 8001f26:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001f2a:	00e2      	lsls	r2, r4, #3
 8001f2c:	4614      	mov	r4, r2
 8001f2e:	461d      	mov	r5, r3
 8001f30:	4643      	mov	r3, r8
 8001f32:	18e3      	adds	r3, r4, r3
 8001f34:	603b      	str	r3, [r7, #0]
 8001f36:	464b      	mov	r3, r9
 8001f38:	eb45 0303 	adc.w	r3, r5, r3
 8001f3c:	607b      	str	r3, [r7, #4]
 8001f3e:	f04f 0200 	mov.w	r2, #0
 8001f42:	f04f 0300 	mov.w	r3, #0
 8001f46:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001f4a:	4629      	mov	r1, r5
 8001f4c:	028b      	lsls	r3, r1, #10
 8001f4e:	4621      	mov	r1, r4
 8001f50:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001f54:	4621      	mov	r1, r4
 8001f56:	028a      	lsls	r2, r1, #10
 8001f58:	4610      	mov	r0, r2
 8001f5a:	4619      	mov	r1, r3
 8001f5c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001f5e:	2200      	movs	r2, #0
 8001f60:	61bb      	str	r3, [r7, #24]
 8001f62:	61fa      	str	r2, [r7, #28]
 8001f64:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001f68:	f7fe f992 	bl	8000290 <__aeabi_uldivmod>
 8001f6c:	4602      	mov	r2, r0
 8001f6e:	460b      	mov	r3, r1
 8001f70:	4613      	mov	r3, r2
 8001f72:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001f74:	4b0b      	ldr	r3, [pc, #44]	; (8001fa4 <HAL_RCC_GetSysClockFreq+0x200>)
 8001f76:	685b      	ldr	r3, [r3, #4]
 8001f78:	0c1b      	lsrs	r3, r3, #16
 8001f7a:	f003 0303 	and.w	r3, r3, #3
 8001f7e:	3301      	adds	r3, #1
 8001f80:	005b      	lsls	r3, r3, #1
 8001f82:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8001f84:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001f86:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001f88:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f8c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001f8e:	e002      	b.n	8001f96 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001f90:	4b05      	ldr	r3, [pc, #20]	; (8001fa8 <HAL_RCC_GetSysClockFreq+0x204>)
 8001f92:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001f94:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001f96:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8001f98:	4618      	mov	r0, r3
 8001f9a:	3750      	adds	r7, #80	; 0x50
 8001f9c:	46bd      	mov	sp, r7
 8001f9e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001fa2:	bf00      	nop
 8001fa4:	40023800 	.word	0x40023800
 8001fa8:	00f42400 	.word	0x00f42400
 8001fac:	007a1200 	.word	0x007a1200

08001fb0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001fb0:	b480      	push	{r7}
 8001fb2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001fb4:	4b03      	ldr	r3, [pc, #12]	; (8001fc4 <HAL_RCC_GetHCLKFreq+0x14>)
 8001fb6:	681b      	ldr	r3, [r3, #0]
}
 8001fb8:	4618      	mov	r0, r3
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc0:	4770      	bx	lr
 8001fc2:	bf00      	nop
 8001fc4:	20000000 	.word	0x20000000

08001fc8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001fcc:	f7ff fff0 	bl	8001fb0 <HAL_RCC_GetHCLKFreq>
 8001fd0:	4602      	mov	r2, r0
 8001fd2:	4b05      	ldr	r3, [pc, #20]	; (8001fe8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001fd4:	689b      	ldr	r3, [r3, #8]
 8001fd6:	0a9b      	lsrs	r3, r3, #10
 8001fd8:	f003 0307 	and.w	r3, r3, #7
 8001fdc:	4903      	ldr	r1, [pc, #12]	; (8001fec <HAL_RCC_GetPCLK1Freq+0x24>)
 8001fde:	5ccb      	ldrb	r3, [r1, r3]
 8001fe0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	bd80      	pop	{r7, pc}
 8001fe8:	40023800 	.word	0x40023800
 8001fec:	08005cac 	.word	0x08005cac

08001ff0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001ff4:	f7ff ffdc 	bl	8001fb0 <HAL_RCC_GetHCLKFreq>
 8001ff8:	4602      	mov	r2, r0
 8001ffa:	4b05      	ldr	r3, [pc, #20]	; (8002010 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001ffc:	689b      	ldr	r3, [r3, #8]
 8001ffe:	0b5b      	lsrs	r3, r3, #13
 8002000:	f003 0307 	and.w	r3, r3, #7
 8002004:	4903      	ldr	r1, [pc, #12]	; (8002014 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002006:	5ccb      	ldrb	r3, [r1, r3]
 8002008:	fa22 f303 	lsr.w	r3, r2, r3
}
 800200c:	4618      	mov	r0, r3
 800200e:	bd80      	pop	{r7, pc}
 8002010:	40023800 	.word	0x40023800
 8002014:	08005cac 	.word	0x08005cac

08002018 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002018:	b580      	push	{r7, lr}
 800201a:	b082      	sub	sp, #8
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	2b00      	cmp	r3, #0
 8002024:	d101      	bne.n	800202a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002026:	2301      	movs	r3, #1
 8002028:	e07b      	b.n	8002122 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800202e:	2b00      	cmp	r3, #0
 8002030:	d108      	bne.n	8002044 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	685b      	ldr	r3, [r3, #4]
 8002036:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800203a:	d009      	beq.n	8002050 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	2200      	movs	r2, #0
 8002040:	61da      	str	r2, [r3, #28]
 8002042:	e005      	b.n	8002050 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	2200      	movs	r2, #0
 8002048:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	2200      	movs	r2, #0
 800204e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	2200      	movs	r2, #0
 8002054:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800205c:	b2db      	uxtb	r3, r3
 800205e:	2b00      	cmp	r3, #0
 8002060:	d106      	bne.n	8002070 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	2200      	movs	r2, #0
 8002066:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800206a:	6878      	ldr	r0, [r7, #4]
 800206c:	f7fe fd58 	bl	8000b20 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	2202      	movs	r2, #2
 8002074:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	681a      	ldr	r2, [r3, #0]
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002086:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	685b      	ldr	r3, [r3, #4]
 800208c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	689b      	ldr	r3, [r3, #8]
 8002094:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8002098:	431a      	orrs	r2, r3
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	68db      	ldr	r3, [r3, #12]
 800209e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80020a2:	431a      	orrs	r2, r3
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	691b      	ldr	r3, [r3, #16]
 80020a8:	f003 0302 	and.w	r3, r3, #2
 80020ac:	431a      	orrs	r2, r3
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	695b      	ldr	r3, [r3, #20]
 80020b2:	f003 0301 	and.w	r3, r3, #1
 80020b6:	431a      	orrs	r2, r3
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	699b      	ldr	r3, [r3, #24]
 80020bc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80020c0:	431a      	orrs	r2, r3
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	69db      	ldr	r3, [r3, #28]
 80020c6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80020ca:	431a      	orrs	r2, r3
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	6a1b      	ldr	r3, [r3, #32]
 80020d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80020d4:	ea42 0103 	orr.w	r1, r2, r3
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020dc:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	430a      	orrs	r2, r1
 80020e6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	699b      	ldr	r3, [r3, #24]
 80020ec:	0c1b      	lsrs	r3, r3, #16
 80020ee:	f003 0104 	and.w	r1, r3, #4
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020f6:	f003 0210 	and.w	r2, r3, #16
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	430a      	orrs	r2, r1
 8002100:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	69da      	ldr	r2, [r3, #28]
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002110:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	2200      	movs	r2, #0
 8002116:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	2201      	movs	r2, #1
 800211c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8002120:	2300      	movs	r3, #0
}
 8002122:	4618      	mov	r0, r3
 8002124:	3708      	adds	r7, #8
 8002126:	46bd      	mov	sp, r7
 8002128:	bd80      	pop	{r7, pc}

0800212a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800212a:	b580      	push	{r7, lr}
 800212c:	b088      	sub	sp, #32
 800212e:	af00      	add	r7, sp, #0
 8002130:	60f8      	str	r0, [r7, #12]
 8002132:	60b9      	str	r1, [r7, #8]
 8002134:	603b      	str	r3, [r7, #0]
 8002136:	4613      	mov	r3, r2
 8002138:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800213a:	2300      	movs	r3, #0
 800213c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002144:	2b01      	cmp	r3, #1
 8002146:	d101      	bne.n	800214c <HAL_SPI_Transmit+0x22>
 8002148:	2302      	movs	r3, #2
 800214a:	e126      	b.n	800239a <HAL_SPI_Transmit+0x270>
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	2201      	movs	r2, #1
 8002150:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002154:	f7fe ff9c 	bl	8001090 <HAL_GetTick>
 8002158:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800215a:	88fb      	ldrh	r3, [r7, #6]
 800215c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002164:	b2db      	uxtb	r3, r3
 8002166:	2b01      	cmp	r3, #1
 8002168:	d002      	beq.n	8002170 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800216a:	2302      	movs	r3, #2
 800216c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800216e:	e10b      	b.n	8002388 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8002170:	68bb      	ldr	r3, [r7, #8]
 8002172:	2b00      	cmp	r3, #0
 8002174:	d002      	beq.n	800217c <HAL_SPI_Transmit+0x52>
 8002176:	88fb      	ldrh	r3, [r7, #6]
 8002178:	2b00      	cmp	r3, #0
 800217a:	d102      	bne.n	8002182 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800217c:	2301      	movs	r3, #1
 800217e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002180:	e102      	b.n	8002388 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	2203      	movs	r2, #3
 8002186:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	2200      	movs	r2, #0
 800218e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	68ba      	ldr	r2, [r7, #8]
 8002194:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	88fa      	ldrh	r2, [r7, #6]
 800219a:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	88fa      	ldrh	r2, [r7, #6]
 80021a0:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	2200      	movs	r2, #0
 80021a6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	2200      	movs	r2, #0
 80021ac:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	2200      	movs	r2, #0
 80021b2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	2200      	movs	r2, #0
 80021b8:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	2200      	movs	r2, #0
 80021be:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	689b      	ldr	r3, [r3, #8]
 80021c4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80021c8:	d10f      	bne.n	80021ea <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	681a      	ldr	r2, [r3, #0]
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80021d8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	681a      	ldr	r2, [r3, #0]
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80021e8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80021f4:	2b40      	cmp	r3, #64	; 0x40
 80021f6:	d007      	beq.n	8002208 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	681a      	ldr	r2, [r3, #0]
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002206:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	68db      	ldr	r3, [r3, #12]
 800220c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002210:	d14b      	bne.n	80022aa <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	685b      	ldr	r3, [r3, #4]
 8002216:	2b00      	cmp	r3, #0
 8002218:	d002      	beq.n	8002220 <HAL_SPI_Transmit+0xf6>
 800221a:	8afb      	ldrh	r3, [r7, #22]
 800221c:	2b01      	cmp	r3, #1
 800221e:	d13e      	bne.n	800229e <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002224:	881a      	ldrh	r2, [r3, #0]
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002230:	1c9a      	adds	r2, r3, #2
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800223a:	b29b      	uxth	r3, r3
 800223c:	3b01      	subs	r3, #1
 800223e:	b29a      	uxth	r2, r3
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002244:	e02b      	b.n	800229e <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	689b      	ldr	r3, [r3, #8]
 800224c:	f003 0302 	and.w	r3, r3, #2
 8002250:	2b02      	cmp	r3, #2
 8002252:	d112      	bne.n	800227a <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002258:	881a      	ldrh	r2, [r3, #0]
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002264:	1c9a      	adds	r2, r3, #2
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800226e:	b29b      	uxth	r3, r3
 8002270:	3b01      	subs	r3, #1
 8002272:	b29a      	uxth	r2, r3
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	86da      	strh	r2, [r3, #54]	; 0x36
 8002278:	e011      	b.n	800229e <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800227a:	f7fe ff09 	bl	8001090 <HAL_GetTick>
 800227e:	4602      	mov	r2, r0
 8002280:	69bb      	ldr	r3, [r7, #24]
 8002282:	1ad3      	subs	r3, r2, r3
 8002284:	683a      	ldr	r2, [r7, #0]
 8002286:	429a      	cmp	r2, r3
 8002288:	d803      	bhi.n	8002292 <HAL_SPI_Transmit+0x168>
 800228a:	683b      	ldr	r3, [r7, #0]
 800228c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002290:	d102      	bne.n	8002298 <HAL_SPI_Transmit+0x16e>
 8002292:	683b      	ldr	r3, [r7, #0]
 8002294:	2b00      	cmp	r3, #0
 8002296:	d102      	bne.n	800229e <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8002298:	2303      	movs	r3, #3
 800229a:	77fb      	strb	r3, [r7, #31]
          goto error;
 800229c:	e074      	b.n	8002388 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80022a2:	b29b      	uxth	r3, r3
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d1ce      	bne.n	8002246 <HAL_SPI_Transmit+0x11c>
 80022a8:	e04c      	b.n	8002344 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	685b      	ldr	r3, [r3, #4]
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d002      	beq.n	80022b8 <HAL_SPI_Transmit+0x18e>
 80022b2:	8afb      	ldrh	r3, [r7, #22]
 80022b4:	2b01      	cmp	r3, #1
 80022b6:	d140      	bne.n	800233a <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	330c      	adds	r3, #12
 80022c2:	7812      	ldrb	r2, [r2, #0]
 80022c4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022ca:	1c5a      	adds	r2, r3, #1
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80022d4:	b29b      	uxth	r3, r3
 80022d6:	3b01      	subs	r3, #1
 80022d8:	b29a      	uxth	r2, r3
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80022de:	e02c      	b.n	800233a <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	689b      	ldr	r3, [r3, #8]
 80022e6:	f003 0302 	and.w	r3, r3, #2
 80022ea:	2b02      	cmp	r3, #2
 80022ec:	d113      	bne.n	8002316 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	330c      	adds	r3, #12
 80022f8:	7812      	ldrb	r2, [r2, #0]
 80022fa:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002300:	1c5a      	adds	r2, r3, #1
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800230a:	b29b      	uxth	r3, r3
 800230c:	3b01      	subs	r3, #1
 800230e:	b29a      	uxth	r2, r3
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	86da      	strh	r2, [r3, #54]	; 0x36
 8002314:	e011      	b.n	800233a <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002316:	f7fe febb 	bl	8001090 <HAL_GetTick>
 800231a:	4602      	mov	r2, r0
 800231c:	69bb      	ldr	r3, [r7, #24]
 800231e:	1ad3      	subs	r3, r2, r3
 8002320:	683a      	ldr	r2, [r7, #0]
 8002322:	429a      	cmp	r2, r3
 8002324:	d803      	bhi.n	800232e <HAL_SPI_Transmit+0x204>
 8002326:	683b      	ldr	r3, [r7, #0]
 8002328:	f1b3 3fff 	cmp.w	r3, #4294967295
 800232c:	d102      	bne.n	8002334 <HAL_SPI_Transmit+0x20a>
 800232e:	683b      	ldr	r3, [r7, #0]
 8002330:	2b00      	cmp	r3, #0
 8002332:	d102      	bne.n	800233a <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8002334:	2303      	movs	r3, #3
 8002336:	77fb      	strb	r3, [r7, #31]
          goto error;
 8002338:	e026      	b.n	8002388 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800233e:	b29b      	uxth	r3, r3
 8002340:	2b00      	cmp	r3, #0
 8002342:	d1cd      	bne.n	80022e0 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002344:	69ba      	ldr	r2, [r7, #24]
 8002346:	6839      	ldr	r1, [r7, #0]
 8002348:	68f8      	ldr	r0, [r7, #12]
 800234a:	f000 fbcb 	bl	8002ae4 <SPI_EndRxTxTransaction>
 800234e:	4603      	mov	r3, r0
 8002350:	2b00      	cmp	r3, #0
 8002352:	d002      	beq.n	800235a <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	2220      	movs	r2, #32
 8002358:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	689b      	ldr	r3, [r3, #8]
 800235e:	2b00      	cmp	r3, #0
 8002360:	d10a      	bne.n	8002378 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002362:	2300      	movs	r3, #0
 8002364:	613b      	str	r3, [r7, #16]
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	68db      	ldr	r3, [r3, #12]
 800236c:	613b      	str	r3, [r7, #16]
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	689b      	ldr	r3, [r3, #8]
 8002374:	613b      	str	r3, [r7, #16]
 8002376:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800237c:	2b00      	cmp	r3, #0
 800237e:	d002      	beq.n	8002386 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8002380:	2301      	movs	r3, #1
 8002382:	77fb      	strb	r3, [r7, #31]
 8002384:	e000      	b.n	8002388 <HAL_SPI_Transmit+0x25e>
  }

error:
 8002386:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	2201      	movs	r2, #1
 800238c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	2200      	movs	r2, #0
 8002394:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8002398:	7ffb      	ldrb	r3, [r7, #31]
}
 800239a:	4618      	mov	r0, r3
 800239c:	3720      	adds	r7, #32
 800239e:	46bd      	mov	sp, r7
 80023a0:	bd80      	pop	{r7, pc}

080023a2 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80023a2:	b580      	push	{r7, lr}
 80023a4:	b088      	sub	sp, #32
 80023a6:	af02      	add	r7, sp, #8
 80023a8:	60f8      	str	r0, [r7, #12]
 80023aa:	60b9      	str	r1, [r7, #8]
 80023ac:	603b      	str	r3, [r7, #0]
 80023ae:	4613      	mov	r3, r2
 80023b0:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80023b2:	2300      	movs	r3, #0
 80023b4:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	685b      	ldr	r3, [r3, #4]
 80023ba:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80023be:	d112      	bne.n	80023e6 <HAL_SPI_Receive+0x44>
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	689b      	ldr	r3, [r3, #8]
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d10e      	bne.n	80023e6 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	2204      	movs	r2, #4
 80023cc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80023d0:	88fa      	ldrh	r2, [r7, #6]
 80023d2:	683b      	ldr	r3, [r7, #0]
 80023d4:	9300      	str	r3, [sp, #0]
 80023d6:	4613      	mov	r3, r2
 80023d8:	68ba      	ldr	r2, [r7, #8]
 80023da:	68b9      	ldr	r1, [r7, #8]
 80023dc:	68f8      	ldr	r0, [r7, #12]
 80023de:	f000 f8f1 	bl	80025c4 <HAL_SPI_TransmitReceive>
 80023e2:	4603      	mov	r3, r0
 80023e4:	e0ea      	b.n	80025bc <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80023ec:	2b01      	cmp	r3, #1
 80023ee:	d101      	bne.n	80023f4 <HAL_SPI_Receive+0x52>
 80023f0:	2302      	movs	r3, #2
 80023f2:	e0e3      	b.n	80025bc <HAL_SPI_Receive+0x21a>
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	2201      	movs	r2, #1
 80023f8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80023fc:	f7fe fe48 	bl	8001090 <HAL_GetTick>
 8002400:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002408:	b2db      	uxtb	r3, r3
 800240a:	2b01      	cmp	r3, #1
 800240c:	d002      	beq.n	8002414 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800240e:	2302      	movs	r3, #2
 8002410:	75fb      	strb	r3, [r7, #23]
    goto error;
 8002412:	e0ca      	b.n	80025aa <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8002414:	68bb      	ldr	r3, [r7, #8]
 8002416:	2b00      	cmp	r3, #0
 8002418:	d002      	beq.n	8002420 <HAL_SPI_Receive+0x7e>
 800241a:	88fb      	ldrh	r3, [r7, #6]
 800241c:	2b00      	cmp	r3, #0
 800241e:	d102      	bne.n	8002426 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8002420:	2301      	movs	r3, #1
 8002422:	75fb      	strb	r3, [r7, #23]
    goto error;
 8002424:	e0c1      	b.n	80025aa <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	2204      	movs	r2, #4
 800242a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	2200      	movs	r2, #0
 8002432:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	68ba      	ldr	r2, [r7, #8]
 8002438:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	88fa      	ldrh	r2, [r7, #6]
 800243e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	88fa      	ldrh	r2, [r7, #6]
 8002444:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	2200      	movs	r2, #0
 800244a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	2200      	movs	r2, #0
 8002450:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	2200      	movs	r2, #0
 8002456:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	2200      	movs	r2, #0
 800245c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	2200      	movs	r2, #0
 8002462:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	689b      	ldr	r3, [r3, #8]
 8002468:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800246c:	d10f      	bne.n	800248e <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	681a      	ldr	r2, [r3, #0]
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800247c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	681a      	ldr	r2, [r3, #0]
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800248c:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002498:	2b40      	cmp	r3, #64	; 0x40
 800249a:	d007      	beq.n	80024ac <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	681a      	ldr	r2, [r3, #0]
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80024aa:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	68db      	ldr	r3, [r3, #12]
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d162      	bne.n	800257a <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80024b4:	e02e      	b.n	8002514 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	689b      	ldr	r3, [r3, #8]
 80024bc:	f003 0301 	and.w	r3, r3, #1
 80024c0:	2b01      	cmp	r3, #1
 80024c2:	d115      	bne.n	80024f0 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	f103 020c 	add.w	r2, r3, #12
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80024d0:	7812      	ldrb	r2, [r2, #0]
 80024d2:	b2d2      	uxtb	r2, r2
 80024d4:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80024da:	1c5a      	adds	r2, r3, #1
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80024e4:	b29b      	uxth	r3, r3
 80024e6:	3b01      	subs	r3, #1
 80024e8:	b29a      	uxth	r2, r3
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	87da      	strh	r2, [r3, #62]	; 0x3e
 80024ee:	e011      	b.n	8002514 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80024f0:	f7fe fdce 	bl	8001090 <HAL_GetTick>
 80024f4:	4602      	mov	r2, r0
 80024f6:	693b      	ldr	r3, [r7, #16]
 80024f8:	1ad3      	subs	r3, r2, r3
 80024fa:	683a      	ldr	r2, [r7, #0]
 80024fc:	429a      	cmp	r2, r3
 80024fe:	d803      	bhi.n	8002508 <HAL_SPI_Receive+0x166>
 8002500:	683b      	ldr	r3, [r7, #0]
 8002502:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002506:	d102      	bne.n	800250e <HAL_SPI_Receive+0x16c>
 8002508:	683b      	ldr	r3, [r7, #0]
 800250a:	2b00      	cmp	r3, #0
 800250c:	d102      	bne.n	8002514 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 800250e:	2303      	movs	r3, #3
 8002510:	75fb      	strb	r3, [r7, #23]
          goto error;
 8002512:	e04a      	b.n	80025aa <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002518:	b29b      	uxth	r3, r3
 800251a:	2b00      	cmp	r3, #0
 800251c:	d1cb      	bne.n	80024b6 <HAL_SPI_Receive+0x114>
 800251e:	e031      	b.n	8002584 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	689b      	ldr	r3, [r3, #8]
 8002526:	f003 0301 	and.w	r3, r3, #1
 800252a:	2b01      	cmp	r3, #1
 800252c:	d113      	bne.n	8002556 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	68da      	ldr	r2, [r3, #12]
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002538:	b292      	uxth	r2, r2
 800253a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002540:	1c9a      	adds	r2, r3, #2
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800254a:	b29b      	uxth	r3, r3
 800254c:	3b01      	subs	r3, #1
 800254e:	b29a      	uxth	r2, r3
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002554:	e011      	b.n	800257a <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002556:	f7fe fd9b 	bl	8001090 <HAL_GetTick>
 800255a:	4602      	mov	r2, r0
 800255c:	693b      	ldr	r3, [r7, #16]
 800255e:	1ad3      	subs	r3, r2, r3
 8002560:	683a      	ldr	r2, [r7, #0]
 8002562:	429a      	cmp	r2, r3
 8002564:	d803      	bhi.n	800256e <HAL_SPI_Receive+0x1cc>
 8002566:	683b      	ldr	r3, [r7, #0]
 8002568:	f1b3 3fff 	cmp.w	r3, #4294967295
 800256c:	d102      	bne.n	8002574 <HAL_SPI_Receive+0x1d2>
 800256e:	683b      	ldr	r3, [r7, #0]
 8002570:	2b00      	cmp	r3, #0
 8002572:	d102      	bne.n	800257a <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8002574:	2303      	movs	r3, #3
 8002576:	75fb      	strb	r3, [r7, #23]
          goto error;
 8002578:	e017      	b.n	80025aa <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800257e:	b29b      	uxth	r3, r3
 8002580:	2b00      	cmp	r3, #0
 8002582:	d1cd      	bne.n	8002520 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002584:	693a      	ldr	r2, [r7, #16]
 8002586:	6839      	ldr	r1, [r7, #0]
 8002588:	68f8      	ldr	r0, [r7, #12]
 800258a:	f000 fa45 	bl	8002a18 <SPI_EndRxTransaction>
 800258e:	4603      	mov	r3, r0
 8002590:	2b00      	cmp	r3, #0
 8002592:	d002      	beq.n	800259a <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	2220      	movs	r2, #32
 8002598:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d002      	beq.n	80025a8 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 80025a2:	2301      	movs	r3, #1
 80025a4:	75fb      	strb	r3, [r7, #23]
 80025a6:	e000      	b.n	80025aa <HAL_SPI_Receive+0x208>
  }

error :
 80025a8:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	2201      	movs	r2, #1
 80025ae:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	2200      	movs	r2, #0
 80025b6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80025ba:	7dfb      	ldrb	r3, [r7, #23]
}
 80025bc:	4618      	mov	r0, r3
 80025be:	3718      	adds	r7, #24
 80025c0:	46bd      	mov	sp, r7
 80025c2:	bd80      	pop	{r7, pc}

080025c4 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80025c4:	b580      	push	{r7, lr}
 80025c6:	b08c      	sub	sp, #48	; 0x30
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	60f8      	str	r0, [r7, #12]
 80025cc:	60b9      	str	r1, [r7, #8]
 80025ce:	607a      	str	r2, [r7, #4]
 80025d0:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80025d2:	2301      	movs	r3, #1
 80025d4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80025d6:	2300      	movs	r3, #0
 80025d8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80025e2:	2b01      	cmp	r3, #1
 80025e4:	d101      	bne.n	80025ea <HAL_SPI_TransmitReceive+0x26>
 80025e6:	2302      	movs	r3, #2
 80025e8:	e18a      	b.n	8002900 <HAL_SPI_TransmitReceive+0x33c>
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	2201      	movs	r2, #1
 80025ee:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80025f2:	f7fe fd4d 	bl	8001090 <HAL_GetTick>
 80025f6:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80025fe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	685b      	ldr	r3, [r3, #4]
 8002606:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8002608:	887b      	ldrh	r3, [r7, #2]
 800260a:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800260c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002610:	2b01      	cmp	r3, #1
 8002612:	d00f      	beq.n	8002634 <HAL_SPI_TransmitReceive+0x70>
 8002614:	69fb      	ldr	r3, [r7, #28]
 8002616:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800261a:	d107      	bne.n	800262c <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	689b      	ldr	r3, [r3, #8]
 8002620:	2b00      	cmp	r3, #0
 8002622:	d103      	bne.n	800262c <HAL_SPI_TransmitReceive+0x68>
 8002624:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002628:	2b04      	cmp	r3, #4
 800262a:	d003      	beq.n	8002634 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800262c:	2302      	movs	r3, #2
 800262e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8002632:	e15b      	b.n	80028ec <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002634:	68bb      	ldr	r3, [r7, #8]
 8002636:	2b00      	cmp	r3, #0
 8002638:	d005      	beq.n	8002646 <HAL_SPI_TransmitReceive+0x82>
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	2b00      	cmp	r3, #0
 800263e:	d002      	beq.n	8002646 <HAL_SPI_TransmitReceive+0x82>
 8002640:	887b      	ldrh	r3, [r7, #2]
 8002642:	2b00      	cmp	r3, #0
 8002644:	d103      	bne.n	800264e <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8002646:	2301      	movs	r3, #1
 8002648:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800264c:	e14e      	b.n	80028ec <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002654:	b2db      	uxtb	r3, r3
 8002656:	2b04      	cmp	r3, #4
 8002658:	d003      	beq.n	8002662 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	2205      	movs	r2, #5
 800265e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	2200      	movs	r2, #0
 8002666:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	687a      	ldr	r2, [r7, #4]
 800266c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	887a      	ldrh	r2, [r7, #2]
 8002672:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	887a      	ldrh	r2, [r7, #2]
 8002678:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	68ba      	ldr	r2, [r7, #8]
 800267e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	887a      	ldrh	r2, [r7, #2]
 8002684:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	887a      	ldrh	r2, [r7, #2]
 800268a:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	2200      	movs	r2, #0
 8002690:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	2200      	movs	r2, #0
 8002696:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80026a2:	2b40      	cmp	r3, #64	; 0x40
 80026a4:	d007      	beq.n	80026b6 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	681a      	ldr	r2, [r3, #0]
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80026b4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	68db      	ldr	r3, [r3, #12]
 80026ba:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80026be:	d178      	bne.n	80027b2 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	685b      	ldr	r3, [r3, #4]
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d002      	beq.n	80026ce <HAL_SPI_TransmitReceive+0x10a>
 80026c8:	8b7b      	ldrh	r3, [r7, #26]
 80026ca:	2b01      	cmp	r3, #1
 80026cc:	d166      	bne.n	800279c <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026d2:	881a      	ldrh	r2, [r3, #0]
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026de:	1c9a      	adds	r2, r3, #2
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80026e8:	b29b      	uxth	r3, r3
 80026ea:	3b01      	subs	r3, #1
 80026ec:	b29a      	uxth	r2, r3
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80026f2:	e053      	b.n	800279c <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	689b      	ldr	r3, [r3, #8]
 80026fa:	f003 0302 	and.w	r3, r3, #2
 80026fe:	2b02      	cmp	r3, #2
 8002700:	d11b      	bne.n	800273a <HAL_SPI_TransmitReceive+0x176>
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002706:	b29b      	uxth	r3, r3
 8002708:	2b00      	cmp	r3, #0
 800270a:	d016      	beq.n	800273a <HAL_SPI_TransmitReceive+0x176>
 800270c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800270e:	2b01      	cmp	r3, #1
 8002710:	d113      	bne.n	800273a <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002716:	881a      	ldrh	r2, [r3, #0]
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002722:	1c9a      	adds	r2, r3, #2
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800272c:	b29b      	uxth	r3, r3
 800272e:	3b01      	subs	r3, #1
 8002730:	b29a      	uxth	r2, r3
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002736:	2300      	movs	r3, #0
 8002738:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	689b      	ldr	r3, [r3, #8]
 8002740:	f003 0301 	and.w	r3, r3, #1
 8002744:	2b01      	cmp	r3, #1
 8002746:	d119      	bne.n	800277c <HAL_SPI_TransmitReceive+0x1b8>
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800274c:	b29b      	uxth	r3, r3
 800274e:	2b00      	cmp	r3, #0
 8002750:	d014      	beq.n	800277c <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	68da      	ldr	r2, [r3, #12]
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800275c:	b292      	uxth	r2, r2
 800275e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002764:	1c9a      	adds	r2, r3, #2
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800276e:	b29b      	uxth	r3, r3
 8002770:	3b01      	subs	r3, #1
 8002772:	b29a      	uxth	r2, r3
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002778:	2301      	movs	r3, #1
 800277a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800277c:	f7fe fc88 	bl	8001090 <HAL_GetTick>
 8002780:	4602      	mov	r2, r0
 8002782:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002784:	1ad3      	subs	r3, r2, r3
 8002786:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002788:	429a      	cmp	r2, r3
 800278a:	d807      	bhi.n	800279c <HAL_SPI_TransmitReceive+0x1d8>
 800278c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800278e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002792:	d003      	beq.n	800279c <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8002794:	2303      	movs	r3, #3
 8002796:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800279a:	e0a7      	b.n	80028ec <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80027a0:	b29b      	uxth	r3, r3
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d1a6      	bne.n	80026f4 <HAL_SPI_TransmitReceive+0x130>
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80027aa:	b29b      	uxth	r3, r3
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d1a1      	bne.n	80026f4 <HAL_SPI_TransmitReceive+0x130>
 80027b0:	e07c      	b.n	80028ac <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	685b      	ldr	r3, [r3, #4]
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d002      	beq.n	80027c0 <HAL_SPI_TransmitReceive+0x1fc>
 80027ba:	8b7b      	ldrh	r3, [r7, #26]
 80027bc:	2b01      	cmp	r3, #1
 80027be:	d16b      	bne.n	8002898 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	330c      	adds	r3, #12
 80027ca:	7812      	ldrb	r2, [r2, #0]
 80027cc:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027d2:	1c5a      	adds	r2, r3, #1
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80027dc:	b29b      	uxth	r3, r3
 80027de:	3b01      	subs	r3, #1
 80027e0:	b29a      	uxth	r2, r3
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80027e6:	e057      	b.n	8002898 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	689b      	ldr	r3, [r3, #8]
 80027ee:	f003 0302 	and.w	r3, r3, #2
 80027f2:	2b02      	cmp	r3, #2
 80027f4:	d11c      	bne.n	8002830 <HAL_SPI_TransmitReceive+0x26c>
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80027fa:	b29b      	uxth	r3, r3
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d017      	beq.n	8002830 <HAL_SPI_TransmitReceive+0x26c>
 8002800:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002802:	2b01      	cmp	r3, #1
 8002804:	d114      	bne.n	8002830 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	330c      	adds	r3, #12
 8002810:	7812      	ldrb	r2, [r2, #0]
 8002812:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002818:	1c5a      	adds	r2, r3, #1
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002822:	b29b      	uxth	r3, r3
 8002824:	3b01      	subs	r3, #1
 8002826:	b29a      	uxth	r2, r3
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800282c:	2300      	movs	r3, #0
 800282e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	689b      	ldr	r3, [r3, #8]
 8002836:	f003 0301 	and.w	r3, r3, #1
 800283a:	2b01      	cmp	r3, #1
 800283c:	d119      	bne.n	8002872 <HAL_SPI_TransmitReceive+0x2ae>
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002842:	b29b      	uxth	r3, r3
 8002844:	2b00      	cmp	r3, #0
 8002846:	d014      	beq.n	8002872 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	68da      	ldr	r2, [r3, #12]
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002852:	b2d2      	uxtb	r2, r2
 8002854:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800285a:	1c5a      	adds	r2, r3, #1
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002864:	b29b      	uxth	r3, r3
 8002866:	3b01      	subs	r3, #1
 8002868:	b29a      	uxth	r2, r3
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800286e:	2301      	movs	r3, #1
 8002870:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002872:	f7fe fc0d 	bl	8001090 <HAL_GetTick>
 8002876:	4602      	mov	r2, r0
 8002878:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800287a:	1ad3      	subs	r3, r2, r3
 800287c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800287e:	429a      	cmp	r2, r3
 8002880:	d803      	bhi.n	800288a <HAL_SPI_TransmitReceive+0x2c6>
 8002882:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002884:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002888:	d102      	bne.n	8002890 <HAL_SPI_TransmitReceive+0x2cc>
 800288a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800288c:	2b00      	cmp	r3, #0
 800288e:	d103      	bne.n	8002898 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8002890:	2303      	movs	r3, #3
 8002892:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8002896:	e029      	b.n	80028ec <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800289c:	b29b      	uxth	r3, r3
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d1a2      	bne.n	80027e8 <HAL_SPI_TransmitReceive+0x224>
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80028a6:	b29b      	uxth	r3, r3
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d19d      	bne.n	80027e8 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80028ac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80028ae:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80028b0:	68f8      	ldr	r0, [r7, #12]
 80028b2:	f000 f917 	bl	8002ae4 <SPI_EndRxTxTransaction>
 80028b6:	4603      	mov	r3, r0
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d006      	beq.n	80028ca <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80028bc:	2301      	movs	r3, #1
 80028be:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	2220      	movs	r2, #32
 80028c6:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80028c8:	e010      	b.n	80028ec <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	689b      	ldr	r3, [r3, #8]
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d10b      	bne.n	80028ea <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80028d2:	2300      	movs	r3, #0
 80028d4:	617b      	str	r3, [r7, #20]
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	68db      	ldr	r3, [r3, #12]
 80028dc:	617b      	str	r3, [r7, #20]
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	689b      	ldr	r3, [r3, #8]
 80028e4:	617b      	str	r3, [r7, #20]
 80028e6:	697b      	ldr	r3, [r7, #20]
 80028e8:	e000      	b.n	80028ec <HAL_SPI_TransmitReceive+0x328>
  }

error :
 80028ea:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	2201      	movs	r2, #1
 80028f0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	2200      	movs	r2, #0
 80028f8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80028fc:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8002900:	4618      	mov	r0, r3
 8002902:	3730      	adds	r7, #48	; 0x30
 8002904:	46bd      	mov	sp, r7
 8002906:	bd80      	pop	{r7, pc}

08002908 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002908:	b580      	push	{r7, lr}
 800290a:	b088      	sub	sp, #32
 800290c:	af00      	add	r7, sp, #0
 800290e:	60f8      	str	r0, [r7, #12]
 8002910:	60b9      	str	r1, [r7, #8]
 8002912:	603b      	str	r3, [r7, #0]
 8002914:	4613      	mov	r3, r2
 8002916:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002918:	f7fe fbba 	bl	8001090 <HAL_GetTick>
 800291c:	4602      	mov	r2, r0
 800291e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002920:	1a9b      	subs	r3, r3, r2
 8002922:	683a      	ldr	r2, [r7, #0]
 8002924:	4413      	add	r3, r2
 8002926:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002928:	f7fe fbb2 	bl	8001090 <HAL_GetTick>
 800292c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800292e:	4b39      	ldr	r3, [pc, #228]	; (8002a14 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	015b      	lsls	r3, r3, #5
 8002934:	0d1b      	lsrs	r3, r3, #20
 8002936:	69fa      	ldr	r2, [r7, #28]
 8002938:	fb02 f303 	mul.w	r3, r2, r3
 800293c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800293e:	e054      	b.n	80029ea <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002940:	683b      	ldr	r3, [r7, #0]
 8002942:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002946:	d050      	beq.n	80029ea <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002948:	f7fe fba2 	bl	8001090 <HAL_GetTick>
 800294c:	4602      	mov	r2, r0
 800294e:	69bb      	ldr	r3, [r7, #24]
 8002950:	1ad3      	subs	r3, r2, r3
 8002952:	69fa      	ldr	r2, [r7, #28]
 8002954:	429a      	cmp	r2, r3
 8002956:	d902      	bls.n	800295e <SPI_WaitFlagStateUntilTimeout+0x56>
 8002958:	69fb      	ldr	r3, [r7, #28]
 800295a:	2b00      	cmp	r3, #0
 800295c:	d13d      	bne.n	80029da <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	685a      	ldr	r2, [r3, #4]
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800296c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	685b      	ldr	r3, [r3, #4]
 8002972:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002976:	d111      	bne.n	800299c <SPI_WaitFlagStateUntilTimeout+0x94>
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	689b      	ldr	r3, [r3, #8]
 800297c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002980:	d004      	beq.n	800298c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	689b      	ldr	r3, [r3, #8]
 8002986:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800298a:	d107      	bne.n	800299c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	681a      	ldr	r2, [r3, #0]
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800299a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029a0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80029a4:	d10f      	bne.n	80029c6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	681a      	ldr	r2, [r3, #0]
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80029b4:	601a      	str	r2, [r3, #0]
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	681a      	ldr	r2, [r3, #0]
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80029c4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	2201      	movs	r2, #1
 80029ca:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	2200      	movs	r2, #0
 80029d2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80029d6:	2303      	movs	r3, #3
 80029d8:	e017      	b.n	8002a0a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80029da:	697b      	ldr	r3, [r7, #20]
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d101      	bne.n	80029e4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80029e0:	2300      	movs	r3, #0
 80029e2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80029e4:	697b      	ldr	r3, [r7, #20]
 80029e6:	3b01      	subs	r3, #1
 80029e8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	689a      	ldr	r2, [r3, #8]
 80029f0:	68bb      	ldr	r3, [r7, #8]
 80029f2:	4013      	ands	r3, r2
 80029f4:	68ba      	ldr	r2, [r7, #8]
 80029f6:	429a      	cmp	r2, r3
 80029f8:	bf0c      	ite	eq
 80029fa:	2301      	moveq	r3, #1
 80029fc:	2300      	movne	r3, #0
 80029fe:	b2db      	uxtb	r3, r3
 8002a00:	461a      	mov	r2, r3
 8002a02:	79fb      	ldrb	r3, [r7, #7]
 8002a04:	429a      	cmp	r2, r3
 8002a06:	d19b      	bne.n	8002940 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8002a08:	2300      	movs	r3, #0
}
 8002a0a:	4618      	mov	r0, r3
 8002a0c:	3720      	adds	r7, #32
 8002a0e:	46bd      	mov	sp, r7
 8002a10:	bd80      	pop	{r7, pc}
 8002a12:	bf00      	nop
 8002a14:	20000000 	.word	0x20000000

08002a18 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	b086      	sub	sp, #24
 8002a1c:	af02      	add	r7, sp, #8
 8002a1e:	60f8      	str	r0, [r7, #12]
 8002a20:	60b9      	str	r1, [r7, #8]
 8002a22:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	685b      	ldr	r3, [r3, #4]
 8002a28:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002a2c:	d111      	bne.n	8002a52 <SPI_EndRxTransaction+0x3a>
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	689b      	ldr	r3, [r3, #8]
 8002a32:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002a36:	d004      	beq.n	8002a42 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	689b      	ldr	r3, [r3, #8]
 8002a3c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002a40:	d107      	bne.n	8002a52 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	681a      	ldr	r2, [r3, #0]
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002a50:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	685b      	ldr	r3, [r3, #4]
 8002a56:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002a5a:	d12a      	bne.n	8002ab2 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	689b      	ldr	r3, [r3, #8]
 8002a60:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002a64:	d012      	beq.n	8002a8c <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	9300      	str	r3, [sp, #0]
 8002a6a:	68bb      	ldr	r3, [r7, #8]
 8002a6c:	2200      	movs	r2, #0
 8002a6e:	2180      	movs	r1, #128	; 0x80
 8002a70:	68f8      	ldr	r0, [r7, #12]
 8002a72:	f7ff ff49 	bl	8002908 <SPI_WaitFlagStateUntilTimeout>
 8002a76:	4603      	mov	r3, r0
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d02d      	beq.n	8002ad8 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a80:	f043 0220 	orr.w	r2, r3, #32
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8002a88:	2303      	movs	r3, #3
 8002a8a:	e026      	b.n	8002ada <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	9300      	str	r3, [sp, #0]
 8002a90:	68bb      	ldr	r3, [r7, #8]
 8002a92:	2200      	movs	r2, #0
 8002a94:	2101      	movs	r1, #1
 8002a96:	68f8      	ldr	r0, [r7, #12]
 8002a98:	f7ff ff36 	bl	8002908 <SPI_WaitFlagStateUntilTimeout>
 8002a9c:	4603      	mov	r3, r0
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d01a      	beq.n	8002ad8 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002aa6:	f043 0220 	orr.w	r2, r3, #32
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8002aae:	2303      	movs	r3, #3
 8002ab0:	e013      	b.n	8002ada <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	9300      	str	r3, [sp, #0]
 8002ab6:	68bb      	ldr	r3, [r7, #8]
 8002ab8:	2200      	movs	r2, #0
 8002aba:	2101      	movs	r1, #1
 8002abc:	68f8      	ldr	r0, [r7, #12]
 8002abe:	f7ff ff23 	bl	8002908 <SPI_WaitFlagStateUntilTimeout>
 8002ac2:	4603      	mov	r3, r0
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d007      	beq.n	8002ad8 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002acc:	f043 0220 	orr.w	r2, r3, #32
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8002ad4:	2303      	movs	r3, #3
 8002ad6:	e000      	b.n	8002ada <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8002ad8:	2300      	movs	r3, #0
}
 8002ada:	4618      	mov	r0, r3
 8002adc:	3710      	adds	r7, #16
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	bd80      	pop	{r7, pc}
	...

08002ae4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	b088      	sub	sp, #32
 8002ae8:	af02      	add	r7, sp, #8
 8002aea:	60f8      	str	r0, [r7, #12]
 8002aec:	60b9      	str	r1, [r7, #8]
 8002aee:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8002af0:	4b1b      	ldr	r3, [pc, #108]	; (8002b60 <SPI_EndRxTxTransaction+0x7c>)
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	4a1b      	ldr	r2, [pc, #108]	; (8002b64 <SPI_EndRxTxTransaction+0x80>)
 8002af6:	fba2 2303 	umull	r2, r3, r2, r3
 8002afa:	0d5b      	lsrs	r3, r3, #21
 8002afc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002b00:	fb02 f303 	mul.w	r3, r2, r3
 8002b04:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	685b      	ldr	r3, [r3, #4]
 8002b0a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002b0e:	d112      	bne.n	8002b36 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	9300      	str	r3, [sp, #0]
 8002b14:	68bb      	ldr	r3, [r7, #8]
 8002b16:	2200      	movs	r2, #0
 8002b18:	2180      	movs	r1, #128	; 0x80
 8002b1a:	68f8      	ldr	r0, [r7, #12]
 8002b1c:	f7ff fef4 	bl	8002908 <SPI_WaitFlagStateUntilTimeout>
 8002b20:	4603      	mov	r3, r0
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d016      	beq.n	8002b54 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b2a:	f043 0220 	orr.w	r2, r3, #32
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8002b32:	2303      	movs	r3, #3
 8002b34:	e00f      	b.n	8002b56 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8002b36:	697b      	ldr	r3, [r7, #20]
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d00a      	beq.n	8002b52 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8002b3c:	697b      	ldr	r3, [r7, #20]
 8002b3e:	3b01      	subs	r3, #1
 8002b40:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	689b      	ldr	r3, [r3, #8]
 8002b48:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b4c:	2b80      	cmp	r3, #128	; 0x80
 8002b4e:	d0f2      	beq.n	8002b36 <SPI_EndRxTxTransaction+0x52>
 8002b50:	e000      	b.n	8002b54 <SPI_EndRxTxTransaction+0x70>
        break;
 8002b52:	bf00      	nop
  }

  return HAL_OK;
 8002b54:	2300      	movs	r3, #0
}
 8002b56:	4618      	mov	r0, r3
 8002b58:	3718      	adds	r7, #24
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	bd80      	pop	{r7, pc}
 8002b5e:	bf00      	nop
 8002b60:	20000000 	.word	0x20000000
 8002b64:	165e9f81 	.word	0x165e9f81

08002b68 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	b082      	sub	sp, #8
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d101      	bne.n	8002b7a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002b76:	2301      	movs	r3, #1
 8002b78:	e041      	b.n	8002bfe <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002b80:	b2db      	uxtb	r3, r3
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d106      	bne.n	8002b94 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	2200      	movs	r2, #0
 8002b8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002b8e:	6878      	ldr	r0, [r7, #4]
 8002b90:	f7fe f82e 	bl	8000bf0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	2202      	movs	r2, #2
 8002b98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681a      	ldr	r2, [r3, #0]
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	3304      	adds	r3, #4
 8002ba4:	4619      	mov	r1, r3
 8002ba6:	4610      	mov	r0, r2
 8002ba8:	f000 fa10 	bl	8002fcc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	2201      	movs	r2, #1
 8002bb0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	2201      	movs	r2, #1
 8002bb8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	2201      	movs	r2, #1
 8002bc0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	2201      	movs	r2, #1
 8002bc8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	2201      	movs	r2, #1
 8002bd0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	2201      	movs	r2, #1
 8002bd8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	2201      	movs	r2, #1
 8002be0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	2201      	movs	r2, #1
 8002be8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	2201      	movs	r2, #1
 8002bf0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	2201      	movs	r2, #1
 8002bf8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002bfc:	2300      	movs	r3, #0
}
 8002bfe:	4618      	mov	r0, r3
 8002c00:	3708      	adds	r7, #8
 8002c02:	46bd      	mov	sp, r7
 8002c04:	bd80      	pop	{r7, pc}

08002c06 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002c06:	b580      	push	{r7, lr}
 8002c08:	b082      	sub	sp, #8
 8002c0a:	af00      	add	r7, sp, #0
 8002c0c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d101      	bne.n	8002c18 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002c14:	2301      	movs	r3, #1
 8002c16:	e041      	b.n	8002c9c <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002c1e:	b2db      	uxtb	r3, r3
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d106      	bne.n	8002c32 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	2200      	movs	r2, #0
 8002c28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002c2c:	6878      	ldr	r0, [r7, #4]
 8002c2e:	f000 f839 	bl	8002ca4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	2202      	movs	r2, #2
 8002c36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681a      	ldr	r2, [r3, #0]
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	3304      	adds	r3, #4
 8002c42:	4619      	mov	r1, r3
 8002c44:	4610      	mov	r0, r2
 8002c46:	f000 f9c1 	bl	8002fcc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	2201      	movs	r2, #1
 8002c4e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	2201      	movs	r2, #1
 8002c56:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	2201      	movs	r2, #1
 8002c5e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	2201      	movs	r2, #1
 8002c66:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	2201      	movs	r2, #1
 8002c6e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	2201      	movs	r2, #1
 8002c76:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	2201      	movs	r2, #1
 8002c7e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	2201      	movs	r2, #1
 8002c86:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	2201      	movs	r2, #1
 8002c8e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	2201      	movs	r2, #1
 8002c96:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002c9a:	2300      	movs	r3, #0
}
 8002c9c:	4618      	mov	r0, r3
 8002c9e:	3708      	adds	r7, #8
 8002ca0:	46bd      	mov	sp, r7
 8002ca2:	bd80      	pop	{r7, pc}

08002ca4 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002ca4:	b480      	push	{r7}
 8002ca6:	b083      	sub	sp, #12
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002cac:	bf00      	nop
 8002cae:	370c      	adds	r7, #12
 8002cb0:	46bd      	mov	sp, r7
 8002cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb6:	4770      	bx	lr

08002cb8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	b084      	sub	sp, #16
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	6078      	str	r0, [r7, #4]
 8002cc0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002cc2:	683b      	ldr	r3, [r7, #0]
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d109      	bne.n	8002cdc <HAL_TIM_PWM_Start+0x24>
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002cce:	b2db      	uxtb	r3, r3
 8002cd0:	2b01      	cmp	r3, #1
 8002cd2:	bf14      	ite	ne
 8002cd4:	2301      	movne	r3, #1
 8002cd6:	2300      	moveq	r3, #0
 8002cd8:	b2db      	uxtb	r3, r3
 8002cda:	e022      	b.n	8002d22 <HAL_TIM_PWM_Start+0x6a>
 8002cdc:	683b      	ldr	r3, [r7, #0]
 8002cde:	2b04      	cmp	r3, #4
 8002ce0:	d109      	bne.n	8002cf6 <HAL_TIM_PWM_Start+0x3e>
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8002ce8:	b2db      	uxtb	r3, r3
 8002cea:	2b01      	cmp	r3, #1
 8002cec:	bf14      	ite	ne
 8002cee:	2301      	movne	r3, #1
 8002cf0:	2300      	moveq	r3, #0
 8002cf2:	b2db      	uxtb	r3, r3
 8002cf4:	e015      	b.n	8002d22 <HAL_TIM_PWM_Start+0x6a>
 8002cf6:	683b      	ldr	r3, [r7, #0]
 8002cf8:	2b08      	cmp	r3, #8
 8002cfa:	d109      	bne.n	8002d10 <HAL_TIM_PWM_Start+0x58>
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002d02:	b2db      	uxtb	r3, r3
 8002d04:	2b01      	cmp	r3, #1
 8002d06:	bf14      	ite	ne
 8002d08:	2301      	movne	r3, #1
 8002d0a:	2300      	moveq	r3, #0
 8002d0c:	b2db      	uxtb	r3, r3
 8002d0e:	e008      	b.n	8002d22 <HAL_TIM_PWM_Start+0x6a>
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002d16:	b2db      	uxtb	r3, r3
 8002d18:	2b01      	cmp	r3, #1
 8002d1a:	bf14      	ite	ne
 8002d1c:	2301      	movne	r3, #1
 8002d1e:	2300      	moveq	r3, #0
 8002d20:	b2db      	uxtb	r3, r3
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d001      	beq.n	8002d2a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8002d26:	2301      	movs	r3, #1
 8002d28:	e07c      	b.n	8002e24 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002d2a:	683b      	ldr	r3, [r7, #0]
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d104      	bne.n	8002d3a <HAL_TIM_PWM_Start+0x82>
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	2202      	movs	r2, #2
 8002d34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002d38:	e013      	b.n	8002d62 <HAL_TIM_PWM_Start+0xaa>
 8002d3a:	683b      	ldr	r3, [r7, #0]
 8002d3c:	2b04      	cmp	r3, #4
 8002d3e:	d104      	bne.n	8002d4a <HAL_TIM_PWM_Start+0x92>
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	2202      	movs	r2, #2
 8002d44:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002d48:	e00b      	b.n	8002d62 <HAL_TIM_PWM_Start+0xaa>
 8002d4a:	683b      	ldr	r3, [r7, #0]
 8002d4c:	2b08      	cmp	r3, #8
 8002d4e:	d104      	bne.n	8002d5a <HAL_TIM_PWM_Start+0xa2>
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	2202      	movs	r2, #2
 8002d54:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002d58:	e003      	b.n	8002d62 <HAL_TIM_PWM_Start+0xaa>
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	2202      	movs	r2, #2
 8002d5e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	2201      	movs	r2, #1
 8002d68:	6839      	ldr	r1, [r7, #0]
 8002d6a:	4618      	mov	r0, r3
 8002d6c:	f000 fb7e 	bl	800346c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	4a2d      	ldr	r2, [pc, #180]	; (8002e2c <HAL_TIM_PWM_Start+0x174>)
 8002d76:	4293      	cmp	r3, r2
 8002d78:	d004      	beq.n	8002d84 <HAL_TIM_PWM_Start+0xcc>
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	4a2c      	ldr	r2, [pc, #176]	; (8002e30 <HAL_TIM_PWM_Start+0x178>)
 8002d80:	4293      	cmp	r3, r2
 8002d82:	d101      	bne.n	8002d88 <HAL_TIM_PWM_Start+0xd0>
 8002d84:	2301      	movs	r3, #1
 8002d86:	e000      	b.n	8002d8a <HAL_TIM_PWM_Start+0xd2>
 8002d88:	2300      	movs	r3, #0
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d007      	beq.n	8002d9e <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002d9c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	4a22      	ldr	r2, [pc, #136]	; (8002e2c <HAL_TIM_PWM_Start+0x174>)
 8002da4:	4293      	cmp	r3, r2
 8002da6:	d022      	beq.n	8002dee <HAL_TIM_PWM_Start+0x136>
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002db0:	d01d      	beq.n	8002dee <HAL_TIM_PWM_Start+0x136>
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	4a1f      	ldr	r2, [pc, #124]	; (8002e34 <HAL_TIM_PWM_Start+0x17c>)
 8002db8:	4293      	cmp	r3, r2
 8002dba:	d018      	beq.n	8002dee <HAL_TIM_PWM_Start+0x136>
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	4a1d      	ldr	r2, [pc, #116]	; (8002e38 <HAL_TIM_PWM_Start+0x180>)
 8002dc2:	4293      	cmp	r3, r2
 8002dc4:	d013      	beq.n	8002dee <HAL_TIM_PWM_Start+0x136>
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	4a1c      	ldr	r2, [pc, #112]	; (8002e3c <HAL_TIM_PWM_Start+0x184>)
 8002dcc:	4293      	cmp	r3, r2
 8002dce:	d00e      	beq.n	8002dee <HAL_TIM_PWM_Start+0x136>
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	4a16      	ldr	r2, [pc, #88]	; (8002e30 <HAL_TIM_PWM_Start+0x178>)
 8002dd6:	4293      	cmp	r3, r2
 8002dd8:	d009      	beq.n	8002dee <HAL_TIM_PWM_Start+0x136>
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	4a18      	ldr	r2, [pc, #96]	; (8002e40 <HAL_TIM_PWM_Start+0x188>)
 8002de0:	4293      	cmp	r3, r2
 8002de2:	d004      	beq.n	8002dee <HAL_TIM_PWM_Start+0x136>
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	4a16      	ldr	r2, [pc, #88]	; (8002e44 <HAL_TIM_PWM_Start+0x18c>)
 8002dea:	4293      	cmp	r3, r2
 8002dec:	d111      	bne.n	8002e12 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	689b      	ldr	r3, [r3, #8]
 8002df4:	f003 0307 	and.w	r3, r3, #7
 8002df8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	2b06      	cmp	r3, #6
 8002dfe:	d010      	beq.n	8002e22 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	681a      	ldr	r2, [r3, #0]
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f042 0201 	orr.w	r2, r2, #1
 8002e0e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002e10:	e007      	b.n	8002e22 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	681a      	ldr	r2, [r3, #0]
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	f042 0201 	orr.w	r2, r2, #1
 8002e20:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002e22:	2300      	movs	r3, #0
}
 8002e24:	4618      	mov	r0, r3
 8002e26:	3710      	adds	r7, #16
 8002e28:	46bd      	mov	sp, r7
 8002e2a:	bd80      	pop	{r7, pc}
 8002e2c:	40010000 	.word	0x40010000
 8002e30:	40010400 	.word	0x40010400
 8002e34:	40000400 	.word	0x40000400
 8002e38:	40000800 	.word	0x40000800
 8002e3c:	40000c00 	.word	0x40000c00
 8002e40:	40014000 	.word	0x40014000
 8002e44:	40001800 	.word	0x40001800

08002e48 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002e48:	b580      	push	{r7, lr}
 8002e4a:	b086      	sub	sp, #24
 8002e4c:	af00      	add	r7, sp, #0
 8002e4e:	60f8      	str	r0, [r7, #12]
 8002e50:	60b9      	str	r1, [r7, #8]
 8002e52:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002e54:	2300      	movs	r3, #0
 8002e56:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002e5e:	2b01      	cmp	r3, #1
 8002e60:	d101      	bne.n	8002e66 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8002e62:	2302      	movs	r3, #2
 8002e64:	e0ae      	b.n	8002fc4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	2201      	movs	r2, #1
 8002e6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	2b0c      	cmp	r3, #12
 8002e72:	f200 809f 	bhi.w	8002fb4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8002e76:	a201      	add	r2, pc, #4	; (adr r2, 8002e7c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8002e78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e7c:	08002eb1 	.word	0x08002eb1
 8002e80:	08002fb5 	.word	0x08002fb5
 8002e84:	08002fb5 	.word	0x08002fb5
 8002e88:	08002fb5 	.word	0x08002fb5
 8002e8c:	08002ef1 	.word	0x08002ef1
 8002e90:	08002fb5 	.word	0x08002fb5
 8002e94:	08002fb5 	.word	0x08002fb5
 8002e98:	08002fb5 	.word	0x08002fb5
 8002e9c:	08002f33 	.word	0x08002f33
 8002ea0:	08002fb5 	.word	0x08002fb5
 8002ea4:	08002fb5 	.word	0x08002fb5
 8002ea8:	08002fb5 	.word	0x08002fb5
 8002eac:	08002f73 	.word	0x08002f73
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	68b9      	ldr	r1, [r7, #8]
 8002eb6:	4618      	mov	r0, r3
 8002eb8:	f000 f928 	bl	800310c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	699a      	ldr	r2, [r3, #24]
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	f042 0208 	orr.w	r2, r2, #8
 8002eca:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	699a      	ldr	r2, [r3, #24]
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	f022 0204 	bic.w	r2, r2, #4
 8002eda:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	6999      	ldr	r1, [r3, #24]
 8002ee2:	68bb      	ldr	r3, [r7, #8]
 8002ee4:	691a      	ldr	r2, [r3, #16]
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	430a      	orrs	r2, r1
 8002eec:	619a      	str	r2, [r3, #24]
      break;
 8002eee:	e064      	b.n	8002fba <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	68b9      	ldr	r1, [r7, #8]
 8002ef6:	4618      	mov	r0, r3
 8002ef8:	f000 f978 	bl	80031ec <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	699a      	ldr	r2, [r3, #24]
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002f0a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	699a      	ldr	r2, [r3, #24]
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002f1a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	6999      	ldr	r1, [r3, #24]
 8002f22:	68bb      	ldr	r3, [r7, #8]
 8002f24:	691b      	ldr	r3, [r3, #16]
 8002f26:	021a      	lsls	r2, r3, #8
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	430a      	orrs	r2, r1
 8002f2e:	619a      	str	r2, [r3, #24]
      break;
 8002f30:	e043      	b.n	8002fba <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	68b9      	ldr	r1, [r7, #8]
 8002f38:	4618      	mov	r0, r3
 8002f3a:	f000 f9cd 	bl	80032d8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	69da      	ldr	r2, [r3, #28]
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	f042 0208 	orr.w	r2, r2, #8
 8002f4c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	69da      	ldr	r2, [r3, #28]
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	f022 0204 	bic.w	r2, r2, #4
 8002f5c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	69d9      	ldr	r1, [r3, #28]
 8002f64:	68bb      	ldr	r3, [r7, #8]
 8002f66:	691a      	ldr	r2, [r3, #16]
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	430a      	orrs	r2, r1
 8002f6e:	61da      	str	r2, [r3, #28]
      break;
 8002f70:	e023      	b.n	8002fba <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	68b9      	ldr	r1, [r7, #8]
 8002f78:	4618      	mov	r0, r3
 8002f7a:	f000 fa21 	bl	80033c0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	69da      	ldr	r2, [r3, #28]
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002f8c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	69da      	ldr	r2, [r3, #28]
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002f9c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	69d9      	ldr	r1, [r3, #28]
 8002fa4:	68bb      	ldr	r3, [r7, #8]
 8002fa6:	691b      	ldr	r3, [r3, #16]
 8002fa8:	021a      	lsls	r2, r3, #8
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	430a      	orrs	r2, r1
 8002fb0:	61da      	str	r2, [r3, #28]
      break;
 8002fb2:	e002      	b.n	8002fba <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8002fb4:	2301      	movs	r3, #1
 8002fb6:	75fb      	strb	r3, [r7, #23]
      break;
 8002fb8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	2200      	movs	r2, #0
 8002fbe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002fc2:	7dfb      	ldrb	r3, [r7, #23]
}
 8002fc4:	4618      	mov	r0, r3
 8002fc6:	3718      	adds	r7, #24
 8002fc8:	46bd      	mov	sp, r7
 8002fca:	bd80      	pop	{r7, pc}

08002fcc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002fcc:	b480      	push	{r7}
 8002fce:	b085      	sub	sp, #20
 8002fd0:	af00      	add	r7, sp, #0
 8002fd2:	6078      	str	r0, [r7, #4]
 8002fd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	4a40      	ldr	r2, [pc, #256]	; (80030e0 <TIM_Base_SetConfig+0x114>)
 8002fe0:	4293      	cmp	r3, r2
 8002fe2:	d013      	beq.n	800300c <TIM_Base_SetConfig+0x40>
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002fea:	d00f      	beq.n	800300c <TIM_Base_SetConfig+0x40>
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	4a3d      	ldr	r2, [pc, #244]	; (80030e4 <TIM_Base_SetConfig+0x118>)
 8002ff0:	4293      	cmp	r3, r2
 8002ff2:	d00b      	beq.n	800300c <TIM_Base_SetConfig+0x40>
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	4a3c      	ldr	r2, [pc, #240]	; (80030e8 <TIM_Base_SetConfig+0x11c>)
 8002ff8:	4293      	cmp	r3, r2
 8002ffa:	d007      	beq.n	800300c <TIM_Base_SetConfig+0x40>
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	4a3b      	ldr	r2, [pc, #236]	; (80030ec <TIM_Base_SetConfig+0x120>)
 8003000:	4293      	cmp	r3, r2
 8003002:	d003      	beq.n	800300c <TIM_Base_SetConfig+0x40>
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	4a3a      	ldr	r2, [pc, #232]	; (80030f0 <TIM_Base_SetConfig+0x124>)
 8003008:	4293      	cmp	r3, r2
 800300a:	d108      	bne.n	800301e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003012:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003014:	683b      	ldr	r3, [r7, #0]
 8003016:	685b      	ldr	r3, [r3, #4]
 8003018:	68fa      	ldr	r2, [r7, #12]
 800301a:	4313      	orrs	r3, r2
 800301c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	4a2f      	ldr	r2, [pc, #188]	; (80030e0 <TIM_Base_SetConfig+0x114>)
 8003022:	4293      	cmp	r3, r2
 8003024:	d02b      	beq.n	800307e <TIM_Base_SetConfig+0xb2>
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800302c:	d027      	beq.n	800307e <TIM_Base_SetConfig+0xb2>
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	4a2c      	ldr	r2, [pc, #176]	; (80030e4 <TIM_Base_SetConfig+0x118>)
 8003032:	4293      	cmp	r3, r2
 8003034:	d023      	beq.n	800307e <TIM_Base_SetConfig+0xb2>
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	4a2b      	ldr	r2, [pc, #172]	; (80030e8 <TIM_Base_SetConfig+0x11c>)
 800303a:	4293      	cmp	r3, r2
 800303c:	d01f      	beq.n	800307e <TIM_Base_SetConfig+0xb2>
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	4a2a      	ldr	r2, [pc, #168]	; (80030ec <TIM_Base_SetConfig+0x120>)
 8003042:	4293      	cmp	r3, r2
 8003044:	d01b      	beq.n	800307e <TIM_Base_SetConfig+0xb2>
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	4a29      	ldr	r2, [pc, #164]	; (80030f0 <TIM_Base_SetConfig+0x124>)
 800304a:	4293      	cmp	r3, r2
 800304c:	d017      	beq.n	800307e <TIM_Base_SetConfig+0xb2>
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	4a28      	ldr	r2, [pc, #160]	; (80030f4 <TIM_Base_SetConfig+0x128>)
 8003052:	4293      	cmp	r3, r2
 8003054:	d013      	beq.n	800307e <TIM_Base_SetConfig+0xb2>
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	4a27      	ldr	r2, [pc, #156]	; (80030f8 <TIM_Base_SetConfig+0x12c>)
 800305a:	4293      	cmp	r3, r2
 800305c:	d00f      	beq.n	800307e <TIM_Base_SetConfig+0xb2>
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	4a26      	ldr	r2, [pc, #152]	; (80030fc <TIM_Base_SetConfig+0x130>)
 8003062:	4293      	cmp	r3, r2
 8003064:	d00b      	beq.n	800307e <TIM_Base_SetConfig+0xb2>
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	4a25      	ldr	r2, [pc, #148]	; (8003100 <TIM_Base_SetConfig+0x134>)
 800306a:	4293      	cmp	r3, r2
 800306c:	d007      	beq.n	800307e <TIM_Base_SetConfig+0xb2>
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	4a24      	ldr	r2, [pc, #144]	; (8003104 <TIM_Base_SetConfig+0x138>)
 8003072:	4293      	cmp	r3, r2
 8003074:	d003      	beq.n	800307e <TIM_Base_SetConfig+0xb2>
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	4a23      	ldr	r2, [pc, #140]	; (8003108 <TIM_Base_SetConfig+0x13c>)
 800307a:	4293      	cmp	r3, r2
 800307c:	d108      	bne.n	8003090 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003084:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003086:	683b      	ldr	r3, [r7, #0]
 8003088:	68db      	ldr	r3, [r3, #12]
 800308a:	68fa      	ldr	r2, [r7, #12]
 800308c:	4313      	orrs	r3, r2
 800308e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003096:	683b      	ldr	r3, [r7, #0]
 8003098:	695b      	ldr	r3, [r3, #20]
 800309a:	4313      	orrs	r3, r2
 800309c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	68fa      	ldr	r2, [r7, #12]
 80030a2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80030a4:	683b      	ldr	r3, [r7, #0]
 80030a6:	689a      	ldr	r2, [r3, #8]
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80030ac:	683b      	ldr	r3, [r7, #0]
 80030ae:	681a      	ldr	r2, [r3, #0]
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	4a0a      	ldr	r2, [pc, #40]	; (80030e0 <TIM_Base_SetConfig+0x114>)
 80030b8:	4293      	cmp	r3, r2
 80030ba:	d003      	beq.n	80030c4 <TIM_Base_SetConfig+0xf8>
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	4a0c      	ldr	r2, [pc, #48]	; (80030f0 <TIM_Base_SetConfig+0x124>)
 80030c0:	4293      	cmp	r3, r2
 80030c2:	d103      	bne.n	80030cc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80030c4:	683b      	ldr	r3, [r7, #0]
 80030c6:	691a      	ldr	r2, [r3, #16]
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	2201      	movs	r2, #1
 80030d0:	615a      	str	r2, [r3, #20]
}
 80030d2:	bf00      	nop
 80030d4:	3714      	adds	r7, #20
 80030d6:	46bd      	mov	sp, r7
 80030d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030dc:	4770      	bx	lr
 80030de:	bf00      	nop
 80030e0:	40010000 	.word	0x40010000
 80030e4:	40000400 	.word	0x40000400
 80030e8:	40000800 	.word	0x40000800
 80030ec:	40000c00 	.word	0x40000c00
 80030f0:	40010400 	.word	0x40010400
 80030f4:	40014000 	.word	0x40014000
 80030f8:	40014400 	.word	0x40014400
 80030fc:	40014800 	.word	0x40014800
 8003100:	40001800 	.word	0x40001800
 8003104:	40001c00 	.word	0x40001c00
 8003108:	40002000 	.word	0x40002000

0800310c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800310c:	b480      	push	{r7}
 800310e:	b087      	sub	sp, #28
 8003110:	af00      	add	r7, sp, #0
 8003112:	6078      	str	r0, [r7, #4]
 8003114:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	6a1b      	ldr	r3, [r3, #32]
 800311a:	f023 0201 	bic.w	r2, r3, #1
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	6a1b      	ldr	r3, [r3, #32]
 8003126:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	685b      	ldr	r3, [r3, #4]
 800312c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	699b      	ldr	r3, [r3, #24]
 8003132:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800313a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	f023 0303 	bic.w	r3, r3, #3
 8003142:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003144:	683b      	ldr	r3, [r7, #0]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	68fa      	ldr	r2, [r7, #12]
 800314a:	4313      	orrs	r3, r2
 800314c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800314e:	697b      	ldr	r3, [r7, #20]
 8003150:	f023 0302 	bic.w	r3, r3, #2
 8003154:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003156:	683b      	ldr	r3, [r7, #0]
 8003158:	689b      	ldr	r3, [r3, #8]
 800315a:	697a      	ldr	r2, [r7, #20]
 800315c:	4313      	orrs	r3, r2
 800315e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	4a20      	ldr	r2, [pc, #128]	; (80031e4 <TIM_OC1_SetConfig+0xd8>)
 8003164:	4293      	cmp	r3, r2
 8003166:	d003      	beq.n	8003170 <TIM_OC1_SetConfig+0x64>
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	4a1f      	ldr	r2, [pc, #124]	; (80031e8 <TIM_OC1_SetConfig+0xdc>)
 800316c:	4293      	cmp	r3, r2
 800316e:	d10c      	bne.n	800318a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003170:	697b      	ldr	r3, [r7, #20]
 8003172:	f023 0308 	bic.w	r3, r3, #8
 8003176:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003178:	683b      	ldr	r3, [r7, #0]
 800317a:	68db      	ldr	r3, [r3, #12]
 800317c:	697a      	ldr	r2, [r7, #20]
 800317e:	4313      	orrs	r3, r2
 8003180:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003182:	697b      	ldr	r3, [r7, #20]
 8003184:	f023 0304 	bic.w	r3, r3, #4
 8003188:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	4a15      	ldr	r2, [pc, #84]	; (80031e4 <TIM_OC1_SetConfig+0xd8>)
 800318e:	4293      	cmp	r3, r2
 8003190:	d003      	beq.n	800319a <TIM_OC1_SetConfig+0x8e>
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	4a14      	ldr	r2, [pc, #80]	; (80031e8 <TIM_OC1_SetConfig+0xdc>)
 8003196:	4293      	cmp	r3, r2
 8003198:	d111      	bne.n	80031be <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800319a:	693b      	ldr	r3, [r7, #16]
 800319c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80031a0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80031a2:	693b      	ldr	r3, [r7, #16]
 80031a4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80031a8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80031aa:	683b      	ldr	r3, [r7, #0]
 80031ac:	695b      	ldr	r3, [r3, #20]
 80031ae:	693a      	ldr	r2, [r7, #16]
 80031b0:	4313      	orrs	r3, r2
 80031b2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80031b4:	683b      	ldr	r3, [r7, #0]
 80031b6:	699b      	ldr	r3, [r3, #24]
 80031b8:	693a      	ldr	r2, [r7, #16]
 80031ba:	4313      	orrs	r3, r2
 80031bc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	693a      	ldr	r2, [r7, #16]
 80031c2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	68fa      	ldr	r2, [r7, #12]
 80031c8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80031ca:	683b      	ldr	r3, [r7, #0]
 80031cc:	685a      	ldr	r2, [r3, #4]
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	697a      	ldr	r2, [r7, #20]
 80031d6:	621a      	str	r2, [r3, #32]
}
 80031d8:	bf00      	nop
 80031da:	371c      	adds	r7, #28
 80031dc:	46bd      	mov	sp, r7
 80031de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e2:	4770      	bx	lr
 80031e4:	40010000 	.word	0x40010000
 80031e8:	40010400 	.word	0x40010400

080031ec <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80031ec:	b480      	push	{r7}
 80031ee:	b087      	sub	sp, #28
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	6078      	str	r0, [r7, #4]
 80031f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	6a1b      	ldr	r3, [r3, #32]
 80031fa:	f023 0210 	bic.w	r2, r3, #16
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	6a1b      	ldr	r3, [r3, #32]
 8003206:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	685b      	ldr	r3, [r3, #4]
 800320c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	699b      	ldr	r3, [r3, #24]
 8003212:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800321a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003222:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003224:	683b      	ldr	r3, [r7, #0]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	021b      	lsls	r3, r3, #8
 800322a:	68fa      	ldr	r2, [r7, #12]
 800322c:	4313      	orrs	r3, r2
 800322e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003230:	697b      	ldr	r3, [r7, #20]
 8003232:	f023 0320 	bic.w	r3, r3, #32
 8003236:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003238:	683b      	ldr	r3, [r7, #0]
 800323a:	689b      	ldr	r3, [r3, #8]
 800323c:	011b      	lsls	r3, r3, #4
 800323e:	697a      	ldr	r2, [r7, #20]
 8003240:	4313      	orrs	r3, r2
 8003242:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	4a22      	ldr	r2, [pc, #136]	; (80032d0 <TIM_OC2_SetConfig+0xe4>)
 8003248:	4293      	cmp	r3, r2
 800324a:	d003      	beq.n	8003254 <TIM_OC2_SetConfig+0x68>
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	4a21      	ldr	r2, [pc, #132]	; (80032d4 <TIM_OC2_SetConfig+0xe8>)
 8003250:	4293      	cmp	r3, r2
 8003252:	d10d      	bne.n	8003270 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003254:	697b      	ldr	r3, [r7, #20]
 8003256:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800325a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800325c:	683b      	ldr	r3, [r7, #0]
 800325e:	68db      	ldr	r3, [r3, #12]
 8003260:	011b      	lsls	r3, r3, #4
 8003262:	697a      	ldr	r2, [r7, #20]
 8003264:	4313      	orrs	r3, r2
 8003266:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003268:	697b      	ldr	r3, [r7, #20]
 800326a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800326e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	4a17      	ldr	r2, [pc, #92]	; (80032d0 <TIM_OC2_SetConfig+0xe4>)
 8003274:	4293      	cmp	r3, r2
 8003276:	d003      	beq.n	8003280 <TIM_OC2_SetConfig+0x94>
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	4a16      	ldr	r2, [pc, #88]	; (80032d4 <TIM_OC2_SetConfig+0xe8>)
 800327c:	4293      	cmp	r3, r2
 800327e:	d113      	bne.n	80032a8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003280:	693b      	ldr	r3, [r7, #16]
 8003282:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003286:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003288:	693b      	ldr	r3, [r7, #16]
 800328a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800328e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003290:	683b      	ldr	r3, [r7, #0]
 8003292:	695b      	ldr	r3, [r3, #20]
 8003294:	009b      	lsls	r3, r3, #2
 8003296:	693a      	ldr	r2, [r7, #16]
 8003298:	4313      	orrs	r3, r2
 800329a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800329c:	683b      	ldr	r3, [r7, #0]
 800329e:	699b      	ldr	r3, [r3, #24]
 80032a0:	009b      	lsls	r3, r3, #2
 80032a2:	693a      	ldr	r2, [r7, #16]
 80032a4:	4313      	orrs	r3, r2
 80032a6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	693a      	ldr	r2, [r7, #16]
 80032ac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	68fa      	ldr	r2, [r7, #12]
 80032b2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80032b4:	683b      	ldr	r3, [r7, #0]
 80032b6:	685a      	ldr	r2, [r3, #4]
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	697a      	ldr	r2, [r7, #20]
 80032c0:	621a      	str	r2, [r3, #32]
}
 80032c2:	bf00      	nop
 80032c4:	371c      	adds	r7, #28
 80032c6:	46bd      	mov	sp, r7
 80032c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032cc:	4770      	bx	lr
 80032ce:	bf00      	nop
 80032d0:	40010000 	.word	0x40010000
 80032d4:	40010400 	.word	0x40010400

080032d8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80032d8:	b480      	push	{r7}
 80032da:	b087      	sub	sp, #28
 80032dc:	af00      	add	r7, sp, #0
 80032de:	6078      	str	r0, [r7, #4]
 80032e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	6a1b      	ldr	r3, [r3, #32]
 80032e6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	6a1b      	ldr	r3, [r3, #32]
 80032f2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	685b      	ldr	r3, [r3, #4]
 80032f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	69db      	ldr	r3, [r3, #28]
 80032fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003306:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	f023 0303 	bic.w	r3, r3, #3
 800330e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003310:	683b      	ldr	r3, [r7, #0]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	68fa      	ldr	r2, [r7, #12]
 8003316:	4313      	orrs	r3, r2
 8003318:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800331a:	697b      	ldr	r3, [r7, #20]
 800331c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003320:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003322:	683b      	ldr	r3, [r7, #0]
 8003324:	689b      	ldr	r3, [r3, #8]
 8003326:	021b      	lsls	r3, r3, #8
 8003328:	697a      	ldr	r2, [r7, #20]
 800332a:	4313      	orrs	r3, r2
 800332c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	4a21      	ldr	r2, [pc, #132]	; (80033b8 <TIM_OC3_SetConfig+0xe0>)
 8003332:	4293      	cmp	r3, r2
 8003334:	d003      	beq.n	800333e <TIM_OC3_SetConfig+0x66>
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	4a20      	ldr	r2, [pc, #128]	; (80033bc <TIM_OC3_SetConfig+0xe4>)
 800333a:	4293      	cmp	r3, r2
 800333c:	d10d      	bne.n	800335a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800333e:	697b      	ldr	r3, [r7, #20]
 8003340:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003344:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003346:	683b      	ldr	r3, [r7, #0]
 8003348:	68db      	ldr	r3, [r3, #12]
 800334a:	021b      	lsls	r3, r3, #8
 800334c:	697a      	ldr	r2, [r7, #20]
 800334e:	4313      	orrs	r3, r2
 8003350:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003352:	697b      	ldr	r3, [r7, #20]
 8003354:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003358:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	4a16      	ldr	r2, [pc, #88]	; (80033b8 <TIM_OC3_SetConfig+0xe0>)
 800335e:	4293      	cmp	r3, r2
 8003360:	d003      	beq.n	800336a <TIM_OC3_SetConfig+0x92>
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	4a15      	ldr	r2, [pc, #84]	; (80033bc <TIM_OC3_SetConfig+0xe4>)
 8003366:	4293      	cmp	r3, r2
 8003368:	d113      	bne.n	8003392 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800336a:	693b      	ldr	r3, [r7, #16]
 800336c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003370:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003372:	693b      	ldr	r3, [r7, #16]
 8003374:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003378:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800337a:	683b      	ldr	r3, [r7, #0]
 800337c:	695b      	ldr	r3, [r3, #20]
 800337e:	011b      	lsls	r3, r3, #4
 8003380:	693a      	ldr	r2, [r7, #16]
 8003382:	4313      	orrs	r3, r2
 8003384:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003386:	683b      	ldr	r3, [r7, #0]
 8003388:	699b      	ldr	r3, [r3, #24]
 800338a:	011b      	lsls	r3, r3, #4
 800338c:	693a      	ldr	r2, [r7, #16]
 800338e:	4313      	orrs	r3, r2
 8003390:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	693a      	ldr	r2, [r7, #16]
 8003396:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	68fa      	ldr	r2, [r7, #12]
 800339c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800339e:	683b      	ldr	r3, [r7, #0]
 80033a0:	685a      	ldr	r2, [r3, #4]
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	697a      	ldr	r2, [r7, #20]
 80033aa:	621a      	str	r2, [r3, #32]
}
 80033ac:	bf00      	nop
 80033ae:	371c      	adds	r7, #28
 80033b0:	46bd      	mov	sp, r7
 80033b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b6:	4770      	bx	lr
 80033b8:	40010000 	.word	0x40010000
 80033bc:	40010400 	.word	0x40010400

080033c0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80033c0:	b480      	push	{r7}
 80033c2:	b087      	sub	sp, #28
 80033c4:	af00      	add	r7, sp, #0
 80033c6:	6078      	str	r0, [r7, #4]
 80033c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	6a1b      	ldr	r3, [r3, #32]
 80033ce:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	6a1b      	ldr	r3, [r3, #32]
 80033da:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	685b      	ldr	r3, [r3, #4]
 80033e0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	69db      	ldr	r3, [r3, #28]
 80033e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80033ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80033f6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80033f8:	683b      	ldr	r3, [r7, #0]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	021b      	lsls	r3, r3, #8
 80033fe:	68fa      	ldr	r2, [r7, #12]
 8003400:	4313      	orrs	r3, r2
 8003402:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003404:	693b      	ldr	r3, [r7, #16]
 8003406:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800340a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800340c:	683b      	ldr	r3, [r7, #0]
 800340e:	689b      	ldr	r3, [r3, #8]
 8003410:	031b      	lsls	r3, r3, #12
 8003412:	693a      	ldr	r2, [r7, #16]
 8003414:	4313      	orrs	r3, r2
 8003416:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	4a12      	ldr	r2, [pc, #72]	; (8003464 <TIM_OC4_SetConfig+0xa4>)
 800341c:	4293      	cmp	r3, r2
 800341e:	d003      	beq.n	8003428 <TIM_OC4_SetConfig+0x68>
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	4a11      	ldr	r2, [pc, #68]	; (8003468 <TIM_OC4_SetConfig+0xa8>)
 8003424:	4293      	cmp	r3, r2
 8003426:	d109      	bne.n	800343c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003428:	697b      	ldr	r3, [r7, #20]
 800342a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800342e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003430:	683b      	ldr	r3, [r7, #0]
 8003432:	695b      	ldr	r3, [r3, #20]
 8003434:	019b      	lsls	r3, r3, #6
 8003436:	697a      	ldr	r2, [r7, #20]
 8003438:	4313      	orrs	r3, r2
 800343a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	697a      	ldr	r2, [r7, #20]
 8003440:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	68fa      	ldr	r2, [r7, #12]
 8003446:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003448:	683b      	ldr	r3, [r7, #0]
 800344a:	685a      	ldr	r2, [r3, #4]
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	693a      	ldr	r2, [r7, #16]
 8003454:	621a      	str	r2, [r3, #32]
}
 8003456:	bf00      	nop
 8003458:	371c      	adds	r7, #28
 800345a:	46bd      	mov	sp, r7
 800345c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003460:	4770      	bx	lr
 8003462:	bf00      	nop
 8003464:	40010000 	.word	0x40010000
 8003468:	40010400 	.word	0x40010400

0800346c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800346c:	b480      	push	{r7}
 800346e:	b087      	sub	sp, #28
 8003470:	af00      	add	r7, sp, #0
 8003472:	60f8      	str	r0, [r7, #12]
 8003474:	60b9      	str	r1, [r7, #8]
 8003476:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003478:	68bb      	ldr	r3, [r7, #8]
 800347a:	f003 031f 	and.w	r3, r3, #31
 800347e:	2201      	movs	r2, #1
 8003480:	fa02 f303 	lsl.w	r3, r2, r3
 8003484:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	6a1a      	ldr	r2, [r3, #32]
 800348a:	697b      	ldr	r3, [r7, #20]
 800348c:	43db      	mvns	r3, r3
 800348e:	401a      	ands	r2, r3
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	6a1a      	ldr	r2, [r3, #32]
 8003498:	68bb      	ldr	r3, [r7, #8]
 800349a:	f003 031f 	and.w	r3, r3, #31
 800349e:	6879      	ldr	r1, [r7, #4]
 80034a0:	fa01 f303 	lsl.w	r3, r1, r3
 80034a4:	431a      	orrs	r2, r3
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	621a      	str	r2, [r3, #32]
}
 80034aa:	bf00      	nop
 80034ac:	371c      	adds	r7, #28
 80034ae:	46bd      	mov	sp, r7
 80034b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b4:	4770      	bx	lr

080034b6 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80034b6:	b580      	push	{r7, lr}
 80034b8:	b082      	sub	sp, #8
 80034ba:	af00      	add	r7, sp, #0
 80034bc:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d101      	bne.n	80034c8 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80034c4:	2301      	movs	r3, #1
 80034c6:	e03f      	b.n	8003548 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80034ce:	b2db      	uxtb	r3, r3
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d106      	bne.n	80034e2 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	2200      	movs	r2, #0
 80034d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80034dc:	6878      	ldr	r0, [r7, #4]
 80034de:	f7fd fc1f 	bl	8000d20 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	2224      	movs	r2, #36	; 0x24
 80034e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	68da      	ldr	r2, [r3, #12]
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80034f8:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80034fa:	6878      	ldr	r0, [r7, #4]
 80034fc:	f000 f928 	bl	8003750 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	691a      	ldr	r2, [r3, #16]
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800350e:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	695a      	ldr	r2, [r3, #20]
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800351e:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	68da      	ldr	r2, [r3, #12]
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800352e:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	2200      	movs	r2, #0
 8003534:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	2220      	movs	r2, #32
 800353a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	2220      	movs	r2, #32
 8003542:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003546:	2300      	movs	r3, #0
}
 8003548:	4618      	mov	r0, r3
 800354a:	3708      	adds	r7, #8
 800354c:	46bd      	mov	sp, r7
 800354e:	bd80      	pop	{r7, pc}

08003550 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003550:	b580      	push	{r7, lr}
 8003552:	b08a      	sub	sp, #40	; 0x28
 8003554:	af02      	add	r7, sp, #8
 8003556:	60f8      	str	r0, [r7, #12]
 8003558:	60b9      	str	r1, [r7, #8]
 800355a:	603b      	str	r3, [r7, #0]
 800355c:	4613      	mov	r3, r2
 800355e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003560:	2300      	movs	r3, #0
 8003562:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800356a:	b2db      	uxtb	r3, r3
 800356c:	2b20      	cmp	r3, #32
 800356e:	d17c      	bne.n	800366a <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003570:	68bb      	ldr	r3, [r7, #8]
 8003572:	2b00      	cmp	r3, #0
 8003574:	d002      	beq.n	800357c <HAL_UART_Transmit+0x2c>
 8003576:	88fb      	ldrh	r3, [r7, #6]
 8003578:	2b00      	cmp	r3, #0
 800357a:	d101      	bne.n	8003580 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800357c:	2301      	movs	r3, #1
 800357e:	e075      	b.n	800366c <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003586:	2b01      	cmp	r3, #1
 8003588:	d101      	bne.n	800358e <HAL_UART_Transmit+0x3e>
 800358a:	2302      	movs	r3, #2
 800358c:	e06e      	b.n	800366c <HAL_UART_Transmit+0x11c>
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	2201      	movs	r2, #1
 8003592:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	2200      	movs	r2, #0
 800359a:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	2221      	movs	r2, #33	; 0x21
 80035a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80035a4:	f7fd fd74 	bl	8001090 <HAL_GetTick>
 80035a8:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	88fa      	ldrh	r2, [r7, #6]
 80035ae:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	88fa      	ldrh	r2, [r7, #6]
 80035b4:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	689b      	ldr	r3, [r3, #8]
 80035ba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80035be:	d108      	bne.n	80035d2 <HAL_UART_Transmit+0x82>
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	691b      	ldr	r3, [r3, #16]
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d104      	bne.n	80035d2 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80035c8:	2300      	movs	r3, #0
 80035ca:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80035cc:	68bb      	ldr	r3, [r7, #8]
 80035ce:	61bb      	str	r3, [r7, #24]
 80035d0:	e003      	b.n	80035da <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80035d2:	68bb      	ldr	r3, [r7, #8]
 80035d4:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80035d6:	2300      	movs	r3, #0
 80035d8:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	2200      	movs	r2, #0
 80035de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80035e2:	e02a      	b.n	800363a <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80035e4:	683b      	ldr	r3, [r7, #0]
 80035e6:	9300      	str	r3, [sp, #0]
 80035e8:	697b      	ldr	r3, [r7, #20]
 80035ea:	2200      	movs	r2, #0
 80035ec:	2180      	movs	r1, #128	; 0x80
 80035ee:	68f8      	ldr	r0, [r7, #12]
 80035f0:	f000 f840 	bl	8003674 <UART_WaitOnFlagUntilTimeout>
 80035f4:	4603      	mov	r3, r0
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d001      	beq.n	80035fe <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80035fa:	2303      	movs	r3, #3
 80035fc:	e036      	b.n	800366c <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80035fe:	69fb      	ldr	r3, [r7, #28]
 8003600:	2b00      	cmp	r3, #0
 8003602:	d10b      	bne.n	800361c <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003604:	69bb      	ldr	r3, [r7, #24]
 8003606:	881b      	ldrh	r3, [r3, #0]
 8003608:	461a      	mov	r2, r3
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003612:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003614:	69bb      	ldr	r3, [r7, #24]
 8003616:	3302      	adds	r3, #2
 8003618:	61bb      	str	r3, [r7, #24]
 800361a:	e007      	b.n	800362c <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800361c:	69fb      	ldr	r3, [r7, #28]
 800361e:	781a      	ldrb	r2, [r3, #0]
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003626:	69fb      	ldr	r3, [r7, #28]
 8003628:	3301      	adds	r3, #1
 800362a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003630:	b29b      	uxth	r3, r3
 8003632:	3b01      	subs	r3, #1
 8003634:	b29a      	uxth	r2, r3
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800363e:	b29b      	uxth	r3, r3
 8003640:	2b00      	cmp	r3, #0
 8003642:	d1cf      	bne.n	80035e4 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003644:	683b      	ldr	r3, [r7, #0]
 8003646:	9300      	str	r3, [sp, #0]
 8003648:	697b      	ldr	r3, [r7, #20]
 800364a:	2200      	movs	r2, #0
 800364c:	2140      	movs	r1, #64	; 0x40
 800364e:	68f8      	ldr	r0, [r7, #12]
 8003650:	f000 f810 	bl	8003674 <UART_WaitOnFlagUntilTimeout>
 8003654:	4603      	mov	r3, r0
 8003656:	2b00      	cmp	r3, #0
 8003658:	d001      	beq.n	800365e <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800365a:	2303      	movs	r3, #3
 800365c:	e006      	b.n	800366c <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	2220      	movs	r2, #32
 8003662:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003666:	2300      	movs	r3, #0
 8003668:	e000      	b.n	800366c <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800366a:	2302      	movs	r3, #2
  }
}
 800366c:	4618      	mov	r0, r3
 800366e:	3720      	adds	r7, #32
 8003670:	46bd      	mov	sp, r7
 8003672:	bd80      	pop	{r7, pc}

08003674 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003674:	b580      	push	{r7, lr}
 8003676:	b090      	sub	sp, #64	; 0x40
 8003678:	af00      	add	r7, sp, #0
 800367a:	60f8      	str	r0, [r7, #12]
 800367c:	60b9      	str	r1, [r7, #8]
 800367e:	603b      	str	r3, [r7, #0]
 8003680:	4613      	mov	r3, r2
 8003682:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003684:	e050      	b.n	8003728 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003686:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003688:	f1b3 3fff 	cmp.w	r3, #4294967295
 800368c:	d04c      	beq.n	8003728 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800368e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003690:	2b00      	cmp	r3, #0
 8003692:	d007      	beq.n	80036a4 <UART_WaitOnFlagUntilTimeout+0x30>
 8003694:	f7fd fcfc 	bl	8001090 <HAL_GetTick>
 8003698:	4602      	mov	r2, r0
 800369a:	683b      	ldr	r3, [r7, #0]
 800369c:	1ad3      	subs	r3, r2, r3
 800369e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80036a0:	429a      	cmp	r2, r3
 80036a2:	d241      	bcs.n	8003728 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	330c      	adds	r3, #12
 80036aa:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80036ae:	e853 3f00 	ldrex	r3, [r3]
 80036b2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80036b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036b6:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80036ba:	63fb      	str	r3, [r7, #60]	; 0x3c
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	330c      	adds	r3, #12
 80036c2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80036c4:	637a      	str	r2, [r7, #52]	; 0x34
 80036c6:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036c8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80036ca:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80036cc:	e841 2300 	strex	r3, r2, [r1]
 80036d0:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80036d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d1e5      	bne.n	80036a4 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	3314      	adds	r3, #20
 80036de:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036e0:	697b      	ldr	r3, [r7, #20]
 80036e2:	e853 3f00 	ldrex	r3, [r3]
 80036e6:	613b      	str	r3, [r7, #16]
   return(result);
 80036e8:	693b      	ldr	r3, [r7, #16]
 80036ea:	f023 0301 	bic.w	r3, r3, #1
 80036ee:	63bb      	str	r3, [r7, #56]	; 0x38
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	3314      	adds	r3, #20
 80036f6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80036f8:	623a      	str	r2, [r7, #32]
 80036fa:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036fc:	69f9      	ldr	r1, [r7, #28]
 80036fe:	6a3a      	ldr	r2, [r7, #32]
 8003700:	e841 2300 	strex	r3, r2, [r1]
 8003704:	61bb      	str	r3, [r7, #24]
   return(result);
 8003706:	69bb      	ldr	r3, [r7, #24]
 8003708:	2b00      	cmp	r3, #0
 800370a:	d1e5      	bne.n	80036d8 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	2220      	movs	r2, #32
 8003710:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	2220      	movs	r2, #32
 8003718:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	2200      	movs	r2, #0
 8003720:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8003724:	2303      	movs	r3, #3
 8003726:	e00f      	b.n	8003748 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	681a      	ldr	r2, [r3, #0]
 800372e:	68bb      	ldr	r3, [r7, #8]
 8003730:	4013      	ands	r3, r2
 8003732:	68ba      	ldr	r2, [r7, #8]
 8003734:	429a      	cmp	r2, r3
 8003736:	bf0c      	ite	eq
 8003738:	2301      	moveq	r3, #1
 800373a:	2300      	movne	r3, #0
 800373c:	b2db      	uxtb	r3, r3
 800373e:	461a      	mov	r2, r3
 8003740:	79fb      	ldrb	r3, [r7, #7]
 8003742:	429a      	cmp	r2, r3
 8003744:	d09f      	beq.n	8003686 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003746:	2300      	movs	r3, #0
}
 8003748:	4618      	mov	r0, r3
 800374a:	3740      	adds	r7, #64	; 0x40
 800374c:	46bd      	mov	sp, r7
 800374e:	bd80      	pop	{r7, pc}

08003750 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003750:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003754:	b0c0      	sub	sp, #256	; 0x100
 8003756:	af00      	add	r7, sp, #0
 8003758:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800375c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	691b      	ldr	r3, [r3, #16]
 8003764:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8003768:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800376c:	68d9      	ldr	r1, [r3, #12]
 800376e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003772:	681a      	ldr	r2, [r3, #0]
 8003774:	ea40 0301 	orr.w	r3, r0, r1
 8003778:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800377a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800377e:	689a      	ldr	r2, [r3, #8]
 8003780:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003784:	691b      	ldr	r3, [r3, #16]
 8003786:	431a      	orrs	r2, r3
 8003788:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800378c:	695b      	ldr	r3, [r3, #20]
 800378e:	431a      	orrs	r2, r3
 8003790:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003794:	69db      	ldr	r3, [r3, #28]
 8003796:	4313      	orrs	r3, r2
 8003798:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800379c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	68db      	ldr	r3, [r3, #12]
 80037a4:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80037a8:	f021 010c 	bic.w	r1, r1, #12
 80037ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80037b0:	681a      	ldr	r2, [r3, #0]
 80037b2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80037b6:	430b      	orrs	r3, r1
 80037b8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80037ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	695b      	ldr	r3, [r3, #20]
 80037c2:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80037c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80037ca:	6999      	ldr	r1, [r3, #24]
 80037cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80037d0:	681a      	ldr	r2, [r3, #0]
 80037d2:	ea40 0301 	orr.w	r3, r0, r1
 80037d6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80037d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80037dc:	681a      	ldr	r2, [r3, #0]
 80037de:	4b8f      	ldr	r3, [pc, #572]	; (8003a1c <UART_SetConfig+0x2cc>)
 80037e0:	429a      	cmp	r2, r3
 80037e2:	d005      	beq.n	80037f0 <UART_SetConfig+0xa0>
 80037e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80037e8:	681a      	ldr	r2, [r3, #0]
 80037ea:	4b8d      	ldr	r3, [pc, #564]	; (8003a20 <UART_SetConfig+0x2d0>)
 80037ec:	429a      	cmp	r2, r3
 80037ee:	d104      	bne.n	80037fa <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80037f0:	f7fe fbfe 	bl	8001ff0 <HAL_RCC_GetPCLK2Freq>
 80037f4:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80037f8:	e003      	b.n	8003802 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80037fa:	f7fe fbe5 	bl	8001fc8 <HAL_RCC_GetPCLK1Freq>
 80037fe:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003802:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003806:	69db      	ldr	r3, [r3, #28]
 8003808:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800380c:	f040 810c 	bne.w	8003a28 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003810:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003814:	2200      	movs	r2, #0
 8003816:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800381a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800381e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8003822:	4622      	mov	r2, r4
 8003824:	462b      	mov	r3, r5
 8003826:	1891      	adds	r1, r2, r2
 8003828:	65b9      	str	r1, [r7, #88]	; 0x58
 800382a:	415b      	adcs	r3, r3
 800382c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800382e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003832:	4621      	mov	r1, r4
 8003834:	eb12 0801 	adds.w	r8, r2, r1
 8003838:	4629      	mov	r1, r5
 800383a:	eb43 0901 	adc.w	r9, r3, r1
 800383e:	f04f 0200 	mov.w	r2, #0
 8003842:	f04f 0300 	mov.w	r3, #0
 8003846:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800384a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800384e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003852:	4690      	mov	r8, r2
 8003854:	4699      	mov	r9, r3
 8003856:	4623      	mov	r3, r4
 8003858:	eb18 0303 	adds.w	r3, r8, r3
 800385c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8003860:	462b      	mov	r3, r5
 8003862:	eb49 0303 	adc.w	r3, r9, r3
 8003866:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800386a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800386e:	685b      	ldr	r3, [r3, #4]
 8003870:	2200      	movs	r2, #0
 8003872:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8003876:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800387a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800387e:	460b      	mov	r3, r1
 8003880:	18db      	adds	r3, r3, r3
 8003882:	653b      	str	r3, [r7, #80]	; 0x50
 8003884:	4613      	mov	r3, r2
 8003886:	eb42 0303 	adc.w	r3, r2, r3
 800388a:	657b      	str	r3, [r7, #84]	; 0x54
 800388c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8003890:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8003894:	f7fc fcfc 	bl	8000290 <__aeabi_uldivmod>
 8003898:	4602      	mov	r2, r0
 800389a:	460b      	mov	r3, r1
 800389c:	4b61      	ldr	r3, [pc, #388]	; (8003a24 <UART_SetConfig+0x2d4>)
 800389e:	fba3 2302 	umull	r2, r3, r3, r2
 80038a2:	095b      	lsrs	r3, r3, #5
 80038a4:	011c      	lsls	r4, r3, #4
 80038a6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80038aa:	2200      	movs	r2, #0
 80038ac:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80038b0:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80038b4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80038b8:	4642      	mov	r2, r8
 80038ba:	464b      	mov	r3, r9
 80038bc:	1891      	adds	r1, r2, r2
 80038be:	64b9      	str	r1, [r7, #72]	; 0x48
 80038c0:	415b      	adcs	r3, r3
 80038c2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80038c4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80038c8:	4641      	mov	r1, r8
 80038ca:	eb12 0a01 	adds.w	sl, r2, r1
 80038ce:	4649      	mov	r1, r9
 80038d0:	eb43 0b01 	adc.w	fp, r3, r1
 80038d4:	f04f 0200 	mov.w	r2, #0
 80038d8:	f04f 0300 	mov.w	r3, #0
 80038dc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80038e0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80038e4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80038e8:	4692      	mov	sl, r2
 80038ea:	469b      	mov	fp, r3
 80038ec:	4643      	mov	r3, r8
 80038ee:	eb1a 0303 	adds.w	r3, sl, r3
 80038f2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80038f6:	464b      	mov	r3, r9
 80038f8:	eb4b 0303 	adc.w	r3, fp, r3
 80038fc:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8003900:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003904:	685b      	ldr	r3, [r3, #4]
 8003906:	2200      	movs	r2, #0
 8003908:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800390c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8003910:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8003914:	460b      	mov	r3, r1
 8003916:	18db      	adds	r3, r3, r3
 8003918:	643b      	str	r3, [r7, #64]	; 0x40
 800391a:	4613      	mov	r3, r2
 800391c:	eb42 0303 	adc.w	r3, r2, r3
 8003920:	647b      	str	r3, [r7, #68]	; 0x44
 8003922:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003926:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800392a:	f7fc fcb1 	bl	8000290 <__aeabi_uldivmod>
 800392e:	4602      	mov	r2, r0
 8003930:	460b      	mov	r3, r1
 8003932:	4611      	mov	r1, r2
 8003934:	4b3b      	ldr	r3, [pc, #236]	; (8003a24 <UART_SetConfig+0x2d4>)
 8003936:	fba3 2301 	umull	r2, r3, r3, r1
 800393a:	095b      	lsrs	r3, r3, #5
 800393c:	2264      	movs	r2, #100	; 0x64
 800393e:	fb02 f303 	mul.w	r3, r2, r3
 8003942:	1acb      	subs	r3, r1, r3
 8003944:	00db      	lsls	r3, r3, #3
 8003946:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800394a:	4b36      	ldr	r3, [pc, #216]	; (8003a24 <UART_SetConfig+0x2d4>)
 800394c:	fba3 2302 	umull	r2, r3, r3, r2
 8003950:	095b      	lsrs	r3, r3, #5
 8003952:	005b      	lsls	r3, r3, #1
 8003954:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003958:	441c      	add	r4, r3
 800395a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800395e:	2200      	movs	r2, #0
 8003960:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003964:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8003968:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800396c:	4642      	mov	r2, r8
 800396e:	464b      	mov	r3, r9
 8003970:	1891      	adds	r1, r2, r2
 8003972:	63b9      	str	r1, [r7, #56]	; 0x38
 8003974:	415b      	adcs	r3, r3
 8003976:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003978:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800397c:	4641      	mov	r1, r8
 800397e:	1851      	adds	r1, r2, r1
 8003980:	6339      	str	r1, [r7, #48]	; 0x30
 8003982:	4649      	mov	r1, r9
 8003984:	414b      	adcs	r3, r1
 8003986:	637b      	str	r3, [r7, #52]	; 0x34
 8003988:	f04f 0200 	mov.w	r2, #0
 800398c:	f04f 0300 	mov.w	r3, #0
 8003990:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8003994:	4659      	mov	r1, fp
 8003996:	00cb      	lsls	r3, r1, #3
 8003998:	4651      	mov	r1, sl
 800399a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800399e:	4651      	mov	r1, sl
 80039a0:	00ca      	lsls	r2, r1, #3
 80039a2:	4610      	mov	r0, r2
 80039a4:	4619      	mov	r1, r3
 80039a6:	4603      	mov	r3, r0
 80039a8:	4642      	mov	r2, r8
 80039aa:	189b      	adds	r3, r3, r2
 80039ac:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80039b0:	464b      	mov	r3, r9
 80039b2:	460a      	mov	r2, r1
 80039b4:	eb42 0303 	adc.w	r3, r2, r3
 80039b8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80039bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80039c0:	685b      	ldr	r3, [r3, #4]
 80039c2:	2200      	movs	r2, #0
 80039c4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80039c8:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80039cc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80039d0:	460b      	mov	r3, r1
 80039d2:	18db      	adds	r3, r3, r3
 80039d4:	62bb      	str	r3, [r7, #40]	; 0x28
 80039d6:	4613      	mov	r3, r2
 80039d8:	eb42 0303 	adc.w	r3, r2, r3
 80039dc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80039de:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80039e2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80039e6:	f7fc fc53 	bl	8000290 <__aeabi_uldivmod>
 80039ea:	4602      	mov	r2, r0
 80039ec:	460b      	mov	r3, r1
 80039ee:	4b0d      	ldr	r3, [pc, #52]	; (8003a24 <UART_SetConfig+0x2d4>)
 80039f0:	fba3 1302 	umull	r1, r3, r3, r2
 80039f4:	095b      	lsrs	r3, r3, #5
 80039f6:	2164      	movs	r1, #100	; 0x64
 80039f8:	fb01 f303 	mul.w	r3, r1, r3
 80039fc:	1ad3      	subs	r3, r2, r3
 80039fe:	00db      	lsls	r3, r3, #3
 8003a00:	3332      	adds	r3, #50	; 0x32
 8003a02:	4a08      	ldr	r2, [pc, #32]	; (8003a24 <UART_SetConfig+0x2d4>)
 8003a04:	fba2 2303 	umull	r2, r3, r2, r3
 8003a08:	095b      	lsrs	r3, r3, #5
 8003a0a:	f003 0207 	and.w	r2, r3, #7
 8003a0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	4422      	add	r2, r4
 8003a16:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003a18:	e105      	b.n	8003c26 <UART_SetConfig+0x4d6>
 8003a1a:	bf00      	nop
 8003a1c:	40011000 	.word	0x40011000
 8003a20:	40011400 	.word	0x40011400
 8003a24:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003a28:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003a2c:	2200      	movs	r2, #0
 8003a2e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8003a32:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8003a36:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8003a3a:	4642      	mov	r2, r8
 8003a3c:	464b      	mov	r3, r9
 8003a3e:	1891      	adds	r1, r2, r2
 8003a40:	6239      	str	r1, [r7, #32]
 8003a42:	415b      	adcs	r3, r3
 8003a44:	627b      	str	r3, [r7, #36]	; 0x24
 8003a46:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003a4a:	4641      	mov	r1, r8
 8003a4c:	1854      	adds	r4, r2, r1
 8003a4e:	4649      	mov	r1, r9
 8003a50:	eb43 0501 	adc.w	r5, r3, r1
 8003a54:	f04f 0200 	mov.w	r2, #0
 8003a58:	f04f 0300 	mov.w	r3, #0
 8003a5c:	00eb      	lsls	r3, r5, #3
 8003a5e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003a62:	00e2      	lsls	r2, r4, #3
 8003a64:	4614      	mov	r4, r2
 8003a66:	461d      	mov	r5, r3
 8003a68:	4643      	mov	r3, r8
 8003a6a:	18e3      	adds	r3, r4, r3
 8003a6c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003a70:	464b      	mov	r3, r9
 8003a72:	eb45 0303 	adc.w	r3, r5, r3
 8003a76:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8003a7a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003a7e:	685b      	ldr	r3, [r3, #4]
 8003a80:	2200      	movs	r2, #0
 8003a82:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8003a86:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003a8a:	f04f 0200 	mov.w	r2, #0
 8003a8e:	f04f 0300 	mov.w	r3, #0
 8003a92:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8003a96:	4629      	mov	r1, r5
 8003a98:	008b      	lsls	r3, r1, #2
 8003a9a:	4621      	mov	r1, r4
 8003a9c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003aa0:	4621      	mov	r1, r4
 8003aa2:	008a      	lsls	r2, r1, #2
 8003aa4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8003aa8:	f7fc fbf2 	bl	8000290 <__aeabi_uldivmod>
 8003aac:	4602      	mov	r2, r0
 8003aae:	460b      	mov	r3, r1
 8003ab0:	4b60      	ldr	r3, [pc, #384]	; (8003c34 <UART_SetConfig+0x4e4>)
 8003ab2:	fba3 2302 	umull	r2, r3, r3, r2
 8003ab6:	095b      	lsrs	r3, r3, #5
 8003ab8:	011c      	lsls	r4, r3, #4
 8003aba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003abe:	2200      	movs	r2, #0
 8003ac0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8003ac4:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8003ac8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8003acc:	4642      	mov	r2, r8
 8003ace:	464b      	mov	r3, r9
 8003ad0:	1891      	adds	r1, r2, r2
 8003ad2:	61b9      	str	r1, [r7, #24]
 8003ad4:	415b      	adcs	r3, r3
 8003ad6:	61fb      	str	r3, [r7, #28]
 8003ad8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003adc:	4641      	mov	r1, r8
 8003ade:	1851      	adds	r1, r2, r1
 8003ae0:	6139      	str	r1, [r7, #16]
 8003ae2:	4649      	mov	r1, r9
 8003ae4:	414b      	adcs	r3, r1
 8003ae6:	617b      	str	r3, [r7, #20]
 8003ae8:	f04f 0200 	mov.w	r2, #0
 8003aec:	f04f 0300 	mov.w	r3, #0
 8003af0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003af4:	4659      	mov	r1, fp
 8003af6:	00cb      	lsls	r3, r1, #3
 8003af8:	4651      	mov	r1, sl
 8003afa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003afe:	4651      	mov	r1, sl
 8003b00:	00ca      	lsls	r2, r1, #3
 8003b02:	4610      	mov	r0, r2
 8003b04:	4619      	mov	r1, r3
 8003b06:	4603      	mov	r3, r0
 8003b08:	4642      	mov	r2, r8
 8003b0a:	189b      	adds	r3, r3, r2
 8003b0c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003b10:	464b      	mov	r3, r9
 8003b12:	460a      	mov	r2, r1
 8003b14:	eb42 0303 	adc.w	r3, r2, r3
 8003b18:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8003b1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003b20:	685b      	ldr	r3, [r3, #4]
 8003b22:	2200      	movs	r2, #0
 8003b24:	67bb      	str	r3, [r7, #120]	; 0x78
 8003b26:	67fa      	str	r2, [r7, #124]	; 0x7c
 8003b28:	f04f 0200 	mov.w	r2, #0
 8003b2c:	f04f 0300 	mov.w	r3, #0
 8003b30:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8003b34:	4649      	mov	r1, r9
 8003b36:	008b      	lsls	r3, r1, #2
 8003b38:	4641      	mov	r1, r8
 8003b3a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003b3e:	4641      	mov	r1, r8
 8003b40:	008a      	lsls	r2, r1, #2
 8003b42:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8003b46:	f7fc fba3 	bl	8000290 <__aeabi_uldivmod>
 8003b4a:	4602      	mov	r2, r0
 8003b4c:	460b      	mov	r3, r1
 8003b4e:	4b39      	ldr	r3, [pc, #228]	; (8003c34 <UART_SetConfig+0x4e4>)
 8003b50:	fba3 1302 	umull	r1, r3, r3, r2
 8003b54:	095b      	lsrs	r3, r3, #5
 8003b56:	2164      	movs	r1, #100	; 0x64
 8003b58:	fb01 f303 	mul.w	r3, r1, r3
 8003b5c:	1ad3      	subs	r3, r2, r3
 8003b5e:	011b      	lsls	r3, r3, #4
 8003b60:	3332      	adds	r3, #50	; 0x32
 8003b62:	4a34      	ldr	r2, [pc, #208]	; (8003c34 <UART_SetConfig+0x4e4>)
 8003b64:	fba2 2303 	umull	r2, r3, r2, r3
 8003b68:	095b      	lsrs	r3, r3, #5
 8003b6a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003b6e:	441c      	add	r4, r3
 8003b70:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003b74:	2200      	movs	r2, #0
 8003b76:	673b      	str	r3, [r7, #112]	; 0x70
 8003b78:	677a      	str	r2, [r7, #116]	; 0x74
 8003b7a:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8003b7e:	4642      	mov	r2, r8
 8003b80:	464b      	mov	r3, r9
 8003b82:	1891      	adds	r1, r2, r2
 8003b84:	60b9      	str	r1, [r7, #8]
 8003b86:	415b      	adcs	r3, r3
 8003b88:	60fb      	str	r3, [r7, #12]
 8003b8a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003b8e:	4641      	mov	r1, r8
 8003b90:	1851      	adds	r1, r2, r1
 8003b92:	6039      	str	r1, [r7, #0]
 8003b94:	4649      	mov	r1, r9
 8003b96:	414b      	adcs	r3, r1
 8003b98:	607b      	str	r3, [r7, #4]
 8003b9a:	f04f 0200 	mov.w	r2, #0
 8003b9e:	f04f 0300 	mov.w	r3, #0
 8003ba2:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003ba6:	4659      	mov	r1, fp
 8003ba8:	00cb      	lsls	r3, r1, #3
 8003baa:	4651      	mov	r1, sl
 8003bac:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003bb0:	4651      	mov	r1, sl
 8003bb2:	00ca      	lsls	r2, r1, #3
 8003bb4:	4610      	mov	r0, r2
 8003bb6:	4619      	mov	r1, r3
 8003bb8:	4603      	mov	r3, r0
 8003bba:	4642      	mov	r2, r8
 8003bbc:	189b      	adds	r3, r3, r2
 8003bbe:	66bb      	str	r3, [r7, #104]	; 0x68
 8003bc0:	464b      	mov	r3, r9
 8003bc2:	460a      	mov	r2, r1
 8003bc4:	eb42 0303 	adc.w	r3, r2, r3
 8003bc8:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003bca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003bce:	685b      	ldr	r3, [r3, #4]
 8003bd0:	2200      	movs	r2, #0
 8003bd2:	663b      	str	r3, [r7, #96]	; 0x60
 8003bd4:	667a      	str	r2, [r7, #100]	; 0x64
 8003bd6:	f04f 0200 	mov.w	r2, #0
 8003bda:	f04f 0300 	mov.w	r3, #0
 8003bde:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8003be2:	4649      	mov	r1, r9
 8003be4:	008b      	lsls	r3, r1, #2
 8003be6:	4641      	mov	r1, r8
 8003be8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003bec:	4641      	mov	r1, r8
 8003bee:	008a      	lsls	r2, r1, #2
 8003bf0:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8003bf4:	f7fc fb4c 	bl	8000290 <__aeabi_uldivmod>
 8003bf8:	4602      	mov	r2, r0
 8003bfa:	460b      	mov	r3, r1
 8003bfc:	4b0d      	ldr	r3, [pc, #52]	; (8003c34 <UART_SetConfig+0x4e4>)
 8003bfe:	fba3 1302 	umull	r1, r3, r3, r2
 8003c02:	095b      	lsrs	r3, r3, #5
 8003c04:	2164      	movs	r1, #100	; 0x64
 8003c06:	fb01 f303 	mul.w	r3, r1, r3
 8003c0a:	1ad3      	subs	r3, r2, r3
 8003c0c:	011b      	lsls	r3, r3, #4
 8003c0e:	3332      	adds	r3, #50	; 0x32
 8003c10:	4a08      	ldr	r2, [pc, #32]	; (8003c34 <UART_SetConfig+0x4e4>)
 8003c12:	fba2 2303 	umull	r2, r3, r2, r3
 8003c16:	095b      	lsrs	r3, r3, #5
 8003c18:	f003 020f 	and.w	r2, r3, #15
 8003c1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	4422      	add	r2, r4
 8003c24:	609a      	str	r2, [r3, #8]
}
 8003c26:	bf00      	nop
 8003c28:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8003c2c:	46bd      	mov	sp, r7
 8003c2e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003c32:	bf00      	nop
 8003c34:	51eb851f 	.word	0x51eb851f

08003c38 <reset>:
 *      Author: user
 */
#include "PIDLoop.h"


void reset(PIDLoop *pid) {
 8003c38:	b480      	push	{r7}
 8003c3a:	b083      	sub	sp, #12
 8003c3c:	af00      	add	r7, sp, #0
 8003c3e:	6078      	str	r0, [r7, #4]
	pid->m_command = PIXY_RCS_CENTER_POS;
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8003c46:	601a      	str	r2, [r3, #0]
	//rcs_setPos(pid->m_axis,pid->m_command);
	pid->m_prevError = 0x80000000L;
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8003c4e:	615a      	str	r2, [r3, #20]
}
 8003c50:	bf00      	nop
 8003c52:	370c      	adds	r7, #12
 8003c54:	46bd      	mov	sp, r7
 8003c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c5a:	4770      	bx	lr

08003c5c <PIDLoop_init>:


void PIDLoop_init(PIDLoop *pid, int32_t pgain, int32_t igain, int32_t dgain,uint8_t axis) {
 8003c5c:	b580      	push	{r7, lr}
 8003c5e:	b084      	sub	sp, #16
 8003c60:	af00      	add	r7, sp, #0
 8003c62:	60f8      	str	r0, [r7, #12]
 8003c64:	60b9      	str	r1, [r7, #8]
 8003c66:	607a      	str	r2, [r7, #4]
 8003c68:	603b      	str	r3, [r7, #0]
	pid->m_pgain = pgain;
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	68ba      	ldr	r2, [r7, #8]
 8003c6e:	609a      	str	r2, [r3, #8]
	pid->m_igain = igain;
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	687a      	ldr	r2, [r7, #4]
 8003c74:	60da      	str	r2, [r3, #12]
	pid->m_dgain = dgain;
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	683a      	ldr	r2, [r7, #0]
 8003c7a:	611a      	str	r2, [r3, #16]
	pid->m_axis=axis;
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	7e3a      	ldrb	r2, [r7, #24]
 8003c80:	711a      	strb	r2, [r3, #4]

	reset(pid);
 8003c82:	68f8      	ldr	r0, [r7, #12]
 8003c84:	f7ff ffd8 	bl	8003c38 <reset>
}
 8003c88:	bf00      	nop
 8003c8a:	3710      	adds	r7, #16
 8003c8c:	46bd      	mov	sp, r7
 8003c8e:	bd80      	pop	{r7, pc}

08003c90 <PIDLoop_update>:

void PIDLoop_update(PIDLoop *pid, int32_t error) {
 8003c90:	b480      	push	{r7}
 8003c92:	b085      	sub	sp, #20
 8003c94:	af00      	add	r7, sp, #0
 8003c96:	6078      	str	r0, [r7, #4]
 8003c98:	6039      	str	r1, [r7, #0]
	int32_t pid_value;

	if (pid->m_prevError != 0x80000000L) {
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	695b      	ldr	r3, [r3, #20]
 8003c9e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003ca2:	d046      	beq.n	8003d32 <PIDLoop_update+0xa2>
		// integrate integral


		 pid->m_integral += error;
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	699a      	ldr	r2, [r3, #24]
 8003ca8:	683b      	ldr	r3, [r7, #0]
 8003caa:	441a      	add	r2, r3
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	619a      	str	r2, [r3, #24]
		 // bound the integral
		 if (pid->m_integral > PID_MAX_INTEGRAL)
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	699b      	ldr	r3, [r3, #24]
 8003cb4:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8003cb8:	dd04      	ble.n	8003cc4 <PIDLoop_update+0x34>
		 pid->m_integral = PID_MAX_INTEGRAL;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8003cc0:	619a      	str	r2, [r3, #24]
 8003cc2:	e007      	b.n	8003cd4 <PIDLoop_update+0x44>
		 else if (pid->m_integral < -PID_MAX_INTEGRAL)
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	699b      	ldr	r3, [r3, #24]
 8003cc8:	f513 6ffa 	cmn.w	r3, #2000	; 0x7d0
 8003ccc:	da02      	bge.n	8003cd4 <PIDLoop_update+0x44>
		 pid->m_integral = -PID_MAX_INTEGRAL;
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	4a1c      	ldr	r2, [pc, #112]	; (8003d44 <PIDLoop_update+0xb4>)
 8003cd2:	619a      	str	r2, [r3, #24]



		 // calculate PID term

		 pid_value = (error * (pid->m_pgain) + (((pid->m_integral) * (pid->m_igain)) >> 4)
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	689b      	ldr	r3, [r3, #8]
 8003cd8:	683a      	ldr	r2, [r7, #0]
 8003cda:	fb03 f202 	mul.w	r2, r3, r2
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	699b      	ldr	r3, [r3, #24]
 8003ce2:	6879      	ldr	r1, [r7, #4]
 8003ce4:	68c9      	ldr	r1, [r1, #12]
 8003ce6:	fb01 f303 	mul.w	r3, r1, r3
 8003cea:	111b      	asrs	r3, r3, #4
 8003cec:	441a      	add	r2, r3
		 + (error - (pid->m_prevError)) * (pid-> m_dgain)) >> 10;
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	695b      	ldr	r3, [r3, #20]
 8003cf2:	6839      	ldr	r1, [r7, #0]
 8003cf4:	1acb      	subs	r3, r1, r3
 8003cf6:	6879      	ldr	r1, [r7, #4]
 8003cf8:	6909      	ldr	r1, [r1, #16]
 8003cfa:	fb01 f303 	mul.w	r3, r1, r3
 8003cfe:	4413      	add	r3, r2
		 pid_value = (error * (pid->m_pgain) + (((pid->m_integral) * (pid->m_igain)) >> 4)
 8003d00:	129b      	asrs	r3, r3, #10
 8003d02:	60fb      	str	r3, [r7, #12]

		pid->m_command += pid_value;
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681a      	ldr	r2, [r3, #0]
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	441a      	add	r2, r3
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	601a      	str	r2, [r3, #0]
		if (pid->m_command > PIXY_RCS_MAX_POS)
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003d18:	dd04      	ble.n	8003d24 <PIDLoop_update+0x94>
			pid->m_command = PIXY_RCS_MAX_POS;
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003d20:	601a      	str	r2, [r3, #0]
 8003d22:	e006      	b.n	8003d32 <PIDLoop_update+0xa2>
		else if (pid->m_command < PIXY_RCS_MIN_POS)
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	da02      	bge.n	8003d32 <PIDLoop_update+0xa2>
			pid->m_command = PIXY_RCS_MIN_POS;
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	2200      	movs	r2, #0
 8003d30:	601a      	str	r2, [r3, #0]

		//rcs_setPos(pid->m_axis,pid->m_command);
	}

	// retain the previous error val so we can calc the derivative
	pid->m_prevError = error;
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	683a      	ldr	r2, [r7, #0]
 8003d36:	615a      	str	r2, [r3, #20]
}
 8003d38:	bf00      	nop
 8003d3a:	3714      	adds	r7, #20
 8003d3c:	46bd      	mov	sp, r7
 8003d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d42:	4770      	bx	lr
 8003d44:	fffff830 	.word	0xfffff830

08003d48 <getSync>:
uint8_t numBlocks;

Block *blocks = NULL;
Pixy2 pixy;

int16_t getSync() {
 8003d48:	b580      	push	{r7, lr}
 8003d4a:	b084      	sub	sp, #16
 8003d4c:	af00      	add	r7, sp, #0
	uint8_t i, j, c, cprev;
	int16_t res;
	uint16_t start;

	// parse bytes until we find sync
	for (i = j = 0, cprev = 0; true; i++) {
 8003d4e:	2300      	movs	r3, #0
 8003d50:	73bb      	strb	r3, [r7, #14]
 8003d52:	7bbb      	ldrb	r3, [r7, #14]
 8003d54:	73fb      	strb	r3, [r7, #15]
 8003d56:	2300      	movs	r3, #0
 8003d58:	737b      	strb	r3, [r7, #13]
		res = recv(&c, 1, NULL);
 8003d5a:	1cfb      	adds	r3, r7, #3
 8003d5c:	2200      	movs	r2, #0
 8003d5e:	2101      	movs	r1, #1
 8003d60:	4618      	mov	r0, r3
 8003d62:	f000 fb7f 	bl	8004464 <recv>
 8003d66:	4603      	mov	r3, r0
 8003d68:	80fb      	strh	r3, [r7, #6]
		if (res >= PIXY_RESULT_OK) {
 8003d6a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	db1f      	blt.n	8003db2 <getSync+0x6a>
			// since we're using little endian, previous byte is least significant byte
			start = cprev;
 8003d72:	7b7b      	ldrb	r3, [r7, #13]
 8003d74:	80bb      	strh	r3, [r7, #4]
			// current byte is most significant byte
			start |= c << 8;
 8003d76:	78fb      	ldrb	r3, [r7, #3]
 8003d78:	021b      	lsls	r3, r3, #8
 8003d7a:	b21a      	sxth	r2, r3
 8003d7c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8003d80:	4313      	orrs	r3, r2
 8003d82:	b21b      	sxth	r3, r3
 8003d84:	80bb      	strh	r3, [r7, #4]
			cprev = c;
 8003d86:	78fb      	ldrb	r3, [r7, #3]
 8003d88:	737b      	strb	r3, [r7, #13]
			if (start == PIXY_CHECKSUM_SYNC) {
 8003d8a:	88bb      	ldrh	r3, [r7, #4]
 8003d8c:	f24c 12af 	movw	r2, #49583	; 0xc1af
 8003d90:	4293      	cmp	r3, r2
 8003d92:	d104      	bne.n	8003d9e <getSync+0x56>
				pixy.m_cs = true;
 8003d94:	4b19      	ldr	r3, [pc, #100]	; (8003dfc <getSync+0xb4>)
 8003d96:	2201      	movs	r2, #1
 8003d98:	749a      	strb	r2, [r3, #18]
				return PIXY_RESULT_OK;
 8003d9a:	2300      	movs	r3, #0
 8003d9c:	e029      	b.n	8003df2 <getSync+0xaa>
			}
			if (start == PIXY_NO_CHECKSUM_SYNC) {
 8003d9e:	88bb      	ldrh	r3, [r7, #4]
 8003da0:	f24c 12ae 	movw	r2, #49582	; 0xc1ae
 8003da4:	4293      	cmp	r3, r2
 8003da6:	d104      	bne.n	8003db2 <getSync+0x6a>
				pixy.m_cs = false;
 8003da8:	4b14      	ldr	r3, [pc, #80]	; (8003dfc <getSync+0xb4>)
 8003daa:	2200      	movs	r2, #0
 8003dac:	749a      	strb	r2, [r3, #18]
				return PIXY_RESULT_OK;
 8003dae:	2300      	movs	r3, #0
 8003db0:	e01f      	b.n	8003df2 <getSync+0xaa>
			}
		}
		// If we've read some bytes and no sync, then wait and try again.
		// And do that several more times before we give up.
		// Pixy guarantees to respond within 100us.
		if (i >= 4) {
 8003db2:	7bfb      	ldrb	r3, [r7, #15]
 8003db4:	2b03      	cmp	r3, #3
 8003db6:	d918      	bls.n	8003dea <getSync+0xa2>
			if (j >= 4) {
 8003db8:	7bbb      	ldrb	r3, [r7, #14]
 8003dba:	2b03      	cmp	r3, #3
 8003dbc:	d905      	bls.n	8003dca <getSync+0x82>
#ifdef PIXY_DEBUG
				printf("error: no response\r\n");
 8003dbe:	4810      	ldr	r0, [pc, #64]	; (8003e00 <getSync+0xb8>)
 8003dc0:	f000 fe60 	bl	8004a84 <puts>
#endif
				return PIXY_RESULT_ERROR;
 8003dc4:	f04f 33ff 	mov.w	r3, #4294967295
 8003dc8:	e013      	b.n	8003df2 <getSync+0xaa>
			}

			//delay_us(25);
			for (int i = 0; i < 1800 * 25; i++)
 8003dca:	2300      	movs	r3, #0
 8003dcc:	60bb      	str	r3, [r7, #8]
 8003dce:	e002      	b.n	8003dd6 <getSync+0x8e>
 8003dd0:	68bb      	ldr	r3, [r7, #8]
 8003dd2:	3301      	adds	r3, #1
 8003dd4:	60bb      	str	r3, [r7, #8]
 8003dd6:	68bb      	ldr	r3, [r7, #8]
 8003dd8:	f64a 72c7 	movw	r2, #44999	; 0xafc7
 8003ddc:	4293      	cmp	r3, r2
 8003dde:	ddf7      	ble.n	8003dd0 <getSync+0x88>
				;

			j++;
 8003de0:	7bbb      	ldrb	r3, [r7, #14]
 8003de2:	3301      	adds	r3, #1
 8003de4:	73bb      	strb	r3, [r7, #14]
			i = 0;
 8003de6:	2300      	movs	r3, #0
 8003de8:	73fb      	strb	r3, [r7, #15]
	for (i = j = 0, cprev = 0; true; i++) {
 8003dea:	7bfb      	ldrb	r3, [r7, #15]
 8003dec:	3301      	adds	r3, #1
 8003dee:	73fb      	strb	r3, [r7, #15]
		res = recv(&c, 1, NULL);
 8003df0:	e7b3      	b.n	8003d5a <getSync+0x12>
		}
	}
}
 8003df2:	4618      	mov	r0, r3
 8003df4:	3710      	adds	r7, #16
 8003df6:	46bd      	mov	sp, r7
 8003df8:	bd80      	pop	{r7, pc}
 8003dfa:	bf00      	nop
 8003dfc:	200001c8 	.word	0x200001c8
 8003e00:	08005b94 	.word	0x08005b94

08003e04 <recvPacket>:

int16_t recvPacket() {
 8003e04:	b580      	push	{r7, lr}
 8003e06:	b082      	sub	sp, #8
 8003e08:	af00      	add	r7, sp, #0
	uint16_t csCalc, csSerial;
	int16_t res;

	res = getSync();
 8003e0a:	f7ff ff9d 	bl	8003d48 <getSync>
 8003e0e:	4603      	mov	r3, r0
 8003e10:	80fb      	strh	r3, [r7, #6]

	if (res < 0)
 8003e12:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	da02      	bge.n	8003e20 <recvPacket+0x1c>
		return res;
 8003e1a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003e1e:	e068      	b.n	8003ef2 <recvPacket+0xee>

	if (pixy.m_cs) {
 8003e20:	4b36      	ldr	r3, [pc, #216]	; (8003efc <recvPacket+0xf8>)
 8003e22:	7c9b      	ldrb	r3, [r3, #18]
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d038      	beq.n	8003e9a <recvPacket+0x96>
		res = recv(pixy.m_buf, 4, NULL);
 8003e28:	4b34      	ldr	r3, [pc, #208]	; (8003efc <recvPacket+0xf8>)
 8003e2a:	689b      	ldr	r3, [r3, #8]
 8003e2c:	2200      	movs	r2, #0
 8003e2e:	2104      	movs	r1, #4
 8003e30:	4618      	mov	r0, r3
 8003e32:	f000 fb17 	bl	8004464 <recv>
 8003e36:	4603      	mov	r3, r0
 8003e38:	80fb      	strh	r3, [r7, #6]

		if (res < 0)
 8003e3a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	da02      	bge.n	8003e48 <recvPacket+0x44>
			return res;
 8003e42:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003e46:	e054      	b.n	8003ef2 <recvPacket+0xee>

		pixy.m_type = pixy.m_buf[0];
 8003e48:	4b2c      	ldr	r3, [pc, #176]	; (8003efc <recvPacket+0xf8>)
 8003e4a:	689b      	ldr	r3, [r3, #8]
 8003e4c:	781a      	ldrb	r2, [r3, #0]
 8003e4e:	4b2b      	ldr	r3, [pc, #172]	; (8003efc <recvPacket+0xf8>)
 8003e50:	741a      	strb	r2, [r3, #16]
		pixy.m_length = pixy.m_buf[1];
 8003e52:	4b2a      	ldr	r3, [pc, #168]	; (8003efc <recvPacket+0xf8>)
 8003e54:	689b      	ldr	r3, [r3, #8]
 8003e56:	785a      	ldrb	r2, [r3, #1]
 8003e58:	4b28      	ldr	r3, [pc, #160]	; (8003efc <recvPacket+0xf8>)
 8003e5a:	745a      	strb	r2, [r3, #17]

		csSerial = *(uint16_t*) &(pixy.m_buf[2]);
 8003e5c:	4b27      	ldr	r3, [pc, #156]	; (8003efc <recvPacket+0xf8>)
 8003e5e:	689b      	ldr	r3, [r3, #8]
 8003e60:	885b      	ldrh	r3, [r3, #2]
 8003e62:	80bb      	strh	r3, [r7, #4]

		res = recv(pixy.m_buf, pixy.m_length, &csCalc);
 8003e64:	4b25      	ldr	r3, [pc, #148]	; (8003efc <recvPacket+0xf8>)
 8003e66:	689b      	ldr	r3, [r3, #8]
 8003e68:	4a24      	ldr	r2, [pc, #144]	; (8003efc <recvPacket+0xf8>)
 8003e6a:	7c51      	ldrb	r1, [r2, #17]
 8003e6c:	1cba      	adds	r2, r7, #2
 8003e6e:	4618      	mov	r0, r3
 8003e70:	f000 faf8 	bl	8004464 <recv>
 8003e74:	4603      	mov	r3, r0
 8003e76:	80fb      	strh	r3, [r7, #6]

		if (res < 0)
 8003e78:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	da02      	bge.n	8003e86 <recvPacket+0x82>
			return res;
 8003e80:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003e84:	e035      	b.n	8003ef2 <recvPacket+0xee>

		if (csSerial != csCalc) {
 8003e86:	887b      	ldrh	r3, [r7, #2]
 8003e88:	88ba      	ldrh	r2, [r7, #4]
 8003e8a:	429a      	cmp	r2, r3
 8003e8c:	d030      	beq.n	8003ef0 <recvPacket+0xec>
#ifdef PIXY_DEBUG
			printf("error: checksum\r\n");
 8003e8e:	481c      	ldr	r0, [pc, #112]	; (8003f00 <recvPacket+0xfc>)
 8003e90:	f000 fdf8 	bl	8004a84 <puts>
#endif
			return PIXY_RESULT_CHECKSUM_ERROR;
 8003e94:	f06f 0302 	mvn.w	r3, #2
 8003e98:	e02b      	b.n	8003ef2 <recvPacket+0xee>
		}
	} else {
		res = recv(pixy.m_buf, 2, NULL);
 8003e9a:	4b18      	ldr	r3, [pc, #96]	; (8003efc <recvPacket+0xf8>)
 8003e9c:	689b      	ldr	r3, [r3, #8]
 8003e9e:	2200      	movs	r2, #0
 8003ea0:	2102      	movs	r1, #2
 8003ea2:	4618      	mov	r0, r3
 8003ea4:	f000 fade 	bl	8004464 <recv>
 8003ea8:	4603      	mov	r3, r0
 8003eaa:	80fb      	strh	r3, [r7, #6]

		if (res < 0)
 8003eac:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	da02      	bge.n	8003eba <recvPacket+0xb6>
			return res;
 8003eb4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003eb8:	e01b      	b.n	8003ef2 <recvPacket+0xee>

		pixy.m_type = pixy.m_buf[0];
 8003eba:	4b10      	ldr	r3, [pc, #64]	; (8003efc <recvPacket+0xf8>)
 8003ebc:	689b      	ldr	r3, [r3, #8]
 8003ebe:	781a      	ldrb	r2, [r3, #0]
 8003ec0:	4b0e      	ldr	r3, [pc, #56]	; (8003efc <recvPacket+0xf8>)
 8003ec2:	741a      	strb	r2, [r3, #16]
		pixy.m_length = pixy.m_buf[1];
 8003ec4:	4b0d      	ldr	r3, [pc, #52]	; (8003efc <recvPacket+0xf8>)
 8003ec6:	689b      	ldr	r3, [r3, #8]
 8003ec8:	785a      	ldrb	r2, [r3, #1]
 8003eca:	4b0c      	ldr	r3, [pc, #48]	; (8003efc <recvPacket+0xf8>)
 8003ecc:	745a      	strb	r2, [r3, #17]

		res = recv(pixy.m_buf, pixy.m_length, NULL);
 8003ece:	4b0b      	ldr	r3, [pc, #44]	; (8003efc <recvPacket+0xf8>)
 8003ed0:	689b      	ldr	r3, [r3, #8]
 8003ed2:	4a0a      	ldr	r2, [pc, #40]	; (8003efc <recvPacket+0xf8>)
 8003ed4:	7c51      	ldrb	r1, [r2, #17]
 8003ed6:	2200      	movs	r2, #0
 8003ed8:	4618      	mov	r0, r3
 8003eda:	f000 fac3 	bl	8004464 <recv>
 8003ede:	4603      	mov	r3, r0
 8003ee0:	80fb      	strh	r3, [r7, #6]

		if (res < 0)
 8003ee2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	da02      	bge.n	8003ef0 <recvPacket+0xec>
			return res;
 8003eea:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003eee:	e000      	b.n	8003ef2 <recvPacket+0xee>
	}
	return PIXY_RESULT_OK;
 8003ef0:	2300      	movs	r3, #0
}
 8003ef2:	4618      	mov	r0, r3
 8003ef4:	3708      	adds	r7, #8
 8003ef6:	46bd      	mov	sp, r7
 8003ef8:	bd80      	pop	{r7, pc}
 8003efa:	bf00      	nop
 8003efc:	200001c8 	.word	0x200001c8
 8003f00:	08005ba8 	.word	0x08005ba8

08003f04 <sendPacket>:

int16_t sendPacket() {
 8003f04:	b580      	push	{r7, lr}
 8003f06:	af00      	add	r7, sp, #0
	// write header info at beginnig of buffer
	pixy.m_buf[0] = PIXY_NO_CHECKSUM_SYNC & 0xff;
 8003f08:	4b10      	ldr	r3, [pc, #64]	; (8003f4c <sendPacket+0x48>)
 8003f0a:	689b      	ldr	r3, [r3, #8]
 8003f0c:	22ae      	movs	r2, #174	; 0xae
 8003f0e:	701a      	strb	r2, [r3, #0]
	pixy.m_buf[1] = PIXY_NO_CHECKSUM_SYNC >> 8;
 8003f10:	4b0e      	ldr	r3, [pc, #56]	; (8003f4c <sendPacket+0x48>)
 8003f12:	689b      	ldr	r3, [r3, #8]
 8003f14:	3301      	adds	r3, #1
 8003f16:	22c1      	movs	r2, #193	; 0xc1
 8003f18:	701a      	strb	r2, [r3, #0]
	pixy.m_buf[2] = pixy.m_type;
 8003f1a:	4b0c      	ldr	r3, [pc, #48]	; (8003f4c <sendPacket+0x48>)
 8003f1c:	689b      	ldr	r3, [r3, #8]
 8003f1e:	3302      	adds	r3, #2
 8003f20:	4a0a      	ldr	r2, [pc, #40]	; (8003f4c <sendPacket+0x48>)
 8003f22:	7c12      	ldrb	r2, [r2, #16]
 8003f24:	701a      	strb	r2, [r3, #0]
	pixy.m_buf[3] = pixy.m_length;
 8003f26:	4b09      	ldr	r3, [pc, #36]	; (8003f4c <sendPacket+0x48>)
 8003f28:	689b      	ldr	r3, [r3, #8]
 8003f2a:	3303      	adds	r3, #3
 8003f2c:	4a07      	ldr	r2, [pc, #28]	; (8003f4c <sendPacket+0x48>)
 8003f2e:	7c52      	ldrb	r2, [r2, #17]
 8003f30:	701a      	strb	r2, [r3, #0]
	// send whole thing -- header and data in one call

	return send(pixy.m_buf, pixy.m_length + PIXY_SEND_HEADER_SIZE);
 8003f32:	4b06      	ldr	r3, [pc, #24]	; (8003f4c <sendPacket+0x48>)
 8003f34:	689a      	ldr	r2, [r3, #8]
 8003f36:	4b05      	ldr	r3, [pc, #20]	; (8003f4c <sendPacket+0x48>)
 8003f38:	7c5b      	ldrb	r3, [r3, #17]
 8003f3a:	3304      	adds	r3, #4
 8003f3c:	b2db      	uxtb	r3, r3
 8003f3e:	4619      	mov	r1, r3
 8003f40:	4610      	mov	r0, r2
 8003f42:	f000 fadf 	bl	8004504 <send>
 8003f46:	4603      	mov	r3, r0
}
 8003f48:	4618      	mov	r0, r3
 8003f4a:	bd80      	pop	{r7, pc}
 8003f4c:	200001c8 	.word	0x200001c8

08003f50 <pixy2_getVersion>:

int8_t pixy2_getVersion() {
 8003f50:	b580      	push	{r7, lr}
 8003f52:	af00      	add	r7, sp, #0
	pixy.m_length = 0;
 8003f54:	4b11      	ldr	r3, [pc, #68]	; (8003f9c <pixy2_getVersion+0x4c>)
 8003f56:	2200      	movs	r2, #0
 8003f58:	745a      	strb	r2, [r3, #17]
	pixy.m_type = PIXY_TYPE_REQUEST_VERSION;
 8003f5a:	4b10      	ldr	r3, [pc, #64]	; (8003f9c <pixy2_getVersion+0x4c>)
 8003f5c:	220e      	movs	r2, #14
 8003f5e:	741a      	strb	r2, [r3, #16]
	sendPacket();
 8003f60:	f7ff ffd0 	bl	8003f04 <sendPacket>

	if (recvPacket() == 0) {
 8003f64:	f7ff ff4e 	bl	8003e04 <recvPacket>
 8003f68:	4603      	mov	r3, r0
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d112      	bne.n	8003f94 <pixy2_getVersion+0x44>
		if (pixy.m_type == PIXY_TYPE_RESPONSE_VERSION) {
 8003f6e:	4b0b      	ldr	r3, [pc, #44]	; (8003f9c <pixy2_getVersion+0x4c>)
 8003f70:	7c1b      	ldrb	r3, [r3, #16]
 8003f72:	2b0f      	cmp	r3, #15
 8003f74:	d107      	bne.n	8003f86 <pixy2_getVersion+0x36>
			pixy.version = (Version*) pixy.m_buf;
 8003f76:	4b09      	ldr	r3, [pc, #36]	; (8003f9c <pixy2_getVersion+0x4c>)
 8003f78:	689b      	ldr	r3, [r3, #8]
 8003f7a:	4a08      	ldr	r2, [pc, #32]	; (8003f9c <pixy2_getVersion+0x4c>)
 8003f7c:	6013      	str	r3, [r2, #0]
			return pixy.m_length;
 8003f7e:	4b07      	ldr	r3, [pc, #28]	; (8003f9c <pixy2_getVersion+0x4c>)
 8003f80:	7c5b      	ldrb	r3, [r3, #17]
 8003f82:	b25b      	sxtb	r3, r3
 8003f84:	e008      	b.n	8003f98 <pixy2_getVersion+0x48>
		} else if (pixy.m_type == PIXY_TYPE_RESPONSE_ERROR)
 8003f86:	4b05      	ldr	r3, [pc, #20]	; (8003f9c <pixy2_getVersion+0x4c>)
 8003f88:	7c1b      	ldrb	r3, [r3, #16]
 8003f8a:	2b03      	cmp	r3, #3
 8003f8c:	d102      	bne.n	8003f94 <pixy2_getVersion+0x44>
			return PIXY_RESULT_BUSY;
 8003f8e:	f06f 0301 	mvn.w	r3, #1
 8003f92:	e001      	b.n	8003f98 <pixy2_getVersion+0x48>
	}
	return PIXY_RESULT_ERROR;  // some kind of bitstream error
 8003f94:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003f98:	4618      	mov	r0, r3
 8003f9a:	bd80      	pop	{r7, pc}
 8003f9c:	200001c8 	.word	0x200001c8

08003fa0 <pixy2_getResolution>:

int8_t pixy2_getResolution() {
 8003fa0:	b580      	push	{r7, lr}
 8003fa2:	af00      	add	r7, sp, #0
	pixy.m_length = 1;
 8003fa4:	4b13      	ldr	r3, [pc, #76]	; (8003ff4 <pixy2_getResolution+0x54>)
 8003fa6:	2201      	movs	r2, #1
 8003fa8:	745a      	strb	r2, [r3, #17]
	pixy.m_bufPayload[0] = 0; // for future types of queries
 8003faa:	4b12      	ldr	r3, [pc, #72]	; (8003ff4 <pixy2_getResolution+0x54>)
 8003fac:	68db      	ldr	r3, [r3, #12]
 8003fae:	2200      	movs	r2, #0
 8003fb0:	701a      	strb	r2, [r3, #0]
	pixy.m_type = PIXY_TYPE_REQUEST_RESOLUTION;
 8003fb2:	4b10      	ldr	r3, [pc, #64]	; (8003ff4 <pixy2_getResolution+0x54>)
 8003fb4:	220c      	movs	r2, #12
 8003fb6:	741a      	strb	r2, [r3, #16]
	sendPacket();
 8003fb8:	f7ff ffa4 	bl	8003f04 <sendPacket>
	if (recvPacket() == 0) {
 8003fbc:	f7ff ff22 	bl	8003e04 <recvPacket>
 8003fc0:	4603      	mov	r3, r0
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d112      	bne.n	8003fec <pixy2_getResolution+0x4c>
		if (pixy.m_type == PIXY_TYPE_RESPONSE_RESOLUTION) {
 8003fc6:	4b0b      	ldr	r3, [pc, #44]	; (8003ff4 <pixy2_getResolution+0x54>)
 8003fc8:	7c1b      	ldrb	r3, [r3, #16]
 8003fca:	2b0d      	cmp	r3, #13
 8003fcc:	d10b      	bne.n	8003fe6 <pixy2_getResolution+0x46>
			pixy.frameWidth = *(uint16_t*) pixy.m_buf;
 8003fce:	4b09      	ldr	r3, [pc, #36]	; (8003ff4 <pixy2_getResolution+0x54>)
 8003fd0:	689b      	ldr	r3, [r3, #8]
 8003fd2:	881a      	ldrh	r2, [r3, #0]
 8003fd4:	4b07      	ldr	r3, [pc, #28]	; (8003ff4 <pixy2_getResolution+0x54>)
 8003fd6:	809a      	strh	r2, [r3, #4]
			pixy.frameHeight = *(uint16_t*) (pixy.m_buf + sizeof(uint16_t));
 8003fd8:	4b06      	ldr	r3, [pc, #24]	; (8003ff4 <pixy2_getResolution+0x54>)
 8003fda:	689b      	ldr	r3, [r3, #8]
 8003fdc:	885a      	ldrh	r2, [r3, #2]
 8003fde:	4b05      	ldr	r3, [pc, #20]	; (8003ff4 <pixy2_getResolution+0x54>)
 8003fe0:	80da      	strh	r2, [r3, #6]
			return PIXY_RESULT_OK; // success
 8003fe2:	2300      	movs	r3, #0
 8003fe4:	e004      	b.n	8003ff0 <pixy2_getResolution+0x50>
		} else
			return PIXY_RESULT_ERROR;
 8003fe6:	f04f 33ff 	mov.w	r3, #4294967295
 8003fea:	e001      	b.n	8003ff0 <pixy2_getResolution+0x50>
	} else
		return PIXY_RESULT_ERROR;  // some kind of bitstream error
 8003fec:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003ff0:	4618      	mov	r0, r3
 8003ff2:	bd80      	pop	{r7, pc}
 8003ff4:	200001c8 	.word	0x200001c8

08003ff8 <pixy2_getBlocks>:
		return (int8_t) res;
	} else
		return PIXY_RESULT_ERROR;  // some kind of bitstream error
}

int8_t pixy2_getBlocks(bool wait, uint8_t sigmap, uint8_t maxBlocks) {
 8003ff8:	b580      	push	{r7, lr}
 8003ffa:	b084      	sub	sp, #16
 8003ffc:	af00      	add	r7, sp, #0
 8003ffe:	4603      	mov	r3, r0
 8004000:	71fb      	strb	r3, [r7, #7]
 8004002:	460b      	mov	r3, r1
 8004004:	71bb      	strb	r3, [r7, #6]
 8004006:	4613      	mov	r3, r2
 8004008:	717b      	strb	r3, [r7, #5]
	blocks = NULL;
 800400a:	4b30      	ldr	r3, [pc, #192]	; (80040cc <pixy2_getBlocks+0xd4>)
 800400c:	2200      	movs	r2, #0
 800400e:	601a      	str	r2, [r3, #0]
	numBlocks = 0;
 8004010:	4b2f      	ldr	r3, [pc, #188]	; (80040d0 <pixy2_getBlocks+0xd8>)
 8004012:	2200      	movs	r2, #0
 8004014:	701a      	strb	r2, [r3, #0]

	while (1) {
		// fill in request data
		pixy.m_bufPayload[0] = sigmap;
 8004016:	4b2f      	ldr	r3, [pc, #188]	; (80040d4 <pixy2_getBlocks+0xdc>)
 8004018:	68db      	ldr	r3, [r3, #12]
 800401a:	79ba      	ldrb	r2, [r7, #6]
 800401c:	701a      	strb	r2, [r3, #0]
		pixy.m_bufPayload[1] = maxBlocks;
 800401e:	4b2d      	ldr	r3, [pc, #180]	; (80040d4 <pixy2_getBlocks+0xdc>)
 8004020:	68db      	ldr	r3, [r3, #12]
 8004022:	3301      	adds	r3, #1
 8004024:	797a      	ldrb	r2, [r7, #5]
 8004026:	701a      	strb	r2, [r3, #0]
		pixy.m_length = 2;
 8004028:	4b2a      	ldr	r3, [pc, #168]	; (80040d4 <pixy2_getBlocks+0xdc>)
 800402a:	2202      	movs	r2, #2
 800402c:	745a      	strb	r2, [r3, #17]
		pixy.m_type = CCC_REQUEST_BLOCKS;
 800402e:	4b29      	ldr	r3, [pc, #164]	; (80040d4 <pixy2_getBlocks+0xdc>)
 8004030:	2220      	movs	r2, #32
 8004032:	741a      	strb	r2, [r3, #16]

		// send request
		sendPacket();
 8004034:	f7ff ff66 	bl	8003f04 <sendPacket>
		if (recvPacket() == 0) {
 8004038:	f7ff fee4 	bl	8003e04 <recvPacket>
 800403c:	4603      	mov	r3, r0
 800403e:	2b00      	cmp	r3, #0
 8004040:	d131      	bne.n	80040a6 <pixy2_getBlocks+0xae>
			if (pixy.m_type == CCC_RESPONSE_BLOCKS) {
 8004042:	4b24      	ldr	r3, [pc, #144]	; (80040d4 <pixy2_getBlocks+0xdc>)
 8004044:	7c1b      	ldrb	r3, [r3, #16]
 8004046:	2b21      	cmp	r3, #33	; 0x21
 8004048:	d111      	bne.n	800406e <pixy2_getBlocks+0x76>
				blocks = (Block*) pixy.m_buf;
 800404a:	4b22      	ldr	r3, [pc, #136]	; (80040d4 <pixy2_getBlocks+0xdc>)
 800404c:	689b      	ldr	r3, [r3, #8]
 800404e:	4a1f      	ldr	r2, [pc, #124]	; (80040cc <pixy2_getBlocks+0xd4>)
 8004050:	6013      	str	r3, [r2, #0]
				numBlocks = pixy.m_length / sizeof(Block);
 8004052:	4b20      	ldr	r3, [pc, #128]	; (80040d4 <pixy2_getBlocks+0xdc>)
 8004054:	7c5b      	ldrb	r3, [r3, #17]
 8004056:	085b      	lsrs	r3, r3, #1
 8004058:	4a1f      	ldr	r2, [pc, #124]	; (80040d8 <pixy2_getBlocks+0xe0>)
 800405a:	fba2 2303 	umull	r2, r3, r2, r3
 800405e:	089b      	lsrs	r3, r3, #2
 8004060:	b2da      	uxtb	r2, r3
 8004062:	4b1b      	ldr	r3, [pc, #108]	; (80040d0 <pixy2_getBlocks+0xd8>)
 8004064:	701a      	strb	r2, [r3, #0]

				return numBlocks;
 8004066:	4b1a      	ldr	r3, [pc, #104]	; (80040d0 <pixy2_getBlocks+0xd8>)
 8004068:	781b      	ldrb	r3, [r3, #0]
 800406a:	b25b      	sxtb	r3, r3
 800406c:	e029      	b.n	80040c2 <pixy2_getBlocks+0xca>
			}
			// deal with busy and program changing states from Pixy (we'll wait)
			else if (pixy.m_type == PIXY_TYPE_RESPONSE_ERROR) {
 800406e:	4b19      	ldr	r3, [pc, #100]	; (80040d4 <pixy2_getBlocks+0xdc>)
 8004070:	7c1b      	ldrb	r3, [r3, #16]
 8004072:	2b03      	cmp	r3, #3
 8004074:	d11a      	bne.n	80040ac <pixy2_getBlocks+0xb4>
				if ((int8_t) pixy.m_buf[0] == PIXY_RESULT_BUSY) {
 8004076:	4b17      	ldr	r3, [pc, #92]	; (80040d4 <pixy2_getBlocks+0xdc>)
 8004078:	689b      	ldr	r3, [r3, #8]
 800407a:	781b      	ldrb	r3, [r3, #0]
 800407c:	2bfe      	cmp	r3, #254	; 0xfe
 800407e:	d108      	bne.n	8004092 <pixy2_getBlocks+0x9a>
					if (!wait)
 8004080:	79fb      	ldrb	r3, [r7, #7]
 8004082:	f083 0301 	eor.w	r3, r3, #1
 8004086:	b2db      	uxtb	r3, r3
 8004088:	2b00      	cmp	r3, #0
 800408a:	d00f      	beq.n	80040ac <pixy2_getBlocks+0xb4>
						return PIXY_RESULT_BUSY; // new data not available yet
 800408c:	f06f 0301 	mvn.w	r3, #1
 8004090:	e017      	b.n	80040c2 <pixy2_getBlocks+0xca>
				} else if ((int8_t) pixy.m_buf[0] != PIXY_RESULT_PROG_CHANGING)
 8004092:	4b10      	ldr	r3, [pc, #64]	; (80040d4 <pixy2_getBlocks+0xdc>)
 8004094:	689b      	ldr	r3, [r3, #8]
 8004096:	781b      	ldrb	r3, [r3, #0]
 8004098:	2bfa      	cmp	r3, #250	; 0xfa
 800409a:	d007      	beq.n	80040ac <pixy2_getBlocks+0xb4>
					return pixy.m_buf[0];
 800409c:	4b0d      	ldr	r3, [pc, #52]	; (80040d4 <pixy2_getBlocks+0xdc>)
 800409e:	689b      	ldr	r3, [r3, #8]
 80040a0:	781b      	ldrb	r3, [r3, #0]
 80040a2:	b25b      	sxtb	r3, r3
 80040a4:	e00d      	b.n	80040c2 <pixy2_getBlocks+0xca>
			}
		} else
			return PIXY_RESULT_ERROR;  // some kind of bitstream error
 80040a6:	f04f 33ff 	mov.w	r3, #4294967295
 80040aa:	e00a      	b.n	80040c2 <pixy2_getBlocks+0xca>

		// If we're waiting for frame data, don't thrash Pixy with requests.
		// We can give up half a millisecond of latency (worst case)

		for (int i = 0; i < 1800 * 500; i++)
 80040ac:	2300      	movs	r3, #0
 80040ae:	60fb      	str	r3, [r7, #12]
 80040b0:	e002      	b.n	80040b8 <pixy2_getBlocks+0xc0>
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	3301      	adds	r3, #1
 80040b6:	60fb      	str	r3, [r7, #12]
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	4a08      	ldr	r2, [pc, #32]	; (80040dc <pixy2_getBlocks+0xe4>)
 80040bc:	4293      	cmp	r3, r2
 80040be:	ddf8      	ble.n	80040b2 <pixy2_getBlocks+0xba>
		pixy.m_bufPayload[0] = sigmap;
 80040c0:	e7a9      	b.n	8004016 <pixy2_getBlocks+0x1e>
			;
	}
}
 80040c2:	4618      	mov	r0, r3
 80040c4:	3710      	adds	r7, #16
 80040c6:	46bd      	mov	sp, r7
 80040c8:	bd80      	pop	{r7, pc}
 80040ca:	bf00      	nop
 80040cc:	200001c4 	.word	0x200001c4
 80040d0:	200001c0 	.word	0x200001c0
 80040d4:	200001c8 	.word	0x200001c8
 80040d8:	92492493 	.word	0x92492493
 80040dc:	000dbb9f 	.word	0x000dbb9f

080040e0 <pixy2_init>:

int8_t pixy2_init(SPI_HandleTypeDef *hspi, GPIO_TypeDef *port, uint16_t cs_pin) {
 80040e0:	b580      	push	{r7, lr}
 80040e2:	b086      	sub	sp, #24
 80040e4:	af00      	add	r7, sp, #0
 80040e6:	60f8      	str	r0, [r7, #12]
 80040e8:	60b9      	str	r1, [r7, #8]
 80040ea:	4613      	mov	r3, r2
 80040ec:	80fb      	strh	r3, [r7, #6]

	pixy.m_buf = (uint8_t*) malloc(PIXY_BUFFERSIZE);
 80040ee:	f44f 7082 	mov.w	r0, #260	; 0x104
 80040f2:	f000 fb51 	bl	8004798 <malloc>
 80040f6:	4603      	mov	r3, r0
 80040f8:	461a      	mov	r2, r3
 80040fa:	4b22      	ldr	r3, [pc, #136]	; (8004184 <pixy2_init+0xa4>)
 80040fc:	609a      	str	r2, [r3, #8]
	pixy.m_bufPayload = pixy.m_buf + PIXY_SEND_HEADER_SIZE;
 80040fe:	4b21      	ldr	r3, [pc, #132]	; (8004184 <pixy2_init+0xa4>)
 8004100:	689b      	ldr	r3, [r3, #8]
 8004102:	3304      	adds	r3, #4
 8004104:	4a1f      	ldr	r2, [pc, #124]	; (8004184 <pixy2_init+0xa4>)
 8004106:	60d3      	str	r3, [r2, #12]
	pixy.m_cs = false;
 8004108:	4b1e      	ldr	r3, [pc, #120]	; (8004184 <pixy2_init+0xa4>)
 800410a:	2200      	movs	r2, #0
 800410c:	749a      	strb	r2, [r3, #18]
	pixy.version = NULL;
 800410e:	4b1d      	ldr	r3, [pc, #116]	; (8004184 <pixy2_init+0xa4>)
 8004110:	2200      	movs	r2, #0
 8004112:	601a      	str	r2, [r3, #0]
	pixy.frameWidth = 0;
 8004114:	4b1b      	ldr	r3, [pc, #108]	; (8004184 <pixy2_init+0xa4>)
 8004116:	2200      	movs	r2, #0
 8004118:	809a      	strh	r2, [r3, #4]
	pixy.frameHeight = 0;
 800411a:	4b1a      	ldr	r3, [pc, #104]	; (8004184 <pixy2_init+0xa4>)
 800411c:	2200      	movs	r2, #0
 800411e:	80da      	strh	r2, [r3, #6]
	uint32_t t0;
	int8_t res;

	res = open(hspi, port, cs_pin);
 8004120:	88fb      	ldrh	r3, [r7, #6]
 8004122:	461a      	mov	r2, r3
 8004124:	68b9      	ldr	r1, [r7, #8]
 8004126:	68f8      	ldr	r0, [r7, #12]
 8004128:	f000 f97e 	bl	8004428 <open>
 800412c:	4603      	mov	r3, r0
 800412e:	75fb      	strb	r3, [r7, #23]
	if (res < 0)
 8004130:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004134:	2b00      	cmp	r3, #0
 8004136:	da02      	bge.n	800413e <pixy2_init+0x5e>
		return res;
 8004138:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800413c:	e01d      	b.n	800417a <pixy2_init+0x9a>

	// wait for pixy to be ready -- that is, Pixy takes a second or 2 boot up
	// getVersion is an effective "ping".  We timeout after 5s.

	for (t0 = HAL_GetTick(); HAL_GetTick() - t0 < 5000;) {
 800413e:	f7fc ffa7 	bl	8001090 <HAL_GetTick>
 8004142:	6138      	str	r0, [r7, #16]
 8004144:	e00e      	b.n	8004164 <pixy2_init+0x84>
		if (pixy2_getVersion() >= 0) // successful version get -> pixy is ready
 8004146:	f7ff ff03 	bl	8003f50 <pixy2_getVersion>
 800414a:	4603      	mov	r3, r0
 800414c:	2b00      	cmp	r3, #0
 800414e:	db06      	blt.n	800415e <pixy2_init+0x7e>
				{
			printf("getVersion OK\r\n");
 8004150:	480d      	ldr	r0, [pc, #52]	; (8004188 <pixy2_init+0xa8>)
 8004152:	f000 fc97 	bl	8004a84 <puts>
			pixy2_getResolution(); // get resolution so we have it
 8004156:	f7ff ff23 	bl	8003fa0 <pixy2_getResolution>
			return PIXY_RESULT_OK;
 800415a:	2300      	movs	r3, #0
 800415c:	e00d      	b.n	800417a <pixy2_init+0x9a>
		}
		HAL_Delay(5);
 800415e:	2005      	movs	r0, #5
 8004160:	f7fc ffa2 	bl	80010a8 <HAL_Delay>
	for (t0 = HAL_GetTick(); HAL_GetTick() - t0 < 5000;) {
 8004164:	f7fc ff94 	bl	8001090 <HAL_GetTick>
 8004168:	4602      	mov	r2, r0
 800416a:	693b      	ldr	r3, [r7, #16]
 800416c:	1ad3      	subs	r3, r2, r3
 800416e:	f241 3287 	movw	r2, #4999	; 0x1387
 8004172:	4293      	cmp	r3, r2
 8004174:	d9e7      	bls.n	8004146 <pixy2_init+0x66>
	}
	// timeout
	return PIXY_RESULT_TIMEOUT;
 8004176:	f06f 0303 	mvn.w	r3, #3
}
 800417a:	4618      	mov	r0, r3
 800417c:	3718      	adds	r7, #24
 800417e:	46bd      	mov	sp, r7
 8004180:	bd80      	pop	{r7, pc}
 8004182:	bf00      	nop
 8004184:	200001c8 	.word	0x200001c8
 8004188:	08005bbc 	.word	0x08005bbc

0800418c <pixy2_printVersion>:

void pixy2_printVersion() {
 800418c:	b5b0      	push	{r4, r5, r7, lr}
 800418e:	b094      	sub	sp, #80	; 0x50
 8004190:	af04      	add	r7, sp, #16
	char buf[64];
	sprintf(buf, "hardware ver: 0x%x firmware ver: %d.%d.%d %s\r\n",
			pixy.version->hardware, pixy.version->firmwareMajor,
 8004192:	4b12      	ldr	r3, [pc, #72]	; (80041dc <pixy2_printVersion+0x50>)
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	881b      	ldrh	r3, [r3, #0]
	sprintf(buf, "hardware ver: 0x%x firmware ver: %d.%d.%d %s\r\n",
 8004198:	461c      	mov	r4, r3
			pixy.version->hardware, pixy.version->firmwareMajor,
 800419a:	4b10      	ldr	r3, [pc, #64]	; (80041dc <pixy2_printVersion+0x50>)
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	789b      	ldrb	r3, [r3, #2]
	sprintf(buf, "hardware ver: 0x%x firmware ver: %d.%d.%d %s\r\n",
 80041a0:	461d      	mov	r5, r3
			pixy.version->firmwareMinor, pixy.version->firmwareBuild,
 80041a2:	4b0e      	ldr	r3, [pc, #56]	; (80041dc <pixy2_printVersion+0x50>)
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	78db      	ldrb	r3, [r3, #3]
	sprintf(buf, "hardware ver: 0x%x firmware ver: %d.%d.%d %s\r\n",
 80041a8:	461a      	mov	r2, r3
			pixy.version->firmwareMinor, pixy.version->firmwareBuild,
 80041aa:	4b0c      	ldr	r3, [pc, #48]	; (80041dc <pixy2_printVersion+0x50>)
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	889b      	ldrh	r3, [r3, #4]
	sprintf(buf, "hardware ver: 0x%x firmware ver: %d.%d.%d %s\r\n",
 80041b0:	4619      	mov	r1, r3
			pixy.version->firmwareType);
 80041b2:	4b0a      	ldr	r3, [pc, #40]	; (80041dc <pixy2_printVersion+0x50>)
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	3306      	adds	r3, #6
	sprintf(buf, "hardware ver: 0x%x firmware ver: %d.%d.%d %s\r\n",
 80041b8:	4638      	mov	r0, r7
 80041ba:	9302      	str	r3, [sp, #8]
 80041bc:	9101      	str	r1, [sp, #4]
 80041be:	9200      	str	r2, [sp, #0]
 80041c0:	462b      	mov	r3, r5
 80041c2:	4622      	mov	r2, r4
 80041c4:	4906      	ldr	r1, [pc, #24]	; (80041e0 <pixy2_printVersion+0x54>)
 80041c6:	f000 fc75 	bl	8004ab4 <siprintf>
	printf(buf);
 80041ca:	463b      	mov	r3, r7
 80041cc:	4618      	mov	r0, r3
 80041ce:	f000 fbd3 	bl	8004978 <iprintf>
}
 80041d2:	bf00      	nop
 80041d4:	3740      	adds	r7, #64	; 0x40
 80041d6:	46bd      	mov	sp, r7
 80041d8:	bdb0      	pop	{r4, r5, r7, pc}
 80041da:	bf00      	nop
 80041dc:	200001c8 	.word	0x200001c8
 80041e0:	08005bcc 	.word	0x08005bcc

080041e4 <pixy2_printBlock>:

void pixy2_printBlock(int n) {
 80041e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80041e6:	b0b3      	sub	sp, #204	; 0xcc
 80041e8:	af08      	add	r7, sp, #32
 80041ea:	60f8      	str	r0, [r7, #12]

	int i, j;
	char buf[128], sig[6], d;
	bool flag;

	if ((blocks + n)->m_signature > CCC_MAX_SIGNATURE) // color code! (CC)
 80041ec:	4b8b      	ldr	r3, [pc, #556]	; (800441c <pixy2_printBlock+0x238>)
 80041ee:	6819      	ldr	r1, [r3, #0]
 80041f0:	68fa      	ldr	r2, [r7, #12]
 80041f2:	4613      	mov	r3, r2
 80041f4:	00db      	lsls	r3, r3, #3
 80041f6:	1a9b      	subs	r3, r3, r2
 80041f8:	005b      	lsls	r3, r3, #1
 80041fa:	440b      	add	r3, r1
 80041fc:	881b      	ldrh	r3, [r3, #0]
 80041fe:	2b07      	cmp	r3, #7
 8004200:	f240 80b1 	bls.w	8004366 <pixy2_printBlock+0x182>
	{
		// convert signature number to an octal string
		for (i = 12, j = 0, flag = false; i >= 0; i -= 3) {
 8004204:	230c      	movs	r3, #12
 8004206:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800420a:	2300      	movs	r3, #0
 800420c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8004210:	2300      	movs	r3, #0
 8004212:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
 8004216:	e038      	b.n	800428a <pixy2_printBlock+0xa6>
			d = (((blocks + n)->m_signature) >> i) & 0x07;
 8004218:	4b80      	ldr	r3, [pc, #512]	; (800441c <pixy2_printBlock+0x238>)
 800421a:	6819      	ldr	r1, [r3, #0]
 800421c:	68fa      	ldr	r2, [r7, #12]
 800421e:	4613      	mov	r3, r2
 8004220:	00db      	lsls	r3, r3, #3
 8004222:	1a9b      	subs	r3, r3, r2
 8004224:	005b      	lsls	r3, r3, #1
 8004226:	440b      	add	r3, r1
 8004228:	881b      	ldrh	r3, [r3, #0]
 800422a:	461a      	mov	r2, r3
 800422c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8004230:	fa42 f303 	asr.w	r3, r2, r3
 8004234:	b2db      	uxtb	r3, r3
 8004236:	f003 0307 	and.w	r3, r3, #7
 800423a:	f887 309e 	strb.w	r3, [r7, #158]	; 0x9e
			if (d > 0 && !flag)
 800423e:	f897 309e 	ldrb.w	r3, [r7, #158]	; 0x9e
 8004242:	2b00      	cmp	r3, #0
 8004244:	d009      	beq.n	800425a <pixy2_printBlock+0x76>
 8004246:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 800424a:	f083 0301 	eor.w	r3, r3, #1
 800424e:	b2db      	uxtb	r3, r3
 8004250:	2b00      	cmp	r3, #0
 8004252:	d002      	beq.n	800425a <pixy2_printBlock+0x76>
				flag = true;
 8004254:	2301      	movs	r3, #1
 8004256:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
			if (flag)
 800425a:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 800425e:	2b00      	cmp	r3, #0
 8004260:	d00e      	beq.n	8004280 <pixy2_printBlock+0x9c>
				sig[j++] = d + '0';
 8004262:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004266:	1c5a      	adds	r2, r3, #1
 8004268:	f8c7 20a0 	str.w	r2, [r7, #160]	; 0xa0
 800426c:	f897 209e 	ldrb.w	r2, [r7, #158]	; 0x9e
 8004270:	3230      	adds	r2, #48	; 0x30
 8004272:	b2d2      	uxtb	r2, r2
 8004274:	33a0      	adds	r3, #160	; 0xa0
 8004276:	f107 0108 	add.w	r1, r7, #8
 800427a:	440b      	add	r3, r1
 800427c:	f803 2c94 	strb.w	r2, [r3, #-148]
		for (i = 12, j = 0, flag = false; i >= 0; i -= 3) {
 8004280:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8004284:	3b03      	subs	r3, #3
 8004286:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800428a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800428e:	2b00      	cmp	r3, #0
 8004290:	dac2      	bge.n	8004218 <pixy2_printBlock+0x34>
		}
		sig[j] = '\0';
 8004292:	f107 0214 	add.w	r2, r7, #20
 8004296:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800429a:	4413      	add	r3, r2
 800429c:	2200      	movs	r2, #0
 800429e:	701a      	strb	r2, [r3, #0]
		sprintf(buf,
				"CC block sig: %s (%d decimal) x: %d y: %d width: %d height: %d angle: %d index: %d age: %d\r\n",
				sig, (blocks + n)->m_signature, (blocks + n)->m_x,
 80042a0:	4b5e      	ldr	r3, [pc, #376]	; (800441c <pixy2_printBlock+0x238>)
 80042a2:	6819      	ldr	r1, [r3, #0]
 80042a4:	68fa      	ldr	r2, [r7, #12]
 80042a6:	4613      	mov	r3, r2
 80042a8:	00db      	lsls	r3, r3, #3
 80042aa:	1a9b      	subs	r3, r3, r2
 80042ac:	005b      	lsls	r3, r3, #1
 80042ae:	440b      	add	r3, r1
 80042b0:	881b      	ldrh	r3, [r3, #0]
		sprintf(buf,
 80042b2:	469c      	mov	ip, r3
				sig, (blocks + n)->m_signature, (blocks + n)->m_x,
 80042b4:	4b59      	ldr	r3, [pc, #356]	; (800441c <pixy2_printBlock+0x238>)
 80042b6:	6819      	ldr	r1, [r3, #0]
 80042b8:	68fa      	ldr	r2, [r7, #12]
 80042ba:	4613      	mov	r3, r2
 80042bc:	00db      	lsls	r3, r3, #3
 80042be:	1a9b      	subs	r3, r3, r2
 80042c0:	005b      	lsls	r3, r3, #1
 80042c2:	440b      	add	r3, r1
 80042c4:	885b      	ldrh	r3, [r3, #2]
		sprintf(buf,
 80042c6:	461c      	mov	r4, r3
				(blocks + n)->m_y, (blocks + n)->m_width,
 80042c8:	4b54      	ldr	r3, [pc, #336]	; (800441c <pixy2_printBlock+0x238>)
 80042ca:	6819      	ldr	r1, [r3, #0]
 80042cc:	68fa      	ldr	r2, [r7, #12]
 80042ce:	4613      	mov	r3, r2
 80042d0:	00db      	lsls	r3, r3, #3
 80042d2:	1a9b      	subs	r3, r3, r2
 80042d4:	005b      	lsls	r3, r3, #1
 80042d6:	440b      	add	r3, r1
 80042d8:	889b      	ldrh	r3, [r3, #4]
		sprintf(buf,
 80042da:	461d      	mov	r5, r3
				(blocks + n)->m_y, (blocks + n)->m_width,
 80042dc:	4b4f      	ldr	r3, [pc, #316]	; (800441c <pixy2_printBlock+0x238>)
 80042de:	6819      	ldr	r1, [r3, #0]
 80042e0:	68fa      	ldr	r2, [r7, #12]
 80042e2:	4613      	mov	r3, r2
 80042e4:	00db      	lsls	r3, r3, #3
 80042e6:	1a9b      	subs	r3, r3, r2
 80042e8:	005b      	lsls	r3, r3, #1
 80042ea:	440b      	add	r3, r1
 80042ec:	88db      	ldrh	r3, [r3, #6]
		sprintf(buf,
 80042ee:	461e      	mov	r6, r3
				(blocks + n)->m_height, (blocks + n)->m_angle,
 80042f0:	4b4a      	ldr	r3, [pc, #296]	; (800441c <pixy2_printBlock+0x238>)
 80042f2:	6819      	ldr	r1, [r3, #0]
 80042f4:	68fa      	ldr	r2, [r7, #12]
 80042f6:	4613      	mov	r3, r2
 80042f8:	00db      	lsls	r3, r3, #3
 80042fa:	1a9b      	subs	r3, r3, r2
 80042fc:	005b      	lsls	r3, r3, #1
 80042fe:	440b      	add	r3, r1
 8004300:	891b      	ldrh	r3, [r3, #8]
		sprintf(buf,
 8004302:	60bb      	str	r3, [r7, #8]
				(blocks + n)->m_height, (blocks + n)->m_angle,
 8004304:	4b45      	ldr	r3, [pc, #276]	; (800441c <pixy2_printBlock+0x238>)
 8004306:	6819      	ldr	r1, [r3, #0]
 8004308:	68fa      	ldr	r2, [r7, #12]
 800430a:	4613      	mov	r3, r2
 800430c:	00db      	lsls	r3, r3, #3
 800430e:	1a9b      	subs	r3, r3, r2
 8004310:	005b      	lsls	r3, r3, #1
 8004312:	440b      	add	r3, r1
 8004314:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
		sprintf(buf,
 8004318:	607b      	str	r3, [r7, #4]
				(blocks + n)->m_index, (blocks + n)->m_age);
 800431a:	4b40      	ldr	r3, [pc, #256]	; (800441c <pixy2_printBlock+0x238>)
 800431c:	6819      	ldr	r1, [r3, #0]
 800431e:	68fa      	ldr	r2, [r7, #12]
 8004320:	4613      	mov	r3, r2
 8004322:	00db      	lsls	r3, r3, #3
 8004324:	1a9b      	subs	r3, r3, r2
 8004326:	005b      	lsls	r3, r3, #1
 8004328:	440b      	add	r3, r1
 800432a:	7b1b      	ldrb	r3, [r3, #12]
		sprintf(buf,
 800432c:	603b      	str	r3, [r7, #0]
				(blocks + n)->m_index, (blocks + n)->m_age);
 800432e:	4b3b      	ldr	r3, [pc, #236]	; (800441c <pixy2_printBlock+0x238>)
 8004330:	6819      	ldr	r1, [r3, #0]
 8004332:	68fa      	ldr	r2, [r7, #12]
 8004334:	4613      	mov	r3, r2
 8004336:	00db      	lsls	r3, r3, #3
 8004338:	1a9b      	subs	r3, r3, r2
 800433a:	005b      	lsls	r3, r3, #1
 800433c:	440b      	add	r3, r1
 800433e:	7b5b      	ldrb	r3, [r3, #13]
		sprintf(buf,
 8004340:	f107 0214 	add.w	r2, r7, #20
 8004344:	f107 001c 	add.w	r0, r7, #28
 8004348:	9306      	str	r3, [sp, #24]
 800434a:	6839      	ldr	r1, [r7, #0]
 800434c:	9105      	str	r1, [sp, #20]
 800434e:	6879      	ldr	r1, [r7, #4]
 8004350:	9104      	str	r1, [sp, #16]
 8004352:	68bb      	ldr	r3, [r7, #8]
 8004354:	9303      	str	r3, [sp, #12]
 8004356:	9602      	str	r6, [sp, #8]
 8004358:	9501      	str	r5, [sp, #4]
 800435a:	9400      	str	r4, [sp, #0]
 800435c:	4663      	mov	r3, ip
 800435e:	4930      	ldr	r1, [pc, #192]	; (8004420 <pixy2_printBlock+0x23c>)
 8004360:	f000 fba8 	bl	8004ab4 <siprintf>
 8004364:	e051      	b.n	800440a <pixy2_printBlock+0x226>
	} else
		// regular block.  Note, angle is always zero, so no need to print

		sprintf(buf,
				"sig: %d x: %d y: %d width: %d height: %d index: %d age: %d\r\n",
				(blocks + n)->m_signature, (blocks + n)->m_x, (blocks + n)->m_y,
 8004366:	4b2d      	ldr	r3, [pc, #180]	; (800441c <pixy2_printBlock+0x238>)
 8004368:	6819      	ldr	r1, [r3, #0]
 800436a:	68fa      	ldr	r2, [r7, #12]
 800436c:	4613      	mov	r3, r2
 800436e:	00db      	lsls	r3, r3, #3
 8004370:	1a9b      	subs	r3, r3, r2
 8004372:	005b      	lsls	r3, r3, #1
 8004374:	440b      	add	r3, r1
 8004376:	881b      	ldrh	r3, [r3, #0]
		sprintf(buf,
 8004378:	469c      	mov	ip, r3
				(blocks + n)->m_signature, (blocks + n)->m_x, (blocks + n)->m_y,
 800437a:	4b28      	ldr	r3, [pc, #160]	; (800441c <pixy2_printBlock+0x238>)
 800437c:	6819      	ldr	r1, [r3, #0]
 800437e:	68fa      	ldr	r2, [r7, #12]
 8004380:	4613      	mov	r3, r2
 8004382:	00db      	lsls	r3, r3, #3
 8004384:	1a9b      	subs	r3, r3, r2
 8004386:	005b      	lsls	r3, r3, #1
 8004388:	440b      	add	r3, r1
 800438a:	885b      	ldrh	r3, [r3, #2]
		sprintf(buf,
 800438c:	469e      	mov	lr, r3
				(blocks + n)->m_signature, (blocks + n)->m_x, (blocks + n)->m_y,
 800438e:	4b23      	ldr	r3, [pc, #140]	; (800441c <pixy2_printBlock+0x238>)
 8004390:	6819      	ldr	r1, [r3, #0]
 8004392:	68fa      	ldr	r2, [r7, #12]
 8004394:	4613      	mov	r3, r2
 8004396:	00db      	lsls	r3, r3, #3
 8004398:	1a9b      	subs	r3, r3, r2
 800439a:	005b      	lsls	r3, r3, #1
 800439c:	440b      	add	r3, r1
 800439e:	889b      	ldrh	r3, [r3, #4]
		sprintf(buf,
 80043a0:	461c      	mov	r4, r3
				(blocks + n)->m_width, (blocks + n)->m_height,
 80043a2:	4b1e      	ldr	r3, [pc, #120]	; (800441c <pixy2_printBlock+0x238>)
 80043a4:	6819      	ldr	r1, [r3, #0]
 80043a6:	68fa      	ldr	r2, [r7, #12]
 80043a8:	4613      	mov	r3, r2
 80043aa:	00db      	lsls	r3, r3, #3
 80043ac:	1a9b      	subs	r3, r3, r2
 80043ae:	005b      	lsls	r3, r3, #1
 80043b0:	440b      	add	r3, r1
 80043b2:	88db      	ldrh	r3, [r3, #6]
		sprintf(buf,
 80043b4:	461d      	mov	r5, r3
				(blocks + n)->m_width, (blocks + n)->m_height,
 80043b6:	4b19      	ldr	r3, [pc, #100]	; (800441c <pixy2_printBlock+0x238>)
 80043b8:	6819      	ldr	r1, [r3, #0]
 80043ba:	68fa      	ldr	r2, [r7, #12]
 80043bc:	4613      	mov	r3, r2
 80043be:	00db      	lsls	r3, r3, #3
 80043c0:	1a9b      	subs	r3, r3, r2
 80043c2:	005b      	lsls	r3, r3, #1
 80043c4:	440b      	add	r3, r1
 80043c6:	891b      	ldrh	r3, [r3, #8]
		sprintf(buf,
 80043c8:	461e      	mov	r6, r3
				(blocks + n)->m_index, (blocks + n)->m_age);
 80043ca:	4b14      	ldr	r3, [pc, #80]	; (800441c <pixy2_printBlock+0x238>)
 80043cc:	6819      	ldr	r1, [r3, #0]
 80043ce:	68fa      	ldr	r2, [r7, #12]
 80043d0:	4613      	mov	r3, r2
 80043d2:	00db      	lsls	r3, r3, #3
 80043d4:	1a9b      	subs	r3, r3, r2
 80043d6:	005b      	lsls	r3, r3, #1
 80043d8:	440b      	add	r3, r1
 80043da:	7b1b      	ldrb	r3, [r3, #12]
		sprintf(buf,
 80043dc:	60bb      	str	r3, [r7, #8]
				(blocks + n)->m_index, (blocks + n)->m_age);
 80043de:	4b0f      	ldr	r3, [pc, #60]	; (800441c <pixy2_printBlock+0x238>)
 80043e0:	6819      	ldr	r1, [r3, #0]
 80043e2:	68fa      	ldr	r2, [r7, #12]
 80043e4:	4613      	mov	r3, r2
 80043e6:	00db      	lsls	r3, r3, #3
 80043e8:	1a9b      	subs	r3, r3, r2
 80043ea:	005b      	lsls	r3, r3, #1
 80043ec:	440b      	add	r3, r1
 80043ee:	7b5b      	ldrb	r3, [r3, #13]
		sprintf(buf,
 80043f0:	f107 001c 	add.w	r0, r7, #28
 80043f4:	9304      	str	r3, [sp, #16]
 80043f6:	68bb      	ldr	r3, [r7, #8]
 80043f8:	9303      	str	r3, [sp, #12]
 80043fa:	9602      	str	r6, [sp, #8]
 80043fc:	9501      	str	r5, [sp, #4]
 80043fe:	9400      	str	r4, [sp, #0]
 8004400:	4673      	mov	r3, lr
 8004402:	4662      	mov	r2, ip
 8004404:	4907      	ldr	r1, [pc, #28]	; (8004424 <pixy2_printBlock+0x240>)
 8004406:	f000 fb55 	bl	8004ab4 <siprintf>
	printf(buf);
 800440a:	f107 031c 	add.w	r3, r7, #28
 800440e:	4618      	mov	r0, r3
 8004410:	f000 fab2 	bl	8004978 <iprintf>
}
 8004414:	bf00      	nop
 8004416:	37ac      	adds	r7, #172	; 0xac
 8004418:	46bd      	mov	sp, r7
 800441a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800441c:	200001c4 	.word	0x200001c4
 8004420:	08005bfc 	.word	0x08005bfc
 8004424:	08005c5c 	.word	0x08005c5c

08004428 <open>:

SPI_HandleTypeDef* Pixy2_SPI;
GPIO_TypeDef* Pixy2_CS_Port;
uint16_t Pixy2_CS_Pin;

int8_t open(SPI_HandleTypeDef* hspi,GPIO_TypeDef* port,uint16_t cs_pin) {
 8004428:	b480      	push	{r7}
 800442a:	b085      	sub	sp, #20
 800442c:	af00      	add	r7, sp, #0
 800442e:	60f8      	str	r0, [r7, #12]
 8004430:	60b9      	str	r1, [r7, #8]
 8004432:	4613      	mov	r3, r2
 8004434:	80fb      	strh	r3, [r7, #6]
		Pixy2_CS_Pin = cs_pin; // default slave select pin
 8004436:	4a08      	ldr	r2, [pc, #32]	; (8004458 <open+0x30>)
 8004438:	88fb      	ldrh	r3, [r7, #6]
 800443a:	8013      	strh	r3, [r2, #0]
	Pixy2_CS_Port=port;
 800443c:	4a07      	ldr	r2, [pc, #28]	; (800445c <open+0x34>)
 800443e:	68bb      	ldr	r3, [r7, #8]
 8004440:	6013      	str	r3, [r2, #0]
	Pixy2_SPI=hspi;
 8004442:	4a07      	ldr	r2, [pc, #28]	; (8004460 <open+0x38>)
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	6013      	str	r3, [r2, #0]

	return 0;
 8004448:	2300      	movs	r3, #0
}
 800444a:	4618      	mov	r0, r3
 800444c:	3714      	adds	r7, #20
 800444e:	46bd      	mov	sp, r7
 8004450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004454:	4770      	bx	lr
 8004456:	bf00      	nop
 8004458:	200001e4 	.word	0x200001e4
 800445c:	200001e0 	.word	0x200001e0
 8004460:	200001dc 	.word	0x200001dc

08004464 <recv>:

void close() {
}

int16_t recv(uint8_t *buf, uint8_t len, uint16_t *cs) {
 8004464:	b580      	push	{r7, lr}
 8004466:	b086      	sub	sp, #24
 8004468:	af00      	add	r7, sp, #0
 800446a:	60f8      	str	r0, [r7, #12]
 800446c:	460b      	mov	r3, r1
 800446e:	607a      	str	r2, [r7, #4]
 8004470:	72fb      	strb	r3, [r7, #11]
	uint8_t i;
	if (cs)
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	2b00      	cmp	r3, #0
 8004476:	d002      	beq.n	800447e <recv+0x1a>
		*cs = 0;
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	2200      	movs	r2, #0
 800447c:	801a      	strh	r2, [r3, #0]
	HAL_GPIO_WritePin(Pixy2_CS_Port, Pixy2_CS_Pin, GPIO_PIN_RESET);
 800447e:	4b1e      	ldr	r3, [pc, #120]	; (80044f8 <recv+0x94>)
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	4a1e      	ldr	r2, [pc, #120]	; (80044fc <recv+0x98>)
 8004484:	8811      	ldrh	r1, [r2, #0]
 8004486:	2200      	movs	r2, #0
 8004488:	4618      	mov	r0, r3
 800448a:	f7fd f8c3 	bl	8001614 <HAL_GPIO_WritePin>



	for (i = 0; i < len; i++) {
 800448e:	2300      	movs	r3, #0
 8004490:	75fb      	strb	r3, [r7, #23]
 8004492:	e01e      	b.n	80044d2 <recv+0x6e>
		uint8_t data;
		HAL_SPI_Receive(Pixy2_SPI, &data, 1, 5000);
 8004494:	4b1a      	ldr	r3, [pc, #104]	; (8004500 <recv+0x9c>)
 8004496:	6818      	ldr	r0, [r3, #0]
 8004498:	f107 0116 	add.w	r1, r7, #22
 800449c:	f241 3388 	movw	r3, #5000	; 0x1388
 80044a0:	2201      	movs	r2, #1
 80044a2:	f7fd ff7e 	bl	80023a2 <HAL_SPI_Receive>
		buf[i] = data;
 80044a6:	7dfb      	ldrb	r3, [r7, #23]
 80044a8:	68fa      	ldr	r2, [r7, #12]
 80044aa:	4413      	add	r3, r2
 80044ac:	7dba      	ldrb	r2, [r7, #22]
 80044ae:	701a      	strb	r2, [r3, #0]
		if (cs)
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d00a      	beq.n	80044cc <recv+0x68>
			*cs += buf[i];
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	881a      	ldrh	r2, [r3, #0]
 80044ba:	7dfb      	ldrb	r3, [r7, #23]
 80044bc:	68f9      	ldr	r1, [r7, #12]
 80044be:	440b      	add	r3, r1
 80044c0:	781b      	ldrb	r3, [r3, #0]
 80044c2:	b29b      	uxth	r3, r3
 80044c4:	4413      	add	r3, r2
 80044c6:	b29a      	uxth	r2, r3
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	801a      	strh	r2, [r3, #0]
	for (i = 0; i < len; i++) {
 80044cc:	7dfb      	ldrb	r3, [r7, #23]
 80044ce:	3301      	adds	r3, #1
 80044d0:	75fb      	strb	r3, [r7, #23]
 80044d2:	7dfa      	ldrb	r2, [r7, #23]
 80044d4:	7afb      	ldrb	r3, [r7, #11]
 80044d6:	429a      	cmp	r2, r3
 80044d8:	d3dc      	bcc.n	8004494 <recv+0x30>
	}

	HAL_GPIO_WritePin(Pixy2_CS_Port, Pixy2_CS_Pin, GPIO_PIN_SET);
 80044da:	4b07      	ldr	r3, [pc, #28]	; (80044f8 <recv+0x94>)
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	4a07      	ldr	r2, [pc, #28]	; (80044fc <recv+0x98>)
 80044e0:	8811      	ldrh	r1, [r2, #0]
 80044e2:	2201      	movs	r2, #1
 80044e4:	4618      	mov	r0, r3
 80044e6:	f7fd f895 	bl	8001614 <HAL_GPIO_WritePin>
	return len;
 80044ea:	7afb      	ldrb	r3, [r7, #11]
 80044ec:	b21b      	sxth	r3, r3
}
 80044ee:	4618      	mov	r0, r3
 80044f0:	3718      	adds	r7, #24
 80044f2:	46bd      	mov	sp, r7
 80044f4:	bd80      	pop	{r7, pc}
 80044f6:	bf00      	nop
 80044f8:	200001e0 	.word	0x200001e0
 80044fc:	200001e4 	.word	0x200001e4
 8004500:	200001dc 	.word	0x200001dc

08004504 <send>:

int16_t send(uint8_t *buf, uint8_t len) {
 8004504:	b580      	push	{r7, lr}
 8004506:	b084      	sub	sp, #16
 8004508:	af00      	add	r7, sp, #0
 800450a:	6078      	str	r0, [r7, #4]
 800450c:	460b      	mov	r3, r1
 800450e:	70fb      	strb	r3, [r7, #3]

	HAL_GPIO_WritePin(Pixy2_CS_Port, Pixy2_CS_Pin, GPIO_PIN_RESET);
 8004510:	4b14      	ldr	r3, [pc, #80]	; (8004564 <send+0x60>)
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	4a14      	ldr	r2, [pc, #80]	; (8004568 <send+0x64>)
 8004516:	8811      	ldrh	r1, [r2, #0]
 8004518:	2200      	movs	r2, #0
 800451a:	4618      	mov	r0, r3
 800451c:	f7fd f87a 	bl	8001614 <HAL_GPIO_WritePin>


	for (int i = 0; i < len; i++) {
 8004520:	2300      	movs	r3, #0
 8004522:	60fb      	str	r3, [r7, #12]
 8004524:	e00c      	b.n	8004540 <send+0x3c>
		HAL_SPI_Transmit(Pixy2_SPI, (uint8_t*) &buf[i], 1, 5000);
 8004526:	4b11      	ldr	r3, [pc, #68]	; (800456c <send+0x68>)
 8004528:	6818      	ldr	r0, [r3, #0]
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	687a      	ldr	r2, [r7, #4]
 800452e:	18d1      	adds	r1, r2, r3
 8004530:	f241 3388 	movw	r3, #5000	; 0x1388
 8004534:	2201      	movs	r2, #1
 8004536:	f7fd fdf8 	bl	800212a <HAL_SPI_Transmit>
	for (int i = 0; i < len; i++) {
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	3301      	adds	r3, #1
 800453e:	60fb      	str	r3, [r7, #12]
 8004540:	78fb      	ldrb	r3, [r7, #3]
 8004542:	68fa      	ldr	r2, [r7, #12]
 8004544:	429a      	cmp	r2, r3
 8004546:	dbee      	blt.n	8004526 <send+0x22>
	}


	HAL_GPIO_WritePin(Pixy2_CS_Port, Pixy2_CS_Pin, GPIO_PIN_SET);
 8004548:	4b06      	ldr	r3, [pc, #24]	; (8004564 <send+0x60>)
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	4a06      	ldr	r2, [pc, #24]	; (8004568 <send+0x64>)
 800454e:	8811      	ldrh	r1, [r2, #0]
 8004550:	2201      	movs	r2, #1
 8004552:	4618      	mov	r0, r3
 8004554:	f7fd f85e 	bl	8001614 <HAL_GPIO_WritePin>

	return len;
 8004558:	78fb      	ldrb	r3, [r7, #3]
 800455a:	b21b      	sxth	r3, r3
}
 800455c:	4618      	mov	r0, r3
 800455e:	3710      	adds	r7, #16
 8004560:	46bd      	mov	sp, r7
 8004562:	bd80      	pop	{r7, pc}
 8004564:	200001e0 	.word	0x200001e0
 8004568:	200001e4 	.word	0x200001e4
 800456c:	200001dc 	.word	0x200001dc

08004570 <rcs_init>:
static int16_t g_rcsMinPwm[RCS_NUM_AXES];
static int16_t g_rcsPwmGain[RCS_NUM_AXES];
extern TIM_HandleTypeDef htim10;
extern TIM_HandleTypeDef htim11;

void rcs_init() {
 8004570:	b580      	push	{r7, lr}
 8004572:	b082      	sub	sp, #8
 8004574:	af00      	add	r7, sp, #0
	int i;

	for (i = 0; i < RCS_NUM_AXES; i++) {
 8004576:	2300      	movs	r3, #0
 8004578:	607b      	str	r3, [r7, #4]
 800457a:	e015      	b.n	80045a8 <rcs_init+0x38>
		g_rcsMinPwm[i] = RCS_MIN_PWM;
 800457c:	4a0f      	ldr	r2, [pc, #60]	; (80045bc <rcs_init+0x4c>)
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8004584:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		g_rcsPwmGain[i] = 1 << RCS_GAIN_SCALE;
 8004588:	4a0d      	ldr	r2, [pc, #52]	; (80045c0 <rcs_init+0x50>)
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004590:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		rcs_setPos(i, PIXY_RCS_CENTER_POS);
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	b2db      	uxtb	r3, r3
 8004598:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800459c:	4618      	mov	r0, r3
 800459e:	f000 f877 	bl	8004690 <rcs_setPos>
	for (i = 0; i < RCS_NUM_AXES; i++) {
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	3301      	adds	r3, #1
 80045a6:	607b      	str	r3, [r7, #4]
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	2b01      	cmp	r3, #1
 80045ac:	dde6      	ble.n	800457c <rcs_init+0xc>
	}

	//rcs_enable(0, 1);
	//rcs_enable(1, 1);
	rcs_setLimits_all();
 80045ae:	f000 f85f 	bl	8004670 <rcs_setLimits_all>
}
 80045b2:	bf00      	nop
 80045b4:	3708      	adds	r7, #8
 80045b6:	46bd      	mov	sp, r7
 80045b8:	bd80      	pop	{r7, pc}
 80045ba:	bf00      	nop
 80045bc:	200001ec 	.word	0x200001ec
 80045c0:	200001f0 	.word	0x200001f0

080045c4 <rcs_setLimits>:

int32_t rcs_setLimits(uint8_t channel, int16_t lower, int16_t upper) {
 80045c4:	b580      	push	{r7, lr}
 80045c6:	b082      	sub	sp, #8
 80045c8:	af00      	add	r7, sp, #0
 80045ca:	4603      	mov	r3, r0
 80045cc:	71fb      	strb	r3, [r7, #7]
 80045ce:	460b      	mov	r3, r1
 80045d0:	80bb      	strh	r3, [r7, #4]
 80045d2:	4613      	mov	r3, r2
 80045d4:	807b      	strh	r3, [r7, #2]
	if (channel >= RCS_NUM_AXES || upper > 500 || upper < -500 || lower > 500
 80045d6:	79fb      	ldrb	r3, [r7, #7]
 80045d8:	2b01      	cmp	r3, #1
 80045da:	d813      	bhi.n	8004604 <rcs_setLimits+0x40>
 80045dc:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80045e0:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80045e4:	dc0e      	bgt.n	8004604 <rcs_setLimits+0x40>
 80045e6:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80045ea:	f513 7ffa 	cmn.w	r3, #500	; 0x1f4
 80045ee:	db09      	blt.n	8004604 <rcs_setLimits+0x40>
 80045f0:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80045f4:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80045f8:	dc04      	bgt.n	8004604 <rcs_setLimits+0x40>
			|| lower < -500)
 80045fa:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80045fe:	f513 7ffa 	cmn.w	r3, #500	; 0x1f4
 8004602:	da02      	bge.n	800460a <rcs_setLimits+0x46>
		return -1;
 8004604:	f04f 33ff 	mov.w	r3, #4294967295
 8004608:	e025      	b.n	8004656 <rcs_setLimits+0x92>

	g_rcsMinPwm[channel] = RCS_MIN_PWM + lower;
 800460a:	88bb      	ldrh	r3, [r7, #4]
 800460c:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 8004610:	b29a      	uxth	r2, r3
 8004612:	79fb      	ldrb	r3, [r7, #7]
 8004614:	b211      	sxth	r1, r2
 8004616:	4a12      	ldr	r2, [pc, #72]	; (8004660 <rcs_setLimits+0x9c>)
 8004618:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	// MAXPOS*gain = RANGE+upper-lower -> gain<<RCS_GAIN_SCALE = ((RANGE+upper-lower)<<RCS_GAIN_SCALE)/MAXPOS
	g_rcsPwmGain[channel] = ((RCS_PWM_RANGE + upper - lower) << RCS_GAIN_SCALE)/ PIXY_RCS_MAX_POS;
 800461c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8004620:	f503 727a 	add.w	r2, r3, #1000	; 0x3e8
 8004624:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8004628:	1ad3      	subs	r3, r2, r3
 800462a:	029b      	lsls	r3, r3, #10
 800462c:	4a0d      	ldr	r2, [pc, #52]	; (8004664 <rcs_setLimits+0xa0>)
 800462e:	fb82 1203 	smull	r1, r2, r2, r3
 8004632:	1192      	asrs	r2, r2, #6
 8004634:	17db      	asrs	r3, r3, #31
 8004636:	1ad2      	subs	r2, r2, r3
 8004638:	79fb      	ldrb	r3, [r7, #7]
 800463a:	b211      	sxth	r1, r2
 800463c:	4a0a      	ldr	r2, [pc, #40]	; (8004668 <rcs_setLimits+0xa4>)
 800463e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

	// update
	rcs_setPos(channel, g_rcsPos[channel]);
 8004642:	79fb      	ldrb	r3, [r7, #7]
 8004644:	4a09      	ldr	r2, [pc, #36]	; (800466c <rcs_setLimits+0xa8>)
 8004646:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800464a:	79fb      	ldrb	r3, [r7, #7]
 800464c:	4611      	mov	r1, r2
 800464e:	4618      	mov	r0, r3
 8004650:	f000 f81e 	bl	8004690 <rcs_setPos>

	return 0;
 8004654:	2300      	movs	r3, #0
}
 8004656:	4618      	mov	r0, r3
 8004658:	3708      	adds	r7, #8
 800465a:	46bd      	mov	sp, r7
 800465c:	bd80      	pop	{r7, pc}
 800465e:	bf00      	nop
 8004660:	200001ec 	.word	0x200001ec
 8004664:	10624dd3 	.word	0x10624dd3
 8004668:	200001f0 	.word	0x200001f0
 800466c:	200001e8 	.word	0x200001e8

08004670 <rcs_setLimits_all>:

void rcs_setLimits_all() {
 8004670:	b580      	push	{r7, lr}
 8004672:	af00      	add	r7, sp, #0

	rcs_setLimits(0, -200, 200);
 8004674:	22c8      	movs	r2, #200	; 0xc8
 8004676:	f06f 01c7 	mvn.w	r1, #199	; 0xc7
 800467a:	2000      	movs	r0, #0
 800467c:	f7ff ffa2 	bl	80045c4 <rcs_setLimits>
	rcs_setLimits(1, -200, 200);
 8004680:	22c8      	movs	r2, #200	; 0xc8
 8004682:	f06f 01c7 	mvn.w	r1, #199	; 0xc7
 8004686:	2001      	movs	r0, #1
 8004688:	f7ff ff9c 	bl	80045c4 <rcs_setLimits>
}
 800468c:	bf00      	nop
 800468e:	bd80      	pop	{r7, pc}

08004690 <rcs_setPos>:

int32_t rcs_setPos(uint8_t channel, uint16_t pos) {
 8004690:	b580      	push	{r7, lr}
 8004692:	b084      	sub	sp, #16
 8004694:	af00      	add	r7, sp, #0
 8004696:	4603      	mov	r3, r0
 8004698:	460a      	mov	r2, r1
 800469a:	71fb      	strb	r3, [r7, #7]
 800469c:	4613      	mov	r3, r2
 800469e:	80bb      	strh	r3, [r7, #4]
	uint16_t newPos;

	if (channel >= RCS_NUM_AXES || pos > PIXY_RCS_MAX_POS)
 80046a0:	79fb      	ldrb	r3, [r7, #7]
 80046a2:	2b01      	cmp	r3, #1
 80046a4:	d803      	bhi.n	80046ae <rcs_setPos+0x1e>
 80046a6:	88bb      	ldrh	r3, [r7, #4]
 80046a8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80046ac:	d902      	bls.n	80046b4 <rcs_setPos+0x24>
		return -1;
 80046ae:	f04f 33ff 	mov.w	r3, #4294967295
 80046b2:	e038      	b.n	8004726 <rcs_setPos+0x96>
	else if (channel == 0) {
 80046b4:	79fb      	ldrb	r3, [r7, #7]
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d116      	bne.n	80046e8 <rcs_setPos+0x58>
		newPos = ((uint32_t) pos * g_rcsPwmGain[channel]) >> RCS_GAIN_SCALE;
 80046ba:	88bb      	ldrh	r3, [r7, #4]
 80046bc:	79fa      	ldrb	r2, [r7, #7]
 80046be:	491c      	ldr	r1, [pc, #112]	; (8004730 <rcs_setPos+0xa0>)
 80046c0:	f931 2012 	ldrsh.w	r2, [r1, r2, lsl #1]
 80046c4:	fb02 f303 	mul.w	r3, r2, r3
 80046c8:	0a9b      	lsrs	r3, r3, #10
 80046ca:	81fb      	strh	r3, [r7, #14]
		//TIM10->CCR1=g_rcsMinPwm[channel] + newPos;
		htim10.Instance->CCR1=g_rcsMinPwm[channel] + newPos;
 80046cc:	79fb      	ldrb	r3, [r7, #7]
 80046ce:	4a19      	ldr	r2, [pc, #100]	; (8004734 <rcs_setPos+0xa4>)
 80046d0:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 80046d4:	461a      	mov	r2, r3
 80046d6:	89fb      	ldrh	r3, [r7, #14]
 80046d8:	441a      	add	r2, r3
 80046da:	4b17      	ldr	r3, [pc, #92]	; (8004738 <rcs_setPos+0xa8>)
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	635a      	str	r2, [r3, #52]	; 0x34
		//__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_1,g_rcsMinPwm[channel] + newPos);

		HAL_Delay(1);
 80046e0:	2001      	movs	r0, #1
 80046e2:	f7fc fce1 	bl	80010a8 <HAL_Delay>
 80046e6:	e018      	b.n	800471a <rcs_setPos+0x8a>

	} else if(channel == 1) {
 80046e8:	79fb      	ldrb	r3, [r7, #7]
 80046ea:	2b01      	cmp	r3, #1
 80046ec:	d115      	bne.n	800471a <rcs_setPos+0x8a>
		newPos = ((uint32_t) pos * g_rcsPwmGain[channel]) >> RCS_GAIN_SCALE;
 80046ee:	88bb      	ldrh	r3, [r7, #4]
 80046f0:	79fa      	ldrb	r2, [r7, #7]
 80046f2:	490f      	ldr	r1, [pc, #60]	; (8004730 <rcs_setPos+0xa0>)
 80046f4:	f931 2012 	ldrsh.w	r2, [r1, r2, lsl #1]
 80046f8:	fb02 f303 	mul.w	r3, r2, r3
 80046fc:	0a9b      	lsrs	r3, r3, #10
 80046fe:	81fb      	strh	r3, [r7, #14]
		//TIM11->CCR1=g_rcsMinPwm[channel] + newPos;
		htim11.Instance->CCR1=g_rcsMinPwm[channel] + newPos;
 8004700:	79fb      	ldrb	r3, [r7, #7]
 8004702:	4a0c      	ldr	r2, [pc, #48]	; (8004734 <rcs_setPos+0xa4>)
 8004704:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8004708:	461a      	mov	r2, r3
 800470a:	89fb      	ldrh	r3, [r7, #14]
 800470c:	441a      	add	r2, r3
 800470e:	4b0b      	ldr	r3, [pc, #44]	; (800473c <rcs_setPos+0xac>)
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	635a      	str	r2, [r3, #52]	; 0x34
		//__HAL_TIM_SET_COMPARE(&htim4,TIM_CHANNEL_1,g_rcsMinPwm[channel] + newPos);

		HAL_Delay(1);
 8004714:	2001      	movs	r0, #1
 8004716:	f7fc fcc7 	bl	80010a8 <HAL_Delay>
	}

	g_rcsPos[channel] = pos;
 800471a:	79fb      	ldrb	r3, [r7, #7]
 800471c:	4908      	ldr	r1, [pc, #32]	; (8004740 <rcs_setPos+0xb0>)
 800471e:	88ba      	ldrh	r2, [r7, #4]
 8004720:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]

	return 0;
 8004724:	2300      	movs	r3, #0
}
 8004726:	4618      	mov	r0, r3
 8004728:	3710      	adds	r7, #16
 800472a:	46bd      	mov	sp, r7
 800472c:	bd80      	pop	{r7, pc}
 800472e:	bf00      	nop
 8004730:	200001f0 	.word	0x200001f0
 8004734:	200001ec 	.word	0x200001ec
 8004738:	200000e4 	.word	0x200000e4
 800473c:	2000012c 	.word	0x2000012c
 8004740:	200001e8 	.word	0x200001e8

08004744 <__errno>:
 8004744:	4b01      	ldr	r3, [pc, #4]	; (800474c <__errno+0x8>)
 8004746:	6818      	ldr	r0, [r3, #0]
 8004748:	4770      	bx	lr
 800474a:	bf00      	nop
 800474c:	2000000c 	.word	0x2000000c

08004750 <__libc_init_array>:
 8004750:	b570      	push	{r4, r5, r6, lr}
 8004752:	4d0d      	ldr	r5, [pc, #52]	; (8004788 <__libc_init_array+0x38>)
 8004754:	4c0d      	ldr	r4, [pc, #52]	; (800478c <__libc_init_array+0x3c>)
 8004756:	1b64      	subs	r4, r4, r5
 8004758:	10a4      	asrs	r4, r4, #2
 800475a:	2600      	movs	r6, #0
 800475c:	42a6      	cmp	r6, r4
 800475e:	d109      	bne.n	8004774 <__libc_init_array+0x24>
 8004760:	4d0b      	ldr	r5, [pc, #44]	; (8004790 <__libc_init_array+0x40>)
 8004762:	4c0c      	ldr	r4, [pc, #48]	; (8004794 <__libc_init_array+0x44>)
 8004764:	f001 fa08 	bl	8005b78 <_init>
 8004768:	1b64      	subs	r4, r4, r5
 800476a:	10a4      	asrs	r4, r4, #2
 800476c:	2600      	movs	r6, #0
 800476e:	42a6      	cmp	r6, r4
 8004770:	d105      	bne.n	800477e <__libc_init_array+0x2e>
 8004772:	bd70      	pop	{r4, r5, r6, pc}
 8004774:	f855 3b04 	ldr.w	r3, [r5], #4
 8004778:	4798      	blx	r3
 800477a:	3601      	adds	r6, #1
 800477c:	e7ee      	b.n	800475c <__libc_init_array+0xc>
 800477e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004782:	4798      	blx	r3
 8004784:	3601      	adds	r6, #1
 8004786:	e7f2      	b.n	800476e <__libc_init_array+0x1e>
 8004788:	08005d54 	.word	0x08005d54
 800478c:	08005d54 	.word	0x08005d54
 8004790:	08005d54 	.word	0x08005d54
 8004794:	08005d58 	.word	0x08005d58

08004798 <malloc>:
 8004798:	4b02      	ldr	r3, [pc, #8]	; (80047a4 <malloc+0xc>)
 800479a:	4601      	mov	r1, r0
 800479c:	6818      	ldr	r0, [r3, #0]
 800479e:	f000 b877 	b.w	8004890 <_malloc_r>
 80047a2:	bf00      	nop
 80047a4:	2000000c 	.word	0x2000000c

080047a8 <memset>:
 80047a8:	4402      	add	r2, r0
 80047aa:	4603      	mov	r3, r0
 80047ac:	4293      	cmp	r3, r2
 80047ae:	d100      	bne.n	80047b2 <memset+0xa>
 80047b0:	4770      	bx	lr
 80047b2:	f803 1b01 	strb.w	r1, [r3], #1
 80047b6:	e7f9      	b.n	80047ac <memset+0x4>

080047b8 <_free_r>:
 80047b8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80047ba:	2900      	cmp	r1, #0
 80047bc:	d044      	beq.n	8004848 <_free_r+0x90>
 80047be:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80047c2:	9001      	str	r0, [sp, #4]
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	f1a1 0404 	sub.w	r4, r1, #4
 80047ca:	bfb8      	it	lt
 80047cc:	18e4      	addlt	r4, r4, r3
 80047ce:	f000 fc71 	bl	80050b4 <__malloc_lock>
 80047d2:	4a1e      	ldr	r2, [pc, #120]	; (800484c <_free_r+0x94>)
 80047d4:	9801      	ldr	r0, [sp, #4]
 80047d6:	6813      	ldr	r3, [r2, #0]
 80047d8:	b933      	cbnz	r3, 80047e8 <_free_r+0x30>
 80047da:	6063      	str	r3, [r4, #4]
 80047dc:	6014      	str	r4, [r2, #0]
 80047de:	b003      	add	sp, #12
 80047e0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80047e4:	f000 bc6c 	b.w	80050c0 <__malloc_unlock>
 80047e8:	42a3      	cmp	r3, r4
 80047ea:	d908      	bls.n	80047fe <_free_r+0x46>
 80047ec:	6825      	ldr	r5, [r4, #0]
 80047ee:	1961      	adds	r1, r4, r5
 80047f0:	428b      	cmp	r3, r1
 80047f2:	bf01      	itttt	eq
 80047f4:	6819      	ldreq	r1, [r3, #0]
 80047f6:	685b      	ldreq	r3, [r3, #4]
 80047f8:	1949      	addeq	r1, r1, r5
 80047fa:	6021      	streq	r1, [r4, #0]
 80047fc:	e7ed      	b.n	80047da <_free_r+0x22>
 80047fe:	461a      	mov	r2, r3
 8004800:	685b      	ldr	r3, [r3, #4]
 8004802:	b10b      	cbz	r3, 8004808 <_free_r+0x50>
 8004804:	42a3      	cmp	r3, r4
 8004806:	d9fa      	bls.n	80047fe <_free_r+0x46>
 8004808:	6811      	ldr	r1, [r2, #0]
 800480a:	1855      	adds	r5, r2, r1
 800480c:	42a5      	cmp	r5, r4
 800480e:	d10b      	bne.n	8004828 <_free_r+0x70>
 8004810:	6824      	ldr	r4, [r4, #0]
 8004812:	4421      	add	r1, r4
 8004814:	1854      	adds	r4, r2, r1
 8004816:	42a3      	cmp	r3, r4
 8004818:	6011      	str	r1, [r2, #0]
 800481a:	d1e0      	bne.n	80047de <_free_r+0x26>
 800481c:	681c      	ldr	r4, [r3, #0]
 800481e:	685b      	ldr	r3, [r3, #4]
 8004820:	6053      	str	r3, [r2, #4]
 8004822:	4421      	add	r1, r4
 8004824:	6011      	str	r1, [r2, #0]
 8004826:	e7da      	b.n	80047de <_free_r+0x26>
 8004828:	d902      	bls.n	8004830 <_free_r+0x78>
 800482a:	230c      	movs	r3, #12
 800482c:	6003      	str	r3, [r0, #0]
 800482e:	e7d6      	b.n	80047de <_free_r+0x26>
 8004830:	6825      	ldr	r5, [r4, #0]
 8004832:	1961      	adds	r1, r4, r5
 8004834:	428b      	cmp	r3, r1
 8004836:	bf04      	itt	eq
 8004838:	6819      	ldreq	r1, [r3, #0]
 800483a:	685b      	ldreq	r3, [r3, #4]
 800483c:	6063      	str	r3, [r4, #4]
 800483e:	bf04      	itt	eq
 8004840:	1949      	addeq	r1, r1, r5
 8004842:	6021      	streq	r1, [r4, #0]
 8004844:	6054      	str	r4, [r2, #4]
 8004846:	e7ca      	b.n	80047de <_free_r+0x26>
 8004848:	b003      	add	sp, #12
 800484a:	bd30      	pop	{r4, r5, pc}
 800484c:	200001f4 	.word	0x200001f4

08004850 <sbrk_aligned>:
 8004850:	b570      	push	{r4, r5, r6, lr}
 8004852:	4e0e      	ldr	r6, [pc, #56]	; (800488c <sbrk_aligned+0x3c>)
 8004854:	460c      	mov	r4, r1
 8004856:	6831      	ldr	r1, [r6, #0]
 8004858:	4605      	mov	r5, r0
 800485a:	b911      	cbnz	r1, 8004862 <sbrk_aligned+0x12>
 800485c:	f000 f91a 	bl	8004a94 <_sbrk_r>
 8004860:	6030      	str	r0, [r6, #0]
 8004862:	4621      	mov	r1, r4
 8004864:	4628      	mov	r0, r5
 8004866:	f000 f915 	bl	8004a94 <_sbrk_r>
 800486a:	1c43      	adds	r3, r0, #1
 800486c:	d00a      	beq.n	8004884 <sbrk_aligned+0x34>
 800486e:	1cc4      	adds	r4, r0, #3
 8004870:	f024 0403 	bic.w	r4, r4, #3
 8004874:	42a0      	cmp	r0, r4
 8004876:	d007      	beq.n	8004888 <sbrk_aligned+0x38>
 8004878:	1a21      	subs	r1, r4, r0
 800487a:	4628      	mov	r0, r5
 800487c:	f000 f90a 	bl	8004a94 <_sbrk_r>
 8004880:	3001      	adds	r0, #1
 8004882:	d101      	bne.n	8004888 <sbrk_aligned+0x38>
 8004884:	f04f 34ff 	mov.w	r4, #4294967295
 8004888:	4620      	mov	r0, r4
 800488a:	bd70      	pop	{r4, r5, r6, pc}
 800488c:	200001f8 	.word	0x200001f8

08004890 <_malloc_r>:
 8004890:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004894:	1ccd      	adds	r5, r1, #3
 8004896:	f025 0503 	bic.w	r5, r5, #3
 800489a:	3508      	adds	r5, #8
 800489c:	2d0c      	cmp	r5, #12
 800489e:	bf38      	it	cc
 80048a0:	250c      	movcc	r5, #12
 80048a2:	2d00      	cmp	r5, #0
 80048a4:	4607      	mov	r7, r0
 80048a6:	db01      	blt.n	80048ac <_malloc_r+0x1c>
 80048a8:	42a9      	cmp	r1, r5
 80048aa:	d905      	bls.n	80048b8 <_malloc_r+0x28>
 80048ac:	230c      	movs	r3, #12
 80048ae:	603b      	str	r3, [r7, #0]
 80048b0:	2600      	movs	r6, #0
 80048b2:	4630      	mov	r0, r6
 80048b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80048b8:	4e2e      	ldr	r6, [pc, #184]	; (8004974 <_malloc_r+0xe4>)
 80048ba:	f000 fbfb 	bl	80050b4 <__malloc_lock>
 80048be:	6833      	ldr	r3, [r6, #0]
 80048c0:	461c      	mov	r4, r3
 80048c2:	bb34      	cbnz	r4, 8004912 <_malloc_r+0x82>
 80048c4:	4629      	mov	r1, r5
 80048c6:	4638      	mov	r0, r7
 80048c8:	f7ff ffc2 	bl	8004850 <sbrk_aligned>
 80048cc:	1c43      	adds	r3, r0, #1
 80048ce:	4604      	mov	r4, r0
 80048d0:	d14d      	bne.n	800496e <_malloc_r+0xde>
 80048d2:	6834      	ldr	r4, [r6, #0]
 80048d4:	4626      	mov	r6, r4
 80048d6:	2e00      	cmp	r6, #0
 80048d8:	d140      	bne.n	800495c <_malloc_r+0xcc>
 80048da:	6823      	ldr	r3, [r4, #0]
 80048dc:	4631      	mov	r1, r6
 80048de:	4638      	mov	r0, r7
 80048e0:	eb04 0803 	add.w	r8, r4, r3
 80048e4:	f000 f8d6 	bl	8004a94 <_sbrk_r>
 80048e8:	4580      	cmp	r8, r0
 80048ea:	d13a      	bne.n	8004962 <_malloc_r+0xd2>
 80048ec:	6821      	ldr	r1, [r4, #0]
 80048ee:	3503      	adds	r5, #3
 80048f0:	1a6d      	subs	r5, r5, r1
 80048f2:	f025 0503 	bic.w	r5, r5, #3
 80048f6:	3508      	adds	r5, #8
 80048f8:	2d0c      	cmp	r5, #12
 80048fa:	bf38      	it	cc
 80048fc:	250c      	movcc	r5, #12
 80048fe:	4629      	mov	r1, r5
 8004900:	4638      	mov	r0, r7
 8004902:	f7ff ffa5 	bl	8004850 <sbrk_aligned>
 8004906:	3001      	adds	r0, #1
 8004908:	d02b      	beq.n	8004962 <_malloc_r+0xd2>
 800490a:	6823      	ldr	r3, [r4, #0]
 800490c:	442b      	add	r3, r5
 800490e:	6023      	str	r3, [r4, #0]
 8004910:	e00e      	b.n	8004930 <_malloc_r+0xa0>
 8004912:	6822      	ldr	r2, [r4, #0]
 8004914:	1b52      	subs	r2, r2, r5
 8004916:	d41e      	bmi.n	8004956 <_malloc_r+0xc6>
 8004918:	2a0b      	cmp	r2, #11
 800491a:	d916      	bls.n	800494a <_malloc_r+0xba>
 800491c:	1961      	adds	r1, r4, r5
 800491e:	42a3      	cmp	r3, r4
 8004920:	6025      	str	r5, [r4, #0]
 8004922:	bf18      	it	ne
 8004924:	6059      	strne	r1, [r3, #4]
 8004926:	6863      	ldr	r3, [r4, #4]
 8004928:	bf08      	it	eq
 800492a:	6031      	streq	r1, [r6, #0]
 800492c:	5162      	str	r2, [r4, r5]
 800492e:	604b      	str	r3, [r1, #4]
 8004930:	4638      	mov	r0, r7
 8004932:	f104 060b 	add.w	r6, r4, #11
 8004936:	f000 fbc3 	bl	80050c0 <__malloc_unlock>
 800493a:	f026 0607 	bic.w	r6, r6, #7
 800493e:	1d23      	adds	r3, r4, #4
 8004940:	1af2      	subs	r2, r6, r3
 8004942:	d0b6      	beq.n	80048b2 <_malloc_r+0x22>
 8004944:	1b9b      	subs	r3, r3, r6
 8004946:	50a3      	str	r3, [r4, r2]
 8004948:	e7b3      	b.n	80048b2 <_malloc_r+0x22>
 800494a:	6862      	ldr	r2, [r4, #4]
 800494c:	42a3      	cmp	r3, r4
 800494e:	bf0c      	ite	eq
 8004950:	6032      	streq	r2, [r6, #0]
 8004952:	605a      	strne	r2, [r3, #4]
 8004954:	e7ec      	b.n	8004930 <_malloc_r+0xa0>
 8004956:	4623      	mov	r3, r4
 8004958:	6864      	ldr	r4, [r4, #4]
 800495a:	e7b2      	b.n	80048c2 <_malloc_r+0x32>
 800495c:	4634      	mov	r4, r6
 800495e:	6876      	ldr	r6, [r6, #4]
 8004960:	e7b9      	b.n	80048d6 <_malloc_r+0x46>
 8004962:	230c      	movs	r3, #12
 8004964:	603b      	str	r3, [r7, #0]
 8004966:	4638      	mov	r0, r7
 8004968:	f000 fbaa 	bl	80050c0 <__malloc_unlock>
 800496c:	e7a1      	b.n	80048b2 <_malloc_r+0x22>
 800496e:	6025      	str	r5, [r4, #0]
 8004970:	e7de      	b.n	8004930 <_malloc_r+0xa0>
 8004972:	bf00      	nop
 8004974:	200001f4 	.word	0x200001f4

08004978 <iprintf>:
 8004978:	b40f      	push	{r0, r1, r2, r3}
 800497a:	4b0a      	ldr	r3, [pc, #40]	; (80049a4 <iprintf+0x2c>)
 800497c:	b513      	push	{r0, r1, r4, lr}
 800497e:	681c      	ldr	r4, [r3, #0]
 8004980:	b124      	cbz	r4, 800498c <iprintf+0x14>
 8004982:	69a3      	ldr	r3, [r4, #24]
 8004984:	b913      	cbnz	r3, 800498c <iprintf+0x14>
 8004986:	4620      	mov	r0, r4
 8004988:	f000 fa8e 	bl	8004ea8 <__sinit>
 800498c:	ab05      	add	r3, sp, #20
 800498e:	9a04      	ldr	r2, [sp, #16]
 8004990:	68a1      	ldr	r1, [r4, #8]
 8004992:	9301      	str	r3, [sp, #4]
 8004994:	4620      	mov	r0, r4
 8004996:	f000 fd1f 	bl	80053d8 <_vfiprintf_r>
 800499a:	b002      	add	sp, #8
 800499c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80049a0:	b004      	add	sp, #16
 80049a2:	4770      	bx	lr
 80049a4:	2000000c 	.word	0x2000000c

080049a8 <_puts_r>:
 80049a8:	b570      	push	{r4, r5, r6, lr}
 80049aa:	460e      	mov	r6, r1
 80049ac:	4605      	mov	r5, r0
 80049ae:	b118      	cbz	r0, 80049b8 <_puts_r+0x10>
 80049b0:	6983      	ldr	r3, [r0, #24]
 80049b2:	b90b      	cbnz	r3, 80049b8 <_puts_r+0x10>
 80049b4:	f000 fa78 	bl	8004ea8 <__sinit>
 80049b8:	69ab      	ldr	r3, [r5, #24]
 80049ba:	68ac      	ldr	r4, [r5, #8]
 80049bc:	b913      	cbnz	r3, 80049c4 <_puts_r+0x1c>
 80049be:	4628      	mov	r0, r5
 80049c0:	f000 fa72 	bl	8004ea8 <__sinit>
 80049c4:	4b2c      	ldr	r3, [pc, #176]	; (8004a78 <_puts_r+0xd0>)
 80049c6:	429c      	cmp	r4, r3
 80049c8:	d120      	bne.n	8004a0c <_puts_r+0x64>
 80049ca:	686c      	ldr	r4, [r5, #4]
 80049cc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80049ce:	07db      	lsls	r3, r3, #31
 80049d0:	d405      	bmi.n	80049de <_puts_r+0x36>
 80049d2:	89a3      	ldrh	r3, [r4, #12]
 80049d4:	0598      	lsls	r0, r3, #22
 80049d6:	d402      	bmi.n	80049de <_puts_r+0x36>
 80049d8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80049da:	f000 fb03 	bl	8004fe4 <__retarget_lock_acquire_recursive>
 80049de:	89a3      	ldrh	r3, [r4, #12]
 80049e0:	0719      	lsls	r1, r3, #28
 80049e2:	d51d      	bpl.n	8004a20 <_puts_r+0x78>
 80049e4:	6923      	ldr	r3, [r4, #16]
 80049e6:	b1db      	cbz	r3, 8004a20 <_puts_r+0x78>
 80049e8:	3e01      	subs	r6, #1
 80049ea:	68a3      	ldr	r3, [r4, #8]
 80049ec:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80049f0:	3b01      	subs	r3, #1
 80049f2:	60a3      	str	r3, [r4, #8]
 80049f4:	bb39      	cbnz	r1, 8004a46 <_puts_r+0x9e>
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	da38      	bge.n	8004a6c <_puts_r+0xc4>
 80049fa:	4622      	mov	r2, r4
 80049fc:	210a      	movs	r1, #10
 80049fe:	4628      	mov	r0, r5
 8004a00:	f000 f878 	bl	8004af4 <__swbuf_r>
 8004a04:	3001      	adds	r0, #1
 8004a06:	d011      	beq.n	8004a2c <_puts_r+0x84>
 8004a08:	250a      	movs	r5, #10
 8004a0a:	e011      	b.n	8004a30 <_puts_r+0x88>
 8004a0c:	4b1b      	ldr	r3, [pc, #108]	; (8004a7c <_puts_r+0xd4>)
 8004a0e:	429c      	cmp	r4, r3
 8004a10:	d101      	bne.n	8004a16 <_puts_r+0x6e>
 8004a12:	68ac      	ldr	r4, [r5, #8]
 8004a14:	e7da      	b.n	80049cc <_puts_r+0x24>
 8004a16:	4b1a      	ldr	r3, [pc, #104]	; (8004a80 <_puts_r+0xd8>)
 8004a18:	429c      	cmp	r4, r3
 8004a1a:	bf08      	it	eq
 8004a1c:	68ec      	ldreq	r4, [r5, #12]
 8004a1e:	e7d5      	b.n	80049cc <_puts_r+0x24>
 8004a20:	4621      	mov	r1, r4
 8004a22:	4628      	mov	r0, r5
 8004a24:	f000 f8b8 	bl	8004b98 <__swsetup_r>
 8004a28:	2800      	cmp	r0, #0
 8004a2a:	d0dd      	beq.n	80049e8 <_puts_r+0x40>
 8004a2c:	f04f 35ff 	mov.w	r5, #4294967295
 8004a30:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004a32:	07da      	lsls	r2, r3, #31
 8004a34:	d405      	bmi.n	8004a42 <_puts_r+0x9a>
 8004a36:	89a3      	ldrh	r3, [r4, #12]
 8004a38:	059b      	lsls	r3, r3, #22
 8004a3a:	d402      	bmi.n	8004a42 <_puts_r+0x9a>
 8004a3c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004a3e:	f000 fad2 	bl	8004fe6 <__retarget_lock_release_recursive>
 8004a42:	4628      	mov	r0, r5
 8004a44:	bd70      	pop	{r4, r5, r6, pc}
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	da04      	bge.n	8004a54 <_puts_r+0xac>
 8004a4a:	69a2      	ldr	r2, [r4, #24]
 8004a4c:	429a      	cmp	r2, r3
 8004a4e:	dc06      	bgt.n	8004a5e <_puts_r+0xb6>
 8004a50:	290a      	cmp	r1, #10
 8004a52:	d004      	beq.n	8004a5e <_puts_r+0xb6>
 8004a54:	6823      	ldr	r3, [r4, #0]
 8004a56:	1c5a      	adds	r2, r3, #1
 8004a58:	6022      	str	r2, [r4, #0]
 8004a5a:	7019      	strb	r1, [r3, #0]
 8004a5c:	e7c5      	b.n	80049ea <_puts_r+0x42>
 8004a5e:	4622      	mov	r2, r4
 8004a60:	4628      	mov	r0, r5
 8004a62:	f000 f847 	bl	8004af4 <__swbuf_r>
 8004a66:	3001      	adds	r0, #1
 8004a68:	d1bf      	bne.n	80049ea <_puts_r+0x42>
 8004a6a:	e7df      	b.n	8004a2c <_puts_r+0x84>
 8004a6c:	6823      	ldr	r3, [r4, #0]
 8004a6e:	250a      	movs	r5, #10
 8004a70:	1c5a      	adds	r2, r3, #1
 8004a72:	6022      	str	r2, [r4, #0]
 8004a74:	701d      	strb	r5, [r3, #0]
 8004a76:	e7db      	b.n	8004a30 <_puts_r+0x88>
 8004a78:	08005cd8 	.word	0x08005cd8
 8004a7c:	08005cf8 	.word	0x08005cf8
 8004a80:	08005cb8 	.word	0x08005cb8

08004a84 <puts>:
 8004a84:	4b02      	ldr	r3, [pc, #8]	; (8004a90 <puts+0xc>)
 8004a86:	4601      	mov	r1, r0
 8004a88:	6818      	ldr	r0, [r3, #0]
 8004a8a:	f7ff bf8d 	b.w	80049a8 <_puts_r>
 8004a8e:	bf00      	nop
 8004a90:	2000000c 	.word	0x2000000c

08004a94 <_sbrk_r>:
 8004a94:	b538      	push	{r3, r4, r5, lr}
 8004a96:	4d06      	ldr	r5, [pc, #24]	; (8004ab0 <_sbrk_r+0x1c>)
 8004a98:	2300      	movs	r3, #0
 8004a9a:	4604      	mov	r4, r0
 8004a9c:	4608      	mov	r0, r1
 8004a9e:	602b      	str	r3, [r5, #0]
 8004aa0:	f7fc fa1e 	bl	8000ee0 <_sbrk>
 8004aa4:	1c43      	adds	r3, r0, #1
 8004aa6:	d102      	bne.n	8004aae <_sbrk_r+0x1a>
 8004aa8:	682b      	ldr	r3, [r5, #0]
 8004aaa:	b103      	cbz	r3, 8004aae <_sbrk_r+0x1a>
 8004aac:	6023      	str	r3, [r4, #0]
 8004aae:	bd38      	pop	{r3, r4, r5, pc}
 8004ab0:	20000200 	.word	0x20000200

08004ab4 <siprintf>:
 8004ab4:	b40e      	push	{r1, r2, r3}
 8004ab6:	b500      	push	{lr}
 8004ab8:	b09c      	sub	sp, #112	; 0x70
 8004aba:	ab1d      	add	r3, sp, #116	; 0x74
 8004abc:	9002      	str	r0, [sp, #8]
 8004abe:	9006      	str	r0, [sp, #24]
 8004ac0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004ac4:	4809      	ldr	r0, [pc, #36]	; (8004aec <siprintf+0x38>)
 8004ac6:	9107      	str	r1, [sp, #28]
 8004ac8:	9104      	str	r1, [sp, #16]
 8004aca:	4909      	ldr	r1, [pc, #36]	; (8004af0 <siprintf+0x3c>)
 8004acc:	f853 2b04 	ldr.w	r2, [r3], #4
 8004ad0:	9105      	str	r1, [sp, #20]
 8004ad2:	6800      	ldr	r0, [r0, #0]
 8004ad4:	9301      	str	r3, [sp, #4]
 8004ad6:	a902      	add	r1, sp, #8
 8004ad8:	f000 fb54 	bl	8005184 <_svfiprintf_r>
 8004adc:	9b02      	ldr	r3, [sp, #8]
 8004ade:	2200      	movs	r2, #0
 8004ae0:	701a      	strb	r2, [r3, #0]
 8004ae2:	b01c      	add	sp, #112	; 0x70
 8004ae4:	f85d eb04 	ldr.w	lr, [sp], #4
 8004ae8:	b003      	add	sp, #12
 8004aea:	4770      	bx	lr
 8004aec:	2000000c 	.word	0x2000000c
 8004af0:	ffff0208 	.word	0xffff0208

08004af4 <__swbuf_r>:
 8004af4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004af6:	460e      	mov	r6, r1
 8004af8:	4614      	mov	r4, r2
 8004afa:	4605      	mov	r5, r0
 8004afc:	b118      	cbz	r0, 8004b06 <__swbuf_r+0x12>
 8004afe:	6983      	ldr	r3, [r0, #24]
 8004b00:	b90b      	cbnz	r3, 8004b06 <__swbuf_r+0x12>
 8004b02:	f000 f9d1 	bl	8004ea8 <__sinit>
 8004b06:	4b21      	ldr	r3, [pc, #132]	; (8004b8c <__swbuf_r+0x98>)
 8004b08:	429c      	cmp	r4, r3
 8004b0a:	d12b      	bne.n	8004b64 <__swbuf_r+0x70>
 8004b0c:	686c      	ldr	r4, [r5, #4]
 8004b0e:	69a3      	ldr	r3, [r4, #24]
 8004b10:	60a3      	str	r3, [r4, #8]
 8004b12:	89a3      	ldrh	r3, [r4, #12]
 8004b14:	071a      	lsls	r2, r3, #28
 8004b16:	d52f      	bpl.n	8004b78 <__swbuf_r+0x84>
 8004b18:	6923      	ldr	r3, [r4, #16]
 8004b1a:	b36b      	cbz	r3, 8004b78 <__swbuf_r+0x84>
 8004b1c:	6923      	ldr	r3, [r4, #16]
 8004b1e:	6820      	ldr	r0, [r4, #0]
 8004b20:	1ac0      	subs	r0, r0, r3
 8004b22:	6963      	ldr	r3, [r4, #20]
 8004b24:	b2f6      	uxtb	r6, r6
 8004b26:	4283      	cmp	r3, r0
 8004b28:	4637      	mov	r7, r6
 8004b2a:	dc04      	bgt.n	8004b36 <__swbuf_r+0x42>
 8004b2c:	4621      	mov	r1, r4
 8004b2e:	4628      	mov	r0, r5
 8004b30:	f000 f926 	bl	8004d80 <_fflush_r>
 8004b34:	bb30      	cbnz	r0, 8004b84 <__swbuf_r+0x90>
 8004b36:	68a3      	ldr	r3, [r4, #8]
 8004b38:	3b01      	subs	r3, #1
 8004b3a:	60a3      	str	r3, [r4, #8]
 8004b3c:	6823      	ldr	r3, [r4, #0]
 8004b3e:	1c5a      	adds	r2, r3, #1
 8004b40:	6022      	str	r2, [r4, #0]
 8004b42:	701e      	strb	r6, [r3, #0]
 8004b44:	6963      	ldr	r3, [r4, #20]
 8004b46:	3001      	adds	r0, #1
 8004b48:	4283      	cmp	r3, r0
 8004b4a:	d004      	beq.n	8004b56 <__swbuf_r+0x62>
 8004b4c:	89a3      	ldrh	r3, [r4, #12]
 8004b4e:	07db      	lsls	r3, r3, #31
 8004b50:	d506      	bpl.n	8004b60 <__swbuf_r+0x6c>
 8004b52:	2e0a      	cmp	r6, #10
 8004b54:	d104      	bne.n	8004b60 <__swbuf_r+0x6c>
 8004b56:	4621      	mov	r1, r4
 8004b58:	4628      	mov	r0, r5
 8004b5a:	f000 f911 	bl	8004d80 <_fflush_r>
 8004b5e:	b988      	cbnz	r0, 8004b84 <__swbuf_r+0x90>
 8004b60:	4638      	mov	r0, r7
 8004b62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004b64:	4b0a      	ldr	r3, [pc, #40]	; (8004b90 <__swbuf_r+0x9c>)
 8004b66:	429c      	cmp	r4, r3
 8004b68:	d101      	bne.n	8004b6e <__swbuf_r+0x7a>
 8004b6a:	68ac      	ldr	r4, [r5, #8]
 8004b6c:	e7cf      	b.n	8004b0e <__swbuf_r+0x1a>
 8004b6e:	4b09      	ldr	r3, [pc, #36]	; (8004b94 <__swbuf_r+0xa0>)
 8004b70:	429c      	cmp	r4, r3
 8004b72:	bf08      	it	eq
 8004b74:	68ec      	ldreq	r4, [r5, #12]
 8004b76:	e7ca      	b.n	8004b0e <__swbuf_r+0x1a>
 8004b78:	4621      	mov	r1, r4
 8004b7a:	4628      	mov	r0, r5
 8004b7c:	f000 f80c 	bl	8004b98 <__swsetup_r>
 8004b80:	2800      	cmp	r0, #0
 8004b82:	d0cb      	beq.n	8004b1c <__swbuf_r+0x28>
 8004b84:	f04f 37ff 	mov.w	r7, #4294967295
 8004b88:	e7ea      	b.n	8004b60 <__swbuf_r+0x6c>
 8004b8a:	bf00      	nop
 8004b8c:	08005cd8 	.word	0x08005cd8
 8004b90:	08005cf8 	.word	0x08005cf8
 8004b94:	08005cb8 	.word	0x08005cb8

08004b98 <__swsetup_r>:
 8004b98:	4b32      	ldr	r3, [pc, #200]	; (8004c64 <__swsetup_r+0xcc>)
 8004b9a:	b570      	push	{r4, r5, r6, lr}
 8004b9c:	681d      	ldr	r5, [r3, #0]
 8004b9e:	4606      	mov	r6, r0
 8004ba0:	460c      	mov	r4, r1
 8004ba2:	b125      	cbz	r5, 8004bae <__swsetup_r+0x16>
 8004ba4:	69ab      	ldr	r3, [r5, #24]
 8004ba6:	b913      	cbnz	r3, 8004bae <__swsetup_r+0x16>
 8004ba8:	4628      	mov	r0, r5
 8004baa:	f000 f97d 	bl	8004ea8 <__sinit>
 8004bae:	4b2e      	ldr	r3, [pc, #184]	; (8004c68 <__swsetup_r+0xd0>)
 8004bb0:	429c      	cmp	r4, r3
 8004bb2:	d10f      	bne.n	8004bd4 <__swsetup_r+0x3c>
 8004bb4:	686c      	ldr	r4, [r5, #4]
 8004bb6:	89a3      	ldrh	r3, [r4, #12]
 8004bb8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004bbc:	0719      	lsls	r1, r3, #28
 8004bbe:	d42c      	bmi.n	8004c1a <__swsetup_r+0x82>
 8004bc0:	06dd      	lsls	r5, r3, #27
 8004bc2:	d411      	bmi.n	8004be8 <__swsetup_r+0x50>
 8004bc4:	2309      	movs	r3, #9
 8004bc6:	6033      	str	r3, [r6, #0]
 8004bc8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8004bcc:	81a3      	strh	r3, [r4, #12]
 8004bce:	f04f 30ff 	mov.w	r0, #4294967295
 8004bd2:	e03e      	b.n	8004c52 <__swsetup_r+0xba>
 8004bd4:	4b25      	ldr	r3, [pc, #148]	; (8004c6c <__swsetup_r+0xd4>)
 8004bd6:	429c      	cmp	r4, r3
 8004bd8:	d101      	bne.n	8004bde <__swsetup_r+0x46>
 8004bda:	68ac      	ldr	r4, [r5, #8]
 8004bdc:	e7eb      	b.n	8004bb6 <__swsetup_r+0x1e>
 8004bde:	4b24      	ldr	r3, [pc, #144]	; (8004c70 <__swsetup_r+0xd8>)
 8004be0:	429c      	cmp	r4, r3
 8004be2:	bf08      	it	eq
 8004be4:	68ec      	ldreq	r4, [r5, #12]
 8004be6:	e7e6      	b.n	8004bb6 <__swsetup_r+0x1e>
 8004be8:	0758      	lsls	r0, r3, #29
 8004bea:	d512      	bpl.n	8004c12 <__swsetup_r+0x7a>
 8004bec:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004bee:	b141      	cbz	r1, 8004c02 <__swsetup_r+0x6a>
 8004bf0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004bf4:	4299      	cmp	r1, r3
 8004bf6:	d002      	beq.n	8004bfe <__swsetup_r+0x66>
 8004bf8:	4630      	mov	r0, r6
 8004bfa:	f7ff fddd 	bl	80047b8 <_free_r>
 8004bfe:	2300      	movs	r3, #0
 8004c00:	6363      	str	r3, [r4, #52]	; 0x34
 8004c02:	89a3      	ldrh	r3, [r4, #12]
 8004c04:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004c08:	81a3      	strh	r3, [r4, #12]
 8004c0a:	2300      	movs	r3, #0
 8004c0c:	6063      	str	r3, [r4, #4]
 8004c0e:	6923      	ldr	r3, [r4, #16]
 8004c10:	6023      	str	r3, [r4, #0]
 8004c12:	89a3      	ldrh	r3, [r4, #12]
 8004c14:	f043 0308 	orr.w	r3, r3, #8
 8004c18:	81a3      	strh	r3, [r4, #12]
 8004c1a:	6923      	ldr	r3, [r4, #16]
 8004c1c:	b94b      	cbnz	r3, 8004c32 <__swsetup_r+0x9a>
 8004c1e:	89a3      	ldrh	r3, [r4, #12]
 8004c20:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8004c24:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004c28:	d003      	beq.n	8004c32 <__swsetup_r+0x9a>
 8004c2a:	4621      	mov	r1, r4
 8004c2c:	4630      	mov	r0, r6
 8004c2e:	f000 fa01 	bl	8005034 <__smakebuf_r>
 8004c32:	89a0      	ldrh	r0, [r4, #12]
 8004c34:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004c38:	f010 0301 	ands.w	r3, r0, #1
 8004c3c:	d00a      	beq.n	8004c54 <__swsetup_r+0xbc>
 8004c3e:	2300      	movs	r3, #0
 8004c40:	60a3      	str	r3, [r4, #8]
 8004c42:	6963      	ldr	r3, [r4, #20]
 8004c44:	425b      	negs	r3, r3
 8004c46:	61a3      	str	r3, [r4, #24]
 8004c48:	6923      	ldr	r3, [r4, #16]
 8004c4a:	b943      	cbnz	r3, 8004c5e <__swsetup_r+0xc6>
 8004c4c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8004c50:	d1ba      	bne.n	8004bc8 <__swsetup_r+0x30>
 8004c52:	bd70      	pop	{r4, r5, r6, pc}
 8004c54:	0781      	lsls	r1, r0, #30
 8004c56:	bf58      	it	pl
 8004c58:	6963      	ldrpl	r3, [r4, #20]
 8004c5a:	60a3      	str	r3, [r4, #8]
 8004c5c:	e7f4      	b.n	8004c48 <__swsetup_r+0xb0>
 8004c5e:	2000      	movs	r0, #0
 8004c60:	e7f7      	b.n	8004c52 <__swsetup_r+0xba>
 8004c62:	bf00      	nop
 8004c64:	2000000c 	.word	0x2000000c
 8004c68:	08005cd8 	.word	0x08005cd8
 8004c6c:	08005cf8 	.word	0x08005cf8
 8004c70:	08005cb8 	.word	0x08005cb8

08004c74 <__sflush_r>:
 8004c74:	898a      	ldrh	r2, [r1, #12]
 8004c76:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004c7a:	4605      	mov	r5, r0
 8004c7c:	0710      	lsls	r0, r2, #28
 8004c7e:	460c      	mov	r4, r1
 8004c80:	d458      	bmi.n	8004d34 <__sflush_r+0xc0>
 8004c82:	684b      	ldr	r3, [r1, #4]
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	dc05      	bgt.n	8004c94 <__sflush_r+0x20>
 8004c88:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	dc02      	bgt.n	8004c94 <__sflush_r+0x20>
 8004c8e:	2000      	movs	r0, #0
 8004c90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004c94:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004c96:	2e00      	cmp	r6, #0
 8004c98:	d0f9      	beq.n	8004c8e <__sflush_r+0x1a>
 8004c9a:	2300      	movs	r3, #0
 8004c9c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8004ca0:	682f      	ldr	r7, [r5, #0]
 8004ca2:	602b      	str	r3, [r5, #0]
 8004ca4:	d032      	beq.n	8004d0c <__sflush_r+0x98>
 8004ca6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004ca8:	89a3      	ldrh	r3, [r4, #12]
 8004caa:	075a      	lsls	r2, r3, #29
 8004cac:	d505      	bpl.n	8004cba <__sflush_r+0x46>
 8004cae:	6863      	ldr	r3, [r4, #4]
 8004cb0:	1ac0      	subs	r0, r0, r3
 8004cb2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004cb4:	b10b      	cbz	r3, 8004cba <__sflush_r+0x46>
 8004cb6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004cb8:	1ac0      	subs	r0, r0, r3
 8004cba:	2300      	movs	r3, #0
 8004cbc:	4602      	mov	r2, r0
 8004cbe:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004cc0:	6a21      	ldr	r1, [r4, #32]
 8004cc2:	4628      	mov	r0, r5
 8004cc4:	47b0      	blx	r6
 8004cc6:	1c43      	adds	r3, r0, #1
 8004cc8:	89a3      	ldrh	r3, [r4, #12]
 8004cca:	d106      	bne.n	8004cda <__sflush_r+0x66>
 8004ccc:	6829      	ldr	r1, [r5, #0]
 8004cce:	291d      	cmp	r1, #29
 8004cd0:	d82c      	bhi.n	8004d2c <__sflush_r+0xb8>
 8004cd2:	4a2a      	ldr	r2, [pc, #168]	; (8004d7c <__sflush_r+0x108>)
 8004cd4:	40ca      	lsrs	r2, r1
 8004cd6:	07d6      	lsls	r6, r2, #31
 8004cd8:	d528      	bpl.n	8004d2c <__sflush_r+0xb8>
 8004cda:	2200      	movs	r2, #0
 8004cdc:	6062      	str	r2, [r4, #4]
 8004cde:	04d9      	lsls	r1, r3, #19
 8004ce0:	6922      	ldr	r2, [r4, #16]
 8004ce2:	6022      	str	r2, [r4, #0]
 8004ce4:	d504      	bpl.n	8004cf0 <__sflush_r+0x7c>
 8004ce6:	1c42      	adds	r2, r0, #1
 8004ce8:	d101      	bne.n	8004cee <__sflush_r+0x7a>
 8004cea:	682b      	ldr	r3, [r5, #0]
 8004cec:	b903      	cbnz	r3, 8004cf0 <__sflush_r+0x7c>
 8004cee:	6560      	str	r0, [r4, #84]	; 0x54
 8004cf0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004cf2:	602f      	str	r7, [r5, #0]
 8004cf4:	2900      	cmp	r1, #0
 8004cf6:	d0ca      	beq.n	8004c8e <__sflush_r+0x1a>
 8004cf8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004cfc:	4299      	cmp	r1, r3
 8004cfe:	d002      	beq.n	8004d06 <__sflush_r+0x92>
 8004d00:	4628      	mov	r0, r5
 8004d02:	f7ff fd59 	bl	80047b8 <_free_r>
 8004d06:	2000      	movs	r0, #0
 8004d08:	6360      	str	r0, [r4, #52]	; 0x34
 8004d0a:	e7c1      	b.n	8004c90 <__sflush_r+0x1c>
 8004d0c:	6a21      	ldr	r1, [r4, #32]
 8004d0e:	2301      	movs	r3, #1
 8004d10:	4628      	mov	r0, r5
 8004d12:	47b0      	blx	r6
 8004d14:	1c41      	adds	r1, r0, #1
 8004d16:	d1c7      	bne.n	8004ca8 <__sflush_r+0x34>
 8004d18:	682b      	ldr	r3, [r5, #0]
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d0c4      	beq.n	8004ca8 <__sflush_r+0x34>
 8004d1e:	2b1d      	cmp	r3, #29
 8004d20:	d001      	beq.n	8004d26 <__sflush_r+0xb2>
 8004d22:	2b16      	cmp	r3, #22
 8004d24:	d101      	bne.n	8004d2a <__sflush_r+0xb6>
 8004d26:	602f      	str	r7, [r5, #0]
 8004d28:	e7b1      	b.n	8004c8e <__sflush_r+0x1a>
 8004d2a:	89a3      	ldrh	r3, [r4, #12]
 8004d2c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004d30:	81a3      	strh	r3, [r4, #12]
 8004d32:	e7ad      	b.n	8004c90 <__sflush_r+0x1c>
 8004d34:	690f      	ldr	r7, [r1, #16]
 8004d36:	2f00      	cmp	r7, #0
 8004d38:	d0a9      	beq.n	8004c8e <__sflush_r+0x1a>
 8004d3a:	0793      	lsls	r3, r2, #30
 8004d3c:	680e      	ldr	r6, [r1, #0]
 8004d3e:	bf08      	it	eq
 8004d40:	694b      	ldreq	r3, [r1, #20]
 8004d42:	600f      	str	r7, [r1, #0]
 8004d44:	bf18      	it	ne
 8004d46:	2300      	movne	r3, #0
 8004d48:	eba6 0807 	sub.w	r8, r6, r7
 8004d4c:	608b      	str	r3, [r1, #8]
 8004d4e:	f1b8 0f00 	cmp.w	r8, #0
 8004d52:	dd9c      	ble.n	8004c8e <__sflush_r+0x1a>
 8004d54:	6a21      	ldr	r1, [r4, #32]
 8004d56:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8004d58:	4643      	mov	r3, r8
 8004d5a:	463a      	mov	r2, r7
 8004d5c:	4628      	mov	r0, r5
 8004d5e:	47b0      	blx	r6
 8004d60:	2800      	cmp	r0, #0
 8004d62:	dc06      	bgt.n	8004d72 <__sflush_r+0xfe>
 8004d64:	89a3      	ldrh	r3, [r4, #12]
 8004d66:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004d6a:	81a3      	strh	r3, [r4, #12]
 8004d6c:	f04f 30ff 	mov.w	r0, #4294967295
 8004d70:	e78e      	b.n	8004c90 <__sflush_r+0x1c>
 8004d72:	4407      	add	r7, r0
 8004d74:	eba8 0800 	sub.w	r8, r8, r0
 8004d78:	e7e9      	b.n	8004d4e <__sflush_r+0xda>
 8004d7a:	bf00      	nop
 8004d7c:	20400001 	.word	0x20400001

08004d80 <_fflush_r>:
 8004d80:	b538      	push	{r3, r4, r5, lr}
 8004d82:	690b      	ldr	r3, [r1, #16]
 8004d84:	4605      	mov	r5, r0
 8004d86:	460c      	mov	r4, r1
 8004d88:	b913      	cbnz	r3, 8004d90 <_fflush_r+0x10>
 8004d8a:	2500      	movs	r5, #0
 8004d8c:	4628      	mov	r0, r5
 8004d8e:	bd38      	pop	{r3, r4, r5, pc}
 8004d90:	b118      	cbz	r0, 8004d9a <_fflush_r+0x1a>
 8004d92:	6983      	ldr	r3, [r0, #24]
 8004d94:	b90b      	cbnz	r3, 8004d9a <_fflush_r+0x1a>
 8004d96:	f000 f887 	bl	8004ea8 <__sinit>
 8004d9a:	4b14      	ldr	r3, [pc, #80]	; (8004dec <_fflush_r+0x6c>)
 8004d9c:	429c      	cmp	r4, r3
 8004d9e:	d11b      	bne.n	8004dd8 <_fflush_r+0x58>
 8004da0:	686c      	ldr	r4, [r5, #4]
 8004da2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d0ef      	beq.n	8004d8a <_fflush_r+0xa>
 8004daa:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8004dac:	07d0      	lsls	r0, r2, #31
 8004dae:	d404      	bmi.n	8004dba <_fflush_r+0x3a>
 8004db0:	0599      	lsls	r1, r3, #22
 8004db2:	d402      	bmi.n	8004dba <_fflush_r+0x3a>
 8004db4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004db6:	f000 f915 	bl	8004fe4 <__retarget_lock_acquire_recursive>
 8004dba:	4628      	mov	r0, r5
 8004dbc:	4621      	mov	r1, r4
 8004dbe:	f7ff ff59 	bl	8004c74 <__sflush_r>
 8004dc2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004dc4:	07da      	lsls	r2, r3, #31
 8004dc6:	4605      	mov	r5, r0
 8004dc8:	d4e0      	bmi.n	8004d8c <_fflush_r+0xc>
 8004dca:	89a3      	ldrh	r3, [r4, #12]
 8004dcc:	059b      	lsls	r3, r3, #22
 8004dce:	d4dd      	bmi.n	8004d8c <_fflush_r+0xc>
 8004dd0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004dd2:	f000 f908 	bl	8004fe6 <__retarget_lock_release_recursive>
 8004dd6:	e7d9      	b.n	8004d8c <_fflush_r+0xc>
 8004dd8:	4b05      	ldr	r3, [pc, #20]	; (8004df0 <_fflush_r+0x70>)
 8004dda:	429c      	cmp	r4, r3
 8004ddc:	d101      	bne.n	8004de2 <_fflush_r+0x62>
 8004dde:	68ac      	ldr	r4, [r5, #8]
 8004de0:	e7df      	b.n	8004da2 <_fflush_r+0x22>
 8004de2:	4b04      	ldr	r3, [pc, #16]	; (8004df4 <_fflush_r+0x74>)
 8004de4:	429c      	cmp	r4, r3
 8004de6:	bf08      	it	eq
 8004de8:	68ec      	ldreq	r4, [r5, #12]
 8004dea:	e7da      	b.n	8004da2 <_fflush_r+0x22>
 8004dec:	08005cd8 	.word	0x08005cd8
 8004df0:	08005cf8 	.word	0x08005cf8
 8004df4:	08005cb8 	.word	0x08005cb8

08004df8 <std>:
 8004df8:	2300      	movs	r3, #0
 8004dfa:	b510      	push	{r4, lr}
 8004dfc:	4604      	mov	r4, r0
 8004dfe:	e9c0 3300 	strd	r3, r3, [r0]
 8004e02:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004e06:	6083      	str	r3, [r0, #8]
 8004e08:	8181      	strh	r1, [r0, #12]
 8004e0a:	6643      	str	r3, [r0, #100]	; 0x64
 8004e0c:	81c2      	strh	r2, [r0, #14]
 8004e0e:	6183      	str	r3, [r0, #24]
 8004e10:	4619      	mov	r1, r3
 8004e12:	2208      	movs	r2, #8
 8004e14:	305c      	adds	r0, #92	; 0x5c
 8004e16:	f7ff fcc7 	bl	80047a8 <memset>
 8004e1a:	4b05      	ldr	r3, [pc, #20]	; (8004e30 <std+0x38>)
 8004e1c:	6263      	str	r3, [r4, #36]	; 0x24
 8004e1e:	4b05      	ldr	r3, [pc, #20]	; (8004e34 <std+0x3c>)
 8004e20:	62a3      	str	r3, [r4, #40]	; 0x28
 8004e22:	4b05      	ldr	r3, [pc, #20]	; (8004e38 <std+0x40>)
 8004e24:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004e26:	4b05      	ldr	r3, [pc, #20]	; (8004e3c <std+0x44>)
 8004e28:	6224      	str	r4, [r4, #32]
 8004e2a:	6323      	str	r3, [r4, #48]	; 0x30
 8004e2c:	bd10      	pop	{r4, pc}
 8004e2e:	bf00      	nop
 8004e30:	08005961 	.word	0x08005961
 8004e34:	08005983 	.word	0x08005983
 8004e38:	080059bb 	.word	0x080059bb
 8004e3c:	080059df 	.word	0x080059df

08004e40 <_cleanup_r>:
 8004e40:	4901      	ldr	r1, [pc, #4]	; (8004e48 <_cleanup_r+0x8>)
 8004e42:	f000 b8af 	b.w	8004fa4 <_fwalk_reent>
 8004e46:	bf00      	nop
 8004e48:	08004d81 	.word	0x08004d81

08004e4c <__sfmoreglue>:
 8004e4c:	b570      	push	{r4, r5, r6, lr}
 8004e4e:	2268      	movs	r2, #104	; 0x68
 8004e50:	1e4d      	subs	r5, r1, #1
 8004e52:	4355      	muls	r5, r2
 8004e54:	460e      	mov	r6, r1
 8004e56:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8004e5a:	f7ff fd19 	bl	8004890 <_malloc_r>
 8004e5e:	4604      	mov	r4, r0
 8004e60:	b140      	cbz	r0, 8004e74 <__sfmoreglue+0x28>
 8004e62:	2100      	movs	r1, #0
 8004e64:	e9c0 1600 	strd	r1, r6, [r0]
 8004e68:	300c      	adds	r0, #12
 8004e6a:	60a0      	str	r0, [r4, #8]
 8004e6c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8004e70:	f7ff fc9a 	bl	80047a8 <memset>
 8004e74:	4620      	mov	r0, r4
 8004e76:	bd70      	pop	{r4, r5, r6, pc}

08004e78 <__sfp_lock_acquire>:
 8004e78:	4801      	ldr	r0, [pc, #4]	; (8004e80 <__sfp_lock_acquire+0x8>)
 8004e7a:	f000 b8b3 	b.w	8004fe4 <__retarget_lock_acquire_recursive>
 8004e7e:	bf00      	nop
 8004e80:	200001fd 	.word	0x200001fd

08004e84 <__sfp_lock_release>:
 8004e84:	4801      	ldr	r0, [pc, #4]	; (8004e8c <__sfp_lock_release+0x8>)
 8004e86:	f000 b8ae 	b.w	8004fe6 <__retarget_lock_release_recursive>
 8004e8a:	bf00      	nop
 8004e8c:	200001fd 	.word	0x200001fd

08004e90 <__sinit_lock_acquire>:
 8004e90:	4801      	ldr	r0, [pc, #4]	; (8004e98 <__sinit_lock_acquire+0x8>)
 8004e92:	f000 b8a7 	b.w	8004fe4 <__retarget_lock_acquire_recursive>
 8004e96:	bf00      	nop
 8004e98:	200001fe 	.word	0x200001fe

08004e9c <__sinit_lock_release>:
 8004e9c:	4801      	ldr	r0, [pc, #4]	; (8004ea4 <__sinit_lock_release+0x8>)
 8004e9e:	f000 b8a2 	b.w	8004fe6 <__retarget_lock_release_recursive>
 8004ea2:	bf00      	nop
 8004ea4:	200001fe 	.word	0x200001fe

08004ea8 <__sinit>:
 8004ea8:	b510      	push	{r4, lr}
 8004eaa:	4604      	mov	r4, r0
 8004eac:	f7ff fff0 	bl	8004e90 <__sinit_lock_acquire>
 8004eb0:	69a3      	ldr	r3, [r4, #24]
 8004eb2:	b11b      	cbz	r3, 8004ebc <__sinit+0x14>
 8004eb4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004eb8:	f7ff bff0 	b.w	8004e9c <__sinit_lock_release>
 8004ebc:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8004ec0:	6523      	str	r3, [r4, #80]	; 0x50
 8004ec2:	4b13      	ldr	r3, [pc, #76]	; (8004f10 <__sinit+0x68>)
 8004ec4:	4a13      	ldr	r2, [pc, #76]	; (8004f14 <__sinit+0x6c>)
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	62a2      	str	r2, [r4, #40]	; 0x28
 8004eca:	42a3      	cmp	r3, r4
 8004ecc:	bf04      	itt	eq
 8004ece:	2301      	moveq	r3, #1
 8004ed0:	61a3      	streq	r3, [r4, #24]
 8004ed2:	4620      	mov	r0, r4
 8004ed4:	f000 f820 	bl	8004f18 <__sfp>
 8004ed8:	6060      	str	r0, [r4, #4]
 8004eda:	4620      	mov	r0, r4
 8004edc:	f000 f81c 	bl	8004f18 <__sfp>
 8004ee0:	60a0      	str	r0, [r4, #8]
 8004ee2:	4620      	mov	r0, r4
 8004ee4:	f000 f818 	bl	8004f18 <__sfp>
 8004ee8:	2200      	movs	r2, #0
 8004eea:	60e0      	str	r0, [r4, #12]
 8004eec:	2104      	movs	r1, #4
 8004eee:	6860      	ldr	r0, [r4, #4]
 8004ef0:	f7ff ff82 	bl	8004df8 <std>
 8004ef4:	68a0      	ldr	r0, [r4, #8]
 8004ef6:	2201      	movs	r2, #1
 8004ef8:	2109      	movs	r1, #9
 8004efa:	f7ff ff7d 	bl	8004df8 <std>
 8004efe:	68e0      	ldr	r0, [r4, #12]
 8004f00:	2202      	movs	r2, #2
 8004f02:	2112      	movs	r1, #18
 8004f04:	f7ff ff78 	bl	8004df8 <std>
 8004f08:	2301      	movs	r3, #1
 8004f0a:	61a3      	str	r3, [r4, #24]
 8004f0c:	e7d2      	b.n	8004eb4 <__sinit+0xc>
 8004f0e:	bf00      	nop
 8004f10:	08005cb4 	.word	0x08005cb4
 8004f14:	08004e41 	.word	0x08004e41

08004f18 <__sfp>:
 8004f18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f1a:	4607      	mov	r7, r0
 8004f1c:	f7ff ffac 	bl	8004e78 <__sfp_lock_acquire>
 8004f20:	4b1e      	ldr	r3, [pc, #120]	; (8004f9c <__sfp+0x84>)
 8004f22:	681e      	ldr	r6, [r3, #0]
 8004f24:	69b3      	ldr	r3, [r6, #24]
 8004f26:	b913      	cbnz	r3, 8004f2e <__sfp+0x16>
 8004f28:	4630      	mov	r0, r6
 8004f2a:	f7ff ffbd 	bl	8004ea8 <__sinit>
 8004f2e:	3648      	adds	r6, #72	; 0x48
 8004f30:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8004f34:	3b01      	subs	r3, #1
 8004f36:	d503      	bpl.n	8004f40 <__sfp+0x28>
 8004f38:	6833      	ldr	r3, [r6, #0]
 8004f3a:	b30b      	cbz	r3, 8004f80 <__sfp+0x68>
 8004f3c:	6836      	ldr	r6, [r6, #0]
 8004f3e:	e7f7      	b.n	8004f30 <__sfp+0x18>
 8004f40:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8004f44:	b9d5      	cbnz	r5, 8004f7c <__sfp+0x64>
 8004f46:	4b16      	ldr	r3, [pc, #88]	; (8004fa0 <__sfp+0x88>)
 8004f48:	60e3      	str	r3, [r4, #12]
 8004f4a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8004f4e:	6665      	str	r5, [r4, #100]	; 0x64
 8004f50:	f000 f847 	bl	8004fe2 <__retarget_lock_init_recursive>
 8004f54:	f7ff ff96 	bl	8004e84 <__sfp_lock_release>
 8004f58:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8004f5c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8004f60:	6025      	str	r5, [r4, #0]
 8004f62:	61a5      	str	r5, [r4, #24]
 8004f64:	2208      	movs	r2, #8
 8004f66:	4629      	mov	r1, r5
 8004f68:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8004f6c:	f7ff fc1c 	bl	80047a8 <memset>
 8004f70:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8004f74:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8004f78:	4620      	mov	r0, r4
 8004f7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004f7c:	3468      	adds	r4, #104	; 0x68
 8004f7e:	e7d9      	b.n	8004f34 <__sfp+0x1c>
 8004f80:	2104      	movs	r1, #4
 8004f82:	4638      	mov	r0, r7
 8004f84:	f7ff ff62 	bl	8004e4c <__sfmoreglue>
 8004f88:	4604      	mov	r4, r0
 8004f8a:	6030      	str	r0, [r6, #0]
 8004f8c:	2800      	cmp	r0, #0
 8004f8e:	d1d5      	bne.n	8004f3c <__sfp+0x24>
 8004f90:	f7ff ff78 	bl	8004e84 <__sfp_lock_release>
 8004f94:	230c      	movs	r3, #12
 8004f96:	603b      	str	r3, [r7, #0]
 8004f98:	e7ee      	b.n	8004f78 <__sfp+0x60>
 8004f9a:	bf00      	nop
 8004f9c:	08005cb4 	.word	0x08005cb4
 8004fa0:	ffff0001 	.word	0xffff0001

08004fa4 <_fwalk_reent>:
 8004fa4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004fa8:	4606      	mov	r6, r0
 8004faa:	4688      	mov	r8, r1
 8004fac:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8004fb0:	2700      	movs	r7, #0
 8004fb2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004fb6:	f1b9 0901 	subs.w	r9, r9, #1
 8004fba:	d505      	bpl.n	8004fc8 <_fwalk_reent+0x24>
 8004fbc:	6824      	ldr	r4, [r4, #0]
 8004fbe:	2c00      	cmp	r4, #0
 8004fc0:	d1f7      	bne.n	8004fb2 <_fwalk_reent+0xe>
 8004fc2:	4638      	mov	r0, r7
 8004fc4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004fc8:	89ab      	ldrh	r3, [r5, #12]
 8004fca:	2b01      	cmp	r3, #1
 8004fcc:	d907      	bls.n	8004fde <_fwalk_reent+0x3a>
 8004fce:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004fd2:	3301      	adds	r3, #1
 8004fd4:	d003      	beq.n	8004fde <_fwalk_reent+0x3a>
 8004fd6:	4629      	mov	r1, r5
 8004fd8:	4630      	mov	r0, r6
 8004fda:	47c0      	blx	r8
 8004fdc:	4307      	orrs	r7, r0
 8004fde:	3568      	adds	r5, #104	; 0x68
 8004fe0:	e7e9      	b.n	8004fb6 <_fwalk_reent+0x12>

08004fe2 <__retarget_lock_init_recursive>:
 8004fe2:	4770      	bx	lr

08004fe4 <__retarget_lock_acquire_recursive>:
 8004fe4:	4770      	bx	lr

08004fe6 <__retarget_lock_release_recursive>:
 8004fe6:	4770      	bx	lr

08004fe8 <__swhatbuf_r>:
 8004fe8:	b570      	push	{r4, r5, r6, lr}
 8004fea:	460e      	mov	r6, r1
 8004fec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004ff0:	2900      	cmp	r1, #0
 8004ff2:	b096      	sub	sp, #88	; 0x58
 8004ff4:	4614      	mov	r4, r2
 8004ff6:	461d      	mov	r5, r3
 8004ff8:	da08      	bge.n	800500c <__swhatbuf_r+0x24>
 8004ffa:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8004ffe:	2200      	movs	r2, #0
 8005000:	602a      	str	r2, [r5, #0]
 8005002:	061a      	lsls	r2, r3, #24
 8005004:	d410      	bmi.n	8005028 <__swhatbuf_r+0x40>
 8005006:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800500a:	e00e      	b.n	800502a <__swhatbuf_r+0x42>
 800500c:	466a      	mov	r2, sp
 800500e:	f000 fd0d 	bl	8005a2c <_fstat_r>
 8005012:	2800      	cmp	r0, #0
 8005014:	dbf1      	blt.n	8004ffa <__swhatbuf_r+0x12>
 8005016:	9a01      	ldr	r2, [sp, #4]
 8005018:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800501c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8005020:	425a      	negs	r2, r3
 8005022:	415a      	adcs	r2, r3
 8005024:	602a      	str	r2, [r5, #0]
 8005026:	e7ee      	b.n	8005006 <__swhatbuf_r+0x1e>
 8005028:	2340      	movs	r3, #64	; 0x40
 800502a:	2000      	movs	r0, #0
 800502c:	6023      	str	r3, [r4, #0]
 800502e:	b016      	add	sp, #88	; 0x58
 8005030:	bd70      	pop	{r4, r5, r6, pc}
	...

08005034 <__smakebuf_r>:
 8005034:	898b      	ldrh	r3, [r1, #12]
 8005036:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005038:	079d      	lsls	r5, r3, #30
 800503a:	4606      	mov	r6, r0
 800503c:	460c      	mov	r4, r1
 800503e:	d507      	bpl.n	8005050 <__smakebuf_r+0x1c>
 8005040:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005044:	6023      	str	r3, [r4, #0]
 8005046:	6123      	str	r3, [r4, #16]
 8005048:	2301      	movs	r3, #1
 800504a:	6163      	str	r3, [r4, #20]
 800504c:	b002      	add	sp, #8
 800504e:	bd70      	pop	{r4, r5, r6, pc}
 8005050:	ab01      	add	r3, sp, #4
 8005052:	466a      	mov	r2, sp
 8005054:	f7ff ffc8 	bl	8004fe8 <__swhatbuf_r>
 8005058:	9900      	ldr	r1, [sp, #0]
 800505a:	4605      	mov	r5, r0
 800505c:	4630      	mov	r0, r6
 800505e:	f7ff fc17 	bl	8004890 <_malloc_r>
 8005062:	b948      	cbnz	r0, 8005078 <__smakebuf_r+0x44>
 8005064:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005068:	059a      	lsls	r2, r3, #22
 800506a:	d4ef      	bmi.n	800504c <__smakebuf_r+0x18>
 800506c:	f023 0303 	bic.w	r3, r3, #3
 8005070:	f043 0302 	orr.w	r3, r3, #2
 8005074:	81a3      	strh	r3, [r4, #12]
 8005076:	e7e3      	b.n	8005040 <__smakebuf_r+0xc>
 8005078:	4b0d      	ldr	r3, [pc, #52]	; (80050b0 <__smakebuf_r+0x7c>)
 800507a:	62b3      	str	r3, [r6, #40]	; 0x28
 800507c:	89a3      	ldrh	r3, [r4, #12]
 800507e:	6020      	str	r0, [r4, #0]
 8005080:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005084:	81a3      	strh	r3, [r4, #12]
 8005086:	9b00      	ldr	r3, [sp, #0]
 8005088:	6163      	str	r3, [r4, #20]
 800508a:	9b01      	ldr	r3, [sp, #4]
 800508c:	6120      	str	r0, [r4, #16]
 800508e:	b15b      	cbz	r3, 80050a8 <__smakebuf_r+0x74>
 8005090:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005094:	4630      	mov	r0, r6
 8005096:	f000 fcdb 	bl	8005a50 <_isatty_r>
 800509a:	b128      	cbz	r0, 80050a8 <__smakebuf_r+0x74>
 800509c:	89a3      	ldrh	r3, [r4, #12]
 800509e:	f023 0303 	bic.w	r3, r3, #3
 80050a2:	f043 0301 	orr.w	r3, r3, #1
 80050a6:	81a3      	strh	r3, [r4, #12]
 80050a8:	89a0      	ldrh	r0, [r4, #12]
 80050aa:	4305      	orrs	r5, r0
 80050ac:	81a5      	strh	r5, [r4, #12]
 80050ae:	e7cd      	b.n	800504c <__smakebuf_r+0x18>
 80050b0:	08004e41 	.word	0x08004e41

080050b4 <__malloc_lock>:
 80050b4:	4801      	ldr	r0, [pc, #4]	; (80050bc <__malloc_lock+0x8>)
 80050b6:	f7ff bf95 	b.w	8004fe4 <__retarget_lock_acquire_recursive>
 80050ba:	bf00      	nop
 80050bc:	200001fc 	.word	0x200001fc

080050c0 <__malloc_unlock>:
 80050c0:	4801      	ldr	r0, [pc, #4]	; (80050c8 <__malloc_unlock+0x8>)
 80050c2:	f7ff bf90 	b.w	8004fe6 <__retarget_lock_release_recursive>
 80050c6:	bf00      	nop
 80050c8:	200001fc 	.word	0x200001fc

080050cc <__ssputs_r>:
 80050cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80050d0:	688e      	ldr	r6, [r1, #8]
 80050d2:	429e      	cmp	r6, r3
 80050d4:	4682      	mov	sl, r0
 80050d6:	460c      	mov	r4, r1
 80050d8:	4690      	mov	r8, r2
 80050da:	461f      	mov	r7, r3
 80050dc:	d838      	bhi.n	8005150 <__ssputs_r+0x84>
 80050de:	898a      	ldrh	r2, [r1, #12]
 80050e0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80050e4:	d032      	beq.n	800514c <__ssputs_r+0x80>
 80050e6:	6825      	ldr	r5, [r4, #0]
 80050e8:	6909      	ldr	r1, [r1, #16]
 80050ea:	eba5 0901 	sub.w	r9, r5, r1
 80050ee:	6965      	ldr	r5, [r4, #20]
 80050f0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80050f4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80050f8:	3301      	adds	r3, #1
 80050fa:	444b      	add	r3, r9
 80050fc:	106d      	asrs	r5, r5, #1
 80050fe:	429d      	cmp	r5, r3
 8005100:	bf38      	it	cc
 8005102:	461d      	movcc	r5, r3
 8005104:	0553      	lsls	r3, r2, #21
 8005106:	d531      	bpl.n	800516c <__ssputs_r+0xa0>
 8005108:	4629      	mov	r1, r5
 800510a:	f7ff fbc1 	bl	8004890 <_malloc_r>
 800510e:	4606      	mov	r6, r0
 8005110:	b950      	cbnz	r0, 8005128 <__ssputs_r+0x5c>
 8005112:	230c      	movs	r3, #12
 8005114:	f8ca 3000 	str.w	r3, [sl]
 8005118:	89a3      	ldrh	r3, [r4, #12]
 800511a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800511e:	81a3      	strh	r3, [r4, #12]
 8005120:	f04f 30ff 	mov.w	r0, #4294967295
 8005124:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005128:	6921      	ldr	r1, [r4, #16]
 800512a:	464a      	mov	r2, r9
 800512c:	f000 fcb2 	bl	8005a94 <memcpy>
 8005130:	89a3      	ldrh	r3, [r4, #12]
 8005132:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8005136:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800513a:	81a3      	strh	r3, [r4, #12]
 800513c:	6126      	str	r6, [r4, #16]
 800513e:	6165      	str	r5, [r4, #20]
 8005140:	444e      	add	r6, r9
 8005142:	eba5 0509 	sub.w	r5, r5, r9
 8005146:	6026      	str	r6, [r4, #0]
 8005148:	60a5      	str	r5, [r4, #8]
 800514a:	463e      	mov	r6, r7
 800514c:	42be      	cmp	r6, r7
 800514e:	d900      	bls.n	8005152 <__ssputs_r+0x86>
 8005150:	463e      	mov	r6, r7
 8005152:	6820      	ldr	r0, [r4, #0]
 8005154:	4632      	mov	r2, r6
 8005156:	4641      	mov	r1, r8
 8005158:	f000 fcaa 	bl	8005ab0 <memmove>
 800515c:	68a3      	ldr	r3, [r4, #8]
 800515e:	1b9b      	subs	r3, r3, r6
 8005160:	60a3      	str	r3, [r4, #8]
 8005162:	6823      	ldr	r3, [r4, #0]
 8005164:	4433      	add	r3, r6
 8005166:	6023      	str	r3, [r4, #0]
 8005168:	2000      	movs	r0, #0
 800516a:	e7db      	b.n	8005124 <__ssputs_r+0x58>
 800516c:	462a      	mov	r2, r5
 800516e:	f000 fcb9 	bl	8005ae4 <_realloc_r>
 8005172:	4606      	mov	r6, r0
 8005174:	2800      	cmp	r0, #0
 8005176:	d1e1      	bne.n	800513c <__ssputs_r+0x70>
 8005178:	6921      	ldr	r1, [r4, #16]
 800517a:	4650      	mov	r0, sl
 800517c:	f7ff fb1c 	bl	80047b8 <_free_r>
 8005180:	e7c7      	b.n	8005112 <__ssputs_r+0x46>
	...

08005184 <_svfiprintf_r>:
 8005184:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005188:	4698      	mov	r8, r3
 800518a:	898b      	ldrh	r3, [r1, #12]
 800518c:	061b      	lsls	r3, r3, #24
 800518e:	b09d      	sub	sp, #116	; 0x74
 8005190:	4607      	mov	r7, r0
 8005192:	460d      	mov	r5, r1
 8005194:	4614      	mov	r4, r2
 8005196:	d50e      	bpl.n	80051b6 <_svfiprintf_r+0x32>
 8005198:	690b      	ldr	r3, [r1, #16]
 800519a:	b963      	cbnz	r3, 80051b6 <_svfiprintf_r+0x32>
 800519c:	2140      	movs	r1, #64	; 0x40
 800519e:	f7ff fb77 	bl	8004890 <_malloc_r>
 80051a2:	6028      	str	r0, [r5, #0]
 80051a4:	6128      	str	r0, [r5, #16]
 80051a6:	b920      	cbnz	r0, 80051b2 <_svfiprintf_r+0x2e>
 80051a8:	230c      	movs	r3, #12
 80051aa:	603b      	str	r3, [r7, #0]
 80051ac:	f04f 30ff 	mov.w	r0, #4294967295
 80051b0:	e0d1      	b.n	8005356 <_svfiprintf_r+0x1d2>
 80051b2:	2340      	movs	r3, #64	; 0x40
 80051b4:	616b      	str	r3, [r5, #20]
 80051b6:	2300      	movs	r3, #0
 80051b8:	9309      	str	r3, [sp, #36]	; 0x24
 80051ba:	2320      	movs	r3, #32
 80051bc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80051c0:	f8cd 800c 	str.w	r8, [sp, #12]
 80051c4:	2330      	movs	r3, #48	; 0x30
 80051c6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8005370 <_svfiprintf_r+0x1ec>
 80051ca:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80051ce:	f04f 0901 	mov.w	r9, #1
 80051d2:	4623      	mov	r3, r4
 80051d4:	469a      	mov	sl, r3
 80051d6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80051da:	b10a      	cbz	r2, 80051e0 <_svfiprintf_r+0x5c>
 80051dc:	2a25      	cmp	r2, #37	; 0x25
 80051de:	d1f9      	bne.n	80051d4 <_svfiprintf_r+0x50>
 80051e0:	ebba 0b04 	subs.w	fp, sl, r4
 80051e4:	d00b      	beq.n	80051fe <_svfiprintf_r+0x7a>
 80051e6:	465b      	mov	r3, fp
 80051e8:	4622      	mov	r2, r4
 80051ea:	4629      	mov	r1, r5
 80051ec:	4638      	mov	r0, r7
 80051ee:	f7ff ff6d 	bl	80050cc <__ssputs_r>
 80051f2:	3001      	adds	r0, #1
 80051f4:	f000 80aa 	beq.w	800534c <_svfiprintf_r+0x1c8>
 80051f8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80051fa:	445a      	add	r2, fp
 80051fc:	9209      	str	r2, [sp, #36]	; 0x24
 80051fe:	f89a 3000 	ldrb.w	r3, [sl]
 8005202:	2b00      	cmp	r3, #0
 8005204:	f000 80a2 	beq.w	800534c <_svfiprintf_r+0x1c8>
 8005208:	2300      	movs	r3, #0
 800520a:	f04f 32ff 	mov.w	r2, #4294967295
 800520e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005212:	f10a 0a01 	add.w	sl, sl, #1
 8005216:	9304      	str	r3, [sp, #16]
 8005218:	9307      	str	r3, [sp, #28]
 800521a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800521e:	931a      	str	r3, [sp, #104]	; 0x68
 8005220:	4654      	mov	r4, sl
 8005222:	2205      	movs	r2, #5
 8005224:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005228:	4851      	ldr	r0, [pc, #324]	; (8005370 <_svfiprintf_r+0x1ec>)
 800522a:	f7fa ffe1 	bl	80001f0 <memchr>
 800522e:	9a04      	ldr	r2, [sp, #16]
 8005230:	b9d8      	cbnz	r0, 800526a <_svfiprintf_r+0xe6>
 8005232:	06d0      	lsls	r0, r2, #27
 8005234:	bf44      	itt	mi
 8005236:	2320      	movmi	r3, #32
 8005238:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800523c:	0711      	lsls	r1, r2, #28
 800523e:	bf44      	itt	mi
 8005240:	232b      	movmi	r3, #43	; 0x2b
 8005242:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005246:	f89a 3000 	ldrb.w	r3, [sl]
 800524a:	2b2a      	cmp	r3, #42	; 0x2a
 800524c:	d015      	beq.n	800527a <_svfiprintf_r+0xf6>
 800524e:	9a07      	ldr	r2, [sp, #28]
 8005250:	4654      	mov	r4, sl
 8005252:	2000      	movs	r0, #0
 8005254:	f04f 0c0a 	mov.w	ip, #10
 8005258:	4621      	mov	r1, r4
 800525a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800525e:	3b30      	subs	r3, #48	; 0x30
 8005260:	2b09      	cmp	r3, #9
 8005262:	d94e      	bls.n	8005302 <_svfiprintf_r+0x17e>
 8005264:	b1b0      	cbz	r0, 8005294 <_svfiprintf_r+0x110>
 8005266:	9207      	str	r2, [sp, #28]
 8005268:	e014      	b.n	8005294 <_svfiprintf_r+0x110>
 800526a:	eba0 0308 	sub.w	r3, r0, r8
 800526e:	fa09 f303 	lsl.w	r3, r9, r3
 8005272:	4313      	orrs	r3, r2
 8005274:	9304      	str	r3, [sp, #16]
 8005276:	46a2      	mov	sl, r4
 8005278:	e7d2      	b.n	8005220 <_svfiprintf_r+0x9c>
 800527a:	9b03      	ldr	r3, [sp, #12]
 800527c:	1d19      	adds	r1, r3, #4
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	9103      	str	r1, [sp, #12]
 8005282:	2b00      	cmp	r3, #0
 8005284:	bfbb      	ittet	lt
 8005286:	425b      	neglt	r3, r3
 8005288:	f042 0202 	orrlt.w	r2, r2, #2
 800528c:	9307      	strge	r3, [sp, #28]
 800528e:	9307      	strlt	r3, [sp, #28]
 8005290:	bfb8      	it	lt
 8005292:	9204      	strlt	r2, [sp, #16]
 8005294:	7823      	ldrb	r3, [r4, #0]
 8005296:	2b2e      	cmp	r3, #46	; 0x2e
 8005298:	d10c      	bne.n	80052b4 <_svfiprintf_r+0x130>
 800529a:	7863      	ldrb	r3, [r4, #1]
 800529c:	2b2a      	cmp	r3, #42	; 0x2a
 800529e:	d135      	bne.n	800530c <_svfiprintf_r+0x188>
 80052a0:	9b03      	ldr	r3, [sp, #12]
 80052a2:	1d1a      	adds	r2, r3, #4
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	9203      	str	r2, [sp, #12]
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	bfb8      	it	lt
 80052ac:	f04f 33ff 	movlt.w	r3, #4294967295
 80052b0:	3402      	adds	r4, #2
 80052b2:	9305      	str	r3, [sp, #20]
 80052b4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8005380 <_svfiprintf_r+0x1fc>
 80052b8:	7821      	ldrb	r1, [r4, #0]
 80052ba:	2203      	movs	r2, #3
 80052bc:	4650      	mov	r0, sl
 80052be:	f7fa ff97 	bl	80001f0 <memchr>
 80052c2:	b140      	cbz	r0, 80052d6 <_svfiprintf_r+0x152>
 80052c4:	2340      	movs	r3, #64	; 0x40
 80052c6:	eba0 000a 	sub.w	r0, r0, sl
 80052ca:	fa03 f000 	lsl.w	r0, r3, r0
 80052ce:	9b04      	ldr	r3, [sp, #16]
 80052d0:	4303      	orrs	r3, r0
 80052d2:	3401      	adds	r4, #1
 80052d4:	9304      	str	r3, [sp, #16]
 80052d6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80052da:	4826      	ldr	r0, [pc, #152]	; (8005374 <_svfiprintf_r+0x1f0>)
 80052dc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80052e0:	2206      	movs	r2, #6
 80052e2:	f7fa ff85 	bl	80001f0 <memchr>
 80052e6:	2800      	cmp	r0, #0
 80052e8:	d038      	beq.n	800535c <_svfiprintf_r+0x1d8>
 80052ea:	4b23      	ldr	r3, [pc, #140]	; (8005378 <_svfiprintf_r+0x1f4>)
 80052ec:	bb1b      	cbnz	r3, 8005336 <_svfiprintf_r+0x1b2>
 80052ee:	9b03      	ldr	r3, [sp, #12]
 80052f0:	3307      	adds	r3, #7
 80052f2:	f023 0307 	bic.w	r3, r3, #7
 80052f6:	3308      	adds	r3, #8
 80052f8:	9303      	str	r3, [sp, #12]
 80052fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80052fc:	4433      	add	r3, r6
 80052fe:	9309      	str	r3, [sp, #36]	; 0x24
 8005300:	e767      	b.n	80051d2 <_svfiprintf_r+0x4e>
 8005302:	fb0c 3202 	mla	r2, ip, r2, r3
 8005306:	460c      	mov	r4, r1
 8005308:	2001      	movs	r0, #1
 800530a:	e7a5      	b.n	8005258 <_svfiprintf_r+0xd4>
 800530c:	2300      	movs	r3, #0
 800530e:	3401      	adds	r4, #1
 8005310:	9305      	str	r3, [sp, #20]
 8005312:	4619      	mov	r1, r3
 8005314:	f04f 0c0a 	mov.w	ip, #10
 8005318:	4620      	mov	r0, r4
 800531a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800531e:	3a30      	subs	r2, #48	; 0x30
 8005320:	2a09      	cmp	r2, #9
 8005322:	d903      	bls.n	800532c <_svfiprintf_r+0x1a8>
 8005324:	2b00      	cmp	r3, #0
 8005326:	d0c5      	beq.n	80052b4 <_svfiprintf_r+0x130>
 8005328:	9105      	str	r1, [sp, #20]
 800532a:	e7c3      	b.n	80052b4 <_svfiprintf_r+0x130>
 800532c:	fb0c 2101 	mla	r1, ip, r1, r2
 8005330:	4604      	mov	r4, r0
 8005332:	2301      	movs	r3, #1
 8005334:	e7f0      	b.n	8005318 <_svfiprintf_r+0x194>
 8005336:	ab03      	add	r3, sp, #12
 8005338:	9300      	str	r3, [sp, #0]
 800533a:	462a      	mov	r2, r5
 800533c:	4b0f      	ldr	r3, [pc, #60]	; (800537c <_svfiprintf_r+0x1f8>)
 800533e:	a904      	add	r1, sp, #16
 8005340:	4638      	mov	r0, r7
 8005342:	f3af 8000 	nop.w
 8005346:	1c42      	adds	r2, r0, #1
 8005348:	4606      	mov	r6, r0
 800534a:	d1d6      	bne.n	80052fa <_svfiprintf_r+0x176>
 800534c:	89ab      	ldrh	r3, [r5, #12]
 800534e:	065b      	lsls	r3, r3, #25
 8005350:	f53f af2c 	bmi.w	80051ac <_svfiprintf_r+0x28>
 8005354:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005356:	b01d      	add	sp, #116	; 0x74
 8005358:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800535c:	ab03      	add	r3, sp, #12
 800535e:	9300      	str	r3, [sp, #0]
 8005360:	462a      	mov	r2, r5
 8005362:	4b06      	ldr	r3, [pc, #24]	; (800537c <_svfiprintf_r+0x1f8>)
 8005364:	a904      	add	r1, sp, #16
 8005366:	4638      	mov	r0, r7
 8005368:	f000 f9d4 	bl	8005714 <_printf_i>
 800536c:	e7eb      	b.n	8005346 <_svfiprintf_r+0x1c2>
 800536e:	bf00      	nop
 8005370:	08005d18 	.word	0x08005d18
 8005374:	08005d22 	.word	0x08005d22
 8005378:	00000000 	.word	0x00000000
 800537c:	080050cd 	.word	0x080050cd
 8005380:	08005d1e 	.word	0x08005d1e

08005384 <__sfputc_r>:
 8005384:	6893      	ldr	r3, [r2, #8]
 8005386:	3b01      	subs	r3, #1
 8005388:	2b00      	cmp	r3, #0
 800538a:	b410      	push	{r4}
 800538c:	6093      	str	r3, [r2, #8]
 800538e:	da08      	bge.n	80053a2 <__sfputc_r+0x1e>
 8005390:	6994      	ldr	r4, [r2, #24]
 8005392:	42a3      	cmp	r3, r4
 8005394:	db01      	blt.n	800539a <__sfputc_r+0x16>
 8005396:	290a      	cmp	r1, #10
 8005398:	d103      	bne.n	80053a2 <__sfputc_r+0x1e>
 800539a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800539e:	f7ff bba9 	b.w	8004af4 <__swbuf_r>
 80053a2:	6813      	ldr	r3, [r2, #0]
 80053a4:	1c58      	adds	r0, r3, #1
 80053a6:	6010      	str	r0, [r2, #0]
 80053a8:	7019      	strb	r1, [r3, #0]
 80053aa:	4608      	mov	r0, r1
 80053ac:	f85d 4b04 	ldr.w	r4, [sp], #4
 80053b0:	4770      	bx	lr

080053b2 <__sfputs_r>:
 80053b2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80053b4:	4606      	mov	r6, r0
 80053b6:	460f      	mov	r7, r1
 80053b8:	4614      	mov	r4, r2
 80053ba:	18d5      	adds	r5, r2, r3
 80053bc:	42ac      	cmp	r4, r5
 80053be:	d101      	bne.n	80053c4 <__sfputs_r+0x12>
 80053c0:	2000      	movs	r0, #0
 80053c2:	e007      	b.n	80053d4 <__sfputs_r+0x22>
 80053c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80053c8:	463a      	mov	r2, r7
 80053ca:	4630      	mov	r0, r6
 80053cc:	f7ff ffda 	bl	8005384 <__sfputc_r>
 80053d0:	1c43      	adds	r3, r0, #1
 80053d2:	d1f3      	bne.n	80053bc <__sfputs_r+0xa>
 80053d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080053d8 <_vfiprintf_r>:
 80053d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80053dc:	460d      	mov	r5, r1
 80053de:	b09d      	sub	sp, #116	; 0x74
 80053e0:	4614      	mov	r4, r2
 80053e2:	4698      	mov	r8, r3
 80053e4:	4606      	mov	r6, r0
 80053e6:	b118      	cbz	r0, 80053f0 <_vfiprintf_r+0x18>
 80053e8:	6983      	ldr	r3, [r0, #24]
 80053ea:	b90b      	cbnz	r3, 80053f0 <_vfiprintf_r+0x18>
 80053ec:	f7ff fd5c 	bl	8004ea8 <__sinit>
 80053f0:	4b89      	ldr	r3, [pc, #548]	; (8005618 <_vfiprintf_r+0x240>)
 80053f2:	429d      	cmp	r5, r3
 80053f4:	d11b      	bne.n	800542e <_vfiprintf_r+0x56>
 80053f6:	6875      	ldr	r5, [r6, #4]
 80053f8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80053fa:	07d9      	lsls	r1, r3, #31
 80053fc:	d405      	bmi.n	800540a <_vfiprintf_r+0x32>
 80053fe:	89ab      	ldrh	r3, [r5, #12]
 8005400:	059a      	lsls	r2, r3, #22
 8005402:	d402      	bmi.n	800540a <_vfiprintf_r+0x32>
 8005404:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005406:	f7ff fded 	bl	8004fe4 <__retarget_lock_acquire_recursive>
 800540a:	89ab      	ldrh	r3, [r5, #12]
 800540c:	071b      	lsls	r3, r3, #28
 800540e:	d501      	bpl.n	8005414 <_vfiprintf_r+0x3c>
 8005410:	692b      	ldr	r3, [r5, #16]
 8005412:	b9eb      	cbnz	r3, 8005450 <_vfiprintf_r+0x78>
 8005414:	4629      	mov	r1, r5
 8005416:	4630      	mov	r0, r6
 8005418:	f7ff fbbe 	bl	8004b98 <__swsetup_r>
 800541c:	b1c0      	cbz	r0, 8005450 <_vfiprintf_r+0x78>
 800541e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005420:	07dc      	lsls	r4, r3, #31
 8005422:	d50e      	bpl.n	8005442 <_vfiprintf_r+0x6a>
 8005424:	f04f 30ff 	mov.w	r0, #4294967295
 8005428:	b01d      	add	sp, #116	; 0x74
 800542a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800542e:	4b7b      	ldr	r3, [pc, #492]	; (800561c <_vfiprintf_r+0x244>)
 8005430:	429d      	cmp	r5, r3
 8005432:	d101      	bne.n	8005438 <_vfiprintf_r+0x60>
 8005434:	68b5      	ldr	r5, [r6, #8]
 8005436:	e7df      	b.n	80053f8 <_vfiprintf_r+0x20>
 8005438:	4b79      	ldr	r3, [pc, #484]	; (8005620 <_vfiprintf_r+0x248>)
 800543a:	429d      	cmp	r5, r3
 800543c:	bf08      	it	eq
 800543e:	68f5      	ldreq	r5, [r6, #12]
 8005440:	e7da      	b.n	80053f8 <_vfiprintf_r+0x20>
 8005442:	89ab      	ldrh	r3, [r5, #12]
 8005444:	0598      	lsls	r0, r3, #22
 8005446:	d4ed      	bmi.n	8005424 <_vfiprintf_r+0x4c>
 8005448:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800544a:	f7ff fdcc 	bl	8004fe6 <__retarget_lock_release_recursive>
 800544e:	e7e9      	b.n	8005424 <_vfiprintf_r+0x4c>
 8005450:	2300      	movs	r3, #0
 8005452:	9309      	str	r3, [sp, #36]	; 0x24
 8005454:	2320      	movs	r3, #32
 8005456:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800545a:	f8cd 800c 	str.w	r8, [sp, #12]
 800545e:	2330      	movs	r3, #48	; 0x30
 8005460:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8005624 <_vfiprintf_r+0x24c>
 8005464:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005468:	f04f 0901 	mov.w	r9, #1
 800546c:	4623      	mov	r3, r4
 800546e:	469a      	mov	sl, r3
 8005470:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005474:	b10a      	cbz	r2, 800547a <_vfiprintf_r+0xa2>
 8005476:	2a25      	cmp	r2, #37	; 0x25
 8005478:	d1f9      	bne.n	800546e <_vfiprintf_r+0x96>
 800547a:	ebba 0b04 	subs.w	fp, sl, r4
 800547e:	d00b      	beq.n	8005498 <_vfiprintf_r+0xc0>
 8005480:	465b      	mov	r3, fp
 8005482:	4622      	mov	r2, r4
 8005484:	4629      	mov	r1, r5
 8005486:	4630      	mov	r0, r6
 8005488:	f7ff ff93 	bl	80053b2 <__sfputs_r>
 800548c:	3001      	adds	r0, #1
 800548e:	f000 80aa 	beq.w	80055e6 <_vfiprintf_r+0x20e>
 8005492:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005494:	445a      	add	r2, fp
 8005496:	9209      	str	r2, [sp, #36]	; 0x24
 8005498:	f89a 3000 	ldrb.w	r3, [sl]
 800549c:	2b00      	cmp	r3, #0
 800549e:	f000 80a2 	beq.w	80055e6 <_vfiprintf_r+0x20e>
 80054a2:	2300      	movs	r3, #0
 80054a4:	f04f 32ff 	mov.w	r2, #4294967295
 80054a8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80054ac:	f10a 0a01 	add.w	sl, sl, #1
 80054b0:	9304      	str	r3, [sp, #16]
 80054b2:	9307      	str	r3, [sp, #28]
 80054b4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80054b8:	931a      	str	r3, [sp, #104]	; 0x68
 80054ba:	4654      	mov	r4, sl
 80054bc:	2205      	movs	r2, #5
 80054be:	f814 1b01 	ldrb.w	r1, [r4], #1
 80054c2:	4858      	ldr	r0, [pc, #352]	; (8005624 <_vfiprintf_r+0x24c>)
 80054c4:	f7fa fe94 	bl	80001f0 <memchr>
 80054c8:	9a04      	ldr	r2, [sp, #16]
 80054ca:	b9d8      	cbnz	r0, 8005504 <_vfiprintf_r+0x12c>
 80054cc:	06d1      	lsls	r1, r2, #27
 80054ce:	bf44      	itt	mi
 80054d0:	2320      	movmi	r3, #32
 80054d2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80054d6:	0713      	lsls	r3, r2, #28
 80054d8:	bf44      	itt	mi
 80054da:	232b      	movmi	r3, #43	; 0x2b
 80054dc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80054e0:	f89a 3000 	ldrb.w	r3, [sl]
 80054e4:	2b2a      	cmp	r3, #42	; 0x2a
 80054e6:	d015      	beq.n	8005514 <_vfiprintf_r+0x13c>
 80054e8:	9a07      	ldr	r2, [sp, #28]
 80054ea:	4654      	mov	r4, sl
 80054ec:	2000      	movs	r0, #0
 80054ee:	f04f 0c0a 	mov.w	ip, #10
 80054f2:	4621      	mov	r1, r4
 80054f4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80054f8:	3b30      	subs	r3, #48	; 0x30
 80054fa:	2b09      	cmp	r3, #9
 80054fc:	d94e      	bls.n	800559c <_vfiprintf_r+0x1c4>
 80054fe:	b1b0      	cbz	r0, 800552e <_vfiprintf_r+0x156>
 8005500:	9207      	str	r2, [sp, #28]
 8005502:	e014      	b.n	800552e <_vfiprintf_r+0x156>
 8005504:	eba0 0308 	sub.w	r3, r0, r8
 8005508:	fa09 f303 	lsl.w	r3, r9, r3
 800550c:	4313      	orrs	r3, r2
 800550e:	9304      	str	r3, [sp, #16]
 8005510:	46a2      	mov	sl, r4
 8005512:	e7d2      	b.n	80054ba <_vfiprintf_r+0xe2>
 8005514:	9b03      	ldr	r3, [sp, #12]
 8005516:	1d19      	adds	r1, r3, #4
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	9103      	str	r1, [sp, #12]
 800551c:	2b00      	cmp	r3, #0
 800551e:	bfbb      	ittet	lt
 8005520:	425b      	neglt	r3, r3
 8005522:	f042 0202 	orrlt.w	r2, r2, #2
 8005526:	9307      	strge	r3, [sp, #28]
 8005528:	9307      	strlt	r3, [sp, #28]
 800552a:	bfb8      	it	lt
 800552c:	9204      	strlt	r2, [sp, #16]
 800552e:	7823      	ldrb	r3, [r4, #0]
 8005530:	2b2e      	cmp	r3, #46	; 0x2e
 8005532:	d10c      	bne.n	800554e <_vfiprintf_r+0x176>
 8005534:	7863      	ldrb	r3, [r4, #1]
 8005536:	2b2a      	cmp	r3, #42	; 0x2a
 8005538:	d135      	bne.n	80055a6 <_vfiprintf_r+0x1ce>
 800553a:	9b03      	ldr	r3, [sp, #12]
 800553c:	1d1a      	adds	r2, r3, #4
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	9203      	str	r2, [sp, #12]
 8005542:	2b00      	cmp	r3, #0
 8005544:	bfb8      	it	lt
 8005546:	f04f 33ff 	movlt.w	r3, #4294967295
 800554a:	3402      	adds	r4, #2
 800554c:	9305      	str	r3, [sp, #20]
 800554e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8005634 <_vfiprintf_r+0x25c>
 8005552:	7821      	ldrb	r1, [r4, #0]
 8005554:	2203      	movs	r2, #3
 8005556:	4650      	mov	r0, sl
 8005558:	f7fa fe4a 	bl	80001f0 <memchr>
 800555c:	b140      	cbz	r0, 8005570 <_vfiprintf_r+0x198>
 800555e:	2340      	movs	r3, #64	; 0x40
 8005560:	eba0 000a 	sub.w	r0, r0, sl
 8005564:	fa03 f000 	lsl.w	r0, r3, r0
 8005568:	9b04      	ldr	r3, [sp, #16]
 800556a:	4303      	orrs	r3, r0
 800556c:	3401      	adds	r4, #1
 800556e:	9304      	str	r3, [sp, #16]
 8005570:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005574:	482c      	ldr	r0, [pc, #176]	; (8005628 <_vfiprintf_r+0x250>)
 8005576:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800557a:	2206      	movs	r2, #6
 800557c:	f7fa fe38 	bl	80001f0 <memchr>
 8005580:	2800      	cmp	r0, #0
 8005582:	d03f      	beq.n	8005604 <_vfiprintf_r+0x22c>
 8005584:	4b29      	ldr	r3, [pc, #164]	; (800562c <_vfiprintf_r+0x254>)
 8005586:	bb1b      	cbnz	r3, 80055d0 <_vfiprintf_r+0x1f8>
 8005588:	9b03      	ldr	r3, [sp, #12]
 800558a:	3307      	adds	r3, #7
 800558c:	f023 0307 	bic.w	r3, r3, #7
 8005590:	3308      	adds	r3, #8
 8005592:	9303      	str	r3, [sp, #12]
 8005594:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005596:	443b      	add	r3, r7
 8005598:	9309      	str	r3, [sp, #36]	; 0x24
 800559a:	e767      	b.n	800546c <_vfiprintf_r+0x94>
 800559c:	fb0c 3202 	mla	r2, ip, r2, r3
 80055a0:	460c      	mov	r4, r1
 80055a2:	2001      	movs	r0, #1
 80055a4:	e7a5      	b.n	80054f2 <_vfiprintf_r+0x11a>
 80055a6:	2300      	movs	r3, #0
 80055a8:	3401      	adds	r4, #1
 80055aa:	9305      	str	r3, [sp, #20]
 80055ac:	4619      	mov	r1, r3
 80055ae:	f04f 0c0a 	mov.w	ip, #10
 80055b2:	4620      	mov	r0, r4
 80055b4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80055b8:	3a30      	subs	r2, #48	; 0x30
 80055ba:	2a09      	cmp	r2, #9
 80055bc:	d903      	bls.n	80055c6 <_vfiprintf_r+0x1ee>
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d0c5      	beq.n	800554e <_vfiprintf_r+0x176>
 80055c2:	9105      	str	r1, [sp, #20]
 80055c4:	e7c3      	b.n	800554e <_vfiprintf_r+0x176>
 80055c6:	fb0c 2101 	mla	r1, ip, r1, r2
 80055ca:	4604      	mov	r4, r0
 80055cc:	2301      	movs	r3, #1
 80055ce:	e7f0      	b.n	80055b2 <_vfiprintf_r+0x1da>
 80055d0:	ab03      	add	r3, sp, #12
 80055d2:	9300      	str	r3, [sp, #0]
 80055d4:	462a      	mov	r2, r5
 80055d6:	4b16      	ldr	r3, [pc, #88]	; (8005630 <_vfiprintf_r+0x258>)
 80055d8:	a904      	add	r1, sp, #16
 80055da:	4630      	mov	r0, r6
 80055dc:	f3af 8000 	nop.w
 80055e0:	4607      	mov	r7, r0
 80055e2:	1c78      	adds	r0, r7, #1
 80055e4:	d1d6      	bne.n	8005594 <_vfiprintf_r+0x1bc>
 80055e6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80055e8:	07d9      	lsls	r1, r3, #31
 80055ea:	d405      	bmi.n	80055f8 <_vfiprintf_r+0x220>
 80055ec:	89ab      	ldrh	r3, [r5, #12]
 80055ee:	059a      	lsls	r2, r3, #22
 80055f0:	d402      	bmi.n	80055f8 <_vfiprintf_r+0x220>
 80055f2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80055f4:	f7ff fcf7 	bl	8004fe6 <__retarget_lock_release_recursive>
 80055f8:	89ab      	ldrh	r3, [r5, #12]
 80055fa:	065b      	lsls	r3, r3, #25
 80055fc:	f53f af12 	bmi.w	8005424 <_vfiprintf_r+0x4c>
 8005600:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005602:	e711      	b.n	8005428 <_vfiprintf_r+0x50>
 8005604:	ab03      	add	r3, sp, #12
 8005606:	9300      	str	r3, [sp, #0]
 8005608:	462a      	mov	r2, r5
 800560a:	4b09      	ldr	r3, [pc, #36]	; (8005630 <_vfiprintf_r+0x258>)
 800560c:	a904      	add	r1, sp, #16
 800560e:	4630      	mov	r0, r6
 8005610:	f000 f880 	bl	8005714 <_printf_i>
 8005614:	e7e4      	b.n	80055e0 <_vfiprintf_r+0x208>
 8005616:	bf00      	nop
 8005618:	08005cd8 	.word	0x08005cd8
 800561c:	08005cf8 	.word	0x08005cf8
 8005620:	08005cb8 	.word	0x08005cb8
 8005624:	08005d18 	.word	0x08005d18
 8005628:	08005d22 	.word	0x08005d22
 800562c:	00000000 	.word	0x00000000
 8005630:	080053b3 	.word	0x080053b3
 8005634:	08005d1e 	.word	0x08005d1e

08005638 <_printf_common>:
 8005638:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800563c:	4616      	mov	r6, r2
 800563e:	4699      	mov	r9, r3
 8005640:	688a      	ldr	r2, [r1, #8]
 8005642:	690b      	ldr	r3, [r1, #16]
 8005644:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005648:	4293      	cmp	r3, r2
 800564a:	bfb8      	it	lt
 800564c:	4613      	movlt	r3, r2
 800564e:	6033      	str	r3, [r6, #0]
 8005650:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005654:	4607      	mov	r7, r0
 8005656:	460c      	mov	r4, r1
 8005658:	b10a      	cbz	r2, 800565e <_printf_common+0x26>
 800565a:	3301      	adds	r3, #1
 800565c:	6033      	str	r3, [r6, #0]
 800565e:	6823      	ldr	r3, [r4, #0]
 8005660:	0699      	lsls	r1, r3, #26
 8005662:	bf42      	ittt	mi
 8005664:	6833      	ldrmi	r3, [r6, #0]
 8005666:	3302      	addmi	r3, #2
 8005668:	6033      	strmi	r3, [r6, #0]
 800566a:	6825      	ldr	r5, [r4, #0]
 800566c:	f015 0506 	ands.w	r5, r5, #6
 8005670:	d106      	bne.n	8005680 <_printf_common+0x48>
 8005672:	f104 0a19 	add.w	sl, r4, #25
 8005676:	68e3      	ldr	r3, [r4, #12]
 8005678:	6832      	ldr	r2, [r6, #0]
 800567a:	1a9b      	subs	r3, r3, r2
 800567c:	42ab      	cmp	r3, r5
 800567e:	dc26      	bgt.n	80056ce <_printf_common+0x96>
 8005680:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005684:	1e13      	subs	r3, r2, #0
 8005686:	6822      	ldr	r2, [r4, #0]
 8005688:	bf18      	it	ne
 800568a:	2301      	movne	r3, #1
 800568c:	0692      	lsls	r2, r2, #26
 800568e:	d42b      	bmi.n	80056e8 <_printf_common+0xb0>
 8005690:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005694:	4649      	mov	r1, r9
 8005696:	4638      	mov	r0, r7
 8005698:	47c0      	blx	r8
 800569a:	3001      	adds	r0, #1
 800569c:	d01e      	beq.n	80056dc <_printf_common+0xa4>
 800569e:	6823      	ldr	r3, [r4, #0]
 80056a0:	68e5      	ldr	r5, [r4, #12]
 80056a2:	6832      	ldr	r2, [r6, #0]
 80056a4:	f003 0306 	and.w	r3, r3, #6
 80056a8:	2b04      	cmp	r3, #4
 80056aa:	bf08      	it	eq
 80056ac:	1aad      	subeq	r5, r5, r2
 80056ae:	68a3      	ldr	r3, [r4, #8]
 80056b0:	6922      	ldr	r2, [r4, #16]
 80056b2:	bf0c      	ite	eq
 80056b4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80056b8:	2500      	movne	r5, #0
 80056ba:	4293      	cmp	r3, r2
 80056bc:	bfc4      	itt	gt
 80056be:	1a9b      	subgt	r3, r3, r2
 80056c0:	18ed      	addgt	r5, r5, r3
 80056c2:	2600      	movs	r6, #0
 80056c4:	341a      	adds	r4, #26
 80056c6:	42b5      	cmp	r5, r6
 80056c8:	d11a      	bne.n	8005700 <_printf_common+0xc8>
 80056ca:	2000      	movs	r0, #0
 80056cc:	e008      	b.n	80056e0 <_printf_common+0xa8>
 80056ce:	2301      	movs	r3, #1
 80056d0:	4652      	mov	r2, sl
 80056d2:	4649      	mov	r1, r9
 80056d4:	4638      	mov	r0, r7
 80056d6:	47c0      	blx	r8
 80056d8:	3001      	adds	r0, #1
 80056da:	d103      	bne.n	80056e4 <_printf_common+0xac>
 80056dc:	f04f 30ff 	mov.w	r0, #4294967295
 80056e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80056e4:	3501      	adds	r5, #1
 80056e6:	e7c6      	b.n	8005676 <_printf_common+0x3e>
 80056e8:	18e1      	adds	r1, r4, r3
 80056ea:	1c5a      	adds	r2, r3, #1
 80056ec:	2030      	movs	r0, #48	; 0x30
 80056ee:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80056f2:	4422      	add	r2, r4
 80056f4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80056f8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80056fc:	3302      	adds	r3, #2
 80056fe:	e7c7      	b.n	8005690 <_printf_common+0x58>
 8005700:	2301      	movs	r3, #1
 8005702:	4622      	mov	r2, r4
 8005704:	4649      	mov	r1, r9
 8005706:	4638      	mov	r0, r7
 8005708:	47c0      	blx	r8
 800570a:	3001      	adds	r0, #1
 800570c:	d0e6      	beq.n	80056dc <_printf_common+0xa4>
 800570e:	3601      	adds	r6, #1
 8005710:	e7d9      	b.n	80056c6 <_printf_common+0x8e>
	...

08005714 <_printf_i>:
 8005714:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005718:	7e0f      	ldrb	r7, [r1, #24]
 800571a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800571c:	2f78      	cmp	r7, #120	; 0x78
 800571e:	4691      	mov	r9, r2
 8005720:	4680      	mov	r8, r0
 8005722:	460c      	mov	r4, r1
 8005724:	469a      	mov	sl, r3
 8005726:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800572a:	d807      	bhi.n	800573c <_printf_i+0x28>
 800572c:	2f62      	cmp	r7, #98	; 0x62
 800572e:	d80a      	bhi.n	8005746 <_printf_i+0x32>
 8005730:	2f00      	cmp	r7, #0
 8005732:	f000 80d8 	beq.w	80058e6 <_printf_i+0x1d2>
 8005736:	2f58      	cmp	r7, #88	; 0x58
 8005738:	f000 80a3 	beq.w	8005882 <_printf_i+0x16e>
 800573c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005740:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005744:	e03a      	b.n	80057bc <_printf_i+0xa8>
 8005746:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800574a:	2b15      	cmp	r3, #21
 800574c:	d8f6      	bhi.n	800573c <_printf_i+0x28>
 800574e:	a101      	add	r1, pc, #4	; (adr r1, 8005754 <_printf_i+0x40>)
 8005750:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005754:	080057ad 	.word	0x080057ad
 8005758:	080057c1 	.word	0x080057c1
 800575c:	0800573d 	.word	0x0800573d
 8005760:	0800573d 	.word	0x0800573d
 8005764:	0800573d 	.word	0x0800573d
 8005768:	0800573d 	.word	0x0800573d
 800576c:	080057c1 	.word	0x080057c1
 8005770:	0800573d 	.word	0x0800573d
 8005774:	0800573d 	.word	0x0800573d
 8005778:	0800573d 	.word	0x0800573d
 800577c:	0800573d 	.word	0x0800573d
 8005780:	080058cd 	.word	0x080058cd
 8005784:	080057f1 	.word	0x080057f1
 8005788:	080058af 	.word	0x080058af
 800578c:	0800573d 	.word	0x0800573d
 8005790:	0800573d 	.word	0x0800573d
 8005794:	080058ef 	.word	0x080058ef
 8005798:	0800573d 	.word	0x0800573d
 800579c:	080057f1 	.word	0x080057f1
 80057a0:	0800573d 	.word	0x0800573d
 80057a4:	0800573d 	.word	0x0800573d
 80057a8:	080058b7 	.word	0x080058b7
 80057ac:	682b      	ldr	r3, [r5, #0]
 80057ae:	1d1a      	adds	r2, r3, #4
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	602a      	str	r2, [r5, #0]
 80057b4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80057b8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80057bc:	2301      	movs	r3, #1
 80057be:	e0a3      	b.n	8005908 <_printf_i+0x1f4>
 80057c0:	6820      	ldr	r0, [r4, #0]
 80057c2:	6829      	ldr	r1, [r5, #0]
 80057c4:	0606      	lsls	r6, r0, #24
 80057c6:	f101 0304 	add.w	r3, r1, #4
 80057ca:	d50a      	bpl.n	80057e2 <_printf_i+0xce>
 80057cc:	680e      	ldr	r6, [r1, #0]
 80057ce:	602b      	str	r3, [r5, #0]
 80057d0:	2e00      	cmp	r6, #0
 80057d2:	da03      	bge.n	80057dc <_printf_i+0xc8>
 80057d4:	232d      	movs	r3, #45	; 0x2d
 80057d6:	4276      	negs	r6, r6
 80057d8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80057dc:	485e      	ldr	r0, [pc, #376]	; (8005958 <_printf_i+0x244>)
 80057de:	230a      	movs	r3, #10
 80057e0:	e019      	b.n	8005816 <_printf_i+0x102>
 80057e2:	680e      	ldr	r6, [r1, #0]
 80057e4:	602b      	str	r3, [r5, #0]
 80057e6:	f010 0f40 	tst.w	r0, #64	; 0x40
 80057ea:	bf18      	it	ne
 80057ec:	b236      	sxthne	r6, r6
 80057ee:	e7ef      	b.n	80057d0 <_printf_i+0xbc>
 80057f0:	682b      	ldr	r3, [r5, #0]
 80057f2:	6820      	ldr	r0, [r4, #0]
 80057f4:	1d19      	adds	r1, r3, #4
 80057f6:	6029      	str	r1, [r5, #0]
 80057f8:	0601      	lsls	r1, r0, #24
 80057fa:	d501      	bpl.n	8005800 <_printf_i+0xec>
 80057fc:	681e      	ldr	r6, [r3, #0]
 80057fe:	e002      	b.n	8005806 <_printf_i+0xf2>
 8005800:	0646      	lsls	r6, r0, #25
 8005802:	d5fb      	bpl.n	80057fc <_printf_i+0xe8>
 8005804:	881e      	ldrh	r6, [r3, #0]
 8005806:	4854      	ldr	r0, [pc, #336]	; (8005958 <_printf_i+0x244>)
 8005808:	2f6f      	cmp	r7, #111	; 0x6f
 800580a:	bf0c      	ite	eq
 800580c:	2308      	moveq	r3, #8
 800580e:	230a      	movne	r3, #10
 8005810:	2100      	movs	r1, #0
 8005812:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005816:	6865      	ldr	r5, [r4, #4]
 8005818:	60a5      	str	r5, [r4, #8]
 800581a:	2d00      	cmp	r5, #0
 800581c:	bfa2      	ittt	ge
 800581e:	6821      	ldrge	r1, [r4, #0]
 8005820:	f021 0104 	bicge.w	r1, r1, #4
 8005824:	6021      	strge	r1, [r4, #0]
 8005826:	b90e      	cbnz	r6, 800582c <_printf_i+0x118>
 8005828:	2d00      	cmp	r5, #0
 800582a:	d04d      	beq.n	80058c8 <_printf_i+0x1b4>
 800582c:	4615      	mov	r5, r2
 800582e:	fbb6 f1f3 	udiv	r1, r6, r3
 8005832:	fb03 6711 	mls	r7, r3, r1, r6
 8005836:	5dc7      	ldrb	r7, [r0, r7]
 8005838:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800583c:	4637      	mov	r7, r6
 800583e:	42bb      	cmp	r3, r7
 8005840:	460e      	mov	r6, r1
 8005842:	d9f4      	bls.n	800582e <_printf_i+0x11a>
 8005844:	2b08      	cmp	r3, #8
 8005846:	d10b      	bne.n	8005860 <_printf_i+0x14c>
 8005848:	6823      	ldr	r3, [r4, #0]
 800584a:	07de      	lsls	r6, r3, #31
 800584c:	d508      	bpl.n	8005860 <_printf_i+0x14c>
 800584e:	6923      	ldr	r3, [r4, #16]
 8005850:	6861      	ldr	r1, [r4, #4]
 8005852:	4299      	cmp	r1, r3
 8005854:	bfde      	ittt	le
 8005856:	2330      	movle	r3, #48	; 0x30
 8005858:	f805 3c01 	strble.w	r3, [r5, #-1]
 800585c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005860:	1b52      	subs	r2, r2, r5
 8005862:	6122      	str	r2, [r4, #16]
 8005864:	f8cd a000 	str.w	sl, [sp]
 8005868:	464b      	mov	r3, r9
 800586a:	aa03      	add	r2, sp, #12
 800586c:	4621      	mov	r1, r4
 800586e:	4640      	mov	r0, r8
 8005870:	f7ff fee2 	bl	8005638 <_printf_common>
 8005874:	3001      	adds	r0, #1
 8005876:	d14c      	bne.n	8005912 <_printf_i+0x1fe>
 8005878:	f04f 30ff 	mov.w	r0, #4294967295
 800587c:	b004      	add	sp, #16
 800587e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005882:	4835      	ldr	r0, [pc, #212]	; (8005958 <_printf_i+0x244>)
 8005884:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8005888:	6829      	ldr	r1, [r5, #0]
 800588a:	6823      	ldr	r3, [r4, #0]
 800588c:	f851 6b04 	ldr.w	r6, [r1], #4
 8005890:	6029      	str	r1, [r5, #0]
 8005892:	061d      	lsls	r5, r3, #24
 8005894:	d514      	bpl.n	80058c0 <_printf_i+0x1ac>
 8005896:	07df      	lsls	r7, r3, #31
 8005898:	bf44      	itt	mi
 800589a:	f043 0320 	orrmi.w	r3, r3, #32
 800589e:	6023      	strmi	r3, [r4, #0]
 80058a0:	b91e      	cbnz	r6, 80058aa <_printf_i+0x196>
 80058a2:	6823      	ldr	r3, [r4, #0]
 80058a4:	f023 0320 	bic.w	r3, r3, #32
 80058a8:	6023      	str	r3, [r4, #0]
 80058aa:	2310      	movs	r3, #16
 80058ac:	e7b0      	b.n	8005810 <_printf_i+0xfc>
 80058ae:	6823      	ldr	r3, [r4, #0]
 80058b0:	f043 0320 	orr.w	r3, r3, #32
 80058b4:	6023      	str	r3, [r4, #0]
 80058b6:	2378      	movs	r3, #120	; 0x78
 80058b8:	4828      	ldr	r0, [pc, #160]	; (800595c <_printf_i+0x248>)
 80058ba:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80058be:	e7e3      	b.n	8005888 <_printf_i+0x174>
 80058c0:	0659      	lsls	r1, r3, #25
 80058c2:	bf48      	it	mi
 80058c4:	b2b6      	uxthmi	r6, r6
 80058c6:	e7e6      	b.n	8005896 <_printf_i+0x182>
 80058c8:	4615      	mov	r5, r2
 80058ca:	e7bb      	b.n	8005844 <_printf_i+0x130>
 80058cc:	682b      	ldr	r3, [r5, #0]
 80058ce:	6826      	ldr	r6, [r4, #0]
 80058d0:	6961      	ldr	r1, [r4, #20]
 80058d2:	1d18      	adds	r0, r3, #4
 80058d4:	6028      	str	r0, [r5, #0]
 80058d6:	0635      	lsls	r5, r6, #24
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	d501      	bpl.n	80058e0 <_printf_i+0x1cc>
 80058dc:	6019      	str	r1, [r3, #0]
 80058de:	e002      	b.n	80058e6 <_printf_i+0x1d2>
 80058e0:	0670      	lsls	r0, r6, #25
 80058e2:	d5fb      	bpl.n	80058dc <_printf_i+0x1c8>
 80058e4:	8019      	strh	r1, [r3, #0]
 80058e6:	2300      	movs	r3, #0
 80058e8:	6123      	str	r3, [r4, #16]
 80058ea:	4615      	mov	r5, r2
 80058ec:	e7ba      	b.n	8005864 <_printf_i+0x150>
 80058ee:	682b      	ldr	r3, [r5, #0]
 80058f0:	1d1a      	adds	r2, r3, #4
 80058f2:	602a      	str	r2, [r5, #0]
 80058f4:	681d      	ldr	r5, [r3, #0]
 80058f6:	6862      	ldr	r2, [r4, #4]
 80058f8:	2100      	movs	r1, #0
 80058fa:	4628      	mov	r0, r5
 80058fc:	f7fa fc78 	bl	80001f0 <memchr>
 8005900:	b108      	cbz	r0, 8005906 <_printf_i+0x1f2>
 8005902:	1b40      	subs	r0, r0, r5
 8005904:	6060      	str	r0, [r4, #4]
 8005906:	6863      	ldr	r3, [r4, #4]
 8005908:	6123      	str	r3, [r4, #16]
 800590a:	2300      	movs	r3, #0
 800590c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005910:	e7a8      	b.n	8005864 <_printf_i+0x150>
 8005912:	6923      	ldr	r3, [r4, #16]
 8005914:	462a      	mov	r2, r5
 8005916:	4649      	mov	r1, r9
 8005918:	4640      	mov	r0, r8
 800591a:	47d0      	blx	sl
 800591c:	3001      	adds	r0, #1
 800591e:	d0ab      	beq.n	8005878 <_printf_i+0x164>
 8005920:	6823      	ldr	r3, [r4, #0]
 8005922:	079b      	lsls	r3, r3, #30
 8005924:	d413      	bmi.n	800594e <_printf_i+0x23a>
 8005926:	68e0      	ldr	r0, [r4, #12]
 8005928:	9b03      	ldr	r3, [sp, #12]
 800592a:	4298      	cmp	r0, r3
 800592c:	bfb8      	it	lt
 800592e:	4618      	movlt	r0, r3
 8005930:	e7a4      	b.n	800587c <_printf_i+0x168>
 8005932:	2301      	movs	r3, #1
 8005934:	4632      	mov	r2, r6
 8005936:	4649      	mov	r1, r9
 8005938:	4640      	mov	r0, r8
 800593a:	47d0      	blx	sl
 800593c:	3001      	adds	r0, #1
 800593e:	d09b      	beq.n	8005878 <_printf_i+0x164>
 8005940:	3501      	adds	r5, #1
 8005942:	68e3      	ldr	r3, [r4, #12]
 8005944:	9903      	ldr	r1, [sp, #12]
 8005946:	1a5b      	subs	r3, r3, r1
 8005948:	42ab      	cmp	r3, r5
 800594a:	dcf2      	bgt.n	8005932 <_printf_i+0x21e>
 800594c:	e7eb      	b.n	8005926 <_printf_i+0x212>
 800594e:	2500      	movs	r5, #0
 8005950:	f104 0619 	add.w	r6, r4, #25
 8005954:	e7f5      	b.n	8005942 <_printf_i+0x22e>
 8005956:	bf00      	nop
 8005958:	08005d29 	.word	0x08005d29
 800595c:	08005d3a 	.word	0x08005d3a

08005960 <__sread>:
 8005960:	b510      	push	{r4, lr}
 8005962:	460c      	mov	r4, r1
 8005964:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005968:	f000 f8ec 	bl	8005b44 <_read_r>
 800596c:	2800      	cmp	r0, #0
 800596e:	bfab      	itete	ge
 8005970:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005972:	89a3      	ldrhlt	r3, [r4, #12]
 8005974:	181b      	addge	r3, r3, r0
 8005976:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800597a:	bfac      	ite	ge
 800597c:	6563      	strge	r3, [r4, #84]	; 0x54
 800597e:	81a3      	strhlt	r3, [r4, #12]
 8005980:	bd10      	pop	{r4, pc}

08005982 <__swrite>:
 8005982:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005986:	461f      	mov	r7, r3
 8005988:	898b      	ldrh	r3, [r1, #12]
 800598a:	05db      	lsls	r3, r3, #23
 800598c:	4605      	mov	r5, r0
 800598e:	460c      	mov	r4, r1
 8005990:	4616      	mov	r6, r2
 8005992:	d505      	bpl.n	80059a0 <__swrite+0x1e>
 8005994:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005998:	2302      	movs	r3, #2
 800599a:	2200      	movs	r2, #0
 800599c:	f000 f868 	bl	8005a70 <_lseek_r>
 80059a0:	89a3      	ldrh	r3, [r4, #12]
 80059a2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80059a6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80059aa:	81a3      	strh	r3, [r4, #12]
 80059ac:	4632      	mov	r2, r6
 80059ae:	463b      	mov	r3, r7
 80059b0:	4628      	mov	r0, r5
 80059b2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80059b6:	f000 b817 	b.w	80059e8 <_write_r>

080059ba <__sseek>:
 80059ba:	b510      	push	{r4, lr}
 80059bc:	460c      	mov	r4, r1
 80059be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80059c2:	f000 f855 	bl	8005a70 <_lseek_r>
 80059c6:	1c43      	adds	r3, r0, #1
 80059c8:	89a3      	ldrh	r3, [r4, #12]
 80059ca:	bf15      	itete	ne
 80059cc:	6560      	strne	r0, [r4, #84]	; 0x54
 80059ce:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80059d2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80059d6:	81a3      	strheq	r3, [r4, #12]
 80059d8:	bf18      	it	ne
 80059da:	81a3      	strhne	r3, [r4, #12]
 80059dc:	bd10      	pop	{r4, pc}

080059de <__sclose>:
 80059de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80059e2:	f000 b813 	b.w	8005a0c <_close_r>
	...

080059e8 <_write_r>:
 80059e8:	b538      	push	{r3, r4, r5, lr}
 80059ea:	4d07      	ldr	r5, [pc, #28]	; (8005a08 <_write_r+0x20>)
 80059ec:	4604      	mov	r4, r0
 80059ee:	4608      	mov	r0, r1
 80059f0:	4611      	mov	r1, r2
 80059f2:	2200      	movs	r2, #0
 80059f4:	602a      	str	r2, [r5, #0]
 80059f6:	461a      	mov	r2, r3
 80059f8:	f7fb fa21 	bl	8000e3e <_write>
 80059fc:	1c43      	adds	r3, r0, #1
 80059fe:	d102      	bne.n	8005a06 <_write_r+0x1e>
 8005a00:	682b      	ldr	r3, [r5, #0]
 8005a02:	b103      	cbz	r3, 8005a06 <_write_r+0x1e>
 8005a04:	6023      	str	r3, [r4, #0]
 8005a06:	bd38      	pop	{r3, r4, r5, pc}
 8005a08:	20000200 	.word	0x20000200

08005a0c <_close_r>:
 8005a0c:	b538      	push	{r3, r4, r5, lr}
 8005a0e:	4d06      	ldr	r5, [pc, #24]	; (8005a28 <_close_r+0x1c>)
 8005a10:	2300      	movs	r3, #0
 8005a12:	4604      	mov	r4, r0
 8005a14:	4608      	mov	r0, r1
 8005a16:	602b      	str	r3, [r5, #0]
 8005a18:	f7fb fa2d 	bl	8000e76 <_close>
 8005a1c:	1c43      	adds	r3, r0, #1
 8005a1e:	d102      	bne.n	8005a26 <_close_r+0x1a>
 8005a20:	682b      	ldr	r3, [r5, #0]
 8005a22:	b103      	cbz	r3, 8005a26 <_close_r+0x1a>
 8005a24:	6023      	str	r3, [r4, #0]
 8005a26:	bd38      	pop	{r3, r4, r5, pc}
 8005a28:	20000200 	.word	0x20000200

08005a2c <_fstat_r>:
 8005a2c:	b538      	push	{r3, r4, r5, lr}
 8005a2e:	4d07      	ldr	r5, [pc, #28]	; (8005a4c <_fstat_r+0x20>)
 8005a30:	2300      	movs	r3, #0
 8005a32:	4604      	mov	r4, r0
 8005a34:	4608      	mov	r0, r1
 8005a36:	4611      	mov	r1, r2
 8005a38:	602b      	str	r3, [r5, #0]
 8005a3a:	f7fb fa28 	bl	8000e8e <_fstat>
 8005a3e:	1c43      	adds	r3, r0, #1
 8005a40:	d102      	bne.n	8005a48 <_fstat_r+0x1c>
 8005a42:	682b      	ldr	r3, [r5, #0]
 8005a44:	b103      	cbz	r3, 8005a48 <_fstat_r+0x1c>
 8005a46:	6023      	str	r3, [r4, #0]
 8005a48:	bd38      	pop	{r3, r4, r5, pc}
 8005a4a:	bf00      	nop
 8005a4c:	20000200 	.word	0x20000200

08005a50 <_isatty_r>:
 8005a50:	b538      	push	{r3, r4, r5, lr}
 8005a52:	4d06      	ldr	r5, [pc, #24]	; (8005a6c <_isatty_r+0x1c>)
 8005a54:	2300      	movs	r3, #0
 8005a56:	4604      	mov	r4, r0
 8005a58:	4608      	mov	r0, r1
 8005a5a:	602b      	str	r3, [r5, #0]
 8005a5c:	f7fb fa27 	bl	8000eae <_isatty>
 8005a60:	1c43      	adds	r3, r0, #1
 8005a62:	d102      	bne.n	8005a6a <_isatty_r+0x1a>
 8005a64:	682b      	ldr	r3, [r5, #0]
 8005a66:	b103      	cbz	r3, 8005a6a <_isatty_r+0x1a>
 8005a68:	6023      	str	r3, [r4, #0]
 8005a6a:	bd38      	pop	{r3, r4, r5, pc}
 8005a6c:	20000200 	.word	0x20000200

08005a70 <_lseek_r>:
 8005a70:	b538      	push	{r3, r4, r5, lr}
 8005a72:	4d07      	ldr	r5, [pc, #28]	; (8005a90 <_lseek_r+0x20>)
 8005a74:	4604      	mov	r4, r0
 8005a76:	4608      	mov	r0, r1
 8005a78:	4611      	mov	r1, r2
 8005a7a:	2200      	movs	r2, #0
 8005a7c:	602a      	str	r2, [r5, #0]
 8005a7e:	461a      	mov	r2, r3
 8005a80:	f7fb fa20 	bl	8000ec4 <_lseek>
 8005a84:	1c43      	adds	r3, r0, #1
 8005a86:	d102      	bne.n	8005a8e <_lseek_r+0x1e>
 8005a88:	682b      	ldr	r3, [r5, #0]
 8005a8a:	b103      	cbz	r3, 8005a8e <_lseek_r+0x1e>
 8005a8c:	6023      	str	r3, [r4, #0]
 8005a8e:	bd38      	pop	{r3, r4, r5, pc}
 8005a90:	20000200 	.word	0x20000200

08005a94 <memcpy>:
 8005a94:	440a      	add	r2, r1
 8005a96:	4291      	cmp	r1, r2
 8005a98:	f100 33ff 	add.w	r3, r0, #4294967295
 8005a9c:	d100      	bne.n	8005aa0 <memcpy+0xc>
 8005a9e:	4770      	bx	lr
 8005aa0:	b510      	push	{r4, lr}
 8005aa2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005aa6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005aaa:	4291      	cmp	r1, r2
 8005aac:	d1f9      	bne.n	8005aa2 <memcpy+0xe>
 8005aae:	bd10      	pop	{r4, pc}

08005ab0 <memmove>:
 8005ab0:	4288      	cmp	r0, r1
 8005ab2:	b510      	push	{r4, lr}
 8005ab4:	eb01 0402 	add.w	r4, r1, r2
 8005ab8:	d902      	bls.n	8005ac0 <memmove+0x10>
 8005aba:	4284      	cmp	r4, r0
 8005abc:	4623      	mov	r3, r4
 8005abe:	d807      	bhi.n	8005ad0 <memmove+0x20>
 8005ac0:	1e43      	subs	r3, r0, #1
 8005ac2:	42a1      	cmp	r1, r4
 8005ac4:	d008      	beq.n	8005ad8 <memmove+0x28>
 8005ac6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005aca:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005ace:	e7f8      	b.n	8005ac2 <memmove+0x12>
 8005ad0:	4402      	add	r2, r0
 8005ad2:	4601      	mov	r1, r0
 8005ad4:	428a      	cmp	r2, r1
 8005ad6:	d100      	bne.n	8005ada <memmove+0x2a>
 8005ad8:	bd10      	pop	{r4, pc}
 8005ada:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005ade:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005ae2:	e7f7      	b.n	8005ad4 <memmove+0x24>

08005ae4 <_realloc_r>:
 8005ae4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005ae8:	4680      	mov	r8, r0
 8005aea:	4614      	mov	r4, r2
 8005aec:	460e      	mov	r6, r1
 8005aee:	b921      	cbnz	r1, 8005afa <_realloc_r+0x16>
 8005af0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005af4:	4611      	mov	r1, r2
 8005af6:	f7fe becb 	b.w	8004890 <_malloc_r>
 8005afa:	b92a      	cbnz	r2, 8005b08 <_realloc_r+0x24>
 8005afc:	f7fe fe5c 	bl	80047b8 <_free_r>
 8005b00:	4625      	mov	r5, r4
 8005b02:	4628      	mov	r0, r5
 8005b04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005b08:	f000 f82e 	bl	8005b68 <_malloc_usable_size_r>
 8005b0c:	4284      	cmp	r4, r0
 8005b0e:	4607      	mov	r7, r0
 8005b10:	d802      	bhi.n	8005b18 <_realloc_r+0x34>
 8005b12:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005b16:	d812      	bhi.n	8005b3e <_realloc_r+0x5a>
 8005b18:	4621      	mov	r1, r4
 8005b1a:	4640      	mov	r0, r8
 8005b1c:	f7fe feb8 	bl	8004890 <_malloc_r>
 8005b20:	4605      	mov	r5, r0
 8005b22:	2800      	cmp	r0, #0
 8005b24:	d0ed      	beq.n	8005b02 <_realloc_r+0x1e>
 8005b26:	42bc      	cmp	r4, r7
 8005b28:	4622      	mov	r2, r4
 8005b2a:	4631      	mov	r1, r6
 8005b2c:	bf28      	it	cs
 8005b2e:	463a      	movcs	r2, r7
 8005b30:	f7ff ffb0 	bl	8005a94 <memcpy>
 8005b34:	4631      	mov	r1, r6
 8005b36:	4640      	mov	r0, r8
 8005b38:	f7fe fe3e 	bl	80047b8 <_free_r>
 8005b3c:	e7e1      	b.n	8005b02 <_realloc_r+0x1e>
 8005b3e:	4635      	mov	r5, r6
 8005b40:	e7df      	b.n	8005b02 <_realloc_r+0x1e>
	...

08005b44 <_read_r>:
 8005b44:	b538      	push	{r3, r4, r5, lr}
 8005b46:	4d07      	ldr	r5, [pc, #28]	; (8005b64 <_read_r+0x20>)
 8005b48:	4604      	mov	r4, r0
 8005b4a:	4608      	mov	r0, r1
 8005b4c:	4611      	mov	r1, r2
 8005b4e:	2200      	movs	r2, #0
 8005b50:	602a      	str	r2, [r5, #0]
 8005b52:	461a      	mov	r2, r3
 8005b54:	f7fb f956 	bl	8000e04 <_read>
 8005b58:	1c43      	adds	r3, r0, #1
 8005b5a:	d102      	bne.n	8005b62 <_read_r+0x1e>
 8005b5c:	682b      	ldr	r3, [r5, #0]
 8005b5e:	b103      	cbz	r3, 8005b62 <_read_r+0x1e>
 8005b60:	6023      	str	r3, [r4, #0]
 8005b62:	bd38      	pop	{r3, r4, r5, pc}
 8005b64:	20000200 	.word	0x20000200

08005b68 <_malloc_usable_size_r>:
 8005b68:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005b6c:	1f18      	subs	r0, r3, #4
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	bfbc      	itt	lt
 8005b72:	580b      	ldrlt	r3, [r1, r0]
 8005b74:	18c0      	addlt	r0, r0, r3
 8005b76:	4770      	bx	lr

08005b78 <_init>:
 8005b78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b7a:	bf00      	nop
 8005b7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005b7e:	bc08      	pop	{r3}
 8005b80:	469e      	mov	lr, r3
 8005b82:	4770      	bx	lr

08005b84 <_fini>:
 8005b84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b86:	bf00      	nop
 8005b88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005b8a:	bc08      	pop	{r3}
 8005b8c:	469e      	mov	lr, r3
 8005b8e:	4770      	bx	lr
