onerror {resume}
quietly WaveActivateNextPane {} 0
add wave -noupdate /RISC_V_Single_Cycle_TB/clk_tb
add wave -noupdate /RISC_V_Single_Cycle_TB/reset_tb
add wave -noupdate -expand -group ALU /RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/ALU_Operation_i
add wave -noupdate -expand -group ALU /RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/A_i
add wave -noupdate -expand -group ALU -radix unsigned /RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/B_i
add wave -noupdate -expand -group ALU -radix unsigned /RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/ALU_Result_o
add wave -noupdate -group IMMEDIATE /RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/op_i
add wave -noupdate -group IMMEDIATE -radix hexadecimal -childformat {{{/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Instruction_bus_i[31]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Instruction_bus_i[30]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Instruction_bus_i[29]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Instruction_bus_i[28]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Instruction_bus_i[27]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Instruction_bus_i[26]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Instruction_bus_i[25]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Instruction_bus_i[24]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Instruction_bus_i[23]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Instruction_bus_i[22]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Instruction_bus_i[21]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Instruction_bus_i[20]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Instruction_bus_i[19]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Instruction_bus_i[18]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Instruction_bus_i[17]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Instruction_bus_i[16]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Instruction_bus_i[15]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Instruction_bus_i[14]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Instruction_bus_i[13]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Instruction_bus_i[12]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Instruction_bus_i[11]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Instruction_bus_i[10]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Instruction_bus_i[9]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Instruction_bus_i[8]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Instruction_bus_i[7]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Instruction_bus_i[6]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Instruction_bus_i[5]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Instruction_bus_i[4]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Instruction_bus_i[3]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Instruction_bus_i[2]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Instruction_bus_i[1]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Instruction_bus_i[0]} -radix hexadecimal}} -subitemconfig {{/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Instruction_bus_i[31]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Instruction_bus_i[30]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Instruction_bus_i[29]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Instruction_bus_i[28]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Instruction_bus_i[27]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Instruction_bus_i[26]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Instruction_bus_i[25]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Instruction_bus_i[24]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Instruction_bus_i[23]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Instruction_bus_i[22]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Instruction_bus_i[21]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Instruction_bus_i[20]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Instruction_bus_i[19]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Instruction_bus_i[18]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Instruction_bus_i[17]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Instruction_bus_i[16]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Instruction_bus_i[15]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Instruction_bus_i[14]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Instruction_bus_i[13]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Instruction_bus_i[12]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Instruction_bus_i[11]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Instruction_bus_i[10]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Instruction_bus_i[9]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Instruction_bus_i[8]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Instruction_bus_i[7]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Instruction_bus_i[6]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Instruction_bus_i[5]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Instruction_bus_i[4]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Instruction_bus_i[3]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Instruction_bus_i[2]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Instruction_bus_i[1]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Instruction_bus_i[0]} {-height 15 -radix hexadecimal}} /RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Instruction_bus_i
add wave -noupdate -group IMMEDIATE -radix unsigned -childformat {{{/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Immediate_o[31]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Immediate_o[30]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Immediate_o[29]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Immediate_o[28]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Immediate_o[27]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Immediate_o[26]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Immediate_o[25]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Immediate_o[24]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Immediate_o[23]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Immediate_o[22]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Immediate_o[21]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Immediate_o[20]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Immediate_o[19]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Immediate_o[18]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Immediate_o[17]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Immediate_o[16]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Immediate_o[15]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Immediate_o[14]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Immediate_o[13]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Immediate_o[12]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Immediate_o[11]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Immediate_o[10]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Immediate_o[9]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Immediate_o[8]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Immediate_o[7]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Immediate_o[6]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Immediate_o[5]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Immediate_o[4]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Immediate_o[3]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Immediate_o[2]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Immediate_o[1]} -radix unsigned} {{/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Immediate_o[0]} -radix unsigned}} -subitemconfig {{/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Immediate_o[31]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Immediate_o[30]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Immediate_o[29]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Immediate_o[28]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Immediate_o[27]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Immediate_o[26]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Immediate_o[25]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Immediate_o[24]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Immediate_o[23]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Immediate_o[22]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Immediate_o[21]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Immediate_o[20]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Immediate_o[19]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Immediate_o[18]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Immediate_o[17]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Immediate_o[16]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Immediate_o[15]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Immediate_o[14]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Immediate_o[13]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Immediate_o[12]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Immediate_o[11]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Immediate_o[10]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Immediate_o[9]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Immediate_o[8]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Immediate_o[7]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Immediate_o[6]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Immediate_o[5]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Immediate_o[4]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Immediate_o[3]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Immediate_o[2]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Immediate_o[1]} {-height 15 -radix unsigned} {/RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Immediate_o[0]} {-height 15 -radix unsigned}} /RISC_V_Single_Cycle_TB/DUV/IMM_UNIT/Immediate_o
add wave -noupdate -group {CONTROL UNIT} /RISC_V_Single_Cycle_TB/DUV/CONTROL_UNIT/OP_i
add wave -noupdate -group {CONTROL UNIT} /RISC_V_Single_Cycle_TB/DUV/CONTROL_UNIT/Branch_o
add wave -noupdate -group {CONTROL UNIT} /RISC_V_Single_Cycle_TB/DUV/CONTROL_UNIT/Mem_Read_o
add wave -noupdate -group {CONTROL UNIT} /RISC_V_Single_Cycle_TB/DUV/CONTROL_UNIT/Mem_to_Reg_o
add wave -noupdate -group {CONTROL UNIT} /RISC_V_Single_Cycle_TB/DUV/CONTROL_UNIT/Mem_Write_o
add wave -noupdate -group {CONTROL UNIT} /RISC_V_Single_Cycle_TB/DUV/CONTROL_UNIT/ALU_Src_o
add wave -noupdate -group {CONTROL UNIT} /RISC_V_Single_Cycle_TB/DUV/CONTROL_UNIT/Reg_Write_o
add wave -noupdate -group {CONTROL UNIT} /RISC_V_Single_Cycle_TB/DUV/CONTROL_UNIT/ALU_Op_o
add wave -noupdate -group {ALU CONTROL} /RISC_V_Single_Cycle_TB/DUV/ALU_CONTROL_UNIT/funct7_i
add wave -noupdate -group {ALU CONTROL} /RISC_V_Single_Cycle_TB/DUV/ALU_CONTROL_UNIT/ALU_Op_i
add wave -noupdate -group {ALU CONTROL} /RISC_V_Single_Cycle_TB/DUV/ALU_CONTROL_UNIT/funct3_i
add wave -noupdate -group {ALU CONTROL} /RISC_V_Single_Cycle_TB/DUV/ALU_CONTROL_UNIT/ALU_Operation_o
<<<<<<< Updated upstream
add wave -noupdate -expand -group s0 /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s0_fp/enable
add wave -noupdate -expand -group s0 -radix unsigned /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s0_fp/DataInput
add wave -noupdate -expand -group s0 -radix unsigned /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s0_fp/DataOutput
add wave -noupdate -group s1 /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s1/enable
add wave -noupdate -group s1 -radix unsigned /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s1/DataInput
add wave -noupdate -group s1 -radix unsigned /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s1/DataOutput
add wave -noupdate -group s2 /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s2/enable
add wave -noupdate -group s2 -radix unsigned /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s2/DataInput
add wave -noupdate -group s2 -radix unsigned /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s2/DataOutput
add wave -noupdate -group s3 /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s3/enable
add wave -noupdate -group s3 -radix unsigned /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s3/DataInput
add wave -noupdate -group s3 -radix unsigned /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s3/DataOutput
add wave -noupdate -expand -group t0 /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_t0/enable
add wave -noupdate -expand -group t0 -radix unsigned /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_t0/DataOutput
add wave -noupdate -expand -group t1 /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_t1/enable
add wave -noupdate -expand -group t1 -radix unsigned /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_t1/DataOutput
add wave -noupdate -expand -group t2 /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_t2/enable
add wave -noupdate -expand -group t2 -radix unsigned /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_t2/DataOutput
add wave -noupdate -expand -group t3 /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_t3/enable
add wave -noupdate -expand -group t3 -radix unsigned /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_t3/DataOutput
add wave -noupdate -expand -group t5 /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_t5/enable
add wave -noupdate -expand -group t5 -radix unsigned /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_t5/DataOutput
add wave -noupdate -expand -group {PROGRAM MEMORY} -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Address_i
add wave -noupdate -expand -group {PROGRAM MEMORY} -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 1} {7 ps} 0}
=======
add wave -noupdate -group {MUX PC OR REG} /RISC_V_Single_Cycle_TB/DUV/REG_OR_PC/Selector_i
add wave -noupdate -group {MUX PC OR REG} -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/REG_OR_PC/Mux_Data_0_i
add wave -noupdate -group {MUX PC OR REG} -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/REG_OR_PC/Mux_Data_1_i
add wave -noupdate -group {MUX PC OR REG} -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/REG_OR_PC/Mux_Output_o
add wave -noupdate -group ADDER -radix hexadecimal -childformat {{{/RISC_V_Single_Cycle_TB/DUV/PC_PLUS_IMM/Data0[31]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PC_PLUS_IMM/Data0[30]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PC_PLUS_IMM/Data0[29]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PC_PLUS_IMM/Data0[28]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PC_PLUS_IMM/Data0[27]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PC_PLUS_IMM/Data0[26]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PC_PLUS_IMM/Data0[25]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PC_PLUS_IMM/Data0[24]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PC_PLUS_IMM/Data0[23]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PC_PLUS_IMM/Data0[22]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PC_PLUS_IMM/Data0[21]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PC_PLUS_IMM/Data0[20]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PC_PLUS_IMM/Data0[19]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PC_PLUS_IMM/Data0[18]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PC_PLUS_IMM/Data0[17]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PC_PLUS_IMM/Data0[16]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PC_PLUS_IMM/Data0[15]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PC_PLUS_IMM/Data0[14]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PC_PLUS_IMM/Data0[13]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PC_PLUS_IMM/Data0[12]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PC_PLUS_IMM/Data0[11]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PC_PLUS_IMM/Data0[10]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PC_PLUS_IMM/Data0[9]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PC_PLUS_IMM/Data0[8]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PC_PLUS_IMM/Data0[7]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PC_PLUS_IMM/Data0[6]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PC_PLUS_IMM/Data0[5]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PC_PLUS_IMM/Data0[4]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PC_PLUS_IMM/Data0[3]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PC_PLUS_IMM/Data0[2]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PC_PLUS_IMM/Data0[1]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PC_PLUS_IMM/Data0[0]} -radix hexadecimal}} -subitemconfig {{/RISC_V_Single_Cycle_TB/DUV/PC_PLUS_IMM/Data0[31]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PC_PLUS_IMM/Data0[30]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PC_PLUS_IMM/Data0[29]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PC_PLUS_IMM/Data0[28]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PC_PLUS_IMM/Data0[27]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PC_PLUS_IMM/Data0[26]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PC_PLUS_IMM/Data0[25]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PC_PLUS_IMM/Data0[24]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PC_PLUS_IMM/Data0[23]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PC_PLUS_IMM/Data0[22]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PC_PLUS_IMM/Data0[21]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PC_PLUS_IMM/Data0[20]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PC_PLUS_IMM/Data0[19]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PC_PLUS_IMM/Data0[18]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PC_PLUS_IMM/Data0[17]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PC_PLUS_IMM/Data0[16]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PC_PLUS_IMM/Data0[15]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PC_PLUS_IMM/Data0[14]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PC_PLUS_IMM/Data0[13]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PC_PLUS_IMM/Data0[12]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PC_PLUS_IMM/Data0[11]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PC_PLUS_IMM/Data0[10]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PC_PLUS_IMM/Data0[9]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PC_PLUS_IMM/Data0[8]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PC_PLUS_IMM/Data0[7]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PC_PLUS_IMM/Data0[6]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PC_PLUS_IMM/Data0[5]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PC_PLUS_IMM/Data0[4]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PC_PLUS_IMM/Data0[3]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PC_PLUS_IMM/Data0[2]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PC_PLUS_IMM/Data0[1]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PC_PLUS_IMM/Data0[0]} {-height 15 -radix hexadecimal}} /RISC_V_Single_Cycle_TB/DUV/PC_PLUS_IMM/Data0
add wave -noupdate -group ADDER -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/PC_PLUS_IMM/Data1
add wave -noupdate -group ADDER -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/PC_PLUS_IMM/Result
add wave -noupdate -expand -group t1 /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_t1/enable
add wave -noupdate -expand -group t1 -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_t1/DataOutput
add wave -noupdate -expand -group t2 /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_t2/enable
add wave -noupdate -expand -group t2 -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_t2/DataOutput
add wave -noupdate -group t3 /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_t3/enable
add wave -noupdate -group t3 -radix unsigned /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_t3/DataOutput
add wave -noupdate -group t5 /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_t5/enable
add wave -noupdate -group t5 -radix unsigned /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_t5/DataOutput
add wave -noupdate -expand -group SP /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/enable
add wave -noupdate -expand -group SP -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataInput
add wave -noupdate -expand -group SP -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataOutput
add wave -noupdate -expand -group RA -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_ra/enable
add wave -noupdate -expand -group RA -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_ra/DataInput
add wave -noupdate -expand -group RA -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_ra/DataOutput
add wave -noupdate -group {RAM SP} -radix hexadecimal {/RISC_V_Single_Cycle_TB/DUV/DATA_MEMORY/ram[255]}
add wave -noupdate -group {RAM SP} -radix hexadecimal {/RISC_V_Single_Cycle_TB/DUV/DATA_MEMORY/ram[254]}
add wave -noupdate -group {RAM SP} -radix hexadecimal {/RISC_V_Single_Cycle_TB/DUV/DATA_MEMORY/ram[253]}
add wave -noupdate -group {RAM SP} -radix hexadecimal {/RISC_V_Single_Cycle_TB/DUV/DATA_MEMORY/ram[252]}
add wave -noupdate -group {RAM SP} -radix hexadecimal {/RISC_V_Single_Cycle_TB/DUV/DATA_MEMORY/ram[251]}
add wave -noupdate -group {RAM SP} -radix hexadecimal {/RISC_V_Single_Cycle_TB/DUV/DATA_MEMORY/ram[250]}
add wave -noupdate -expand -group RAM -expand -group RAM -radix unsigned {/RISC_V_Single_Cycle_TB/DUV/DATA_MEMORY/ram[0]}
add wave -noupdate -expand -group RAM -expand -group RAM -radix unsigned {/RISC_V_Single_Cycle_TB/DUV/DATA_MEMORY/ram[8]}
add wave -noupdate -expand -group RAM -expand -group RAM -radix unsigned {/RISC_V_Single_Cycle_TB/DUV/DATA_MEMORY/ram[16]}
add wave -noupdate -expand -group RAM -expand -group {TORRE AUXILIAR} -radix unsigned {/RISC_V_Single_Cycle_TB/DUV/DATA_MEMORY/ram[1]}
add wave -noupdate -expand -group RAM -expand -group {TORRE AUXILIAR} -radix unsigned {/RISC_V_Single_Cycle_TB/DUV/DATA_MEMORY/ram[9]}
add wave -noupdate -expand -group RAM -expand -group {TORRE AUXILIAR} -radix unsigned {/RISC_V_Single_Cycle_TB/DUV/DATA_MEMORY/ram[17]}
add wave -noupdate -expand -group RAM -expand -group {TORRE DESTINO} -radix unsigned {/RISC_V_Single_Cycle_TB/DUV/DATA_MEMORY/ram[2]}
add wave -noupdate -expand -group RAM -expand -group {TORRE DESTINO} -radix unsigned {/RISC_V_Single_Cycle_TB/DUV/DATA_MEMORY/ram[10]}
add wave -noupdate -expand -group RAM -expand -group {TORRE DESTINO} -radix unsigned {/RISC_V_Single_Cycle_TB/DUV/DATA_MEMORY/ram[18]}
add wave -noupdate -expand -group {PROGRAM MEMORY} -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Address_i
add wave -noupdate -expand -group {PROGRAM MEMORY} -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 1} {15 ps} 0}
>>>>>>> Stashed changes
quietly wave cursor active 1
configure wave -namecolwidth 133
configure wave -valuecolwidth 50
configure wave -justifyvalue left
configure wave -signalnamewidth 1
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
configure wave -timelineunits ps
update
<<<<<<< Updated upstream
WaveRestoreZoom {0 ps} {16 ps}
=======
WaveRestoreZoom {0 ps} {64 ps}
>>>>>>> Stashed changes
