{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 10 18:58:08 2021 " "Info: Processing started: Mon May 10 18:58:08 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off crc -c crc --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off crc -c crc --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "crc.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 168 200 368 184 "clock" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "crc.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 8 816 984 24 "clk" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clock register register usbconnection:inst\|current_state.latch_data_from_host usbconnection:inst\|a_in\[5\] 340.02 MHz Internal " "Info: Clock \"clock\" Internal fmax is restricted to 340.02 MHz between source register \"usbconnection:inst\|current_state.latch_data_from_host\" and destination register \"usbconnection:inst\|a_in\[5\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.941 ns " "Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.353 ns + Longest register register " "Info: + Longest register to register delay is 2.353 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns usbconnection:inst\|current_state.latch_data_from_host 1 REG LCFF_X8_Y2_N7 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y2_N7; Fanout = 10; REG Node = 'usbconnection:inst\|current_state.latch_data_from_host'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { usbconnection:inst|current_state.latch_data_from_host } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.498 ns) + CELL(0.855 ns) 2.353 ns usbconnection:inst\|a_in\[5\] 2 REG LCFF_X3_Y4_N29 3 " "Info: 2: + IC(1.498 ns) + CELL(0.855 ns) = 2.353 ns; Loc. = LCFF_X3_Y4_N29; Fanout = 3; REG Node = 'usbconnection:inst\|a_in\[5\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.353 ns" { usbconnection:inst|current_state.latch_data_from_host usbconnection:inst|a_in[5] } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.855 ns ( 36.34 % ) " "Info: Total cell delay = 0.855 ns ( 36.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.498 ns ( 63.66 % ) " "Info: Total interconnect delay = 1.498 ns ( 63.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.353 ns" { usbconnection:inst|current_state.latch_data_from_host usbconnection:inst|a_in[5] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.353 ns" { usbconnection:inst|current_state.latch_data_from_host {} usbconnection:inst|a_in[5] {} } { 0.000ns 1.498ns } { 0.000ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.016 ns - Smallest " "Info: - Smallest clock skew is -0.016 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.749 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.749 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clock 1 CLK PIN_91 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "crc.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 168 200 368 184 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clock~clkctrl 2 COMB CLKCTRL_G6 27 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 27; COMB Node = 'clock~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clock clock~clkctrl } "NODE_NAME" } } { "crc.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 168 200 368 184 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.666 ns) 2.749 ns usbconnection:inst\|a_in\[5\] 3 REG LCFF_X3_Y4_N29 3 " "Info: 3: + IC(0.830 ns) + CELL(0.666 ns) = 2.749 ns; Loc. = LCFF_X3_Y4_N29; Fanout = 3; REG Node = 'usbconnection:inst\|a_in\[5\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { clock~clkctrl usbconnection:inst|a_in[5] } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.61 % ) " "Info: Total cell delay = 1.776 ns ( 64.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.973 ns ( 35.39 % ) " "Info: Total interconnect delay = 0.973 ns ( 35.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.749 ns" { clock clock~clkctrl usbconnection:inst|a_in[5] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.749 ns" { clock {} clock~combout {} clock~clkctrl {} usbconnection:inst|a_in[5] {} } { 0.000ns 0.000ns 0.143ns 0.830ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.765 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.765 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clock 1 CLK PIN_91 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "crc.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 168 200 368 184 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clock~clkctrl 2 COMB CLKCTRL_G6 27 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 27; COMB Node = 'clock~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clock clock~clkctrl } "NODE_NAME" } } { "crc.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 168 200 368 184 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.846 ns) + CELL(0.666 ns) 2.765 ns usbconnection:inst\|current_state.latch_data_from_host 3 REG LCFF_X8_Y2_N7 10 " "Info: 3: + IC(0.846 ns) + CELL(0.666 ns) = 2.765 ns; Loc. = LCFF_X8_Y2_N7; Fanout = 10; REG Node = 'usbconnection:inst\|current_state.latch_data_from_host'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.512 ns" { clock~clkctrl usbconnection:inst|current_state.latch_data_from_host } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.23 % ) " "Info: Total cell delay = 1.776 ns ( 64.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.989 ns ( 35.77 % ) " "Info: Total interconnect delay = 0.989 ns ( 35.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.765 ns" { clock clock~clkctrl usbconnection:inst|current_state.latch_data_from_host } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.765 ns" { clock {} clock~combout {} clock~clkctrl {} usbconnection:inst|current_state.latch_data_from_host {} } { 0.000ns 0.000ns 0.143ns 0.846ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.749 ns" { clock clock~clkctrl usbconnection:inst|a_in[5] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.749 ns" { clock {} clock~combout {} clock~clkctrl {} usbconnection:inst|a_in[5] {} } { 0.000ns 0.000ns 0.143ns 0.830ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.765 ns" { clock clock~clkctrl usbconnection:inst|current_state.latch_data_from_host } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.765 ns" { clock {} clock~combout {} clock~clkctrl {} usbconnection:inst|current_state.latch_data_from_host {} } { 0.000ns 0.000ns 0.143ns 0.846ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.353 ns" { usbconnection:inst|current_state.latch_data_from_host usbconnection:inst|a_in[5] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.353 ns" { usbconnection:inst|current_state.latch_data_from_host {} usbconnection:inst|a_in[5] {} } { 0.000ns 1.498ns } { 0.000ns 0.855ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.749 ns" { clock clock~clkctrl usbconnection:inst|a_in[5] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.749 ns" { clock {} clock~combout {} clock~clkctrl {} usbconnection:inst|a_in[5] {} } { 0.000ns 0.000ns 0.143ns 0.830ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.765 ns" { clock clock~clkctrl usbconnection:inst|current_state.latch_data_from_host } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.765 ns" { clock {} clock~combout {} clock~clkctrl {} usbconnection:inst|current_state.latch_data_from_host {} } { 0.000ns 0.000ns 0.143ns 0.846ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { usbconnection:inst|a_in[5] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "" { usbconnection:inst|a_in[5] {} } {  } {  } "" } } { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 23 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register counter:inst5\|74161:inst\|f74161:sub\|9 counter:inst5\|74161:inst\|f74161:sub\|87 340.02 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 340.02 MHz between source register \"counter:inst5\|74161:inst\|f74161:sub\|9\" and destination register \"counter:inst5\|74161:inst\|f74161:sub\|87\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.941 ns " "Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.028 ns + Longest register register " "Info: + Longest register to register delay is 1.028 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:inst5\|74161:inst\|f74161:sub\|9 1 REG LCFF_X5_Y5_N15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X5_Y5_N15; Fanout = 3; REG Node = 'counter:inst5\|74161:inst\|f74161:sub\|9'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:inst5|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.714 ns) + CELL(0.206 ns) 0.920 ns counter:inst5\|74161:inst\|f74161:sub\|87~0 2 COMB LCCOMB_X5_Y5_N0 1 " "Info: 2: + IC(0.714 ns) + CELL(0.206 ns) = 0.920 ns; Loc. = LCCOMB_X5_Y5_N0; Fanout = 1; COMB Node = 'counter:inst5\|74161:inst\|f74161:sub\|87~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.920 ns" { counter:inst5|74161:inst|f74161:sub|9 counter:inst5|74161:inst|f74161:sub|87~0 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.028 ns counter:inst5\|74161:inst\|f74161:sub\|87 3 REG LCFF_X5_Y5_N1 7 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.028 ns; Loc. = LCFF_X5_Y5_N1; Fanout = 7; REG Node = 'counter:inst5\|74161:inst\|f74161:sub\|87'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter:inst5|74161:inst|f74161:sub|87~0 counter:inst5|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.314 ns ( 30.54 % ) " "Info: Total cell delay = 0.314 ns ( 30.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.714 ns ( 69.46 % ) " "Info: Total interconnect delay = 0.714 ns ( 69.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.028 ns" { counter:inst5|74161:inst|f74161:sub|9 counter:inst5|74161:inst|f74161:sub|87~0 counter:inst5|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "1.028 ns" { counter:inst5|74161:inst|f74161:sub|9 {} counter:inst5|74161:inst|f74161:sub|87~0 {} counter:inst5|74161:inst|f74161:sub|87 {} } { 0.000ns 0.714ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.748 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.748 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_89 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_89; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "crc.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 8 816 984 24 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clk~clkctrl 2 COMB CLKCTRL_G7 3 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G7; Fanout = 3; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "crc.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 8 816 984 24 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.829 ns) + CELL(0.666 ns) 2.748 ns counter:inst5\|74161:inst\|f74161:sub\|87 3 REG LCFF_X5_Y5_N1 7 " "Info: 3: + IC(0.829 ns) + CELL(0.666 ns) = 2.748 ns; Loc. = LCFF_X5_Y5_N1; Fanout = 7; REG Node = 'counter:inst5\|74161:inst\|f74161:sub\|87'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.495 ns" { clk~clkctrl counter:inst5|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.63 % ) " "Info: Total cell delay = 1.776 ns ( 64.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.972 ns ( 35.37 % ) " "Info: Total interconnect delay = 0.972 ns ( 35.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.748 ns" { clk clk~clkctrl counter:inst5|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.748 ns" { clk {} clk~combout {} clk~clkctrl {} counter:inst5|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 0.143ns 0.829ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.748 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.748 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_89 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_89; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "crc.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 8 816 984 24 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clk~clkctrl 2 COMB CLKCTRL_G7 3 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G7; Fanout = 3; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "crc.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 8 816 984 24 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.829 ns) + CELL(0.666 ns) 2.748 ns counter:inst5\|74161:inst\|f74161:sub\|9 3 REG LCFF_X5_Y5_N15 3 " "Info: 3: + IC(0.829 ns) + CELL(0.666 ns) = 2.748 ns; Loc. = LCFF_X5_Y5_N15; Fanout = 3; REG Node = 'counter:inst5\|74161:inst\|f74161:sub\|9'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.495 ns" { clk~clkctrl counter:inst5|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.63 % ) " "Info: Total cell delay = 1.776 ns ( 64.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.972 ns ( 35.37 % ) " "Info: Total interconnect delay = 0.972 ns ( 35.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.748 ns" { clk clk~clkctrl counter:inst5|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.748 ns" { clk {} clk~combout {} clk~clkctrl {} counter:inst5|74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 0.143ns 0.829ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.748 ns" { clk clk~clkctrl counter:inst5|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.748 ns" { clk {} clk~combout {} clk~clkctrl {} counter:inst5|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 0.143ns 0.829ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.748 ns" { clk clk~clkctrl counter:inst5|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.748 ns" { clk {} clk~combout {} clk~clkctrl {} counter:inst5|74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 0.143ns 0.829ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.028 ns" { counter:inst5|74161:inst|f74161:sub|9 counter:inst5|74161:inst|f74161:sub|87~0 counter:inst5|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "1.028 ns" { counter:inst5|74161:inst|f74161:sub|9 {} counter:inst5|74161:inst|f74161:sub|87~0 {} counter:inst5|74161:inst|f74161:sub|87 {} } { 0.000ns 0.714ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.748 ns" { clk clk~clkctrl counter:inst5|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.748 ns" { clk {} clk~combout {} clk~clkctrl {} counter:inst5|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 0.143ns 0.829ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.748 ns" { clk clk~clkctrl counter:inst5|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.748 ns" { clk {} clk~combout {} clk~clkctrl {} counter:inst5|74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 0.143ns 0.829ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:inst5|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "" { counter:inst5|74161:inst|f74161:sub|87 {} } {  } {  } "" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "usbconnection:inst\|next_state.wait_nrxf_low nrxf clock 5.586 ns register " "Info: tsu for register \"usbconnection:inst\|next_state.wait_nrxf_low\" (data pin = \"nrxf\", clock pin = \"clock\") is 5.586 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.391 ns + Longest pin register " "Info: + Longest pin to register delay is 8.391 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns nrxf 1 PIN PIN_144 2 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_144; Fanout = 2; PIN Node = 'nrxf'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { nrxf } "NODE_NAME" } } { "crc.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 200 200 368 216 "nrxf" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.959 ns) + CELL(0.370 ns) 8.283 ns usbconnection:inst\|Selector0~0 2 COMB LCCOMB_X8_Y2_N26 1 " "Info: 2: + IC(6.959 ns) + CELL(0.370 ns) = 8.283 ns; Loc. = LCCOMB_X8_Y2_N26; Fanout = 1; COMB Node = 'usbconnection:inst\|Selector0~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "7.329 ns" { nrxf usbconnection:inst|Selector0~0 } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.391 ns usbconnection:inst\|next_state.wait_nrxf_low 3 REG LCFF_X8_Y2_N27 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 8.391 ns; Loc. = LCFF_X8_Y2_N27; Fanout = 1; REG Node = 'usbconnection:inst\|next_state.wait_nrxf_low'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { usbconnection:inst|Selector0~0 usbconnection:inst|next_state.wait_nrxf_low } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.432 ns ( 17.07 % ) " "Info: Total cell delay = 1.432 ns ( 17.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.959 ns ( 82.93 % ) " "Info: Total interconnect delay = 6.959 ns ( 82.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "8.391 ns" { nrxf usbconnection:inst|Selector0~0 usbconnection:inst|next_state.wait_nrxf_low } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "8.391 ns" { nrxf {} nrxf~combout {} usbconnection:inst|Selector0~0 {} usbconnection:inst|next_state.wait_nrxf_low {} } { 0.000ns 0.000ns 6.959ns 0.000ns } { 0.000ns 0.954ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.765 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.765 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clock 1 CLK PIN_91 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "crc.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 168 200 368 184 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clock~clkctrl 2 COMB CLKCTRL_G6 27 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 27; COMB Node = 'clock~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clock clock~clkctrl } "NODE_NAME" } } { "crc.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 168 200 368 184 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.846 ns) + CELL(0.666 ns) 2.765 ns usbconnection:inst\|next_state.wait_nrxf_low 3 REG LCFF_X8_Y2_N27 1 " "Info: 3: + IC(0.846 ns) + CELL(0.666 ns) = 2.765 ns; Loc. = LCFF_X8_Y2_N27; Fanout = 1; REG Node = 'usbconnection:inst\|next_state.wait_nrxf_low'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.512 ns" { clock~clkctrl usbconnection:inst|next_state.wait_nrxf_low } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.23 % ) " "Info: Total cell delay = 1.776 ns ( 64.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.989 ns ( 35.77 % ) " "Info: Total interconnect delay = 0.989 ns ( 35.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.765 ns" { clock clock~clkctrl usbconnection:inst|next_state.wait_nrxf_low } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.765 ns" { clock {} clock~combout {} clock~clkctrl {} usbconnection:inst|next_state.wait_nrxf_low {} } { 0.000ns 0.000ns 0.143ns 0.846ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "8.391 ns" { nrxf usbconnection:inst|Selector0~0 usbconnection:inst|next_state.wait_nrxf_low } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "8.391 ns" { nrxf {} nrxf~combout {} usbconnection:inst|Selector0~0 {} usbconnection:inst|next_state.wait_nrxf_low {} } { 0.000ns 0.000ns 6.959ns 0.000ns } { 0.000ns 0.954ns 0.370ns 0.108ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.765 ns" { clock clock~clkctrl usbconnection:inst|next_state.wait_nrxf_low } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.765 ns" { clock {} clock~combout {} clock~clkctrl {} usbconnection:inst|next_state.wait_nrxf_low {} } { 0.000ns 0.000ns 0.143ns 0.846ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock qb usbconnection:inst\|dout\[3\] 11.368 ns register " "Info: tco from clock \"clock\" to destination pin \"qb\" through register \"usbconnection:inst\|dout\[3\]\" is 11.368 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.749 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.749 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clock 1 CLK PIN_91 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "crc.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 168 200 368 184 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clock~clkctrl 2 COMB CLKCTRL_G6 27 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 27; COMB Node = 'clock~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clock clock~clkctrl } "NODE_NAME" } } { "crc.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 168 200 368 184 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.666 ns) 2.749 ns usbconnection:inst\|dout\[3\] 3 REG LCFF_X3_Y4_N11 3 " "Info: 3: + IC(0.830 ns) + CELL(0.666 ns) = 2.749 ns; Loc. = LCFF_X3_Y4_N11; Fanout = 3; REG Node = 'usbconnection:inst\|dout\[3\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { clock~clkctrl usbconnection:inst|dout[3] } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.61 % ) " "Info: Total cell delay = 1.776 ns ( 64.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.973 ns ( 35.39 % ) " "Info: Total interconnect delay = 0.973 ns ( 35.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.749 ns" { clock clock~clkctrl usbconnection:inst|dout[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.749 ns" { clock {} clock~combout {} clock~clkctrl {} usbconnection:inst|dout[3] {} } { 0.000ns 0.000ns 0.143ns 0.830ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.315 ns + Longest register pin " "Info: + Longest register to pin delay is 8.315 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns usbconnection:inst\|dout\[3\] 1 REG LCFF_X3_Y4_N11 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y4_N11; Fanout = 3; REG Node = 'usbconnection:inst\|dout\[3\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { usbconnection:inst|dout[3] } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.568 ns) + CELL(0.651 ns) 2.219 ns mux2_1:inst6\|dout\[3\]~6 2 COMB LCCOMB_X5_Y5_N4 7 " "Info: 2: + IC(1.568 ns) + CELL(0.651 ns) = 2.219 ns; Loc. = LCCOMB_X5_Y5_N4; Fanout = 7; COMB Node = 'mux2_1:inst6\|dout\[3\]~6'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.219 ns" { usbconnection:inst|dout[3] mux2_1:inst6|dout[3]~6 } "NODE_NAME" } } { "mux2_1.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/mux2_1.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.417 ns) + CELL(0.370 ns) 3.006 ns n7449:inst7\|dout\[5\]~101 3 COMB LCCOMB_X5_Y5_N10 1 " "Info: 3: + IC(0.417 ns) + CELL(0.370 ns) = 3.006 ns; Loc. = LCCOMB_X5_Y5_N10; Fanout = 1; COMB Node = 'n7449:inst7\|dout\[5\]~101'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.787 ns" { mux2_1:inst6|dout[3]~6 n7449:inst7|dout[5]~101 } "NODE_NAME" } } { "n7449.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/n7449.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.073 ns) + CELL(3.236 ns) 8.315 ns qb 4 PIN PIN_134 0 " "Info: 4: + IC(2.073 ns) + CELL(3.236 ns) = 8.315 ns; Loc. = PIN_134; Fanout = 0; PIN Node = 'qb'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.309 ns" { n7449:inst7|dout[5]~101 qb } "NODE_NAME" } } { "crc.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 272 1104 1280 288 "qb" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.257 ns ( 51.20 % ) " "Info: Total cell delay = 4.257 ns ( 51.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.058 ns ( 48.80 % ) " "Info: Total interconnect delay = 4.058 ns ( 48.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "8.315 ns" { usbconnection:inst|dout[3] mux2_1:inst6|dout[3]~6 n7449:inst7|dout[5]~101 qb } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "8.315 ns" { usbconnection:inst|dout[3] {} mux2_1:inst6|dout[3]~6 {} n7449:inst7|dout[5]~101 {} qb {} } { 0.000ns 1.568ns 0.417ns 2.073ns } { 0.000ns 0.651ns 0.370ns 3.236ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.749 ns" { clock clock~clkctrl usbconnection:inst|dout[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.749 ns" { clock {} clock~combout {} clock~clkctrl {} usbconnection:inst|dout[3] {} } { 0.000ns 0.000ns 0.143ns 0.830ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "8.315 ns" { usbconnection:inst|dout[3] mux2_1:inst6|dout[3]~6 n7449:inst7|dout[5]~101 qb } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "8.315 ns" { usbconnection:inst|dout[3] {} mux2_1:inst6|dout[3]~6 {} n7449:inst7|dout[5]~101 {} qb {} } { 0.000ns 1.568ns 0.417ns 2.073ns } { 0.000ns 0.651ns 0.370ns 3.236ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "usbconnection:inst\|a_in\[7\] din\[7\] clock -4.242 ns register " "Info: th for register \"usbconnection:inst\|a_in\[7\]\" (data pin = \"din\[7\]\", clock pin = \"clock\") is -4.242 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.749 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.749 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clock 1 CLK PIN_91 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "crc.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 168 200 368 184 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clock~clkctrl 2 COMB CLKCTRL_G6 27 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 27; COMB Node = 'clock~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clock clock~clkctrl } "NODE_NAME" } } { "crc.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 168 200 368 184 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.666 ns) 2.749 ns usbconnection:inst\|a_in\[7\] 3 REG LCFF_X3_Y4_N25 2 " "Info: 3: + IC(0.830 ns) + CELL(0.666 ns) = 2.749 ns; Loc. = LCFF_X3_Y4_N25; Fanout = 2; REG Node = 'usbconnection:inst\|a_in\[7\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { clock~clkctrl usbconnection:inst|a_in[7] } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.61 % ) " "Info: Total cell delay = 1.776 ns ( 64.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.973 ns ( 35.39 % ) " "Info: Total interconnect delay = 0.973 ns ( 35.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.749 ns" { clock clock~clkctrl usbconnection:inst|a_in[7] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.749 ns" { clock {} clock~combout {} clock~clkctrl {} usbconnection:inst|a_in[7] {} } { 0.000ns 0.000ns 0.143ns 0.830ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.297 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.297 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns din\[7\] 1 PIN PIN_28 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_28; Fanout = 1; PIN Node = 'din\[7\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { din[7] } "NODE_NAME" } } { "crc.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 72 192 368 88 "din\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.955 ns) 0.955 ns din~0 2 COMB IOC_X0_Y4_N3 1 " "Info: 2: + IC(0.000 ns) + CELL(0.955 ns) = 0.955 ns; Loc. = IOC_X0_Y4_N3; Fanout = 1; COMB Node = 'din~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.955 ns" { din[7] din~0 } "NODE_NAME" } } { "crc.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 72 192 368 88 "din\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.610 ns) + CELL(0.624 ns) 7.189 ns inst3\[7\]~6 3 COMB LCCOMB_X3_Y4_N24 1 " "Info: 3: + IC(5.610 ns) + CELL(0.624 ns) = 7.189 ns; Loc. = LCCOMB_X3_Y4_N24; Fanout = 1; COMB Node = 'inst3\[7\]~6'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.234 ns" { din~0 inst3[7]~6 } "NODE_NAME" } } { "crc.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 8 488 536 40 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.297 ns usbconnection:inst\|a_in\[7\] 4 REG LCFF_X3_Y4_N25 2 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 7.297 ns; Loc. = LCFF_X3_Y4_N25; Fanout = 2; REG Node = 'usbconnection:inst\|a_in\[7\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst3[7]~6 usbconnection:inst|a_in[7] } "NODE_NAME" } } { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.687 ns ( 23.12 % ) " "Info: Total cell delay = 1.687 ns ( 23.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.610 ns ( 76.88 % ) " "Info: Total interconnect delay = 5.610 ns ( 76.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "7.297 ns" { din[7] din~0 inst3[7]~6 usbconnection:inst|a_in[7] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "7.297 ns" { din[7] {} din~0 {} inst3[7]~6 {} usbconnection:inst|a_in[7] {} } { 0.000ns 0.000ns 5.610ns 0.000ns } { 0.000ns 0.955ns 0.624ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.749 ns" { clock clock~clkctrl usbconnection:inst|a_in[7] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.749 ns" { clock {} clock~combout {} clock~clkctrl {} usbconnection:inst|a_in[7] {} } { 0.000ns 0.000ns 0.143ns 0.830ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "7.297 ns" { din[7] din~0 inst3[7]~6 usbconnection:inst|a_in[7] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "7.297 ns" { din[7] {} din~0 {} inst3[7]~6 {} usbconnection:inst|a_in[7] {} } { 0.000ns 0.000ns 5.610ns 0.000ns } { 0.000ns 0.955ns 0.624ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "190 " "Info: Peak virtual memory: 190 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 10 18:58:08 2021 " "Info: Processing ended: Mon May 10 18:58:08 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
