

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-ffe0a1a00e984ecce9bf36e17ab94c4de0de8108_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         200 # DRAM latency (default 30)
-dram_write_latency                   600 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               b4be2a3e9656468d54ddb07bcde79b26  /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-q/build/nvm_default/mri-q
Extracting PTX file and ptxas options    1: mri-q.1.sm_70.ptx -arch=sm_70
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-q/build/nvm_default/mri-q
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-q/build/nvm_default/mri-q
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-q/build/nvm_default/mri-q
Running md5sum using "md5sum /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-q/build/nvm_default/mri-q "
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-q/build/nvm_default/mri-q
Extracting specific PTX file named mri-q.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z12ComputeQ_GPUiiPfS_S_S_S_ : hostFun 0x0x404633, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing mri-q.1.sm_70.ptx
GPGPU-Sim PTX: allocating global region for "ck" from 0x100 to 0x4100 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_log" from 0x4100 to 0x4004100 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_flag" from 0x4004100 to 0x4404100 (global memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z22ComputePhiMag_GPU_nvmaPfS_S_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z22ComputePhiMag_GPU_nvmbPfS_S_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z22ComputePhiMag_GPU_nvmuPfS_S_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z22ComputePhiMag_GPU_nvmoPfS_S_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17ComputeQ_GPU_nvmbiiPfS_S_S_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z11kernel_l2wbv'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z15kernel_l2wb_pctv'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17ComputePhiMag_GPUPfS_S_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z12ComputeQ_GPUiiPfS_S_S_S_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file mri-q.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from mri-q.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z12ComputeQ_GPUiiPfS_S_S_S_' : regs=28, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z17ComputePhiMag_GPUPfS_S_i' : regs=12, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z15kernel_l2wb_pctv' : regs=8, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Kernel '_Z11kernel_l2wbv' : regs=8, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Kernel '_Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_' : regs=28, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_' : regs=28, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_' : regs=28, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_' : regs=28, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_' : regs=32, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_' : regs=32, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_' : regs=32, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z17ComputeQ_GPU_nvmbiiPfS_S_S_S_' : regs=28, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z22ComputePhiMag_GPU_nvmoPfS_S_i' : regs=12, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z22ComputePhiMag_GPU_nvmuPfS_S_i' : regs=12, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z22ComputePhiMag_GPU_nvmbPfS_S_i' : regs=12, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z22ComputePhiMag_GPU_nvmaPfS_S_i' : regs=12, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: __cudaRegisterFunction _Z17ComputePhiMag_GPUPfS_S_i : hostFun 0x0x404450, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z15kernel_l2wb_pctv : hostFun 0x0x4042ff, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z11kernel_l2wbv : hostFun 0x0x404205, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_ : hostFun 0x0x4040d1, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_ : hostFun 0x0x403ed9, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_ : hostFun 0x0x403ce1, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_ : hostFun 0x0x403ae9, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_ : hostFun 0x0x4038f1, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_ : hostFun 0x0x4036f9, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_ : hostFun 0x0x403501, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17ComputeQ_GPU_nvmbiiPfS_S_S_S_ : hostFun 0x0x403309, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z22ComputePhiMag_GPU_nvmoPfS_S_i : hostFun 0x0x403126, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z22ComputePhiMag_GPU_nvmuPfS_S_i : hostFun 0x0x402fb0, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z22ComputePhiMag_GPU_nvmbPfS_S_i : hostFun 0x0x402e3a, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z22ComputePhiMag_GPU_nvmaPfS_S_i : hostFun 0x0x402cc4, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x60a240; deviceAddress = ck; deviceName = ck
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 16384 bytes
GPGPU-Sim PTX registering global ck hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x60e240; deviceAddress = NVM_log; deviceName = NVM_log
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x460e240; deviceAddress = NVM_flag; deviceName = NVM_flag
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global NVM_flag hostVar to name mapping
/home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-q/build/nvm_default/mri-q -i /home/pli11/Videos/parboil_benchmark/parboil/datasets/mri-q/small/input/32_32_32_dataset.bin -o /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-q/run/small/32_32_32_dataset.out o 
32768 pixels in output; 3072 samples in trajectory; using 3072 samples
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
event update
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc85be5978..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc85be5970..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc85be5968..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc85be5964..

GPGPU-Sim PTX: cudaLaunch for 0x0x403126 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z22ComputePhiMag_GPU_nvmoPfS_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z22ComputePhiMag_GPU_nvmoPfS_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z22ComputePhiMag_GPU_nvmoPfS_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z22ComputePhiMag_GPU_nvmoPfS_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z22ComputePhiMag_GPU_nvmoPfS_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z22ComputePhiMag_GPU_nvmoPfS_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z22ComputePhiMag_GPU_nvmoPfS_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2b0 (mri-q.1.sm_70.ptx:186) @%p1 bra BB3_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (mri-q.1.sm_70.ptx:210) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z22ComputePhiMag_GPU_nvmoPfS_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z22ComputePhiMag_GPU_nvmoPfS_S_i'.
GPGPU-Sim PTX: pushing kernel '_Z22ComputePhiMag_GPU_nvmoPfS_S_i' to stream 0, gridDim= (6,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z22ComputePhiMag_GPU_nvmoPfS_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22ComputePhiMag_GPU_nvmoPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22ComputePhiMag_GPU_nvmoPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22ComputePhiMag_GPU_nvmoPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z22ComputePhiMag_GPU_nvmoPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22ComputePhiMag_GPU_nvmoPfS_S_i'
Destroy streams for kernel 1: size 0
kernel_name = _Z22ComputePhiMag_GPU_nvmoPfS_S_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 5696
gpu_sim_insn = 79872
gpu_ipc =      14.0225
gpu_tot_sim_cycle = 5696
gpu_tot_sim_insn = 79872
gpu_tot_ipc =      14.0225
gpu_tot_issued_cta = 6
gpu_occupancy = 22.7688% 
gpu_tot_occupancy = 22.7688% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2697
partiton_level_parallism_total  =       0.2697
partiton_level_parallism_util =       6.5085
partiton_level_parallism_util_total  =       6.5085
L2_BW  =       9.7683 GB/Sec
L2_BW_total  =       9.7683 GB/Sec
gpu_total_sim_rate=15974
############## bottleneck_stats #############
cycles: core 5696, icnt 5696, l2 5696, dram 4277
gpu_ipc	14.022
gpu_tot_issued_cta = 6, average cycles = 949
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 0 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 0 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.001	6
L1D data util	0.010	6	0.135	0
L1D tag util	0.003	6	0.034	0
L2 data util	0.002	64	0.004	6
L2 tag util	0.004	64	0.006	0
n_l2_access	 1536
icnt s2m util	0.000	0	0.000	0	flits per packet: -nan
icnt m2s util	0.000	0	0.000	0	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.000	0	0.000	0

latency_l2_hit:	161502, num_l2_reqs:	864
L2 hit latency:	186
latency_dram:	120972, num_dram_reqs:	672
DRAM latency:	180

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.375
smem size	0.000
thread slot	1.000
TB slot    	0.125
L1I tag util	0.003	6	0.039	0

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.002	6	0.025	0
sp pipe util	0.000	6	0.001	0
sfu pipe util	0.000	0	0.000	0
ldst mem cycle	0.001	6	0.011	0

smem port	0.000	0

n_reg_bank	16
reg port	0.009	16	0.012	1
L1D tag util	0.003	6	0.034	0
L1D fill util	0.002	6	0.022	0
n_l1d_mshr	4096
L1D mshr util	0.000	6
n_l1d_missq	16
L1D missq util	0.000	6
L1D hit rate	0.000
L1D miss rate	1.000
L1D rsfail rate	0.000
L2 tag util	0.004	64	0.006	0
L2 fill util	0.000	0	0.000	0
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.000	0	0.000	0
L2 missq util	0.000	24	0.000	6
L2 hit rate	0.562
L2 miss rate	0.438
L2 rsfail rate	0.000

dram activity	0.000	0	0.000	6

load trans eff	1.000
load trans sz	32.000
load_useful_bytes 24576, load_transaction_bytes 24576, icnt_m2s_bytes 0
n_gmem_load_insns 192, n_gmem_load_accesses 768
n_smem_access_insn 0, n_smem_accesses 0

tmp_counter/12	0.004

run 0.048, fetch 0.012, sync 0.338, control 0.000, data 0.561, struct 0.040
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1152
	L1D_total_cache_misses = 1152
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.184
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 768
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 768
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 384

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
27, 27, 27, 27, 27, 27, 27, 27, 27, 27, 27, 27, 27, 27, 27, 27, 
gpgpu_n_tot_thrd_icount = 82944
gpgpu_n_tot_w_icount = 2592
gpgpu_n_stall_shd_mem = 1152
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 768
gpgpu_n_mem_write_global = 768
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 6144
gpgpu_n_store_insn = 6144
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 12288
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 864
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 288
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1740	W0_Idle:5340	W0_Scoreboard:7008	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2592
single_issue_nums: WS0:648	WS1:648	WS2:648	WS3:648	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6144 {8:768,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 18432 {8:384,40:384,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 30720 {40:768,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 6144 {8:768,}
maxmflatency = 200 
max_icnt2mem_latency = 26 
maxmrqlatency = 0 
max_icnt2sh_latency = 15 
averagemflatency = 187 
avg_icnt2mem_latency = 35 
avg_icnt2sh_latency = 6 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1536 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	348 	36 	0 	1152 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1194 	252 	90 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        192       192         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        191       191         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        190       190         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        200       200         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        190       190         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        194       194         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        196       196         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        192       192         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        191       191         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        190       190         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        200       200         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        190       190         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        194       194         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        196       196         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        187       192         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        187       191         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        187       190         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        187       200         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        187       190         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        187       194         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        187       196         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        187       192         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        187       191         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        187       190         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        187       200         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        187       190         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        187       194         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        187       196         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4277 n_nop=4277 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4277i bk1: 0a 4277i bk2: 0a 4277i bk3: 0a 4277i bk4: 0a 4277i bk5: 0a 4277i bk6: 0a 4277i bk7: 0a 4277i bk8: 0a 4277i bk9: 0a 4277i bk10: 0a 4277i bk11: 0a 4277i bk12: 0a 4277i bk13: 0a 4277i bk14: 0a 4277i bk15: 0a 4277i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4277 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4277 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4277 
n_nop = 4277 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4277 n_nop=4277 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4277i bk1: 0a 4277i bk2: 0a 4277i bk3: 0a 4277i bk4: 0a 4277i bk5: 0a 4277i bk6: 0a 4277i bk7: 0a 4277i bk8: 0a 4277i bk9: 0a 4277i bk10: 0a 4277i bk11: 0a 4277i bk12: 0a 4277i bk13: 0a 4277i bk14: 0a 4277i bk15: 0a 4277i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4277 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4277 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4277 
n_nop = 4277 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4277 n_nop=4277 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4277i bk1: 0a 4277i bk2: 0a 4277i bk3: 0a 4277i bk4: 0a 4277i bk5: 0a 4277i bk6: 0a 4277i bk7: 0a 4277i bk8: 0a 4277i bk9: 0a 4277i bk10: 0a 4277i bk11: 0a 4277i bk12: 0a 4277i bk13: 0a 4277i bk14: 0a 4277i bk15: 0a 4277i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4277 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4277 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4277 
n_nop = 4277 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 8): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4277 n_nop=4277 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4277i bk1: 0a 4277i bk2: 0a 4277i bk3: 0a 4277i bk4: 0a 4277i bk5: 0a 4277i bk6: 0a 4277i bk7: 0a 4277i bk8: 0a 4277i bk9: 0a 4277i bk10: 0a 4277i bk11: 0a 4277i bk12: 0a 4277i bk13: 0a 4277i bk14: 0a 4277i bk15: 0a 4277i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4277 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4277 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4277 
n_nop = 4277 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4277 n_nop=4277 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4277i bk1: 0a 4277i bk2: 0a 4277i bk3: 0a 4277i bk4: 0a 4277i bk5: 0a 4277i bk6: 0a 4277i bk7: 0a 4277i bk8: 0a 4277i bk9: 0a 4277i bk10: 0a 4277i bk11: 0a 4277i bk12: 0a 4277i bk13: 0a 4277i bk14: 0a 4277i bk15: 0a 4277i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4277 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4277 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4277 
n_nop = 4277 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 8): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4277 n_nop=4277 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4277i bk1: 0a 4277i bk2: 0a 4277i bk3: 0a 4277i bk4: 0a 4277i bk5: 0a 4277i bk6: 0a 4277i bk7: 0a 4277i bk8: 0a 4277i bk9: 0a 4277i bk10: 0a 4277i bk11: 0a 4277i bk12: 0a 4277i bk13: 0a 4277i bk14: 0a 4277i bk15: 0a 4277i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4277 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4277 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4277 
n_nop = 4277 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 8): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4277 n_nop=4277 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4277i bk1: 0a 4277i bk2: 0a 4277i bk3: 0a 4277i bk4: 0a 4277i bk5: 0a 4277i bk6: 0a 4277i bk7: 0a 4277i bk8: 0a 4277i bk9: 0a 4277i bk10: 0a 4277i bk11: 0a 4277i bk12: 0a 4277i bk13: 0a 4277i bk14: 0a 4277i bk15: 0a 4277i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4277 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4277 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4277 
n_nop = 4277 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 8): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4277 n_nop=4277 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4277i bk1: 0a 4277i bk2: 0a 4277i bk3: 0a 4277i bk4: 0a 4277i bk5: 0a 4277i bk6: 0a 4277i bk7: 0a 4277i bk8: 0a 4277i bk9: 0a 4277i bk10: 0a 4277i bk11: 0a 4277i bk12: 0a 4277i bk13: 0a 4277i bk14: 0a 4277i bk15: 0a 4277i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4277 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4277 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4277 
n_nop = 4277 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4277 n_nop=4277 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4277i bk1: 0a 4277i bk2: 0a 4277i bk3: 0a 4277i bk4: 0a 4277i bk5: 0a 4277i bk6: 0a 4277i bk7: 0a 4277i bk8: 0a 4277i bk9: 0a 4277i bk10: 0a 4277i bk11: 0a 4277i bk12: 0a 4277i bk13: 0a 4277i bk14: 0a 4277i bk15: 0a 4277i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4277 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4277 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4277 
n_nop = 4277 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4277 n_nop=4277 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4277i bk1: 0a 4277i bk2: 0a 4277i bk3: 0a 4277i bk4: 0a 4277i bk5: 0a 4277i bk6: 0a 4277i bk7: 0a 4277i bk8: 0a 4277i bk9: 0a 4277i bk10: 0a 4277i bk11: 0a 4277i bk12: 0a 4277i bk13: 0a 4277i bk14: 0a 4277i bk15: 0a 4277i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4277 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4277 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4277 
n_nop = 4277 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4277 n_nop=4277 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4277i bk1: 0a 4277i bk2: 0a 4277i bk3: 0a 4277i bk4: 0a 4277i bk5: 0a 4277i bk6: 0a 4277i bk7: 0a 4277i bk8: 0a 4277i bk9: 0a 4277i bk10: 0a 4277i bk11: 0a 4277i bk12: 0a 4277i bk13: 0a 4277i bk14: 0a 4277i bk15: 0a 4277i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4277 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4277 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4277 
n_nop = 4277 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 8): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4277 n_nop=4277 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4277i bk1: 0a 4277i bk2: 0a 4277i bk3: 0a 4277i bk4: 0a 4277i bk5: 0a 4277i bk6: 0a 4277i bk7: 0a 4277i bk8: 0a 4277i bk9: 0a 4277i bk10: 0a 4277i bk11: 0a 4277i bk12: 0a 4277i bk13: 0a 4277i bk14: 0a 4277i bk15: 0a 4277i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4277 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4277 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4277 
n_nop = 4277 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4277 n_nop=4277 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4277i bk1: 0a 4277i bk2: 0a 4277i bk3: 0a 4277i bk4: 0a 4277i bk5: 0a 4277i bk6: 0a 4277i bk7: 0a 4277i bk8: 0a 4277i bk9: 0a 4277i bk10: 0a 4277i bk11: 0a 4277i bk12: 0a 4277i bk13: 0a 4277i bk14: 0a 4277i bk15: 0a 4277i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4277 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4277 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4277 
n_nop = 4277 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 8): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4277 n_nop=4277 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4277i bk1: 0a 4277i bk2: 0a 4277i bk3: 0a 4277i bk4: 0a 4277i bk5: 0a 4277i bk6: 0a 4277i bk7: 0a 4277i bk8: 0a 4277i bk9: 0a 4277i bk10: 0a 4277i bk11: 0a 4277i bk12: 0a 4277i bk13: 0a 4277i bk14: 0a 4277i bk15: 0a 4277i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4277 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4277 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4277 
n_nop = 4277 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 8): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4277 n_nop=4277 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4277i bk1: 0a 4277i bk2: 0a 4277i bk3: 0a 4277i bk4: 0a 4277i bk5: 0a 4277i bk6: 0a 4277i bk7: 0a 4277i bk8: 0a 4277i bk9: 0a 4277i bk10: 0a 4277i bk11: 0a 4277i bk12: 0a 4277i bk13: 0a 4277i bk14: 0a 4277i bk15: 0a 4277i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4277 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4277 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4277 
n_nop = 4277 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 8): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4277 n_nop=4277 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4277i bk1: 0a 4277i bk2: 0a 4277i bk3: 0a 4277i bk4: 0a 4277i bk5: 0a 4277i bk6: 0a 4277i bk7: 0a 4277i bk8: 0a 4277i bk9: 0a 4277i bk10: 0a 4277i bk11: 0a 4277i bk12: 0a 4277i bk13: 0a 4277i bk14: 0a 4277i bk15: 0a 4277i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4277 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4277 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4277 
n_nop = 4277 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4277 n_nop=4277 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4277i bk1: 0a 4277i bk2: 0a 4277i bk3: 0a 4277i bk4: 0a 4277i bk5: 0a 4277i bk6: 0a 4277i bk7: 0a 4277i bk8: 0a 4277i bk9: 0a 4277i bk10: 0a 4277i bk11: 0a 4277i bk12: 0a 4277i bk13: 0a 4277i bk14: 0a 4277i bk15: 0a 4277i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4277 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4277 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4277 
n_nop = 4277 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4277 n_nop=4277 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4277i bk1: 0a 4277i bk2: 0a 4277i bk3: 0a 4277i bk4: 0a 4277i bk5: 0a 4277i bk6: 0a 4277i bk7: 0a 4277i bk8: 0a 4277i bk9: 0a 4277i bk10: 0a 4277i bk11: 0a 4277i bk12: 0a 4277i bk13: 0a 4277i bk14: 0a 4277i bk15: 0a 4277i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4277 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4277 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4277 
n_nop = 4277 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4277 n_nop=4277 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4277i bk1: 0a 4277i bk2: 0a 4277i bk3: 0a 4277i bk4: 0a 4277i bk5: 0a 4277i bk6: 0a 4277i bk7: 0a 4277i bk8: 0a 4277i bk9: 0a 4277i bk10: 0a 4277i bk11: 0a 4277i bk12: 0a 4277i bk13: 0a 4277i bk14: 0a 4277i bk15: 0a 4277i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4277 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4277 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4277 
n_nop = 4277 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 4): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4277 n_nop=4277 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4277i bk1: 0a 4277i bk2: 0a 4277i bk3: 0a 4277i bk4: 0a 4277i bk5: 0a 4277i bk6: 0a 4277i bk7: 0a 4277i bk8: 0a 4277i bk9: 0a 4277i bk10: 0a 4277i bk11: 0a 4277i bk12: 0a 4277i bk13: 0a 4277i bk14: 0a 4277i bk15: 0a 4277i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4277 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4277 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4277 
n_nop = 4277 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4277 n_nop=4277 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4277i bk1: 0a 4277i bk2: 0a 4277i bk3: 0a 4277i bk4: 0a 4277i bk5: 0a 4277i bk6: 0a 4277i bk7: 0a 4277i bk8: 0a 4277i bk9: 0a 4277i bk10: 0a 4277i bk11: 0a 4277i bk12: 0a 4277i bk13: 0a 4277i bk14: 0a 4277i bk15: 0a 4277i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4277 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4277 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4277 
n_nop = 4277 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 4): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4277 n_nop=4277 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4277i bk1: 0a 4277i bk2: 0a 4277i bk3: 0a 4277i bk4: 0a 4277i bk5: 0a 4277i bk6: 0a 4277i bk7: 0a 4277i bk8: 0a 4277i bk9: 0a 4277i bk10: 0a 4277i bk11: 0a 4277i bk12: 0a 4277i bk13: 0a 4277i bk14: 0a 4277i bk15: 0a 4277i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4277 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4277 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4277 
n_nop = 4277 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 4): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4277 n_nop=4277 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4277i bk1: 0a 4277i bk2: 0a 4277i bk3: 0a 4277i bk4: 0a 4277i bk5: 0a 4277i bk6: 0a 4277i bk7: 0a 4277i bk8: 0a 4277i bk9: 0a 4277i bk10: 0a 4277i bk11: 0a 4277i bk12: 0a 4277i bk13: 0a 4277i bk14: 0a 4277i bk15: 0a 4277i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4277 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4277 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4277 
n_nop = 4277 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 4): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4277 n_nop=4277 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4277i bk1: 0a 4277i bk2: 0a 4277i bk3: 0a 4277i bk4: 0a 4277i bk5: 0a 4277i bk6: 0a 4277i bk7: 0a 4277i bk8: 0a 4277i bk9: 0a 4277i bk10: 0a 4277i bk11: 0a 4277i bk12: 0a 4277i bk13: 0a 4277i bk14: 0a 4277i bk15: 0a 4277i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4277 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4277 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4277 
n_nop = 4277 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4277 n_nop=4277 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4277i bk1: 0a 4277i bk2: 0a 4277i bk3: 0a 4277i bk4: 0a 4277i bk5: 0a 4277i bk6: 0a 4277i bk7: 0a 4277i bk8: 0a 4277i bk9: 0a 4277i bk10: 0a 4277i bk11: 0a 4277i bk12: 0a 4277i bk13: 0a 4277i bk14: 0a 4277i bk15: 0a 4277i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4277 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4277 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4277 
n_nop = 4277 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4277 n_nop=4277 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4277i bk1: 0a 4277i bk2: 0a 4277i bk3: 0a 4277i bk4: 0a 4277i bk5: 0a 4277i bk6: 0a 4277i bk7: 0a 4277i bk8: 0a 4277i bk9: 0a 4277i bk10: 0a 4277i bk11: 0a 4277i bk12: 0a 4277i bk13: 0a 4277i bk14: 0a 4277i bk15: 0a 4277i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4277 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4277 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4277 
n_nop = 4277 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4277 n_nop=4277 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4277i bk1: 0a 4277i bk2: 0a 4277i bk3: 0a 4277i bk4: 0a 4277i bk5: 0a 4277i bk6: 0a 4277i bk7: 0a 4277i bk8: 0a 4277i bk9: 0a 4277i bk10: 0a 4277i bk11: 0a 4277i bk12: 0a 4277i bk13: 0a 4277i bk14: 0a 4277i bk15: 0a 4277i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4277 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4277 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4277 
n_nop = 4277 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 4): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4277 n_nop=4277 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4277i bk1: 0a 4277i bk2: 0a 4277i bk3: 0a 4277i bk4: 0a 4277i bk5: 0a 4277i bk6: 0a 4277i bk7: 0a 4277i bk8: 0a 4277i bk9: 0a 4277i bk10: 0a 4277i bk11: 0a 4277i bk12: 0a 4277i bk13: 0a 4277i bk14: 0a 4277i bk15: 0a 4277i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4277 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4277 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4277 
n_nop = 4277 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4277 n_nop=4277 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4277i bk1: 0a 4277i bk2: 0a 4277i bk3: 0a 4277i bk4: 0a 4277i bk5: 0a 4277i bk6: 0a 4277i bk7: 0a 4277i bk8: 0a 4277i bk9: 0a 4277i bk10: 0a 4277i bk11: 0a 4277i bk12: 0a 4277i bk13: 0a 4277i bk14: 0a 4277i bk15: 0a 4277i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4277 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4277 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4277 
n_nop = 4277 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 4): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4277 n_nop=4277 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4277i bk1: 0a 4277i bk2: 0a 4277i bk3: 0a 4277i bk4: 0a 4277i bk5: 0a 4277i bk6: 0a 4277i bk7: 0a 4277i bk8: 0a 4277i bk9: 0a 4277i bk10: 0a 4277i bk11: 0a 4277i bk12: 0a 4277i bk13: 0a 4277i bk14: 0a 4277i bk15: 0a 4277i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4277 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4277 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4277 
n_nop = 4277 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 4): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4277 n_nop=4277 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4277i bk1: 0a 4277i bk2: 0a 4277i bk3: 0a 4277i bk4: 0a 4277i bk5: 0a 4277i bk6: 0a 4277i bk7: 0a 4277i bk8: 0a 4277i bk9: 0a 4277i bk10: 0a 4277i bk11: 0a 4277i bk12: 0a 4277i bk13: 0a 4277i bk14: 0a 4277i bk15: 0a 4277i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4277 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4277 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4277 
n_nop = 4277 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 4): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4277 n_nop=4277 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4277i bk1: 0a 4277i bk2: 0a 4277i bk3: 0a 4277i bk4: 0a 4277i bk5: 0a 4277i bk6: 0a 4277i bk7: 0a 4277i bk8: 0a 4277i bk9: 0a 4277i bk10: 0a 4277i bk11: 0a 4277i bk12: 0a 4277i bk13: 0a 4277i bk14: 0a 4277i bk15: 0a 4277i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4277 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4277 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4277 
n_nop = 4277 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 24, Miss = 16, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 24, Miss = 16, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 24, Miss = 16, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 32, Miss = 12, Miss_rate = 0.375, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 24, Miss = 12, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 24, Miss = 16, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 32, Miss = 12, Miss_rate = 0.375, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 24, Miss = 12, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 32, Miss = 12, Miss_rate = 0.375, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 24, Miss = 12, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 32, Miss = 12, Miss_rate = 0.375, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 24, Miss = 12, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 24, Miss = 16, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 24, Miss = 16, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 24, Miss = 16, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 32, Miss = 12, Miss_rate = 0.375, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 24, Miss = 12, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 24, Miss = 16, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 32, Miss = 12, Miss_rate = 0.375, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 24, Miss = 12, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 32, Miss = 12, Miss_rate = 0.375, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 24, Miss = 12, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 32, Miss = 12, Miss_rate = 0.375, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 24, Miss = 12, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 24, Miss = 16, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 24, Miss = 16, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 24, Miss = 16, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 24, Miss = 12, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 24, Miss = 16, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 24, Miss = 12, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 24, Miss = 12, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 24, Miss = 12, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 24, Miss = 16, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 24, Miss = 16, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 24, Miss = 16, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 24, Miss = 12, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 24, Miss = 16, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 24, Miss = 12, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 24, Miss = 12, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 24, Miss = 12, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1536
L2_total_cache_misses = 672
L2_total_cache_miss_rate = 0.4375
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 768
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 96
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 288
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 768
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 768
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1536
icnt_total_pkts_simt_to_mem=1536
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1536
Req_Network_cycles = 5696
Req_Network_injected_packets_per_cycle =       0.2697 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0000
Req_Bank_Level_Parallism =       6.5085
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0005
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0042

Reply_Network_injected_packets_num = 1536
Reply_Network_cycles = 5696
Reply_Network_injected_packets_per_cycle =        0.2697
Reply_Network_conflicts_per_cycle =        0.0632
Reply_Network_conflicts_per_cycle_util =       1.4062
Reply_Bank_Level_Parallism =       6.0000
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0045
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0034
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 5 sec (5 sec)
gpgpu_simulation_rate = 15974 (inst/sec)
gpgpu_simulation_rate = 1139 (cycle/sec)
gpgpu_silicon_slowdown = 993854x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

ComputePhiMag: 1 laps, 4507193.000000 us/lap, 751198.833333 us/cta

GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
event update
GPGPU-Sim API: cudaEventSynchronize ** waiting for event
GPGPU-Sim API: cudaEventSynchronize ** event detected
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
event update
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc85be592c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc85be5928..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc85be5920..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc85be5918..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc85be5910..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc85be5908..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc85be59c0..

GPGPU-Sim PTX: cudaLaunch for 0x0x403ae9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_'...
GPGPU-Sim PTX: reconvergence points for _Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1518 (mri-q.1.sm_70.ptx:1032) @!%p1 bra BB8_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1598 (mri-q.1.sm_70.ptx:1052) setp.ge.s32%p2, %r19, %r9;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1520 (mri-q.1.sm_70.ptx:1033) bra.uni BB8_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1528 (mri-q.1.sm_70.ptx:1036) ld.global.f32 %f16, [ck];
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x15a0 (mri-q.1.sm_70.ptx:1053) @%p2 bra BB8_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16b0 (mri-q.1.sm_70.ptx:1091) st.global.f32 [%rd1], %f53;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x16a8 (mri-q.1.sm_70.ptx:1088) @%p5 bra BB8_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16b0 (mri-q.1.sm_70.ptx:1091) st.global.f32 [%rd1], %f53;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_'.
GPGPU-Sim PTX: pushing kernel '_Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_' to stream 0, gridDim= (128,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 32 bind to kernel 2 '_Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 34 bind to kernel 2 '_Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 35 bind to kernel 2 '_Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 36 bind to kernel 2 '_Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 37 bind to kernel 2 '_Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 38 bind to kernel 2 '_Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 39 bind to kernel 2 '_Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 40 bind to kernel 2 '_Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 41 bind to kernel 2 '_Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 42 bind to kernel 2 '_Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 43 bind to kernel 2 '_Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 44 bind to kernel 2 '_Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 45 bind to kernel 2 '_Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 46 bind to kernel 2 '_Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 47 bind to kernel 2 '_Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 48 bind to kernel 2 '_Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 49 bind to kernel 2 '_Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 50 bind to kernel 2 '_Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 51 bind to kernel 2 '_Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 52 bind to kernel 2 '_Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 53 bind to kernel 2 '_Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 54 bind to kernel 2 '_Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 55 bind to kernel 2 '_Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 56 bind to kernel 2 '_Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 57 bind to kernel 2 '_Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 58 bind to kernel 2 '_Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 59 bind to kernel 2 '_Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 60 bind to kernel 2 '_Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 61 bind to kernel 2 '_Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 62 bind to kernel 2 '_Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 63 bind to kernel 2 '_Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 64 bind to kernel 2 '_Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 65 bind to kernel 2 '_Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 66 bind to kernel 2 '_Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 67 bind to kernel 2 '_Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 68 bind to kernel 2 '_Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 69 bind to kernel 2 '_Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 70 bind to kernel 2 '_Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 71 bind to kernel 2 '_Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 72 bind to kernel 2 '_Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 73 bind to kernel 2 '_Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 74 bind to kernel 2 '_Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 75 bind to kernel 2 '_Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 76 bind to kernel 2 '_Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 77 bind to kernel 2 '_Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 78 bind to kernel 2 '_Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 79 bind to kernel 2 '_Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_'
Destroy streams for kernel 2: size 0
kernel_name = _Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 524174
gpu_sim_insn = 554991616
gpu_ipc =    1058.7927
gpu_tot_sim_cycle = 529870
gpu_tot_sim_insn = 555071488
gpu_tot_ipc =    1047.5616
gpu_tot_issued_cta = 134
gpu_occupancy = 19.9980% 
gpu_tot_occupancy = 19.9983% 
max_total_param_size = 0
gpu_stall_dramfull = 86188
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1485
partiton_level_parallism_total  =       0.1498
partiton_level_parallism_util =       1.8386
partiton_level_parallism_util_total  =       1.8644
L2_BW  =       5.3782 GB/Sec
L2_BW_total  =       5.4254 GB/Sec
gpu_total_sim_rate=173622
############## bottleneck_stats #############
cycles: core 524174, icnt 524174, l2 524174, dram 393593
gpu_ipc	1058.793
gpu_tot_issued_cta = 134, average cycles = 3912
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 8704 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 96 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.103	80
L1D data util	0.081	80	0.101	6
L1D tag util	0.101	80	0.126	6
L2 data util	0.003	64	0.003	0
L2 tag util	0.006	64	0.006	6
n_l2_access	 190469
icnt s2m util	0.000	0	0.000	6	flits per packet: -nan
icnt m2s util	0.000	0	0.000	6	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.001	32	0.001	3

latency_l1_hit:	63828446, num_l1_reqs:	3149824
L1 hit latency:	20
latency_l2_hit:	22492880, num_l2_reqs:	63488
L2 hit latency:	354
latency_dram:	7297547, num_dram_reqs:	10240
DRAM latency:	712

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.875
smem size	0.000
thread slot	1.000
TB slot    	0.250
L1I tag util	0.213	80	0.266	6

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.100	80	0.126	6
sp pipe util	0.025	80	0.031	6
sfu pipe util	0.100	80	0.125	6
ldst mem cycle	0.000	80	0.000	6

smem port	0.000	0

n_reg_bank	16
reg port	0.038	16	0.053	3
L1D tag util	0.101	80	0.126	6
L1D fill util	0.001	80	0.002	6
n_l1d_mshr	4096
L1D mshr util	0.000	80
n_l1d_missq	16
L1D missq util	0.000	80
L1D hit rate	0.746
L1D miss rate	0.254
L1D rsfail rate	0.000
L2 tag util	0.006	64	0.006	6
L2 fill util	0.000	64	0.000	0
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.000	64	0.000	2
L2 missq util	0.000	64	0.000	3
L2 hit rate	0.355
L2 miss rate	0.054
L2 rsfail rate	0.591

dram activity	0.001	32	0.001	3

load trans eff	0.129
load trans sz	32.000
load_useful_bytes 17432576, load_transaction_bytes 134873088, icnt_m2s_bytes 0
n_gmem_load_insns 4199424, n_gmem_load_accesses 4214784
n_smem_access_insn 0, n_smem_accesses 0

tmp_counter/12	0.006

run 0.034, fetch 0.000, sync 0.001, control 0.001, data 0.964, struct 0.000
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 33184, Miss = 8576, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 33184, Miss = 8576, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 33184, Miss = 8576, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 33184, Miss = 8576, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 33184, Miss = 8576, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 33184, Miss = 8576, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 65984, Miss = 16768, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 65984, Miss = 16768, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 65984, Miss = 16768, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 65984, Miss = 16768, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 65984, Miss = 16768, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 65984, Miss = 16768, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 65984, Miss = 16768, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 65984, Miss = 16768, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 65984, Miss = 16768, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 65984, Miss = 16768, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 65984, Miss = 16768, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 65984, Miss = 16768, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 65984, Miss = 16768, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 65984, Miss = 16768, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 65984, Miss = 16768, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 65984, Miss = 16768, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 65984, Miss = 16768, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 65984, Miss = 16768, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 65984, Miss = 16768, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 65984, Miss = 16768, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 65984, Miss = 16768, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 65984, Miss = 16768, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 65984, Miss = 16768, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 65984, Miss = 16768, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 65984, Miss = 16768, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 65984, Miss = 16768, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 65984, Miss = 16768, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 65984, Miss = 16768, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 65984, Miss = 16768, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 65984, Miss = 16768, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 65984, Miss = 16768, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 65984, Miss = 16768, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 65984, Miss = 16768, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 65984, Miss = 16768, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 65984, Miss = 16768, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 65984, Miss = 16768, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 65984, Miss = 16768, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 65984, Miss = 16768, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 65984, Miss = 16768, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 65984, Miss = 16768, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 65984, Miss = 16768, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 65984, Miss = 16768, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 65984, Miss = 16768, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 65984, Miss = 16768, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 65984, Miss = 16768, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 65984, Miss = 16768, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 65984, Miss = 16768, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 65984, Miss = 16768, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 32992, Miss = 8384, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 32992, Miss = 8384, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 32992, Miss = 8384, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 32992, Miss = 8384, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 32992, Miss = 8384, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 32992, Miss = 8384, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 32992, Miss = 8384, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 32992, Miss = 8384, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 32992, Miss = 8384, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 32992, Miss = 8384, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 32992, Miss = 8384, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 32992, Miss = 8384, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 32992, Miss = 8384, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 32992, Miss = 8384, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 32992, Miss = 8384, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 32992, Miss = 8384, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 32992, Miss = 8384, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 32992, Miss = 8384, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 32992, Miss = 8384, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 32992, Miss = 8384, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 32992, Miss = 8384, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 32992, Miss = 8384, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 32992, Miss = 8384, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 32992, Miss = 8384, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 32992, Miss = 8384, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 32992, Miss = 8384, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 4224128
	L1D_total_cache_misses = 1074304
	L1D_total_cache_miss_rate = 0.2543
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.076
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3145728
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 31488
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1038336
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4096
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4480
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4215552
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 8576

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
16966, 16966, 16966, 16966, 16966, 16966, 16966, 16966, 27, 27, 27, 27, 27, 27, 27, 27, 
gpgpu_n_tot_thrd_icount = 555140096
gpgpu_n_tot_w_icount = 17348128
gpgpu_n_stall_shd_mem = 28800
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 62208
gpgpu_n_mem_write_global = 17152
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 134387712
gpgpu_n_store_insn = 137216
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 241664
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 22368
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6432
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:78273	W0_Idle:147860	W0_Scoreboard:148543727	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:17348128
single_issue_nums: WS0:4337032	WS1:4337032	WS2:4337032	WS3:4337032	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 497664 {8:62208,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 411648 {8:8576,40:8576,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2488320 {40:62208,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 137216 {8:17152,}
maxmflatency = 1039 
max_icnt2mem_latency = 579 
maxmrqlatency = 87 
max_icnt2sh_latency = 36 
averagemflatency = 400 
avg_icnt2mem_latency = 91 
avg_mrq_latency = 8 
avg_icnt2sh_latency = 2 
mrq_lat_table:2670 	1434 	1288 	1530 	1688 	173 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	21557 	49015 	8767 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1283 	1272 	1616 	47424 	7826 	5521 	4675 	8121 	1622 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	75217 	3199 	779 	158 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	590 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:     21376    280387         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:     37554    296566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:     45642    304653         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:     53730    312744         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:     86161    345172         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:    102339    361351         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:    110427    369441         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:    118515    377529         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0    409961         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0    426139         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0    434227         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0    442315         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0    474746         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0    490924         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0    499012         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0    507100         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf       inf      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[1]:       inf       inf      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[2]:       inf       inf      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[3]:  6.000000  6.000000      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[5]:  6.000000  6.000000      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[6]:  6.000000  6.000000      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[7]:  6.000000  6.000000      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[8]:       inf       inf      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[9]:       inf       inf      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[10]:       inf       inf      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[11]:  6.000000  6.000000      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[12]:       inf       inf      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[13]:  6.000000  6.000000      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[14]:  6.000000  6.000000      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[15]:  6.000000  6.000000      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[16]:       inf       inf      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[17]:       inf       inf      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[18]:       inf       inf      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[19]:       inf  6.000000      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[20]:       inf       inf      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[21]:       inf  6.000000      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[22]:       inf  6.000000      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[23]:       inf  6.000000      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[24]:       inf       inf      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[25]:       inf       inf      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[26]:       inf       inf      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[27]:       inf  6.000000      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[28]:       inf       inf      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[29]:       inf  6.000000      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[30]:       inf  6.000000      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[31]:       inf  6.000000      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
average row locality = 8800/48 = 183.333328
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[1]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[2]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[3]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[4]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[5]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[6]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[7]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[8]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[9]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[10]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[11]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[12]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[13]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[14]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[15]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[16]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
dram[17]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
dram[18]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
dram[19]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
dram[20]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
dram[21]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
dram[22]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
dram[23]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
dram[24]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
dram[25]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
dram[26]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
dram[27]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
dram[28]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
dram[29]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
dram[30]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
dram[31]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
total dram reads = 8704
min_bank_accesses = 0!
chip skew: 272/272 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        10        10         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        10        10         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         7         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        10        10         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        10        10         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         7         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0        10         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0        10         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0        10         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0        10         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 186
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      34317     34419    none      none      none      none        1336      1242      1139      1182      1269      1325    none      none      none      none  
dram[1]:      34299     34394    none      none      none      none        1444      1258      1232      1198      1350      1363    none      none      none      none  
dram[2]:      34385     34519    none      none      none      none        1460      1342      1208      1233      1323      1345    none      none      none      none  
dram[3]:      15370     15422    none      none      none      none        1427      1328      1191      1242      1373      1350    none      none      none      none  
dram[4]:      34306     34428    none      none      none      none        1330      1235      1144      1149      1276      1246    none      none      none      none  
dram[5]:      15315     15346    none      none      none      none        1345      1260      1164      1167      1309      1288    none      none      none      none  
dram[6]:      18431     18502    none      none      none      none        1466      1332      1215      1204      1320      1291    none      none      none      none  
dram[7]:      23048     23138    none      none      none      none        1430      1319      1197      1202      1364      1332    none      none      none      none  
dram[8]:      34325     34423    none      none      none      none        1337      1250      1179      1153      1279      1264    none      none      none      none  
dram[9]:      34305     34389    none      none      none      none        1364      1263      1203      1175      1308      1295    none      none      none      none  
dram[10]:      34393     34531    none      none      none      none        1483      1354      1259      1209      1319      1304    none      none      none      none  
dram[11]:      15374     15420    none      none      none      none        1463      1337      1240      1202      1370      1345    none      none      none      none  
dram[12]:      34312     34436    none      none      none      none        1328      1251      1141      1181      1268      1279    none      none      none      none  
dram[13]:      15315     15348    none      none      none      none        1349      1272      1158      1205      1293      1311    none      none      none      none  
dram[14]:      18438     18497    none      none      none      none        1456      1360      1206      1232      1315      1327    none      none      none      none  
dram[15]:      23045     23141    none      none      none      none        1421      1356      1191      1231      1362      1364    none      none      none      none  
dram[16]:      34262     34417    none      none      none      none        1269      1270      1175      1182      1257      1265    none      none      none      none  
dram[17]:      34200     34387    none      none      none      none        1286      1281      1191      1202      1287      1302    none      none      none      none  
dram[18]:      34362     34532    none      none      none      none        1380      1383      1228      1242      1303      1310    none      none      none      none  
dram[19]:      34370     15417    none      none      none      none        1370      1362      1225      1239      1339      1353    none      none      none      none  
dram[20]:      34249     34442    none      none      none      none        1260      1275      1197      1172      1257      1273    none      none      none      none  
dram[21]:      34227     15351    none      none      none      none        1303      1288      1205      1189      1292      1308    none      none      none      none  
dram[22]:      34349     18511    none      none      none      none        1381      1384      1237      1227      1304      1312    none      none      none      none  
dram[23]:      34361     23126    none      none      none      none        1388      1375      1234      1213      1336      1354    none      none      none      none  
dram[24]:      34261     34414    none      none      none      none        1272      1249      1173      1163      1260      1288    none      none      none      none  
dram[25]:      34214     34399    none      none      none      none        1298      1280      1185      1185      1279      1321    none      none      none      none  
dram[26]:      34383     34549    none      none      none      none        1386      1372      1220      1228      1298      1340    none      none      none      none  
dram[27]:      34342     15433    none      none      none      none        1387      1347      1220      1216      1330      1367    none      none      none      none  
dram[28]:      34246     34403    none      none      none      none        1277      1242      1169      1149      1282      1280    none      none      none      none  
dram[29]:      34219     15361    none      none      none      none        1274      1264      1165      1176      1300      1319    none      none      none      none  
dram[30]:      34366     18514    none      none      none      none        1348      1351      1203      1221      1306      1344    none      none      none      none  
dram[31]:      34370     23134    none      none      none      none        1346      1340      1198      1210      1354      1365    none      none      none      none  
maximum mf latency per bank:
dram[0]:        428       428       385       416       475       543       789       878       916       920       964       929         0         0         0         0
dram[1]:        750       429       564       398       578       495       903       885       970       922      1012       936         0         0         0         0
dram[2]:        428       427       403       478       500       642       889       940       981       954       993       979         0         0         0         0
dram[3]:        445       444       397       493       521       651       820       930       974       974      1039       987         0         0         0         0
dram[4]:        427       429       379       416       471       543       784       878       912       919       957       930         0         0         0         0
dram[5]:        444       443       353       398       480       495       816       876       914       914       958       938         0         0         0         0
dram[6]:        445       444       397       481       494       641       885       933       978       948       985       970         0         0         0         0
dram[7]:        443       445       391       494       514       650       815       930       966       975      1030       994         0         0         0         0
dram[8]:        428       428       379       416       471       543       784       878       912       919       957       930         0         0         0         0
dram[9]:        429       429       353       398       480       495       816       876       914       914       958       938         0         0         0         0
dram[10]:        428       427       397       481       494       641       885       933       978       948       985       970         0         0         0         0
dram[11]:        445       444       391       494       514       650       815       930       966       975      1030       996         0         0         0         0
dram[12]:        427       429       379       416       471       543       784       878       912       919       957       930         0         0         0         0
dram[13]:        444       444       353       398       480       495       816       876       914       914       958       938         0         0         0         0
dram[14]:        445       445       397       481       494       641       885       933       978       948       985       970         0         0         0         0
dram[15]:        443       445       391       494       514       650       815       930       966       975      1030       996         0         0         0         0
dram[16]:        429       428       416       416       543       543       890       892       925       926       938       939         0         0         0         0
dram[17]:        427       429       398       398       496       497       889       890       927       929       937       949         0         0         0         0
dram[18]:        428       427       478       475       642       641       948       949       961       976       972       979         0         0         0         0
dram[19]:        429       445       493       494       650       650       942       944       987       991      1000      1010         0         0         0         0
dram[20]:        428       429       416       416       543       543       890       892       925       926       938       939         0         0         0         0
dram[21]:        429       444       398       398       496       497       889       890       927       929       937       949         0         0         0         0
dram[22]:        427       445       478       475       642       641       948       949       961       976       972       979         0         0         0         0
dram[23]:        428       443       493       494       650       650       942       944       987       991      1000      1010         0         0         0         0
dram[24]:        429       428       416       432       543       559       878       897       919       940       931       955         0         0         0         0
dram[25]:        428       429       398       416       496       505       874       901       914       929       936       958         0         0         0         0
dram[26]:        429       428       481       492       642       657       933       964       941       982       956      1005         0         0         0         0
dram[27]:        427       445       493       511       650       666       930       956       975       991       995      1023         0         0         0         0
dram[28]:        428       427       416       432       543       559       878       897       919       940       931       955         0         0         0         0
dram[29]:        429       444       398       416       496       505       874       901       914       929       936       958         0         0         0         0
dram[30]:        428       445       481       492       642       657       933       964       941       982       956      1005         0         0         0         0
dram[31]:        429       443       493       511       650       666       930       956       975       992       988      1026         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 108): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=397870 n_nop=397592 n_act=8 n_pre=0 n_ref_event=0 n_req=272 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006836
n_activity=709 dram_eff=0.3836
bk0: 8a 397858i bk1: 8a 397858i bk2: 0a 397870i bk3: 0a 397870i bk4: 0a 397870i bk5: 0a 397870i bk6: 40a 397829i bk7: 48a 397815i bk8: 64a 397804i bk9: 64a 397808i bk10: 24a 397836i bk11: 16a 397842i bk12: 0a 397870i bk13: 0a 397870i bk14: 0a 397870i bk15: 0a 397870i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.409201
Bank_Level_Parallism_Col = 1.410319
Bank_Level_Parallism_Ready = 1.143382
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.410319 

BW Util details:
bwutil = 0.000684 
total_CMD = 397870 
util_bw = 272 
Wasted_Col = 141 
Wasted_Row = 0 
Idle = 397457 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 85 
rwq = 0 
CCDLc_limit_alone = 85 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 397870 
n_nop = 397592 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 272 
total_req = 272 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 272 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000684 
Either_Row_CoL_Bus_Util = 0.000699 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.007194 
queue_avg = 0.002757 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00275718
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 112): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=397870 n_nop=397595 n_act=8 n_pre=0 n_ref_event=0 n_req=272 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006836
n_activity=658 dram_eff=0.4134
bk0: 8a 397858i bk1: 8a 397858i bk2: 0a 397870i bk3: 0a 397870i bk4: 0a 397870i bk5: 0a 397870i bk6: 40a 397829i bk7: 48a 397816i bk8: 64a 397805i bk9: 64a 397791i bk10: 24a 397835i bk11: 16a 397842i bk12: 0a 397870i bk13: 0a 397870i bk14: 0a 397870i bk15: 0a 397870i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.462103
Bank_Level_Parallism_Col = 1.453202
Bank_Level_Parallism_Ready = 1.139706
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.453202 

BW Util details:
bwutil = 0.000684 
total_CMD = 397870 
util_bw = 272 
Wasted_Col = 137 
Wasted_Row = 0 
Idle = 397461 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 96 
rwq = 0 
CCDLc_limit_alone = 96 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 397870 
n_nop = 397595 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 272 
total_req = 272 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 272 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000684 
Either_Row_CoL_Bus_Util = 0.000691 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.018182 
queue_avg = 0.004104 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.00410436
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 80): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=397870 n_nop=397592 n_act=8 n_pre=0 n_ref_event=0 n_req=272 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006836
n_activity=674 dram_eff=0.4036
bk0: 8a 397858i bk1: 8a 397858i bk2: 0a 397870i bk3: 0a 397870i bk4: 0a 397870i bk5: 0a 397870i bk6: 40a 397824i bk7: 48a 397822i bk8: 64a 397813i bk9: 64a 397787i bk10: 24a 397810i bk11: 16a 397804i bk12: 0a 397870i bk13: 0a 397870i bk14: 0a 397870i bk15: 0a 397870i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.726316
Bank_Level_Parallism_Col = 1.732620
Bank_Level_Parallism_Ready = 1.408088
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.729946 

BW Util details:
bwutil = 0.000684 
total_CMD = 397870 
util_bw = 272 
Wasted_Col = 108 
Wasted_Row = 0 
Idle = 397490 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 63 
rwq = 0 
CCDLc_limit_alone = 63 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 397870 
n_nop = 397592 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 272 
total_req = 272 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 272 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000684 
Either_Row_CoL_Bus_Util = 0.000699 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.007194 
queue_avg = 0.003262 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00326237
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 96): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=397870 n_nop=397569 n_act=10 n_pre=2 n_ref_event=0 n_req=280 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=20 bw_util=0.0007339
n_activity=789 dram_eff=0.3701
bk0: 8a 397822i bk1: 8a 397820i bk2: 0a 397870i bk3: 0a 397870i bk4: 0a 397870i bk5: 0a 397870i bk6: 40a 397831i bk7: 48a 397820i bk8: 64a 397807i bk9: 64a 397795i bk10: 24a 397835i bk11: 16a 397844i bk12: 0a 397870i bk13: 0a 397870i bk14: 0a 397870i bk15: 0a 397870i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985714
Row_Buffer_Locality_read = 0.992647
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.326693
Bank_Level_Parallism_Col = 1.334746
Bank_Level_Parallism_Ready = 1.095890
write_to_read_ratio_blp_rw_average = 0.063559
GrpLevelPara = 1.328390 

BW Util details:
bwutil = 0.000734 
total_CMD = 397870 
util_bw = 292 
Wasted_Col = 186 
Wasted_Row = 24 
Idle = 397368 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 16 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 117 
rwq = 0 
CCDLc_limit_alone = 117 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 397870 
n_nop = 397569 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 20 
n_act = 10 
n_pre = 2 
n_ref = 0 
n_req = 280 
total_req = 292 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 292 
Row_Bus_Util =  0.000030 
CoL_Bus_Util = 0.000734 
Either_Row_CoL_Bus_Util = 0.000757 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.009967 
queue_avg = 0.004102 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00410184
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 108): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=397870 n_nop=397592 n_act=8 n_pre=0 n_ref_event=0 n_req=272 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006836
n_activity=698 dram_eff=0.3897
bk0: 8a 397858i bk1: 8a 397858i bk2: 0a 397870i bk3: 0a 397870i bk4: 0a 397870i bk5: 0a 397870i bk6: 40a 397828i bk7: 48a 397818i bk8: 64a 397807i bk9: 64a 397805i bk10: 24a 397839i bk11: 16a 397832i bk12: 0a 397870i bk13: 0a 397870i bk14: 0a 397870i bk15: 0a 397870i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.460199
Bank_Level_Parallism_Col = 1.462121
Bank_Level_Parallism_Ready = 1.158088
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.462121 

BW Util details:
bwutil = 0.000684 
total_CMD = 397870 
util_bw = 272 
Wasted_Col = 130 
Wasted_Row = 0 
Idle = 397468 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 72 
rwq = 0 
CCDLc_limit_alone = 72 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 397870 
n_nop = 397592 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 272 
total_req = 272 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 272 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000684 
Either_Row_CoL_Bus_Util = 0.000699 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.007194 
queue_avg = 0.003391 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00339055
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 100): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=397870 n_nop=397570 n_act=10 n_pre=2 n_ref_event=0 n_req=280 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=20 bw_util=0.0007339
n_activity=713 dram_eff=0.4095
bk0: 8a 397822i bk1: 8a 397821i bk2: 0a 397870i bk3: 0a 397870i bk4: 0a 397870i bk5: 0a 397870i bk6: 40a 397836i bk7: 48a 397830i bk8: 64a 397808i bk9: 64a 397790i bk10: 24a 397838i bk11: 16a 397834i bk12: 0a 397870i bk13: 0a 397870i bk14: 0a 397870i bk15: 0a 397870i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985714
Row_Buffer_Locality_read = 0.992647
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.488739
Bank_Level_Parallism_Col = 1.508434
Bank_Level_Parallism_Ready = 1.133562
write_to_read_ratio_blp_rw_average = 0.072289
GrpLevelPara = 1.508434 

BW Util details:
bwutil = 0.000734 
total_CMD = 397870 
util_bw = 292 
Wasted_Col = 128 
Wasted_Row = 24 
Idle = 397426 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 16 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 66 
rwq = 0 
CCDLc_limit_alone = 66 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 397870 
n_nop = 397570 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 20 
n_act = 10 
n_pre = 2 
n_ref = 0 
n_req = 280 
total_req = 292 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 292 
Row_Bus_Util =  0.000030 
CoL_Bus_Util = 0.000734 
Either_Row_CoL_Bus_Util = 0.000754 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.013333 
queue_avg = 0.004899 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00489858
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 80): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=397870 n_nop=397575 n_act=10 n_pre=2 n_ref_event=0 n_req=280 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=14 bw_util=0.0007188
n_activity=733 dram_eff=0.3902
bk0: 8a 397828i bk1: 8a 397826i bk2: 0a 397870i bk3: 0a 397870i bk4: 0a 397870i bk5: 0a 397870i bk6: 40a 397826i bk7: 48a 397823i bk8: 64a 397808i bk9: 64a 397797i bk10: 24a 397830i bk11: 16a 397840i bk12: 0a 397870i bk13: 0a 397870i bk14: 0a 397870i bk15: 0a 397870i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985714
Row_Buffer_Locality_read = 0.992647
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.553991
Bank_Level_Parallism_Col = 1.576826
Bank_Level_Parallism_Ready = 1.216783
write_to_read_ratio_blp_rw_average = 0.060453
GrpLevelPara = 1.576826 

BW Util details:
bwutil = 0.000719 
total_CMD = 397870 
util_bw = 286 
Wasted_Col = 116 
Wasted_Row = 24 
Idle = 397444 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 16 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 397870 
n_nop = 397575 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 14 
n_act = 10 
n_pre = 2 
n_ref = 0 
n_req = 280 
total_req = 286 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 286 
Row_Bus_Util =  0.000030 
CoL_Bus_Util = 0.000719 
Either_Row_CoL_Bus_Util = 0.000741 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.010169 
queue_avg = 0.003994 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00399377
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 92): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=397870 n_nop=397581 n_act=10 n_pre=2 n_ref_event=0 n_req=280 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=8 bw_util=0.0007037
n_activity=779 dram_eff=0.3594
bk0: 8a 397834i bk1: 8a 397832i bk2: 0a 397870i bk3: 0a 397870i bk4: 0a 397870i bk5: 0a 397870i bk6: 40a 397829i bk7: 48a 397815i bk8: 64a 397804i bk9: 64a 397785i bk10: 24a 397836i bk11: 16a 397826i bk12: 0a 397870i bk13: 0a 397870i bk14: 0a 397870i bk15: 0a 397870i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985714
Row_Buffer_Locality_read = 0.992647
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.423480
Bank_Level_Parallism_Col = 1.438479
Bank_Level_Parallism_Ready = 1.185714
write_to_read_ratio_blp_rw_average = 0.040268
GrpLevelPara = 1.436242 

BW Util details:
bwutil = 0.000704 
total_CMD = 397870 
util_bw = 280 
Wasted_Col = 173 
Wasted_Row = 24 
Idle = 397393 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 16 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 101 
rwq = 0 
CCDLc_limit_alone = 101 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 397870 
n_nop = 397581 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 8 
n_act = 10 
n_pre = 2 
n_ref = 0 
n_req = 280 
total_req = 280 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 280 
Row_Bus_Util =  0.000030 
CoL_Bus_Util = 0.000704 
Either_Row_CoL_Bus_Util = 0.000726 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.010381 
queue_avg = 0.004617 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00461709
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 92): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=397870 n_nop=397592 n_act=8 n_pre=0 n_ref_event=0 n_req=272 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006836
n_activity=698 dram_eff=0.3897
bk0: 8a 397858i bk1: 8a 397858i bk2: 0a 397870i bk3: 0a 397870i bk4: 0a 397870i bk5: 0a 397870i bk6: 40a 397828i bk7: 48a 397818i bk8: 64a 397807i bk9: 64a 397805i bk10: 24a 397839i bk11: 16a 397832i bk12: 0a 397870i bk13: 0a 397870i bk14: 0a 397870i bk15: 0a 397870i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.460199
Bank_Level_Parallism_Col = 1.462121
Bank_Level_Parallism_Ready = 1.158088
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.462121 

BW Util details:
bwutil = 0.000684 
total_CMD = 397870 
util_bw = 272 
Wasted_Col = 130 
Wasted_Row = 0 
Idle = 397468 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 72 
rwq = 0 
CCDLc_limit_alone = 72 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 397870 
n_nop = 397592 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 272 
total_req = 272 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 272 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000684 
Either_Row_CoL_Bus_Util = 0.000699 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.007194 
queue_avg = 0.003391 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00339055
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 104): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=397870 n_nop=397594 n_act=8 n_pre=0 n_ref_event=0 n_req=272 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006836
n_activity=646 dram_eff=0.4211
bk0: 8a 397858i bk1: 8a 397858i bk2: 0a 397870i bk3: 0a 397870i bk4: 0a 397870i bk5: 0a 397870i bk6: 40a 397836i bk7: 48a 397830i bk8: 64a 397808i bk9: 64a 397790i bk10: 24a 397838i bk11: 16a 397834i bk12: 0a 397870i bk13: 0a 397870i bk14: 0a 397870i bk15: 0a 397870i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.491003
Bank_Level_Parallism_Col = 1.485714
Bank_Level_Parallism_Ready = 1.143382
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.485714 

BW Util details:
bwutil = 0.000684 
total_CMD = 397870 
util_bw = 272 
Wasted_Col = 117 
Wasted_Row = 0 
Idle = 397481 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 64 
rwq = 0 
CCDLc_limit_alone = 64 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 397870 
n_nop = 397594 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 272 
total_req = 272 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 272 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000684 
Either_Row_CoL_Bus_Util = 0.000694 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.014493 
queue_avg = 0.004637 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00463719
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 80): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=397870 n_nop=397593 n_act=8 n_pre=0 n_ref_event=0 n_req=272 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006836
n_activity=666 dram_eff=0.4084
bk0: 8a 397858i bk1: 8a 397858i bk2: 0a 397870i bk3: 0a 397870i bk4: 0a 397870i bk5: 0a 397870i bk6: 40a 397826i bk7: 48a 397823i bk8: 64a 397808i bk9: 64a 397797i bk10: 24a 397830i bk11: 16a 397840i bk12: 0a 397870i bk13: 0a 397870i bk14: 0a 397870i bk15: 0a 397870i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.570292
Bank_Level_Parallism_Col = 1.565684
Bank_Level_Parallism_Ready = 1.227941
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.565684 

BW Util details:
bwutil = 0.000684 
total_CMD = 397870 
util_bw = 272 
Wasted_Col = 105 
Wasted_Row = 0 
Idle = 397493 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 58 
rwq = 0 
CCDLc_limit_alone = 58 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 397870 
n_nop = 397593 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 272 
total_req = 272 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 272 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000684 
Either_Row_CoL_Bus_Util = 0.000696 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.010830 
queue_avg = 0.003798 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00379772
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 104): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=397870 n_nop=397569 n_act=10 n_pre=2 n_ref_event=0 n_req=280 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=20 bw_util=0.0007339
n_activity=779 dram_eff=0.3748
bk0: 8a 397822i bk1: 8a 397820i bk2: 0a 397870i bk3: 0a 397870i bk4: 0a 397870i bk5: 0a 397870i bk6: 40a 397829i bk7: 48a 397815i bk8: 64a 397804i bk9: 64a 397785i bk10: 24a 397837i bk11: 16a 397823i bk12: 0a 397870i bk13: 0a 397870i bk14: 0a 397870i bk15: 0a 397870i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985714
Row_Buffer_Locality_read = 0.992647
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.441718
Bank_Level_Parallism_Col = 1.457516
Bank_Level_Parallism_Ready = 1.184932
write_to_read_ratio_blp_rw_average = 0.065359
GrpLevelPara = 1.455338 

BW Util details:
bwutil = 0.000734 
total_CMD = 397870 
util_bw = 292 
Wasted_Col = 173 
Wasted_Row = 24 
Idle = 397381 

BW Util Bottlenecks: 
RCDc_limit = 73 
RCDWRc_limit = 16 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 101 
rwq = 0 
CCDLc_limit_alone = 101 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 397870 
n_nop = 397569 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 20 
n_act = 10 
n_pre = 2 
n_ref = 0 
n_req = 280 
total_req = 292 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 292 
Row_Bus_Util =  0.000030 
CoL_Bus_Util = 0.000734 
Either_Row_CoL_Bus_Util = 0.000757 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.009967 
queue_avg = 0.004813 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00481313
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 96): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=397870 n_nop=397592 n_act=8 n_pre=0 n_ref_event=0 n_req=272 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006836
n_activity=698 dram_eff=0.3897
bk0: 8a 397858i bk1: 8a 397858i bk2: 0a 397870i bk3: 0a 397870i bk4: 0a 397870i bk5: 0a 397870i bk6: 40a 397828i bk7: 48a 397818i bk8: 64a 397807i bk9: 64a 397805i bk10: 24a 397839i bk11: 16a 397832i bk12: 0a 397870i bk13: 0a 397870i bk14: 0a 397870i bk15: 0a 397870i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.460199
Bank_Level_Parallism_Col = 1.462121
Bank_Level_Parallism_Ready = 1.158088
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.462121 

BW Util details:
bwutil = 0.000684 
total_CMD = 397870 
util_bw = 272 
Wasted_Col = 130 
Wasted_Row = 0 
Idle = 397468 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 72 
rwq = 0 
CCDLc_limit_alone = 72 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 397870 
n_nop = 397592 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 272 
total_req = 272 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 272 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000684 
Either_Row_CoL_Bus_Util = 0.000699 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.007194 
queue_avg = 0.003391 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00339055
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 112): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=397870 n_nop=397570 n_act=10 n_pre=2 n_ref_event=0 n_req=280 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=20 bw_util=0.0007339
n_activity=713 dram_eff=0.4095
bk0: 8a 397822i bk1: 8a 397821i bk2: 0a 397870i bk3: 0a 397870i bk4: 0a 397870i bk5: 0a 397870i bk6: 40a 397836i bk7: 48a 397830i bk8: 64a 397808i bk9: 64a 397790i bk10: 24a 397838i bk11: 16a 397834i bk12: 0a 397870i bk13: 0a 397870i bk14: 0a 397870i bk15: 0a 397870i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985714
Row_Buffer_Locality_read = 0.992647
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.488739
Bank_Level_Parallism_Col = 1.508434
Bank_Level_Parallism_Ready = 1.133562
write_to_read_ratio_blp_rw_average = 0.072289
GrpLevelPara = 1.508434 

BW Util details:
bwutil = 0.000734 
total_CMD = 397870 
util_bw = 292 
Wasted_Col = 128 
Wasted_Row = 24 
Idle = 397426 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 16 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 66 
rwq = 0 
CCDLc_limit_alone = 66 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 397870 
n_nop = 397570 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 20 
n_act = 10 
n_pre = 2 
n_ref = 0 
n_req = 280 
total_req = 292 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 292 
Row_Bus_Util =  0.000030 
CoL_Bus_Util = 0.000734 
Either_Row_CoL_Bus_Util = 0.000754 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.013333 
queue_avg = 0.004899 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00489858
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 76): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=397870 n_nop=397575 n_act=10 n_pre=2 n_ref_event=0 n_req=280 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=14 bw_util=0.0007188
n_activity=733 dram_eff=0.3902
bk0: 8a 397828i bk1: 8a 397826i bk2: 0a 397870i bk3: 0a 397870i bk4: 0a 397870i bk5: 0a 397870i bk6: 40a 397826i bk7: 48a 397823i bk8: 64a 397808i bk9: 64a 397797i bk10: 24a 397830i bk11: 16a 397840i bk12: 0a 397870i bk13: 0a 397870i bk14: 0a 397870i bk15: 0a 397870i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985714
Row_Buffer_Locality_read = 0.992647
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.553991
Bank_Level_Parallism_Col = 1.576826
Bank_Level_Parallism_Ready = 1.216783
write_to_read_ratio_blp_rw_average = 0.060453
GrpLevelPara = 1.576826 

BW Util details:
bwutil = 0.000719 
total_CMD = 397870 
util_bw = 286 
Wasted_Col = 116 
Wasted_Row = 24 
Idle = 397444 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 16 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 397870 
n_nop = 397575 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 14 
n_act = 10 
n_pre = 2 
n_ref = 0 
n_req = 280 
total_req = 286 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 286 
Row_Bus_Util =  0.000030 
CoL_Bus_Util = 0.000719 
Either_Row_CoL_Bus_Util = 0.000741 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.010169 
queue_avg = 0.003994 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00399377
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 100): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=397870 n_nop=397581 n_act=10 n_pre=2 n_ref_event=0 n_req=280 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=8 bw_util=0.0007037
n_activity=779 dram_eff=0.3594
bk0: 8a 397834i bk1: 8a 397832i bk2: 0a 397870i bk3: 0a 397870i bk4: 0a 397870i bk5: 0a 397870i bk6: 40a 397829i bk7: 48a 397815i bk8: 64a 397804i bk9: 64a 397785i bk10: 24a 397837i bk11: 16a 397823i bk12: 0a 397870i bk13: 0a 397870i bk14: 0a 397870i bk15: 0a 397870i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985714
Row_Buffer_Locality_read = 0.992647
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.427673
Bank_Level_Parallism_Col = 1.442953
Bank_Level_Parallism_Ready = 1.192857
write_to_read_ratio_blp_rw_average = 0.040268
GrpLevelPara = 1.440716 

BW Util details:
bwutil = 0.000704 
total_CMD = 397870 
util_bw = 280 
Wasted_Col = 173 
Wasted_Row = 24 
Idle = 397393 

BW Util Bottlenecks: 
RCDc_limit = 73 
RCDWRc_limit = 16 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 101 
rwq = 0 
CCDLc_limit_alone = 101 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 397870 
n_nop = 397581 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 8 
n_act = 10 
n_pre = 2 
n_ref = 0 
n_req = 280 
total_req = 280 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 280 
Row_Bus_Util =  0.000030 
CoL_Bus_Util = 0.000704 
Either_Row_CoL_Bus_Util = 0.000726 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.010381 
queue_avg = 0.004672 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00467238
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 104): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=397870 n_nop=397590 n_act=8 n_pre=0 n_ref_event=0 n_req=272 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006836
n_activity=650 dram_eff=0.4185
bk0: 8a 397858i bk1: 8a 397858i bk2: 0a 397870i bk3: 0a 397870i bk4: 0a 397870i bk5: 0a 397870i bk6: 48a 397851i bk7: 48a 397850i bk8: 64a 397841i bk9: 64a 397836i bk10: 16a 397850i bk11: 16a 397847i bk12: 0a 397870i bk13: 0a 397870i bk14: 0a 397870i bk15: 0a 397870i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.324324
Bank_Level_Parallism_Col = 1.304878
Bank_Level_Parallism_Ready = 1.051471
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.304878 

BW Util details:
bwutil = 0.000684 
total_CMD = 397870 
util_bw = 272 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 397537 

BW Util Bottlenecks: 
RCDc_limit = 82 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 397870 
n_nop = 397590 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 272 
total_req = 272 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 272 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000684 
Either_Row_CoL_Bus_Util = 0.000704 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001651 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00165129
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 96): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=397870 n_nop=397591 n_act=8 n_pre=0 n_ref_event=0 n_req=272 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006836
n_activity=594 dram_eff=0.4579
bk0: 8a 397858i bk1: 8a 397858i bk2: 0a 397870i bk3: 0a 397870i bk4: 0a 397870i bk5: 0a 397870i bk6: 48a 397843i bk7: 48a 397842i bk8: 64a 397842i bk9: 64a 397840i bk10: 16a 397841i bk11: 16a 397835i bk12: 0a 397870i bk13: 0a 397870i bk14: 0a 397870i bk15: 0a 397870i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.416168
Bank_Level_Parallism_Col = 1.390909
Bank_Level_Parallism_Ready = 1.058824
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.390909 

BW Util details:
bwutil = 0.000684 
total_CMD = 397870 
util_bw = 272 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 397536 

BW Util Bottlenecks: 
RCDc_limit = 80 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 397870 
n_nop = 397591 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 272 
total_req = 272 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 272 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000684 
Either_Row_CoL_Bus_Util = 0.000701 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.003584 
queue_avg = 0.002327 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00232739
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 72): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=397870 n_nop=397590 n_act=8 n_pre=0 n_ref_event=0 n_req=272 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006836
n_activity=611 dram_eff=0.4452
bk0: 8a 397858i bk1: 8a 397858i bk2: 0a 397870i bk3: 0a 397870i bk4: 0a 397870i bk5: 0a 397870i bk6: 48a 397848i bk7: 48a 397846i bk8: 64a 397819i bk9: 64a 397823i bk10: 16a 397838i bk11: 16a 397837i bk12: 0a 397870i bk13: 0a 397870i bk14: 0a 397870i bk15: 0a 397870i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.498516
Bank_Level_Parallism_Col = 1.481928
Bank_Level_Parallism_Ready = 1.213235
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.478916 

BW Util details:
bwutil = 0.000684 
total_CMD = 397870 
util_bw = 272 
Wasted_Col = 65 
Wasted_Row = 0 
Idle = 397533 

BW Util Bottlenecks: 
RCDc_limit = 82 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 397870 
n_nop = 397590 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 272 
total_req = 272 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 272 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000684 
Either_Row_CoL_Bus_Util = 0.000704 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003119 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00311911
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 100): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=397870 n_nop=397580 n_act=9 n_pre=1 n_ref_event=0 n_req=276 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=10 bw_util=0.0007088
n_activity=670 dram_eff=0.4209
bk0: 8a 397858i bk1: 8a 397822i bk2: 0a 397870i bk3: 0a 397870i bk4: 0a 397870i bk5: 0a 397870i bk6: 48a 397843i bk7: 48a 397842i bk8: 64a 397835i bk9: 64a 397831i bk10: 16a 397836i bk11: 16a 397832i bk12: 0a 397870i bk13: 0a 397870i bk14: 0a 397870i bk15: 0a 397870i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.992754
Row_Buffer_Locality_read = 0.996324
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.455285
Bank_Level_Parallism_Col = 1.448864
Bank_Level_Parallism_Ready = 1.109929
write_to_read_ratio_blp_rw_average = 0.076705
GrpLevelPara = 1.431818 

BW Util details:
bwutil = 0.000709 
total_CMD = 397870 
util_bw = 282 
Wasted_Col = 75 
Wasted_Row = 12 
Idle = 397501 

BW Util Bottlenecks: 
RCDc_limit = 73 
RCDWRc_limit = 9 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 397870 
n_nop = 397580 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 10 
n_act = 9 
n_pre = 1 
n_ref = 0 
n_req = 276 
total_req = 282 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 282 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000709 
Either_Row_CoL_Bus_Util = 0.000729 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.006897 
queue_avg = 0.002141 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0021414
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 112): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=397870 n_nop=397590 n_act=8 n_pre=0 n_ref_event=0 n_req=272 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006836
n_activity=650 dram_eff=0.4185
bk0: 8a 397858i bk1: 8a 397858i bk2: 0a 397870i bk3: 0a 397870i bk4: 0a 397870i bk5: 0a 397870i bk6: 48a 397851i bk7: 48a 397850i bk8: 64a 397841i bk9: 64a 397836i bk10: 16a 397850i bk11: 16a 397847i bk12: 0a 397870i bk13: 0a 397870i bk14: 0a 397870i bk15: 0a 397870i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.324324
Bank_Level_Parallism_Col = 1.304878
Bank_Level_Parallism_Ready = 1.051471
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.304878 

BW Util details:
bwutil = 0.000684 
total_CMD = 397870 
util_bw = 272 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 397537 

BW Util Bottlenecks: 
RCDc_limit = 82 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 397870 
n_nop = 397590 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 272 
total_req = 272 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 272 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000684 
Either_Row_CoL_Bus_Util = 0.000704 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001651 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00165129
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 108): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=397870 n_nop=397579 n_act=9 n_pre=1 n_ref_event=0 n_req=276 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=10 bw_util=0.0007088
n_activity=646 dram_eff=0.4365
bk0: 8a 397858i bk1: 8a 397822i bk2: 0a 397870i bk3: 0a 397870i bk4: 0a 397870i bk5: 0a 397870i bk6: 48a 397843i bk7: 48a 397842i bk8: 64a 397842i bk9: 64a 397840i bk10: 16a 397841i bk11: 16a 397835i bk12: 0a 397870i bk13: 0a 397870i bk14: 0a 397870i bk15: 0a 397870i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.992754
Row_Buffer_Locality_read = 0.996324
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.371658
Bank_Level_Parallism_Col = 1.361345
Bank_Level_Parallism_Ready = 1.056738
write_to_read_ratio_blp_rw_average = 0.075630
GrpLevelPara = 1.361345 

BW Util details:
bwutil = 0.000709 
total_CMD = 397870 
util_bw = 282 
Wasted_Col = 80 
Wasted_Row = 12 
Idle = 397496 

BW Util Bottlenecks: 
RCDc_limit = 80 
RCDWRc_limit = 9 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 397870 
n_nop = 397579 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 10 
n_act = 9 
n_pre = 1 
n_ref = 0 
n_req = 276 
total_req = 282 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 282 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000709 
Either_Row_CoL_Bus_Util = 0.000731 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.003436 
queue_avg = 0.002466 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00246563
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 80): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=397870 n_nop=397581 n_act=9 n_pre=1 n_ref_event=0 n_req=276 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=7 bw_util=0.0007012
n_activity=663 dram_eff=0.4208
bk0: 8a 397858i bk1: 8a 397828i bk2: 0a 397870i bk3: 0a 397870i bk4: 0a 397870i bk5: 0a 397870i bk6: 48a 397848i bk7: 48a 397846i bk8: 64a 397819i bk9: 64a 397823i bk10: 16a 397838i bk11: 16a 397837i bk12: 0a 397870i bk13: 0a 397870i bk14: 0a 397870i bk15: 0a 397870i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.992754
Row_Buffer_Locality_read = 0.996324
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.452830
Bank_Level_Parallism_Col = 1.453258
Bank_Level_Parallism_Ready = 1.207885
write_to_read_ratio_blp_rw_average = 0.059490
GrpLevelPara = 1.450425 

BW Util details:
bwutil = 0.000701 
total_CMD = 397870 
util_bw = 279 
Wasted_Col = 80 
Wasted_Row = 12 
Idle = 397499 

BW Util Bottlenecks: 
RCDc_limit = 82 
RCDWRc_limit = 9 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 397870 
n_nop = 397581 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 7 
n_act = 9 
n_pre = 1 
n_ref = 0 
n_req = 276 
total_req = 279 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 279 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000701 
Either_Row_CoL_Bus_Util = 0.000726 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003220 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00321964
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 88): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=397870 n_nop=397586 n_act=9 n_pre=1 n_ref_event=0 n_req=276 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=4 bw_util=0.0006937
n_activity=670 dram_eff=0.4119
bk0: 8a 397858i bk1: 8a 397834i bk2: 0a 397870i bk3: 0a 397870i bk4: 0a 397870i bk5: 0a 397870i bk6: 48a 397843i bk7: 48a 397842i bk8: 64a 397835i bk9: 64a 397831i bk10: 16a 397836i bk11: 16a 397832i bk12: 0a 397870i bk13: 0a 397870i bk14: 0a 397870i bk15: 0a 397870i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.992754
Row_Buffer_Locality_read = 0.996324
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.470588
Bank_Level_Parallism_Col = 1.464706
Bank_Level_Parallism_Ready = 1.112319
write_to_read_ratio_blp_rw_average = 0.044118
GrpLevelPara = 1.447059 

BW Util details:
bwutil = 0.000694 
total_CMD = 397870 
util_bw = 276 
Wasted_Col = 69 
Wasted_Row = 12 
Idle = 397513 

BW Util Bottlenecks: 
RCDc_limit = 73 
RCDWRc_limit = 9 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 397870 
n_nop = 397586 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 4 
n_act = 9 
n_pre = 1 
n_ref = 0 
n_req = 276 
total_req = 276 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 276 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000694 
Either_Row_CoL_Bus_Util = 0.000714 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.007042 
queue_avg = 0.002061 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00206097
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 100): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=397870 n_nop=397591 n_act=8 n_pre=0 n_ref_event=0 n_req=272 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006836
n_activity=690 dram_eff=0.3942
bk0: 8a 397858i bk1: 8a 397858i bk2: 0a 397870i bk3: 0a 397870i bk4: 0a 397870i bk5: 0a 397870i bk6: 48a 397823i bk7: 48a 397818i bk8: 64a 397800i bk9: 64a 397806i bk10: 16a 397851i bk11: 16a 397834i bk12: 0a 397870i bk13: 0a 397870i bk14: 0a 397870i bk15: 0a 397870i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.486005
Bank_Level_Parallism_Col = 1.488372
Bank_Level_Parallism_Ready = 1.172794
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.488372 

BW Util details:
bwutil = 0.000684 
total_CMD = 397870 
util_bw = 272 
Wasted_Col = 121 
Wasted_Row = 0 
Idle = 397477 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 63 
rwq = 0 
CCDLc_limit_alone = 63 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 397870 
n_nop = 397591 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 272 
total_req = 272 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 272 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000684 
Either_Row_CoL_Bus_Util = 0.000701 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.003584 
queue_avg = 0.002973 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00297333
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 112): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=397870 n_nop=397594 n_act=8 n_pre=0 n_ref_event=0 n_req=272 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006836
n_activity=642 dram_eff=0.4237
bk0: 8a 397858i bk1: 8a 397858i bk2: 0a 397870i bk3: 0a 397870i bk4: 0a 397870i bk5: 0a 397870i bk6: 48a 397820i bk7: 48a 397823i bk8: 64a 397809i bk9: 64a 397786i bk10: 16a 397836i bk11: 16a 397837i bk12: 0a 397870i bk13: 0a 397870i bk14: 0a 397870i bk15: 0a 397870i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.571429
Bank_Level_Parallism_Col = 1.566929
Bank_Level_Parallism_Ready = 1.205882
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.566929 

BW Util details:
bwutil = 0.000684 
total_CMD = 397870 
util_bw = 272 
Wasted_Col = 113 
Wasted_Row = 0 
Idle = 397485 

BW Util Bottlenecks: 
RCDc_limit = 62 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 62 
rwq = 0 
CCDLc_limit_alone = 62 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 397870 
n_nop = 397594 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 272 
total_req = 272 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 272 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000684 
Either_Row_CoL_Bus_Util = 0.000694 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.014493 
queue_avg = 0.004308 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00430794
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 84): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=397870 n_nop=397593 n_act=8 n_pre=0 n_ref_event=0 n_req=272 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006836
n_activity=673 dram_eff=0.4042
bk0: 8a 397858i bk1: 8a 397858i bk2: 0a 397870i bk3: 0a 397870i bk4: 0a 397870i bk5: 0a 397870i bk6: 48a 397822i bk7: 48a 397819i bk8: 64a 397804i bk9: 64a 397790i bk10: 16a 397824i bk11: 16a 397801i bk12: 0a 397870i bk13: 0a 397870i bk14: 0a 397870i bk15: 0a 397870i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.712794
Bank_Level_Parallism_Col = 1.709763
Bank_Level_Parallism_Ready = 1.437500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.691293 

BW Util details:
bwutil = 0.000684 
total_CMD = 397870 
util_bw = 272 
Wasted_Col = 111 
Wasted_Row = 0 
Idle = 397487 

BW Util Bottlenecks: 
RCDc_limit = 62 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 65 
rwq = 0 
CCDLc_limit_alone = 65 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 397870 
n_nop = 397593 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 272 
total_req = 272 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 272 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000684 
Either_Row_CoL_Bus_Util = 0.000696 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.010830 
queue_avg = 0.004529 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00452912
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 100): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=397870 n_nop=397581 n_act=9 n_pre=1 n_ref_event=0 n_req=276 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=10 bw_util=0.0007088
n_activity=753 dram_eff=0.3745
bk0: 8a 397858i bk1: 8a 397822i bk2: 0a 397870i bk3: 0a 397870i bk4: 0a 397870i bk5: 0a 397870i bk6: 48a 397820i bk7: 48a 397824i bk8: 64a 397805i bk9: 64a 397796i bk10: 16a 397831i bk11: 16a 397842i bk12: 0a 397870i bk13: 0a 397870i bk14: 0a 397870i bk15: 0a 397870i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.992754
Row_Buffer_Locality_read = 0.996324
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.375000
Bank_Level_Parallism_Col = 1.383408
Bank_Level_Parallism_Ready = 1.191489
write_to_read_ratio_blp_rw_average = 0.060538
GrpLevelPara = 1.378924 

BW Util details:
bwutil = 0.000709 
total_CMD = 397870 
util_bw = 282 
Wasted_Col = 170 
Wasted_Row = 12 
Idle = 397406 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 9 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 99 
rwq = 0 
CCDLc_limit_alone = 99 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 397870 
n_nop = 397581 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 10 
n_act = 9 
n_pre = 1 
n_ref = 0 
n_req = 276 
total_req = 282 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 282 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000709 
Either_Row_CoL_Bus_Util = 0.000726 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.010381 
queue_avg = 0.003969 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00396863
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 104): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=397870 n_nop=397591 n_act=8 n_pre=0 n_ref_event=0 n_req=272 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006836
n_activity=690 dram_eff=0.3942
bk0: 8a 397858i bk1: 8a 397858i bk2: 0a 397870i bk3: 0a 397870i bk4: 0a 397870i bk5: 0a 397870i bk6: 48a 397823i bk7: 48a 397818i bk8: 64a 397800i bk9: 64a 397806i bk10: 16a 397851i bk11: 16a 397834i bk12: 0a 397870i bk13: 0a 397870i bk14: 0a 397870i bk15: 0a 397870i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.486005
Bank_Level_Parallism_Col = 1.488372
Bank_Level_Parallism_Ready = 1.172794
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.488372 

BW Util details:
bwutil = 0.000684 
total_CMD = 397870 
util_bw = 272 
Wasted_Col = 121 
Wasted_Row = 0 
Idle = 397477 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 63 
rwq = 0 
CCDLc_limit_alone = 63 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 397870 
n_nop = 397591 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 272 
total_req = 272 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 272 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000684 
Either_Row_CoL_Bus_Util = 0.000701 
Issued_on_Two_Bus_Simul_Util = 0.000003 
issued_two_Eff = 0.003584 
queue_avg = 0.002973 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00297333
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 100): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=397870 n_nop=397582 n_act=9 n_pre=1 n_ref_event=0 n_req=276 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=10 bw_util=0.0007088
n_activity=694 dram_eff=0.4063
bk0: 8a 397858i bk1: 8a 397822i bk2: 0a 397870i bk3: 0a 397870i bk4: 0a 397870i bk5: 0a 397870i bk6: 48a 397820i bk7: 48a 397823i bk8: 64a 397809i bk9: 64a 397786i bk10: 16a 397836i bk11: 16a 397837i bk12: 0a 397870i bk13: 0a 397870i bk14: 0a 397870i bk15: 0a 397870i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.992754
Row_Buffer_Locality_read = 0.996324
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.517647
Bank_Level_Parallism_Col = 1.529412
Bank_Level_Parallism_Ready = 1.198582
write_to_read_ratio_blp_rw_average = 0.066176
GrpLevelPara = 1.529412 

BW Util details:
bwutil = 0.000709 
total_CMD = 397870 
util_bw = 282 
Wasted_Col = 131 
Wasted_Row = 12 
Idle = 397445 

BW Util Bottlenecks: 
RCDc_limit = 62 
RCDWRc_limit = 9 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 71 
rwq = 0 
CCDLc_limit_alone = 71 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 397870 
n_nop = 397582 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 10 
n_act = 9 
n_pre = 1 
n_ref = 0 
n_req = 276 
total_req = 282 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 282 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000709 
Either_Row_CoL_Bus_Util = 0.000724 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.013889 
queue_avg = 0.004446 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00444618
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 80): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=397870 n_nop=397584 n_act=9 n_pre=1 n_ref_event=0 n_req=276 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=7 bw_util=0.0007012
n_activity=725 dram_eff=0.3848
bk0: 8a 397858i bk1: 8a 397828i bk2: 0a 397870i bk3: 0a 397870i bk4: 0a 397870i bk5: 0a 397870i bk6: 48a 397822i bk7: 48a 397818i bk8: 64a 397805i bk9: 64a 397793i bk10: 16a 397822i bk11: 16a 397800i bk12: 0a 397870i bk13: 0a 397870i bk14: 0a 397870i bk15: 0a 397870i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.992754
Row_Buffer_Locality_read = 0.996324
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.654676
Bank_Level_Parallism_Col = 1.672500
Bank_Level_Parallism_Ready = 1.422939
write_to_read_ratio_blp_rw_average = 0.052500
GrpLevelPara = 1.650000 

BW Util details:
bwutil = 0.000701 
total_CMD = 397870 
util_bw = 279 
Wasted_Col = 126 
Wasted_Row = 12 
Idle = 397453 

BW Util Bottlenecks: 
RCDc_limit = 62 
RCDWRc_limit = 9 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 71 
rwq = 0 
CCDLc_limit_alone = 71 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 397870 
n_nop = 397584 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 7 
n_act = 9 
n_pre = 1 
n_ref = 0 
n_req = 276 
total_req = 279 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 279 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000701 
Either_Row_CoL_Bus_Util = 0.000719 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.010490 
queue_avg = 0.004630 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00462965
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 88): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=397870 n_nop=397587 n_act=9 n_pre=1 n_ref_event=0 n_req=276 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=4 bw_util=0.0006937
n_activity=755 dram_eff=0.3656
bk0: 8a 397858i bk1: 8a 397834i bk2: 0a 397870i bk3: 0a 397870i bk4: 0a 397870i bk5: 0a 397870i bk6: 48a 397820i bk7: 48a 397824i bk8: 64a 397805i bk9: 64a 397796i bk10: 16a 397837i bk11: 16a 397839i bk12: 0a 397870i bk13: 0a 397870i bk14: 0a 397870i bk15: 0a 397870i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.992754
Row_Buffer_Locality_read = 0.996324
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.372247
Bank_Level_Parallism_Col = 1.380734
Bank_Level_Parallism_Ready = 1.173913
write_to_read_ratio_blp_rw_average = 0.034404
GrpLevelPara = 1.376147 

BW Util details:
bwutil = 0.000694 
total_CMD = 397870 
util_bw = 276 
Wasted_Col = 166 
Wasted_Row = 12 
Idle = 397416 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 9 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 95 
rwq = 0 
CCDLc_limit_alone = 95 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 397870 
n_nop = 397587 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 4 
n_act = 9 
n_pre = 1 
n_ref = 0 
n_req = 276 
total_req = 276 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 276 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000694 
Either_Row_CoL_Bus_Util = 0.000711 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.010601 
queue_avg = 0.003938 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00393847

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1248, Miss = 152, Miss_rate = 0.122, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[1]: Access = 1240, Miss = 152, Miss_rate = 0.123, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[2]: Access = 1248, Miss = 152, Miss_rate = 0.122, Pending_hits = 24, Reservation_fails = 1749
L2_cache_bank[3]: Access = 1240, Miss = 152, Miss_rate = 0.123, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[4]: Access = 1248, Miss = 152, Miss_rate = 0.122, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[5]: Access = 1240, Miss = 152, Miss_rate = 0.123, Pending_hits = 24, Reservation_fails = 1753
L2_cache_bank[6]: Access = 1248, Miss = 148, Miss_rate = 0.119, Pending_hits = 24, Reservation_fails = 1771
L2_cache_bank[7]: Access = 1240, Miss = 148, Miss_rate = 0.119, Pending_hits = 24, Reservation_fails = 1770
L2_cache_bank[8]: Access = 1248, Miss = 152, Miss_rate = 0.122, Pending_hits = 24, Reservation_fails = 1753
L2_cache_bank[9]: Access = 1240, Miss = 152, Miss_rate = 0.123, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[10]: Access = 1248, Miss = 148, Miss_rate = 0.119, Pending_hits = 24, Reservation_fails = 1770
L2_cache_bank[11]: Access = 1240, Miss = 148, Miss_rate = 0.119, Pending_hits = 24, Reservation_fails = 1769
L2_cache_bank[12]: Access = 1248, Miss = 148, Miss_rate = 0.119, Pending_hits = 24, Reservation_fails = 1771
L2_cache_bank[13]: Access = 1240, Miss = 148, Miss_rate = 0.119, Pending_hits = 24, Reservation_fails = 1770
L2_cache_bank[14]: Access = 1248, Miss = 148, Miss_rate = 0.119, Pending_hits = 24, Reservation_fails = 1769
L2_cache_bank[15]: Access = 1240, Miss = 148, Miss_rate = 0.119, Pending_hits = 24, Reservation_fails = 1771
L2_cache_bank[16]: Access = 1248, Miss = 152, Miss_rate = 0.122, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[17]: Access = 1240, Miss = 152, Miss_rate = 0.123, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[18]: Access = 1248, Miss = 152, Miss_rate = 0.122, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[19]: Access = 1240, Miss = 152, Miss_rate = 0.123, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[20]: Access = 1248, Miss = 152, Miss_rate = 0.122, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[21]: Access = 1240, Miss = 152, Miss_rate = 0.123, Pending_hits = 24, Reservation_fails = 1753
L2_cache_bank[22]: Access = 1248, Miss = 148, Miss_rate = 0.119, Pending_hits = 24, Reservation_fails = 1771
L2_cache_bank[23]: Access = 1240, Miss = 148, Miss_rate = 0.119, Pending_hits = 24, Reservation_fails = 1770
L2_cache_bank[24]: Access = 1248, Miss = 152, Miss_rate = 0.122, Pending_hits = 24, Reservation_fails = 1753
L2_cache_bank[25]: Access = 1240, Miss = 152, Miss_rate = 0.123, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[26]: Access = 1248, Miss = 148, Miss_rate = 0.119, Pending_hits = 24, Reservation_fails = 1770
L2_cache_bank[27]: Access = 1240, Miss = 148, Miss_rate = 0.119, Pending_hits = 24, Reservation_fails = 1770
L2_cache_bank[28]: Access = 1248, Miss = 148, Miss_rate = 0.119, Pending_hits = 24, Reservation_fails = 1771
L2_cache_bank[29]: Access = 1240, Miss = 148, Miss_rate = 0.119, Pending_hits = 24, Reservation_fails = 1769
L2_cache_bank[30]: Access = 1248, Miss = 148, Miss_rate = 0.119, Pending_hits = 24, Reservation_fails = 1770
L2_cache_bank[31]: Access = 1240, Miss = 148, Miss_rate = 0.119, Pending_hits = 24, Reservation_fails = 1771
L2_cache_bank[32]: Access = 1232, Miss = 136, Miss_rate = 0.110, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[33]: Access = 1240, Miss = 152, Miss_rate = 0.123, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[34]: Access = 1232, Miss = 136, Miss_rate = 0.110, Pending_hits = 24, Reservation_fails = 1753
L2_cache_bank[35]: Access = 1240, Miss = 152, Miss_rate = 0.123, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[36]: Access = 1232, Miss = 136, Miss_rate = 0.110, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[37]: Access = 1240, Miss = 152, Miss_rate = 0.123, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[38]: Access = 1232, Miss = 136, Miss_rate = 0.110, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[39]: Access = 1240, Miss = 148, Miss_rate = 0.119, Pending_hits = 24, Reservation_fails = 1769
L2_cache_bank[40]: Access = 1232, Miss = 136, Miss_rate = 0.110, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[41]: Access = 1240, Miss = 152, Miss_rate = 0.123, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[42]: Access = 1232, Miss = 136, Miss_rate = 0.110, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[43]: Access = 1240, Miss = 148, Miss_rate = 0.119, Pending_hits = 24, Reservation_fails = 1770
L2_cache_bank[44]: Access = 1232, Miss = 136, Miss_rate = 0.110, Pending_hits = 24, Reservation_fails = 1753
L2_cache_bank[45]: Access = 1240, Miss = 148, Miss_rate = 0.119, Pending_hits = 24, Reservation_fails = 1771
L2_cache_bank[46]: Access = 1232, Miss = 136, Miss_rate = 0.110, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[47]: Access = 1240, Miss = 148, Miss_rate = 0.119, Pending_hits = 24, Reservation_fails = 1769
L2_cache_bank[48]: Access = 1232, Miss = 136, Miss_rate = 0.110, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[49]: Access = 1240, Miss = 152, Miss_rate = 0.123, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[50]: Access = 1232, Miss = 136, Miss_rate = 0.110, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[51]: Access = 1240, Miss = 152, Miss_rate = 0.123, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[52]: Access = 1232, Miss = 136, Miss_rate = 0.110, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[53]: Access = 1240, Miss = 152, Miss_rate = 0.123, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[54]: Access = 1232, Miss = 136, Miss_rate = 0.110, Pending_hits = 24, Reservation_fails = 1753
L2_cache_bank[55]: Access = 1240, Miss = 148, Miss_rate = 0.119, Pending_hits = 24, Reservation_fails = 1771
L2_cache_bank[56]: Access = 1232, Miss = 136, Miss_rate = 0.110, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[57]: Access = 1240, Miss = 152, Miss_rate = 0.123, Pending_hits = 24, Reservation_fails = 1753
L2_cache_bank[58]: Access = 1232, Miss = 136, Miss_rate = 0.110, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[59]: Access = 1240, Miss = 148, Miss_rate = 0.119, Pending_hits = 24, Reservation_fails = 1770
L2_cache_bank[60]: Access = 1232, Miss = 136, Miss_rate = 0.110, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[61]: Access = 1240, Miss = 148, Miss_rate = 0.119, Pending_hits = 24, Reservation_fails = 1771
L2_cache_bank[62]: Access = 1232, Miss = 136, Miss_rate = 0.110, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[63]: Access = 1240, Miss = 148, Miss_rate = 0.119, Pending_hits = 24, Reservation_fails = 1769
L2_total_cache_accesses = 79360
L2_total_cache_misses = 9376
L2_total_cache_miss_rate = 0.1181
L2_total_cache_pending_hits = 1536
L2_total_cache_reservation_fails = 112645
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 51968
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2176
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 112645
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6528
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16480
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 288
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 62208
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17152
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 112645
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=79360
icnt_total_pkts_simt_to_mem=79360
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 79360
Req_Network_cycles = 529870
Req_Network_injected_packets_per_cycle =       0.1498 
Req_Network_conflicts_per_cycle =       0.1489
Req_Network_conflicts_per_cycle_util =       1.8538
Req_Bank_Level_Parallism =       1.8644
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.1235
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0024

Reply_Network_injected_packets_num = 79360
Reply_Network_cycles = 529870
Reply_Network_injected_packets_per_cycle =        0.1498
Reply_Network_conflicts_per_cycle =        0.0119
Reply_Network_conflicts_per_cycle_util =       0.1470
Reply_Bank_Level_Parallism =       1.8562
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0007
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0019
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 53 min, 17 sec (3197 sec)
gpgpu_simulation_rate = 173622 (inst/sec)
gpgpu_simulation_rate = 165 (cycle/sec)
gpgpu_silicon_slowdown = 6860606x
