Return-Path: <linux-kernel+bounces-658226-lists+linux-kernel=lfdr.de@vger.kernel.org>
X-Original-To: lists+linux-kernel@lfdr.de
Delivered-To: lists+linux-kernel@lfdr.de
Received: from sv.mirrors.kernel.org (sv.mirrors.kernel.org [IPv6:2604:1380:45e3:2400::1])
	by mail.lfdr.de (Postfix) with ESMTPS id 35348ABFEB3
	for <lists+linux-kernel@lfdr.de>; Wed, 21 May 2025 23:08:19 +0200 (CEST)
Received: from smtp.subspace.kernel.org (relay.kernel.org [52.25.139.140])
	(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by sv.mirrors.kernel.org (Postfix) with ESMTPS id 2389D3BF3D6
	for <lists+linux-kernel@lfdr.de>; Wed, 21 May 2025 21:07:58 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id 6746950276;
	Wed, 21 May 2025 21:08:05 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="Mweq7vHO"
Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id B6A502BCF70;
	Wed, 21 May 2025 21:08:04 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=10.30.226.201
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1747861684; cv=none; b=jc7LeTk587hLE/rrwm8YZHeXl1LUlQ965qrNKdOckz+UcxiankP8rZjT27gMW1rwuMwgeZzT9eT/+aX2PAmumprabl1YN/r8u3MP6XbONR4Q8q8dWQqKHMKN5uNVk2tzG8mFZ+L7Lpxu3FbfJLaQWK5U0SPZVL5U5CbHuXEMFH8=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1747861684; c=relaxed/simple;
	bh=bv5BYb6hSzBYlfuHwkB+R74XVZnHjcjUw7RiQCpsz/8=;
	h=From:To:Cc:Subject:Date:Message-ID:MIME-Version; b=Hx2LiszqLt3k2pD36qZAlX6VQD7d5b8sLoZSf/Gv9EXT4+8jXeUQ/RpSibhIlGeor2lb+vIs7z3wh02fQCoZJSiU2TW+CMq6gqxRdnSNf18aV4/ykLOWwopJySPN4BfbCYP1hIr0ZzQjI7IT37HNCFNTQ8kbiagjb/3Maj3skc0=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=Mweq7vHO; arc=none smtp.client-ip=10.30.226.201
Received: by smtp.kernel.org (Postfix) with ESMTPSA id 00F74C4CEE4;
	Wed, 21 May 2025 21:08:03 +0000 (UTC)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org;
	s=k20201202; t=1747861684;
	bh=bv5BYb6hSzBYlfuHwkB+R74XVZnHjcjUw7RiQCpsz/8=;
	h=From:To:Cc:Subject:Date:From;
	b=Mweq7vHOV6sJ3vlc6QITbHKUetDa5OluhVASRIjLH4AAm7JLkC5ksMqzfwuvvHySl
	 Ab8kJhAWMoOHhWdfmQ6JpXyiS3hPLNlQHj0BYc0DrIBpp6LmKpJEKQVr4gyBIoF2hr
	 3DXvQwUII/yf8kujtm8M7OENkT8ZQZzwiXiAiDbLsXPw4wSt7ZnVhO5cRav6v+aKvH
	 qK0s1xyRTHO2vehuW8hiTTBWQpP83nByEyX1wauahWT4oj0ExfxMwTsBTGSAz+Hc4a
	 Lkv7O0exCPLzM8rMeGlfwj+3QXt3JPa0xFMUeB8BHZi0y/wVcqR3iZoFCrrWnYmSTn
	 MXhEKxomjC0sw==
From: "Rob Herring (Arm)" <robh@kernel.org>
To: Michael Turquette <mturquette@baylibre.com>,
	Stephen Boyd <sboyd@kernel.org>,
	Krzysztof Kozlowski <krzk+dt@kernel.org>,
	Conor Dooley <conor+dt@kernel.org>,
	Andrew Lunn <andrew@lunn.ch>,
	Gregory Clement <gregory.clement@bootlin.com>
Cc: linux-clk@vger.kernel.org,
	devicetree@vger.kernel.org,
	linux-kernel@vger.kernel.org
Subject: [PATCH] dt-bindings: clock: Convert marvell,armada-370-corediv-clock to DT schema
Date: Wed, 21 May 2025 16:07:58 -0500
Message-ID: <20250521210759.61036-1-robh@kernel.org>
X-Mailer: git-send-email 2.47.2
Precedence: bulk
X-Mailing-List: linux-kernel@vger.kernel.org
List-Id: <linux-kernel.vger.kernel.org>
List-Subscribe: <mailto:linux-kernel+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:linux-kernel+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit

Convert the Marvell Armada 3xx Core Divider clock binding to DT schema
format.

Add the missing "marvell,armada-390-corediv-clock" compatible and
"clock-output-names" property.

Signed-off-by: Rob Herring (Arm) <robh@kernel.org>
---
 .../marvell,armada-370-corediv-clock.yaml     | 52 +++++++++++++++++++
 .../bindings/clock/mvebu-corediv-clock.txt    | 23 --------
 2 files changed, 52 insertions(+), 23 deletions(-)
 create mode 100644 Documentation/devicetree/bindings/clock/marvell,armada-370-corediv-clock.yaml
 delete mode 100644 Documentation/devicetree/bindings/clock/mvebu-corediv-clock.txt

diff --git a/Documentation/devicetree/bindings/clock/marvell,armada-370-corediv-clock.yaml b/Documentation/devicetree/bindings/clock/marvell,armada-370-corediv-clock.yaml
new file mode 100644
index 000000000000..9d936185c7ca
--- /dev/null
+++ b/Documentation/devicetree/bindings/clock/marvell,armada-370-corediv-clock.yaml
@@ -0,0 +1,52 @@
+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/marvell,armada-370-corediv-clock.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Marvell MVEBU Core Divider Clock
+
+maintainers:
+  - Andrew Lunn <andrew@lunn.ch>
+  - Gregory Clement <gregory.clement@bootlin.com>
+
+properties:
+  compatible:
+    oneOf:
+      - enum:
+        - marvell,armada-370-corediv-clock
+        - marvell,armada-375-corediv-clock
+        - marvell,armada-380-corediv-clock
+        - marvell,mv98dx3236-corediv-clock
+      - items:
+          - const: marvell,armada-390-corediv-clock
+          - const: marvell,armada-380-corediv-clock
+
+  reg:
+    maxItems: 1
+
+  "#clock-cells":
+    const: 1
+
+  clocks:
+    maxItems: 1
+
+  clock-output-names:
+    maxItems: 1
+
+required:
+  - compatible
+  - reg
+  - "#clock-cells"
+  - clocks
+
+additionalProperties: false
+
+examples:
+  - |
+    clock-controller@18740 {
+        compatible = "marvell,armada-370-corediv-clock";
+        reg = <0x18740 0xc>;
+        #clock-cells = <1>;
+        clocks = <&pll>;
+    };
diff --git a/Documentation/devicetree/bindings/clock/mvebu-corediv-clock.txt b/Documentation/devicetree/bindings/clock/mvebu-corediv-clock.txt
deleted file mode 100644
index c7b4e3a6b2c6..000000000000
--- a/Documentation/devicetree/bindings/clock/mvebu-corediv-clock.txt
+++ /dev/null
@@ -1,23 +0,0 @@
-* Core Divider Clock bindings for Marvell MVEBU SoCs
-
-The following is a list of provided IDs and clock names on Armada 370/XP:
- 0 = nand (NAND clock)
-
-Required properties:
-- compatible : must be "marvell,armada-370-corediv-clock",
-		       "marvell,armada-375-corediv-clock",
-		       "marvell,armada-380-corediv-clock",
-                       "marvell,mv98dx3236-corediv-clock",
-
-- reg : must be the register address of Core Divider control register
-- #clock-cells : from common clock binding; shall be set to 1
-- clocks : must be set to the parent's phandle
-
-Example:
-
-corediv_clk: corediv-clocks@18740 {
-	compatible = "marvell,armada-370-corediv-clock";
-	reg = <0x18740 0xc>;
-	#clock-cells = <1>;
-	clocks = <&pll>;
-};
-- 
2.47.2


