<!DOCTYPE html>
<html>
    <head>
        <meta charset="utf-8">
        <meta http-equiv="X-UA-Compatible" content="IE=edge">
        <title>Varun's Verilog</title>
        <meta name="description" content="">
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <link rel="stylesheet" href="./styles/verilog.css">
    </head>
    <body>
        
        <div id="container--main">

            <a href="index.html">&#x2190; Go Back</a>
            <h1>VERILOG<div class="line-start"></div></h1>
            <h2>Module</h2>
            <div>
                <ul>
                    <li>A module is basic block in verilog.</li>
                    <li>A module can be element, or collection of low level design.</li>
                    <li>Typically elements are grouped into modules to provide common functionally that is used at many places in design</li>
                    <li>A module provides the neccassary functionality to the higher level blocks through its port interface (Inputs and Outputs) but hides the internet implementation</li>
                    <li>That allows the modifies to modify internal without affecting the rest of the design</li>

                </ul>
            </div>

            <section class="section--page">
                <div id="wrapper--techstack__items">
                    <p><strong>Example:</strong></p>
                    <div class="card--techstack"><span>
                        <p>module OR (Y,A,B);</p>
                        <ul>
                            <li> </li>
                            <li> </li>
                            <li> </li>
                        </ul>
                        <p>endmodule</p>
                        </span></div></div></section>
            <div>
                <section id="wrapper--hero" class="section--page">
                <ul>
                    <li>Everything we write in Verilog must be in module, exception compiler directives</li>
                    <li>Declared with keyword "<strong>module</strong>", ended with "<strong>endmodule</strong>"</li>
                    <li>Each module must have <ul>
                        <li>"module_name"</li>
                        <li>"module_terminal_list"(I/O)</li>
                    </ul></li>
                    <li>Modules cannot be nested</li>
                </ul>
                </section>
            </div>
            <h2>Key words</h2>

            <ul>
                <li><strong>Note: All Keyword will be in lowercase.</strong></li>
                <li><strong>Ex:</strong></li>
                <ul id="qualifications--list">
                    <li>‚úîÔ∏è module, endmodule</li>
                    <li>‚úîÔ∏è input, output, inout</li>
                    <li>‚úîÔ∏è reg</li>
                    <li>‚úîÔ∏è parameter</li>
                    <li>‚úîÔ∏è begin, end</li>
                </ul>
                <li><strong>Ex:</strong></li>
                <ul id="qualifications--list">
                    <li>üîπ input clk;</li>
                    <li>üîπ input addresses</li>
                    <li>üîπ output reg read_enable;</li>
                    <li>üîπ inout data;</li>
                    <li>üîπ parameter DATA_WIDTH = 8;</li>
                    <li>üîπ parameter ADDR_WIDTH = 8;</li>
                    <li>üîπ parameter RAM_DEPTH = 1 &lt;&lt; ADDR_WIDTH;</li>
                </ul>
            </ul>
            <a href="verilog3.html">&#x2190; Home </a>
            <a href="verilog4.html"> Next page&#x2192;</a>
        </div>
    </body>
</html>