Loading plugins phase: Elapsed time ==> 0s.190ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p D:\robot\git_code\robot_car\car.cydsn\car.cyprj -d CY8C5267AXI-LP051 -s D:\robot\git_code\robot_car\car.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: sdb.M0065: information: Analog terminal "vdac_ref" on ADC_SAR_SEQ_v2_0 is unconnected.
 * C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\ADC_SAR_SEQ_v2_0\PSoC5\ADC_SAR_SEQ_v2_0.cysch (Signal: vdac_ref)
 * C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\ADC_SAR_SEQ_v2_0\PSoC5\ADC_SAR_SEQ_v2_0.cysch (Shape_798)
 * C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\ADC_SAR_SEQ_v2_0\PSoC5\ADC_SAR_SEQ_v2_0.cysch (Shape_885)

ADD: pft.M0028: warning: Clock Warning: (UART_net_IntClock's accuracy range '923.077 kHz +/- 5%, (876.923 kHz - 969.231 kHz)' is not within the specified tolerance range '921.6 kHz +/- 3.937%, (885.313 kHz - 957.887 kHz)'.).
 * C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\UART_v2_50\UART_v2_50.cysch (Instance:IntClock)
 * D:\robot\git_code\robot_car\car.cydsn\car.cydwr (UART_net_IntClock)

ADD: pft.M0028: warning: Clock Warning: (UART_JY_IntClock's accuracy range '923.077 kHz +/- 5%, (876.923 kHz - 969.231 kHz)' is not within the specified tolerance range '921.6 kHz +/- 3.937%, (885.313 kHz - 957.887 kHz)'.).
 * C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\UART_v2_50\UART_v2_50.cysch (Instance:IntClock)
 * D:\robot\git_code\robot_car\car.cydsn\car.cydwr (UART_JY_IntClock)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 3s.102ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.140ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  car.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\robot\git_code\robot_car\car.cydsn\car.cyprj -dcpsoc3 car.v -verilog
======================================================================

======================================================================
Compiling:  car.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\robot\git_code\robot_car\car.cydsn\car.cyprj -dcpsoc3 car.v -verilog
======================================================================

======================================================================
Compiling:  car.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\robot\git_code\robot_car\car.cydsn\car.cyprj -dcpsoc3 -verilog car.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Mon Dec 19 14:29:11 2016


======================================================================
Compiling:  car.v
Program  :   vpp
Options  :    -yv2 -q10 car.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Mon Dec 19 14:29:11 2016

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\ADC_AMUX_v2_0\ADC_AMUX_v2_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bADC_SAR_SEQ_v2_0\bADC_SAR_SEQ_v2_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'car.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
car.v (line 1092, col 82):  Note: Substituting module 'cmp_vv_vv' for '='.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  car.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\robot\git_code\robot_car\car.cydsn\car.cyprj -dcpsoc3 -verilog car.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Mon Dec 19 14:29:12 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\robot\git_code\robot_car\car.cydsn\codegentemp\car.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'D:\robot\git_code\robot_car\car.cydsn\codegentemp\car.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\ADC_AMUX_v2_0\ADC_AMUX_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bADC_SAR_SEQ_v2_0\bADC_SAR_SEQ_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  car.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\robot\git_code\robot_car\car.cydsn\car.cyprj -dcpsoc3 -verilog car.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Mon Dec 19 14:29:13 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\robot\git_code\robot_car\car.cydsn\codegentemp\car.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'D:\robot\git_code\robot_car\car.cydsn\codegentemp\car.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\ADC_AMUX_v2_0\ADC_AMUX_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bADC_SAR_SEQ_v2_0\bADC_SAR_SEQ_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\UART_net:BUART:reset_sr\
	\UART_net:BUART:sRX:s23Poll:MODULE_2:g2:a0:b_1\
	\UART_net:BUART:sRX:s23Poll:MODULE_2:g2:a0:b_0\
	\UART_net:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	\UART_net:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_0\
	Net_2133
	\UART_net:BUART:sRX:MODULE_5:g2:a0:gta_0\
	\UART_net:BUART:sRX:MODULE_6:g1:a0:gx:u0:albi_1\
	\UART_net:BUART:sRX:MODULE_6:g1:a0:gx:u0:agbi_1\
	\UART_net:BUART:sRX:MODULE_6:g1:a0:gx:u0:lt_0\
	\UART_net:BUART:sRX:MODULE_6:g1:a0:gx:u0:gt_0\
	\UART_net:BUART:sRX:MODULE_6:g1:a0:gx:u0:lti_0\
	\UART_net:BUART:sRX:MODULE_6:g1:a0:gx:u0:gti_0\
	\UART_net:BUART:sRX:MODULE_6:g1:a0:gx:u0:albi_0\
	\UART_net:BUART:sRX:MODULE_6:g1:a0:gx:u0:agbi_0\
	\UART_net:BUART:sRX:MODULE_6:g1:a0:xeq\
	\UART_net:BUART:sRX:MODULE_6:g1:a0:xlt\
	\UART_net:BUART:sRX:MODULE_6:g1:a0:xlte\
	\UART_net:BUART:sRX:MODULE_6:g1:a0:xgt\
	\UART_net:BUART:sRX:MODULE_6:g1:a0:xgte\
	\UART_net:BUART:sRX:MODULE_6:lt\
	\UART_net:BUART:sRX:MODULE_6:eq\
	\UART_net:BUART:sRX:MODULE_6:gt\
	\UART_net:BUART:sRX:MODULE_6:gte\
	\UART_net:BUART:sRX:MODULE_6:lte\
	\PWM_MOTOR:PWMUDB:km_run\
	\PWM_MOTOR:PWMUDB:ctrl_cmpmode2_2\
	\PWM_MOTOR:PWMUDB:ctrl_cmpmode2_1\
	\PWM_MOTOR:PWMUDB:ctrl_cmpmode2_0\
	\PWM_MOTOR:PWMUDB:ctrl_cmpmode1_2\
	\PWM_MOTOR:PWMUDB:ctrl_cmpmode1_1\
	\PWM_MOTOR:PWMUDB:ctrl_cmpmode1_0\
	\PWM_MOTOR:PWMUDB:capt_rising\
	\PWM_MOTOR:PWMUDB:capt_falling\
	\PWM_MOTOR:PWMUDB:trig_rise\
	\PWM_MOTOR:PWMUDB:trig_fall\
	\PWM_MOTOR:PWMUDB:sc_kill\
	\PWM_MOTOR:PWMUDB:min_kill\
	\PWM_MOTOR:PWMUDB:km_tc\
	\PWM_MOTOR:PWMUDB:db_tc\
	\PWM_MOTOR:PWMUDB:dith_sel\
	\PWM_MOTOR:Net_101\
	\PWM_MOTOR:Net_96\
	\PWM_MOTOR:PWMUDB:MODULE_7:b_31\
	\PWM_MOTOR:PWMUDB:MODULE_7:b_30\
	\PWM_MOTOR:PWMUDB:MODULE_7:b_29\
	\PWM_MOTOR:PWMUDB:MODULE_7:b_28\
	\PWM_MOTOR:PWMUDB:MODULE_7:b_27\
	\PWM_MOTOR:PWMUDB:MODULE_7:b_26\
	\PWM_MOTOR:PWMUDB:MODULE_7:b_25\
	\PWM_MOTOR:PWMUDB:MODULE_7:b_24\
	\PWM_MOTOR:PWMUDB:MODULE_7:b_23\
	\PWM_MOTOR:PWMUDB:MODULE_7:b_22\
	\PWM_MOTOR:PWMUDB:MODULE_7:b_21\
	\PWM_MOTOR:PWMUDB:MODULE_7:b_20\
	\PWM_MOTOR:PWMUDB:MODULE_7:b_19\
	\PWM_MOTOR:PWMUDB:MODULE_7:b_18\
	\PWM_MOTOR:PWMUDB:MODULE_7:b_17\
	\PWM_MOTOR:PWMUDB:MODULE_7:b_16\
	\PWM_MOTOR:PWMUDB:MODULE_7:b_15\
	\PWM_MOTOR:PWMUDB:MODULE_7:b_14\
	\PWM_MOTOR:PWMUDB:MODULE_7:b_13\
	\PWM_MOTOR:PWMUDB:MODULE_7:b_12\
	\PWM_MOTOR:PWMUDB:MODULE_7:b_11\
	\PWM_MOTOR:PWMUDB:MODULE_7:b_10\
	\PWM_MOTOR:PWMUDB:MODULE_7:b_9\
	\PWM_MOTOR:PWMUDB:MODULE_7:b_8\
	\PWM_MOTOR:PWMUDB:MODULE_7:b_7\
	\PWM_MOTOR:PWMUDB:MODULE_7:b_6\
	\PWM_MOTOR:PWMUDB:MODULE_7:b_5\
	\PWM_MOTOR:PWMUDB:MODULE_7:b_4\
	\PWM_MOTOR:PWMUDB:MODULE_7:b_3\
	\PWM_MOTOR:PWMUDB:MODULE_7:b_2\
	\PWM_MOTOR:PWMUDB:MODULE_7:b_1\
	\PWM_MOTOR:PWMUDB:MODULE_7:b_0\
	\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:a_31\
	\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:a_30\
	\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:a_29\
	\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:a_28\
	\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:a_27\
	\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:a_26\
	\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:a_25\
	\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:a_24\
	\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:b_31\
	\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:b_30\
	\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:b_29\
	\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:b_28\
	\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:b_27\
	\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:b_26\
	\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:b_25\
	\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:b_24\
	\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:b_23\
	\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:b_22\
	\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:b_21\
	\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:b_20\
	\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:b_19\
	\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:b_18\
	\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:b_17\
	\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:b_16\
	\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:b_15\
	\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:b_14\
	\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:b_13\
	\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:b_12\
	\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:b_11\
	\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:b_10\
	\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:b_9\
	\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:b_8\
	\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:b_7\
	\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:b_6\
	\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:b_5\
	\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:b_4\
	\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:b_3\
	\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:b_2\
	\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:b_1\
	\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:b_0\
	\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:s_31\
	\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:s_30\
	\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:s_29\
	\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:s_28\
	\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:s_27\
	\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:s_26\
	\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:s_25\
	\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:s_24\
	\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:s_23\
	\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:s_22\
	\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:s_21\
	\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:s_20\
	\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:s_19\
	\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:s_18\
	\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:s_17\
	\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:s_16\
	\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:s_15\
	\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:s_14\
	\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:s_13\
	\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:s_12\
	\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:s_11\
	\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:s_10\
	\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:s_9\
	\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:s_8\
	\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:s_7\
	\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:s_6\
	\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:s_5\
	\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:s_4\
	\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:s_3\
	\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:s_2\
	\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_499
	Net_493
	Net_491
	\PWM_MOTOR:Net_113\
	\PWM_MOTOR:Net_107\
	\PWM_MOTOR:Net_114\
	\Timer_1:Net_260\
	Net_5350
	\Timer_1:TimerUDB:ctrl_ten\
	\Timer_1:TimerUDB:ctrl_cmode_0\
	\Timer_1:TimerUDB:ctrl_tmode_1\
	\Timer_1:TimerUDB:ctrl_tmode_0\
	\Timer_1:TimerUDB:ctrl_ic_1\
	\Timer_1:TimerUDB:ctrl_ic_0\
	Net_5391
	\Timer_1:TimerUDB:zeros_3\
	\Timer_1:TimerUDB:zeros_2\
	\Timer_1:Net_102\
	\Timer_1:Net_266\
	\UART_JY:BUART:reset_sr\
	Net_2115
	\UART_JY:BUART:sRX:s23Poll:MODULE_8:g2:a0:b_1\
	\UART_JY:BUART:sRX:s23Poll:MODULE_8:g2:a0:b_0\
	\UART_JY:BUART:sRX:s23Poll:MODULE_9:g2:a0:gta_0\
	\UART_JY:BUART:sRX:s23Poll:MODULE_10:g2:a0:gta_0\
	Net_2111
	\UART_JY:BUART:sRX:MODULE_11:g2:a0:gta_0\
	\UART_JY:BUART:sRX:MODULE_12:g1:a0:gx:u0:albi_1\
	\UART_JY:BUART:sRX:MODULE_12:g1:a0:gx:u0:agbi_1\
	\UART_JY:BUART:sRX:MODULE_12:g1:a0:gx:u0:lt_0\
	\UART_JY:BUART:sRX:MODULE_12:g1:a0:gx:u0:gt_0\
	\UART_JY:BUART:sRX:MODULE_12:g1:a0:gx:u0:lti_0\
	\UART_JY:BUART:sRX:MODULE_12:g1:a0:gx:u0:gti_0\
	\UART_JY:BUART:sRX:MODULE_12:g1:a0:gx:u0:albi_0\
	\UART_JY:BUART:sRX:MODULE_12:g1:a0:gx:u0:agbi_0\
	\UART_JY:BUART:sRX:MODULE_12:g1:a0:xeq\
	\UART_JY:BUART:sRX:MODULE_12:g1:a0:xlt\
	\UART_JY:BUART:sRX:MODULE_12:g1:a0:xlte\
	\UART_JY:BUART:sRX:MODULE_12:g1:a0:xgt\
	\UART_JY:BUART:sRX:MODULE_12:g1:a0:xgte\
	\UART_JY:BUART:sRX:MODULE_12:lt\
	\UART_JY:BUART:sRX:MODULE_12:eq\
	\UART_JY:BUART:sRX:MODULE_12:gt\
	\UART_JY:BUART:sRX:MODULE_12:gte\
	\UART_JY:BUART:sRX:MODULE_12:lte\
	\ADC:SAR:Net_221\
	\ADC:SAR:Net_381\
	\ADC:bSAR_SEQ:sw_soc\
	\ADC:soc_out\
	\ADC:Net_3905\
	\ADC:Net_3867\
	\ADC:MODULE_1:g1:a0:gx:u0:albi_2\
	\ADC:MODULE_1:g1:a0:gx:u0:agbi_2\
	\ADC:MODULE_1:g1:a0:gx:u0:albi_1\
	\ADC:MODULE_1:g1:a0:gx:u0:agbi_1\
	\ADC:MODULE_1:g1:a0:gx:u0:albi_0\
	\ADC:MODULE_1:g1:a0:gx:u0:agbi_0\
	\ADC:MODULE_1:g1:a0:xneq\
	\ADC:MODULE_1:g1:a0:xlt\
	\ADC:MODULE_1:g1:a0:xlte\
	\ADC:MODULE_1:g1:a0:xgt\
	\ADC:MODULE_1:g1:a0:xgte\
	\ADC:MODULE_1:lt\
	\ADC:MODULE_1:gt\
	\ADC:MODULE_1:gte\
	\ADC:MODULE_1:lte\
	\ADC:MODULE_1:neq\
	\SRF_05_Timer_1:Net_260\
	Net_7037
	Net_7040
	\SRF_05_Timer_1:Net_53\
	\SRF_05_Timer_1:TimerUDB:ctrl_ten\
	\SRF_05_Timer_1:TimerUDB:ctrl_tmode_1\
	\SRF_05_Timer_1:TimerUDB:ctrl_tmode_0\
	\SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:albi_1\
	\SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:agbi_1\
	\SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:lt_0\
	\SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:gt_0\
	\SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:lt_1\
	\SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:gt_1\
	\SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:lti_0\
	\SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:gti_0\
	\SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:albi_0\
	\SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:agbi_0\
	\SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_13:g1:a0:xneq\
	\SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_13:g1:a0:xlt\
	\SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_13:g1:a0:xlte\
	\SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_13:g1:a0:xgt\
	\SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_13:g1:a0:xgte\
	\SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_13:lt\
	\SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_13:gt\
	\SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_13:gte\
	\SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_13:lte\
	\SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_13:neq\
	\SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_14:g2:a0:b_1\
	\SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_14:g2:a0:b_0\
	\SRF_05_Timer_1:TimerUDB:zeros_3\
	\SRF_05_Timer_1:TimerUDB:zeros_2\
	\SRF_05_Timer_1:Net_102\
	\SRF_05_Timer_1:Net_266\
	\SRF_05_Timer:Net_260\
	Net_5375
	Net_5378
	\SRF_05_Timer:Net_53\
	\SRF_05_Timer:TimerUDB:ctrl_ten\
	\SRF_05_Timer:TimerUDB:ctrl_tmode_1\
	\SRF_05_Timer:TimerUDB:ctrl_tmode_0\
	\SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_15:g1:a0:gx:u0:albi_1\
	\SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_15:g1:a0:gx:u0:agbi_1\
	\SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_15:g1:a0:gx:u0:lt_0\
	\SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_15:g1:a0:gx:u0:gt_0\
	\SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_15:g1:a0:gx:u0:lt_1\
	\SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_15:g1:a0:gx:u0:gt_1\
	\SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_15:g1:a0:gx:u0:lti_0\
	\SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_15:g1:a0:gx:u0:gti_0\
	\SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_15:g1:a0:gx:u0:albi_0\
	\SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_15:g1:a0:gx:u0:agbi_0\
	\SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_15:g1:a0:xneq\
	\SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_15:g1:a0:xlt\
	\SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_15:g1:a0:xlte\
	\SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_15:g1:a0:xgt\
	\SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_15:g1:a0:xgte\
	\SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_15:lt\
	\SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_15:gt\
	\SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_15:gte\
	\SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_15:lte\
	\SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_15:neq\
	\SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_16:g2:a0:b_1\
	\SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_16:g2:a0:b_0\
	\SRF_05_Timer:TimerUDB:zeros_3\
	\SRF_05_Timer:TimerUDB:zeros_2\
	\SRF_05_Timer:Net_102\
	\SRF_05_Timer:Net_266\
	\QuadDec_1:Net_1129\
	\QuadDec_1:Cnt16:Net_82\
	\QuadDec_1:Cnt16:Net_95\
	\QuadDec_1:Cnt16:Net_91\
	\QuadDec_1:Cnt16:Net_102\
	\QuadDec_1:Cnt16:CounterUDB:ctrl_cmod_2\
	\QuadDec_1:Cnt16:CounterUDB:ctrl_cmod_1\
	\QuadDec_1:Cnt16:CounterUDB:ctrl_cmod_0\
	Net_15503
	Net_15500
	\PWM_LED_1:Net_114\
	Net_15513
	Net_15510
	\PWM_LED_3:Net_114\
	Net_15523
	Net_15520
	\PWM_LED_2:Net_114\
	Net_15533
	Net_15530
	\PWM_LED_4:Net_114\

    Synthesized names
	\PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_7_31\
	\PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_7_30\
	\PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_7_29\
	\PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_7_28\
	\PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_7_27\
	\PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_7_26\
	\PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_7_25\
	\PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_7_24\
	\PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_7_23\
	\PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_7_22\
	\PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_7_21\
	\PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_7_20\
	\PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_7_19\
	\PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_7_18\
	\PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_7_17\
	\PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_7_16\
	\PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_7_15\
	\PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_7_14\
	\PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_7_13\
	\PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_7_12\
	\PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_7_11\
	\PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_7_10\
	\PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_7_9\
	\PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_7_8\
	\PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_7_7\
	\PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_7_6\
	\PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_7_5\
	\PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_7_4\
	\PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_7_3\
	\PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_7_2\

Deleted 305 User equations/components.
Deleted 30 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_net:BUART:HalfDuplexSend\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \UART_net:BUART:FinalParityType_1\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \UART_net:BUART:FinalParityType_0\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \UART_net:BUART:FinalAddrMode_2\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \UART_net:BUART:FinalAddrMode_1\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \UART_net:BUART:FinalAddrMode_0\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \UART_net:BUART:tx_ctrl_mark\ to \UART_net:BUART:tx_hd_send_break\
Aliasing zero to \UART_net:BUART:tx_hd_send_break\
Aliasing \UART_net:BUART:tx_status_6\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \UART_net:BUART:tx_status_5\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \UART_net:BUART:tx_status_4\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \UART_net:BUART:rx_count7_bit8_wire\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \UART_net:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing MODIN4_1 to MODIN3_1
Aliasing MODIN4_0 to MODIN3_0
Aliasing \UART_net:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \UART_net:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to one
Aliasing MODIN5_1 to MODIN3_1
Aliasing MODIN5_0 to MODIN3_0
Aliasing \UART_net:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\ to one
Aliasing \UART_net:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \UART_net:BUART:rx_status_1\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \UART_net:BUART:sRX:MODULE_5:g2:a0:newa_6\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \UART_net:BUART:sRX:MODULE_5:g2:a0:newa_5\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \UART_net:BUART:sRX:MODULE_5:g2:a0:newa_4\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \UART_net:BUART:sRX:MODULE_5:g2:a0:newb_6\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \UART_net:BUART:sRX:MODULE_5:g2:a0:newb_5\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \UART_net:BUART:sRX:MODULE_5:g2:a0:newb_4\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \UART_net:BUART:sRX:MODULE_5:g2:a0:newb_3\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \UART_net:BUART:sRX:MODULE_5:g2:a0:newb_2\ to one
Aliasing \UART_net:BUART:sRX:MODULE_5:g2:a0:newb_1\ to one
Aliasing \UART_net:BUART:sRX:MODULE_5:g2:a0:newb_0\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \UART_net:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__Rx_net_net_0 to one
Aliasing tmpOE__Tx_net_net_0 to one
Aliasing tmpOE__L_PWM_1_net_0 to one
Aliasing \PWM_MOTOR:PWMUDB:hwCapture\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \PWM_MOTOR:PWMUDB:trig_out\ to one
Aliasing Net_490 to \UART_net:BUART:tx_hd_send_break\
Aliasing \PWM_MOTOR:PWMUDB:runmode_enable\\S\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \PWM_MOTOR:PWMUDB:ltch_kill_reg\\R\ to \PWM_MOTOR:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOTOR:PWMUDB:ltch_kill_reg\\S\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \PWM_MOTOR:PWMUDB:min_kill_reg\\R\ to \PWM_MOTOR:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOTOR:PWMUDB:min_kill_reg\\S\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \PWM_MOTOR:PWMUDB:final_kill\ to one
Aliasing \PWM_MOTOR:PWMUDB:dith_count_1\\R\ to \PWM_MOTOR:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOTOR:PWMUDB:dith_count_1\\S\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \PWM_MOTOR:PWMUDB:dith_count_0\\R\ to \PWM_MOTOR:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOTOR:PWMUDB:dith_count_0\\S\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \PWM_MOTOR:PWMUDB:cs_addr_0\ to \PWM_MOTOR:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOTOR:PWMUDB:pwm_temp\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:a_23\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:a_22\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:a_21\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:a_20\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:a_19\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:a_18\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:a_17\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:a_16\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:a_15\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:a_14\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:a_13\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:a_12\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:a_11\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:a_10\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:a_9\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:a_8\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:a_7\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:a_6\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:a_5\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:a_4\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:a_3\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:a_2\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__R_PWM_1_net_0 to one
Aliasing tmpOE__L_IN_1_net_0 to one
Aliasing tmpOE__L_IN_2_net_0 to one
Aliasing tmpOE__R_IN_1_net_0 to one
Aliasing tmpOE__R_IN_2_net_0 to one
Aliasing Net_5330 to \UART_net:BUART:tx_hd_send_break\
Aliasing \Timer_1:TimerUDB:ctrl_cmode_1\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \Timer_1:TimerUDB:trigger_enable\ to one
Aliasing \Timer_1:TimerUDB:status_6\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \Timer_1:TimerUDB:status_5\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \Timer_1:TimerUDB:status_4\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \Timer_1:TimerUDB:status_0\ to \Timer_1:TimerUDB:tc_i\
Aliasing \UART_JY:BUART:tx_hd_send_break\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \UART_JY:BUART:HalfDuplexSend\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \UART_JY:BUART:FinalParityType_1\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \UART_JY:BUART:FinalParityType_0\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \UART_JY:BUART:FinalAddrMode_2\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \UART_JY:BUART:FinalAddrMode_1\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \UART_JY:BUART:FinalAddrMode_0\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \UART_JY:BUART:tx_ctrl_mark\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \UART_JY:BUART:tx_status_6\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \UART_JY:BUART:tx_status_5\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \UART_JY:BUART:tx_status_4\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \UART_JY:BUART:rx_count7_bit8_wire\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \UART_JY:BUART:sRX:s23Poll:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \UART_JY:BUART:sRX:s23Poll:MODIN9_1\ to \UART_JY:BUART:sRX:s23Poll:MODIN8_1\
Aliasing \UART_JY:BUART:sRX:s23Poll:MODIN9_0\ to \UART_JY:BUART:sRX:s23Poll:MODIN8_0\
Aliasing \UART_JY:BUART:sRX:s23Poll:MODULE_9:g2:a0:newb_1\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \UART_JY:BUART:sRX:s23Poll:MODULE_9:g2:a0:newb_0\ to one
Aliasing \UART_JY:BUART:sRX:s23Poll:MODIN10_1\ to \UART_JY:BUART:sRX:s23Poll:MODIN8_1\
Aliasing \UART_JY:BUART:sRX:s23Poll:MODIN10_0\ to \UART_JY:BUART:sRX:s23Poll:MODIN8_0\
Aliasing \UART_JY:BUART:sRX:s23Poll:MODULE_10:g2:a0:newb_1\ to one
Aliasing \UART_JY:BUART:sRX:s23Poll:MODULE_10:g2:a0:newb_0\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \UART_JY:BUART:rx_status_1\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \UART_JY:BUART:sRX:MODULE_11:g2:a0:newa_6\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \UART_JY:BUART:sRX:MODULE_11:g2:a0:newa_5\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \UART_JY:BUART:sRX:MODULE_11:g2:a0:newa_4\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \UART_JY:BUART:sRX:MODULE_11:g2:a0:newb_6\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \UART_JY:BUART:sRX:MODULE_11:g2:a0:newb_5\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \UART_JY:BUART:sRX:MODULE_11:g2:a0:newb_4\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \UART_JY:BUART:sRX:MODULE_11:g2:a0:newb_3\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \UART_JY:BUART:sRX:MODULE_11:g2:a0:newb_2\ to one
Aliasing \UART_JY:BUART:sRX:MODULE_11:g2:a0:newb_1\ to one
Aliasing \UART_JY:BUART:sRX:MODULE_11:g2:a0:newb_0\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \UART_JY:BUART:sRX:MODULE_12:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__Rx_JY_net_0 to one
Aliasing tmpOE__Tx_JY_net_0 to one
Aliasing tmpOE__LED1_net_0 to one
Aliasing tmpOE__LED2_net_0 to one
Aliasing tmpOE__LED3_net_0 to one
Aliasing tmpOE__LED4_net_0 to one
Aliasing tmpOE__LED5_net_0 to one
Aliasing tmpOE__LED6_net_0 to one
Aliasing tmpOE__LED7_net_0 to one
Aliasing tmpOE__LED8_net_0 to one
Aliasing tmpOE__IN_C_net_0 to one
Aliasing tmpOE__IN_D_net_0 to one
Aliasing \ADC:AMuxHw_2_Decoder_enable\ to one
Aliasing \ADC:SAR:vp_ctl_0\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \ADC:SAR:vp_ctl_2\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \ADC:SAR:vn_ctl_1\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \ADC:SAR:vn_ctl_3\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \ADC:SAR:vp_ctl_1\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \ADC:SAR:vp_ctl_3\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \ADC:SAR:vn_ctl_0\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \ADC:SAR:vn_ctl_2\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \ADC:SAR:soc\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \ADC:bSAR_SEQ:status_7\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \ADC:bSAR_SEQ:status_6\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \ADC:bSAR_SEQ:status_5\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \ADC:bSAR_SEQ:status_4\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \ADC:bSAR_SEQ:status_3\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \ADC:bSAR_SEQ:status_2\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \ADC:bSAR_SEQ:status_1\ to \UART_net:BUART:tx_hd_send_break\
Aliasing Net_4135 to \ADC:bSAR_SEQ:status_0\
Aliasing \ADC:MODULE_1:g1:a0:gx:u0:aeqb_0\ to one
Aliasing Net_5382 to \UART_net:BUART:tx_hd_send_break\
Aliasing \SRF_05_Timer_1:TimerUDB:ctrl_cmode_1\ to one
Aliasing \SRF_05_Timer_1:TimerUDB:ctrl_cmode_0\ to one
Aliasing \SRF_05_Timer_1:TimerUDB:trigger_enable\ to one
Aliasing \SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:aeqb_0\ to one
Aliasing MODIN14_1 to MODIN12_1
Aliasing MODIN14_0 to MODIN12_0
Aliasing \SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_14:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \SRF_05_Timer_1:TimerUDB:status_6\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \SRF_05_Timer_1:TimerUDB:status_5\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \SRF_05_Timer_1:TimerUDB:status_4\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \SRF_05_Timer_1:TimerUDB:status_0\ to \SRF_05_Timer_1:TimerUDB:tc_i\
Aliasing tmpOE__CONTRAL_LIDAR_net_0 to one
Aliasing tmpOE__debug_time_net_0 to one
Aliasing tmpOE__PTZ_UP_EN_net_0 to one
Aliasing tmpOE__PTZ_UP_STEP_net_0 to one
Aliasing tmpOE__PTZ_UP_DIR_net_0 to one
Aliasing tmpOE__PTZ_DOWN_EN_net_0 to one
Aliasing tmpOE__PTZ_DOWN_STEP_net_0 to one
Aliasing tmpOE__PTZ_DOWN_DIR_net_0 to one
Aliasing tmpOE__IN_P_net_0 to one
Aliasing \SRF_05_Timer:TimerUDB:ctrl_cmode_1\ to one
Aliasing \SRF_05_Timer:TimerUDB:ctrl_cmode_0\ to one
Aliasing \SRF_05_Timer:TimerUDB:trigger_enable\ to one
Aliasing Net_4768 to \UART_net:BUART:tx_hd_send_break\
Aliasing \SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_15:g1:a0:gx:u0:aeqb_0\ to one
Aliasing \SRF_05_Timer:TimerUDB:sIntCapCount:MODIN17_1\ to \SRF_05_Timer:TimerUDB:sIntCapCount:MODIN15_1\
Aliasing \SRF_05_Timer:TimerUDB:sIntCapCount:MODIN17_0\ to \SRF_05_Timer:TimerUDB:sIntCapCount:MODIN15_0\
Aliasing \SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_16:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \SRF_05_Timer:TimerUDB:status_6\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \SRF_05_Timer:TimerUDB:status_5\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \SRF_05_Timer:TimerUDB:status_4\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \SRF_05_Timer:TimerUDB:status_0\ to \SRF_05_Timer:TimerUDB:tc_i\
Aliasing tmpOE__SRF_ECHO_1_net_0 to one
Aliasing tmpOE__SRF_TRG_1_net_0 to one
Aliasing tmpOE__SRF_ECHO_2_net_0 to one
Aliasing tmpOE__SRF_TRG_2_net_0 to one
Aliasing tmpOE__CHANGE_PWR_net_0 to one
Aliasing tmpOE__Pin_1_net_0 to one
Aliasing \QuadDec_1:Cnt16:CounterUDB:ctrl_capmode_1\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \QuadDec_1:Cnt16:CounterUDB:ctrl_capmode_0\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \QuadDec_1:Cnt16:CounterUDB:capt_rising\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \QuadDec_1:Cnt16:CounterUDB:underflow\ to \QuadDec_1:Cnt16:CounterUDB:status_1\
Aliasing \QuadDec_1:Cnt16:CounterUDB:tc_i\ to \QuadDec_1:Cnt16:CounterUDB:reload_tc\
Aliasing \QuadDec_1:bQuadDec:status_4\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \QuadDec_1:bQuadDec:status_5\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \QuadDec_1:bQuadDec:status_6\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \QuadDec_1:Net_1229\ to one
Aliasing tmpOE__Pin_2_net_0 to one
Aliasing \PWM_LED_1:Net_113\ to one
Aliasing Net_9655 to \UART_net:BUART:tx_hd_send_break\
Aliasing Net_7727 to \UART_net:BUART:tx_hd_send_break\
Aliasing \PWM_LED_3:Net_113\ to one
Aliasing Net_12483 to \UART_net:BUART:tx_hd_send_break\
Aliasing Net_12418 to \UART_net:BUART:tx_hd_send_break\
Aliasing \PWM_LED_2:Net_113\ to one
Aliasing \PWM_LED_4:Net_107\ to \PWM_LED_3:Net_107\
Aliasing \PWM_LED_4:Net_113\ to one
Aliasing \UART_net:BUART:reset_reg\\D\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \UART_net:BUART:rx_break_status\\D\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \PWM_MOTOR:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_MOTOR:PWMUDB:prevCapture\\D\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \PWM_MOTOR:PWMUDB:trig_last\\D\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \PWM_MOTOR:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \Timer_1:TimerUDB:capture_last\\D\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \Timer_1:TimerUDB:hwEnable_reg\\D\ to \Timer_1:TimerUDB:run_mode\
Aliasing \Timer_1:TimerUDB:capture_out_reg_i\\D\ to \Timer_1:TimerUDB:capt_fifo_load_int\
Aliasing \UART_JY:BUART:reset_reg\\D\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \UART_JY:BUART:rx_break_status\\D\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \ADC:AMuxHw_2_Decoder_old_id_5\\D\ to \ADC:MODIN1_5\
Aliasing \ADC:AMuxHw_2_Decoder_old_id_4\\D\ to \ADC:MODIN1_4\
Aliasing \ADC:AMuxHw_2_Decoder_old_id_3\\D\ to \ADC:MODIN1_3\
Aliasing \ADC:AMuxHw_2_Decoder_old_id_2\\D\ to \ADC:MODIN1_2\
Aliasing \ADC:AMuxHw_2_Decoder_old_id_1\\D\ to \ADC:MODIN1_1\
Aliasing \ADC:AMuxHw_2_Decoder_old_id_0\\D\ to \ADC:MODIN1_0\
Aliasing \SRF_05_Timer_1:TimerUDB:hwEnable_reg\\D\ to \SRF_05_Timer_1:TimerUDB:run_mode\
Aliasing \SRF_05_Timer:TimerUDB:hwEnable_reg\\D\ to \SRF_05_Timer:TimerUDB:run_mode\
Aliasing \QuadDec_1:Cnt16:CounterUDB:prevCapture\\D\ to \UART_net:BUART:tx_hd_send_break\
Aliasing \QuadDec_1:Cnt16:CounterUDB:cmp_out_reg_i\\D\ to \QuadDec_1:Cnt16:CounterUDB:prevCompare\\D\
Removing Lhs of wire \UART_net:Net_61\[2] = \UART_net:Net_9\[1]
Removing Lhs of wire \UART_net:BUART:HalfDuplexSend\[8] = \UART_net:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \UART_net:BUART:FinalParityType_1\[9] = \UART_net:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \UART_net:BUART:FinalParityType_0\[10] = \UART_net:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \UART_net:BUART:FinalAddrMode_2\[11] = \UART_net:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \UART_net:BUART:FinalAddrMode_1\[12] = \UART_net:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \UART_net:BUART:FinalAddrMode_0\[13] = \UART_net:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \UART_net:BUART:tx_ctrl_mark\[14] = \UART_net:BUART:tx_hd_send_break\[7]
Removing Rhs of wire Net_38[19] = \UART_net:BUART:tx_interrupt_out\[20]
Removing Rhs of wire Net_53[21] = \UART_net:BUART:rx_interrupt_out\[22]
Removing Rhs of wire \UART_net:BUART:tx_bitclk_enable_pre\[26] = \UART_net:BUART:tx_bitclk_dp\[63]
Removing Rhs of wire zero[27] = \UART_net:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \UART_net:BUART:tx_counter_tc\[73] = \UART_net:BUART:tx_counter_dp\[64]
Removing Lhs of wire \UART_net:BUART:tx_status_6\[74] = zero[27]
Removing Lhs of wire \UART_net:BUART:tx_status_5\[75] = zero[27]
Removing Lhs of wire \UART_net:BUART:tx_status_4\[76] = zero[27]
Removing Lhs of wire \UART_net:BUART:tx_status_1\[78] = \UART_net:BUART:tx_fifo_empty\[41]
Removing Lhs of wire \UART_net:BUART:tx_status_3\[80] = \UART_net:BUART:tx_fifo_notfull\[40]
Removing Lhs of wire \UART_net:BUART:rx_count7_bit8_wire\[140] = zero[27]
Removing Rhs of wire add_vv_vv_MODGEN_2_1[148] = \UART_net:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\[159]
Removing Rhs of wire add_vv_vv_MODGEN_2_0[150] = \UART_net:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\[160]
Removing Lhs of wire cmp_vv_vv_MODGEN_3[151] = \UART_net:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[176]
Removing Lhs of wire cmp_vv_vv_MODGEN_4[152] = \UART_net:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\[190]
Removing Lhs of wire \UART_net:BUART:sRX:s23Poll:MODULE_2:g2:a0:a_1\[153] = MODIN3_1[154]
Removing Rhs of wire MODIN3_1[154] = \UART_net:BUART:pollcount_1\[146]
Removing Lhs of wire \UART_net:BUART:sRX:s23Poll:MODULE_2:g2:a0:a_0\[155] = MODIN3_0[156]
Removing Rhs of wire MODIN3_0[156] = \UART_net:BUART:pollcount_0\[149]
Removing Lhs of wire \UART_net:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[162] = one[4]
Removing Lhs of wire \UART_net:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[163] = one[4]
Removing Lhs of wire \UART_net:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[164] = MODIN3_1[154]
Removing Lhs of wire MODIN4_1[165] = MODIN3_1[154]
Removing Lhs of wire \UART_net:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[166] = MODIN3_0[156]
Removing Lhs of wire MODIN4_0[167] = MODIN3_0[156]
Removing Lhs of wire \UART_net:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[168] = zero[27]
Removing Lhs of wire \UART_net:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[169] = one[4]
Removing Lhs of wire \UART_net:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[170] = MODIN3_1[154]
Removing Lhs of wire \UART_net:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[171] = MODIN3_0[156]
Removing Lhs of wire \UART_net:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[172] = zero[27]
Removing Lhs of wire \UART_net:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[173] = one[4]
Removing Lhs of wire \UART_net:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_1\[178] = MODIN3_1[154]
Removing Lhs of wire MODIN5_1[179] = MODIN3_1[154]
Removing Lhs of wire \UART_net:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_0\[180] = MODIN3_0[156]
Removing Lhs of wire MODIN5_0[181] = MODIN3_0[156]
Removing Lhs of wire \UART_net:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\[182] = one[4]
Removing Lhs of wire \UART_net:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\[183] = zero[27]
Removing Lhs of wire \UART_net:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_1\[184] = MODIN3_1[154]
Removing Lhs of wire \UART_net:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_0\[185] = MODIN3_0[156]
Removing Lhs of wire \UART_net:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_1\[186] = one[4]
Removing Lhs of wire \UART_net:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_0\[187] = zero[27]
Removing Lhs of wire \UART_net:BUART:rx_status_1\[194] = zero[27]
Removing Rhs of wire \UART_net:BUART:rx_status_2\[195] = \UART_net:BUART:rx_parity_error_status\[196]
Removing Rhs of wire \UART_net:BUART:rx_status_3\[197] = \UART_net:BUART:rx_stop_bit_error\[198]
Removing Lhs of wire cmp_vv_vv_MODGEN_5[208] = \UART_net:BUART:sRX:MODULE_5:g2:a0:lta_0\[257]
Removing Lhs of wire cmp_vv_vv_MODGEN_6[212] = \UART_net:BUART:sRX:MODULE_6:g1:a0:xneq\[279]
Removing Lhs of wire \UART_net:BUART:sRX:MODULE_5:g2:a0:newa_6\[213] = zero[27]
Removing Lhs of wire \UART_net:BUART:sRX:MODULE_5:g2:a0:newa_5\[214] = zero[27]
Removing Lhs of wire \UART_net:BUART:sRX:MODULE_5:g2:a0:newa_4\[215] = zero[27]
Removing Lhs of wire \UART_net:BUART:sRX:MODULE_5:g2:a0:newa_3\[216] = MODIN6_6[217]
Removing Rhs of wire MODIN6_6[217] = \UART_net:BUART:rx_count_6\[135]
Removing Lhs of wire \UART_net:BUART:sRX:MODULE_5:g2:a0:newa_2\[218] = MODIN6_5[219]
Removing Rhs of wire MODIN6_5[219] = \UART_net:BUART:rx_count_5\[136]
Removing Lhs of wire \UART_net:BUART:sRX:MODULE_5:g2:a0:newa_1\[220] = MODIN6_4[221]
Removing Rhs of wire MODIN6_4[221] = \UART_net:BUART:rx_count_4\[137]
Removing Lhs of wire \UART_net:BUART:sRX:MODULE_5:g2:a0:newa_0\[222] = MODIN6_3[223]
Removing Rhs of wire MODIN6_3[223] = \UART_net:BUART:rx_count_3\[138]
Removing Lhs of wire \UART_net:BUART:sRX:MODULE_5:g2:a0:newb_6\[224] = zero[27]
Removing Lhs of wire \UART_net:BUART:sRX:MODULE_5:g2:a0:newb_5\[225] = zero[27]
Removing Lhs of wire \UART_net:BUART:sRX:MODULE_5:g2:a0:newb_4\[226] = zero[27]
Removing Lhs of wire \UART_net:BUART:sRX:MODULE_5:g2:a0:newb_3\[227] = zero[27]
Removing Lhs of wire \UART_net:BUART:sRX:MODULE_5:g2:a0:newb_2\[228] = one[4]
Removing Lhs of wire \UART_net:BUART:sRX:MODULE_5:g2:a0:newb_1\[229] = one[4]
Removing Lhs of wire \UART_net:BUART:sRX:MODULE_5:g2:a0:newb_0\[230] = zero[27]
Removing Lhs of wire \UART_net:BUART:sRX:MODULE_5:g2:a0:dataa_6\[231] = zero[27]
Removing Lhs of wire \UART_net:BUART:sRX:MODULE_5:g2:a0:dataa_5\[232] = zero[27]
Removing Lhs of wire \UART_net:BUART:sRX:MODULE_5:g2:a0:dataa_4\[233] = zero[27]
Removing Lhs of wire \UART_net:BUART:sRX:MODULE_5:g2:a0:dataa_3\[234] = MODIN6_6[217]
Removing Lhs of wire \UART_net:BUART:sRX:MODULE_5:g2:a0:dataa_2\[235] = MODIN6_5[219]
Removing Lhs of wire \UART_net:BUART:sRX:MODULE_5:g2:a0:dataa_1\[236] = MODIN6_4[221]
Removing Lhs of wire \UART_net:BUART:sRX:MODULE_5:g2:a0:dataa_0\[237] = MODIN6_3[223]
Removing Lhs of wire \UART_net:BUART:sRX:MODULE_5:g2:a0:datab_6\[238] = zero[27]
Removing Lhs of wire \UART_net:BUART:sRX:MODULE_5:g2:a0:datab_5\[239] = zero[27]
Removing Lhs of wire \UART_net:BUART:sRX:MODULE_5:g2:a0:datab_4\[240] = zero[27]
Removing Lhs of wire \UART_net:BUART:sRX:MODULE_5:g2:a0:datab_3\[241] = zero[27]
Removing Lhs of wire \UART_net:BUART:sRX:MODULE_5:g2:a0:datab_2\[242] = one[4]
Removing Lhs of wire \UART_net:BUART:sRX:MODULE_5:g2:a0:datab_1\[243] = one[4]
Removing Lhs of wire \UART_net:BUART:sRX:MODULE_5:g2:a0:datab_0\[244] = zero[27]
Removing Lhs of wire \UART_net:BUART:sRX:MODULE_6:g1:a0:newa_0\[259] = \UART_net:BUART:rx_postpoll\[94]
Removing Lhs of wire \UART_net:BUART:sRX:MODULE_6:g1:a0:newb_0\[260] = \UART_net:BUART:rx_parity_bit\[211]
Removing Lhs of wire \UART_net:BUART:sRX:MODULE_6:g1:a0:dataa_0\[261] = \UART_net:BUART:rx_postpoll\[94]
Removing Lhs of wire \UART_net:BUART:sRX:MODULE_6:g1:a0:datab_0\[262] = \UART_net:BUART:rx_parity_bit\[211]
Removing Lhs of wire \UART_net:BUART:sRX:MODULE_6:g1:a0:gx:u0:a_0\[263] = \UART_net:BUART:rx_postpoll\[94]
Removing Lhs of wire \UART_net:BUART:sRX:MODULE_6:g1:a0:gx:u0:b_0\[264] = \UART_net:BUART:rx_parity_bit\[211]
Removing Lhs of wire \UART_net:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_0\[266] = one[4]
Removing Lhs of wire \UART_net:BUART:sRX:MODULE_6:g1:a0:gx:u0:eq_0\[267] = \UART_net:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\[265]
Removing Lhs of wire \UART_net:BUART:sRX:MODULE_6:g1:a0:gx:u0:eqi_0\[268] = \UART_net:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\[265]
Removing Lhs of wire tmpOE__Rx_net_net_0[290] = one[4]
Removing Lhs of wire tmpOE__Tx_net_net_0[295] = one[4]
Removing Lhs of wire tmpOE__L_PWM_1_net_0[302] = one[4]
Removing Rhs of wire Net_4236[303] = \PWM_MOTOR:PWMUDB:pwm1_i_reg\[452]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:ctrl_enable\[322] = \PWM_MOTOR:PWMUDB:control_7\[314]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:hwCapture\[332] = zero[27]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:hwEnable\[333] = \PWM_MOTOR:PWMUDB:control_7\[314]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:trig_out\[337] = one[4]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:runmode_enable\\R\[339] = zero[27]
Removing Lhs of wire Net_490[340] = zero[27]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:runmode_enable\\S\[341] = zero[27]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:final_enable\[342] = \PWM_MOTOR:PWMUDB:runmode_enable\[338]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:ltch_kill_reg\\R\[346] = zero[27]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:ltch_kill_reg\\S\[347] = zero[27]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:min_kill_reg\\R\[348] = zero[27]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:min_kill_reg\\S\[349] = zero[27]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:final_kill\[352] = one[4]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_7_1\[356] = \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:s_1\[621]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_7_0\[358] = \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:s_0\[622]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:dith_count_1\\R\[359] = zero[27]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:dith_count_1\\S\[360] = zero[27]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:dith_count_0\\R\[361] = zero[27]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:dith_count_0\\S\[362] = zero[27]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:cs_addr_2\[364] = \PWM_MOTOR:PWMUDB:tc_i\[344]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:cs_addr_1\[365] = \PWM_MOTOR:PWMUDB:runmode_enable\[338]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:cs_addr_0\[366] = zero[27]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:compare1\[448] = \PWM_MOTOR:PWMUDB:cmp1_less\[418]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:compare2\[449] = \PWM_MOTOR:PWMUDB:cmp2_less\[421]
Removing Rhs of wire Net_13899[459] = \PWM_MOTOR:PWMUDB:pwm2_i_reg\[454]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:pwm_temp\[460] = zero[27]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:a_23\[503] = zero[27]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:a_22\[504] = zero[27]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:a_21\[505] = zero[27]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:a_20\[506] = zero[27]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:a_19\[507] = zero[27]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:a_18\[508] = zero[27]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:a_17\[509] = zero[27]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:a_16\[510] = zero[27]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:a_15\[511] = zero[27]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:a_14\[512] = zero[27]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:a_13\[513] = zero[27]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:a_12\[514] = zero[27]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:a_11\[515] = zero[27]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:a_10\[516] = zero[27]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:a_9\[517] = zero[27]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:a_8\[518] = zero[27]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:a_7\[519] = zero[27]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:a_6\[520] = zero[27]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:a_5\[521] = zero[27]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:a_4\[522] = zero[27]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:a_3\[523] = zero[27]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:a_2\[524] = zero[27]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:a_1\[525] = \PWM_MOTOR:PWMUDB:MODIN7_1\[526]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:MODIN7_1\[526] = \PWM_MOTOR:PWMUDB:dith_count_1\[355]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:a_0\[527] = \PWM_MOTOR:PWMUDB:MODIN7_0\[528]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:MODIN7_0\[528] = \PWM_MOTOR:PWMUDB:dith_count_0\[357]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\[660] = one[4]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\[661] = one[4]
Removing Lhs of wire tmpOE__R_PWM_1_net_0[671] = one[4]
Removing Lhs of wire tmpOE__L_IN_1_net_0[677] = one[4]
Removing Lhs of wire tmpOE__L_IN_2_net_0[683] = one[4]
Removing Lhs of wire tmpOE__R_IN_1_net_0[689] = one[4]
Removing Lhs of wire tmpOE__R_IN_2_net_0[695] = one[4]
Removing Lhs of wire Net_5330[702] = zero[27]
Removing Rhs of wire Net_591[706] = \Timer_1:Net_53\[707]
Removing Rhs of wire Net_591[706] = \Timer_1:TimerUDB:tc_reg_i\[739]
Removing Lhs of wire \Timer_1:TimerUDB:ctrl_enable\[721] = \Timer_1:TimerUDB:control_7\[713]
Removing Lhs of wire \Timer_1:TimerUDB:ctrl_cmode_1\[723] = zero[27]
Removing Rhs of wire \Timer_1:TimerUDB:timer_enable\[732] = \Timer_1:TimerUDB:runmode_enable\[744]
Removing Rhs of wire \Timer_1:TimerUDB:run_mode\[733] = \Timer_1:TimerUDB:hwEnable\[734]
Removing Lhs of wire \Timer_1:TimerUDB:run_mode\[733] = \Timer_1:TimerUDB:control_7\[713]
Removing Lhs of wire \Timer_1:TimerUDB:trigger_enable\[736] = one[4]
Removing Lhs of wire \Timer_1:TimerUDB:tc_i\[738] = \Timer_1:TimerUDB:status_tc\[735]
Removing Lhs of wire \Timer_1:TimerUDB:capt_fifo_load_int\[743] = \Timer_1:TimerUDB:capt_fifo_load\[731]
Removing Lhs of wire \Timer_1:TimerUDB:status_6\[746] = zero[27]
Removing Lhs of wire \Timer_1:TimerUDB:status_5\[747] = zero[27]
Removing Lhs of wire \Timer_1:TimerUDB:status_4\[748] = zero[27]
Removing Lhs of wire \Timer_1:TimerUDB:status_0\[749] = \Timer_1:TimerUDB:status_tc\[735]
Removing Lhs of wire \Timer_1:TimerUDB:status_1\[750] = \Timer_1:TimerUDB:capt_fifo_load\[731]
Removing Rhs of wire \Timer_1:TimerUDB:status_2\[751] = \Timer_1:TimerUDB:fifo_full\[752]
Removing Rhs of wire \Timer_1:TimerUDB:status_3\[753] = \Timer_1:TimerUDB:fifo_nempty\[754]
Removing Lhs of wire \Timer_1:TimerUDB:cs_addr_2\[756] = zero[27]
Removing Lhs of wire \Timer_1:TimerUDB:cs_addr_1\[757] = \Timer_1:TimerUDB:trig_reg\[745]
Removing Lhs of wire \Timer_1:TimerUDB:cs_addr_0\[758] = \Timer_1:TimerUDB:per_zero\[737]
Removing Lhs of wire \UART_JY:Net_61\[844] = \UART_JY:Net_9\[843]
Removing Lhs of wire \UART_JY:BUART:tx_hd_send_break\[848] = zero[27]
Removing Lhs of wire \UART_JY:BUART:HalfDuplexSend\[849] = zero[27]
Removing Lhs of wire \UART_JY:BUART:FinalParityType_1\[850] = zero[27]
Removing Lhs of wire \UART_JY:BUART:FinalParityType_0\[851] = zero[27]
Removing Lhs of wire \UART_JY:BUART:FinalAddrMode_2\[852] = zero[27]
Removing Lhs of wire \UART_JY:BUART:FinalAddrMode_1\[853] = zero[27]
Removing Lhs of wire \UART_JY:BUART:FinalAddrMode_0\[854] = zero[27]
Removing Lhs of wire \UART_JY:BUART:tx_ctrl_mark\[855] = zero[27]
Removing Rhs of wire Net_598[862] = \UART_JY:BUART:rx_interrupt_out\[863]
Removing Rhs of wire \UART_JY:BUART:tx_bitclk_enable_pre\[867] = \UART_JY:BUART:tx_bitclk_dp\[903]
Removing Lhs of wire \UART_JY:BUART:tx_counter_tc\[913] = \UART_JY:BUART:tx_counter_dp\[904]
Removing Lhs of wire \UART_JY:BUART:tx_status_6\[914] = zero[27]
Removing Lhs of wire \UART_JY:BUART:tx_status_5\[915] = zero[27]
Removing Lhs of wire \UART_JY:BUART:tx_status_4\[916] = zero[27]
Removing Lhs of wire \UART_JY:BUART:tx_status_1\[918] = \UART_JY:BUART:tx_fifo_empty\[881]
Removing Lhs of wire \UART_JY:BUART:tx_status_3\[920] = \UART_JY:BUART:tx_fifo_notfull\[880]
Removing Lhs of wire \UART_JY:BUART:rx_count7_bit8_wire\[980] = zero[27]
Removing Lhs of wire \UART_JY:BUART:sRX:s23Poll:add_vv_vv_MODGEN_8_1\[988] = \UART_JY:BUART:sRX:s23Poll:MODULE_8:g2:a0:s_1\[999]
Removing Lhs of wire \UART_JY:BUART:sRX:s23Poll:add_vv_vv_MODGEN_8_0\[990] = \UART_JY:BUART:sRX:s23Poll:MODULE_8:g2:a0:s_0\[1000]
Removing Lhs of wire \UART_JY:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_9\[991] = \UART_JY:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_0\[1016]
Removing Lhs of wire \UART_JY:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_10\[992] = \UART_JY:BUART:sRX:s23Poll:MODULE_10:g2:a0:lta_0\[1030]
Removing Lhs of wire \UART_JY:BUART:sRX:s23Poll:MODULE_8:g2:a0:a_1\[993] = \UART_JY:BUART:sRX:s23Poll:MODIN8_1\[994]
Removing Lhs of wire \UART_JY:BUART:sRX:s23Poll:MODIN8_1\[994] = \UART_JY:BUART:pollcount_1\[986]
Removing Lhs of wire \UART_JY:BUART:sRX:s23Poll:MODULE_8:g2:a0:a_0\[995] = \UART_JY:BUART:sRX:s23Poll:MODIN8_0\[996]
Removing Lhs of wire \UART_JY:BUART:sRX:s23Poll:MODIN8_0\[996] = \UART_JY:BUART:pollcount_0\[989]
Removing Lhs of wire \UART_JY:BUART:sRX:s23Poll:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_0\[1002] = one[4]
Removing Lhs of wire \UART_JY:BUART:sRX:s23Poll:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\[1003] = one[4]
Removing Lhs of wire \UART_JY:BUART:sRX:s23Poll:MODULE_9:g2:a0:newa_1\[1004] = \UART_JY:BUART:pollcount_1\[986]
Removing Lhs of wire \UART_JY:BUART:sRX:s23Poll:MODIN9_1\[1005] = \UART_JY:BUART:pollcount_1\[986]
Removing Lhs of wire \UART_JY:BUART:sRX:s23Poll:MODULE_9:g2:a0:newa_0\[1006] = \UART_JY:BUART:pollcount_0\[989]
Removing Lhs of wire \UART_JY:BUART:sRX:s23Poll:MODIN9_0\[1007] = \UART_JY:BUART:pollcount_0\[989]
Removing Lhs of wire \UART_JY:BUART:sRX:s23Poll:MODULE_9:g2:a0:newb_1\[1008] = zero[27]
Removing Lhs of wire \UART_JY:BUART:sRX:s23Poll:MODULE_9:g2:a0:newb_0\[1009] = one[4]
Removing Lhs of wire \UART_JY:BUART:sRX:s23Poll:MODULE_9:g2:a0:dataa_1\[1010] = \UART_JY:BUART:pollcount_1\[986]
Removing Lhs of wire \UART_JY:BUART:sRX:s23Poll:MODULE_9:g2:a0:dataa_0\[1011] = \UART_JY:BUART:pollcount_0\[989]
Removing Lhs of wire \UART_JY:BUART:sRX:s23Poll:MODULE_9:g2:a0:datab_1\[1012] = zero[27]
Removing Lhs of wire \UART_JY:BUART:sRX:s23Poll:MODULE_9:g2:a0:datab_0\[1013] = one[4]
Removing Lhs of wire \UART_JY:BUART:sRX:s23Poll:MODULE_10:g2:a0:newa_1\[1018] = \UART_JY:BUART:pollcount_1\[986]
Removing Lhs of wire \UART_JY:BUART:sRX:s23Poll:MODIN10_1\[1019] = \UART_JY:BUART:pollcount_1\[986]
Removing Lhs of wire \UART_JY:BUART:sRX:s23Poll:MODULE_10:g2:a0:newa_0\[1020] = \UART_JY:BUART:pollcount_0\[989]
Removing Lhs of wire \UART_JY:BUART:sRX:s23Poll:MODIN10_0\[1021] = \UART_JY:BUART:pollcount_0\[989]
Removing Lhs of wire \UART_JY:BUART:sRX:s23Poll:MODULE_10:g2:a0:newb_1\[1022] = one[4]
Removing Lhs of wire \UART_JY:BUART:sRX:s23Poll:MODULE_10:g2:a0:newb_0\[1023] = zero[27]
Removing Lhs of wire \UART_JY:BUART:sRX:s23Poll:MODULE_10:g2:a0:dataa_1\[1024] = \UART_JY:BUART:pollcount_1\[986]
Removing Lhs of wire \UART_JY:BUART:sRX:s23Poll:MODULE_10:g2:a0:dataa_0\[1025] = \UART_JY:BUART:pollcount_0\[989]
Removing Lhs of wire \UART_JY:BUART:sRX:s23Poll:MODULE_10:g2:a0:datab_1\[1026] = one[4]
Removing Lhs of wire \UART_JY:BUART:sRX:s23Poll:MODULE_10:g2:a0:datab_0\[1027] = zero[27]
Removing Lhs of wire \UART_JY:BUART:rx_status_1\[1034] = zero[27]
Removing Rhs of wire \UART_JY:BUART:rx_status_2\[1035] = \UART_JY:BUART:rx_parity_error_status\[1036]
Removing Rhs of wire \UART_JY:BUART:rx_status_3\[1037] = \UART_JY:BUART:rx_stop_bit_error\[1038]
Removing Lhs of wire \UART_JY:BUART:sRX:cmp_vv_vv_MODGEN_11\[1048] = \UART_JY:BUART:sRX:MODULE_11:g2:a0:lta_0\[1097]
Removing Lhs of wire \UART_JY:BUART:sRX:cmp_vv_vv_MODGEN_12\[1052] = \UART_JY:BUART:sRX:MODULE_12:g1:a0:xneq\[1119]
Removing Lhs of wire \UART_JY:BUART:sRX:MODULE_11:g2:a0:newa_6\[1053] = zero[27]
Removing Lhs of wire \UART_JY:BUART:sRX:MODULE_11:g2:a0:newa_5\[1054] = zero[27]
Removing Lhs of wire \UART_JY:BUART:sRX:MODULE_11:g2:a0:newa_4\[1055] = zero[27]
Removing Lhs of wire \UART_JY:BUART:sRX:MODULE_11:g2:a0:newa_3\[1056] = \UART_JY:BUART:sRX:MODIN11_6\[1057]
Removing Lhs of wire \UART_JY:BUART:sRX:MODIN11_6\[1057] = \UART_JY:BUART:rx_count_6\[975]
Removing Lhs of wire \UART_JY:BUART:sRX:MODULE_11:g2:a0:newa_2\[1058] = \UART_JY:BUART:sRX:MODIN11_5\[1059]
Removing Lhs of wire \UART_JY:BUART:sRX:MODIN11_5\[1059] = \UART_JY:BUART:rx_count_5\[976]
Removing Lhs of wire \UART_JY:BUART:sRX:MODULE_11:g2:a0:newa_1\[1060] = \UART_JY:BUART:sRX:MODIN11_4\[1061]
Removing Lhs of wire \UART_JY:BUART:sRX:MODIN11_4\[1061] = \UART_JY:BUART:rx_count_4\[977]
Removing Lhs of wire \UART_JY:BUART:sRX:MODULE_11:g2:a0:newa_0\[1062] = \UART_JY:BUART:sRX:MODIN11_3\[1063]
Removing Lhs of wire \UART_JY:BUART:sRX:MODIN11_3\[1063] = \UART_JY:BUART:rx_count_3\[978]
Removing Lhs of wire \UART_JY:BUART:sRX:MODULE_11:g2:a0:newb_6\[1064] = zero[27]
Removing Lhs of wire \UART_JY:BUART:sRX:MODULE_11:g2:a0:newb_5\[1065] = zero[27]
Removing Lhs of wire \UART_JY:BUART:sRX:MODULE_11:g2:a0:newb_4\[1066] = zero[27]
Removing Lhs of wire \UART_JY:BUART:sRX:MODULE_11:g2:a0:newb_3\[1067] = zero[27]
Removing Lhs of wire \UART_JY:BUART:sRX:MODULE_11:g2:a0:newb_2\[1068] = one[4]
Removing Lhs of wire \UART_JY:BUART:sRX:MODULE_11:g2:a0:newb_1\[1069] = one[4]
Removing Lhs of wire \UART_JY:BUART:sRX:MODULE_11:g2:a0:newb_0\[1070] = zero[27]
Removing Lhs of wire \UART_JY:BUART:sRX:MODULE_11:g2:a0:dataa_6\[1071] = zero[27]
Removing Lhs of wire \UART_JY:BUART:sRX:MODULE_11:g2:a0:dataa_5\[1072] = zero[27]
Removing Lhs of wire \UART_JY:BUART:sRX:MODULE_11:g2:a0:dataa_4\[1073] = zero[27]
Removing Lhs of wire \UART_JY:BUART:sRX:MODULE_11:g2:a0:dataa_3\[1074] = \UART_JY:BUART:rx_count_6\[975]
Removing Lhs of wire \UART_JY:BUART:sRX:MODULE_11:g2:a0:dataa_2\[1075] = \UART_JY:BUART:rx_count_5\[976]
Removing Lhs of wire \UART_JY:BUART:sRX:MODULE_11:g2:a0:dataa_1\[1076] = \UART_JY:BUART:rx_count_4\[977]
Removing Lhs of wire \UART_JY:BUART:sRX:MODULE_11:g2:a0:dataa_0\[1077] = \UART_JY:BUART:rx_count_3\[978]
Removing Lhs of wire \UART_JY:BUART:sRX:MODULE_11:g2:a0:datab_6\[1078] = zero[27]
Removing Lhs of wire \UART_JY:BUART:sRX:MODULE_11:g2:a0:datab_5\[1079] = zero[27]
Removing Lhs of wire \UART_JY:BUART:sRX:MODULE_11:g2:a0:datab_4\[1080] = zero[27]
Removing Lhs of wire \UART_JY:BUART:sRX:MODULE_11:g2:a0:datab_3\[1081] = zero[27]
Removing Lhs of wire \UART_JY:BUART:sRX:MODULE_11:g2:a0:datab_2\[1082] = one[4]
Removing Lhs of wire \UART_JY:BUART:sRX:MODULE_11:g2:a0:datab_1\[1083] = one[4]
Removing Lhs of wire \UART_JY:BUART:sRX:MODULE_11:g2:a0:datab_0\[1084] = zero[27]
Removing Lhs of wire \UART_JY:BUART:sRX:MODULE_12:g1:a0:newa_0\[1099] = \UART_JY:BUART:rx_postpoll\[934]
Removing Lhs of wire \UART_JY:BUART:sRX:MODULE_12:g1:a0:newb_0\[1100] = \UART_JY:BUART:rx_parity_bit\[1051]
Removing Lhs of wire \UART_JY:BUART:sRX:MODULE_12:g1:a0:dataa_0\[1101] = \UART_JY:BUART:rx_postpoll\[934]
Removing Lhs of wire \UART_JY:BUART:sRX:MODULE_12:g1:a0:datab_0\[1102] = \UART_JY:BUART:rx_parity_bit\[1051]
Removing Lhs of wire \UART_JY:BUART:sRX:MODULE_12:g1:a0:gx:u0:a_0\[1103] = \UART_JY:BUART:rx_postpoll\[934]
Removing Lhs of wire \UART_JY:BUART:sRX:MODULE_12:g1:a0:gx:u0:b_0\[1104] = \UART_JY:BUART:rx_parity_bit\[1051]
Removing Lhs of wire \UART_JY:BUART:sRX:MODULE_12:g1:a0:gx:u0:aeqb_0\[1106] = one[4]
Removing Lhs of wire \UART_JY:BUART:sRX:MODULE_12:g1:a0:gx:u0:eq_0\[1107] = \UART_JY:BUART:sRX:MODULE_12:g1:a0:gx:u0:xnor_array_0\[1105]
Removing Lhs of wire \UART_JY:BUART:sRX:MODULE_12:g1:a0:gx:u0:eqi_0\[1108] = \UART_JY:BUART:sRX:MODULE_12:g1:a0:gx:u0:xnor_array_0\[1105]
Removing Lhs of wire tmpOE__Rx_JY_net_0[1130] = one[4]
Removing Lhs of wire tmpOE__Tx_JY_net_0[1135] = one[4]
Removing Lhs of wire tmpOE__LED1_net_0[1142] = one[4]
Removing Rhs of wire Net_1004[1143] = \PWM_LED_1:Net_57\[2251]
Removing Lhs of wire tmpOE__LED2_net_0[1149] = one[4]
Removing Lhs of wire tmpOE__LED3_net_0[1155] = one[4]
Removing Rhs of wire Net_12040[1156] = \PWM_LED_2:Net_57\[2273]
Removing Lhs of wire tmpOE__LED4_net_0[1162] = one[4]
Removing Lhs of wire tmpOE__LED5_net_0[1170] = one[4]
Removing Rhs of wire Net_2225[1171] = \PWM_LED_3:Net_57\[2263]
Removing Lhs of wire tmpOE__LED6_net_0[1177] = one[4]
Removing Lhs of wire tmpOE__LED7_net_0[1183] = one[4]
Removing Rhs of wire Net_14248[1184] = \PWM_LED_4:Net_57\[2282]
Removing Lhs of wire tmpOE__LED8_net_0[1190] = one[4]
Removing Lhs of wire tmpOE__IN_C_net_0[1196] = one[4]
Removing Lhs of wire tmpOE__IN_D_net_0[1204] = one[4]
Removing Lhs of wire \ADC:AMuxHw_2_Decoder_enable\[1210] = one[4]
Removing Lhs of wire \ADC:cmp_vv_vv_MODGEN_1\[1212] = \ADC:MODULE_1:g1:a0:xeq\[1545]
Removing Rhs of wire \ADC:clock\[1213] = \ADC:Net_3874\[1445]
Removing Rhs of wire \ADC:ch_addr_5\[1215] = \ADC:bSAR_SEQ:count_5\[1412]
Removing Rhs of wire \ADC:ch_addr_4\[1217] = \ADC:bSAR_SEQ:count_4\[1413]
Removing Rhs of wire \ADC:ch_addr_3\[1219] = \ADC:bSAR_SEQ:count_3\[1414]
Removing Rhs of wire \ADC:ch_addr_2\[1221] = \ADC:bSAR_SEQ:count_2\[1415]
Removing Rhs of wire \ADC:ch_addr_1\[1223] = \ADC:bSAR_SEQ:count_1\[1416]
Removing Rhs of wire \ADC:ch_addr_0\[1225] = \ADC:bSAR_SEQ:count_0\[1417]
Removing Lhs of wire \ADC:SAR:vp_ctl_0\[1357] = zero[27]
Removing Lhs of wire \ADC:SAR:vp_ctl_2\[1358] = zero[27]
Removing Lhs of wire \ADC:SAR:vn_ctl_1\[1359] = zero[27]
Removing Lhs of wire \ADC:SAR:vn_ctl_3\[1360] = zero[27]
Removing Lhs of wire \ADC:SAR:vp_ctl_1\[1361] = zero[27]
Removing Lhs of wire \ADC:SAR:vp_ctl_3\[1362] = zero[27]
Removing Lhs of wire \ADC:SAR:vn_ctl_0\[1363] = zero[27]
Removing Lhs of wire \ADC:SAR:vn_ctl_2\[1364] = zero[27]
Removing Lhs of wire \ADC:SAR:Net_188\[1365] = \ADC:clock\[1213]
Removing Lhs of wire \ADC:SAR:soc\[1371] = zero[27]
Removing Rhs of wire \ADC:bSAR_SEQ:enable\[1402] = \ADC:bSAR_SEQ:control_0\[1403]
Removing Rhs of wire \ADC:bSAR_SEQ:load_period\[1404] = \ADC:bSAR_SEQ:control_1\[1405]
Removing Lhs of wire \ADC:bSAR_SEQ:status_7\[1418] = zero[27]
Removing Lhs of wire \ADC:bSAR_SEQ:status_6\[1419] = zero[27]
Removing Lhs of wire \ADC:bSAR_SEQ:status_5\[1420] = zero[27]
Removing Lhs of wire \ADC:bSAR_SEQ:status_4\[1421] = zero[27]
Removing Lhs of wire \ADC:bSAR_SEQ:status_3\[1422] = zero[27]
Removing Lhs of wire \ADC:bSAR_SEQ:status_2\[1423] = zero[27]
Removing Lhs of wire \ADC:bSAR_SEQ:status_1\[1424] = zero[27]
Removing Rhs of wire \ADC:bSAR_SEQ:status_0\[1425] = \ADC:bSAR_SEQ:nrq_edge_detect_reg\[1426]
Removing Rhs of wire Net_4135[1433] = \ADC:bSAR_SEQ:status_0\[1425]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:newa_5\[1456] = \ADC:MODIN1_5\[1457]
Removing Lhs of wire \ADC:MODIN1_5\[1457] = \ADC:ch_addr_5\[1215]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:newa_4\[1458] = \ADC:MODIN1_4\[1459]
Removing Lhs of wire \ADC:MODIN1_4\[1459] = \ADC:ch_addr_4\[1217]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:newa_3\[1460] = \ADC:MODIN1_3\[1461]
Removing Lhs of wire \ADC:MODIN1_3\[1461] = \ADC:ch_addr_3\[1219]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:newa_2\[1462] = \ADC:MODIN1_2\[1463]
Removing Lhs of wire \ADC:MODIN1_2\[1463] = \ADC:ch_addr_2\[1221]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:newa_1\[1464] = \ADC:MODIN1_1\[1465]
Removing Lhs of wire \ADC:MODIN1_1\[1465] = \ADC:ch_addr_1\[1223]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:newa_0\[1466] = \ADC:MODIN1_0\[1467]
Removing Lhs of wire \ADC:MODIN1_0\[1467] = \ADC:ch_addr_0\[1225]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:newb_5\[1468] = \ADC:MODIN2_5\[1469]
Removing Lhs of wire \ADC:MODIN2_5\[1469] = \ADC:AMuxHw_2_Decoder_old_id_5\[1214]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:newb_4\[1470] = \ADC:MODIN2_4\[1471]
Removing Lhs of wire \ADC:MODIN2_4\[1471] = \ADC:AMuxHw_2_Decoder_old_id_4\[1216]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:newb_3\[1472] = \ADC:MODIN2_3\[1473]
Removing Lhs of wire \ADC:MODIN2_3\[1473] = \ADC:AMuxHw_2_Decoder_old_id_3\[1218]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:newb_2\[1474] = \ADC:MODIN2_2\[1475]
Removing Lhs of wire \ADC:MODIN2_2\[1475] = \ADC:AMuxHw_2_Decoder_old_id_2\[1220]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:newb_1\[1476] = \ADC:MODIN2_1\[1477]
Removing Lhs of wire \ADC:MODIN2_1\[1477] = \ADC:AMuxHw_2_Decoder_old_id_1\[1222]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:newb_0\[1478] = \ADC:MODIN2_0\[1479]
Removing Lhs of wire \ADC:MODIN2_0\[1479] = \ADC:AMuxHw_2_Decoder_old_id_0\[1224]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:dataa_5\[1480] = \ADC:ch_addr_5\[1215]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:dataa_4\[1481] = \ADC:ch_addr_4\[1217]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:dataa_3\[1482] = \ADC:ch_addr_3\[1219]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:dataa_2\[1483] = \ADC:ch_addr_2\[1221]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:dataa_1\[1484] = \ADC:ch_addr_1\[1223]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:dataa_0\[1485] = \ADC:ch_addr_0\[1225]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:datab_5\[1486] = \ADC:AMuxHw_2_Decoder_old_id_5\[1214]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:datab_4\[1487] = \ADC:AMuxHw_2_Decoder_old_id_4\[1216]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:datab_3\[1488] = \ADC:AMuxHw_2_Decoder_old_id_3\[1218]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:datab_2\[1489] = \ADC:AMuxHw_2_Decoder_old_id_2\[1220]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:datab_1\[1490] = \ADC:AMuxHw_2_Decoder_old_id_1\[1222]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:datab_0\[1491] = \ADC:AMuxHw_2_Decoder_old_id_0\[1224]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:gx:u0:a_5\[1492] = \ADC:ch_addr_5\[1215]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:gx:u0:a_4\[1493] = \ADC:ch_addr_4\[1217]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:gx:u0:a_3\[1494] = \ADC:ch_addr_3\[1219]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:gx:u0:a_2\[1495] = \ADC:ch_addr_2\[1221]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:gx:u0:a_1\[1496] = \ADC:ch_addr_1\[1223]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:gx:u0:a_0\[1497] = \ADC:ch_addr_0\[1225]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:gx:u0:b_5\[1498] = \ADC:AMuxHw_2_Decoder_old_id_5\[1214]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:gx:u0:b_4\[1499] = \ADC:AMuxHw_2_Decoder_old_id_4\[1216]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:gx:u0:b_3\[1500] = \ADC:AMuxHw_2_Decoder_old_id_3\[1218]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:gx:u0:b_2\[1501] = \ADC:AMuxHw_2_Decoder_old_id_2\[1220]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:gx:u0:b_1\[1502] = \ADC:AMuxHw_2_Decoder_old_id_1\[1222]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:gx:u0:b_0\[1503] = \ADC:AMuxHw_2_Decoder_old_id_0\[1224]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:gx:u0:aeqb_0\[1510] = one[4]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:gx:u0:eq_0\[1511] = \ADC:MODULE_1:g1:a0:gx:u0:xnor_array_0\[1509]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:gx:u0:eqi_0\[1517] = \ADC:MODULE_1:g1:a0:gx:u0:eq_5\[1516]
Removing Rhs of wire \ADC:MODULE_1:g1:a0:xeq\[1545] = \ADC:MODULE_1:g1:a0:gx:u0:aeqb_1\[1518]
Removing Lhs of wire Net_5382[1556] = zero[27]
Removing Lhs of wire \SRF_05_Timer_1:TimerUDB:ctrl_enable\[1575] = \SRF_05_Timer_1:TimerUDB:control_7\[1567]
Removing Lhs of wire \SRF_05_Timer_1:TimerUDB:ctrl_cmode_1\[1577] = one[4]
Removing Lhs of wire \SRF_05_Timer_1:TimerUDB:ctrl_cmode_0\[1578] = one[4]
Removing Lhs of wire \SRF_05_Timer_1:TimerUDB:ctrl_ic_1\[1581] = \SRF_05_Timer_1:TimerUDB:control_1\[1573]
Removing Lhs of wire \SRF_05_Timer_1:TimerUDB:ctrl_ic_0\[1582] = \SRF_05_Timer_1:TimerUDB:control_0\[1574]
Removing Rhs of wire \SRF_05_Timer_1:TimerUDB:timer_enable\[1587] = \SRF_05_Timer_1:TimerUDB:runmode_enable\[1660]
Removing Rhs of wire \SRF_05_Timer_1:TimerUDB:run_mode\[1588] = \SRF_05_Timer_1:TimerUDB:hwEnable\[1589]
Removing Lhs of wire \SRF_05_Timer_1:TimerUDB:run_mode\[1588] = \SRF_05_Timer_1:TimerUDB:control_7\[1567]
Removing Lhs of wire \SRF_05_Timer_1:TimerUDB:trigger_enable\[1591] = one[4]
Removing Lhs of wire \SRF_05_Timer_1:TimerUDB:tc_i\[1593] = \SRF_05_Timer_1:TimerUDB:status_tc\[1590]
Removing Rhs of wire Net_5374[1597] = \SRF_05_Timer_1:TimerUDB:capture_out_reg_i\[1596]
Removing Lhs of wire cmp_vv_vv_MODGEN_13[1599] = \SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_13:g1:a0:xeq\[1638]
Removing Rhs of wire add_vv_vv_MODGEN_14_1[1600] = \SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_14:g2:a0:s_1\[1655]
Removing Rhs of wire add_vv_vv_MODGEN_14_0[1602] = \SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_14:g2:a0:s_0\[1656]
Removing Lhs of wire \SRF_05_Timer_1:TimerUDB:capt_fifo_load_int\[1604] = \SRF_05_Timer_1:TimerUDB:capt_int_temp\[1603]
Removing Lhs of wire \SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_13:g1:a0:newa_1\[1605] = MODIN12_1[1606]
Removing Rhs of wire MODIN12_1[1606] = \SRF_05_Timer_1:TimerUDB:int_capt_count_1\[1598]
Removing Lhs of wire \SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_13:g1:a0:newa_0\[1607] = MODIN12_0[1608]
Removing Rhs of wire MODIN12_0[1608] = \SRF_05_Timer_1:TimerUDB:int_capt_count_0\[1601]
Removing Lhs of wire \SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_13:g1:a0:newb_1\[1609] = MODIN13_1[1610]
Removing Rhs of wire MODIN13_1[1610] = \SRF_05_Timer_1:TimerUDB:control_1\[1573]
Removing Lhs of wire \SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_13:g1:a0:newb_0\[1611] = MODIN13_0[1612]
Removing Rhs of wire MODIN13_0[1612] = \SRF_05_Timer_1:TimerUDB:control_0\[1574]
Removing Lhs of wire \SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_13:g1:a0:dataa_1\[1613] = MODIN12_1[1606]
Removing Lhs of wire \SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_13:g1:a0:dataa_0\[1614] = MODIN12_0[1608]
Removing Lhs of wire \SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_13:g1:a0:datab_1\[1615] = MODIN13_1[1610]
Removing Lhs of wire \SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_13:g1:a0:datab_0\[1616] = MODIN13_0[1612]
Removing Lhs of wire \SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:a_1\[1617] = MODIN12_1[1606]
Removing Lhs of wire \SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:a_0\[1618] = MODIN12_0[1608]
Removing Lhs of wire \SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:b_1\[1619] = MODIN13_1[1610]
Removing Lhs of wire \SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:b_0\[1620] = MODIN13_0[1612]
Removing Lhs of wire \SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:aeqb_0\[1623] = one[4]
Removing Lhs of wire \SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:eq_0\[1624] = \SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:xnor_array_0\[1622]
Removing Lhs of wire \SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:eqi_0\[1626] = \SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:eq_1\[1625]
Removing Rhs of wire \SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_13:g1:a0:xeq\[1638] = \SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:aeqb_1\[1627]
Removing Lhs of wire \SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_14:g2:a0:a_1\[1649] = MODIN12_1[1606]
Removing Lhs of wire MODIN14_1[1650] = MODIN12_1[1606]
Removing Lhs of wire \SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_14:g2:a0:a_0\[1651] = MODIN12_0[1608]
Removing Lhs of wire MODIN14_0[1652] = MODIN12_0[1608]
Removing Lhs of wire \SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_0\[1658] = one[4]
Removing Lhs of wire \SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_14:g2:a0:g1:z1:s0:g1:u0:b_0\[1659] = one[4]
Removing Lhs of wire \SRF_05_Timer_1:TimerUDB:status_6\[1662] = zero[27]
Removing Lhs of wire \SRF_05_Timer_1:TimerUDB:status_5\[1663] = zero[27]
Removing Lhs of wire \SRF_05_Timer_1:TimerUDB:status_4\[1664] = zero[27]
Removing Lhs of wire \SRF_05_Timer_1:TimerUDB:status_0\[1665] = \SRF_05_Timer_1:TimerUDB:status_tc\[1590]
Removing Lhs of wire \SRF_05_Timer_1:TimerUDB:status_1\[1666] = \SRF_05_Timer_1:TimerUDB:capt_int_temp\[1603]
Removing Rhs of wire \SRF_05_Timer_1:TimerUDB:status_2\[1667] = \SRF_05_Timer_1:TimerUDB:fifo_full\[1668]
Removing Rhs of wire \SRF_05_Timer_1:TimerUDB:status_3\[1669] = \SRF_05_Timer_1:TimerUDB:fifo_nempty\[1670]
Removing Lhs of wire \SRF_05_Timer_1:TimerUDB:cs_addr_2\[1672] = zero[27]
Removing Lhs of wire \SRF_05_Timer_1:TimerUDB:cs_addr_1\[1673] = \SRF_05_Timer_1:TimerUDB:trig_reg\[1661]
Removing Lhs of wire \SRF_05_Timer_1:TimerUDB:cs_addr_0\[1674] = \SRF_05_Timer_1:TimerUDB:per_zero\[1592]
Removing Lhs of wire tmpOE__CONTRAL_LIDAR_net_0[1758] = one[4]
Removing Lhs of wire tmpOE__debug_time_net_0[1764] = one[4]
Removing Lhs of wire tmpOE__PTZ_UP_EN_net_0[1770] = one[4]
Removing Lhs of wire tmpOE__PTZ_UP_STEP_net_0[1776] = one[4]
Removing Lhs of wire tmpOE__PTZ_UP_DIR_net_0[1782] = one[4]
Removing Rhs of wire Net_5362[1788] = \SRF_05_Timer:TimerUDB:capture_out_reg_i\[1852]
Removing Lhs of wire tmpOE__PTZ_DOWN_EN_net_0[1790] = one[4]
Removing Lhs of wire tmpOE__PTZ_DOWN_STEP_net_0[1796] = one[4]
Removing Lhs of wire tmpOE__PTZ_DOWN_DIR_net_0[1802] = one[4]
Removing Lhs of wire tmpOE__IN_P_net_0[1808] = one[4]
Removing Lhs of wire \SRF_05_Timer:TimerUDB:ctrl_enable\[1831] = \SRF_05_Timer:TimerUDB:control_7\[1823]
Removing Lhs of wire \SRF_05_Timer:TimerUDB:ctrl_cmode_1\[1833] = one[4]
Removing Lhs of wire \SRF_05_Timer:TimerUDB:ctrl_cmode_0\[1834] = one[4]
Removing Lhs of wire \SRF_05_Timer:TimerUDB:ctrl_ic_1\[1837] = \SRF_05_Timer:TimerUDB:control_1\[1829]
Removing Lhs of wire \SRF_05_Timer:TimerUDB:ctrl_ic_0\[1838] = \SRF_05_Timer:TimerUDB:control_0\[1830]
Removing Rhs of wire \SRF_05_Timer:TimerUDB:timer_enable\[1843] = \SRF_05_Timer:TimerUDB:runmode_enable\[1916]
Removing Rhs of wire \SRF_05_Timer:TimerUDB:run_mode\[1844] = \SRF_05_Timer:TimerUDB:hwEnable\[1845]
Removing Lhs of wire \SRF_05_Timer:TimerUDB:run_mode\[1844] = \SRF_05_Timer:TimerUDB:control_7\[1823]
Removing Lhs of wire \SRF_05_Timer:TimerUDB:trigger_enable\[1847] = one[4]
Removing Lhs of wire \SRF_05_Timer:TimerUDB:tc_i\[1849] = \SRF_05_Timer:TimerUDB:status_tc\[1846]
Removing Lhs of wire Net_4768[1854] = zero[27]
Removing Lhs of wire \SRF_05_Timer:TimerUDB:sIntCapCount:cmp_vv_vv_MODGEN_15\[1855] = \SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_15:g1:a0:xeq\[1894]
Removing Lhs of wire \SRF_05_Timer:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_16_1\[1856] = \SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_16:g2:a0:s_1\[1911]
Removing Lhs of wire \SRF_05_Timer:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_16_0\[1858] = \SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_16:g2:a0:s_0\[1912]
Removing Lhs of wire \SRF_05_Timer:TimerUDB:capt_fifo_load_int\[1860] = \SRF_05_Timer:TimerUDB:capt_int_temp\[1859]
Removing Lhs of wire \SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_15:g1:a0:newa_1\[1861] = \SRF_05_Timer:TimerUDB:sIntCapCount:MODIN15_1\[1862]
Removing Lhs of wire \SRF_05_Timer:TimerUDB:sIntCapCount:MODIN15_1\[1862] = \SRF_05_Timer:TimerUDB:int_capt_count_1\[1853]
Removing Lhs of wire \SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_15:g1:a0:newa_0\[1863] = \SRF_05_Timer:TimerUDB:sIntCapCount:MODIN15_0\[1864]
Removing Lhs of wire \SRF_05_Timer:TimerUDB:sIntCapCount:MODIN15_0\[1864] = \SRF_05_Timer:TimerUDB:int_capt_count_0\[1857]
Removing Lhs of wire \SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_15:g1:a0:newb_1\[1865] = \SRF_05_Timer:TimerUDB:sIntCapCount:MODIN16_1\[1866]
Removing Lhs of wire \SRF_05_Timer:TimerUDB:sIntCapCount:MODIN16_1\[1866] = \SRF_05_Timer:TimerUDB:control_1\[1829]
Removing Lhs of wire \SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_15:g1:a0:newb_0\[1867] = \SRF_05_Timer:TimerUDB:sIntCapCount:MODIN16_0\[1868]
Removing Lhs of wire \SRF_05_Timer:TimerUDB:sIntCapCount:MODIN16_0\[1868] = \SRF_05_Timer:TimerUDB:control_0\[1830]
Removing Lhs of wire \SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_15:g1:a0:dataa_1\[1869] = \SRF_05_Timer:TimerUDB:int_capt_count_1\[1853]
Removing Lhs of wire \SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_15:g1:a0:dataa_0\[1870] = \SRF_05_Timer:TimerUDB:int_capt_count_0\[1857]
Removing Lhs of wire \SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_15:g1:a0:datab_1\[1871] = \SRF_05_Timer:TimerUDB:control_1\[1829]
Removing Lhs of wire \SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_15:g1:a0:datab_0\[1872] = \SRF_05_Timer:TimerUDB:control_0\[1830]
Removing Lhs of wire \SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_15:g1:a0:gx:u0:a_1\[1873] = \SRF_05_Timer:TimerUDB:int_capt_count_1\[1853]
Removing Lhs of wire \SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_15:g1:a0:gx:u0:a_0\[1874] = \SRF_05_Timer:TimerUDB:int_capt_count_0\[1857]
Removing Lhs of wire \SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_15:g1:a0:gx:u0:b_1\[1875] = \SRF_05_Timer:TimerUDB:control_1\[1829]
Removing Lhs of wire \SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_15:g1:a0:gx:u0:b_0\[1876] = \SRF_05_Timer:TimerUDB:control_0\[1830]
Removing Lhs of wire \SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_15:g1:a0:gx:u0:aeqb_0\[1879] = one[4]
Removing Lhs of wire \SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_15:g1:a0:gx:u0:eq_0\[1880] = \SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_15:g1:a0:gx:u0:xnor_array_0\[1878]
Removing Lhs of wire \SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_15:g1:a0:gx:u0:eqi_0\[1882] = \SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_15:g1:a0:gx:u0:eq_1\[1881]
Removing Rhs of wire \SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_15:g1:a0:xeq\[1894] = \SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_15:g1:a0:gx:u0:aeqb_1\[1883]
Removing Lhs of wire \SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_16:g2:a0:a_1\[1905] = \SRF_05_Timer:TimerUDB:int_capt_count_1\[1853]
Removing Lhs of wire \SRF_05_Timer:TimerUDB:sIntCapCount:MODIN17_1\[1906] = \SRF_05_Timer:TimerUDB:int_capt_count_1\[1853]
Removing Lhs of wire \SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_16:g2:a0:a_0\[1907] = \SRF_05_Timer:TimerUDB:int_capt_count_0\[1857]
Removing Lhs of wire \SRF_05_Timer:TimerUDB:sIntCapCount:MODIN17_0\[1908] = \SRF_05_Timer:TimerUDB:int_capt_count_0\[1857]
Removing Lhs of wire \SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_0\[1914] = one[4]
Removing Lhs of wire \SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_16:g2:a0:g1:z1:s0:g1:u0:b_0\[1915] = one[4]
Removing Lhs of wire \SRF_05_Timer:TimerUDB:status_6\[1918] = zero[27]
Removing Lhs of wire \SRF_05_Timer:TimerUDB:status_5\[1919] = zero[27]
Removing Lhs of wire \SRF_05_Timer:TimerUDB:status_4\[1920] = zero[27]
Removing Lhs of wire \SRF_05_Timer:TimerUDB:status_0\[1921] = \SRF_05_Timer:TimerUDB:status_tc\[1846]
Removing Lhs of wire \SRF_05_Timer:TimerUDB:status_1\[1922] = \SRF_05_Timer:TimerUDB:capt_int_temp\[1859]
Removing Rhs of wire \SRF_05_Timer:TimerUDB:status_2\[1923] = \SRF_05_Timer:TimerUDB:fifo_full\[1924]
Removing Rhs of wire \SRF_05_Timer:TimerUDB:status_3\[1925] = \SRF_05_Timer:TimerUDB:fifo_nempty\[1926]
Removing Lhs of wire \SRF_05_Timer:TimerUDB:cs_addr_2\[1928] = zero[27]
Removing Lhs of wire \SRF_05_Timer:TimerUDB:cs_addr_1\[1929] = \SRF_05_Timer:TimerUDB:trig_reg\[1917]
Removing Lhs of wire \SRF_05_Timer:TimerUDB:cs_addr_0\[1930] = \SRF_05_Timer:TimerUDB:per_zero\[1848]
Removing Lhs of wire tmpOE__SRF_ECHO_1_net_0[2014] = one[4]
Removing Lhs of wire tmpOE__SRF_TRG_1_net_0[2019] = one[4]
Removing Lhs of wire tmpOE__SRF_ECHO_2_net_0[2026] = one[4]
Removing Lhs of wire tmpOE__SRF_TRG_2_net_0[2031] = one[4]
Removing Lhs of wire tmpOE__CHANGE_PWR_net_0[2037] = one[4]
Removing Lhs of wire tmpOE__Pin_1_net_0[2043] = one[4]
Removing Rhs of wire \QuadDec_1:Net_1275\[2050] = \QuadDec_1:Cnt16:Net_49\[2051]
Removing Rhs of wire \QuadDec_1:Net_1275\[2050] = \QuadDec_1:Cnt16:CounterUDB:tc_reg_i\[2107]
Removing Lhs of wire \QuadDec_1:Cnt16:Net_89\[2053] = \QuadDec_1:Net_1251\[2054]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:ctrl_capmode_1\[2063] = zero[27]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:ctrl_capmode_0\[2064] = zero[27]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:ctrl_enable\[2076] = \QuadDec_1:Cnt16:CounterUDB:control_7\[2068]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:capt_rising\[2078] = zero[27]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:capt_falling\[2079] = \QuadDec_1:Cnt16:CounterUDB:prevCapture\[2077]
Removing Rhs of wire \QuadDec_1:Net_1260\[2083] = \QuadDec_1:bQuadDec:state_2\[2220]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:final_enable\[2085] = \QuadDec_1:Cnt16:CounterUDB:control_7\[2068]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:counter_enable\[2086] = \QuadDec_1:Cnt16:CounterUDB:control_7\[2068]
Removing Rhs of wire \QuadDec_1:Cnt16:CounterUDB:status_0\[2087] = \QuadDec_1:Cnt16:CounterUDB:cmp_out_status\[2088]
Removing Rhs of wire \QuadDec_1:Cnt16:CounterUDB:status_1\[2089] = \QuadDec_1:Cnt16:CounterUDB:per_zero\[2090]
Removing Rhs of wire \QuadDec_1:Cnt16:CounterUDB:status_2\[2091] = \QuadDec_1:Cnt16:CounterUDB:overflow_status\[2092]
Removing Rhs of wire \QuadDec_1:Cnt16:CounterUDB:status_3\[2093] = \QuadDec_1:Cnt16:CounterUDB:underflow_status\[2094]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:status_4\[2095] = \QuadDec_1:Cnt16:CounterUDB:hwCapture\[2081]
Removing Rhs of wire \QuadDec_1:Cnt16:CounterUDB:status_5\[2096] = \QuadDec_1:Cnt16:CounterUDB:fifo_full\[2097]
Removing Rhs of wire \QuadDec_1:Cnt16:CounterUDB:status_6\[2098] = \QuadDec_1:Cnt16:CounterUDB:fifo_nempty\[2099]
Removing Rhs of wire \QuadDec_1:Cnt16:CounterUDB:overflow\[2101] = \QuadDec_1:Cnt16:CounterUDB:per_FF\[2102]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:underflow\[2103] = \QuadDec_1:Cnt16:CounterUDB:status_1\[2089]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:tc_i\[2106] = \QuadDec_1:Cnt16:CounterUDB:reload_tc\[2084]
Removing Rhs of wire \QuadDec_1:Cnt16:CounterUDB:cmp_out_i\[2108] = \QuadDec_1:Cnt16:CounterUDB:cmp_equal\[2109]
Removing Rhs of wire \QuadDec_1:Net_1264\[2112] = \QuadDec_1:Cnt16:CounterUDB:cmp_out_reg_i\[2111]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:dp_dir\[2116] = \QuadDec_1:Net_1251\[2054]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:cs_addr_2\[2117] = \QuadDec_1:Net_1251\[2054]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:cs_addr_1\[2118] = \QuadDec_1:Cnt16:CounterUDB:count_enable\[2115]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:cs_addr_0\[2119] = \QuadDec_1:Cnt16:CounterUDB:reload\[2082]
Removing Lhs of wire \QuadDec_1:Net_1290\[2196] = \QuadDec_1:Net_1275\[2050]
Removing Lhs of wire \QuadDec_1:bQuadDec:index_filt\[2218] = \QuadDec_1:Net_1232\[2219]
Removing Lhs of wire \QuadDec_1:Net_1232\[2219] = one[4]
Removing Rhs of wire \QuadDec_1:bQuadDec:error\[2221] = \QuadDec_1:bQuadDec:state_3\[2222]
Removing Lhs of wire \QuadDec_1:bQuadDec:status_0\[2225] = \QuadDec_1:Net_530\[2226]
Removing Lhs of wire \QuadDec_1:bQuadDec:status_1\[2227] = \QuadDec_1:Net_611\[2228]
Removing Lhs of wire \QuadDec_1:bQuadDec:status_2\[2229] = \QuadDec_1:Net_1260\[2083]
Removing Lhs of wire \QuadDec_1:bQuadDec:status_3\[2230] = \QuadDec_1:bQuadDec:error\[2221]
Removing Lhs of wire \QuadDec_1:bQuadDec:status_4\[2231] = zero[27]
Removing Lhs of wire \QuadDec_1:bQuadDec:status_5\[2232] = zero[27]
Removing Lhs of wire \QuadDec_1:bQuadDec:status_6\[2233] = zero[27]
Removing Lhs of wire \QuadDec_1:Net_1229\[2237] = one[4]
Removing Lhs of wire \QuadDec_1:Net_1272\[2238] = \QuadDec_1:Net_1264\[2112]
Removing Lhs of wire tmpOE__Pin_2_net_0[2241] = one[4]
Removing Lhs of wire \PWM_LED_1:Net_107\[2247] = zero[27]
Removing Lhs of wire \PWM_LED_1:Net_113\[2248] = one[4]
Removing Lhs of wire Net_9655[2249] = zero[27]
Removing Lhs of wire Net_7727[2255] = zero[27]
Removing Lhs of wire \PWM_LED_3:Net_107\[2259] = zero[27]
Removing Lhs of wire \PWM_LED_3:Net_113\[2260] = one[4]
Removing Lhs of wire Net_12483[2261] = zero[27]
Removing Lhs of wire Net_12418[2268] = zero[27]
Removing Lhs of wire \PWM_LED_2:Net_107\[2270] = zero[27]
Removing Lhs of wire \PWM_LED_2:Net_113\[2271] = one[4]
Removing Lhs of wire \PWM_LED_4:Net_107\[2279] = zero[27]
Removing Lhs of wire \PWM_LED_4:Net_113\[2280] = one[4]
Removing Lhs of wire \UART_net:BUART:reset_reg\\D\[2287] = zero[27]
Removing Lhs of wire \UART_net:BUART:rx_bitclk\\D\[2302] = \UART_net:BUART:rx_bitclk_pre\[129]
Removing Lhs of wire \UART_net:BUART:rx_parity_error_pre\\D\[2311] = \UART_net:BUART:rx_parity_error_pre\[206]
Removing Lhs of wire \UART_net:BUART:rx_break_status\\D\[2312] = zero[27]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:min_kill_reg\\D\[2316] = one[4]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:prevCapture\\D\[2317] = zero[27]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:trig_last\\D\[2318] = zero[27]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:ltch_kill_reg\\D\[2321] = one[4]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:pwm_i_reg\\D\[2324] = \PWM_MOTOR:PWMUDB:pwm_i\[451]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:pwm1_i_reg\\D\[2325] = \PWM_MOTOR:PWMUDB:pwm1_i\[453]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:pwm2_i_reg\\D\[2326] = \PWM_MOTOR:PWMUDB:pwm2_i\[455]
Removing Lhs of wire \Timer_1:TimerUDB:capture_last\\D\[2328] = zero[27]
Removing Lhs of wire \Timer_1:TimerUDB:tc_reg_i\\D\[2329] = \Timer_1:TimerUDB:status_tc\[735]
Removing Lhs of wire \Timer_1:TimerUDB:hwEnable_reg\\D\[2330] = \Timer_1:TimerUDB:control_7\[713]
Removing Lhs of wire \Timer_1:TimerUDB:capture_out_reg_i\\D\[2331] = \Timer_1:TimerUDB:capt_fifo_load\[731]
Removing Lhs of wire \UART_JY:BUART:reset_reg\\D\[2332] = zero[27]
Removing Lhs of wire \UART_JY:BUART:rx_bitclk\\D\[2347] = \UART_JY:BUART:rx_bitclk_pre\[969]
Removing Lhs of wire \UART_JY:BUART:rx_parity_error_pre\\D\[2356] = \UART_JY:BUART:rx_parity_error_pre\[1046]
Removing Lhs of wire \UART_JY:BUART:rx_break_status\\D\[2357] = zero[27]
Removing Lhs of wire \ADC:AMuxHw_2_Decoder_old_id_5\\D\[2361] = \ADC:ch_addr_5\[1215]
Removing Lhs of wire \ADC:AMuxHw_2_Decoder_old_id_4\\D\[2362] = \ADC:ch_addr_4\[1217]
Removing Lhs of wire \ADC:AMuxHw_2_Decoder_old_id_3\\D\[2363] = \ADC:ch_addr_3\[1219]
Removing Lhs of wire \ADC:AMuxHw_2_Decoder_old_id_2\\D\[2364] = \ADC:ch_addr_2\[1221]
Removing Lhs of wire \ADC:AMuxHw_2_Decoder_old_id_1\\D\[2365] = \ADC:ch_addr_1\[1223]
Removing Lhs of wire \ADC:AMuxHw_2_Decoder_old_id_0\\D\[2366] = \ADC:ch_addr_0\[1225]
Removing Lhs of wire \ADC:bSAR_SEQ:nrq_edge_detect_reg\\D\[2431] = \ADC:bSAR_SEQ:nrq_edge_detect\[1432]
Removing Lhs of wire \ADC:bSAR_SEQ:nrq_reg\\D\[2433] = \ADC:bSAR_SEQ:bus_clk_nrq_reg\[1429]
Removing Lhs of wire \SRF_05_Timer_1:TimerUDB:capture_last\\D\[2434] = Net_5353[1584]
Removing Lhs of wire \SRF_05_Timer_1:TimerUDB:tc_reg_i\\D\[2435] = \SRF_05_Timer_1:TimerUDB:status_tc\[1590]
Removing Lhs of wire \SRF_05_Timer_1:TimerUDB:hwEnable_reg\\D\[2436] = \SRF_05_Timer_1:TimerUDB:control_7\[1567]
Removing Lhs of wire \SRF_05_Timer_1:TimerUDB:capture_out_reg_i\\D\[2437] = \SRF_05_Timer_1:TimerUDB:capt_fifo_load\[1586]
Removing Lhs of wire \SRF_05_Timer:TimerUDB:capture_last\\D\[2441] = Net_5329[1840]
Removing Lhs of wire \SRF_05_Timer:TimerUDB:tc_reg_i\\D\[2442] = \SRF_05_Timer:TimerUDB:status_tc\[1846]
Removing Lhs of wire \SRF_05_Timer:TimerUDB:hwEnable_reg\\D\[2443] = \SRF_05_Timer:TimerUDB:control_7\[1823]
Removing Lhs of wire \SRF_05_Timer:TimerUDB:capture_out_reg_i\\D\[2444] = \SRF_05_Timer:TimerUDB:capt_fifo_load\[1842]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:prevCapture\\D\[2449] = zero[27]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\\D\[2450] = \QuadDec_1:Cnt16:CounterUDB:overflow\[2101]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\\D\[2451] = \QuadDec_1:Cnt16:CounterUDB:status_1\[2089]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:tc_reg_i\\D\[2452] = \QuadDec_1:Cnt16:CounterUDB:reload_tc\[2084]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:prevCompare\\D\[2453] = \QuadDec_1:Cnt16:CounterUDB:cmp_out_i\[2108]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:cmp_out_reg_i\\D\[2454] = \QuadDec_1:Cnt16:CounterUDB:cmp_out_i\[2108]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:count_stored_i\\D\[2455] = \QuadDec_1:Net_1203\[2114]

------------------------------------------------------
Aliased 0 equations, 585 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\UART_net:BUART:rx_addressmatch\' (cost = 0):
\UART_net:BUART:rx_addressmatch\ <= (\UART_net:BUART:rx_addressmatch2\
	OR \UART_net:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_net:BUART:rx_bitclk_pre\' (cost = 1):
\UART_net:BUART:rx_bitclk_pre\ <= ((not \UART_net:BUART:rx_count_2\ and not \UART_net:BUART:rx_count_1\ and not \UART_net:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_net:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_net:BUART:rx_bitclk_pre16x\ <= ((not \UART_net:BUART:rx_count_2\ and \UART_net:BUART:rx_count_1\ and \UART_net:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_net:BUART:rx_poll_bit1\' (cost = 1):
\UART_net:BUART:rx_poll_bit1\ <= ((not \UART_net:BUART:rx_count_2\ and not \UART_net:BUART:rx_count_1\ and \UART_net:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_net:BUART:rx_poll_bit2\' (cost = 1):
\UART_net:BUART:rx_poll_bit2\ <= ((not \UART_net:BUART:rx_count_2\ and not \UART_net:BUART:rx_count_1\ and not \UART_net:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_net:BUART:pollingrange\' (cost = 4):
\UART_net:BUART:pollingrange\ <= ((not \UART_net:BUART:rx_count_2\ and not \UART_net:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_net:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_net:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN3_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_2_0' (cost = 0):
add_vv_vv_MODGEN_2_0 <= (not MODIN3_0);

Note:  Expanding virtual equation for '\UART_net:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART_net:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_net:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART_net:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <= (MODIN3_1);

Note:  Expanding virtual equation for '\UART_net:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\' (cost = 0):
\UART_net:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\ <= (not MODIN3_1);

Note:  Expanding virtual equation for '\UART_net:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART_net:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_net:BUART:sRX:MODULE_5:g2:a0:lta_6\' (cost = 0):
\UART_net:BUART:sRX:MODULE_5:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_net:BUART:sRX:MODULE_5:g2:a0:gta_6\' (cost = 0):
\UART_net:BUART:sRX:MODULE_5:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_net:BUART:sRX:MODULE_5:g2:a0:lta_5\' (cost = 0):
\UART_net:BUART:sRX:MODULE_5:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_net:BUART:sRX:MODULE_5:g2:a0:gta_5\' (cost = 0):
\UART_net:BUART:sRX:MODULE_5:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_net:BUART:sRX:MODULE_5:g2:a0:lta_4\' (cost = 0):
\UART_net:BUART:sRX:MODULE_5:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_net:BUART:sRX:MODULE_5:g2:a0:gta_4\' (cost = 0):
\UART_net:BUART:sRX:MODULE_5:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_net:BUART:sRX:MODULE_5:g2:a0:lta_3\' (cost = 0):
\UART_net:BUART:sRX:MODULE_5:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_net:BUART:sRX:MODULE_5:g2:a0:gta_3\' (cost = 0):
\UART_net:BUART:sRX:MODULE_5:g2:a0:gta_3\ <= (MODIN6_6);

Note:  Expanding virtual equation for '\UART_net:BUART:sRX:MODULE_5:g2:a0:lta_2\' (cost = 1):
\UART_net:BUART:sRX:MODULE_5:g2:a0:lta_2\ <= ((not MODIN6_6 and not MODIN6_5));

Note:  Expanding virtual equation for '\UART_net:BUART:sRX:MODULE_5:g2:a0:gta_2\' (cost = 0):
\UART_net:BUART:sRX:MODULE_5:g2:a0:gta_2\ <= (MODIN6_6);

Note:  Expanding virtual equation for '\UART_net:BUART:sRX:MODULE_5:g2:a0:lta_1\' (cost = 2):
\UART_net:BUART:sRX:MODULE_5:g2:a0:lta_1\ <= ((not MODIN6_6 and not MODIN6_4)
	OR (not MODIN6_6 and not MODIN6_5));

Note:  Expanding virtual equation for '\UART_net:BUART:sRX:MODULE_5:g2:a0:gta_1\' (cost = 0):
\UART_net:BUART:sRX:MODULE_5:g2:a0:gta_1\ <= (MODIN6_6);

Note:  Expanding virtual equation for '\UART_net:BUART:sRX:MODULE_5:g2:a0:lta_0\' (cost = 8):
\UART_net:BUART:sRX:MODULE_5:g2:a0:lta_0\ <= ((not MODIN6_6 and not MODIN6_4)
	OR (not MODIN6_6 and not MODIN6_5));

Note:  Expanding virtual equation for '\PWM_MOTOR:PWMUDB:cmp1\' (cost = 0):
\PWM_MOTOR:PWMUDB:cmp1\ <= (\PWM_MOTOR:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_MOTOR:PWMUDB:cmp2\' (cost = 0):
\PWM_MOTOR:PWMUDB:cmp2\ <= (\PWM_MOTOR:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_MOTOR:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:s_0\' (cost = 0):
\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:s_0\ <= (not \PWM_MOTOR:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_MOTOR:PWMUDB:dith_count_1\ and \PWM_MOTOR:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Timer_1:TimerUDB:fifo_load_polarized\' (cost = 0):
\Timer_1:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\Timer_1:TimerUDB:timer_enable\' (cost = 0):
\Timer_1:TimerUDB:timer_enable\ <= (\Timer_1:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\UART_JY:BUART:rx_addressmatch\' (cost = 0):
\UART_JY:BUART:rx_addressmatch\ <= (\UART_JY:BUART:rx_addressmatch2\
	OR \UART_JY:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_JY:BUART:rx_bitclk_pre\' (cost = 1):
\UART_JY:BUART:rx_bitclk_pre\ <= ((not \UART_JY:BUART:rx_count_2\ and not \UART_JY:BUART:rx_count_1\ and not \UART_JY:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_JY:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_JY:BUART:rx_bitclk_pre16x\ <= ((not \UART_JY:BUART:rx_count_2\ and \UART_JY:BUART:rx_count_1\ and \UART_JY:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_JY:BUART:rx_poll_bit1\' (cost = 1):
\UART_JY:BUART:rx_poll_bit1\ <= ((not \UART_JY:BUART:rx_count_2\ and not \UART_JY:BUART:rx_count_1\ and \UART_JY:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_JY:BUART:rx_poll_bit2\' (cost = 1):
\UART_JY:BUART:rx_poll_bit2\ <= ((not \UART_JY:BUART:rx_count_2\ and not \UART_JY:BUART:rx_count_1\ and not \UART_JY:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_JY:BUART:pollingrange\' (cost = 4):
\UART_JY:BUART:pollingrange\ <= ((not \UART_JY:BUART:rx_count_2\ and not \UART_JY:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_JY:BUART:sRX:s23Poll:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_JY:BUART:sRX:s23Poll:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_JY:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_JY:BUART:sRX:s23Poll:MODULE_8:g2:a0:s_0\' (cost = 0):
\UART_JY:BUART:sRX:s23Poll:MODULE_8:g2:a0:s_0\ <= (not \UART_JY:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_JY:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_1\' (cost = 0):
\UART_JY:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_JY:BUART:sRX:s23Poll:MODULE_9:g2:a0:gta_1\' (cost = 0):
\UART_JY:BUART:sRX:s23Poll:MODULE_9:g2:a0:gta_1\ <= (\UART_JY:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_JY:BUART:sRX:s23Poll:MODULE_10:g2:a0:lta_1\' (cost = 0):
\UART_JY:BUART:sRX:s23Poll:MODULE_10:g2:a0:lta_1\ <= (not \UART_JY:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_JY:BUART:sRX:s23Poll:MODULE_10:g2:a0:gta_1\' (cost = 0):
\UART_JY:BUART:sRX:s23Poll:MODULE_10:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_JY:BUART:sRX:MODULE_11:g2:a0:lta_6\' (cost = 0):
\UART_JY:BUART:sRX:MODULE_11:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_JY:BUART:sRX:MODULE_11:g2:a0:gta_6\' (cost = 0):
\UART_JY:BUART:sRX:MODULE_11:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_JY:BUART:sRX:MODULE_11:g2:a0:lta_5\' (cost = 0):
\UART_JY:BUART:sRX:MODULE_11:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_JY:BUART:sRX:MODULE_11:g2:a0:gta_5\' (cost = 0):
\UART_JY:BUART:sRX:MODULE_11:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_JY:BUART:sRX:MODULE_11:g2:a0:lta_4\' (cost = 0):
\UART_JY:BUART:sRX:MODULE_11:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_JY:BUART:sRX:MODULE_11:g2:a0:gta_4\' (cost = 0):
\UART_JY:BUART:sRX:MODULE_11:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_JY:BUART:sRX:MODULE_11:g2:a0:lta_3\' (cost = 0):
\UART_JY:BUART:sRX:MODULE_11:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_JY:BUART:sRX:MODULE_11:g2:a0:gta_3\' (cost = 0):
\UART_JY:BUART:sRX:MODULE_11:g2:a0:gta_3\ <= (\UART_JY:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_JY:BUART:sRX:MODULE_11:g2:a0:lta_2\' (cost = 1):
\UART_JY:BUART:sRX:MODULE_11:g2:a0:lta_2\ <= ((not \UART_JY:BUART:rx_count_6\ and not \UART_JY:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_JY:BUART:sRX:MODULE_11:g2:a0:gta_2\' (cost = 0):
\UART_JY:BUART:sRX:MODULE_11:g2:a0:gta_2\ <= (\UART_JY:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_JY:BUART:sRX:MODULE_11:g2:a0:lta_1\' (cost = 2):
\UART_JY:BUART:sRX:MODULE_11:g2:a0:lta_1\ <= ((not \UART_JY:BUART:rx_count_6\ and not \UART_JY:BUART:rx_count_4\)
	OR (not \UART_JY:BUART:rx_count_6\ and not \UART_JY:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_JY:BUART:sRX:MODULE_11:g2:a0:gta_1\' (cost = 0):
\UART_JY:BUART:sRX:MODULE_11:g2:a0:gta_1\ <= (\UART_JY:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_JY:BUART:sRX:MODULE_11:g2:a0:lta_0\' (cost = 8):
\UART_JY:BUART:sRX:MODULE_11:g2:a0:lta_0\ <= ((not \UART_JY:BUART:rx_count_6\ and not \UART_JY:BUART:rx_count_4\)
	OR (not \UART_JY:BUART:rx_count_6\ and not \UART_JY:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\ADC:MODULE_1:g1:a0:gx:u0:xnor_array_5\' (cost = 6):
\ADC:MODULE_1:g1:a0:gx:u0:xnor_array_5\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\)
	OR (\ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\));

Note:  Expanding virtual equation for '\ADC:MODULE_1:g1:a0:gx:u0:xnor_array_4\' (cost = 6):
\ADC:MODULE_1:g1:a0:gx:u0:xnor_array_4\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\)
	OR (\ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\));

Note:  Expanding virtual equation for '\ADC:MODULE_1:g1:a0:gx:u0:xnor_array_3\' (cost = 2):
\ADC:MODULE_1:g1:a0:gx:u0:xnor_array_3\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\)
	OR (\ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\));

Note:  Expanding virtual equation for '\ADC:MODULE_1:g1:a0:gx:u0:xnor_array_2\' (cost = 6):
\ADC:MODULE_1:g1:a0:gx:u0:xnor_array_2\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\)
	OR (\ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\));

Note:  Expanding virtual equation for '\ADC:MODULE_1:g1:a0:gx:u0:xnor_array_1\' (cost = 6):
\ADC:MODULE_1:g1:a0:gx:u0:xnor_array_1\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\)
	OR (\ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\));

Note:  Expanding virtual equation for '\ADC:MODULE_1:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\ADC:MODULE_1:g1:a0:gx:u0:xnor_array_0\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\)
	OR (\ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\));

Note:  Expanding virtual equation for '\ADC:MODULE_1:g1:a0:gx:u0:eq_1\' (cost = 8):
\ADC:MODULE_1:g1:a0:gx:u0:eq_1\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (\ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\));

Note:  Expanding virtual equation for '\ADC:MODULE_1:g1:a0:gx:u0:eq_2\' (cost = 16):
\ADC:MODULE_1:g1:a0:gx:u0:eq_2\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (\ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\));

Note:  Expanding virtual equation for '\ADC:MODULE_1:g1:a0:gx:u0:eq_3\' (cost = 32):
\ADC:MODULE_1:g1:a0:gx:u0:eq_3\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (\ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\));

Note:  Expanding virtual equation for '\ADC:MODULE_1:g1:a0:gx:u0:eq_4\' (cost = 64):
\ADC:MODULE_1:g1:a0:gx:u0:eq_4\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (\ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\));

Note:  Expanding virtual equation for '\ADC:MODULE_1:g1:a0:gx:u0:eq_5\' (cost = 64):
\ADC:MODULE_1:g1:a0:gx:u0:eq_5\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (\ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\));

Note:  Expanding virtual equation for '\ADC:MODULE_1:g1:a0:gx:u0:lt_3\' (cost = 2):
\ADC:MODULE_1:g1:a0:gx:u0:lt_3\ <= ((not \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_3\));

Note:  Expanding virtual equation for '\ADC:MODULE_1:g1:a0:gx:u0:gt_3\' (cost = 2):
\ADC:MODULE_1:g1:a0:gx:u0:gt_3\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\));

Note:  Expanding virtual equation for '\ADC:MODULE_1:g1:a0:gx:u0:lt_4\' (cost = 6):
\ADC:MODULE_1:g1:a0:gx:u0:lt_4\ <= ((not \ADC:ch_addr_4\ and not \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_3\)
	OR (not \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\)
	OR (not \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_4\));

Note:  Expanding virtual equation for '\ADC:MODULE_1:g1:a0:gx:u0:gt_4\' (cost = 6):
\ADC:MODULE_1:g1:a0:gx:u0:gt_4\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_4\ and \ADC:ch_addr_3\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\));

Note:  Expanding virtual equation for '\ADC:MODULE_1:g1:a0:gx:u0:lt_0\' (cost = 2):
\ADC:MODULE_1:g1:a0:gx:u0:lt_0\ <= ((not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_0\));

Note:  Expanding virtual equation for '\ADC:MODULE_1:g1:a0:gx:u0:gt_0\' (cost = 2):
\ADC:MODULE_1:g1:a0:gx:u0:gt_0\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\));

Note:  Expanding virtual equation for '\ADC:MODULE_1:g1:a0:gx:u0:lt_1\' (cost = 6):
\ADC:MODULE_1:g1:a0:gx:u0:lt_1\ <= ((not \ADC:ch_addr_1\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_0\)
	OR (not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\)
	OR (not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_1\));

Note:  Expanding virtual equation for '\ADC:MODULE_1:g1:a0:gx:u0:gt_1\' (cost = 6):
\ADC:MODULE_1:g1:a0:gx:u0:gt_1\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_1\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\));

Note:  Expanding virtual equation for '\SRF_05_Timer_1:TimerUDB:fifo_load_polarized\' (cost = 2):
\SRF_05_Timer_1:TimerUDB:fifo_load_polarized\ <= ((not \SRF_05_Timer_1:TimerUDB:capture_last\ and Net_5353)
	OR (not Net_5353 and \SRF_05_Timer_1:TimerUDB:capture_last\));

Note:  Expanding virtual equation for '\SRF_05_Timer_1:TimerUDB:timer_enable\' (cost = 0):
\SRF_05_Timer_1:TimerUDB:timer_enable\ <= (\SRF_05_Timer_1:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN12_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_14_0' (cost = 0):
add_vv_vv_MODGEN_14_0 <= (not MODIN12_0);

Note:  Expanding virtual equation for '\SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:xnor_array_1\' (cost = 2):
\SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:xnor_array_1\ <= ((not MODIN12_1 and not MODIN13_1)
	OR (MODIN12_1 and MODIN13_1));

Note:  Expanding virtual equation for '\SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:xnor_array_0\ <= ((not MODIN12_0 and not MODIN13_0)
	OR (MODIN12_0 and MODIN13_0));

Note:  Expanding virtual equation for '\SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:eq_1\' (cost = 4):
\SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:eq_1\ <= ((not MODIN12_1 and not MODIN12_0 and not MODIN13_1 and not MODIN13_0)
	OR (not MODIN12_1 and not MODIN13_1 and MODIN12_0 and MODIN13_0)
	OR (not MODIN12_0 and not MODIN13_0 and MODIN12_1 and MODIN13_1)
	OR (MODIN12_1 and MODIN12_0 and MODIN13_1 and MODIN13_0));

Note:  Expanding virtual equation for '\SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_13:g1:a0:xeq\' (cost = 60):
\SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_13:g1:a0:xeq\ <= ((not MODIN12_1 and not MODIN12_0 and not MODIN13_1 and not MODIN13_0)
	OR (not MODIN12_1 and not MODIN13_1 and MODIN12_0 and MODIN13_0)
	OR (not MODIN12_0 and not MODIN13_0 and MODIN12_1 and MODIN13_1)
	OR (MODIN12_1 and MODIN12_0 and MODIN13_1 and MODIN13_0));

Note:  Expanding virtual equation for '\SRF_05_Timer:TimerUDB:fifo_load_polarized\' (cost = 2):
\SRF_05_Timer:TimerUDB:fifo_load_polarized\ <= ((not \SRF_05_Timer:TimerUDB:capture_last\ and Net_5329)
	OR (not Net_5329 and \SRF_05_Timer:TimerUDB:capture_last\));

Note:  Expanding virtual equation for '\SRF_05_Timer:TimerUDB:timer_enable\' (cost = 0):
\SRF_05_Timer:TimerUDB:timer_enable\ <= (\SRF_05_Timer:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_15:g1:a0:gx:u0:xnor_array_1\' (cost = 2):
\SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_15:g1:a0:gx:u0:xnor_array_1\ <= ((not \SRF_05_Timer:TimerUDB:control_1\ and not \SRF_05_Timer:TimerUDB:int_capt_count_1\)
	OR (\SRF_05_Timer:TimerUDB:control_1\ and \SRF_05_Timer:TimerUDB:int_capt_count_1\));

Note:  Expanding virtual equation for '\SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_15:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_15:g1:a0:gx:u0:xnor_array_0\ <= ((not \SRF_05_Timer:TimerUDB:control_0\ and not \SRF_05_Timer:TimerUDB:int_capt_count_0\)
	OR (\SRF_05_Timer:TimerUDB:control_0\ and \SRF_05_Timer:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_15:g1:a0:gx:u0:eq_1\' (cost = 4):
\SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_15:g1:a0:gx:u0:eq_1\ <= ((not \SRF_05_Timer:TimerUDB:control_1\ and not \SRF_05_Timer:TimerUDB:control_0\ and not \SRF_05_Timer:TimerUDB:int_capt_count_1\ and not \SRF_05_Timer:TimerUDB:int_capt_count_0\)
	OR (not \SRF_05_Timer:TimerUDB:control_1\ and not \SRF_05_Timer:TimerUDB:int_capt_count_1\ and \SRF_05_Timer:TimerUDB:control_0\ and \SRF_05_Timer:TimerUDB:int_capt_count_0\)
	OR (not \SRF_05_Timer:TimerUDB:control_0\ and not \SRF_05_Timer:TimerUDB:int_capt_count_0\ and \SRF_05_Timer:TimerUDB:control_1\ and \SRF_05_Timer:TimerUDB:int_capt_count_1\)
	OR (\SRF_05_Timer:TimerUDB:control_1\ and \SRF_05_Timer:TimerUDB:control_0\ and \SRF_05_Timer:TimerUDB:int_capt_count_1\ and \SRF_05_Timer:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_15:g1:a0:xeq\' (cost = 60):
\SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_15:g1:a0:xeq\ <= ((not \SRF_05_Timer:TimerUDB:control_1\ and not \SRF_05_Timer:TimerUDB:control_0\ and not \SRF_05_Timer:TimerUDB:int_capt_count_1\ and not \SRF_05_Timer:TimerUDB:int_capt_count_0\)
	OR (not \SRF_05_Timer:TimerUDB:control_1\ and not \SRF_05_Timer:TimerUDB:int_capt_count_1\ and \SRF_05_Timer:TimerUDB:control_0\ and \SRF_05_Timer:TimerUDB:int_capt_count_0\)
	OR (not \SRF_05_Timer:TimerUDB:control_0\ and not \SRF_05_Timer:TimerUDB:int_capt_count_0\ and \SRF_05_Timer:TimerUDB:control_1\ and \SRF_05_Timer:TimerUDB:int_capt_count_1\)
	OR (\SRF_05_Timer:TimerUDB:control_1\ and \SRF_05_Timer:TimerUDB:control_0\ and \SRF_05_Timer:TimerUDB:int_capt_count_1\ and \SRF_05_Timer:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\SRF_05_Timer:TimerUDB:int_capt_count_0\);

Note:  Expanding virtual equation for '\SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_16:g2:a0:s_0\' (cost = 0):
\SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_16:g2:a0:s_0\ <= (not \SRF_05_Timer:TimerUDB:int_capt_count_0\);

Note:  Expanding virtual equation for '\QuadDec_1:Cnt16:CounterUDB:capt_either_edge\' (cost = 0):
\QuadDec_1:Cnt16:CounterUDB:capt_either_edge\ <= (\QuadDec_1:Cnt16:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\QuadDec_1:Cnt16:CounterUDB:reload_tc\' (cost = 2):
\QuadDec_1:Cnt16:CounterUDB:reload_tc\ <= (\QuadDec_1:Cnt16:CounterUDB:status_1\
	OR \QuadDec_1:Cnt16:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\QuadDec_1:bQuadDec:A_j\' (cost = 1):
\QuadDec_1:bQuadDec:A_j\ <= ((\QuadDec_1:bQuadDec:quad_A_delayed_0\ and \QuadDec_1:bQuadDec:quad_A_delayed_1\ and \QuadDec_1:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_1:bQuadDec:A_k\' (cost = 3):
\QuadDec_1:bQuadDec:A_k\ <= ((not \QuadDec_1:bQuadDec:quad_A_delayed_0\ and not \QuadDec_1:bQuadDec:quad_A_delayed_1\ and not \QuadDec_1:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_1:bQuadDec:B_j\' (cost = 1):
\QuadDec_1:bQuadDec:B_j\ <= ((\QuadDec_1:bQuadDec:quad_B_delayed_0\ and \QuadDec_1:bQuadDec:quad_B_delayed_1\ and \QuadDec_1:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_1:bQuadDec:B_k\' (cost = 3):
\QuadDec_1:bQuadDec:B_k\ <= ((not \QuadDec_1:bQuadDec:quad_B_delayed_0\ and not \QuadDec_1:bQuadDec:quad_B_delayed_1\ and not \QuadDec_1:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_1:Net_1151\' (cost = 0):
\QuadDec_1:Net_1151\ <= (not \QuadDec_1:Net_1251\);

Note:  Expanding virtual equation for '\QuadDec_1:Net_1287\' (cost = 0):
\QuadDec_1:Net_1287\ <= (not \QuadDec_1:Net_1264\);


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\UART_net:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 4):
\UART_net:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= ((not MODIN3_1 and not MODIN3_0));

Note:  Expanding virtual equation for '\UART_net:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\' (cost = 0):
\UART_net:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\ <= (not MODIN3_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_2_1' (cost = 2):
add_vv_vv_MODGEN_2_1 <= ((not MODIN3_0 and MODIN3_1)
	OR (not MODIN3_1 and MODIN3_0));

Note:  Expanding virtual equation for '\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:s_1\' (cost = 2):
\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:s_1\ <= ((not \PWM_MOTOR:PWMUDB:dith_count_0\ and \PWM_MOTOR:PWMUDB:dith_count_1\)
	OR (not \PWM_MOTOR:PWMUDB:dith_count_1\ and \PWM_MOTOR:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_JY:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_0\' (cost = 4):
\UART_JY:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_0\ <= ((not \UART_JY:BUART:pollcount_1\ and not \UART_JY:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_JY:BUART:sRX:s23Poll:MODULE_10:g2:a0:lta_0\' (cost = 0):
\UART_JY:BUART:sRX:s23Poll:MODULE_10:g2:a0:lta_0\ <= (not \UART_JY:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_JY:BUART:sRX:s23Poll:MODULE_8:g2:a0:s_1\' (cost = 2):
\UART_JY:BUART:sRX:s23Poll:MODULE_8:g2:a0:s_1\ <= ((not \UART_JY:BUART:pollcount_0\ and \UART_JY:BUART:pollcount_1\)
	OR (not \UART_JY:BUART:pollcount_1\ and \UART_JY:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\ADC:MODULE_1:g1:a0:xeq\' (cost = 64):
\ADC:MODULE_1:g1:a0:xeq\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (\ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\));

Note:  Virtual signal \SRF_05_Timer_1:TimerUDB:capt_fifo_load\ with ( cost: 168 or cost_inv: 4)  > 90 or with size: 2 > 102 has been made a (soft) node.
\SRF_05_Timer_1:TimerUDB:capt_fifo_load\ <= ((not \SRF_05_Timer_1:TimerUDB:capture_last\ and \SRF_05_Timer_1:TimerUDB:control_7\ and Net_5353)
	OR (not Net_5353 and \SRF_05_Timer_1:TimerUDB:control_7\ and \SRF_05_Timer_1:TimerUDB:capture_last\));

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_14_1' (cost = 8):
add_vv_vv_MODGEN_14_1 <= ((not MODIN12_0 and MODIN12_1)
	OR (not MODIN12_1 and MODIN12_0));

Note:  Virtual signal \SRF_05_Timer:TimerUDB:capt_fifo_load\ with ( cost: 168 or cost_inv: 4)  > 90 or with size: 2 > 102 has been made a (soft) node.
\SRF_05_Timer:TimerUDB:capt_fifo_load\ <= ((not \SRF_05_Timer:TimerUDB:capture_last\ and \SRF_05_Timer:TimerUDB:control_7\ and Net_5329)
	OR (not Net_5329 and \SRF_05_Timer:TimerUDB:control_7\ and \SRF_05_Timer:TimerUDB:capture_last\));

Note:  Expanding virtual equation for '\SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_16:g2:a0:s_1\' (cost = 8):
\SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_16:g2:a0:s_1\ <= ((not \SRF_05_Timer:TimerUDB:int_capt_count_0\ and \SRF_05_Timer:TimerUDB:int_capt_count_1\)
	OR (not \SRF_05_Timer:TimerUDB:int_capt_count_1\ and \SRF_05_Timer:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\QuadDec_1:Net_1248\' (cost = 2):
\QuadDec_1:Net_1248\ <= ((not \QuadDec_1:Net_1264\ and \QuadDec_1:Net_1275\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART_net:BUART:rx_postpoll\' (cost = 72):
\UART_net:BUART:rx_postpoll\ <= (MODIN3_1
	OR (Net_7 and MODIN3_0));

Note:  Expanding virtual equation for '\UART_net:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_net:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_7 and not MODIN3_1 and not \UART_net:BUART:rx_parity_bit\)
	OR (not MODIN3_1 and not MODIN3_0 and not \UART_net:BUART:rx_parity_bit\)
	OR (MODIN3_1 and \UART_net:BUART:rx_parity_bit\)
	OR (Net_7 and MODIN3_0 and \UART_net:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_net:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_net:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_1\ <= ((not Net_7 and not MODIN3_1 and not \UART_net:BUART:rx_parity_bit\)
	OR (not MODIN3_1 and not MODIN3_0 and not \UART_net:BUART:rx_parity_bit\)
	OR (MODIN3_1 and \UART_net:BUART:rx_parity_bit\)
	OR (Net_7 and MODIN3_0 and \UART_net:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_JY:BUART:rx_postpoll\' (cost = 72):
\UART_JY:BUART:rx_postpoll\ <= (\UART_JY:BUART:pollcount_1\
	OR (Net_559 and \UART_JY:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_JY:BUART:sRX:MODULE_12:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_JY:BUART:sRX:MODULE_12:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART_JY:BUART:pollcount_1\ and not Net_559 and not \UART_JY:BUART:rx_parity_bit\)
	OR (not \UART_JY:BUART:pollcount_1\ and not \UART_JY:BUART:pollcount_0\ and not \UART_JY:BUART:rx_parity_bit\)
	OR (\UART_JY:BUART:pollcount_1\ and \UART_JY:BUART:rx_parity_bit\)
	OR (Net_559 and \UART_JY:BUART:pollcount_0\ and \UART_JY:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_JY:BUART:sRX:MODULE_12:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_JY:BUART:sRX:MODULE_12:g1:a0:gx:u0:aeqb_1\ <= ((not \UART_JY:BUART:pollcount_1\ and not Net_559 and not \UART_JY:BUART:rx_parity_bit\)
	OR (not \UART_JY:BUART:pollcount_1\ and not \UART_JY:BUART:pollcount_0\ and not \UART_JY:BUART:rx_parity_bit\)
	OR (\UART_JY:BUART:pollcount_1\ and \UART_JY:BUART:rx_parity_bit\)
	OR (Net_559 and \UART_JY:BUART:pollcount_0\ and \UART_JY:BUART:rx_parity_bit\));

Note:  Virtual signal \ADC:AMuxHw_2_Decoder_is_active\ with ( cost: 128 or cost_inv: -1)  > 90 or with size: 64 > 102 has been made a (soft) node.
\ADC:AMuxHw_2_Decoder_is_active\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (\ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\));


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 138 signals.
	Turned 3 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_net:BUART:rx_status_0\ to zero
Aliasing \UART_net:BUART:rx_status_6\ to zero
Aliasing \PWM_MOTOR:PWMUDB:final_capture\ to zero
Aliasing \PWM_MOTOR:PWMUDB:pwm_i\ to zero
Aliasing \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \Timer_1:TimerUDB:capt_fifo_load\ to zero
Aliasing \UART_JY:BUART:rx_status_0\ to zero
Aliasing \UART_JY:BUART:rx_status_6\ to zero
Aliasing \QuadDec_1:Cnt16:CounterUDB:hwCapture\ to zero
Aliasing \UART_net:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_net:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_net:BUART:rx_addr_match_status\\D\ to zero
Aliasing \UART_JY:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_JY:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_JY:BUART:rx_addr_match_status\\D\ to zero
Removing Rhs of wire \UART_net:BUART:rx_bitclk_enable\[93] = \UART_net:BUART:rx_bitclk\[141]
Removing Lhs of wire \UART_net:BUART:rx_status_0\[192] = zero[27]
Removing Lhs of wire \UART_net:BUART:rx_status_6\[201] = zero[27]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:final_capture\[368] = zero[27]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:pwm_i\[451] = zero[27]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\[631] = zero[27]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\[641] = zero[27]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\[651] = zero[27]
Removing Lhs of wire \Timer_1:TimerUDB:capt_fifo_load\[731] = zero[27]
Removing Lhs of wire \Timer_1:TimerUDB:trig_reg\[745] = \Timer_1:TimerUDB:control_7\[713]
Removing Rhs of wire \UART_JY:BUART:rx_bitclk_enable\[933] = \UART_JY:BUART:rx_bitclk\[981]
Removing Lhs of wire \UART_JY:BUART:rx_status_0\[1032] = zero[27]
Removing Lhs of wire \UART_JY:BUART:rx_status_6\[1041] = zero[27]
Removing Lhs of wire \SRF_05_Timer_1:TimerUDB:trig_reg\[1661] = \SRF_05_Timer_1:TimerUDB:control_7\[1567]
Removing Lhs of wire \SRF_05_Timer:TimerUDB:trig_reg\[1917] = \SRF_05_Timer:TimerUDB:control_7\[1823]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:hwCapture\[2081] = zero[27]
Removing Lhs of wire \UART_net:BUART:tx_ctrl_mark_last\\D\[2294] = \UART_net:BUART:tx_ctrl_mark_last\[84]
Removing Lhs of wire \UART_net:BUART:rx_markspace_status\\D\[2306] = zero[27]
Removing Lhs of wire \UART_net:BUART:rx_parity_error_status\\D\[2307] = zero[27]
Removing Lhs of wire \UART_net:BUART:rx_addr_match_status\\D\[2309] = zero[27]
Removing Lhs of wire \UART_net:BUART:rx_markspace_pre\\D\[2310] = \UART_net:BUART:rx_markspace_pre\[205]
Removing Lhs of wire \UART_net:BUART:rx_parity_bit\\D\[2315] = \UART_net:BUART:rx_parity_bit\[211]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:runmode_enable\\D\[2319] = \PWM_MOTOR:PWMUDB:control_7\[314]
Removing Lhs of wire \UART_JY:BUART:tx_ctrl_mark_last\\D\[2339] = \UART_JY:BUART:tx_ctrl_mark_last\[924]
Removing Lhs of wire \UART_JY:BUART:rx_markspace_status\\D\[2351] = zero[27]
Removing Lhs of wire \UART_JY:BUART:rx_parity_error_status\\D\[2352] = zero[27]
Removing Lhs of wire \UART_JY:BUART:rx_addr_match_status\\D\[2354] = zero[27]
Removing Lhs of wire \UART_JY:BUART:rx_markspace_pre\\D\[2355] = \UART_JY:BUART:rx_markspace_pre\[1045]
Removing Lhs of wire \UART_JY:BUART:rx_parity_bit\\D\[2360] = \UART_JY:BUART:rx_parity_bit\[1051]

------------------------------------------------------
Aliased 0 equations, 29 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_net:BUART:sRX:MODULE_6:g1:a0:xneq\ <= ((not \UART_net:BUART:rx_parity_bit\ and Net_7 and MODIN3_0)
	OR (not MODIN3_1 and not MODIN3_0 and \UART_net:BUART:rx_parity_bit\)
	OR (not Net_7 and not MODIN3_1 and \UART_net:BUART:rx_parity_bit\)
	OR (not \UART_net:BUART:rx_parity_bit\ and MODIN3_1));

Note:  Deleted unused equation:
\UART_JY:BUART:sRX:MODULE_12:g1:a0:xneq\ <= ((not \UART_JY:BUART:rx_parity_bit\ and Net_559 and \UART_JY:BUART:pollcount_0\)
	OR (not \UART_JY:BUART:pollcount_1\ and not \UART_JY:BUART:pollcount_0\ and \UART_JY:BUART:rx_parity_bit\)
	OR (not \UART_JY:BUART:pollcount_1\ and not Net_559 and \UART_JY:BUART:rx_parity_bit\)
	OR (not \UART_JY:BUART:rx_parity_bit\ and \UART_JY:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\robot\git_code\robot_car\car.cydsn\car.cyprj -dcpsoc3 car.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 3s.629ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.410, Family: PSoC3, Started at: Monday, 19 December 2016 14:29:14
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\robot\git_code\robot_car\car.cydsn\car.cyprj -d CY8C5267AXI-LP051 car.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.061ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \ADC:MODULE_1:g1:a0:gx:u0:lti_1\ kept \ADC:MODULE_1:g1:a0:gx:u0:lt_5\
    Removed wire end \ADC:MODULE_1:g1:a0:gx:u0:gti_1\ kept \ADC:MODULE_1:g1:a0:gx:u0:gt_5\
    Removed wire end \ADC:MODULE_1:g1:a0:gx:u0:lti_0\ kept \ADC:MODULE_1:g1:a0:gx:u0:lt_2\
    Removed wire end \ADC:MODULE_1:g1:a0:gx:u0:gti_0\ kept \ADC:MODULE_1:g1:a0:gx:u0:gt_2\
    Converted constant MacroCell: \UART_net:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_net:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_net:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_net:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_net:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \PWM_MOTOR:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_MOTOR:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_MOTOR:PWMUDB:pwm_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Timer_1:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \Timer_1:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \UART_JY:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_JY:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_JY:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_JY:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_JY:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \QuadDec_1:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
Assigning clock timer_clock to clock BUS_CLK because it is a pass-through
Assigning clock ADC_BusClock to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'ADC_IntClock'. Fanout=73, Signal=\ADC:clock\
    Digital Clock 1: Automatic-assigning  clock 'Clock_1'. Fanout=4, Signal=Net_13781
    Digital Clock 2: Automatic-assigning  clock 'Clock_6'. Fanout=8, Signal=Net_11105
    Digital Clock 3: Automatic-assigning  clock 'UART_JY_IntClock'. Fanout=1, Signal=\UART_JY:Net_9\
    Digital Clock 4: Automatic-assigning  clock 'UART_net_IntClock'. Fanout=1, Signal=\UART_net:Net_9\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \UART_net:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_net_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_net_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \PWM_MOTOR:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_6 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_6, EnableOut: Constant 1
    UDB Clk/Enable \Timer_1:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \Timer_1:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \UART_JY:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_JY_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_JY_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \ADC:bSAR_SEQ:ClkEn\: with output requested to be synchronous
        ClockIn: ADC_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: \ADC:bSAR_SEQ:CtrlReg\:controlcell.control_0 was determined to be synchronous to ClockIn
        ClockOut: ADC_IntClock, EnableOut: \ADC:bSAR_SEQ:CtrlReg\:controlcell.control_0
    UDB Clk/Enable \ADC:bSAR_SEQ:ClkCtrl\: with output requested to be synchronous
        ClockIn: ADC_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ADC_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \SRF_05_Timer_1:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_6 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_6, EnableOut: Constant 1
    UDB Clk/Enable \SRF_05_Timer_1:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_6 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_6, EnableOut: Constant 1
    UDB Clk/Enable \SRF_05_Timer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_6 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_6, EnableOut: Constant 1
    UDB Clk/Enable \SRF_05_Timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_6 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_6, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_1:Cnt16:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_6 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_6, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_1:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_6 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_6, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_1:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: Clock_6 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_6, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 2 pin(s) will be assigned a location by the fitter: debug_time(0), IN_D(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \QuadDec_1:Net_1264\, Duplicate of \QuadDec_1:Cnt16:CounterUDB:prevCompare\ 
    MacroCell: Name=\QuadDec_1:Net_1264\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_11105) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_1:Net_1264\ (fanout=2)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_JY:BUART:rx_parity_bit\, Duplicate of \UART_JY:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_JY:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_JY:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_JY:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_JY:BUART:rx_address_detected\, Duplicate of \UART_JY:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_JY:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_JY:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_JY:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_JY:BUART:rx_parity_error_pre\, Duplicate of \UART_JY:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_JY:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_JY:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_JY:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_JY:BUART:rx_markspace_pre\, Duplicate of \UART_JY:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_JY:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_JY:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_JY:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_JY:BUART:rx_state_1\, Duplicate of \UART_JY:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_JY:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_JY:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_JY:BUART:rx_state_1\ (fanout=8)

    Removing \UART_JY:BUART:tx_parity_bit\, Duplicate of \UART_JY:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_JY:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_JY:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_JY:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_JY:BUART:tx_mark\, Duplicate of \UART_JY:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_JY:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_JY:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_JY:BUART:tx_mark\ (fanout=0)

    Removing \UART_net:BUART:rx_parity_bit\, Duplicate of \UART_net:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_net:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_net:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_net:BUART:rx_address_detected\, Duplicate of \UART_net:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_net:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_net:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_net:BUART:rx_parity_error_pre\, Duplicate of \UART_net:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_net:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_net:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_net:BUART:rx_markspace_pre\, Duplicate of \UART_net:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_net:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_net:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_net:BUART:rx_state_1\, Duplicate of \UART_net:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_net:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_net:BUART:rx_state_1\ (fanout=8)

    Removing \UART_net:BUART:tx_parity_bit\, Duplicate of \UART_net:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_net:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_net:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_net:BUART:tx_mark\, Duplicate of \UART_net:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_net:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_net:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Rx_net(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_net(0)__PA ,
            fb => Net_7 ,
            pad => Rx_net(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_net(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_net(0)__PA ,
            input => Net_2 ,
            pad => Tx_net(0)_PAD );
        Properties:
        {
        }

    Pin : Name = L_PWM_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => L_PWM_1(0)__PA ,
            input => Net_4236 ,
            pad => L_PWM_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = R_PWM_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => R_PWM_1(0)__PA ,
            input => Net_13899 ,
            pad => R_PWM_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = L_IN_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => L_IN_1(0)__PA ,
            pad => L_IN_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = L_IN_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => L_IN_2(0)__PA ,
            pad => L_IN_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = R_IN_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => R_IN_1(0)__PA ,
            pad => R_IN_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = R_IN_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => R_IN_2(0)__PA ,
            pad => R_IN_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_JY(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_JY(0)__PA ,
            fb => Net_559 ,
            pad => Rx_JY(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_JY(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_JY(0)__PA ,
            input => Net_554 ,
            pad => Tx_JY(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LED1(0)__PA ,
            input => Net_1004 ,
            pad => LED1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LED2(0)__PA ,
            input => Net_1004 ,
            pad => LED2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LED3(0)__PA ,
            input => Net_12040 ,
            pad => LED3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LED4(0)__PA ,
            input => Net_12040 ,
            pad => LED4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LED5(0)__PA ,
            input => Net_2225 ,
            pad => LED5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LED6(0)__PA ,
            input => Net_2225 ,
            pad => LED6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LED7(0)__PA ,
            input => Net_14248 ,
            pad => LED7(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED8(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LED8(0)__PA ,
            input => Net_14248 ,
            pad => LED8(0)_PAD );
        Properties:
        {
        }

    Pin : Name = IN_C(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => IN_C(0)__PA ,
            analog_term => Net_5349 ,
            pad => IN_C(0)_PAD ,
            input => \ADC:AMuxHw_2_Decoder_one_hot_0\ );
        Properties:
        {
        }

    Pin : Name = IN_D(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => IN_D(0)__PA ,
            analog_term => Net_4131 ,
            pad => IN_D(0)_PAD ,
            input => \ADC:AMuxHw_2_Decoder_one_hot_1\ );

    Pin : Name = CONTRAL_LIDAR(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CONTRAL_LIDAR(0)__PA ,
            pad => CONTRAL_LIDAR(0)_PAD );
        Properties:
        {
        }

    Pin : Name = debug_time(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => debug_time(0)__PA ,
            pad => debug_time(0)_PAD );

    Pin : Name = PTZ_UP_EN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => PTZ_UP_EN(0)__PA ,
            pad => PTZ_UP_EN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PTZ_UP_STEP(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => PTZ_UP_STEP(0)__PA ,
            pad => PTZ_UP_STEP(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PTZ_UP_DIR(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => PTZ_UP_DIR(0)__PA ,
            pad => PTZ_UP_DIR(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PTZ_DOWN_EN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => PTZ_DOWN_EN(0)__PA ,
            pad => PTZ_DOWN_EN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PTZ_DOWN_STEP(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => PTZ_DOWN_STEP(0)__PA ,
            pad => PTZ_DOWN_STEP(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PTZ_DOWN_DIR(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => PTZ_DOWN_DIR(0)__PA ,
            pad => PTZ_DOWN_DIR(0)_PAD );
        Properties:
        {
        }

    Pin : Name = IN_P(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => IN_P(0)__PA ,
            analog_term => Net_4137 ,
            pad => IN_P(0)_PAD ,
            input => \ADC:AMuxHw_2_Decoder_one_hot_2\ );
        Properties:
        {
        }

    Pin : Name = SRF_ECHO_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SRF_ECHO_1(0)__PA ,
            fb => Net_5329 ,
            pad => SRF_ECHO_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SRF_TRG_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SRF_TRG_1(0)__PA ,
            pad => SRF_TRG_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SRF_ECHO_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SRF_ECHO_2(0)__PA ,
            fb => Net_5353 ,
            pad => SRF_ECHO_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SRF_TRG_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SRF_TRG_2(0)__PA ,
            pad => SRF_TRG_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CHANGE_PWR(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CHANGE_PWR(0)__PA ,
            pad => CHANGE_PWR(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_1(0)__PA ,
            fb => Net_5808 ,
            pad => Pin_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_2(0)__PA ,
            fb => Net_5798 ,
            pad => Pin_2(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\QuadDec_1:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_1:Net_1251\ * !\QuadDec_1:Net_1260\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\
            + \QuadDec_1:Net_1251\ * !\QuadDec_1:Net_1260\ * 
              \QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:Net_1251\ * !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:Net_1251\ * \QuadDec_1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:Net_1251_split\ (fanout=1)

    MacroCell: Name=Net_2, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_net:BUART:txn\
        );
        Output = Net_2 (fanout=1)

    MacroCell: Name=\UART_net:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_net:BUART:tx_state_1\ * !\UART_net:BUART:tx_state_0\ * 
              \UART_net:BUART:tx_bitclk_enable_pre\
            + !\UART_net:BUART:tx_state_1\ * !\UART_net:BUART:tx_state_0\ * 
              !\UART_net:BUART:tx_state_2\
        );
        Output = \UART_net:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_net:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_net:BUART:tx_state_1\ * !\UART_net:BUART:tx_state_0\ * 
              \UART_net:BUART:tx_bitclk_enable_pre\ * 
              \UART_net:BUART:tx_fifo_empty\ * \UART_net:BUART:tx_state_2\
        );
        Output = \UART_net:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_net:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_net:BUART:tx_fifo_notfull\
        );
        Output = \UART_net:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_net:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_net:BUART:tx_ctrl_mark_last\ * 
              !\UART_net:BUART:rx_state_0\ * !\UART_net:BUART:rx_state_3\ * 
              !\UART_net:BUART:rx_state_2\
        );
        Output = \UART_net:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_net:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_7 * MODIN3_0
            + MODIN3_1
        );
        Output = \UART_net:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_net:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_net:BUART:rx_load_fifo\ * \UART_net:BUART:rx_fifofull\
        );
        Output = \UART_net:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_net:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_net:BUART:rx_fifonotempty\ * 
              \UART_net:BUART:rx_state_stop1_reg\
        );
        Output = \UART_net:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\Timer_1:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_1:TimerUDB:control_7\ * \Timer_1:TimerUDB:per_zero\
        );
        Output = \Timer_1:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=Net_554, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_JY:BUART:txn\
        );
        Output = Net_554 (fanout=1)

    MacroCell: Name=\UART_JY:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_JY:BUART:tx_state_1\ * !\UART_JY:BUART:tx_state_0\ * 
              \UART_JY:BUART:tx_bitclk_enable_pre\
            + !\UART_JY:BUART:tx_state_1\ * !\UART_JY:BUART:tx_state_0\ * 
              !\UART_JY:BUART:tx_state_2\
        );
        Output = \UART_JY:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_JY:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_JY:BUART:tx_state_1\ * !\UART_JY:BUART:tx_state_0\ * 
              \UART_JY:BUART:tx_bitclk_enable_pre\ * 
              \UART_JY:BUART:tx_fifo_empty\ * \UART_JY:BUART:tx_state_2\
        );
        Output = \UART_JY:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_JY:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_JY:BUART:tx_fifo_notfull\
        );
        Output = \UART_JY:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_JY:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_JY:BUART:tx_ctrl_mark_last\ * 
              !\UART_JY:BUART:rx_state_0\ * !\UART_JY:BUART:rx_state_3\ * 
              !\UART_JY:BUART:rx_state_2\
        );
        Output = \UART_JY:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_JY:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_JY:BUART:pollcount_1\
            + Net_559 * \UART_JY:BUART:pollcount_0\
        );
        Output = \UART_JY:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_JY:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_JY:BUART:rx_load_fifo\ * \UART_JY:BUART:rx_fifofull\
        );
        Output = \UART_JY:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_JY:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_JY:BUART:rx_fifonotempty\ * 
              \UART_JY:BUART:rx_state_stop1_reg\
        );
        Output = \UART_JY:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_is_active\, Mode=(Combinatorial)
        Total # of inputs        : 9
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * \ADC:ch_addr_5\
            + !\ADC:AMuxHw_2_Decoder_old_id_4\ * \ADC:ch_addr_4\
            + !\ADC:AMuxHw_2_Decoder_old_id_3\ * \ADC:ch_addr_3\
            + !\ADC:AMuxHw_2_Decoder_old_id_2\ * \ADC:ch_addr_2\
            + \ADC:AMuxHw_2_Decoder_is_active_split\
        );
        Output = \ADC:AMuxHw_2_Decoder_is_active\ (fanout=64)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\ADC:bSAR_SEQ:cnt_enable\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_4134 * !\ADC:bSAR_SEQ:load_period\
        );
        Output = \ADC:bSAR_SEQ:cnt_enable\ (fanout=1)

    MacroCell: Name=\SRF_05_Timer_1:TimerUDB:capt_fifo_load\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \SRF_05_Timer_1:TimerUDB:control_7\ * !Net_5353 * 
              \SRF_05_Timer_1:TimerUDB:capture_last\
            + \SRF_05_Timer_1:TimerUDB:control_7\ * Net_5353 * 
              !\SRF_05_Timer_1:TimerUDB:capture_last\
        );
        Output = \SRF_05_Timer_1:TimerUDB:capt_fifo_load\ (fanout=5)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\SRF_05_Timer_1:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SRF_05_Timer_1:TimerUDB:control_7\ * 
              \SRF_05_Timer_1:TimerUDB:per_zero\
        );
        Output = \SRF_05_Timer_1:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\SRF_05_Timer:TimerUDB:capt_fifo_load\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \SRF_05_Timer:TimerUDB:control_7\ * !Net_5329 * 
              \SRF_05_Timer:TimerUDB:capture_last\
            + \SRF_05_Timer:TimerUDB:control_7\ * Net_5329 * 
              !\SRF_05_Timer:TimerUDB:capture_last\
        );
        Output = \SRF_05_Timer:TimerUDB:capt_fifo_load\ (fanout=5)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\SRF_05_Timer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SRF_05_Timer:TimerUDB:control_7\ * 
              \SRF_05_Timer:TimerUDB:per_zero\
        );
        Output = \SRF_05_Timer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_1:Net_1260\ * !\QuadDec_1:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_1:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_1:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_1:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_1:Net_1203\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\QuadDec_1:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Net_1275\ * \QuadDec_1:Net_1251\ * 
              !\QuadDec_1:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_1:Net_530\ (fanout=1)

    MacroCell: Name=\QuadDec_1:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Net_1275\ * !\QuadDec_1:Net_1251\ * 
              !\QuadDec_1:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_1:Net_611\ (fanout=1)

    MacroCell: Name=\QuadDec_1:bQuadDec:quad_A_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_11105) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5808
        );
        Output = \QuadDec_1:bQuadDec:quad_A_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec_1:bQuadDec:quad_A_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_11105) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec_1:bQuadDec:quad_A_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec_1:bQuadDec:quad_A_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_11105) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec_1:bQuadDec:quad_A_delayed_2\ (fanout=1)

    MacroCell: Name=\QuadDec_1:bQuadDec:quad_B_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_11105) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5798
        );
        Output = \QuadDec_1:bQuadDec:quad_B_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec_1:bQuadDec:quad_B_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_11105) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec_1:bQuadDec:quad_B_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec_1:bQuadDec:quad_B_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_11105) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec_1:bQuadDec:quad_B_delayed_2\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=4)

    MacroCell: Name=\UART_net:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_net:BUART:txn\ * \UART_net:BUART:tx_state_1\ * 
              !\UART_net:BUART:tx_bitclk\
            + \UART_net:BUART:txn\ * \UART_net:BUART:tx_state_2\
            + !\UART_net:BUART:tx_state_1\ * \UART_net:BUART:tx_state_0\ * 
              !\UART_net:BUART:tx_shift_out\ * !\UART_net:BUART:tx_state_2\
            + !\UART_net:BUART:tx_state_1\ * \UART_net:BUART:tx_state_0\ * 
              !\UART_net:BUART:tx_state_2\ * !\UART_net:BUART:tx_bitclk\
            + \UART_net:BUART:tx_state_1\ * !\UART_net:BUART:tx_state_0\ * 
              !\UART_net:BUART:tx_shift_out\ * !\UART_net:BUART:tx_state_2\ * 
              !\UART_net:BUART:tx_counter_dp\ * \UART_net:BUART:tx_bitclk\
        );
        Output = \UART_net:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_net:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_net:BUART:tx_state_1\ * \UART_net:BUART:tx_state_0\ * 
              \UART_net:BUART:tx_bitclk_enable_pre\ * 
              \UART_net:BUART:tx_state_2\
            + \UART_net:BUART:tx_state_1\ * !\UART_net:BUART:tx_state_2\ * 
              \UART_net:BUART:tx_counter_dp\ * \UART_net:BUART:tx_bitclk\
            + \UART_net:BUART:tx_state_0\ * !\UART_net:BUART:tx_state_2\ * 
              \UART_net:BUART:tx_bitclk\
        );
        Output = \UART_net:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_net:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_net:BUART:tx_state_1\ * !\UART_net:BUART:tx_state_0\ * 
              \UART_net:BUART:tx_bitclk_enable_pre\ * 
              !\UART_net:BUART:tx_fifo_empty\
            + !\UART_net:BUART:tx_state_1\ * !\UART_net:BUART:tx_state_0\ * 
              !\UART_net:BUART:tx_fifo_empty\ * !\UART_net:BUART:tx_state_2\
            + \UART_net:BUART:tx_state_1\ * \UART_net:BUART:tx_state_0\ * 
              \UART_net:BUART:tx_bitclk_enable_pre\ * 
              \UART_net:BUART:tx_fifo_empty\ * \UART_net:BUART:tx_state_2\
            + \UART_net:BUART:tx_state_0\ * !\UART_net:BUART:tx_state_2\ * 
              \UART_net:BUART:tx_bitclk\
        );
        Output = \UART_net:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_net:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_net:BUART:tx_state_1\ * !\UART_net:BUART:tx_state_0\ * 
              \UART_net:BUART:tx_bitclk_enable_pre\ * 
              \UART_net:BUART:tx_state_2\
            + \UART_net:BUART:tx_state_1\ * \UART_net:BUART:tx_state_0\ * 
              \UART_net:BUART:tx_bitclk_enable_pre\ * 
              \UART_net:BUART:tx_state_2\
            + \UART_net:BUART:tx_state_1\ * \UART_net:BUART:tx_state_0\ * 
              !\UART_net:BUART:tx_state_2\ * \UART_net:BUART:tx_bitclk\
            + \UART_net:BUART:tx_state_1\ * !\UART_net:BUART:tx_state_2\ * 
              \UART_net:BUART:tx_counter_dp\ * \UART_net:BUART:tx_bitclk\
        );
        Output = \UART_net:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_net:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_net:BUART:tx_state_1\ * !\UART_net:BUART:tx_state_0\ * 
              \UART_net:BUART:tx_state_2\
            + !\UART_net:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_net:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_net:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_net:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_net:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_net:BUART:tx_ctrl_mark_last\ * 
              !\UART_net:BUART:rx_state_0\ * 
              \UART_net:BUART:rx_bitclk_enable\ * 
              !\UART_net:BUART:rx_state_3\ * \UART_net:BUART:rx_state_2\ * 
              !Net_7 * !MODIN3_1
            + !\UART_net:BUART:tx_ctrl_mark_last\ * 
              !\UART_net:BUART:rx_state_0\ * 
              \UART_net:BUART:rx_bitclk_enable\ * 
              !\UART_net:BUART:rx_state_3\ * \UART_net:BUART:rx_state_2\ * 
              !MODIN3_1 * !MODIN3_0
            + !\UART_net:BUART:tx_ctrl_mark_last\ * 
              \UART_net:BUART:rx_state_0\ * !\UART_net:BUART:rx_state_3\ * 
              !\UART_net:BUART:rx_state_2\ * !MODIN6_6 * !MODIN6_5
            + !\UART_net:BUART:tx_ctrl_mark_last\ * 
              \UART_net:BUART:rx_state_0\ * !\UART_net:BUART:rx_state_3\ * 
              !\UART_net:BUART:rx_state_2\ * !MODIN6_6 * !MODIN6_4
        );
        Output = \UART_net:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_net:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_net:BUART:tx_ctrl_mark_last\ * 
              !\UART_net:BUART:rx_state_0\ * 
              \UART_net:BUART:rx_bitclk_enable\ * \UART_net:BUART:rx_state_3\ * 
              !\UART_net:BUART:rx_state_2\
            + !\UART_net:BUART:tx_ctrl_mark_last\ * 
              \UART_net:BUART:rx_state_0\ * !\UART_net:BUART:rx_state_3\ * 
              !\UART_net:BUART:rx_state_2\ * !MODIN6_6 * !MODIN6_5
            + !\UART_net:BUART:tx_ctrl_mark_last\ * 
              \UART_net:BUART:rx_state_0\ * !\UART_net:BUART:rx_state_3\ * 
              !\UART_net:BUART:rx_state_2\ * !MODIN6_6 * !MODIN6_4
        );
        Output = \UART_net:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_net:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_net:BUART:tx_ctrl_mark_last\ * 
              !\UART_net:BUART:rx_state_0\ * 
              \UART_net:BUART:rx_bitclk_enable\ * \UART_net:BUART:rx_state_3\ * 
              \UART_net:BUART:rx_state_2\
            + !\UART_net:BUART:tx_ctrl_mark_last\ * 
              \UART_net:BUART:rx_state_0\ * !\UART_net:BUART:rx_state_3\ * 
              !\UART_net:BUART:rx_state_2\ * !MODIN6_6 * !MODIN6_5
            + !\UART_net:BUART:tx_ctrl_mark_last\ * 
              \UART_net:BUART:rx_state_0\ * !\UART_net:BUART:rx_state_3\ * 
              !\UART_net:BUART:rx_state_2\ * !MODIN6_6 * !MODIN6_4
        );
        Output = \UART_net:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_net:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_net:BUART:tx_ctrl_mark_last\ * 
              !\UART_net:BUART:rx_state_0\ * 
              \UART_net:BUART:rx_bitclk_enable\ * \UART_net:BUART:rx_state_3\
            + !\UART_net:BUART:tx_ctrl_mark_last\ * 
              !\UART_net:BUART:rx_state_0\ * 
              \UART_net:BUART:rx_bitclk_enable\ * \UART_net:BUART:rx_state_2\
            + !\UART_net:BUART:tx_ctrl_mark_last\ * 
              !\UART_net:BUART:rx_state_0\ * !\UART_net:BUART:rx_state_3\ * 
              !\UART_net:BUART:rx_state_2\ * !Net_7 * 
              \UART_net:BUART:rx_last\
            + !\UART_net:BUART:tx_ctrl_mark_last\ * 
              \UART_net:BUART:rx_state_0\ * !\UART_net:BUART:rx_state_3\ * 
              !\UART_net:BUART:rx_state_2\ * !MODIN6_6 * !MODIN6_5
            + !\UART_net:BUART:tx_ctrl_mark_last\ * 
              \UART_net:BUART:rx_state_0\ * !\UART_net:BUART:rx_state_3\ * 
              !\UART_net:BUART:rx_state_2\ * !MODIN6_6 * !MODIN6_4
        );
        Output = \UART_net:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_net:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_net:BUART:rx_count_2\ * !\UART_net:BUART:rx_count_1\ * 
              !\UART_net:BUART:rx_count_0\
        );
        Output = \UART_net:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_net:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_net:BUART:tx_ctrl_mark_last\ * 
              !\UART_net:BUART:rx_state_0\ * \UART_net:BUART:rx_state_3\ * 
              \UART_net:BUART:rx_state_2\
        );
        Output = \UART_net:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=MODIN3_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_net:BUART:rx_count_2\ * !\UART_net:BUART:rx_count_1\ * 
              !Net_7 * MODIN3_1
            + !\UART_net:BUART:rx_count_2\ * !\UART_net:BUART:rx_count_1\ * 
              Net_7 * !MODIN3_1 * MODIN3_0
            + !\UART_net:BUART:rx_count_2\ * !\UART_net:BUART:rx_count_1\ * 
              MODIN3_1 * !MODIN3_0
        );
        Output = MODIN3_1 (fanout=4)

    MacroCell: Name=MODIN3_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_net:BUART:rx_count_2\ * !\UART_net:BUART:rx_count_1\ * 
              !Net_7 * MODIN3_0
            + !\UART_net:BUART:rx_count_2\ * !\UART_net:BUART:rx_count_1\ * 
              Net_7 * !MODIN3_0
        );
        Output = MODIN3_0 (fanout=5)

    MacroCell: Name=\UART_net:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_net:BUART:tx_ctrl_mark_last\ * 
              !\UART_net:BUART:rx_state_0\ * 
              \UART_net:BUART:rx_bitclk_enable\ * \UART_net:BUART:rx_state_3\ * 
              \UART_net:BUART:rx_state_2\ * !Net_7 * !MODIN3_1
            + !\UART_net:BUART:tx_ctrl_mark_last\ * 
              !\UART_net:BUART:rx_state_0\ * 
              \UART_net:BUART:rx_bitclk_enable\ * \UART_net:BUART:rx_state_3\ * 
              \UART_net:BUART:rx_state_2\ * !MODIN3_1 * !MODIN3_0
        );
        Output = \UART_net:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_net:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_7
        );
        Output = \UART_net:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\PWM_MOTOR:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_11105) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_MOTOR:PWMUDB:control_7\
        );
        Output = \PWM_MOTOR:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=Net_4236, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_11105) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_MOTOR:PWMUDB:runmode_enable\ * 
              \PWM_MOTOR:PWMUDB:cmp1_less\
        );
        Output = Net_4236 (fanout=1)

    MacroCell: Name=Net_13899, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_11105) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_MOTOR:PWMUDB:runmode_enable\ * 
              \PWM_MOTOR:PWMUDB:cmp2_less\
        );
        Output = Net_13899 (fanout=1)

    MacroCell: Name=Net_591, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_1:TimerUDB:control_7\ * \Timer_1:TimerUDB:per_zero\
        );
        Output = Net_591 (fanout=1)

    MacroCell: Name=\UART_JY:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_JY:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_JY:BUART:txn\ * \UART_JY:BUART:tx_state_1\ * 
              !\UART_JY:BUART:tx_bitclk\
            + \UART_JY:BUART:txn\ * \UART_JY:BUART:tx_state_2\
            + !\UART_JY:BUART:tx_state_1\ * \UART_JY:BUART:tx_state_0\ * 
              !\UART_JY:BUART:tx_shift_out\ * !\UART_JY:BUART:tx_state_2\
            + !\UART_JY:BUART:tx_state_1\ * \UART_JY:BUART:tx_state_0\ * 
              !\UART_JY:BUART:tx_state_2\ * !\UART_JY:BUART:tx_bitclk\
            + \UART_JY:BUART:tx_state_1\ * !\UART_JY:BUART:tx_state_0\ * 
              !\UART_JY:BUART:tx_shift_out\ * !\UART_JY:BUART:tx_state_2\ * 
              !\UART_JY:BUART:tx_counter_dp\ * \UART_JY:BUART:tx_bitclk\
        );
        Output = \UART_JY:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_JY:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_JY:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_JY:BUART:tx_state_1\ * \UART_JY:BUART:tx_state_0\ * 
              \UART_JY:BUART:tx_bitclk_enable_pre\ * 
              \UART_JY:BUART:tx_state_2\
            + \UART_JY:BUART:tx_state_1\ * !\UART_JY:BUART:tx_state_2\ * 
              \UART_JY:BUART:tx_counter_dp\ * \UART_JY:BUART:tx_bitclk\
            + \UART_JY:BUART:tx_state_0\ * !\UART_JY:BUART:tx_state_2\ * 
              \UART_JY:BUART:tx_bitclk\
        );
        Output = \UART_JY:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_JY:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_JY:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_JY:BUART:tx_state_1\ * !\UART_JY:BUART:tx_state_0\ * 
              \UART_JY:BUART:tx_bitclk_enable_pre\ * 
              !\UART_JY:BUART:tx_fifo_empty\
            + !\UART_JY:BUART:tx_state_1\ * !\UART_JY:BUART:tx_state_0\ * 
              !\UART_JY:BUART:tx_fifo_empty\ * !\UART_JY:BUART:tx_state_2\
            + \UART_JY:BUART:tx_state_1\ * \UART_JY:BUART:tx_state_0\ * 
              \UART_JY:BUART:tx_bitclk_enable_pre\ * 
              \UART_JY:BUART:tx_fifo_empty\ * \UART_JY:BUART:tx_state_2\
            + \UART_JY:BUART:tx_state_0\ * !\UART_JY:BUART:tx_state_2\ * 
              \UART_JY:BUART:tx_bitclk\
        );
        Output = \UART_JY:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_JY:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_JY:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_JY:BUART:tx_state_1\ * !\UART_JY:BUART:tx_state_0\ * 
              \UART_JY:BUART:tx_bitclk_enable_pre\ * 
              \UART_JY:BUART:tx_state_2\
            + \UART_JY:BUART:tx_state_1\ * \UART_JY:BUART:tx_state_0\ * 
              \UART_JY:BUART:tx_bitclk_enable_pre\ * 
              \UART_JY:BUART:tx_state_2\
            + \UART_JY:BUART:tx_state_1\ * \UART_JY:BUART:tx_state_0\ * 
              !\UART_JY:BUART:tx_state_2\ * \UART_JY:BUART:tx_bitclk\
            + \UART_JY:BUART:tx_state_1\ * !\UART_JY:BUART:tx_state_2\ * 
              \UART_JY:BUART:tx_counter_dp\ * \UART_JY:BUART:tx_bitclk\
        );
        Output = \UART_JY:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_JY:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_JY:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_JY:BUART:tx_state_1\ * !\UART_JY:BUART:tx_state_0\ * 
              \UART_JY:BUART:tx_state_2\
            + !\UART_JY:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_JY:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_JY:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_JY:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_JY:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_JY:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_JY:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_JY:BUART:tx_ctrl_mark_last\ * 
              !\UART_JY:BUART:rx_state_0\ * \UART_JY:BUART:rx_bitclk_enable\ * 
              !\UART_JY:BUART:rx_state_3\ * \UART_JY:BUART:rx_state_2\ * 
              !\UART_JY:BUART:pollcount_1\ * !Net_559
            + !\UART_JY:BUART:tx_ctrl_mark_last\ * 
              !\UART_JY:BUART:rx_state_0\ * \UART_JY:BUART:rx_bitclk_enable\ * 
              !\UART_JY:BUART:rx_state_3\ * \UART_JY:BUART:rx_state_2\ * 
              !\UART_JY:BUART:pollcount_1\ * !\UART_JY:BUART:pollcount_0\
            + !\UART_JY:BUART:tx_ctrl_mark_last\ * \UART_JY:BUART:rx_state_0\ * 
              !\UART_JY:BUART:rx_state_3\ * !\UART_JY:BUART:rx_state_2\ * 
              !\UART_JY:BUART:rx_count_6\ * !\UART_JY:BUART:rx_count_5\
            + !\UART_JY:BUART:tx_ctrl_mark_last\ * \UART_JY:BUART:rx_state_0\ * 
              !\UART_JY:BUART:rx_state_3\ * !\UART_JY:BUART:rx_state_2\ * 
              !\UART_JY:BUART:rx_count_6\ * !\UART_JY:BUART:rx_count_4\
        );
        Output = \UART_JY:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_JY:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_JY:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_JY:BUART:tx_ctrl_mark_last\ * 
              !\UART_JY:BUART:rx_state_0\ * \UART_JY:BUART:rx_bitclk_enable\ * 
              \UART_JY:BUART:rx_state_3\ * !\UART_JY:BUART:rx_state_2\
            + !\UART_JY:BUART:tx_ctrl_mark_last\ * \UART_JY:BUART:rx_state_0\ * 
              !\UART_JY:BUART:rx_state_3\ * !\UART_JY:BUART:rx_state_2\ * 
              !\UART_JY:BUART:rx_count_6\ * !\UART_JY:BUART:rx_count_5\
            + !\UART_JY:BUART:tx_ctrl_mark_last\ * \UART_JY:BUART:rx_state_0\ * 
              !\UART_JY:BUART:rx_state_3\ * !\UART_JY:BUART:rx_state_2\ * 
              !\UART_JY:BUART:rx_count_6\ * !\UART_JY:BUART:rx_count_4\
        );
        Output = \UART_JY:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_JY:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_JY:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_JY:BUART:tx_ctrl_mark_last\ * 
              !\UART_JY:BUART:rx_state_0\ * \UART_JY:BUART:rx_bitclk_enable\ * 
              \UART_JY:BUART:rx_state_3\ * \UART_JY:BUART:rx_state_2\
            + !\UART_JY:BUART:tx_ctrl_mark_last\ * \UART_JY:BUART:rx_state_0\ * 
              !\UART_JY:BUART:rx_state_3\ * !\UART_JY:BUART:rx_state_2\ * 
              !\UART_JY:BUART:rx_count_6\ * !\UART_JY:BUART:rx_count_5\
            + !\UART_JY:BUART:tx_ctrl_mark_last\ * \UART_JY:BUART:rx_state_0\ * 
              !\UART_JY:BUART:rx_state_3\ * !\UART_JY:BUART:rx_state_2\ * 
              !\UART_JY:BUART:rx_count_6\ * !\UART_JY:BUART:rx_count_4\
        );
        Output = \UART_JY:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_JY:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_JY:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_JY:BUART:tx_ctrl_mark_last\ * 
              !\UART_JY:BUART:rx_state_0\ * \UART_JY:BUART:rx_bitclk_enable\ * 
              \UART_JY:BUART:rx_state_3\
            + !\UART_JY:BUART:tx_ctrl_mark_last\ * 
              !\UART_JY:BUART:rx_state_0\ * \UART_JY:BUART:rx_bitclk_enable\ * 
              \UART_JY:BUART:rx_state_2\
            + !\UART_JY:BUART:tx_ctrl_mark_last\ * 
              !\UART_JY:BUART:rx_state_0\ * !\UART_JY:BUART:rx_state_3\ * 
              !\UART_JY:BUART:rx_state_2\ * !Net_559 * 
              \UART_JY:BUART:rx_last\
            + !\UART_JY:BUART:tx_ctrl_mark_last\ * \UART_JY:BUART:rx_state_0\ * 
              !\UART_JY:BUART:rx_state_3\ * !\UART_JY:BUART:rx_state_2\ * 
              !\UART_JY:BUART:rx_count_6\ * !\UART_JY:BUART:rx_count_5\
            + !\UART_JY:BUART:tx_ctrl_mark_last\ * \UART_JY:BUART:rx_state_0\ * 
              !\UART_JY:BUART:rx_state_3\ * !\UART_JY:BUART:rx_state_2\ * 
              !\UART_JY:BUART:rx_count_6\ * !\UART_JY:BUART:rx_count_4\
        );
        Output = \UART_JY:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_JY:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_JY:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_JY:BUART:rx_count_2\ * !\UART_JY:BUART:rx_count_1\ * 
              !\UART_JY:BUART:rx_count_0\
        );
        Output = \UART_JY:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_JY:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_JY:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_JY:BUART:tx_ctrl_mark_last\ * 
              !\UART_JY:BUART:rx_state_0\ * \UART_JY:BUART:rx_state_3\ * 
              \UART_JY:BUART:rx_state_2\
        );
        Output = \UART_JY:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_JY:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_JY:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_JY:BUART:rx_count_2\ * !\UART_JY:BUART:rx_count_1\ * 
              !\UART_JY:BUART:pollcount_1\ * Net_559 * 
              \UART_JY:BUART:pollcount_0\
            + !\UART_JY:BUART:rx_count_2\ * !\UART_JY:BUART:rx_count_1\ * 
              \UART_JY:BUART:pollcount_1\ * !Net_559
            + !\UART_JY:BUART:rx_count_2\ * !\UART_JY:BUART:rx_count_1\ * 
              \UART_JY:BUART:pollcount_1\ * !\UART_JY:BUART:pollcount_0\
        );
        Output = \UART_JY:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_JY:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_JY:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_JY:BUART:rx_count_2\ * !\UART_JY:BUART:rx_count_1\ * 
              !Net_559 * \UART_JY:BUART:pollcount_0\
            + !\UART_JY:BUART:rx_count_2\ * !\UART_JY:BUART:rx_count_1\ * 
              Net_559 * !\UART_JY:BUART:pollcount_0\
        );
        Output = \UART_JY:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART_JY:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_JY:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_JY:BUART:tx_ctrl_mark_last\ * 
              !\UART_JY:BUART:rx_state_0\ * \UART_JY:BUART:rx_bitclk_enable\ * 
              \UART_JY:BUART:rx_state_3\ * \UART_JY:BUART:rx_state_2\ * 
              !\UART_JY:BUART:pollcount_1\ * !Net_559
            + !\UART_JY:BUART:tx_ctrl_mark_last\ * 
              !\UART_JY:BUART:rx_state_0\ * \UART_JY:BUART:rx_bitclk_enable\ * 
              \UART_JY:BUART:rx_state_3\ * \UART_JY:BUART:rx_state_2\ * 
              !\UART_JY:BUART:pollcount_1\ * !\UART_JY:BUART:pollcount_0\
        );
        Output = \UART_JY:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_JY:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_JY:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_559
        );
        Output = \UART_JY:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_old_id_5\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:ch_addr_5\
        );
        Output = \ADC:AMuxHw_2_Decoder_old_id_5\ (fanout=66)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_old_id_4\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:ch_addr_4\
        );
        Output = \ADC:AMuxHw_2_Decoder_old_id_4\ (fanout=66)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_old_id_3\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:ch_addr_3\
        );
        Output = \ADC:AMuxHw_2_Decoder_old_id_3\ (fanout=66)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_old_id_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:ch_addr_2\
        );
        Output = \ADC:AMuxHw_2_Decoder_old_id_2\ (fanout=66)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_old_id_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:ch_addr_1\
        );
        Output = \ADC:AMuxHw_2_Decoder_old_id_1\ (fanout=65)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_old_id_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:ch_addr_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_old_id_0\ (fanout=65)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_0\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_0\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_1\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_1\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_2\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_2\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_3\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_3\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_4\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_4\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_5\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_5\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_6\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_6\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_7\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_7\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_8\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_8\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_9\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_9\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_10\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_10\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_11\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_11\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_12\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_12\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_13\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_13\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_14\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_14\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_15\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_15\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_16\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_16\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_17\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_17\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_18\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_18\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_19\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_19\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_20\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_20\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_21\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_21\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_22\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_22\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_23\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_23\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_24\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_24\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_25\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_25\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_26\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_26\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_27\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_27\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_28\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_28\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_29\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_29\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_30\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_30\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_31\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_31\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_32\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_32\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_33\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_33\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_34\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_34\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_35\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_35\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_36\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_36\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_37\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_37\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_38\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_38\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_39\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_39\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_40\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_40\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_41\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_41\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_42\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_42\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_43\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_43\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_44\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_44\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_45\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_45\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_46\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_46\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_47\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_47\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_48\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_48\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_49\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_49\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_50\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_50\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_51\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_51\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_52\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_52\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_53\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_53\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_54\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_54\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_55\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_55\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_56\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_56\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_57\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_57\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_58\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_58\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_59\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_59\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_60\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_60\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_61\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_61\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_62\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_62\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_63\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_63\ (fanout=1)

    MacroCell: Name=Net_4135, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: PosEdge(\ADC:bSAR_SEQ:enable\)
        Main Equation            : 1 pterm
        (
              \ADC:bSAR_SEQ:bus_clk_nrq_reg\ * !\ADC:bSAR_SEQ:nrq_reg\
        );
        Output = Net_4135 (fanout=3)

    MacroCell: Name=\ADC:bSAR_SEQ:bus_clk_nrq_reg\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \ADC:bSAR_SEQ:bus_clk_nrq_reg\ * !Net_4135
            + \ADC:Net_3935\
        );
        Output = \ADC:bSAR_SEQ:bus_clk_nrq_reg\ (fanout=3)

    MacroCell: Name=\ADC:bSAR_SEQ:nrq_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: PosEdge(\ADC:bSAR_SEQ:enable\)
        Main Equation            : 1 pterm
        (
              \ADC:bSAR_SEQ:bus_clk_nrq_reg\
        );
        Output = \ADC:bSAR_SEQ:nrq_reg\ (fanout=1)

    MacroCell: Name=\SRF_05_Timer_1:TimerUDB:capture_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_11105) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5353
        );
        Output = \SRF_05_Timer_1:TimerUDB:capture_last\ (fanout=2)

    MacroCell: Name=Net_5374, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_11105) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \SRF_05_Timer_1:TimerUDB:control_7\ * !Net_5353 * 
              \SRF_05_Timer_1:TimerUDB:capture_last\
            + \SRF_05_Timer_1:TimerUDB:control_7\ * Net_5353 * 
              !\SRF_05_Timer_1:TimerUDB:capture_last\
        );
        Output = Net_5374 (fanout=1)

    MacroCell: Name=MODIN12_1, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_11105) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \SRF_05_Timer_1:TimerUDB:capt_fifo_load\ * MODIN12_1 * 
              MODIN12_0
            + \SRF_05_Timer_1:TimerUDB:capt_fifo_load\ * MODIN12_1 * 
              MODIN13_1 * !MODIN13_0
            + \SRF_05_Timer_1:TimerUDB:capt_fifo_load\ * MODIN12_0 * 
              MODIN13_1
            + \SRF_05_Timer_1:TimerUDB:capt_fifo_load\ * MODIN12_0 * 
              !MODIN13_0
        );
        Output = MODIN12_1 (fanout=3)

    MacroCell: Name=MODIN12_0, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_11105) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\SRF_05_Timer_1:TimerUDB:capt_fifo_load\
            + !MODIN12_1 * !MODIN12_0 * !MODIN13_1 * !MODIN13_0
            + MODIN12_1 * !MODIN12_0 * MODIN13_1 * !MODIN13_0
        );
        Output = MODIN12_0 (fanout=3)

    MacroCell: Name=\SRF_05_Timer_1:TimerUDB:capt_int_temp\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_11105) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \SRF_05_Timer_1:TimerUDB:capt_fifo_load\ * !MODIN12_1 * 
              !MODIN12_0 * !MODIN13_1 * !MODIN13_0
            + \SRF_05_Timer_1:TimerUDB:capt_fifo_load\ * !MODIN12_1 * 
              MODIN12_0 * !MODIN13_1 * MODIN13_0
            + \SRF_05_Timer_1:TimerUDB:capt_fifo_load\ * MODIN12_1 * 
              !MODIN12_0 * MODIN13_1 * !MODIN13_0
            + \SRF_05_Timer_1:TimerUDB:capt_fifo_load\ * MODIN12_1 * 
              MODIN12_0 * MODIN13_1 * MODIN13_0
        );
        Output = \SRF_05_Timer_1:TimerUDB:capt_int_temp\ (fanout=1)

    MacroCell: Name=\SRF_05_Timer:TimerUDB:capture_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_11105) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5329
        );
        Output = \SRF_05_Timer:TimerUDB:capture_last\ (fanout=2)

    MacroCell: Name=Net_5362, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_11105) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \SRF_05_Timer:TimerUDB:control_7\ * !Net_5329 * 
              \SRF_05_Timer:TimerUDB:capture_last\
            + \SRF_05_Timer:TimerUDB:control_7\ * Net_5329 * 
              !\SRF_05_Timer:TimerUDB:capture_last\
        );
        Output = Net_5362 (fanout=1)

    MacroCell: Name=\SRF_05_Timer:TimerUDB:int_capt_count_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_11105) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \SRF_05_Timer:TimerUDB:control_1\ * 
              !\SRF_05_Timer:TimerUDB:control_0\ * 
              \SRF_05_Timer:TimerUDB:capt_fifo_load\ * 
              \SRF_05_Timer:TimerUDB:int_capt_count_1\
            + \SRF_05_Timer:TimerUDB:control_1\ * 
              \SRF_05_Timer:TimerUDB:capt_fifo_load\ * 
              \SRF_05_Timer:TimerUDB:int_capt_count_0\
            + !\SRF_05_Timer:TimerUDB:control_0\ * 
              \SRF_05_Timer:TimerUDB:capt_fifo_load\ * 
              \SRF_05_Timer:TimerUDB:int_capt_count_0\
            + \SRF_05_Timer:TimerUDB:capt_fifo_load\ * 
              \SRF_05_Timer:TimerUDB:int_capt_count_1\ * 
              \SRF_05_Timer:TimerUDB:int_capt_count_0\
        );
        Output = \SRF_05_Timer:TimerUDB:int_capt_count_1\ (fanout=3)

    MacroCell: Name=\SRF_05_Timer:TimerUDB:int_capt_count_0\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_11105) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\SRF_05_Timer:TimerUDB:control_1\ * 
              !\SRF_05_Timer:TimerUDB:control_0\ * 
              !\SRF_05_Timer:TimerUDB:int_capt_count_1\ * 
              !\SRF_05_Timer:TimerUDB:int_capt_count_0\
            + \SRF_05_Timer:TimerUDB:control_1\ * 
              !\SRF_05_Timer:TimerUDB:control_0\ * 
              \SRF_05_Timer:TimerUDB:int_capt_count_1\ * 
              !\SRF_05_Timer:TimerUDB:int_capt_count_0\
            + !\SRF_05_Timer:TimerUDB:capt_fifo_load\
        );
        Output = \SRF_05_Timer:TimerUDB:int_capt_count_0\ (fanout=3)

    MacroCell: Name=\SRF_05_Timer:TimerUDB:capt_int_temp\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_11105) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SRF_05_Timer:TimerUDB:control_1\ * 
              !\SRF_05_Timer:TimerUDB:control_0\ * 
              \SRF_05_Timer:TimerUDB:capt_fifo_load\ * 
              !\SRF_05_Timer:TimerUDB:int_capt_count_1\ * 
              !\SRF_05_Timer:TimerUDB:int_capt_count_0\
            + !\SRF_05_Timer:TimerUDB:control_1\ * 
              \SRF_05_Timer:TimerUDB:control_0\ * 
              \SRF_05_Timer:TimerUDB:capt_fifo_load\ * 
              !\SRF_05_Timer:TimerUDB:int_capt_count_1\ * 
              \SRF_05_Timer:TimerUDB:int_capt_count_0\
            + \SRF_05_Timer:TimerUDB:control_1\ * 
              !\SRF_05_Timer:TimerUDB:control_0\ * 
              \SRF_05_Timer:TimerUDB:capt_fifo_load\ * 
              \SRF_05_Timer:TimerUDB:int_capt_count_1\ * 
              !\SRF_05_Timer:TimerUDB:int_capt_count_0\
            + \SRF_05_Timer:TimerUDB:control_1\ * 
              \SRF_05_Timer:TimerUDB:control_0\ * 
              \SRF_05_Timer:TimerUDB:capt_fifo_load\ * 
              \SRF_05_Timer:TimerUDB:int_capt_count_1\ * 
              \SRF_05_Timer:TimerUDB:int_capt_count_0\
        );
        Output = \SRF_05_Timer:TimerUDB:capt_int_temp\ (fanout=1)

    MacroCell: Name=\QuadDec_1:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_11105) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_1:Net_1251\ * !\QuadDec_1:Net_1260\ * 
              !\QuadDec_1:bQuadDec:quad_A_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:Net_1251\ * !\QuadDec_1:Net_1260\ * 
              \QuadDec_1:bQuadDec:quad_A_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:Net_1251\ * !\QuadDec_1:Net_1260\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\
            + \QuadDec_1:Net_1251_split\
        );
        Output = \QuadDec_1:Net_1251\ (fanout=6)

    MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_11105) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_11105) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_1:Net_1275\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_11105) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_1:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_1:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_1:Net_1275\ (fanout=2)

    MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_11105) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_is_active_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \ADC:AMuxHw_2_Decoder_old_id_5\ * !\ADC:ch_addr_5\
            + \ADC:AMuxHw_2_Decoder_old_id_4\ * !\ADC:ch_addr_4\
            + \ADC:AMuxHw_2_Decoder_old_id_3\ * !\ADC:ch_addr_3\
            + \ADC:AMuxHw_2_Decoder_old_id_2\ * !\ADC:ch_addr_2\
            + !\ADC:AMuxHw_2_Decoder_old_id_1\ * \ADC:ch_addr_1\
            + \ADC:AMuxHw_2_Decoder_old_id_1\ * !\ADC:ch_addr_1\
            + !\ADC:AMuxHw_2_Decoder_old_id_0\ * \ADC:ch_addr_0\
            + \ADC:AMuxHw_2_Decoder_old_id_0\ * !\ADC:ch_addr_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_is_active_split\ (fanout=1)

    MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_11105) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Net_1203\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\QuadDec_1:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_11105) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\QuadDec_1:Net_1260\ * \QuadDec_1:Net_1203\ * 
              \QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:Net_1203\ (fanout=3)

    MacroCell: Name=\QuadDec_1:bQuadDec:quad_A_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_11105) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_1:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec_1:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec_1:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec_1:bQuadDec:quad_A_filt\
            + \QuadDec_1:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec_1:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec_1:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec_1:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec_1:bQuadDec:quad_A_filt\ (fanout=7)

    MacroCell: Name=\QuadDec_1:bQuadDec:quad_B_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_11105) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_1:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec_1:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec_1:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\
            + \QuadDec_1:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec_1:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec_1:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec_1:bQuadDec:quad_B_filt\ (fanout=7)

    MacroCell: Name=\QuadDec_1:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_11105) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:error\
            + !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:Net_1260\ (fanout=10)

    MacroCell: Name=\QuadDec_1:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_11105) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:bQuadDec:error\ (fanout=8)

    MacroCell: Name=\QuadDec_1:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_11105) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:error\ * \QuadDec_1:bQuadDec:state_1\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:bQuadDec:state_1\ (fanout=7)

    MacroCell: Name=\QuadDec_1:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_11105) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_1:bQuadDec:error\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_B_filt\ * 
              \QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:bQuadDec:state_0\ (fanout=7)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART_net:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_net:Net_9\ ,
            cs_addr_2 => \UART_net:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_net:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_net:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_net:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_net:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_net:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_net:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_net:Net_9\ ,
            cs_addr_0 => \UART_net:BUART:counter_load_not\ ,
            ce0_reg => \UART_net:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_net:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_net:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_net:Net_9\ ,
            cs_addr_2 => \UART_net:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_net:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_net:BUART:rx_bitclk_enable\ ,
            route_si => \UART_net:BUART:rx_postpoll\ ,
            f0_load => \UART_net:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_net:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_net:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_MOTOR:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_11105 ,
            cs_addr_2 => \PWM_MOTOR:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_MOTOR:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_MOTOR:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_MOTOR:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_MOTOR:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_11105 ,
            cs_addr_2 => \PWM_MOTOR:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_MOTOR:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_MOTOR:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_MOTOR:PWMUDB:tc_i\ ,
            cl1_comb => \PWM_MOTOR:PWMUDB:cmp2_less\ ,
            chain_in => \PWM_MOTOR:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_MOTOR:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\Timer_1:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \Timer_1:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
            chain_out => \Timer_1:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Timer_1:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\Timer_1:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \Timer_1:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
            z0_comb => \Timer_1:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer_1:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer_1:TimerUDB:status_2\ ,
            chain_in => \Timer_1:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_1:TimerUDB:sT16:timerdp:u0\

    datapathcell: Name =\UART_JY:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_JY:Net_9\ ,
            cs_addr_2 => \UART_JY:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_JY:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_JY:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_JY:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_JY:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_JY:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_JY:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_JY:Net_9\ ,
            cs_addr_0 => \UART_JY:BUART:counter_load_not\ ,
            ce0_reg => \UART_JY:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_JY:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_JY:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_JY:Net_9\ ,
            cs_addr_2 => \UART_JY:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_JY:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_JY:BUART:rx_bitclk_enable\ ,
            route_si => \UART_JY:BUART:rx_postpoll\ ,
            f0_load => \UART_JY:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_JY:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_JY:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\SRF_05_Timer_1:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => Net_11105 ,
            cs_addr_1 => \SRF_05_Timer_1:TimerUDB:control_7\ ,
            cs_addr_0 => \SRF_05_Timer_1:TimerUDB:per_zero\ ,
            f0_load => \SRF_05_Timer_1:TimerUDB:capt_fifo_load\ ,
            chain_out => \SRF_05_Timer_1:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \SRF_05_Timer_1:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\SRF_05_Timer_1:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => Net_11105 ,
            cs_addr_1 => \SRF_05_Timer_1:TimerUDB:control_7\ ,
            cs_addr_0 => \SRF_05_Timer_1:TimerUDB:per_zero\ ,
            f0_load => \SRF_05_Timer_1:TimerUDB:capt_fifo_load\ ,
            z0_comb => \SRF_05_Timer_1:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \SRF_05_Timer_1:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \SRF_05_Timer_1:TimerUDB:status_2\ ,
            chain_in => \SRF_05_Timer_1:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \SRF_05_Timer_1:TimerUDB:sT16:timerdp:u0\

    datapathcell: Name =\SRF_05_Timer:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => Net_11105 ,
            cs_addr_1 => \SRF_05_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \SRF_05_Timer:TimerUDB:per_zero\ ,
            f0_load => \SRF_05_Timer:TimerUDB:capt_fifo_load\ ,
            chain_out => \SRF_05_Timer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \SRF_05_Timer:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\SRF_05_Timer:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => Net_11105 ,
            cs_addr_1 => \SRF_05_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \SRF_05_Timer:TimerUDB:per_zero\ ,
            f0_load => \SRF_05_Timer:TimerUDB:capt_fifo_load\ ,
            z0_comb => \SRF_05_Timer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \SRF_05_Timer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \SRF_05_Timer:TimerUDB:status_2\ ,
            chain_in => \SRF_05_Timer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \SRF_05_Timer:TimerUDB:sT16:timerdp:u0\

    datapathcell: Name =\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_11105 ,
            cs_addr_2 => \QuadDec_1:Net_1251\ ,
            cs_addr_1 => \QuadDec_1:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_1:Cnt16:CounterUDB:reload\ ,
            chain_out => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_11105 ,
            cs_addr_2 => \QuadDec_1:Net_1251\ ,
            cs_addr_1 => \QuadDec_1:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_1:Cnt16:CounterUDB:reload\ ,
            z0_comb => \QuadDec_1:Cnt16:CounterUDB:status_1\ ,
            f0_comb => \QuadDec_1:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \QuadDec_1:Cnt16:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \QuadDec_1:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \QuadDec_1:Cnt16:CounterUDB:status_5\ ,
            chain_in => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\ADC:bSAR_SEQ:EOCSts\
        PORT MAP (
            clock => \ADC:clock\ ,
            status_0 => Net_4135 ,
            clk_en => \ADC:bSAR_SEQ:enable\ );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000001"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\ADC:bSAR_SEQ:enable\)
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART_net:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_net:Net_9\ ,
            status_3 => \UART_net:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_net:BUART:tx_status_2\ ,
            status_1 => \UART_net:BUART:tx_fifo_empty\ ,
            status_0 => \UART_net:BUART:tx_status_0\ ,
            interrupt => Net_38 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_net:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_net:Net_9\ ,
            status_5 => \UART_net:BUART:rx_status_5\ ,
            status_4 => \UART_net:BUART:rx_status_4\ ,
            status_3 => \UART_net:BUART:rx_status_3\ ,
            interrupt => Net_53 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Timer_1:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_3 => \Timer_1:TimerUDB:status_3\ ,
            status_2 => \Timer_1:TimerUDB:status_2\ ,
            status_0 => \Timer_1:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_JY:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_JY:Net_9\ ,
            status_3 => \UART_JY:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_JY:BUART:tx_status_2\ ,
            status_1 => \UART_JY:BUART:tx_fifo_empty\ ,
            status_0 => \UART_JY:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_JY:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_JY:Net_9\ ,
            status_5 => \UART_JY:BUART:rx_status_5\ ,
            status_4 => \UART_JY:BUART:rx_status_4\ ,
            status_3 => \UART_JY:BUART:rx_status_3\ ,
            interrupt => Net_598 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SRF_05_Timer_1:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => Net_11105 ,
            status_3 => \SRF_05_Timer_1:TimerUDB:status_3\ ,
            status_2 => \SRF_05_Timer_1:TimerUDB:status_2\ ,
            status_1 => \SRF_05_Timer_1:TimerUDB:capt_int_temp\ ,
            status_0 => \SRF_05_Timer_1:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SRF_05_Timer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => Net_11105 ,
            status_3 => \SRF_05_Timer:TimerUDB:status_3\ ,
            status_2 => \SRF_05_Timer:TimerUDB:status_2\ ,
            status_1 => \SRF_05_Timer:TimerUDB:capt_int_temp\ ,
            status_0 => \SRF_05_Timer:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \QuadDec_1:Net_1260\ ,
            clock => Net_11105 ,
            status_6 => \QuadDec_1:Cnt16:CounterUDB:status_6\ ,
            status_5 => \QuadDec_1:Cnt16:CounterUDB:status_5\ ,
            status_3 => \QuadDec_1:Cnt16:CounterUDB:status_3\ ,
            status_2 => \QuadDec_1:Cnt16:CounterUDB:status_2\ ,
            status_1 => \QuadDec_1:Cnt16:CounterUDB:status_1\ ,
            status_0 => \QuadDec_1:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec_1:bQuadDec:Stsreg\
        PORT MAP (
            clock => Net_11105 ,
            status_3 => \QuadDec_1:bQuadDec:error\ ,
            status_2 => \QuadDec_1:Net_1260\ ,
            status_1 => \QuadDec_1:Net_611\ ,
            status_0 => \QuadDec_1:Net_530\ ,
            interrupt => Net_5806 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =\ADC:Sync:genblk1[0]:INST\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            in => \ADC:nrq\ ,
            out => \ADC:Net_3935\ );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PWM_MOTOR:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_11105 ,
            control_7 => \PWM_MOTOR:PWMUDB:control_7\ ,
            control_6 => \PWM_MOTOR:PWMUDB:control_6\ ,
            control_5 => \PWM_MOTOR:PWMUDB:control_5\ ,
            control_4 => \PWM_MOTOR:PWMUDB:control_4\ ,
            control_3 => \PWM_MOTOR:PWMUDB:control_3\ ,
            control_2 => \PWM_MOTOR:PWMUDB:control_2\ ,
            control_1 => \PWM_MOTOR:PWMUDB:control_1\ ,
            control_0 => \PWM_MOTOR:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \Timer_1:TimerUDB:control_7\ ,
            control_6 => \Timer_1:TimerUDB:control_6\ ,
            control_5 => \Timer_1:TimerUDB:control_5\ ,
            control_4 => \Timer_1:TimerUDB:control_4\ ,
            control_3 => \Timer_1:TimerUDB:control_3\ ,
            control_2 => \Timer_1:TimerUDB:control_2\ ,
            control_1 => \Timer_1:TimerUDB:control_1\ ,
            control_0 => \Timer_1:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\ADC:bSAR_SEQ:CtrlReg\
        PORT MAP (
            clock => \ADC:clock\ ,
            control_7 => \ADC:bSAR_SEQ:control_7\ ,
            control_6 => \ADC:bSAR_SEQ:control_6\ ,
            control_5 => \ADC:bSAR_SEQ:control_5\ ,
            control_4 => \ADC:bSAR_SEQ:control_4\ ,
            control_3 => \ADC:bSAR_SEQ:control_3\ ,
            control_2 => \ADC:bSAR_SEQ:control_2\ ,
            control_1 => \ADC:bSAR_SEQ:load_period\ ,
            control_0 => \ADC:bSAR_SEQ:enable\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000111"
            cy_ctrl_mode_1 = "00000110"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\SRF_05_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_11105 ,
            control_7 => \SRF_05_Timer_1:TimerUDB:control_7\ ,
            control_6 => \SRF_05_Timer_1:TimerUDB:control_6\ ,
            control_5 => \SRF_05_Timer_1:TimerUDB:control_5\ ,
            control_4 => \SRF_05_Timer_1:TimerUDB:control_4\ ,
            control_3 => \SRF_05_Timer_1:TimerUDB:control_3\ ,
            control_2 => \SRF_05_Timer_1:TimerUDB:control_2\ ,
            control_1 => MODIN13_1 ,
            control_0 => MODIN13_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\SRF_05_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_11105 ,
            control_7 => \SRF_05_Timer:TimerUDB:control_7\ ,
            control_6 => \SRF_05_Timer:TimerUDB:control_6\ ,
            control_5 => \SRF_05_Timer:TimerUDB:control_5\ ,
            control_4 => \SRF_05_Timer:TimerUDB:control_4\ ,
            control_3 => \SRF_05_Timer:TimerUDB:control_3\ ,
            control_2 => \SRF_05_Timer:TimerUDB:control_2\ ,
            control_1 => \SRF_05_Timer:TimerUDB:control_1\ ,
            control_0 => \SRF_05_Timer:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\QuadDec_1:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_11105 ,
            control_7 => \QuadDec_1:Cnt16:CounterUDB:control_7\ ,
            control_6 => \QuadDec_1:Cnt16:CounterUDB:control_6\ ,
            control_5 => \QuadDec_1:Cnt16:CounterUDB:control_5\ ,
            control_4 => \QuadDec_1:Cnt16:CounterUDB:control_4\ ,
            control_3 => \QuadDec_1:Cnt16:CounterUDB:control_3\ ,
            control_2 => \QuadDec_1:Cnt16:CounterUDB:control_2\ ,
            control_1 => \QuadDec_1:Cnt16:CounterUDB:control_1\ ,
            control_0 => \QuadDec_1:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART_net:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_net:Net_9\ ,
            load => \UART_net:BUART:rx_counter_load\ ,
            count_6 => MODIN6_6 ,
            count_5 => MODIN6_5 ,
            count_4 => MODIN6_4 ,
            count_3 => MODIN6_3 ,
            count_2 => \UART_net:BUART:rx_count_2\ ,
            count_1 => \UART_net:BUART:rx_count_1\ ,
            count_0 => \UART_net:BUART:rx_count_0\ ,
            tc => \UART_net:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\UART_JY:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_JY:Net_9\ ,
            load => \UART_JY:BUART:rx_counter_load\ ,
            count_6 => \UART_JY:BUART:rx_count_6\ ,
            count_5 => \UART_JY:BUART:rx_count_5\ ,
            count_4 => \UART_JY:BUART:rx_count_4\ ,
            count_3 => \UART_JY:BUART:rx_count_3\ ,
            count_2 => \UART_JY:BUART:rx_count_2\ ,
            count_1 => \UART_JY:BUART:rx_count_1\ ,
            count_0 => \UART_JY:BUART:rx_count_0\ ,
            tc => \UART_JY:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\ADC:bSAR_SEQ:ChannelCounter\
        PORT MAP (
            clock => \ADC:clock\ ,
            load => \ADC:bSAR_SEQ:load_period\ ,
            enable => \ADC:bSAR_SEQ:cnt_enable\ ,
            count_6 => \ADC:bSAR_SEQ:count_6\ ,
            count_5 => \ADC:ch_addr_5\ ,
            count_4 => \ADC:ch_addr_4\ ,
            count_3 => \ADC:ch_addr_3\ ,
            count_2 => \ADC:ch_addr_2\ ,
            count_1 => \ADC:ch_addr_1\ ,
            count_0 => \ADC:ch_addr_0\ ,
            tc => \ADC:bSAR_SEQ:cnt_tc\ ,
            clk_en => \ADC:bSAR_SEQ:enable\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0000010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\ADC:bSAR_SEQ:enable\)
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =\ADC:TempBuf\
        PORT MAP (
            dmareq => \ADC:Net_3830\ ,
            termin => zero ,
            termout => \ADC:Net_3698\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =\ADC:FinalBuf\
        PORT MAP (
            dmareq => \ADC:Net_3698\ ,
            termin => zero ,
            termout => \ADC:nrq\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =isr_tx_net
        PORT MAP (
            interrupt => Net_38 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_rx_net
        PORT MAP (
            interrupt => Net_53 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_timer
        PORT MAP (
            interrupt => Net_591 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_rx_jy
        PORT MAP (
            interrupt => Net_598 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_1
        PORT MAP (
            interrupt => Net_5806 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => Net_4135 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_srf_front
        PORT MAP (
            interrupt => Net_5362 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_srf_back
        PORT MAP (
            interrupt => Net_5374 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    5 :    3 :    8 : 62.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Interrupts                    :    8 :   24 :   32 : 25.00 %
IO                            :   39 :   33 :   72 : 54.17 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    2 :   22 :   24 :  8.33 %
Timer                         :    4 :    0 :    4 : 100.00 %
UDB                           :      :      :      :        
  Macrocells                  :  171 :   21 :  192 : 89.06 %
  Unique P-terms              :  260 :  124 :  384 : 67.71 %
  Total P-terms               :  285 :      :      :        
  Datapath Cells              :   16 :    8 :   24 : 66.67 %
  Status Cells                :   14 :   10 :   24 : 58.33 %
    Status Registers          :    1 :      :      :        
    StatusI Registers         :    9 :      :      :        
    Sync Cells (x1)           :    1 :      :      :        
    Routed Count7 Load/Enable :    3 :      :      :        
  Control Cells               :    9 :   15 :   24 : 37.50 %
    Control Registers         :    6 :      :      :        
    Count7 Cells              :    3 :      :      :        
Comparator                    :    0 :    2 :    2 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    1 :    0 :    1 : 100.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    1 :    1 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.188ms
Tech mapping phase: Elapsed time ==> 0s.282ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Info: apr.M0002: Analog signal "Net_4138" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4140" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4142" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4143" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4145" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4147" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4148" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4150" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4152" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4153" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4155" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4157" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4158" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4160" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4162" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4163" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4165" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4167" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4168" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4170" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4172" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4173" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4175" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4177" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4178" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4180" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4182" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4183" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4185" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4187" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4188" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4190" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4192" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4193" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4195" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4197" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4198" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4200" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4202" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4203" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4205" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4207" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4208" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4210" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4212" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4213" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4214" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4215" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4216" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4217" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4218" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4219" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4220" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4221" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4222" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4223" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4224" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4225" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4226" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4227" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_4228" is connected to one terminal only. (App=cydsfit)
Initial Analog Placement Results:
IO_1@[IOP=(15)][IoId=(1)] : CHANGE_PWR(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : CONTRAL_LIDAR(0) (fixed)
IO_2@[IOP=(4)][IoId=(2)] : IN_C(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : IN_P(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : LED1(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : LED2(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : LED3(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : LED4(0) (fixed)
IO_4@[IOP=(5)][IoId=(4)] : LED5(0) (fixed)
IO_5@[IOP=(5)][IoId=(5)] : LED6(0) (fixed)
IO_6@[IOP=(5)][IoId=(6)] : LED7(0) (fixed)
IO_7@[IOP=(5)][IoId=(7)] : LED8(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : L_IN_1(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : L_IN_2(0) (fixed)
IO_2@[IOP=(15)][IoId=(2)] : L_PWM_1(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : PTZ_DOWN_DIR(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : PTZ_DOWN_EN(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : PTZ_DOWN_STEP(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : PTZ_UP_DIR(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : PTZ_UP_EN(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : PTZ_UP_STEP(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : Pin_1(0) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : Pin_2(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : R_IN_1(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : R_IN_2(0) (fixed)
IO_3@[IOP=(15)][IoId=(3)] : R_PWM_1(0) (fixed)
IO_4@[IOP=(4)][IoId=(4)] : Rx_JY(0) (fixed)
IO_6@[IOP=(6)][IoId=(6)] : Rx_net(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : SRF_ECHO_1(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : SRF_ECHO_2(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : SRF_TRG_1(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : SRF_TRG_2(0) (fixed)
IO_3@[IOP=(4)][IoId=(3)] : Tx_JY(0) (fixed)
IO_7@[IOP=(6)][IoId=(7)] : Tx_net(0) (fixed)
IO_1@[IOP=(4)][IoId=(1)] : IN_D(0)
SAR[0]@[FFB(SAR,0)] : \ADC:SAR:ADC_SAR\
Vref[13]@[FFB(Vref,13)] : \ADC:SAR:vRef_Vdda_1\
Log: apr.M0058: The analog placement iterative improvement is 44% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 100% done. (App=cydsfit)
Analog Placement Results:
IO_1@[IOP=(15)][IoId=(1)] : CHANGE_PWR(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : CONTRAL_LIDAR(0) (fixed)
IO_2@[IOP=(4)][IoId=(2)] : IN_C(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : IN_P(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : LED1(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : LED2(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : LED3(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : LED4(0) (fixed)
IO_4@[IOP=(5)][IoId=(4)] : LED5(0) (fixed)
IO_5@[IOP=(5)][IoId=(5)] : LED6(0) (fixed)
IO_6@[IOP=(5)][IoId=(6)] : LED7(0) (fixed)
IO_7@[IOP=(5)][IoId=(7)] : LED8(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : L_IN_1(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : L_IN_2(0) (fixed)
IO_2@[IOP=(15)][IoId=(2)] : L_PWM_1(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : PTZ_DOWN_DIR(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : PTZ_DOWN_EN(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : PTZ_DOWN_STEP(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : PTZ_UP_DIR(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : PTZ_UP_EN(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : PTZ_UP_STEP(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : Pin_1(0) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : Pin_2(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : R_IN_1(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : R_IN_2(0) (fixed)
IO_3@[IOP=(15)][IoId=(3)] : R_PWM_1(0) (fixed)
IO_4@[IOP=(4)][IoId=(4)] : Rx_JY(0) (fixed)
IO_6@[IOP=(6)][IoId=(6)] : Rx_net(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : SRF_ECHO_1(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : SRF_ECHO_2(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : SRF_TRG_1(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : SRF_TRG_2(0) (fixed)
IO_3@[IOP=(4)][IoId=(3)] : Tx_JY(0) (fixed)
IO_7@[IOP=(6)][IoId=(7)] : Tx_net(0) (fixed)
IO_6@[IOP=(4)][IoId=(6)] : IN_D(0)
SAR[0]@[FFB(SAR,0)] : \ADC:SAR:ADC_SAR\
Vref[13]@[FFB(Vref,13)] : \ADC:SAR:vRef_Vdda_1\

Analog Placement phase: Elapsed time ==> 4s.512ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.007ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: \ADC:Net_2803\ {
    sar_0_vplus
  }
  Net: Net_5349 {
    p4_2
  }
  Net: Net_4131 {
    p0_2
  }
  Net: Net_4137 {
    p0_6
  }
  Net: Net_4138 {
  }
  Net: Net_4140 {
  }
  Net: Net_4142 {
  }
  Net: Net_4143 {
  }
  Net: Net_4145 {
  }
  Net: Net_4147 {
  }
  Net: Net_4148 {
  }
  Net: Net_4150 {
  }
  Net: Net_4152 {
  }
  Net: Net_4153 {
  }
  Net: Net_4155 {
  }
  Net: Net_4157 {
  }
  Net: Net_4158 {
  }
  Net: Net_4160 {
  }
  Net: Net_4162 {
  }
  Net: Net_4163 {
  }
  Net: Net_4165 {
  }
  Net: Net_4167 {
  }
  Net: Net_4168 {
  }
  Net: Net_4170 {
  }
  Net: Net_4172 {
  }
  Net: Net_4173 {
  }
  Net: Net_4175 {
  }
  Net: Net_4177 {
  }
  Net: Net_4178 {
  }
  Net: Net_4180 {
  }
  Net: Net_4182 {
  }
  Net: Net_4183 {
  }
  Net: Net_4185 {
  }
  Net: Net_4187 {
  }
  Net: Net_4188 {
  }
  Net: Net_4190 {
  }
  Net: Net_4192 {
  }
  Net: Net_4193 {
  }
  Net: Net_4195 {
  }
  Net: Net_4197 {
  }
  Net: Net_4198 {
  }
  Net: Net_4200 {
  }
  Net: Net_4202 {
  }
  Net: Net_4203 {
  }
  Net: Net_4205 {
  }
  Net: Net_4207 {
  }
  Net: Net_4208 {
  }
  Net: Net_4210 {
  }
  Net: Net_4212 {
  }
  Net: Net_4213 {
  }
  Net: Net_4214 {
  }
  Net: Net_4215 {
  }
  Net: Net_4216 {
  }
  Net: Net_4217 {
  }
  Net: Net_4218 {
  }
  Net: Net_4219 {
  }
  Net: Net_4220 {
  }
  Net: Net_4221 {
  }
  Net: Net_4222 {
  }
  Net: Net_4223 {
  }
  Net: Net_4224 {
  }
  Net: Net_4225 {
  }
  Net: Net_4226 {
  }
  Net: Net_4227 {
  }
  Net: Net_4228 {
  }
  Net: \ADC:SAR:Net_126\ {
    sar_0_vrefhi
    sar_0_vminus_x_sar_0_vrefhi
    sar_0_vminus
  }
  Net: \ADC:SAR:Net_209\ {
  }
  Net: \ADC:SAR:Net_235\ {
    common_sar_vref_vdda/2
    common_sar_vref_vdda/2_x_sar_0_vref_vdda_vdda_2
    sar_0_vref_vdda_vdda_2
    sar_0_vref_x_sar_0_vref_vdda_vdda_2
    sar_0_vref
  }
  Net: AmuxNet::\ADC:AMuxHw_2\ {
    sar_0_vplus
    agl6_x_sar_0_vplus
    agl6
    agl6_x_p4_2
    agl6_x_p0_6
    agl6_x_p0_2
    p4_2
    p0_6
    p0_2
  }
}
Map of item to net {
  sar_0_vrefhi                                     -> \ADC:SAR:Net_126\
  sar_0_vminus_x_sar_0_vrefhi                      -> \ADC:SAR:Net_126\
  sar_0_vminus                                     -> \ADC:SAR:Net_126\
  common_sar_vref_vdda/2                           -> \ADC:SAR:Net_235\
  common_sar_vref_vdda/2_x_sar_0_vref_vdda_vdda_2  -> \ADC:SAR:Net_235\
  sar_0_vref_vdda_vdda_2                           -> \ADC:SAR:Net_235\
  sar_0_vref_x_sar_0_vref_vdda_vdda_2              -> \ADC:SAR:Net_235\
  sar_0_vref                                       -> \ADC:SAR:Net_235\
  sar_0_vplus                                      -> \ADC:Net_2803\
  p4_2                                             -> Net_5349
  p0_2                                             -> Net_4131
  p0_6                                             -> Net_4137
  agl6_x_sar_0_vplus                               -> AmuxNet::\ADC:AMuxHw_2\
  agl6                                             -> AmuxNet::\ADC:AMuxHw_2\
  agl6_x_p4_2                                      -> AmuxNet::\ADC:AMuxHw_2\
  agl6_x_p0_6                                      -> AmuxNet::\ADC:AMuxHw_2\
  agl6_x_p0_2                                      -> AmuxNet::\ADC:AMuxHw_2\
}
Mux Info {
  Mux: \ADC:AMuxHw_2\ {
     Mouth: \ADC:Net_2803\
     Guts:  AmuxNet::\ADC:AMuxHw_2\
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   Net_5349
      Outer: agl6_x_p4_2
      Inner: __open__
      Path {
        p4_2
        agl6_x_p4_2
        agl6
        agl6_x_sar_0_vplus
        sar_0_vplus
      }
    }
    Arm: 1 {
      Net:   Net_4131
      Outer: agl6_x_p0_2
      Inner: __open__
      Path {
        p0_2
        agl6_x_p0_2
        agl6
        agl6_x_sar_0_vplus
        sar_0_vplus
      }
    }
    Arm: 2 {
      Net:   Net_4137
      Outer: agl6_x_p0_6
      Inner: __open__
      Path {
        p0_6
        agl6_x_p0_6
        agl6
        agl6_x_sar_0_vplus
        sar_0_vplus
      }
    }
    Arm: 3 {
      Net:   Net_4138
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 4 {
      Net:   Net_4140
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 5 {
      Net:   Net_4142
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 6 {
      Net:   Net_4143
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 7 {
      Net:   Net_4145
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 8 {
      Net:   Net_4147
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 9 {
      Net:   Net_4148
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 10 {
      Net:   Net_4150
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 11 {
      Net:   Net_4152
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 12 {
      Net:   Net_4153
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 13 {
      Net:   Net_4155
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 14 {
      Net:   Net_4157
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 15 {
      Net:   Net_4158
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 16 {
      Net:   Net_4160
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 17 {
      Net:   Net_4162
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 18 {
      Net:   Net_4163
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 19 {
      Net:   Net_4165
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 20 {
      Net:   Net_4167
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 21 {
      Net:   Net_4168
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 22 {
      Net:   Net_4170
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 23 {
      Net:   Net_4172
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 24 {
      Net:   Net_4173
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 25 {
      Net:   Net_4175
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 26 {
      Net:   Net_4177
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 27 {
      Net:   Net_4178
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 28 {
      Net:   Net_4180
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 29 {
      Net:   Net_4182
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 30 {
      Net:   Net_4183
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 31 {
      Net:   Net_4185
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 32 {
      Net:   Net_4187
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 33 {
      Net:   Net_4188
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 34 {
      Net:   Net_4190
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 35 {
      Net:   Net_4192
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 36 {
      Net:   Net_4193
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 37 {
      Net:   Net_4195
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 38 {
      Net:   Net_4197
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 39 {
      Net:   Net_4198
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 40 {
      Net:   Net_4200
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 41 {
      Net:   Net_4202
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 42 {
      Net:   Net_4203
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 43 {
      Net:   Net_4205
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 44 {
      Net:   Net_4207
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 45 {
      Net:   Net_4208
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 46 {
      Net:   Net_4210
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 47 {
      Net:   Net_4212
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 48 {
      Net:   Net_4213
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 49 {
      Net:   Net_4214
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 50 {
      Net:   Net_4215
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 51 {
      Net:   Net_4216
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 52 {
      Net:   Net_4217
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 53 {
      Net:   Net_4218
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 54 {
      Net:   Net_4219
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 55 {
      Net:   Net_4220
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 56 {
      Net:   Net_4221
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 57 {
      Net:   Net_4222
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 58 {
      Net:   Net_4223
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 59 {
      Net:   Net_4224
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 60 {
      Net:   Net_4225
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 61 {
      Net:   Net_4226
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 62 {
      Net:   Net_4227
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 63 {
      Net:   Net_4228
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = True
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.422ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 7.3 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   48 :    0 :   48 : 100.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.42
                   Pterms :            5.58
               Macrocells :            3.56
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.004ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.238ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.002ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 1471, final cost is 1471 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         24 :      11.83 :       7.13
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=3, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_1:Net_1251\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_11105) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_1:Net_1251\ * !\QuadDec_1:Net_1260\ * 
              !\QuadDec_1:bQuadDec:quad_A_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:Net_1251\ * !\QuadDec_1:Net_1260\ * 
              \QuadDec_1:bQuadDec:quad_A_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:Net_1251\ * !\QuadDec_1:Net_1260\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\
            + \QuadDec_1:Net_1251_split\
        );
        Output = \QuadDec_1:Net_1251\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_1:Net_1260\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_11105) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:error\
            + !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:Net_1260\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_11105) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=2, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_1:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_1:Net_1251\ * !\QuadDec_1:Net_1260\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\
            + \QuadDec_1:Net_1251\ * !\QuadDec_1:Net_1260\ * 
              \QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:Net_1251\ * !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:Net_1251\ * \QuadDec_1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\QuadDec_1:bQuadDec:Stsreg\
    PORT MAP (
        clock => Net_11105 ,
        status_3 => \QuadDec_1:bQuadDec:error\ ,
        status_2 => \QuadDec_1:Net_1260\ ,
        status_1 => \QuadDec_1:Net_611\ ,
        status_0 => \QuadDec_1:Net_530\ ,
        interrupt => Net_5806 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_1:Net_530\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Net_1275\ * \QuadDec_1:Net_1251\ * 
              !\QuadDec_1:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_1:Net_530\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec_1:Net_611\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Net_1275\ * !\QuadDec_1:Net_1251\ * 
              !\QuadDec_1:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_1:Net_611\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_1:Net_1260\ * !\QuadDec_1:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_1:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_1:Net_1275\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_11105) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_1:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_1:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_1:Net_1275\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_11105) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \QuadDec_1:Net_1260\ ,
        clock => Net_11105 ,
        status_6 => \QuadDec_1:Cnt16:CounterUDB:status_6\ ,
        status_5 => \QuadDec_1:Cnt16:CounterUDB:status_5\ ,
        status_3 => \QuadDec_1:Cnt16:CounterUDB:status_3\ ,
        status_2 => \QuadDec_1:Cnt16:CounterUDB:status_2\ ,
        status_1 => \QuadDec_1:Cnt16:CounterUDB:status_1\ ,
        status_0 => \QuadDec_1:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_55\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_55\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_40\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_40\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_39\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_39\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_22\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_22\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_9\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_9\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_50\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_50\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_62\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_62\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_31\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_31\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_11105 ,
        cs_addr_2 => \QuadDec_1:Net_1251\ ,
        cs_addr_1 => \QuadDec_1:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_1:Cnt16:CounterUDB:reload\ ,
        z0_comb => \QuadDec_1:Cnt16:CounterUDB:status_1\ ,
        f0_comb => \QuadDec_1:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \QuadDec_1:Cnt16:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \QuadDec_1:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \QuadDec_1:Cnt16:CounterUDB:status_5\ ,
        chain_in => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\

controlcell: Name =\SRF_05_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_11105 ,
        control_7 => \SRF_05_Timer:TimerUDB:control_7\ ,
        control_6 => \SRF_05_Timer:TimerUDB:control_6\ ,
        control_5 => \SRF_05_Timer:TimerUDB:control_5\ ,
        control_4 => \SRF_05_Timer:TimerUDB:control_4\ ,
        control_3 => \SRF_05_Timer:TimerUDB:control_3\ ,
        control_2 => \SRF_05_Timer:TimerUDB:control_2\ ,
        control_1 => \SRF_05_Timer:TimerUDB:control_1\ ,
        control_0 => \SRF_05_Timer:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=4, #inputs=5, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_1:bQuadDec:quad_B_delayed_0\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_11105) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5798
        );
        Output = \QuadDec_1:bQuadDec:quad_B_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_1:bQuadDec:quad_B_filt\, Mode=(T-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_11105) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_1:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec_1:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec_1:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\
            + \QuadDec_1:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec_1:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec_1:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec_1:bQuadDec:quad_B_filt\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_1:bQuadDec:quad_B_delayed_2\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_11105) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec_1:bQuadDec:quad_B_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_1:bQuadDec:quad_B_delayed_1\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_11105) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec_1:bQuadDec:quad_B_delayed_1\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=4, #inputs=5, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_1:bQuadDec:quad_A_filt\, Mode=(T-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_11105) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_1:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec_1:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec_1:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec_1:bQuadDec:quad_A_filt\
            + \QuadDec_1:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec_1:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec_1:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec_1:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec_1:bQuadDec:quad_A_filt\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_1:bQuadDec:quad_A_delayed_2\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_11105) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec_1:bQuadDec:quad_A_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_1:bQuadDec:quad_A_delayed_1\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_11105) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec_1:bQuadDec:quad_A_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_1:bQuadDec:quad_A_delayed_0\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_11105) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5808
        );
        Output = \QuadDec_1:bQuadDec:quad_A_delayed_0\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\SRF_05_Timer_1:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => Net_11105 ,
        cs_addr_1 => \SRF_05_Timer_1:TimerUDB:control_7\ ,
        cs_addr_0 => \SRF_05_Timer_1:TimerUDB:per_zero\ ,
        f0_load => \SRF_05_Timer_1:TimerUDB:capt_fifo_load\ ,
        chain_out => \SRF_05_Timer_1:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \SRF_05_Timer_1:TimerUDB:sT16:timerdp:u1\

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=4, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\SRF_05_Timer:TimerUDB:capt_fifo_load\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \SRF_05_Timer:TimerUDB:control_7\ * !Net_5329 * 
              \SRF_05_Timer:TimerUDB:capture_last\
            + \SRF_05_Timer:TimerUDB:control_7\ * Net_5329 * 
              !\SRF_05_Timer:TimerUDB:capture_last\
        );
        Output = \SRF_05_Timer:TimerUDB:capt_fifo_load\ (fanout=5)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]:     MacroCell: Name=Net_5362, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_11105) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \SRF_05_Timer:TimerUDB:control_7\ * !Net_5329 * 
              \SRF_05_Timer:TimerUDB:capture_last\
            + \SRF_05_Timer:TimerUDB:control_7\ * Net_5329 * 
              !\SRF_05_Timer:TimerUDB:capture_last\
        );
        Output = Net_5362 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SRF_05_Timer:TimerUDB:capture_last\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_11105) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5329
        );
        Output = \SRF_05_Timer:TimerUDB:capture_last\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SRF_05_Timer:TimerUDB:int_capt_count_0\, Mode=(T-Register) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_11105) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\SRF_05_Timer:TimerUDB:control_1\ * 
              !\SRF_05_Timer:TimerUDB:control_0\ * 
              !\SRF_05_Timer:TimerUDB:int_capt_count_1\ * 
              !\SRF_05_Timer:TimerUDB:int_capt_count_0\
            + \SRF_05_Timer:TimerUDB:control_1\ * 
              !\SRF_05_Timer:TimerUDB:control_0\ * 
              \SRF_05_Timer:TimerUDB:int_capt_count_1\ * 
              !\SRF_05_Timer:TimerUDB:int_capt_count_0\
            + !\SRF_05_Timer:TimerUDB:capt_fifo_load\
        );
        Output = \SRF_05_Timer:TimerUDB:int_capt_count_0\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=2, #inputs=5, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SRF_05_Timer:TimerUDB:int_capt_count_1\, Mode=(T-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_11105) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \SRF_05_Timer:TimerUDB:control_1\ * 
              !\SRF_05_Timer:TimerUDB:control_0\ * 
              \SRF_05_Timer:TimerUDB:capt_fifo_load\ * 
              \SRF_05_Timer:TimerUDB:int_capt_count_1\
            + \SRF_05_Timer:TimerUDB:control_1\ * 
              \SRF_05_Timer:TimerUDB:capt_fifo_load\ * 
              \SRF_05_Timer:TimerUDB:int_capt_count_0\
            + !\SRF_05_Timer:TimerUDB:control_0\ * 
              \SRF_05_Timer:TimerUDB:capt_fifo_load\ * 
              \SRF_05_Timer:TimerUDB:int_capt_count_0\
            + \SRF_05_Timer:TimerUDB:capt_fifo_load\ * 
              \SRF_05_Timer:TimerUDB:int_capt_count_1\ * 
              \SRF_05_Timer:TimerUDB:int_capt_count_0\
        );
        Output = \SRF_05_Timer:TimerUDB:int_capt_count_1\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SRF_05_Timer:TimerUDB:capt_int_temp\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_11105) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SRF_05_Timer:TimerUDB:control_1\ * 
              !\SRF_05_Timer:TimerUDB:control_0\ * 
              \SRF_05_Timer:TimerUDB:capt_fifo_load\ * 
              !\SRF_05_Timer:TimerUDB:int_capt_count_1\ * 
              !\SRF_05_Timer:TimerUDB:int_capt_count_0\
            + !\SRF_05_Timer:TimerUDB:control_1\ * 
              \SRF_05_Timer:TimerUDB:control_0\ * 
              \SRF_05_Timer:TimerUDB:capt_fifo_load\ * 
              !\SRF_05_Timer:TimerUDB:int_capt_count_1\ * 
              \SRF_05_Timer:TimerUDB:int_capt_count_0\
            + \SRF_05_Timer:TimerUDB:control_1\ * 
              !\SRF_05_Timer:TimerUDB:control_0\ * 
              \SRF_05_Timer:TimerUDB:capt_fifo_load\ * 
              \SRF_05_Timer:TimerUDB:int_capt_count_1\ * 
              !\SRF_05_Timer:TimerUDB:int_capt_count_0\
            + \SRF_05_Timer:TimerUDB:control_1\ * 
              \SRF_05_Timer:TimerUDB:control_0\ * 
              \SRF_05_Timer:TimerUDB:capt_fifo_load\ * 
              \SRF_05_Timer:TimerUDB:int_capt_count_1\ * 
              \SRF_05_Timer:TimerUDB:int_capt_count_0\
        );
        Output = \SRF_05_Timer:TimerUDB:capt_int_temp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\SRF_05_Timer:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => Net_11105 ,
        cs_addr_1 => \SRF_05_Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \SRF_05_Timer:TimerUDB:per_zero\ ,
        f0_load => \SRF_05_Timer:TimerUDB:capt_fifo_load\ ,
        z0_comb => \SRF_05_Timer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \SRF_05_Timer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \SRF_05_Timer:TimerUDB:status_2\ ,
        chain_in => \SRF_05_Timer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \SRF_05_Timer:TimerUDB:sT16:timerdp:u0\

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_21\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_21\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_38\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_38\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_54\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_54\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_45\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_45\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,5)][LB=1] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_61\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_61\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_7\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_7\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_20\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_20\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_43\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_43\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\SRF_05_Timer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => Net_11105 ,
        status_3 => \SRF_05_Timer:TimerUDB:status_3\ ,
        status_2 => \SRF_05_Timer:TimerUDB:status_2\ ,
        status_1 => \SRF_05_Timer:TimerUDB:capt_int_temp\ ,
        status_0 => \SRF_05_Timer:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=4, #inputs=8, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_JY:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_JY:BUART:tx_fifo_notfull\
        );
        Output = \UART_JY:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_net:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_net:BUART:rx_load_fifo\ * \UART_net:BUART:rx_fifofull\
        );
        Output = \UART_net:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_JY:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_JY:BUART:tx_state_1\ * !\UART_JY:BUART:tx_state_0\ * 
              \UART_JY:BUART:tx_bitclk_enable_pre\ * 
              \UART_JY:BUART:tx_fifo_empty\ * \UART_JY:BUART:tx_state_2\
        );
        Output = \UART_JY:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_JY:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_JY:BUART:tx_state_1\ * !\UART_JY:BUART:tx_state_0\ * 
              \UART_JY:BUART:tx_bitclk_enable_pre\
            + !\UART_JY:BUART:tx_state_1\ * !\UART_JY:BUART:tx_state_0\ * 
              !\UART_JY:BUART:tx_state_2\
        );
        Output = \UART_JY:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=2, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_1:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_11105) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:error\ * \QuadDec_1:bQuadDec:state_1\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:bQuadDec:state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_1:bQuadDec:error\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_11105) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:bQuadDec:error\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\UART_JY:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_JY:Net_9\ ,
        status_3 => \UART_JY:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_JY:BUART:tx_status_2\ ,
        status_1 => \UART_JY:BUART:tx_fifo_empty\ ,
        status_0 => \UART_JY:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_1:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_1:Net_1203\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_11105) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Net_1203\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_1:Net_1203\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_11105) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\QuadDec_1:Net_1260\ * \QuadDec_1:Net_1203\ * 
              \QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:Net_1203\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_1:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_11105) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_1:bQuadDec:error\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_B_filt\ * 
              \QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:bQuadDec:state_0\ (fanout=7)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_58\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_58\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_18\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_18\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_14\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_14\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_30\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_30\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_JY:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_JY:Net_9\ ,
        cs_addr_2 => \UART_JY:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_JY:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_JY:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_JY:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_JY:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_JY:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\ADC:bSAR_SEQ:CtrlReg\
    PORT MAP (
        clock => \ADC:clock\ ,
        control_7 => \ADC:bSAR_SEQ:control_7\ ,
        control_6 => \ADC:bSAR_SEQ:control_6\ ,
        control_5 => \ADC:bSAR_SEQ:control_5\ ,
        control_4 => \ADC:bSAR_SEQ:control_4\ ,
        control_3 => \ADC:bSAR_SEQ:control_3\ ,
        control_2 => \ADC:bSAR_SEQ:control_2\ ,
        control_1 => \ADC:bSAR_SEQ:load_period\ ,
        control_0 => \ADC:bSAR_SEQ:enable\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000111"
        cy_ctrl_mode_1 = "00000110"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_23\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_23\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_25\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_25\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_11\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_11\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_44\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_44\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=4, #inputs=9, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\SRF_05_Timer_1:TimerUDB:capt_int_temp\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_11105) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \SRF_05_Timer_1:TimerUDB:capt_fifo_load\ * !MODIN12_1 * 
              !MODIN12_0 * !MODIN13_1 * !MODIN13_0
            + \SRF_05_Timer_1:TimerUDB:capt_fifo_load\ * !MODIN12_1 * 
              MODIN12_0 * !MODIN13_1 * MODIN13_0
            + \SRF_05_Timer_1:TimerUDB:capt_fifo_load\ * MODIN12_1 * 
              !MODIN12_0 * MODIN13_1 * !MODIN13_0
            + \SRF_05_Timer_1:TimerUDB:capt_fifo_load\ * MODIN12_1 * 
              MODIN12_0 * MODIN13_1 * MODIN13_0
        );
        Output = \SRF_05_Timer_1:TimerUDB:capt_int_temp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_1:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_11105) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC:bSAR_SEQ:cnt_enable\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_4134 * !\ADC:bSAR_SEQ:load_period\
        );
        Output = \ADC:bSAR_SEQ:cnt_enable\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_11105 ,
        cs_addr_2 => \QuadDec_1:Net_1251\ ,
        cs_addr_1 => \QuadDec_1:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_1:Cnt16:CounterUDB:reload\ ,
        chain_out => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\

controlcell: Name =\SRF_05_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_11105 ,
        control_7 => \SRF_05_Timer_1:TimerUDB:control_7\ ,
        control_6 => \SRF_05_Timer_1:TimerUDB:control_6\ ,
        control_5 => \SRF_05_Timer_1:TimerUDB:control_5\ ,
        control_4 => \SRF_05_Timer_1:TimerUDB:control_4\ ,
        control_3 => \SRF_05_Timer_1:TimerUDB:control_3\ ,
        control_2 => \SRF_05_Timer_1:TimerUDB:control_2\ ,
        control_1 => MODIN13_1 ,
        control_0 => MODIN13_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_28\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_28\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_37\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_37\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_41\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_41\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_34\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_34\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_net:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_net:BUART:tx_ctrl_mark_last\ * 
              !\UART_net:BUART:rx_state_0\ * 
              \UART_net:BUART:rx_bitclk_enable\ * \UART_net:BUART:rx_state_3\
            + !\UART_net:BUART:tx_ctrl_mark_last\ * 
              !\UART_net:BUART:rx_state_0\ * 
              \UART_net:BUART:rx_bitclk_enable\ * \UART_net:BUART:rx_state_2\
            + !\UART_net:BUART:tx_ctrl_mark_last\ * 
              !\UART_net:BUART:rx_state_0\ * !\UART_net:BUART:rx_state_3\ * 
              !\UART_net:BUART:rx_state_2\ * !Net_7 * 
              \UART_net:BUART:rx_last\
            + !\UART_net:BUART:tx_ctrl_mark_last\ * 
              \UART_net:BUART:rx_state_0\ * !\UART_net:BUART:rx_state_3\ * 
              !\UART_net:BUART:rx_state_2\ * !MODIN6_6 * !MODIN6_5
            + !\UART_net:BUART:tx_ctrl_mark_last\ * 
              \UART_net:BUART:rx_state_0\ * !\UART_net:BUART:rx_state_3\ * 
              !\UART_net:BUART:rx_state_2\ * !MODIN6_6 * !MODIN6_4
        );
        Output = \UART_net:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_net:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_net:BUART:tx_ctrl_mark_last\ * 
              !\UART_net:BUART:rx_state_0\ * 
              \UART_net:BUART:rx_bitclk_enable\ * \UART_net:BUART:rx_state_3\ * 
              !\UART_net:BUART:rx_state_2\
            + !\UART_net:BUART:tx_ctrl_mark_last\ * 
              \UART_net:BUART:rx_state_0\ * !\UART_net:BUART:rx_state_3\ * 
              !\UART_net:BUART:rx_state_2\ * !MODIN6_6 * !MODIN6_5
            + !\UART_net:BUART:tx_ctrl_mark_last\ * 
              \UART_net:BUART:rx_state_0\ * !\UART_net:BUART:rx_state_3\ * 
              !\UART_net:BUART:rx_state_2\ * !MODIN6_6 * !MODIN6_4
        );
        Output = \UART_net:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_net:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_net:BUART:tx_ctrl_mark_last\ * 
              !\UART_net:BUART:rx_state_0\ * !\UART_net:BUART:rx_state_3\ * 
              !\UART_net:BUART:rx_state_2\
        );
        Output = \UART_net:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_net:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_net:BUART:tx_ctrl_mark_last\ * 
              !\UART_net:BUART:rx_state_0\ * 
              \UART_net:BUART:rx_bitclk_enable\ * \UART_net:BUART:rx_state_3\ * 
              \UART_net:BUART:rx_state_2\
            + !\UART_net:BUART:tx_ctrl_mark_last\ * 
              \UART_net:BUART:rx_state_0\ * !\UART_net:BUART:rx_state_3\ * 
              !\UART_net:BUART:rx_state_2\ * !MODIN6_6 * !MODIN6_5
            + !\UART_net:BUART:tx_ctrl_mark_last\ * 
              \UART_net:BUART:rx_state_0\ * !\UART_net:BUART:rx_state_3\ * 
              !\UART_net:BUART:rx_state_2\ * !MODIN6_6 * !MODIN6_4
        );
        Output = \UART_net:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }
}

datapathcell: Name =\SRF_05_Timer_1:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => Net_11105 ,
        cs_addr_1 => \SRF_05_Timer_1:TimerUDB:control_7\ ,
        cs_addr_0 => \SRF_05_Timer_1:TimerUDB:per_zero\ ,
        f0_load => \SRF_05_Timer_1:TimerUDB:capt_fifo_load\ ,
        z0_comb => \SRF_05_Timer_1:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \SRF_05_Timer_1:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \SRF_05_Timer_1:TimerUDB:status_2\ ,
        chain_in => \SRF_05_Timer_1:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \SRF_05_Timer_1:TimerUDB:sT16:timerdp:u0\

count7cell: Name =\UART_net:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_net:Net_9\ ,
        load => \UART_net:BUART:rx_counter_load\ ,
        count_6 => MODIN6_6 ,
        count_5 => MODIN6_5 ,
        count_4 => MODIN6_4 ,
        count_3 => MODIN6_3 ,
        count_2 => \UART_net:BUART:rx_count_2\ ,
        count_1 => \UART_net:BUART:rx_count_1\ ,
        count_0 => \UART_net:BUART:rx_count_0\ ,
        tc => \UART_net:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\SRF_05_Timer_1:TimerUDB:capt_fifo_load\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \SRF_05_Timer_1:TimerUDB:control_7\ * !Net_5353 * 
              \SRF_05_Timer_1:TimerUDB:capture_last\
            + \SRF_05_Timer_1:TimerUDB:control_7\ * Net_5353 * 
              !\SRF_05_Timer_1:TimerUDB:capture_last\
        );
        Output = \SRF_05_Timer_1:TimerUDB:capt_fifo_load\ (fanout=5)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]:     MacroCell: Name=Net_5374, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_11105) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \SRF_05_Timer_1:TimerUDB:control_7\ * !Net_5353 * 
              \SRF_05_Timer_1:TimerUDB:capture_last\
            + \SRF_05_Timer_1:TimerUDB:control_7\ * Net_5353 * 
              !\SRF_05_Timer_1:TimerUDB:capture_last\
        );
        Output = Net_5374 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SRF_05_Timer_1:TimerUDB:capture_last\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_11105) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5353
        );
        Output = \SRF_05_Timer_1:TimerUDB:capture_last\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SRF_05_Timer_1:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SRF_05_Timer_1:TimerUDB:control_7\ * 
              \SRF_05_Timer_1:TimerUDB:per_zero\
        );
        Output = \SRF_05_Timer_1:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_net:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_net:BUART:rx_count_2\ * !\UART_net:BUART:rx_count_1\ * 
              !\UART_net:BUART:rx_count_0\
        );
        Output = \UART_net:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_net:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_7 * MODIN3_0
            + MODIN3_1
        );
        Output = \UART_net:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=MODIN3_0, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_net:BUART:rx_count_2\ * !\UART_net:BUART:rx_count_1\ * 
              !Net_7 * MODIN3_0
            + !\UART_net:BUART:rx_count_2\ * !\UART_net:BUART:rx_count_1\ * 
              Net_7 * !MODIN3_0
        );
        Output = MODIN3_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=MODIN3_1, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_net:BUART:rx_count_2\ * !\UART_net:BUART:rx_count_1\ * 
              !Net_7 * MODIN3_1
            + !\UART_net:BUART:rx_count_2\ * !\UART_net:BUART:rx_count_1\ * 
              Net_7 * !MODIN3_1 * MODIN3_0
            + !\UART_net:BUART:rx_count_2\ * !\UART_net:BUART:rx_count_1\ * 
              MODIN3_1 * !MODIN3_0
        );
        Output = MODIN3_1 (fanout=4)
        Properties               : 
        {
        }
}

datapathcell: Name =\SRF_05_Timer:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => Net_11105 ,
        cs_addr_1 => \SRF_05_Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \SRF_05_Timer:TimerUDB:per_zero\ ,
        f0_load => \SRF_05_Timer:TimerUDB:capt_fifo_load\ ,
        chain_out => \SRF_05_Timer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \SRF_05_Timer:TimerUDB:sT16:timerdp:u1\

statusicell: Name =\SRF_05_Timer_1:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => Net_11105 ,
        status_3 => \SRF_05_Timer_1:TimerUDB:status_3\ ,
        status_2 => \SRF_05_Timer_1:TimerUDB:status_2\ ,
        status_1 => \SRF_05_Timer_1:TimerUDB:capt_int_temp\ ,
        status_0 => \SRF_05_Timer_1:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\QuadDec_1:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_11105 ,
        control_7 => \QuadDec_1:Cnt16:CounterUDB:control_7\ ,
        control_6 => \QuadDec_1:Cnt16:CounterUDB:control_6\ ,
        control_5 => \QuadDec_1:Cnt16:CounterUDB:control_5\ ,
        control_4 => \QuadDec_1:Cnt16:CounterUDB:control_4\ ,
        control_3 => \QuadDec_1:Cnt16:CounterUDB:control_3\ ,
        control_2 => \QuadDec_1:Cnt16:CounterUDB:control_2\ ,
        control_1 => \QuadDec_1:Cnt16:CounterUDB:control_1\ ,
        control_0 => \QuadDec_1:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_net:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_net:BUART:tx_ctrl_mark_last\ * 
              !\UART_net:BUART:rx_state_0\ * 
              \UART_net:BUART:rx_bitclk_enable\ * 
              !\UART_net:BUART:rx_state_3\ * \UART_net:BUART:rx_state_2\ * 
              !Net_7 * !MODIN3_1
            + !\UART_net:BUART:tx_ctrl_mark_last\ * 
              !\UART_net:BUART:rx_state_0\ * 
              \UART_net:BUART:rx_bitclk_enable\ * 
              !\UART_net:BUART:rx_state_3\ * \UART_net:BUART:rx_state_2\ * 
              !MODIN3_1 * !MODIN3_0
            + !\UART_net:BUART:tx_ctrl_mark_last\ * 
              \UART_net:BUART:rx_state_0\ * !\UART_net:BUART:rx_state_3\ * 
              !\UART_net:BUART:rx_state_2\ * !MODIN6_6 * !MODIN6_5
            + !\UART_net:BUART:tx_ctrl_mark_last\ * 
              \UART_net:BUART:rx_state_0\ * !\UART_net:BUART:rx_state_3\ * 
              !\UART_net:BUART:rx_state_2\ * !MODIN6_6 * !MODIN6_4
        );
        Output = \UART_net:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_net:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_net:BUART:tx_ctrl_mark_last\ * 
              !\UART_net:BUART:rx_state_0\ * \UART_net:BUART:rx_state_3\ * 
              \UART_net:BUART:rx_state_2\
        );
        Output = \UART_net:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_net:BUART:rx_last\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_7
        );
        Output = \UART_net:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_net:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_net:BUART:tx_ctrl_mark_last\ * 
              !\UART_net:BUART:rx_state_0\ * 
              \UART_net:BUART:rx_bitclk_enable\ * \UART_net:BUART:rx_state_3\ * 
              \UART_net:BUART:rx_state_2\ * !Net_7 * !MODIN3_1
            + !\UART_net:BUART:tx_ctrl_mark_last\ * 
              !\UART_net:BUART:rx_state_0\ * 
              \UART_net:BUART:rx_bitclk_enable\ * \UART_net:BUART:rx_state_3\ * 
              \UART_net:BUART:rx_state_2\ * !MODIN3_1 * !MODIN3_0
        );
        Output = \UART_net:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,5)][LB=1] #macrocells=3, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=MODIN12_1, Mode=(T-Register) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_11105) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \SRF_05_Timer_1:TimerUDB:capt_fifo_load\ * MODIN12_1 * 
              MODIN12_0
            + \SRF_05_Timer_1:TimerUDB:capt_fifo_load\ * MODIN12_1 * 
              MODIN13_1 * !MODIN13_0
            + \SRF_05_Timer_1:TimerUDB:capt_fifo_load\ * MODIN12_0 * 
              MODIN13_1
            + \SRF_05_Timer_1:TimerUDB:capt_fifo_load\ * MODIN12_0 * 
              !MODIN13_0
        );
        Output = MODIN12_1 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=MODIN12_0, Mode=(T-Register) @ [UDB=(1,5)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_11105) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\SRF_05_Timer_1:TimerUDB:capt_fifo_load\
            + !MODIN12_1 * !MODIN12_0 * !MODIN13_1 * !MODIN13_0
            + MODIN12_1 * !MODIN12_0 * MODIN13_1 * !MODIN13_0
        );
        Output = MODIN12_0 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SRF_05_Timer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SRF_05_Timer:TimerUDB:control_7\ * 
              \SRF_05_Timer:TimerUDB:per_zero\
        );
        Output = \SRF_05_Timer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_net:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_net:Net_9\ ,
        cs_addr_2 => \UART_net:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_net:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_net:BUART:rx_bitclk_enable\ ,
        route_si => \UART_net:BUART:rx_postpoll\ ,
        f0_load => \UART_net:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_net:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_net:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_5\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_46\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_46\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_60\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_60\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_6\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_6\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=4, #inputs=8, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_4135, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: PosEdge(\ADC:bSAR_SEQ:enable\)
        Main Equation            : 1 pterm
        (
              \ADC:bSAR_SEQ:bus_clk_nrq_reg\ * !\ADC:bSAR_SEQ:nrq_reg\
        );
        Output = Net_4135 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC:bSAR_SEQ:nrq_reg\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: PosEdge(\ADC:bSAR_SEQ:enable\)
        Main Equation            : 1 pterm
        (
              \ADC:bSAR_SEQ:bus_clk_nrq_reg\
        );
        Output = \ADC:bSAR_SEQ:nrq_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_2, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_net:BUART:txn\
        );
        Output = Net_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_net:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_net:BUART:tx_state_1\ * !\UART_net:BUART:tx_state_0\ * 
              \UART_net:BUART:tx_bitclk_enable_pre\ * 
              \UART_net:BUART:tx_fifo_empty\ * \UART_net:BUART:tx_state_2\
        );
        Output = \UART_net:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_JY:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_JY:Net_9\ ,
        cs_addr_0 => \UART_JY:BUART:counter_load_not\ ,
        ce0_reg => \UART_JY:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_JY:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statuscell: Name =\ADC:bSAR_SEQ:EOCSts\
    PORT MAP (
        clock => \ADC:clock\ ,
        status_0 => Net_4135 ,
        clk_en => \ADC:bSAR_SEQ:enable\ );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000001"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\ADC:bSAR_SEQ:enable\)

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_net:BUART:txn\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_net:BUART:txn\ * \UART_net:BUART:tx_state_1\ * 
              !\UART_net:BUART:tx_bitclk\
            + \UART_net:BUART:txn\ * \UART_net:BUART:tx_state_2\
            + !\UART_net:BUART:tx_state_1\ * \UART_net:BUART:tx_state_0\ * 
              !\UART_net:BUART:tx_shift_out\ * !\UART_net:BUART:tx_state_2\
            + !\UART_net:BUART:tx_state_1\ * \UART_net:BUART:tx_state_0\ * 
              !\UART_net:BUART:tx_state_2\ * !\UART_net:BUART:tx_bitclk\
            + \UART_net:BUART:tx_state_1\ * !\UART_net:BUART:tx_state_0\ * 
              !\UART_net:BUART:tx_shift_out\ * !\UART_net:BUART:tx_state_2\ * 
              !\UART_net:BUART:tx_counter_dp\ * \UART_net:BUART:tx_bitclk\
        );
        Output = \UART_net:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_net:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_net:BUART:tx_state_1\ * \UART_net:BUART:tx_state_0\ * 
              \UART_net:BUART:tx_bitclk_enable_pre\ * 
              \UART_net:BUART:tx_state_2\
            + \UART_net:BUART:tx_state_1\ * !\UART_net:BUART:tx_state_2\ * 
              \UART_net:BUART:tx_counter_dp\ * \UART_net:BUART:tx_bitclk\
            + \UART_net:BUART:tx_state_0\ * !\UART_net:BUART:tx_state_2\ * 
              \UART_net:BUART:tx_bitclk\
        );
        Output = \UART_net:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_57\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_57\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_63\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_63\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_27\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_27\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_48\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_48\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_net:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_net:Net_9\ ,
        cs_addr_2 => \UART_net:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_net:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_net:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_net:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_net:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_net:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_net:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_net:Net_9\ ,
        status_5 => \UART_net:BUART:rx_status_5\ ,
        status_4 => \UART_net:BUART:rx_status_4\ ,
        status_3 => \UART_net:BUART:rx_status_3\ ,
        interrupt => Net_53 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_is_active_split\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \ADC:AMuxHw_2_Decoder_old_id_5\ * !\ADC:ch_addr_5\
            + \ADC:AMuxHw_2_Decoder_old_id_4\ * !\ADC:ch_addr_4\
            + \ADC:AMuxHw_2_Decoder_old_id_3\ * !\ADC:ch_addr_3\
            + \ADC:AMuxHw_2_Decoder_old_id_2\ * !\ADC:ch_addr_2\
            + !\ADC:AMuxHw_2_Decoder_old_id_1\ * \ADC:ch_addr_1\
            + \ADC:AMuxHw_2_Decoder_old_id_1\ * !\ADC:ch_addr_1\
            + !\ADC:AMuxHw_2_Decoder_old_id_0\ * \ADC:ch_addr_0\
            + \ADC:AMuxHw_2_Decoder_old_id_0\ * !\ADC:ch_addr_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_is_active_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=4, #inputs=9, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_old_id_1\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:ch_addr_1\
        );
        Output = \ADC:AMuxHw_2_Decoder_old_id_1\ (fanout=65)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_12\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_12\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_24\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_24\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_old_id_0\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:ch_addr_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_old_id_0\ (fanout=65)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_net:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_net:Net_9\ ,
        cs_addr_0 => \UART_net:BUART:counter_load_not\ ,
        ce0_reg => \UART_net:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_net:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\ADC:bSAR_SEQ:ChannelCounter\
    PORT MAP (
        clock => \ADC:clock\ ,
        load => \ADC:bSAR_SEQ:load_period\ ,
        enable => \ADC:bSAR_SEQ:cnt_enable\ ,
        count_6 => \ADC:bSAR_SEQ:count_6\ ,
        count_5 => \ADC:ch_addr_5\ ,
        count_4 => \ADC:ch_addr_4\ ,
        count_3 => \ADC:ch_addr_3\ ,
        count_2 => \ADC:ch_addr_2\ ,
        count_1 => \ADC:ch_addr_1\ ,
        count_0 => \ADC:ch_addr_0\ ,
        tc => \ADC:bSAR_SEQ:cnt_tc\ ,
        clk_en => \ADC:bSAR_SEQ:enable\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0000010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\ADC:bSAR_SEQ:enable\)

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=4, #inputs=8, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_29\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_29\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_42\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_42\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_old_id_4\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:ch_addr_4\
        );
        Output = \ADC:AMuxHw_2_Decoder_old_id_4\ (fanout=66)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_3\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_3\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=4, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_is_active\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * \ADC:ch_addr_5\
            + !\ADC:AMuxHw_2_Decoder_old_id_4\ * \ADC:ch_addr_4\
            + !\ADC:AMuxHw_2_Decoder_old_id_3\ * \ADC:ch_addr_3\
            + !\ADC:AMuxHw_2_Decoder_old_id_2\ * \ADC:ch_addr_2\
            + \ADC:AMuxHw_2_Decoder_is_active_split\
        );
        Output = \ADC:AMuxHw_2_Decoder_is_active\ (fanout=64)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_old_id_2\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:ch_addr_2\
        );
        Output = \ADC:AMuxHw_2_Decoder_old_id_2\ (fanout=66)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_old_id_5\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:ch_addr_5\
        );
        Output = \ADC:AMuxHw_2_Decoder_old_id_5\ (fanout=66)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_old_id_3\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:ch_addr_3\
        );
        Output = \ADC:AMuxHw_2_Decoder_old_id_3\ (fanout=66)
        Properties               : 
        {
        }
}

synccell: Name =\ADC:Sync:genblk1[0]:INST\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        in => \ADC:nrq\ ,
        out => \ADC:Net_3935\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_33\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_33\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_13\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_13\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_49\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_49\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_16\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_16\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_56\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_56\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_4\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_10\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_10\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_51\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_51\ (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=4, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_net:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_net:BUART:tx_state_1\ * !\UART_net:BUART:tx_state_0\ * 
              \UART_net:BUART:tx_bitclk_enable_pre\ * 
              \UART_net:BUART:tx_state_2\
            + \UART_net:BUART:tx_state_1\ * \UART_net:BUART:tx_state_0\ * 
              \UART_net:BUART:tx_bitclk_enable_pre\ * 
              \UART_net:BUART:tx_state_2\
            + \UART_net:BUART:tx_state_1\ * \UART_net:BUART:tx_state_0\ * 
              !\UART_net:BUART:tx_state_2\ * \UART_net:BUART:tx_bitclk\
            + \UART_net:BUART:tx_state_1\ * !\UART_net:BUART:tx_state_2\ * 
              \UART_net:BUART:tx_counter_dp\ * \UART_net:BUART:tx_bitclk\
        );
        Output = \UART_net:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_net:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_net:BUART:rx_fifonotempty\ * 
              \UART_net:BUART:rx_state_stop1_reg\
        );
        Output = \UART_net:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_net:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_net:BUART:tx_state_1\ * !\UART_net:BUART:tx_state_0\ * 
              \UART_net:BUART:tx_bitclk_enable_pre\
            + !\UART_net:BUART:tx_state_1\ * !\UART_net:BUART:tx_state_0\ * 
              !\UART_net:BUART:tx_state_2\
        );
        Output = \UART_net:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_net:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(2,5)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_net:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,5)][LB=1] #macrocells=3, #inputs=7, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_net:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_net:BUART:tx_state_1\ * !\UART_net:BUART:tx_state_0\ * 
              \UART_net:BUART:tx_bitclk_enable_pre\ * 
              !\UART_net:BUART:tx_fifo_empty\
            + !\UART_net:BUART:tx_state_1\ * !\UART_net:BUART:tx_state_0\ * 
              !\UART_net:BUART:tx_fifo_empty\ * !\UART_net:BUART:tx_state_2\
            + \UART_net:BUART:tx_state_1\ * \UART_net:BUART:tx_state_0\ * 
              \UART_net:BUART:tx_bitclk_enable_pre\ * 
              \UART_net:BUART:tx_fifo_empty\ * \UART_net:BUART:tx_state_2\
            + \UART_net:BUART:tx_state_0\ * !\UART_net:BUART:tx_state_2\ * 
              \UART_net:BUART:tx_bitclk\
        );
        Output = \UART_net:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_net:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_net:BUART:tx_state_1\ * !\UART_net:BUART:tx_state_0\ * 
              \UART_net:BUART:tx_state_2\
            + !\UART_net:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_net:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_net:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_net:BUART:tx_fifo_notfull\
        );
        Output = \UART_net:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_MOTOR:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_11105 ,
        cs_addr_2 => \PWM_MOTOR:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_MOTOR:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_MOTOR:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_MOTOR:PWMUDB:sP16:pwmdp:u1\

statusicell: Name =\UART_net:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_net:Net_9\ ,
        status_3 => \UART_net:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_net:BUART:tx_status_2\ ,
        status_1 => \UART_net:BUART:tx_fifo_empty\ ,
        status_0 => \UART_net:BUART:tx_status_0\ ,
        interrupt => Net_38 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_591, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_1:TimerUDB:control_7\ * \Timer_1:TimerUDB:per_zero\
        );
        Output = Net_591 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Timer_1:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_1:TimerUDB:control_7\ * \Timer_1:TimerUDB:per_zero\
        );
        Output = \Timer_1:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC:bSAR_SEQ:bus_clk_nrq_reg\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \ADC:bSAR_SEQ:bus_clk_nrq_reg\ * !Net_4135
            + \ADC:Net_3935\
        );
        Output = \ADC:bSAR_SEQ:bus_clk_nrq_reg\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_554, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_JY:BUART:txn\
        );
        Output = Net_554 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=1, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_JY:BUART:txn\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_JY:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_JY:BUART:txn\ * \UART_JY:BUART:tx_state_1\ * 
              !\UART_JY:BUART:tx_bitclk\
            + \UART_JY:BUART:txn\ * \UART_JY:BUART:tx_state_2\
            + !\UART_JY:BUART:tx_state_1\ * \UART_JY:BUART:tx_state_0\ * 
              !\UART_JY:BUART:tx_shift_out\ * !\UART_JY:BUART:tx_state_2\
            + !\UART_JY:BUART:tx_state_1\ * \UART_JY:BUART:tx_state_0\ * 
              !\UART_JY:BUART:tx_state_2\ * !\UART_JY:BUART:tx_bitclk\
            + \UART_JY:BUART:tx_state_1\ * !\UART_JY:BUART:tx_state_0\ * 
              !\UART_JY:BUART:tx_shift_out\ * !\UART_JY:BUART:tx_state_2\ * 
              !\UART_JY:BUART:tx_counter_dp\ * \UART_JY:BUART:tx_bitclk\
        );
        Output = \UART_JY:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer_1:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \Timer_1:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
        chain_out => \Timer_1:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Timer_1:TimerUDB:sT16:timerdp:u1\

statusicell: Name =\Timer_1:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_3 => \Timer_1:TimerUDB:status_3\ ,
        status_2 => \Timer_1:TimerUDB:status_2\ ,
        status_0 => \Timer_1:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \Timer_1:TimerUDB:control_7\ ,
        control_6 => \Timer_1:TimerUDB:control_6\ ,
        control_5 => \Timer_1:TimerUDB:control_5\ ,
        control_4 => \Timer_1:TimerUDB:control_4\ ,
        control_3 => \Timer_1:TimerUDB:control_3\ ,
        control_2 => \Timer_1:TimerUDB:control_2\ ,
        control_1 => \Timer_1:TimerUDB:control_1\ ,
        control_0 => \Timer_1:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=4, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_JY:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_JY:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_JY:BUART:tx_state_1\ * \UART_JY:BUART:tx_state_0\ * 
              \UART_JY:BUART:tx_bitclk_enable_pre\ * 
              \UART_JY:BUART:tx_state_2\
            + \UART_JY:BUART:tx_state_1\ * !\UART_JY:BUART:tx_state_2\ * 
              \UART_JY:BUART:tx_counter_dp\ * \UART_JY:BUART:tx_bitclk\
            + \UART_JY:BUART:tx_state_0\ * !\UART_JY:BUART:tx_state_2\ * 
              \UART_JY:BUART:tx_bitclk\
        );
        Output = \UART_JY:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_JY:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_JY:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_JY:BUART:tx_state_1\ * !\UART_JY:BUART:tx_state_0\ * 
              \UART_JY:BUART:tx_bitclk_enable_pre\ * 
              \UART_JY:BUART:tx_state_2\
            + \UART_JY:BUART:tx_state_1\ * \UART_JY:BUART:tx_state_0\ * 
              \UART_JY:BUART:tx_bitclk_enable_pre\ * 
              \UART_JY:BUART:tx_state_2\
            + \UART_JY:BUART:tx_state_1\ * \UART_JY:BUART:tx_state_0\ * 
              !\UART_JY:BUART:tx_state_2\ * \UART_JY:BUART:tx_bitclk\
            + \UART_JY:BUART:tx_state_1\ * !\UART_JY:BUART:tx_state_2\ * 
              \UART_JY:BUART:tx_counter_dp\ * \UART_JY:BUART:tx_bitclk\
        );
        Output = \UART_JY:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_JY:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_JY:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_JY:BUART:tx_state_1\ * !\UART_JY:BUART:tx_state_0\ * 
              \UART_JY:BUART:tx_bitclk_enable_pre\ * 
              !\UART_JY:BUART:tx_fifo_empty\
            + !\UART_JY:BUART:tx_state_1\ * !\UART_JY:BUART:tx_state_0\ * 
              !\UART_JY:BUART:tx_fifo_empty\ * !\UART_JY:BUART:tx_state_2\
            + \UART_JY:BUART:tx_state_1\ * \UART_JY:BUART:tx_state_0\ * 
              \UART_JY:BUART:tx_bitclk_enable_pre\ * 
              \UART_JY:BUART:tx_fifo_empty\ * \UART_JY:BUART:tx_state_2\
            + \UART_JY:BUART:tx_state_0\ * !\UART_JY:BUART:tx_state_2\ * 
              \UART_JY:BUART:tx_bitclk\
        );
        Output = \UART_JY:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_JY:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_JY:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_JY:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_1\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_52\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_52\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_53\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_53\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Timer_1:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \Timer_1:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
        z0_comb => \Timer_1:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer_1:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer_1:TimerUDB:status_2\ ,
        chain_in => \Timer_1:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_1:TimerUDB:sT16:timerdp:u0\

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_19\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_19\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_47\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_47\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_15\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_15\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_8\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_8\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_32\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_32\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_36\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_36\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_35\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_35\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_26\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_26\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\UART_JY:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_JY:Net_9\ ,
        status_5 => \UART_JY:BUART:rx_status_5\ ,
        status_4 => \UART_JY:BUART:rx_status_4\ ,
        status_3 => \UART_JY:BUART:rx_status_3\ ,
        interrupt => Net_598 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=3, #inputs=9, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART_JY:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_JY:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_JY:BUART:tx_state_1\ * !\UART_JY:BUART:tx_state_0\ * 
              \UART_JY:BUART:tx_state_2\
            + !\UART_JY:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_JY:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_JY:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_JY:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_JY:BUART:rx_count_2\ * !\UART_JY:BUART:rx_count_1\ * 
              !\UART_JY:BUART:rx_count_0\
        );
        Output = \UART_JY:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_JY:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_JY:BUART:rx_fifonotempty\ * 
              \UART_JY:BUART:rx_state_stop1_reg\
        );
        Output = \UART_JY:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_0\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_2\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_59\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_59\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_17\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_17\ (fanout=1)
        Properties               : 
        {
        }
}

count7cell: Name =\UART_JY:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_JY:Net_9\ ,
        load => \UART_JY:BUART:rx_counter_load\ ,
        count_6 => \UART_JY:BUART:rx_count_6\ ,
        count_5 => \UART_JY:BUART:rx_count_5\ ,
        count_4 => \UART_JY:BUART:rx_count_4\ ,
        count_3 => \UART_JY:BUART:rx_count_3\ ,
        count_2 => \UART_JY:BUART:rx_count_2\ ,
        count_1 => \UART_JY:BUART:rx_count_1\ ,
        count_0 => \UART_JY:BUART:rx_count_0\ ,
        tc => \UART_JY:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_JY:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_JY:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_JY:BUART:tx_ctrl_mark_last\ * 
              !\UART_JY:BUART:rx_state_0\ * \UART_JY:BUART:rx_bitclk_enable\ * 
              !\UART_JY:BUART:rx_state_3\ * \UART_JY:BUART:rx_state_2\ * 
              !\UART_JY:BUART:pollcount_1\ * !Net_559
            + !\UART_JY:BUART:tx_ctrl_mark_last\ * 
              !\UART_JY:BUART:rx_state_0\ * \UART_JY:BUART:rx_bitclk_enable\ * 
              !\UART_JY:BUART:rx_state_3\ * \UART_JY:BUART:rx_state_2\ * 
              !\UART_JY:BUART:pollcount_1\ * !\UART_JY:BUART:pollcount_0\
            + !\UART_JY:BUART:tx_ctrl_mark_last\ * \UART_JY:BUART:rx_state_0\ * 
              !\UART_JY:BUART:rx_state_3\ * !\UART_JY:BUART:rx_state_2\ * 
              !\UART_JY:BUART:rx_count_6\ * !\UART_JY:BUART:rx_count_5\
            + !\UART_JY:BUART:tx_ctrl_mark_last\ * \UART_JY:BUART:rx_state_0\ * 
              !\UART_JY:BUART:rx_state_3\ * !\UART_JY:BUART:rx_state_2\ * 
              !\UART_JY:BUART:rx_count_6\ * !\UART_JY:BUART:rx_count_4\
        );
        Output = \UART_JY:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_JY:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_JY:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_JY:BUART:tx_ctrl_mark_last\ * 
              !\UART_JY:BUART:rx_state_0\ * \UART_JY:BUART:rx_bitclk_enable\ * 
              \UART_JY:BUART:rx_state_3\ * !\UART_JY:BUART:rx_state_2\
            + !\UART_JY:BUART:tx_ctrl_mark_last\ * \UART_JY:BUART:rx_state_0\ * 
              !\UART_JY:BUART:rx_state_3\ * !\UART_JY:BUART:rx_state_2\ * 
              !\UART_JY:BUART:rx_count_6\ * !\UART_JY:BUART:rx_count_5\
            + !\UART_JY:BUART:tx_ctrl_mark_last\ * \UART_JY:BUART:rx_state_0\ * 
              !\UART_JY:BUART:rx_state_3\ * !\UART_JY:BUART:rx_state_2\ * 
              !\UART_JY:BUART:rx_count_6\ * !\UART_JY:BUART:rx_count_4\
        );
        Output = \UART_JY:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_JY:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_JY:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_JY:BUART:tx_ctrl_mark_last\ * 
              !\UART_JY:BUART:rx_state_0\ * \UART_JY:BUART:rx_bitclk_enable\ * 
              \UART_JY:BUART:rx_state_3\ * \UART_JY:BUART:rx_state_2\
            + !\UART_JY:BUART:tx_ctrl_mark_last\ * \UART_JY:BUART:rx_state_0\ * 
              !\UART_JY:BUART:rx_state_3\ * !\UART_JY:BUART:rx_state_2\ * 
              !\UART_JY:BUART:rx_count_6\ * !\UART_JY:BUART:rx_count_5\
            + !\UART_JY:BUART:tx_ctrl_mark_last\ * \UART_JY:BUART:rx_state_0\ * 
              !\UART_JY:BUART:rx_state_3\ * !\UART_JY:BUART:rx_state_2\ * 
              !\UART_JY:BUART:rx_count_6\ * !\UART_JY:BUART:rx_count_4\
        );
        Output = \UART_JY:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_JY:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_JY:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_JY:BUART:tx_ctrl_mark_last\ * 
              !\UART_JY:BUART:rx_state_0\ * \UART_JY:BUART:rx_bitclk_enable\ * 
              \UART_JY:BUART:rx_state_3\ * \UART_JY:BUART:rx_state_2\ * 
              !\UART_JY:BUART:pollcount_1\ * !Net_559
            + !\UART_JY:BUART:tx_ctrl_mark_last\ * 
              !\UART_JY:BUART:rx_state_0\ * \UART_JY:BUART:rx_bitclk_enable\ * 
              \UART_JY:BUART:rx_state_3\ * \UART_JY:BUART:rx_state_2\ * 
              !\UART_JY:BUART:pollcount_1\ * !\UART_JY:BUART:pollcount_0\
        );
        Output = \UART_JY:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_JY:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_JY:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_JY:BUART:tx_ctrl_mark_last\ * 
              !\UART_JY:BUART:rx_state_0\ * \UART_JY:BUART:rx_bitclk_enable\ * 
              \UART_JY:BUART:rx_state_3\
            + !\UART_JY:BUART:tx_ctrl_mark_last\ * 
              !\UART_JY:BUART:rx_state_0\ * \UART_JY:BUART:rx_bitclk_enable\ * 
              \UART_JY:BUART:rx_state_2\
            + !\UART_JY:BUART:tx_ctrl_mark_last\ * 
              !\UART_JY:BUART:rx_state_0\ * !\UART_JY:BUART:rx_state_3\ * 
              !\UART_JY:BUART:rx_state_2\ * !Net_559 * 
              \UART_JY:BUART:rx_last\
            + !\UART_JY:BUART:tx_ctrl_mark_last\ * \UART_JY:BUART:rx_state_0\ * 
              !\UART_JY:BUART:rx_state_3\ * !\UART_JY:BUART:rx_state_2\ * 
              !\UART_JY:BUART:rx_count_6\ * !\UART_JY:BUART:rx_count_5\
            + !\UART_JY:BUART:tx_ctrl_mark_last\ * \UART_JY:BUART:rx_state_0\ * 
              !\UART_JY:BUART:rx_state_3\ * !\UART_JY:BUART:rx_state_2\ * 
              !\UART_JY:BUART:rx_count_6\ * !\UART_JY:BUART:rx_count_4\
        );
        Output = \UART_JY:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_JY:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_JY:BUART:tx_ctrl_mark_last\ * 
              !\UART_JY:BUART:rx_state_0\ * !\UART_JY:BUART:rx_state_3\ * 
              !\UART_JY:BUART:rx_state_2\
        );
        Output = \UART_JY:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_JY:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_JY:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_JY:BUART:tx_ctrl_mark_last\ * 
              !\UART_JY:BUART:rx_state_0\ * \UART_JY:BUART:rx_state_3\ * 
              \UART_JY:BUART:rx_state_2\
        );
        Output = \UART_JY:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_JY:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_JY:BUART:rx_load_fifo\ * \UART_JY:BUART:rx_fifofull\
        );
        Output = \UART_JY:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_JY:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_JY:Net_9\ ,
        cs_addr_2 => \UART_JY:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_JY:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_JY:BUART:rx_bitclk_enable\ ,
        route_si => \UART_JY:BUART:rx_postpoll\ ,
        f0_load => \UART_JY:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_JY:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_JY:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=4, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\PWM_MOTOR:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_11105) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_MOTOR:PWMUDB:control_7\
        );
        Output = \PWM_MOTOR:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_13899, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_11105) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_MOTOR:PWMUDB:runmode_enable\ * 
              \PWM_MOTOR:PWMUDB:cmp2_less\
        );
        Output = Net_13899 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_4236, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_11105) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_MOTOR:PWMUDB:runmode_enable\ * 
              \PWM_MOTOR:PWMUDB:cmp1_less\
        );
        Output = Net_4236 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_JY:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_JY:BUART:pollcount_1\
            + Net_559 * \UART_JY:BUART:pollcount_0\
        );
        Output = \UART_JY:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,5)][LB=1] #macrocells=3, #inputs=5, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_JY:BUART:rx_last\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_JY:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_559
        );
        Output = \UART_JY:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_JY:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_JY:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_JY:BUART:rx_count_2\ * !\UART_JY:BUART:rx_count_1\ * 
              !\UART_JY:BUART:pollcount_1\ * Net_559 * 
              \UART_JY:BUART:pollcount_0\
            + !\UART_JY:BUART:rx_count_2\ * !\UART_JY:BUART:rx_count_1\ * 
              \UART_JY:BUART:pollcount_1\ * !Net_559
            + !\UART_JY:BUART:rx_count_2\ * !\UART_JY:BUART:rx_count_1\ * 
              \UART_JY:BUART:pollcount_1\ * !\UART_JY:BUART:pollcount_0\
        );
        Output = \UART_JY:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_JY:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_JY:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_JY:BUART:rx_count_2\ * !\UART_JY:BUART:rx_count_1\ * 
              !Net_559 * \UART_JY:BUART:pollcount_0\
            + !\UART_JY:BUART:rx_count_2\ * !\UART_JY:BUART:rx_count_1\ * 
              Net_559 * !\UART_JY:BUART:pollcount_0\
        );
        Output = \UART_JY:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_MOTOR:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_11105 ,
        cs_addr_2 => \PWM_MOTOR:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_MOTOR:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_MOTOR:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_MOTOR:PWMUDB:tc_i\ ,
        cl1_comb => \PWM_MOTOR:PWMUDB:cmp2_less\ ,
        chain_in => \PWM_MOTOR:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_MOTOR:PWMUDB:sP16:pwmdp:u0\

controlcell: Name =\PWM_MOTOR:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_11105 ,
        control_7 => \PWM_MOTOR:PWMUDB:control_7\ ,
        control_6 => \PWM_MOTOR:PWMUDB:control_6\ ,
        control_5 => \PWM_MOTOR:PWMUDB:control_5\ ,
        control_4 => \PWM_MOTOR:PWMUDB:control_4\ ,
        control_3 => \PWM_MOTOR:PWMUDB:control_3\ ,
        control_2 => \PWM_MOTOR:PWMUDB:control_2\ ,
        control_1 => \PWM_MOTOR:PWMUDB:control_1\ ,
        control_0 => \PWM_MOTOR:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => Net_4135 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =isr_1
        PORT MAP (
            interrupt => Net_5806 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =isr_rx_jy
        PORT MAP (
            interrupt => Net_598 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =isr_rx_net
        PORT MAP (
            interrupt => Net_53 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =isr_srf_back
        PORT MAP (
            interrupt => Net_5374 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =isr_srf_front
        PORT MAP (
            interrupt => Net_5362 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(6)] 
    interrupt: Name =isr_timer
        PORT MAP (
            interrupt => Net_591 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(7)] 
    interrupt: Name =isr_tx_net
        PORT MAP (
            interrupt => Net_38 );
        Properties:
        {
            int_type = "10"
        }
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(0)] 
    drqcell: Name =\ADC:FinalBuf\
        PORT MAP (
            dmareq => \ADC:Net_3698\ ,
            termin => zero ,
            termout => \ADC:nrq\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(1)] 
    drqcell: Name =\ADC:TempBuf\
        PORT MAP (
            dmareq => \ADC:Net_3830\ ,
            termin => zero ,
            termout => \ADC:Net_3698\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = debug_time(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => debug_time(0)__PA ,
        pad => debug_time(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = IN_D(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => IN_D(0)__PA ,
        analog_term => Net_4131 ,
        pad => IN_D(0)_PAD ,
        input => \ADC:AMuxHw_2_Decoder_one_hot_1\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = IN_P(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => IN_P(0)__PA ,
        analog_term => Net_4137 ,
        pad => IN_P(0)_PAD ,
        input => \ADC:AMuxHw_2_Decoder_one_hot_2\ );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=6]: 
Pin : Name = LED1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LED1(0)__PA ,
        input => Net_1004 ,
        pad => LED1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = LED2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LED2(0)__PA ,
        input => Net_1004 ,
        pad => LED2(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=1]: 
Pin : Name = SRF_TRG_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SRF_TRG_2(0)__PA ,
        pad => SRF_TRG_2(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = SRF_ECHO_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SRF_ECHO_2(0)__PA ,
        fb => Net_5353 ,
        pad => SRF_ECHO_2(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = SRF_TRG_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SRF_TRG_1(0)__PA ,
        pad => SRF_TRG_1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = SRF_ECHO_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SRF_ECHO_1(0)__PA ,
        fb => Net_5329 ,
        pad => SRF_ECHO_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = CONTRAL_LIDAR(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CONTRAL_LIDAR(0)__PA ,
        pad => CONTRAL_LIDAR(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = PTZ_DOWN_DIR(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => PTZ_DOWN_DIR(0)__PA ,
        pad => PTZ_DOWN_DIR(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = PTZ_DOWN_STEP(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => PTZ_DOWN_STEP(0)__PA ,
        pad => PTZ_DOWN_STEP(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = PTZ_DOWN_EN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => PTZ_DOWN_EN(0)__PA ,
        pad => PTZ_DOWN_EN(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = PTZ_UP_DIR(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => PTZ_UP_DIR(0)__PA ,
        pad => PTZ_UP_DIR(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = PTZ_UP_STEP(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => PTZ_UP_STEP(0)__PA ,
        pad => PTZ_UP_STEP(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = PTZ_UP_EN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => PTZ_UP_EN(0)__PA ,
        pad => PTZ_UP_EN(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = L_IN_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => L_IN_2(0)__PA ,
        pad => L_IN_2(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = R_IN_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => R_IN_2(0)__PA ,
        pad => R_IN_2(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=2]: 
Pin : Name = IN_C(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => IN_C(0)__PA ,
        analog_term => Net_5349 ,
        pad => IN_C(0)_PAD ,
        input => \ADC:AMuxHw_2_Decoder_one_hot_0\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Tx_JY(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_JY(0)__PA ,
        input => Net_554 ,
        pad => Tx_JY(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Rx_JY(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_JY(0)__PA ,
        fb => Net_559 ,
        pad => Rx_JY(0)_PAD );
    Properties:
    {
    }

Port 5 contains the following IO cells:
[IoId=4]: 
Pin : Name = LED5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LED5(0)__PA ,
        input => Net_2225 ,
        pad => LED5(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = LED6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LED6(0)__PA ,
        input => Net_2225 ,
        pad => LED6(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = LED7(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LED7(0)__PA ,
        input => Net_14248 ,
        pad => LED7(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = LED8(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LED8(0)__PA ,
        input => Net_14248 ,
        pad => LED8(0)_PAD );
    Properties:
    {
    }

Port 6 contains the following IO cells:
[IoId=6]: 
Pin : Name = Rx_net(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_net(0)__PA ,
        fb => Net_7 ,
        pad => Rx_net(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx_net(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_net(0)__PA ,
        input => Net_2 ,
        pad => Tx_net(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = L_IN_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => L_IN_1(0)__PA ,
        pad => L_IN_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = R_IN_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => R_IN_1(0)__PA ,
        pad => R_IN_1(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = LED3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LED3(0)__PA ,
        input => Net_12040 ,
        pad => LED3(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = LED4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LED4(0)__PA ,
        input => Net_12040 ,
        pad => LED4(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=1]: 
Pin : Name = CHANGE_PWR(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CHANGE_PWR(0)__PA ,
        pad => CHANGE_PWR(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = L_PWM_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => L_PWM_1(0)__PA ,
        input => Net_4236 ,
        pad => L_PWM_1(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = R_PWM_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => R_PWM_1(0)__PA ,
        input => Net_13899 ,
        pad => R_PWM_1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Pin_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_2(0)__PA ,
        fb => Net_5798 ,
        pad => Pin_2(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Pin_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_1(0)__PA ,
        fb => Net_5808 ,
        pad => Pin_1(0)_PAD );
    Properties:
    {
    }

CAN 2.0b group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \ADC:clock\ ,
            dclk_0 => \ADC:clock_local\ ,
            dclk_glb_1 => Net_13781 ,
            dclk_1 => Net_13781_local ,
            dclk_glb_2 => Net_11105 ,
            dclk_2 => Net_11105_local ,
            dclk_glb_3 => \UART_JY:Net_9\ ,
            dclk_3 => \UART_JY:Net_9_local\ ,
            dclk_glb_4 => \UART_net:Net_9\ ,
            dclk_4 => \UART_net:Net_9_local\ );
        Properties:
        {
        }
Comparator group 0: empty
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\PWM_LED_1:PWMHW\
        PORT MAP (
            clock => Net_13781 ,
            enable => __ONE__ ,
            tc => \PWM_LED_1:Net_63\ ,
            cmp => Net_1004 ,
            irq => \PWM_LED_1:Net_54\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,1): 
    timercell: Name =\PWM_LED_2:PWMHW\
        PORT MAP (
            clock => Net_13781 ,
            enable => __ONE__ ,
            tc => \PWM_LED_2:Net_63\ ,
            cmp => Net_12040 ,
            irq => \PWM_LED_2:Net_54\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,2): 
    timercell: Name =\PWM_LED_3:PWMHW\
        PORT MAP (
            clock => Net_13781 ,
            enable => __ONE__ ,
            tc => \PWM_LED_3:Net_63\ ,
            cmp => Net_2225 ,
            irq => \PWM_LED_3:Net_54\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,3): 
    timercell: Name =\PWM_LED_4:PWMHW\
        PORT MAP (
            clock => Net_13781 ,
            enable => __ONE__ ,
            tc => \PWM_LED_4:Net_63\ ,
            cmp => Net_14248 ,
            irq => \PWM_LED_4:Net_54\ );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: empty
VIDAC group 0: empty
CapSense Buffers group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,13): 
    vrefcell: Name =\ADC:SAR:vRef_Vdda_1\
        PORT MAP (
            vout => \ADC:SAR:Net_235\ );
        Properties:
        {
            autoenable = 1
            guid = "4720866E-BC14-478d-B8A0-3E44F38CADAC"
            ignoresleep = 0
            name = "Vdda/2"
        }
LPF group 0: empty
SAR ADC group 0: 
    SAR Block @ F(SAR,0): 
    sarcell: Name =\ADC:SAR:ADC_SAR\
        PORT MAP (
            vplus => \ADC:Net_2803\ ,
            vminus => \ADC:SAR:Net_126\ ,
            ext_pin => \ADC:SAR:Net_209\ ,
            vrefhi_out => \ADC:SAR:Net_126\ ,
            vref => \ADC:SAR:Net_235\ ,
            clk_udb => \ADC:clock_local\ ,
            irq => \ADC:SAR:Net_252\ ,
            next => Net_4134 ,
            data_out_udb_11 => \ADC:SAR:Net_207_11\ ,
            data_out_udb_10 => \ADC:SAR:Net_207_10\ ,
            data_out_udb_9 => \ADC:SAR:Net_207_9\ ,
            data_out_udb_8 => \ADC:SAR:Net_207_8\ ,
            data_out_udb_7 => \ADC:SAR:Net_207_7\ ,
            data_out_udb_6 => \ADC:SAR:Net_207_6\ ,
            data_out_udb_5 => \ADC:SAR:Net_207_5\ ,
            data_out_udb_4 => \ADC:SAR:Net_207_4\ ,
            data_out_udb_3 => \ADC:SAR:Net_207_3\ ,
            data_out_udb_2 => \ADC:SAR:Net_207_2\ ,
            data_out_udb_1 => \ADC:SAR:Net_207_1\ ,
            data_out_udb_0 => \ADC:SAR:Net_207_0\ ,
            eof_udb => \ADC:Net_3830\ );
        Properties:
        {
            cy_registers = ""
        }

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =\ADC:AMuxHw_2\
        PORT MAP (
            muxin_63 => Net_4228 ,
            muxin_62 => Net_4227 ,
            muxin_61 => Net_4226 ,
            muxin_60 => Net_4225 ,
            muxin_59 => Net_4224 ,
            muxin_58 => Net_4223 ,
            muxin_57 => Net_4222 ,
            muxin_56 => Net_4221 ,
            muxin_55 => Net_4220 ,
            muxin_54 => Net_4219 ,
            muxin_53 => Net_4218 ,
            muxin_52 => Net_4217 ,
            muxin_51 => Net_4216 ,
            muxin_50 => Net_4215 ,
            muxin_49 => Net_4214 ,
            muxin_48 => Net_4213 ,
            muxin_47 => Net_4212 ,
            muxin_46 => Net_4210 ,
            muxin_45 => Net_4208 ,
            muxin_44 => Net_4207 ,
            muxin_43 => Net_4205 ,
            muxin_42 => Net_4203 ,
            muxin_41 => Net_4202 ,
            muxin_40 => Net_4200 ,
            muxin_39 => Net_4198 ,
            muxin_38 => Net_4197 ,
            muxin_37 => Net_4195 ,
            muxin_36 => Net_4193 ,
            muxin_35 => Net_4192 ,
            muxin_34 => Net_4190 ,
            muxin_33 => Net_4188 ,
            muxin_32 => Net_4187 ,
            muxin_31 => Net_4185 ,
            muxin_30 => Net_4183 ,
            muxin_29 => Net_4182 ,
            muxin_28 => Net_4180 ,
            muxin_27 => Net_4178 ,
            muxin_26 => Net_4177 ,
            muxin_25 => Net_4175 ,
            muxin_24 => Net_4173 ,
            muxin_23 => Net_4172 ,
            muxin_22 => Net_4170 ,
            muxin_21 => Net_4168 ,
            muxin_20 => Net_4167 ,
            muxin_19 => Net_4165 ,
            muxin_18 => Net_4163 ,
            muxin_17 => Net_4162 ,
            muxin_16 => Net_4160 ,
            muxin_15 => Net_4158 ,
            muxin_14 => Net_4157 ,
            muxin_13 => Net_4155 ,
            muxin_12 => Net_4153 ,
            muxin_11 => Net_4152 ,
            muxin_10 => Net_4150 ,
            muxin_9 => Net_4148 ,
            muxin_8 => Net_4147 ,
            muxin_7 => Net_4145 ,
            muxin_6 => Net_4143 ,
            muxin_5 => Net_4142 ,
            muxin_4 => Net_4140 ,
            muxin_3 => Net_4138 ,
            muxin_2 => Net_4137 ,
            muxin_1 => Net_4131 ,
            muxin_0 => Net_5349 ,
            hw_ctrl_en_63 => \ADC:AMuxHw_2_Decoder_one_hot_63\ ,
            hw_ctrl_en_62 => \ADC:AMuxHw_2_Decoder_one_hot_62\ ,
            hw_ctrl_en_61 => \ADC:AMuxHw_2_Decoder_one_hot_61\ ,
            hw_ctrl_en_60 => \ADC:AMuxHw_2_Decoder_one_hot_60\ ,
            hw_ctrl_en_59 => \ADC:AMuxHw_2_Decoder_one_hot_59\ ,
            hw_ctrl_en_58 => \ADC:AMuxHw_2_Decoder_one_hot_58\ ,
            hw_ctrl_en_57 => \ADC:AMuxHw_2_Decoder_one_hot_57\ ,
            hw_ctrl_en_56 => \ADC:AMuxHw_2_Decoder_one_hot_56\ ,
            hw_ctrl_en_55 => \ADC:AMuxHw_2_Decoder_one_hot_55\ ,
            hw_ctrl_en_54 => \ADC:AMuxHw_2_Decoder_one_hot_54\ ,
            hw_ctrl_en_53 => \ADC:AMuxHw_2_Decoder_one_hot_53\ ,
            hw_ctrl_en_52 => \ADC:AMuxHw_2_Decoder_one_hot_52\ ,
            hw_ctrl_en_51 => \ADC:AMuxHw_2_Decoder_one_hot_51\ ,
            hw_ctrl_en_50 => \ADC:AMuxHw_2_Decoder_one_hot_50\ ,
            hw_ctrl_en_49 => \ADC:AMuxHw_2_Decoder_one_hot_49\ ,
            hw_ctrl_en_48 => \ADC:AMuxHw_2_Decoder_one_hot_48\ ,
            hw_ctrl_en_47 => \ADC:AMuxHw_2_Decoder_one_hot_47\ ,
            hw_ctrl_en_46 => \ADC:AMuxHw_2_Decoder_one_hot_46\ ,
            hw_ctrl_en_45 => \ADC:AMuxHw_2_Decoder_one_hot_45\ ,
            hw_ctrl_en_44 => \ADC:AMuxHw_2_Decoder_one_hot_44\ ,
            hw_ctrl_en_43 => \ADC:AMuxHw_2_Decoder_one_hot_43\ ,
            hw_ctrl_en_42 => \ADC:AMuxHw_2_Decoder_one_hot_42\ ,
            hw_ctrl_en_41 => \ADC:AMuxHw_2_Decoder_one_hot_41\ ,
            hw_ctrl_en_40 => \ADC:AMuxHw_2_Decoder_one_hot_40\ ,
            hw_ctrl_en_39 => \ADC:AMuxHw_2_Decoder_one_hot_39\ ,
            hw_ctrl_en_38 => \ADC:AMuxHw_2_Decoder_one_hot_38\ ,
            hw_ctrl_en_37 => \ADC:AMuxHw_2_Decoder_one_hot_37\ ,
            hw_ctrl_en_36 => \ADC:AMuxHw_2_Decoder_one_hot_36\ ,
            hw_ctrl_en_35 => \ADC:AMuxHw_2_Decoder_one_hot_35\ ,
            hw_ctrl_en_34 => \ADC:AMuxHw_2_Decoder_one_hot_34\ ,
            hw_ctrl_en_33 => \ADC:AMuxHw_2_Decoder_one_hot_33\ ,
            hw_ctrl_en_32 => \ADC:AMuxHw_2_Decoder_one_hot_32\ ,
            hw_ctrl_en_31 => \ADC:AMuxHw_2_Decoder_one_hot_31\ ,
            hw_ctrl_en_30 => \ADC:AMuxHw_2_Decoder_one_hot_30\ ,
            hw_ctrl_en_29 => \ADC:AMuxHw_2_Decoder_one_hot_29\ ,
            hw_ctrl_en_28 => \ADC:AMuxHw_2_Decoder_one_hot_28\ ,
            hw_ctrl_en_27 => \ADC:AMuxHw_2_Decoder_one_hot_27\ ,
            hw_ctrl_en_26 => \ADC:AMuxHw_2_Decoder_one_hot_26\ ,
            hw_ctrl_en_25 => \ADC:AMuxHw_2_Decoder_one_hot_25\ ,
            hw_ctrl_en_24 => \ADC:AMuxHw_2_Decoder_one_hot_24\ ,
            hw_ctrl_en_23 => \ADC:AMuxHw_2_Decoder_one_hot_23\ ,
            hw_ctrl_en_22 => \ADC:AMuxHw_2_Decoder_one_hot_22\ ,
            hw_ctrl_en_21 => \ADC:AMuxHw_2_Decoder_one_hot_21\ ,
            hw_ctrl_en_20 => \ADC:AMuxHw_2_Decoder_one_hot_20\ ,
            hw_ctrl_en_19 => \ADC:AMuxHw_2_Decoder_one_hot_19\ ,
            hw_ctrl_en_18 => \ADC:AMuxHw_2_Decoder_one_hot_18\ ,
            hw_ctrl_en_17 => \ADC:AMuxHw_2_Decoder_one_hot_17\ ,
            hw_ctrl_en_16 => \ADC:AMuxHw_2_Decoder_one_hot_16\ ,
            hw_ctrl_en_15 => \ADC:AMuxHw_2_Decoder_one_hot_15\ ,
            hw_ctrl_en_14 => \ADC:AMuxHw_2_Decoder_one_hot_14\ ,
            hw_ctrl_en_13 => \ADC:AMuxHw_2_Decoder_one_hot_13\ ,
            hw_ctrl_en_12 => \ADC:AMuxHw_2_Decoder_one_hot_12\ ,
            hw_ctrl_en_11 => \ADC:AMuxHw_2_Decoder_one_hot_11\ ,
            hw_ctrl_en_10 => \ADC:AMuxHw_2_Decoder_one_hot_10\ ,
            hw_ctrl_en_9 => \ADC:AMuxHw_2_Decoder_one_hot_9\ ,
            hw_ctrl_en_8 => \ADC:AMuxHw_2_Decoder_one_hot_8\ ,
            hw_ctrl_en_7 => \ADC:AMuxHw_2_Decoder_one_hot_7\ ,
            hw_ctrl_en_6 => \ADC:AMuxHw_2_Decoder_one_hot_6\ ,
            hw_ctrl_en_5 => \ADC:AMuxHw_2_Decoder_one_hot_5\ ,
            hw_ctrl_en_4 => \ADC:AMuxHw_2_Decoder_one_hot_4\ ,
            hw_ctrl_en_3 => \ADC:AMuxHw_2_Decoder_one_hot_3\ ,
            vout => \ADC:Net_2803\ );
        Properties:
        {
            api_type = 2
            connect_mode = 1
            cy_registers = ""
            hw_control = 1
            init_mux_sel = "0000000000000000000000000000000000000000000000000000000000000000"
            muxin_width = 64
            one_active = 1
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                  | 
Port | Pin | Fixed |      Type |       Drive Mode |             Name | Connections
-----+-----+-------+-----------+------------------+------------------+-------------------------------------------------------
   0 |   0 |       |      NONE |         CMOS_OUT |    debug_time(0) | 
     |   2 |       |      NONE |      HI_Z_ANALOG |          IN_D(0) | In(\ADC:AMuxHw_2_Decoder_one_hot_1\), Analog(Net_4131)
     |   6 |     * |      NONE |      HI_Z_ANALOG |          IN_P(0) | In(\ADC:AMuxHw_2_Decoder_one_hot_2\), Analog(Net_4137)
-----+-----+-------+-----------+------------------+------------------+-------------------------------------------------------
   1 |   6 |     * |      NONE |         CMOS_OUT |          LED1(0) | In(Net_1004)
     |   7 |     * |      NONE |         CMOS_OUT |          LED2(0) | In(Net_1004)
-----+-----+-------+-----------+------------------+------------------+-------------------------------------------------------
   2 |   1 |     * |      NONE |         CMOS_OUT |     SRF_TRG_2(0) | 
     |   2 |     * |      NONE |     HI_Z_DIGITAL |    SRF_ECHO_2(0) | FB(Net_5353)
     |   3 |     * |      NONE |         CMOS_OUT |     SRF_TRG_1(0) | 
     |   4 |     * |      NONE |     HI_Z_DIGITAL |    SRF_ECHO_1(0) | FB(Net_5329)
     |   7 |     * |      NONE |         CMOS_OUT | CONTRAL_LIDAR(0) | 
-----+-----+-------+-----------+------------------+------------------+-------------------------------------------------------
   3 |   0 |     * |      NONE |         CMOS_OUT |  PTZ_DOWN_DIR(0) | 
     |   1 |     * |      NONE |         CMOS_OUT | PTZ_DOWN_STEP(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |   PTZ_DOWN_EN(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |    PTZ_UP_DIR(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |   PTZ_UP_STEP(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |     PTZ_UP_EN(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |        L_IN_2(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |        R_IN_2(0) | 
-----+-----+-------+-----------+------------------+------------------+-------------------------------------------------------
   4 |   2 |     * |      NONE |      HI_Z_ANALOG |          IN_C(0) | In(\ADC:AMuxHw_2_Decoder_one_hot_0\), Analog(Net_5349)
     |   3 |     * |      NONE |         CMOS_OUT |         Tx_JY(0) | In(Net_554)
     |   4 |     * |      NONE |     HI_Z_DIGITAL |         Rx_JY(0) | FB(Net_559)
-----+-----+-------+-----------+------------------+------------------+-------------------------------------------------------
   5 |   4 |     * |      NONE |         CMOS_OUT |          LED5(0) | In(Net_2225)
     |   5 |     * |      NONE |         CMOS_OUT |          LED6(0) | In(Net_2225)
     |   6 |     * |      NONE |         CMOS_OUT |          LED7(0) | In(Net_14248)
     |   7 |     * |      NONE |         CMOS_OUT |          LED8(0) | In(Net_14248)
-----+-----+-------+-----------+------------------+------------------+-------------------------------------------------------
   6 |   6 |     * |      NONE |     HI_Z_DIGITAL |        Rx_net(0) | FB(Net_7)
     |   7 |     * |      NONE |         CMOS_OUT |        Tx_net(0) | In(Net_2)
-----+-----+-------+-----------+------------------+------------------+-------------------------------------------------------
  12 |   0 |     * |      NONE |         CMOS_OUT |        L_IN_1(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |        R_IN_1(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |          LED3(0) | In(Net_12040)
     |   7 |     * |      NONE |         CMOS_OUT |          LED4(0) | In(Net_12040)
-----+-----+-------+-----------+------------------+------------------+-------------------------------------------------------
  15 |   1 |     * |      NONE |         CMOS_OUT |    CHANGE_PWR(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |       L_PWM_1(0) | In(Net_4236)
     |   3 |     * |      NONE |         CMOS_OUT |       R_PWM_1(0) | In(Net_13899)
     |   4 |     * |      NONE |     HI_Z_DIGITAL |         Pin_2(0) | FB(Net_5798)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |         Pin_1(0) | FB(Net_5808)
-----------------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.006ms
Digital Placement phase: Elapsed time ==> 7s.892ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 6s.125ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.216ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.055ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in car_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.840ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.430ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 20s.862ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 20s.911ms
API generation phase: Elapsed time ==> 2s.085ms
Dependency generation phase: Elapsed time ==> 0s.059ms
Cleanup phase: Elapsed time ==> 0s.002ms
