Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: CoolHeatSystem.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "CoolHeatSystem.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "CoolHeatSystem"
Output Format                      : NGC
Target Device                      : xc7vx330t-3-ffg1157

---- Source Options
Top Module Name                    : CoolHeatSystem
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\project\CE202-LC-Lab-Manual\Projects\module 3 - Copy\ModePower.v" into library work
Parsing module <ModePower>.
Analyzing Verilog file "D:\project\CE202-LC-Lab-Manual\Projects\module 3 - Copy\FanSpeed.v" into library work
Parsing module <FanSpeed>.
Analyzing Verilog file "D:\project\CE202-LC-Lab-Manual\Projects\module 3 - Copy\CoolHeatSystem.v" into library work
Parsing module <CoolHeatSystem>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <CoolHeatSystem>.

Elaborating module <FanSpeed>.

Elaborating module <ModePower>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <CoolHeatSystem>.
    Related source file is "D:\project\CE202-LC-Lab-Manual\Projects\module 3 - Copy\CoolHeatSystem.v".
    Summary:
	no macro.
Unit <CoolHeatSystem> synthesized.

Synthesizing Unit <FanSpeed>.
    Related source file is "D:\project\CE202-LC-Lab-Manual\Projects\module 3 - Copy\FanSpeed.v".
    Found 8-bit adder for signal <state[7]_GND_2_o_add_4_OUT> created at line 43.
WARNING:Xst:737 - Found 1-bit latch for signal <state<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <state<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <state<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <state<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <state<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <state<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <state<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <state<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pwm_data1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 8-bit comparator equal for signal <state[7]_speed[7]_equal_2_o> created at line 38
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   9 Latch(s).
	inferred   1 Comparator(s).
	inferred  14 Multiplexer(s).
Unit <FanSpeed> synthesized.

Synthesizing Unit <ModePower>.
    Related source file is "D:\project\CE202-LC-Lab-Manual\Projects\module 3 - Copy\ModePower.v".
    Found 2-bit adder for signal <n0032[1:0]> created at line 37.
    Found 3-bit adder for signal <n0035[2:0]> created at line 37.
    Found 4-bit adder for signal <_n0052> created at line 28.
    Found 4-bit adder for signal <_n0053> created at line 28.
    Found 4-bit adder for signal <_n0054> created at line 28.
    Found 4-bit adder for signal <_n0055> created at line 28.
    Found 4-bit adder for signal <chs_power1> created at line 28.
    Summary:
	inferred   7 Adder/Subtractor(s).
Unit <ModePower> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 8
 2-bit adder                                           : 1
 3-bit adder                                           : 1
 4-bit adder                                           : 5
 8-bit adder                                           : 1
# Latches                                              : 9
 1-bit latch                                           : 9
# Comparators                                          : 1
 8-bit comparator equal                                : 1
# Multiplexers                                         : 14
 1-bit 2-to-1 multiplexer                              : 12
 8-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <ModePower>.
	The following adders/subtractors are grouped into adder tree <Madd_chs_power1_Madd1> :
 	<Madd__n0052> in block <ModePower>, 	<Madd__n0053> in block <ModePower>, 	<Madd__n0055_Madd> in block <ModePower>, 	<Madd_n0032[1:0]> in block <ModePower>, 	<Madd_chs_power1_Madd> in block <ModePower>.
Unit <ModePower> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 8-bit adder                                           : 1
# Adder Trees                                          : 1
 4-bit / 6-inputs adder tree                           : 1
# Comparators                                          : 1
 8-bit comparator equal                                : 1
# Multiplexers                                         : 14
 1-bit 2-to-1 multiplexer                              : 12
 8-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <CoolHeatSystem> ...

Optimizing unit <FanSpeed> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block CoolHeatSystem, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : CoolHeatSystem.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 40
#      GND                         : 1
#      LUT2                        : 10
#      LUT3                        : 5
#      LUT4                        : 2
#      LUT5                        : 7
#      LUT6                        : 14
#      MUXF7                       : 1
# FlipFlops/Latches                : 9
#      LD                          : 9
# IO Buffers                       : 24
#      IBUF                        : 18
#      OBUF                        : 6

Device utilization summary:
---------------------------

Selected Device : 7vx330tffg1157-3 


Slice Logic Utilization: 
 Number of Slice Registers:               9  out of  408000     0%  
 Number of Slice LUTs:                   38  out of  204000     0%  
    Number used as Logic:                38  out of  204000     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     38
   Number with an unused Flip Flop:      29  out of     38    76%  
   Number with an unused LUT:             0  out of     38     0%  
   Number of fully used LUT-FF pairs:     9  out of     38    23%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                          24
 Number of bonded IOBs:                  24  out of    600     4%  

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------+------------------------+-------+
Clock Signal                                                 | Clock buffer(FF name)  | Load  |
-------------------------------------------------------------+------------------------+-------+
f1/clk_arst_OR_16_o(f1/clk_arst_OR_16_o1:O)                  | NONE(*)(f1/state_0)    | 8     |
f1/arst_state[7]_MUX_15_o(f1/Mmux_arst_state[7]_MUX_15_o12:O)| NONE(*)(f1/pwm_data1)  | 1     |
-------------------------------------------------------------+------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 1.606ns (Maximum Frequency: 622.549MHz)
   Minimum input arrival time before clock: 2.660ns
   Maximum output required time after clock: 0.609ns
   Maximum combinational path delay: 2.374ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'f1/clk_arst_OR_16_o'
  Clock period: 1.606ns (frequency: 622.549MHz)
  Total number of paths / destination ports: 60 / 8
-------------------------------------------------------------------------
Delay:               1.606ns (Levels of Logic = 3)
  Source:            f1/state_7 (LATCH)
  Destination:       f1/state_2 (LATCH)
  Source Clock:      f1/clk_arst_OR_16_o falling
  Destination Clock: f1/clk_arst_OR_16_o falling

  Data Path: f1/state_7 to f1/state_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               4   0.326   0.303  f1/state_7 (f1/state_7)
     LUT2:I1->O            2   0.043   0.554  f1/Mmux_n003881 (f1/Madd_state[7]_GND_2_o_add_4_OUT_lut<7>)
     LUT6:I0->O            2   0.043   0.293  f1/_n0051<7>1 (f1/_n0051)
     LUT6:I5->O            1   0.043   0.000  f1/Mmux_state[7]_state[7]_MUX_17_o11 (f1/state[7]_state[7]_MUX_17_o)
     LD:D                     -0.035          f1/state_7
    ----------------------------------------
    Total                      1.606ns (0.455ns logic, 1.151ns route)
                                       (28.3% logic, 71.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'f1/arst_state[7]_MUX_15_o'
  Clock period: 0.716ns (frequency: 1395.673MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               0.716ns (Levels of Logic = 1)
  Source:            f1/pwm_data1 (LATCH)
  Destination:       f1/pwm_data1 (LATCH)
  Source Clock:      f1/arst_state[7]_MUX_15_o falling
  Destination Clock: f1/arst_state[7]_MUX_15_o falling

  Data Path: f1/pwm_data1 to f1/pwm_data1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.326   0.347  f1/pwm_data1 (f1/pwm_data1)
     LUT3:I1->O            1   0.043   0.000  f1/Mmux_pwm_data1_pwm_data1_MUX_13_o11 (f1/pwm_data1_pwm_data1_MUX_13_o)
     LD:D                     -0.035          f1/pwm_data1
    ----------------------------------------
    Total                      0.716ns (0.369ns logic, 0.347ns route)
                                       (51.5% logic, 48.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'f1/clk_arst_OR_16_o'
  Total number of paths / destination ports: 35 / 8
-------------------------------------------------------------------------
Offset:              1.422ns (Levels of Logic = 4)
  Source:            arst (PAD)
  Destination:       f1/state_2 (LATCH)
  Destination Clock: f1/clk_arst_OR_16_o falling

  Data Path: arst to f1/state_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            24   0.000   0.446  arst_IBUF (arst_IBUF)
     LUT2:I0->O            2   0.043   0.554  f1/Mmux_n003881 (f1/Madd_state[7]_GND_2_o_add_4_OUT_lut<7>)
     LUT6:I0->O            2   0.043   0.293  f1/_n0051<7>1 (f1/_n0051)
     LUT6:I5->O            1   0.043   0.000  f1/Mmux_state[7]_state[7]_MUX_17_o11 (f1/state[7]_state[7]_MUX_17_o)
     LD:D                     -0.035          f1/state_7
    ----------------------------------------
    Total                      1.422ns (0.129ns logic, 1.293ns route)
                                       (9.1% logic, 90.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'f1/arst_state[7]_MUX_15_o'
  Total number of paths / destination ports: 23 / 1
-------------------------------------------------------------------------
Offset:              2.660ns (Levels of Logic = 6)
  Source:            arst (PAD)
  Destination:       f1/pwm_data1 (LATCH)
  Destination Clock: f1/arst_state[7]_MUX_15_o falling

  Data Path: arst to f1/pwm_data1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            24   0.000   0.446  arst_IBUF (arst_IBUF)
     LUT2:I0->O            3   0.043   0.560  f1/Mmux_n003851 (f1/Madd_state[7]_GND_2_o_add_4_OUT_lut<4>)
     LUT6:I0->O            1   0.043   0.456  f1/Mmux_arst_state[7]_MUX_15_o116 (f1/Mmux_arst_state[7]_MUX_15_o116)
     LUT5:I1->O            1   0.043   0.550  f1/Mmux_arst_state[7]_MUX_15_o117_SW0 (N5)
     LUT6:I0->O            2   0.043   0.433  f1/Mmux_arst_state[7]_MUX_15_o117 (f1/Mmux_arst_state[7]_MUX_15_o11)
     LUT3:I0->O            1   0.043   0.000  f1/Mmux_pwm_data1_pwm_data1_MUX_13_o11 (f1/pwm_data1_pwm_data1_MUX_13_o)
     LD:D                     -0.035          f1/pwm_data1
    ----------------------------------------
    Total                      2.660ns (0.215ns logic, 2.445ns route)
                                       (8.1% logic, 91.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'f1/arst_state[7]_MUX_15_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.609ns (Levels of Logic = 1)
  Source:            f1/pwm_data1 (LATCH)
  Destination:       pwm_data (PAD)
  Source Clock:      f1/arst_state[7]_MUX_15_o falling

  Data Path: f1/pwm_data1 to pwm_data
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.326   0.283  f1/pwm_data1 (f1/pwm_data1)
     OBUF:I->O                 0.000          pwm_data_OBUF (pwm_data)
    ----------------------------------------
    Total                      0.609ns (0.326ns logic, 0.283ns route)
                                       (53.5% logic, 46.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 98 / 5
-------------------------------------------------------------------------
Delay:               2.374ns (Levels of Logic = 6)
  Source:            chs_conf<5> (PAD)
  Destination:       chs_power<3> (PAD)

  Data Path: chs_conf<5> to chs_power<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.000   0.438  chs_conf_5_IBUF (chs_conf_5_IBUF)
     LUT3:I0->O            3   0.043   0.552  ADDERTREE_INTERNAL_Madd_xor<0>11 (ADDERTREE_INTERNAL_Madd_0)
     LUT5:I0->O            3   0.043   0.466  ADDERTREE_INTERNAL_Madd42 (ADDERTREE_INTERNAL_Madd4)
     LUT5:I1->O            3   0.043   0.466  ADDERTREE_INTERNAL_Madd4_lut<0>11 (ADDERTREE_INTERNAL_Madd4_lut<0>1)
     LUT5:I1->O            1   0.043   0.279  ADDERTREE_INTERNAL_Madd4_cy<0>31 (chs_power_3_OBUF)
     OBUF:I->O                 0.000          chs_power_3_OBUF (chs_power<3>)
    ----------------------------------------
    Total                      2.374ns (0.172ns logic, 2.202ns route)
                                       (7.2% logic, 92.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock f1/arst_state[7]_MUX_15_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
f1/arst_state[7]_MUX_15_o|         |         |    0.716|         |
f1/clk_arst_OR_16_o      |         |         |    2.848|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock f1/clk_arst_OR_16_o
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
f1/clk_arst_OR_16_o|         |         |    1.606|         |
-------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.46 secs
 
--> 

Total memory usage is 4689048 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    9 (   0 filtered)
Number of infos    :    1 (   0 filtered)

