
*** Running vivado
    with args -log inToOut.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source inToOut.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sun Nov 17 16:02:39 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source inToOut.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 628.781 ; gain = 200.098
Command: read_checkpoint -auto_incremental -incremental C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/utils_1/imports/synth_1/outTest.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/utils_1/imports/synth_1/outTest.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top inToOut -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Device 21-9227] Part: xc7s50csga324-1 does not have CEAM library.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 61140
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1486.996 ; gain = 449.586
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'pwmOut', assumed default net type 'wire' [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/sources_1/new/inToOut.v:33]
INFO: [Synth 8-6157] synthesizing module 'inToOut' [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/sources_1/new/inToOut.v:3]
INFO: [Synth 8-6157] synthesizing module 'pdmIN' [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/sources_1/new/pdmIN.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Xilinx/Vivado/EE415/project_1/project_1.runs/synth_1/.Xil/Vivado-51756-Marlofst/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [C:/Xilinx/Vivado/EE415/project_1/project_1.runs/synth_1/.Xil/Vivado-51756-Marlofst/realtime/clk_wiz_0_stub.v:6]
WARNING: [Synth 8-7071] port 'locked' of module 'clk_wiz_0' is unconnected for instance 'clkwizInst' [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/sources_1/new/pdmIN.v:23]
WARNING: [Synth 8-7023] instance 'clkwizInst' of module 'clk_wiz_0' has 4 connections declared, but only 3 given [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/sources_1/new/pdmIN.v:23]
INFO: [Synth 8-6157] synthesizing module 'CIC' [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/sources_1/new/CIC.v:4]
INFO: [Synth 8-6155] done synthesizing module 'CIC' (0#1) [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/sources_1/new/CIC.v:4]
INFO: [Synth 8-6155] done synthesizing module 'pdmIN' (0#1) [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/sources_1/new/pdmIN.v:3]
WARNING: [Synth 8-689] width (32) of port connection 'pcm' does not match port width (8) of module 'pdmIN' [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/sources_1/new/inToOut.v:24]
INFO: [Synth 8-6157] synthesizing module 'pcmToPWM' [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/sources_1/new/pcmToPWM.v:3]
INFO: [Synth 8-6155] done synthesizing module 'pcmToPWM' (0#1) [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/sources_1/new/pcmToPWM.v:3]
WARNING: [Synth 8-689] width (32) of port connection 'pcmData' does not match port width (8) of module 'pcmToPWM' [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/sources_1/new/inToOut.v:31]
INFO: [Synth 8-6155] done synthesizing module 'inToOut' (0#1) [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/sources_1/new/inToOut.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1597.609 ; gain = 560.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1597.609 ; gain = 560.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1597.609 ; gain = 560.199
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1597.609 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Xilinx/Vivado/EE415/project_1/project_1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'pdmIN_inst/clkwizInst'
Finished Parsing XDC File [c:/Xilinx/Vivado/EE415/project_1/project_1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'pdmIN_inst/clkwizInst'
Parsing XDC File [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/constrs_1/imports/Downloads/Urbana.xdc]
WARNING: [Vivado 12-584] No ports matched 'SW[0]'. [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/constrs_1/imports/Downloads/Urbana.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'SW[1]'. [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/constrs_1/imports/Downloads/Urbana.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'SW[2]'. [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/constrs_1/imports/Downloads/Urbana.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'SW[3]'. [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/constrs_1/imports/Downloads/Urbana.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'SW[4]'. [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/constrs_1/imports/Downloads/Urbana.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'SW[5]'. [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/constrs_1/imports/Downloads/Urbana.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'SW[6]'. [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/constrs_1/imports/Downloads/Urbana.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'SW[7]'. [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/constrs_1/imports/Downloads/Urbana.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'SW[8]'. [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/constrs_1/imports/Downloads/Urbana.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'SW[9]'. [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/constrs_1/imports/Downloads/Urbana.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'SW[10]'. [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/constrs_1/imports/Downloads/Urbana.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'SW[11]'. [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/constrs_1/imports/Downloads/Urbana.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'SW[12]'. [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/constrs_1/imports/Downloads/Urbana.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'SW[13]'. [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/constrs_1/imports/Downloads/Urbana.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'SW[14]'. [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/constrs_1/imports/Downloads/Urbana.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'SW[15]'. [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/constrs_1/imports/Downloads/Urbana.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/constrs_1/imports/Downloads/Urbana.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/constrs_1/imports/Downloads/Urbana.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/constrs_1/imports/Downloads/Urbana.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/constrs_1/imports/Downloads/Urbana.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/constrs_1/imports/Downloads/Urbana.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'LED[5]'. [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/constrs_1/imports/Downloads/Urbana.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/constrs_1/imports/Downloads/Urbana.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'LED[7]'. [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/constrs_1/imports/Downloads/Urbana.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'LED[8]'. [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/constrs_1/imports/Downloads/Urbana.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'LED[9]'. [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/constrs_1/imports/Downloads/Urbana.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'LED[10]'. [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/constrs_1/imports/Downloads/Urbana.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'LED[11]'. [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/constrs_1/imports/Downloads/Urbana.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'LED[12]'. [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/constrs_1/imports/Downloads/Urbana.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'LED[13]'. [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/constrs_1/imports/Downloads/Urbana.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'LED[14]'. [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/constrs_1/imports/Downloads/Urbana.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'LED[15]'. [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/constrs_1/imports/Downloads/Urbana.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'BTN[0]'. [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/constrs_1/imports/Downloads/Urbana.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'BTN[1]'. [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/constrs_1/imports/Downloads/Urbana.xdc:49]
WARNING: [Vivado 12-584] No ports matched 'BTN[2]'. [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/constrs_1/imports/Downloads/Urbana.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'BTN[3]'. [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/constrs_1/imports/Downloads/Urbana.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'RGB0[0]'. [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/constrs_1/imports/Downloads/Urbana.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'RGB0[1]'. [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/constrs_1/imports/Downloads/Urbana.xdc:55]
WARNING: [Vivado 12-584] No ports matched 'RGB0[2]'. [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/constrs_1/imports/Downloads/Urbana.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'RGB1[0]'. [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/constrs_1/imports/Downloads/Urbana.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'RGB1[1]'. [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/constrs_1/imports/Downloads/Urbana.xdc:58]
WARNING: [Vivado 12-584] No ports matched 'RGB1[2]'. [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/constrs_1/imports/Downloads/Urbana.xdc:59]
WARNING: [Vivado 12-584] No ports matched 'D0_AN[0]'. [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/constrs_1/imports/Downloads/Urbana.xdc:62]
WARNING: [Vivado 12-584] No ports matched 'D0_AN[1]'. [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/constrs_1/imports/Downloads/Urbana.xdc:63]
WARNING: [Vivado 12-584] No ports matched 'D0_AN[2]'. [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/constrs_1/imports/Downloads/Urbana.xdc:64]
WARNING: [Vivado 12-584] No ports matched 'D0_AN[3]'. [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/constrs_1/imports/Downloads/Urbana.xdc:65]
WARNING: [Vivado 12-584] No ports matched 'D0_SEG[0]'. [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/constrs_1/imports/Downloads/Urbana.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'D0_SEG[1]'. [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/constrs_1/imports/Downloads/Urbana.xdc:67]
WARNING: [Vivado 12-584] No ports matched 'D0_SEG[2]'. [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/constrs_1/imports/Downloads/Urbana.xdc:68]
WARNING: [Vivado 12-584] No ports matched 'D0_SEG[3]'. [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/constrs_1/imports/Downloads/Urbana.xdc:69]
WARNING: [Vivado 12-584] No ports matched 'D0_SEG[4]'. [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/constrs_1/imports/Downloads/Urbana.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'D0_SEG[5]'. [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/constrs_1/imports/Downloads/Urbana.xdc:71]
WARNING: [Vivado 12-584] No ports matched 'D0_SEG[6]'. [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/constrs_1/imports/Downloads/Urbana.xdc:72]
WARNING: [Vivado 12-584] No ports matched 'D0_SEG[7]'. [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/constrs_1/imports/Downloads/Urbana.xdc:73]
WARNING: [Vivado 12-584] No ports matched 'D1_AN[0]'. [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/constrs_1/imports/Downloads/Urbana.xdc:76]
WARNING: [Vivado 12-584] No ports matched 'D1_AN[1]'. [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/constrs_1/imports/Downloads/Urbana.xdc:77]
WARNING: [Vivado 12-584] No ports matched 'D1_AN[2]'. [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/constrs_1/imports/Downloads/Urbana.xdc:78]
WARNING: [Vivado 12-584] No ports matched 'D1_AN[3]'. [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/constrs_1/imports/Downloads/Urbana.xdc:79]
WARNING: [Vivado 12-584] No ports matched 'D1_SEG[0]'. [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/constrs_1/imports/Downloads/Urbana.xdc:80]
WARNING: [Vivado 12-584] No ports matched 'D1_SEG[1]'. [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/constrs_1/imports/Downloads/Urbana.xdc:81]
WARNING: [Vivado 12-584] No ports matched 'D1_SEG[2]'. [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/constrs_1/imports/Downloads/Urbana.xdc:82]
WARNING: [Vivado 12-584] No ports matched 'D1_SEG[3]'. [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/constrs_1/imports/Downloads/Urbana.xdc:83]
WARNING: [Vivado 12-584] No ports matched 'D1_SEG[4]'. [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/constrs_1/imports/Downloads/Urbana.xdc:84]
WARNING: [Vivado 12-584] No ports matched 'D1_SEG[5]'. [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/constrs_1/imports/Downloads/Urbana.xdc:85]
WARNING: [Vivado 12-584] No ports matched 'D1_SEG[6]'. [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/constrs_1/imports/Downloads/Urbana.xdc:86]
WARNING: [Vivado 12-584] No ports matched 'D1_SEG[7]'. [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/constrs_1/imports/Downloads/Urbana.xdc:87]
WARNING: [Vivado 12-584] No ports matched 'HDMI_D_P[0]'. [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/constrs_1/imports/Downloads/Urbana.xdc:90]
WARNING: [Vivado 12-584] No ports matched 'HDMI_D_N[0]'. [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/constrs_1/imports/Downloads/Urbana.xdc:91]
WARNING: [Vivado 12-584] No ports matched 'HDMI_D_P[1]'. [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/constrs_1/imports/Downloads/Urbana.xdc:92]
WARNING: [Vivado 12-584] No ports matched 'HDMI_D_N[1]'. [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/constrs_1/imports/Downloads/Urbana.xdc:93]
WARNING: [Vivado 12-584] No ports matched 'HDMI_D_P[2]'. [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/constrs_1/imports/Downloads/Urbana.xdc:94]
WARNING: [Vivado 12-584] No ports matched 'HDMI_D_N[2]'. [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/constrs_1/imports/Downloads/Urbana.xdc:95]
WARNING: [Vivado 12-584] No ports matched 'HDMI_CLK_P'. [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/constrs_1/imports/Downloads/Urbana.xdc:96]
WARNING: [Vivado 12-584] No ports matched 'HDMI_CLK_N'. [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/constrs_1/imports/Downloads/Urbana.xdc:97]
WARNING: [Vivado 12-584] No ports matched 'HDMI_CEC_IN'. [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/constrs_1/imports/Downloads/Urbana.xdc:98]
WARNING: [Vivado 12-584] No ports matched 'HDMI_HPD'. [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/constrs_1/imports/Downloads/Urbana.xdc:99]
WARNING: [Vivado 12-584] No ports matched 'HDMI_I2C_SCL'. [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/constrs_1/imports/Downloads/Urbana.xdc:100]
WARNING: [Vivado 12-584] No ports matched 'HDMI_I2C-SDA'. [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/constrs_1/imports/Downloads/Urbana.xdc:101]
WARNING: [Vivado 12-584] No ports matched 'USB_SPI_MISO'. [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/constrs_1/imports/Downloads/Urbana.xdc:104]
WARNING: [Vivado 12-584] No ports matched 'USB_SPI_MOSI'. [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/constrs_1/imports/Downloads/Urbana.xdc:105]
WARNING: [Vivado 12-584] No ports matched 'USB_SPI_CCLK'. [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/constrs_1/imports/Downloads/Urbana.xdc:106]
WARNING: [Vivado 12-584] No ports matched 'USB_SS_B'. [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/constrs_1/imports/Downloads/Urbana.xdc:107]
WARNING: [Vivado 12-584] No ports matched 'USB_RESET_B'. [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/constrs_1/imports/Downloads/Urbana.xdc:108]
WARNING: [Vivado 12-584] No ports matched 'USB_INT'. [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/constrs_1/imports/Downloads/Urbana.xdc:109]
WARNING: [Vivado 12-584] No ports matched 'SD_DQ0'. [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/constrs_1/imports/Downloads/Urbana.xdc:112]
WARNING: [Vivado 12-584] No ports matched 'SD_DQ1'. [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/constrs_1/imports/Downloads/Urbana.xdc:113]
WARNING: [Vivado 12-584] No ports matched 'SD_DQ2'. [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/constrs_1/imports/Downloads/Urbana.xdc:114]
WARNING: [Vivado 12-584] No ports matched 'SD_DQ3'. [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/constrs_1/imports/Downloads/Urbana.xdc:115]
WARNING: [Vivado 12-584] No ports matched 'SD_CMD'. [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/constrs_1/imports/Downloads/Urbana.xdc:116]
WARNING: [Vivado 12-584] No ports matched 'SD_CLK'. [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/constrs_1/imports/Downloads/Urbana.xdc:117]
WARNING: [Vivado 12-584] No ports matched 'SD_CD_N'. [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/constrs_1/imports/Downloads/Urbana.xdc:118]
WARNING: [Vivado 12-584] No ports matched 'AD1_P'. [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/constrs_1/imports/Downloads/Urbana.xdc:129]
WARNING: [Vivado 12-584] No ports matched 'AD1_N'. [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/constrs_1/imports/Downloads/Urbana.xdc:130]
WARNING: [Vivado 12-584] No ports matched 'AD15_P'. [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/constrs_1/imports/Downloads/Urbana.xdc:131]
WARNING: [Vivado 12-584] No ports matched 'AD15_N'. [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/constrs_1/imports/Downloads/Urbana.xdc:132]
WARNING: [Vivado 12-584] No ports matched 'SEL_JOYSTICK'. [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/constrs_1/imports/Downloads/Urbana.xdc:133]
WARNING: [Vivado 12-584] No ports matched 'BLE_UART_TXD'. [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/constrs_1/imports/Downloads/Urbana.xdc:136]
WARNING: [Vivado 12-584] No ports matched 'BLE_UART_RXD'. [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/constrs_1/imports/Downloads/Urbana.xdc:137]
WARNING: [Vivado 12-584] No ports matched 'BLE_UART_RTS'. [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/constrs_1/imports/Downloads/Urbana.xdc:138]
WARNING: [Vivado 12-584] No ports matched 'BLE_UART_CTS'. [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/constrs_1/imports/Downloads/Urbana.xdc:139]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/constrs_1/imports/Downloads/Urbana.xdc:139]
CRITICAL WARNING: [Common 17-163] Missing value for option 'objects', please type 'set_property -help' for usage info. [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/constrs_1/imports/Downloads/Urbana.xdc:463]
Finished Parsing XDC File [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/constrs_1/imports/Downloads/Urbana.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/constrs_1/imports/Downloads/Urbana.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/inToOut_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/EE415/project_1/project_1.srcs/constrs_1/imports/Downloads/Urbana.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/inToOut_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/inToOut_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1697.762 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1697.762 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1697.762 ; gain = 660.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1697.762 ; gain = 660.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK_100MHZ. (constraint file  c:/Xilinx/Vivado/EE415/project_1/project_1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK_100MHZ. (constraint file  c:/Xilinx/Vivado/EE415/project_1/project_1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for pdmIN_inst/clkwizInst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1697.762 ; gain = 660.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1697.762 ; gain = 660.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   3 Input   12 Bit       Adders := 5     
	   2 Input    8 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 11    
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1697.762 ; gain = 660.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1697.762 ; gain = 660.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1697.762 ; gain = 660.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1697.762 ; gain = 660.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1697.762 ; gain = 660.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1697.762 ; gain = 660.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1697.762 ; gain = 660.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1697.762 ; gain = 660.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1697.762 ; gain = 660.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1697.762 ; gain = 660.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |clk_wiz |     1|
|2     |CARRY4  |    37|
|3     |LUT1    |     4|
|4     |LUT2    |   113|
|5     |LUT3    |     7|
|6     |LUT4    |    11|
|7     |LUT5    |     2|
|8     |LUT6    |     2|
|9     |FDRE    |   222|
|10    |IBUF    |     2|
|11    |OBUF    |     3|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1697.762 ; gain = 660.352
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 1697.762 ; gain = 560.199
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1697.762 ; gain = 660.352
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1697.762 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 37 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1697.762 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 223a6ded
INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 106 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1697.762 ; gain = 1056.984
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1697.762 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/Vivado/EE415/project_1/project_1.runs/synth_1/inToOut.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file inToOut_utilization_synth.rpt -pb inToOut_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Nov 17 16:03:17 2024...
