
adc_dma_data_acquisition.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000093d8  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000069c  08009578  08009578  0000a578  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009c14  08009c14  0000b214  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009c14  08009c14  0000ac14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009c1c  08009c1c  0000b214  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009c1c  08009c1c  0000ac1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009c20  08009c20  0000ac20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000214  20000000  08009c24  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000420  20000214  08009e38  0000b214  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000634  08009e38  0000b634  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b214  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011343  00000000  00000000  0000b244  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002de6  00000000  00000000  0001c587  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000fb0  00000000  00000000  0001f370  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c19  00000000  00000000  00020320  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000198c4  00000000  00000000  00020f39  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000138fb  00000000  00000000  0003a7fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009cd17  00000000  00000000  0004e0f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000eae0f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000052ec  00000000  00000000  000eae54  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007d  00000000  00000000  000f0140  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000214 	.word	0x20000214
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08009560 	.word	0x08009560

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000218 	.word	0x20000218
 80001dc:	08009560 	.word	0x08009560

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <strlen>:
 80002a0:	4603      	mov	r3, r0
 80002a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d1fb      	bne.n	80002a2 <strlen+0x2>
 80002aa:	1a18      	subs	r0, r3, r0
 80002ac:	3801      	subs	r0, #1
 80002ae:	4770      	bx	lr

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	@ 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_uldivmod>:
 8000bd8:	b953      	cbnz	r3, 8000bf0 <__aeabi_uldivmod+0x18>
 8000bda:	b94a      	cbnz	r2, 8000bf0 <__aeabi_uldivmod+0x18>
 8000bdc:	2900      	cmp	r1, #0
 8000bde:	bf08      	it	eq
 8000be0:	2800      	cmpeq	r0, #0
 8000be2:	bf1c      	itt	ne
 8000be4:	f04f 31ff 	movne.w	r1, #4294967295
 8000be8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bec:	f000 b988 	b.w	8000f00 <__aeabi_idiv0>
 8000bf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bf8:	f000 f806 	bl	8000c08 <__udivmoddi4>
 8000bfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c04:	b004      	add	sp, #16
 8000c06:	4770      	bx	lr

08000c08 <__udivmoddi4>:
 8000c08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c0c:	9d08      	ldr	r5, [sp, #32]
 8000c0e:	468e      	mov	lr, r1
 8000c10:	4604      	mov	r4, r0
 8000c12:	4688      	mov	r8, r1
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d14a      	bne.n	8000cae <__udivmoddi4+0xa6>
 8000c18:	428a      	cmp	r2, r1
 8000c1a:	4617      	mov	r7, r2
 8000c1c:	d962      	bls.n	8000ce4 <__udivmoddi4+0xdc>
 8000c1e:	fab2 f682 	clz	r6, r2
 8000c22:	b14e      	cbz	r6, 8000c38 <__udivmoddi4+0x30>
 8000c24:	f1c6 0320 	rsb	r3, r6, #32
 8000c28:	fa01 f806 	lsl.w	r8, r1, r6
 8000c2c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c30:	40b7      	lsls	r7, r6
 8000c32:	ea43 0808 	orr.w	r8, r3, r8
 8000c36:	40b4      	lsls	r4, r6
 8000c38:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c3c:	fa1f fc87 	uxth.w	ip, r7
 8000c40:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c44:	0c23      	lsrs	r3, r4, #16
 8000c46:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c4a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c4e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c52:	429a      	cmp	r2, r3
 8000c54:	d909      	bls.n	8000c6a <__udivmoddi4+0x62>
 8000c56:	18fb      	adds	r3, r7, r3
 8000c58:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c5c:	f080 80ea 	bcs.w	8000e34 <__udivmoddi4+0x22c>
 8000c60:	429a      	cmp	r2, r3
 8000c62:	f240 80e7 	bls.w	8000e34 <__udivmoddi4+0x22c>
 8000c66:	3902      	subs	r1, #2
 8000c68:	443b      	add	r3, r7
 8000c6a:	1a9a      	subs	r2, r3, r2
 8000c6c:	b2a3      	uxth	r3, r4
 8000c6e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c72:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c76:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c7a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c7e:	459c      	cmp	ip, r3
 8000c80:	d909      	bls.n	8000c96 <__udivmoddi4+0x8e>
 8000c82:	18fb      	adds	r3, r7, r3
 8000c84:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c88:	f080 80d6 	bcs.w	8000e38 <__udivmoddi4+0x230>
 8000c8c:	459c      	cmp	ip, r3
 8000c8e:	f240 80d3 	bls.w	8000e38 <__udivmoddi4+0x230>
 8000c92:	443b      	add	r3, r7
 8000c94:	3802      	subs	r0, #2
 8000c96:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c9a:	eba3 030c 	sub.w	r3, r3, ip
 8000c9e:	2100      	movs	r1, #0
 8000ca0:	b11d      	cbz	r5, 8000caa <__udivmoddi4+0xa2>
 8000ca2:	40f3      	lsrs	r3, r6
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	e9c5 3200 	strd	r3, r2, [r5]
 8000caa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cae:	428b      	cmp	r3, r1
 8000cb0:	d905      	bls.n	8000cbe <__udivmoddi4+0xb6>
 8000cb2:	b10d      	cbz	r5, 8000cb8 <__udivmoddi4+0xb0>
 8000cb4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cb8:	2100      	movs	r1, #0
 8000cba:	4608      	mov	r0, r1
 8000cbc:	e7f5      	b.n	8000caa <__udivmoddi4+0xa2>
 8000cbe:	fab3 f183 	clz	r1, r3
 8000cc2:	2900      	cmp	r1, #0
 8000cc4:	d146      	bne.n	8000d54 <__udivmoddi4+0x14c>
 8000cc6:	4573      	cmp	r3, lr
 8000cc8:	d302      	bcc.n	8000cd0 <__udivmoddi4+0xc8>
 8000cca:	4282      	cmp	r2, r0
 8000ccc:	f200 8105 	bhi.w	8000eda <__udivmoddi4+0x2d2>
 8000cd0:	1a84      	subs	r4, r0, r2
 8000cd2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cd6:	2001      	movs	r0, #1
 8000cd8:	4690      	mov	r8, r2
 8000cda:	2d00      	cmp	r5, #0
 8000cdc:	d0e5      	beq.n	8000caa <__udivmoddi4+0xa2>
 8000cde:	e9c5 4800 	strd	r4, r8, [r5]
 8000ce2:	e7e2      	b.n	8000caa <__udivmoddi4+0xa2>
 8000ce4:	2a00      	cmp	r2, #0
 8000ce6:	f000 8090 	beq.w	8000e0a <__udivmoddi4+0x202>
 8000cea:	fab2 f682 	clz	r6, r2
 8000cee:	2e00      	cmp	r6, #0
 8000cf0:	f040 80a4 	bne.w	8000e3c <__udivmoddi4+0x234>
 8000cf4:	1a8a      	subs	r2, r1, r2
 8000cf6:	0c03      	lsrs	r3, r0, #16
 8000cf8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cfc:	b280      	uxth	r0, r0
 8000cfe:	b2bc      	uxth	r4, r7
 8000d00:	2101      	movs	r1, #1
 8000d02:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d06:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d0a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d0e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d12:	429a      	cmp	r2, r3
 8000d14:	d907      	bls.n	8000d26 <__udivmoddi4+0x11e>
 8000d16:	18fb      	adds	r3, r7, r3
 8000d18:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d1c:	d202      	bcs.n	8000d24 <__udivmoddi4+0x11c>
 8000d1e:	429a      	cmp	r2, r3
 8000d20:	f200 80e0 	bhi.w	8000ee4 <__udivmoddi4+0x2dc>
 8000d24:	46c4      	mov	ip, r8
 8000d26:	1a9b      	subs	r3, r3, r2
 8000d28:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d2c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d30:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d34:	fb02 f404 	mul.w	r4, r2, r4
 8000d38:	429c      	cmp	r4, r3
 8000d3a:	d907      	bls.n	8000d4c <__udivmoddi4+0x144>
 8000d3c:	18fb      	adds	r3, r7, r3
 8000d3e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d42:	d202      	bcs.n	8000d4a <__udivmoddi4+0x142>
 8000d44:	429c      	cmp	r4, r3
 8000d46:	f200 80ca 	bhi.w	8000ede <__udivmoddi4+0x2d6>
 8000d4a:	4602      	mov	r2, r0
 8000d4c:	1b1b      	subs	r3, r3, r4
 8000d4e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d52:	e7a5      	b.n	8000ca0 <__udivmoddi4+0x98>
 8000d54:	f1c1 0620 	rsb	r6, r1, #32
 8000d58:	408b      	lsls	r3, r1
 8000d5a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d5e:	431f      	orrs	r7, r3
 8000d60:	fa0e f401 	lsl.w	r4, lr, r1
 8000d64:	fa20 f306 	lsr.w	r3, r0, r6
 8000d68:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d6c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d70:	4323      	orrs	r3, r4
 8000d72:	fa00 f801 	lsl.w	r8, r0, r1
 8000d76:	fa1f fc87 	uxth.w	ip, r7
 8000d7a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d7e:	0c1c      	lsrs	r4, r3, #16
 8000d80:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d84:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d88:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d8c:	45a6      	cmp	lr, r4
 8000d8e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d92:	d909      	bls.n	8000da8 <__udivmoddi4+0x1a0>
 8000d94:	193c      	adds	r4, r7, r4
 8000d96:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d9a:	f080 809c 	bcs.w	8000ed6 <__udivmoddi4+0x2ce>
 8000d9e:	45a6      	cmp	lr, r4
 8000da0:	f240 8099 	bls.w	8000ed6 <__udivmoddi4+0x2ce>
 8000da4:	3802      	subs	r0, #2
 8000da6:	443c      	add	r4, r7
 8000da8:	eba4 040e 	sub.w	r4, r4, lr
 8000dac:	fa1f fe83 	uxth.w	lr, r3
 8000db0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000db4:	fb09 4413 	mls	r4, r9, r3, r4
 8000db8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000dbc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dc0:	45a4      	cmp	ip, r4
 8000dc2:	d908      	bls.n	8000dd6 <__udivmoddi4+0x1ce>
 8000dc4:	193c      	adds	r4, r7, r4
 8000dc6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dca:	f080 8082 	bcs.w	8000ed2 <__udivmoddi4+0x2ca>
 8000dce:	45a4      	cmp	ip, r4
 8000dd0:	d97f      	bls.n	8000ed2 <__udivmoddi4+0x2ca>
 8000dd2:	3b02      	subs	r3, #2
 8000dd4:	443c      	add	r4, r7
 8000dd6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dda:	eba4 040c 	sub.w	r4, r4, ip
 8000dde:	fba0 ec02 	umull	lr, ip, r0, r2
 8000de2:	4564      	cmp	r4, ip
 8000de4:	4673      	mov	r3, lr
 8000de6:	46e1      	mov	r9, ip
 8000de8:	d362      	bcc.n	8000eb0 <__udivmoddi4+0x2a8>
 8000dea:	d05f      	beq.n	8000eac <__udivmoddi4+0x2a4>
 8000dec:	b15d      	cbz	r5, 8000e06 <__udivmoddi4+0x1fe>
 8000dee:	ebb8 0203 	subs.w	r2, r8, r3
 8000df2:	eb64 0409 	sbc.w	r4, r4, r9
 8000df6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dfa:	fa22 f301 	lsr.w	r3, r2, r1
 8000dfe:	431e      	orrs	r6, r3
 8000e00:	40cc      	lsrs	r4, r1
 8000e02:	e9c5 6400 	strd	r6, r4, [r5]
 8000e06:	2100      	movs	r1, #0
 8000e08:	e74f      	b.n	8000caa <__udivmoddi4+0xa2>
 8000e0a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e0e:	0c01      	lsrs	r1, r0, #16
 8000e10:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e14:	b280      	uxth	r0, r0
 8000e16:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e1a:	463b      	mov	r3, r7
 8000e1c:	4638      	mov	r0, r7
 8000e1e:	463c      	mov	r4, r7
 8000e20:	46b8      	mov	r8, r7
 8000e22:	46be      	mov	lr, r7
 8000e24:	2620      	movs	r6, #32
 8000e26:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e2a:	eba2 0208 	sub.w	r2, r2, r8
 8000e2e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e32:	e766      	b.n	8000d02 <__udivmoddi4+0xfa>
 8000e34:	4601      	mov	r1, r0
 8000e36:	e718      	b.n	8000c6a <__udivmoddi4+0x62>
 8000e38:	4610      	mov	r0, r2
 8000e3a:	e72c      	b.n	8000c96 <__udivmoddi4+0x8e>
 8000e3c:	f1c6 0220 	rsb	r2, r6, #32
 8000e40:	fa2e f302 	lsr.w	r3, lr, r2
 8000e44:	40b7      	lsls	r7, r6
 8000e46:	40b1      	lsls	r1, r6
 8000e48:	fa20 f202 	lsr.w	r2, r0, r2
 8000e4c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e50:	430a      	orrs	r2, r1
 8000e52:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e56:	b2bc      	uxth	r4, r7
 8000e58:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e5c:	0c11      	lsrs	r1, r2, #16
 8000e5e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e62:	fb08 f904 	mul.w	r9, r8, r4
 8000e66:	40b0      	lsls	r0, r6
 8000e68:	4589      	cmp	r9, r1
 8000e6a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e6e:	b280      	uxth	r0, r0
 8000e70:	d93e      	bls.n	8000ef0 <__udivmoddi4+0x2e8>
 8000e72:	1879      	adds	r1, r7, r1
 8000e74:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e78:	d201      	bcs.n	8000e7e <__udivmoddi4+0x276>
 8000e7a:	4589      	cmp	r9, r1
 8000e7c:	d81f      	bhi.n	8000ebe <__udivmoddi4+0x2b6>
 8000e7e:	eba1 0109 	sub.w	r1, r1, r9
 8000e82:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e86:	fb09 f804 	mul.w	r8, r9, r4
 8000e8a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e8e:	b292      	uxth	r2, r2
 8000e90:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e94:	4542      	cmp	r2, r8
 8000e96:	d229      	bcs.n	8000eec <__udivmoddi4+0x2e4>
 8000e98:	18ba      	adds	r2, r7, r2
 8000e9a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e9e:	d2c4      	bcs.n	8000e2a <__udivmoddi4+0x222>
 8000ea0:	4542      	cmp	r2, r8
 8000ea2:	d2c2      	bcs.n	8000e2a <__udivmoddi4+0x222>
 8000ea4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ea8:	443a      	add	r2, r7
 8000eaa:	e7be      	b.n	8000e2a <__udivmoddi4+0x222>
 8000eac:	45f0      	cmp	r8, lr
 8000eae:	d29d      	bcs.n	8000dec <__udivmoddi4+0x1e4>
 8000eb0:	ebbe 0302 	subs.w	r3, lr, r2
 8000eb4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000eb8:	3801      	subs	r0, #1
 8000eba:	46e1      	mov	r9, ip
 8000ebc:	e796      	b.n	8000dec <__udivmoddi4+0x1e4>
 8000ebe:	eba7 0909 	sub.w	r9, r7, r9
 8000ec2:	4449      	add	r1, r9
 8000ec4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ec8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ecc:	fb09 f804 	mul.w	r8, r9, r4
 8000ed0:	e7db      	b.n	8000e8a <__udivmoddi4+0x282>
 8000ed2:	4673      	mov	r3, lr
 8000ed4:	e77f      	b.n	8000dd6 <__udivmoddi4+0x1ce>
 8000ed6:	4650      	mov	r0, sl
 8000ed8:	e766      	b.n	8000da8 <__udivmoddi4+0x1a0>
 8000eda:	4608      	mov	r0, r1
 8000edc:	e6fd      	b.n	8000cda <__udivmoddi4+0xd2>
 8000ede:	443b      	add	r3, r7
 8000ee0:	3a02      	subs	r2, #2
 8000ee2:	e733      	b.n	8000d4c <__udivmoddi4+0x144>
 8000ee4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ee8:	443b      	add	r3, r7
 8000eea:	e71c      	b.n	8000d26 <__udivmoddi4+0x11e>
 8000eec:	4649      	mov	r1, r9
 8000eee:	e79c      	b.n	8000e2a <__udivmoddi4+0x222>
 8000ef0:	eba1 0109 	sub.w	r1, r1, r9
 8000ef4:	46c4      	mov	ip, r8
 8000ef6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000efa:	fb09 f804 	mul.w	r8, r9, r4
 8000efe:	e7c4      	b.n	8000e8a <__udivmoddi4+0x282>

08000f00 <__aeabi_idiv0>:
 8000f00:	4770      	bx	lr
 8000f02:	bf00      	nop

08000f04 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b084      	sub	sp, #16
 8000f08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000f0a:	463b      	mov	r3, r7
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	601a      	str	r2, [r3, #0]
 8000f10:	605a      	str	r2, [r3, #4]
 8000f12:	609a      	str	r2, [r3, #8]
 8000f14:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000f16:	4b21      	ldr	r3, [pc, #132]	@ (8000f9c <MX_ADC1_Init+0x98>)
 8000f18:	4a21      	ldr	r2, [pc, #132]	@ (8000fa0 <MX_ADC1_Init+0x9c>)
 8000f1a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000f1c:	4b1f      	ldr	r3, [pc, #124]	@ (8000f9c <MX_ADC1_Init+0x98>)
 8000f1e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000f22:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000f24:	4b1d      	ldr	r3, [pc, #116]	@ (8000f9c <MX_ADC1_Init+0x98>)
 8000f26:	2200      	movs	r2, #0
 8000f28:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8000f2a:	4b1c      	ldr	r3, [pc, #112]	@ (8000f9c <MX_ADC1_Init+0x98>)
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000f30:	4b1a      	ldr	r3, [pc, #104]	@ (8000f9c <MX_ADC1_Init+0x98>)
 8000f32:	2201      	movs	r2, #1
 8000f34:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000f36:	4b19      	ldr	r3, [pc, #100]	@ (8000f9c <MX_ADC1_Init+0x98>)
 8000f38:	2200      	movs	r2, #0
 8000f3a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000f3e:	4b17      	ldr	r3, [pc, #92]	@ (8000f9c <MX_ADC1_Init+0x98>)
 8000f40:	2200      	movs	r2, #0
 8000f42:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000f44:	4b15      	ldr	r3, [pc, #84]	@ (8000f9c <MX_ADC1_Init+0x98>)
 8000f46:	4a17      	ldr	r2, [pc, #92]	@ (8000fa4 <MX_ADC1_Init+0xa0>)
 8000f48:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000f4a:	4b14      	ldr	r3, [pc, #80]	@ (8000f9c <MX_ADC1_Init+0x98>)
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000f50:	4b12      	ldr	r3, [pc, #72]	@ (8000f9c <MX_ADC1_Init+0x98>)
 8000f52:	2201      	movs	r2, #1
 8000f54:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000f56:	4b11      	ldr	r3, [pc, #68]	@ (8000f9c <MX_ADC1_Init+0x98>)
 8000f58:	2201      	movs	r2, #1
 8000f5a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000f5e:	4b0f      	ldr	r3, [pc, #60]	@ (8000f9c <MX_ADC1_Init+0x98>)
 8000f60:	2201      	movs	r2, #1
 8000f62:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000f64:	480d      	ldr	r0, [pc, #52]	@ (8000f9c <MX_ADC1_Init+0x98>)
 8000f66:	f001 fb3f 	bl	80025e8 <HAL_ADC_Init>
 8000f6a:	4603      	mov	r3, r0
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d001      	beq.n	8000f74 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000f70:	f001 f800 	bl	8001f74 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000f74:	2301      	movs	r3, #1
 8000f76:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000f78:	2301      	movs	r3, #1
 8000f7a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 8000f7c:	2301      	movs	r3, #1
 8000f7e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f80:	463b      	mov	r3, r7
 8000f82:	4619      	mov	r1, r3
 8000f84:	4805      	ldr	r0, [pc, #20]	@ (8000f9c <MX_ADC1_Init+0x98>)
 8000f86:	f001 fe5f 	bl	8002c48 <HAL_ADC_ConfigChannel>
 8000f8a:	4603      	mov	r3, r0
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d001      	beq.n	8000f94 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000f90:	f000 fff0 	bl	8001f74 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000f94:	bf00      	nop
 8000f96:	3710      	adds	r7, #16
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	bd80      	pop	{r7, pc}
 8000f9c:	20000230 	.word	0x20000230
 8000fa0:	40012000 	.word	0x40012000
 8000fa4:	0f000001 	.word	0x0f000001

08000fa8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b08a      	sub	sp, #40	@ 0x28
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fb0:	f107 0314 	add.w	r3, r7, #20
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	601a      	str	r2, [r3, #0]
 8000fb8:	605a      	str	r2, [r3, #4]
 8000fba:	609a      	str	r2, [r3, #8]
 8000fbc:	60da      	str	r2, [r3, #12]
 8000fbe:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	4a2f      	ldr	r2, [pc, #188]	@ (8001084 <HAL_ADC_MspInit+0xdc>)
 8000fc6:	4293      	cmp	r3, r2
 8000fc8:	d157      	bne.n	800107a <HAL_ADC_MspInit+0xd2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000fca:	2300      	movs	r3, #0
 8000fcc:	613b      	str	r3, [r7, #16]
 8000fce:	4b2e      	ldr	r3, [pc, #184]	@ (8001088 <HAL_ADC_MspInit+0xe0>)
 8000fd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000fd2:	4a2d      	ldr	r2, [pc, #180]	@ (8001088 <HAL_ADC_MspInit+0xe0>)
 8000fd4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000fd8:	6453      	str	r3, [r2, #68]	@ 0x44
 8000fda:	4b2b      	ldr	r3, [pc, #172]	@ (8001088 <HAL_ADC_MspInit+0xe0>)
 8000fdc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000fde:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000fe2:	613b      	str	r3, [r7, #16]
 8000fe4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	60fb      	str	r3, [r7, #12]
 8000fea:	4b27      	ldr	r3, [pc, #156]	@ (8001088 <HAL_ADC_MspInit+0xe0>)
 8000fec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fee:	4a26      	ldr	r2, [pc, #152]	@ (8001088 <HAL_ADC_MspInit+0xe0>)
 8000ff0:	f043 0301 	orr.w	r3, r3, #1
 8000ff4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ff6:	4b24      	ldr	r3, [pc, #144]	@ (8001088 <HAL_ADC_MspInit+0xe0>)
 8000ff8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ffa:	f003 0301 	and.w	r3, r3, #1
 8000ffe:	60fb      	str	r3, [r7, #12]
 8001000:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001002:	2302      	movs	r3, #2
 8001004:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001006:	2303      	movs	r3, #3
 8001008:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800100a:	2300      	movs	r3, #0
 800100c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800100e:	f107 0314 	add.w	r3, r7, #20
 8001012:	4619      	mov	r1, r3
 8001014:	481d      	ldr	r0, [pc, #116]	@ (800108c <HAL_ADC_MspInit+0xe4>)
 8001016:	f002 fddb 	bl	8003bd0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800101a:	4b1d      	ldr	r3, [pc, #116]	@ (8001090 <HAL_ADC_MspInit+0xe8>)
 800101c:	4a1d      	ldr	r2, [pc, #116]	@ (8001094 <HAL_ADC_MspInit+0xec>)
 800101e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001020:	4b1b      	ldr	r3, [pc, #108]	@ (8001090 <HAL_ADC_MspInit+0xe8>)
 8001022:	2200      	movs	r2, #0
 8001024:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001026:	4b1a      	ldr	r3, [pc, #104]	@ (8001090 <HAL_ADC_MspInit+0xe8>)
 8001028:	2200      	movs	r2, #0
 800102a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800102c:	4b18      	ldr	r3, [pc, #96]	@ (8001090 <HAL_ADC_MspInit+0xe8>)
 800102e:	2200      	movs	r2, #0
 8001030:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001032:	4b17      	ldr	r3, [pc, #92]	@ (8001090 <HAL_ADC_MspInit+0xe8>)
 8001034:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001038:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800103a:	4b15      	ldr	r3, [pc, #84]	@ (8001090 <HAL_ADC_MspInit+0xe8>)
 800103c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001040:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001042:	4b13      	ldr	r3, [pc, #76]	@ (8001090 <HAL_ADC_MspInit+0xe8>)
 8001044:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001048:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800104a:	4b11      	ldr	r3, [pc, #68]	@ (8001090 <HAL_ADC_MspInit+0xe8>)
 800104c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001050:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001052:	4b0f      	ldr	r3, [pc, #60]	@ (8001090 <HAL_ADC_MspInit+0xe8>)
 8001054:	2200      	movs	r2, #0
 8001056:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001058:	4b0d      	ldr	r3, [pc, #52]	@ (8001090 <HAL_ADC_MspInit+0xe8>)
 800105a:	2200      	movs	r2, #0
 800105c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800105e:	480c      	ldr	r0, [pc, #48]	@ (8001090 <HAL_ADC_MspInit+0xe8>)
 8001060:	f002 f9b4 	bl	80033cc <HAL_DMA_Init>
 8001064:	4603      	mov	r3, r0
 8001066:	2b00      	cmp	r3, #0
 8001068:	d001      	beq.n	800106e <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 800106a:	f000 ff83 	bl	8001f74 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	4a07      	ldr	r2, [pc, #28]	@ (8001090 <HAL_ADC_MspInit+0xe8>)
 8001072:	639a      	str	r2, [r3, #56]	@ 0x38
 8001074:	4a06      	ldr	r2, [pc, #24]	@ (8001090 <HAL_ADC_MspInit+0xe8>)
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800107a:	bf00      	nop
 800107c:	3728      	adds	r7, #40	@ 0x28
 800107e:	46bd      	mov	sp, r7
 8001080:	bd80      	pop	{r7, pc}
 8001082:	bf00      	nop
 8001084:	40012000 	.word	0x40012000
 8001088:	40023800 	.word	0x40023800
 800108c:	40020000 	.word	0x40020000
 8001090:	20000278 	.word	0x20000278
 8001094:	40026410 	.word	0x40026410

08001098 <adc_app_init>:

static uint16_t adc_dma_buf[ADC_DMA_BUF_LEN];
static uint8_t  adc_running = 0;

void adc_app_init(void)
{
 8001098:	b480      	push	{r7}
 800109a:	af00      	add	r7, sp, #0
    // Nothing required yet
}
 800109c:	bf00      	nop
 800109e:	46bd      	mov	sp, r7
 80010a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a4:	4770      	bx	lr
	...

080010a8 <adc_app_start>:

void adc_app_start(void)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	af00      	add	r7, sp, #0
    if (adc_running)
 80010ac:	4b07      	ldr	r3, [pc, #28]	@ (80010cc <adc_app_start+0x24>)
 80010ae:	781b      	ldrb	r3, [r3, #0]
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d108      	bne.n	80010c6 <adc_app_start+0x1e>
        return;

    HAL_ADC_Start_DMA(
 80010b4:	2220      	movs	r2, #32
 80010b6:	4906      	ldr	r1, [pc, #24]	@ (80010d0 <adc_app_start+0x28>)
 80010b8:	4806      	ldr	r0, [pc, #24]	@ (80010d4 <adc_app_start+0x2c>)
 80010ba:	f001 fc4b 	bl	8002954 <HAL_ADC_Start_DMA>
        &hadc1,
        (uint32_t *)adc_dma_buf,
        ADC_DMA_BUF_LEN
    );

    adc_running = 1;
 80010be:	4b03      	ldr	r3, [pc, #12]	@ (80010cc <adc_app_start+0x24>)
 80010c0:	2201      	movs	r2, #1
 80010c2:	701a      	strb	r2, [r3, #0]
 80010c4:	e000      	b.n	80010c8 <adc_app_start+0x20>
        return;
 80010c6:	bf00      	nop
}
 80010c8:	bd80      	pop	{r7, pc}
 80010ca:	bf00      	nop
 80010cc:	20000318 	.word	0x20000318
 80010d0:	200002d8 	.word	0x200002d8
 80010d4:	20000230 	.word	0x20000230

080010d8 <adc_app_stop>:

void adc_app_stop(void)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	af00      	add	r7, sp, #0
    if (!adc_running)
 80010dc:	4b06      	ldr	r3, [pc, #24]	@ (80010f8 <adc_app_stop+0x20>)
 80010de:	781b      	ldrb	r3, [r3, #0]
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d006      	beq.n	80010f2 <adc_app_stop+0x1a>
        return;

    HAL_ADC_Stop_DMA(&hadc1);
 80010e4:	4805      	ldr	r0, [pc, #20]	@ (80010fc <adc_app_stop+0x24>)
 80010e6:	f001 fd29 	bl	8002b3c <HAL_ADC_Stop_DMA>
    adc_running = 0;
 80010ea:	4b03      	ldr	r3, [pc, #12]	@ (80010f8 <adc_app_stop+0x20>)
 80010ec:	2200      	movs	r2, #0
 80010ee:	701a      	strb	r2, [r3, #0]
 80010f0:	e000      	b.n	80010f4 <adc_app_stop+0x1c>
        return;
 80010f2:	bf00      	nop
}
 80010f4:	bd80      	pop	{r7, pc}
 80010f6:	bf00      	nop
 80010f8:	20000318 	.word	0x20000318
 80010fc:	20000230 	.word	0x20000230

08001100 <adc_app_average>:

    return adc_dma_buf[idx];
}

uint16_t adc_app_average(void)
{
 8001100:	b480      	push	{r7}
 8001102:	b083      	sub	sp, #12
 8001104:	af00      	add	r7, sp, #0
    if (!adc_running)
 8001106:	4b11      	ldr	r3, [pc, #68]	@ (800114c <adc_app_average+0x4c>)
 8001108:	781b      	ldrb	r3, [r3, #0]
 800110a:	2b00      	cmp	r3, #0
 800110c:	d101      	bne.n	8001112 <adc_app_average+0x12>
        return 0;
 800110e:	2300      	movs	r3, #0
 8001110:	e015      	b.n	800113e <adc_app_average+0x3e>

    uint32_t sum = 0;
 8001112:	2300      	movs	r3, #0
 8001114:	607b      	str	r3, [r7, #4]

    for (int i = 0; i < ADC_DMA_BUF_LEN; i++)
 8001116:	2300      	movs	r3, #0
 8001118:	603b      	str	r3, [r7, #0]
 800111a:	e00a      	b.n	8001132 <adc_app_average+0x32>
        sum += adc_dma_buf[i];
 800111c:	4a0c      	ldr	r2, [pc, #48]	@ (8001150 <adc_app_average+0x50>)
 800111e:	683b      	ldr	r3, [r7, #0]
 8001120:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001124:	461a      	mov	r2, r3
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	4413      	add	r3, r2
 800112a:	607b      	str	r3, [r7, #4]
    for (int i = 0; i < ADC_DMA_BUF_LEN; i++)
 800112c:	683b      	ldr	r3, [r7, #0]
 800112e:	3301      	adds	r3, #1
 8001130:	603b      	str	r3, [r7, #0]
 8001132:	683b      	ldr	r3, [r7, #0]
 8001134:	2b1f      	cmp	r3, #31
 8001136:	ddf1      	ble.n	800111c <adc_app_average+0x1c>

    return (uint16_t)(sum / ADC_DMA_BUF_LEN);
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	095b      	lsrs	r3, r3, #5
 800113c:	b29b      	uxth	r3, r3
}
 800113e:	4618      	mov	r0, r3
 8001140:	370c      	adds	r7, #12
 8001142:	46bd      	mov	sp, r7
 8001144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001148:	4770      	bx	lr
 800114a:	bf00      	nop
 800114c:	20000318 	.word	0x20000318
 8001150:	200002d8 	.word	0x200002d8

08001154 <adc_read_once>:

uint16_t adc_read_once(void)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	b082      	sub	sp, #8
 8001158:	af00      	add	r7, sp, #0
    HAL_ADC_Start(&hadc1);
 800115a:	480a      	ldr	r0, [pc, #40]	@ (8001184 <adc_read_once+0x30>)
 800115c:	f001 fa88 	bl	8002670 <HAL_ADC_Start>
    HAL_ADC_PollForConversion(&hadc1, 10);
 8001160:	210a      	movs	r1, #10
 8001162:	4808      	ldr	r0, [pc, #32]	@ (8001184 <adc_read_once+0x30>)
 8001164:	f001 fb6b 	bl	800283e <HAL_ADC_PollForConversion>
    uint16_t v = HAL_ADC_GetValue(&hadc1);
 8001168:	4806      	ldr	r0, [pc, #24]	@ (8001184 <adc_read_once+0x30>)
 800116a:	f001 fd41 	bl	8002bf0 <HAL_ADC_GetValue>
 800116e:	4603      	mov	r3, r0
 8001170:	80fb      	strh	r3, [r7, #6]
    HAL_ADC_Stop(&hadc1);
 8001172:	4804      	ldr	r0, [pc, #16]	@ (8001184 <adc_read_once+0x30>)
 8001174:	f001 fb30 	bl	80027d8 <HAL_ADC_Stop>
    return v;
 8001178:	88fb      	ldrh	r3, [r7, #6]
}
 800117a:	4618      	mov	r0, r3
 800117c:	3708      	adds	r7, #8
 800117e:	46bd      	mov	sp, r7
 8001180:	bd80      	pop	{r7, pc}
 8001182:	bf00      	nop
 8001184:	20000230 	.word	0x20000230

08001188 <adc_read_avg>:

uint16_t adc_read_avg(uint8_t samples)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	b084      	sub	sp, #16
 800118c:	af00      	add	r7, sp, #0
 800118e:	4603      	mov	r3, r0
 8001190:	71fb      	strb	r3, [r7, #7]
    uint32_t sum = 0;
 8001192:	2300      	movs	r3, #0
 8001194:	60fb      	str	r3, [r7, #12]
    for (uint8_t i = 0; i < samples; i++) {
 8001196:	2300      	movs	r3, #0
 8001198:	72fb      	strb	r3, [r7, #11]
 800119a:	e009      	b.n	80011b0 <adc_read_avg+0x28>
        sum += adc_read_once();
 800119c:	f7ff ffda 	bl	8001154 <adc_read_once>
 80011a0:	4603      	mov	r3, r0
 80011a2:	461a      	mov	r2, r3
 80011a4:	68fb      	ldr	r3, [r7, #12]
 80011a6:	4413      	add	r3, r2
 80011a8:	60fb      	str	r3, [r7, #12]
    for (uint8_t i = 0; i < samples; i++) {
 80011aa:	7afb      	ldrb	r3, [r7, #11]
 80011ac:	3301      	adds	r3, #1
 80011ae:	72fb      	strb	r3, [r7, #11]
 80011b0:	7afa      	ldrb	r2, [r7, #11]
 80011b2:	79fb      	ldrb	r3, [r7, #7]
 80011b4:	429a      	cmp	r2, r3
 80011b6:	d3f1      	bcc.n	800119c <adc_read_avg+0x14>
    }
    return sum / samples;
 80011b8:	79fb      	ldrb	r3, [r7, #7]
 80011ba:	68fa      	ldr	r2, [r7, #12]
 80011bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80011c0:	b29b      	uxth	r3, r3
}
 80011c2:	4618      	mov	r0, r3
 80011c4:	3710      	adds	r7, #16
 80011c6:	46bd      	mov	sp, r7
 80011c8:	bd80      	pop	{r7, pc}
	...

080011cc <adc_to_voltage>:

uint32_t adc_to_voltage(uint16_t raw)
{
 80011cc:	b480      	push	{r7}
 80011ce:	b083      	sub	sp, #12
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	4603      	mov	r3, r0
 80011d4:	80fb      	strh	r3, [r7, #6]
    return (raw * 3300UL) / 4095;  // ADC 12-bit, Vref 3.3V
 80011d6:	88fb      	ldrh	r3, [r7, #6]
 80011d8:	f640 42e4 	movw	r2, #3300	@ 0xce4
 80011dc:	fb03 f202 	mul.w	r2, r3, r2
 80011e0:	4b06      	ldr	r3, [pc, #24]	@ (80011fc <adc_to_voltage+0x30>)
 80011e2:	fba3 1302 	umull	r1, r3, r3, r2
 80011e6:	1ad2      	subs	r2, r2, r3
 80011e8:	0852      	lsrs	r2, r2, #1
 80011ea:	4413      	add	r3, r2
 80011ec:	0adb      	lsrs	r3, r3, #11
}
 80011ee:	4618      	mov	r0, r3
 80011f0:	370c      	adds	r7, #12
 80011f2:	46bd      	mov	sp, r7
 80011f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f8:	4770      	bx	lr
 80011fa:	bf00      	nop
 80011fc:	00100101 	.word	0x00100101

08001200 <adc_to_ntc_resistance>:

float adc_to_ntc_resistance(uint16_t raw, float rdiv)
{
 8001200:	b480      	push	{r7}
 8001202:	b085      	sub	sp, #20
 8001204:	af00      	add	r7, sp, #0
 8001206:	4603      	mov	r3, r0
 8001208:	ed87 0a00 	vstr	s0, [r7]
 800120c:	80fb      	strh	r3, [r7, #6]
    if (raw <= 0)      return 1e9f;   // avoid divide-by-zero
 800120e:	88fb      	ldrh	r3, [r7, #6]
 8001210:	2b00      	cmp	r3, #0
 8001212:	d102      	bne.n	800121a <adc_to_ntc_resistance+0x1a>
 8001214:	eddf 7a17 	vldr	s15, [pc, #92]	@ 8001274 <adc_to_ntc_resistance+0x74>
 8001218:	e024      	b.n	8001264 <adc_to_ntc_resistance+0x64>
    if (raw >= 4095)   return 1.0f;
 800121a:	88fb      	ldrh	r3, [r7, #6]
 800121c:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8001220:	4293      	cmp	r3, r2
 8001222:	d902      	bls.n	800122a <adc_to_ntc_resistance+0x2a>
 8001224:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8001228:	e01c      	b.n	8001264 <adc_to_ntc_resistance+0x64>

    float v = (raw / 4095.0f) * 3.3f;
 800122a:	88fb      	ldrh	r3, [r7, #6]
 800122c:	ee07 3a90 	vmov	s15, r3
 8001230:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001234:	eddf 6a10 	vldr	s13, [pc, #64]	@ 8001278 <adc_to_ntc_resistance+0x78>
 8001238:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800123c:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 800127c <adc_to_ntc_resistance+0x7c>
 8001240:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001244:	edc7 7a03 	vstr	s15, [r7, #12]

    return rdiv * v / (3.3f - v);
 8001248:	ed97 7a00 	vldr	s14, [r7]
 800124c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001250:	ee67 6a27 	vmul.f32	s13, s14, s15
 8001254:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 800127c <adc_to_ntc_resistance+0x7c>
 8001258:	edd7 7a03 	vldr	s15, [r7, #12]
 800125c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001260:	eec6 7a87 	vdiv.f32	s15, s13, s14
}
 8001264:	eeb0 0a67 	vmov.f32	s0, s15
 8001268:	3714      	adds	r7, #20
 800126a:	46bd      	mov	sp, r7
 800126c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001270:	4770      	bx	lr
 8001272:	bf00      	nop
 8001274:	4e6e6b28 	.word	0x4e6e6b28
 8001278:	457ff000 	.word	0x457ff000
 800127c:	40533333 	.word	0x40533333

08001280 <thermistor_beta_to_celsius>:

float thermistor_beta_to_celsius(uint16_t raw)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	ed2d 8b02 	vpush	{d8}
 8001286:	b08c      	sub	sp, #48	@ 0x30
 8001288:	af00      	add	r7, sp, #0
 800128a:	4603      	mov	r3, r0
 800128c:	80fb      	strh	r3, [r7, #6]
    if (raw <= 0 || raw >= 4095)
 800128e:	88fb      	ldrh	r3, [r7, #6]
 8001290:	2b00      	cmp	r3, #0
 8001292:	d004      	beq.n	800129e <thermistor_beta_to_celsius+0x1e>
 8001294:	88fb      	ldrh	r3, [r7, #6]
 8001296:	f640 72fe 	movw	r2, #4094	@ 0xffe
 800129a:	4293      	cmp	r3, r2
 800129c:	d901      	bls.n	80012a2 <thermistor_beta_to_celsius+0x22>
        return -273.15f;
 800129e:	4b2f      	ldr	r3, [pc, #188]	@ (800135c <thermistor_beta_to_celsius+0xdc>)
 80012a0:	e053      	b.n	800134a <thermistor_beta_to_celsius+0xca>

    const float VREF = 3.3f;
 80012a2:	4b2f      	ldr	r3, [pc, #188]	@ (8001360 <thermistor_beta_to_celsius+0xe0>)
 80012a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const float R_PULLUP = 10000.0f;
 80012a6:	4b2f      	ldr	r3, [pc, #188]	@ (8001364 <thermistor_beta_to_celsius+0xe4>)
 80012a8:	62bb      	str	r3, [r7, #40]	@ 0x28
    const float R0 = 2200.0f;      // 2.2k @ 25C
 80012aa:	4b2f      	ldr	r3, [pc, #188]	@ (8001368 <thermistor_beta_to_celsius+0xe8>)
 80012ac:	627b      	str	r3, [r7, #36]	@ 0x24
    const float BETA = 3950.0f;
 80012ae:	4b2f      	ldr	r3, [pc, #188]	@ (800136c <thermistor_beta_to_celsius+0xec>)
 80012b0:	623b      	str	r3, [r7, #32]
    const float T0 = 298.15f;      // 25C in Kelvin
 80012b2:	4b2f      	ldr	r3, [pc, #188]	@ (8001370 <thermistor_beta_to_celsius+0xf0>)
 80012b4:	61fb      	str	r3, [r7, #28]

    float v = (raw / 4095.0f) * VREF;
 80012b6:	88fb      	ldrh	r3, [r7, #6]
 80012b8:	ee07 3a90 	vmov	s15, r3
 80012bc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80012c0:	eddf 6a2c 	vldr	s13, [pc, #176]	@ 8001374 <thermistor_beta_to_celsius+0xf4>
 80012c4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80012c8:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 80012cc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012d0:	edc7 7a06 	vstr	s15, [r7, #24]
    float r_ntc = R_PULLUP * v / (VREF - v);
 80012d4:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 80012d8:	edd7 7a06 	vldr	s15, [r7, #24]
 80012dc:	ee67 6a27 	vmul.f32	s13, s14, s15
 80012e0:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 80012e4:	edd7 7a06 	vldr	s15, [r7, #24]
 80012e8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80012ec:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80012f0:	edc7 7a05 	vstr	s15, [r7, #20]

    float temp_k =
        1.0f / ( (1.0f / T0) + (1.0f / BETA) * logf(r_ntc / R0) );
 80012f4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80012f8:	edd7 7a07 	vldr	s15, [r7, #28]
 80012fc:	ee87 8a27 	vdiv.f32	s16, s14, s15
 8001300:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001304:	edd7 7a08 	vldr	s15, [r7, #32]
 8001308:	eec7 8a27 	vdiv.f32	s17, s14, s15
 800130c:	ed97 7a05 	vldr	s14, [r7, #20]
 8001310:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001314:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001318:	eeb0 0a66 	vmov.f32	s0, s13
 800131c:	f007 fffa 	bl	8009314 <logf>
 8001320:	eef0 7a40 	vmov.f32	s15, s0
 8001324:	ee68 7aa7 	vmul.f32	s15, s17, s15
 8001328:	ee38 7a27 	vadd.f32	s14, s16, s15
    float temp_k =
 800132c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001330:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001334:	edc7 7a04 	vstr	s15, [r7, #16]

    float retval = temp_k - 273.15f;
 8001338:	edd7 7a04 	vldr	s15, [r7, #16]
 800133c:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8001378 <thermistor_beta_to_celsius+0xf8>
 8001340:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001344:	edc7 7a03 	vstr	s15, [r7, #12]
    return retval;
 8001348:	68fb      	ldr	r3, [r7, #12]
}
 800134a:	ee07 3a90 	vmov	s15, r3
 800134e:	eeb0 0a67 	vmov.f32	s0, s15
 8001352:	3730      	adds	r7, #48	@ 0x30
 8001354:	46bd      	mov	sp, r7
 8001356:	ecbd 8b02 	vpop	{d8}
 800135a:	bd80      	pop	{r7, pc}
 800135c:	c3889333 	.word	0xc3889333
 8001360:	40533333 	.word	0x40533333
 8001364:	461c4000 	.word	0x461c4000
 8001368:	45098000 	.word	0x45098000
 800136c:	4576e000 	.word	0x4576e000
 8001370:	43951333 	.word	0x43951333
 8001374:	457ff000 	.word	0x457ff000
 8001378:	43889333 	.word	0x43889333

0800137c <console_write>:
static char line_buf[LINE_BUF_SIZE];
static uint8_t line_len = 0;

static void console_process_bytes(uint8_t *data, uint16_t len);

static void console_write(const char *s) {
 800137c:	b580      	push	{r7, lr}
 800137e:	b082      	sub	sp, #8
 8001380:	af00      	add	r7, sp, #0
 8001382:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*) s, strlen(s),
 8001384:	6878      	ldr	r0, [r7, #4]
 8001386:	f7fe ff8b 	bl	80002a0 <strlen>
 800138a:	4603      	mov	r3, r0
 800138c:	b29a      	uxth	r2, r3
 800138e:	f04f 33ff 	mov.w	r3, #4294967295
 8001392:	6879      	ldr	r1, [r7, #4]
 8001394:	4803      	ldr	r0, [pc, #12]	@ (80013a4 <console_write+0x28>)
 8001396:	f003 ff05 	bl	80051a4 <HAL_UART_Transmit>
	HAL_MAX_DELAY);
}
 800139a:	bf00      	nop
 800139c:	3708      	adds	r7, #8
 800139e:	46bd      	mov	sp, r7
 80013a0:	bd80      	pop	{r7, pc}
 80013a2:	bf00      	nop
 80013a4:	2000043c 	.word	0x2000043c

080013a8 <console_printf>:

void console_printf(const char *fmt, ...)
{
 80013a8:	b40f      	push	{r0, r1, r2, r3}
 80013aa:	b580      	push	{r7, lr}
 80013ac:	b0a2      	sub	sp, #136	@ 0x88
 80013ae:	af00      	add	r7, sp, #0
    char buf[128];   // keep this reasonable
    va_list ap;

    va_start(ap, fmt);
 80013b0:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80013b4:	607b      	str	r3, [r7, #4]
    vsnprintf(buf, sizeof(buf), fmt, ap);
 80013b6:	f107 0008 	add.w	r0, r7, #8
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 80013c0:	2180      	movs	r1, #128	@ 0x80
 80013c2:	f005 fe71 	bl	80070a8 <vsniprintf>
    va_end(ap);

    console_write(buf);
 80013c6:	f107 0308 	add.w	r3, r7, #8
 80013ca:	4618      	mov	r0, r3
 80013cc:	f7ff ffd6 	bl	800137c <console_write>
}
 80013d0:	bf00      	nop
 80013d2:	3788      	adds	r7, #136	@ 0x88
 80013d4:	46bd      	mov	sp, r7
 80013d6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80013da:	b004      	add	sp, #16
 80013dc:	4770      	bx	lr
	...

080013e0 <console_prompt>:

static void console_prompt(void) {
 80013e0:	b580      	push	{r7, lr}
 80013e2:	af00      	add	r7, sp, #0
	HAL_UART_Transmit(&huart2, (uint8_t*) "> ", 2,
 80013e4:	f04f 33ff 	mov.w	r3, #4294967295
 80013e8:	2202      	movs	r2, #2
 80013ea:	4903      	ldr	r1, [pc, #12]	@ (80013f8 <console_prompt+0x18>)
 80013ec:	4803      	ldr	r0, [pc, #12]	@ (80013fc <console_prompt+0x1c>)
 80013ee:	f003 fed9 	bl	80051a4 <HAL_UART_Transmit>
	HAL_MAX_DELAY);
}
 80013f2:	bf00      	nop
 80013f4:	bd80      	pop	{r7, pc}
 80013f6:	bf00      	nop
 80013f8:	08009618 	.word	0x08009618
 80013fc:	2000043c 	.word	0x2000043c

08001400 <console_handle_command>:

static void console_handle_command(char *cmd) {
 8001400:	b580      	push	{r7, lr}
 8001402:	b08e      	sub	sp, #56	@ 0x38
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]
	char *argv[8];
	int argc = 0;
 8001408:	2300      	movs	r3, #0
 800140a:	637b      	str	r3, [r7, #52]	@ 0x34

	char *token = strtok(cmd, " ");
 800140c:	4926      	ldr	r1, [pc, #152]	@ (80014a8 <console_handle_command+0xa8>)
 800140e:	6878      	ldr	r0, [r7, #4]
 8001410:	f005 fe60 	bl	80070d4 <strtok>
 8001414:	6338      	str	r0, [r7, #48]	@ 0x30
	while (token && argc < 8) {
 8001416:	e00d      	b.n	8001434 <console_handle_command+0x34>
		argv[argc++] = token;
 8001418:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800141a:	1c5a      	adds	r2, r3, #1
 800141c:	637a      	str	r2, [r7, #52]	@ 0x34
 800141e:	009b      	lsls	r3, r3, #2
 8001420:	3338      	adds	r3, #56	@ 0x38
 8001422:	443b      	add	r3, r7
 8001424:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001426:	f843 2c2c 	str.w	r2, [r3, #-44]
		token = strtok(NULL, " ");
 800142a:	491f      	ldr	r1, [pc, #124]	@ (80014a8 <console_handle_command+0xa8>)
 800142c:	2000      	movs	r0, #0
 800142e:	f005 fe51 	bl	80070d4 <strtok>
 8001432:	6338      	str	r0, [r7, #48]	@ 0x30
	while (token && argc < 8) {
 8001434:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001436:	2b00      	cmp	r3, #0
 8001438:	d002      	beq.n	8001440 <console_handle_command+0x40>
 800143a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800143c:	2b07      	cmp	r3, #7
 800143e:	ddeb      	ble.n	8001418 <console_handle_command+0x18>
	}

	if (argc == 0)
 8001440:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001442:	2b00      	cmp	r3, #0
 8001444:	d02c      	beq.n	80014a0 <console_handle_command+0xa0>
		return;

	for (size_t i = 0; i < CMD_COUNT; i++) {
 8001446:	2300      	movs	r3, #0
 8001448:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800144a:	e020      	b.n	800148e <console_handle_command+0x8e>
		if (strcmp(argv[0], cmd_table[i].name) == 0) {
 800144c:	68f8      	ldr	r0, [r7, #12]
 800144e:	4917      	ldr	r1, [pc, #92]	@ (80014ac <console_handle_command+0xac>)
 8001450:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001452:	4613      	mov	r3, r2
 8001454:	005b      	lsls	r3, r3, #1
 8001456:	4413      	add	r3, r2
 8001458:	009b      	lsls	r3, r3, #2
 800145a:	440b      	add	r3, r1
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	4619      	mov	r1, r3
 8001460:	f7fe febe 	bl	80001e0 <strcmp>
 8001464:	4603      	mov	r3, r0
 8001466:	2b00      	cmp	r3, #0
 8001468:	d10e      	bne.n	8001488 <console_handle_command+0x88>
			cmd_table[i].fn(argc, argv);
 800146a:	4910      	ldr	r1, [pc, #64]	@ (80014ac <console_handle_command+0xac>)
 800146c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800146e:	4613      	mov	r3, r2
 8001470:	005b      	lsls	r3, r3, #1
 8001472:	4413      	add	r3, r2
 8001474:	009b      	lsls	r3, r3, #2
 8001476:	440b      	add	r3, r1
 8001478:	3304      	adds	r3, #4
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	f107 020c 	add.w	r2, r7, #12
 8001480:	4611      	mov	r1, r2
 8001482:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8001484:	4798      	blx	r3
			return;
 8001486:	e00c      	b.n	80014a2 <console_handle_command+0xa2>
	for (size_t i = 0; i < CMD_COUNT; i++) {
 8001488:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800148a:	3301      	adds	r3, #1
 800148c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800148e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001490:	2b04      	cmp	r3, #4
 8001492:	d9db      	bls.n	800144c <console_handle_command+0x4c>
		}
	}

	console_write("unknown command\r\n");
 8001494:	4806      	ldr	r0, [pc, #24]	@ (80014b0 <console_handle_command+0xb0>)
 8001496:	f7ff ff71 	bl	800137c <console_write>
	console_prompt();
 800149a:	f7ff ffa1 	bl	80013e0 <console_prompt>
 800149e:	e000      	b.n	80014a2 <console_handle_command+0xa2>
		return;
 80014a0:	bf00      	nop
}
 80014a2:	3738      	adds	r7, #56	@ 0x38
 80014a4:	46bd      	mov	sp, r7
 80014a6:	bd80      	pop	{r7, pc}
 80014a8:	0800961c 	.word	0x0800961c
 80014ac:	080097ec 	.word	0x080097ec
 80014b0:	08009620 	.word	0x08009620

080014b4 <console_init>:

void console_init(void) {
 80014b4:	b580      	push	{r7, lr}
 80014b6:	af00      	add	r7, sp, #0
	HAL_UART_Receive_DMA(&huart2, uart_rx_dma_buf,
 80014b8:	2280      	movs	r2, #128	@ 0x80
 80014ba:	4909      	ldr	r1, [pc, #36]	@ (80014e0 <console_init+0x2c>)
 80014bc:	4809      	ldr	r0, [pc, #36]	@ (80014e4 <console_init+0x30>)
 80014be:	f003 fefc 	bl	80052ba <HAL_UART_Receive_DMA>
	UART_RX_DMA_BUF_SIZE);

	__HAL_UART_ENABLE_IT(&huart2, UART_IT_IDLE);
 80014c2:	4b08      	ldr	r3, [pc, #32]	@ (80014e4 <console_init+0x30>)
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	68da      	ldr	r2, [r3, #12]
 80014c8:	4b06      	ldr	r3, [pc, #24]	@ (80014e4 <console_init+0x30>)
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	f042 0210 	orr.w	r2, r2, #16
 80014d0:	60da      	str	r2, [r3, #12]

	console_write("ok\r\n");
 80014d2:	4805      	ldr	r0, [pc, #20]	@ (80014e8 <console_init+0x34>)
 80014d4:	f7ff ff52 	bl	800137c <console_write>
	console_prompt();
 80014d8:	f7ff ff82 	bl	80013e0 <console_prompt>
}
 80014dc:	bf00      	nop
 80014de:	bd80      	pop	{r7, pc}
 80014e0:	2000031c 	.word	0x2000031c
 80014e4:	2000043c 	.word	0x2000043c
 80014e8:	08009634 	.word	0x08009634

080014ec <task_console>:

void task_console(void) {
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b082      	sub	sp, #8
 80014f0:	af00      	add	r7, sp, #0
	if (!rx_pending)
 80014f2:	4b23      	ldr	r3, [pc, #140]	@ (8001580 <task_console+0x94>)
 80014f4:	781b      	ldrb	r3, [r3, #0]
 80014f6:	b2db      	uxtb	r3, r3
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d03c      	beq.n	8001576 <task_console+0x8a>
		return;

	rx_pending = 0;
 80014fc:	4b20      	ldr	r3, [pc, #128]	@ (8001580 <task_console+0x94>)
 80014fe:	2200      	movs	r2, #0
 8001500:	701a      	strb	r2, [r3, #0]

	uint16_t dma_pos =
	UART_RX_DMA_BUF_SIZE - __HAL_DMA_GET_COUNTER(huart2.hdmarx);
 8001502:	4b20      	ldr	r3, [pc, #128]	@ (8001584 <task_console+0x98>)
 8001504:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	685b      	ldr	r3, [r3, #4]
 800150a:	b29b      	uxth	r3, r3
	uint16_t dma_pos =
 800150c:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 8001510:	80fb      	strh	r3, [r7, #6]

	if (dma_pos != dma_last_pos) {
 8001512:	4b1d      	ldr	r3, [pc, #116]	@ (8001588 <task_console+0x9c>)
 8001514:	881b      	ldrh	r3, [r3, #0]
 8001516:	88fa      	ldrh	r2, [r7, #6]
 8001518:	429a      	cmp	r2, r3
 800151a:	d02d      	beq.n	8001578 <task_console+0x8c>
		if (dma_pos > dma_last_pos) {
 800151c:	4b1a      	ldr	r3, [pc, #104]	@ (8001588 <task_console+0x9c>)
 800151e:	881b      	ldrh	r3, [r3, #0]
 8001520:	88fa      	ldrh	r2, [r7, #6]
 8001522:	429a      	cmp	r2, r3
 8001524:	d90d      	bls.n	8001542 <task_console+0x56>
			console_process_bytes(&uart_rx_dma_buf[dma_last_pos],
 8001526:	4b18      	ldr	r3, [pc, #96]	@ (8001588 <task_console+0x9c>)
 8001528:	881b      	ldrh	r3, [r3, #0]
 800152a:	461a      	mov	r2, r3
 800152c:	4b17      	ldr	r3, [pc, #92]	@ (800158c <task_console+0xa0>)
 800152e:	18d0      	adds	r0, r2, r3
 8001530:	4b15      	ldr	r3, [pc, #84]	@ (8001588 <task_console+0x9c>)
 8001532:	881b      	ldrh	r3, [r3, #0]
 8001534:	88fa      	ldrh	r2, [r7, #6]
 8001536:	1ad3      	subs	r3, r2, r3
 8001538:	b29b      	uxth	r3, r3
 800153a:	4619      	mov	r1, r3
 800153c:	f000 f828 	bl	8001590 <console_process_bytes>
 8001540:	e015      	b.n	800156e <task_console+0x82>
					dma_pos - dma_last_pos);
		} else {
			console_process_bytes(&uart_rx_dma_buf[dma_last_pos],
 8001542:	4b11      	ldr	r3, [pc, #68]	@ (8001588 <task_console+0x9c>)
 8001544:	881b      	ldrh	r3, [r3, #0]
 8001546:	461a      	mov	r2, r3
 8001548:	4b10      	ldr	r3, [pc, #64]	@ (800158c <task_console+0xa0>)
 800154a:	441a      	add	r2, r3
 800154c:	4b0e      	ldr	r3, [pc, #56]	@ (8001588 <task_console+0x9c>)
 800154e:	881b      	ldrh	r3, [r3, #0]
 8001550:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 8001554:	b29b      	uxth	r3, r3
 8001556:	4619      	mov	r1, r3
 8001558:	4610      	mov	r0, r2
 800155a:	f000 f819 	bl	8001590 <console_process_bytes>
			UART_RX_DMA_BUF_SIZE - dma_last_pos);
			if (dma_pos > 0) {
 800155e:	88fb      	ldrh	r3, [r7, #6]
 8001560:	2b00      	cmp	r3, #0
 8001562:	d004      	beq.n	800156e <task_console+0x82>
				console_process_bytes(&uart_rx_dma_buf[0], dma_pos);
 8001564:	88fb      	ldrh	r3, [r7, #6]
 8001566:	4619      	mov	r1, r3
 8001568:	4808      	ldr	r0, [pc, #32]	@ (800158c <task_console+0xa0>)
 800156a:	f000 f811 	bl	8001590 <console_process_bytes>
			}
		}
		dma_last_pos = dma_pos;
 800156e:	4a06      	ldr	r2, [pc, #24]	@ (8001588 <task_console+0x9c>)
 8001570:	88fb      	ldrh	r3, [r7, #6]
 8001572:	8013      	strh	r3, [r2, #0]
 8001574:	e000      	b.n	8001578 <task_console+0x8c>
		return;
 8001576:	bf00      	nop
	}
}
 8001578:	3708      	adds	r7, #8
 800157a:	46bd      	mov	sp, r7
 800157c:	bd80      	pop	{r7, pc}
 800157e:	bf00      	nop
 8001580:	2000039e 	.word	0x2000039e
 8001584:	2000043c 	.word	0x2000043c
 8001588:	2000039c 	.word	0x2000039c
 800158c:	2000031c 	.word	0x2000031c

08001590 <console_process_bytes>:

static void console_process_bytes(uint8_t *data, uint16_t len) {
 8001590:	b580      	push	{r7, lr}
 8001592:	b084      	sub	sp, #16
 8001594:	af00      	add	r7, sp, #0
 8001596:	6078      	str	r0, [r7, #4]
 8001598:	460b      	mov	r3, r1
 800159a:	807b      	strh	r3, [r7, #2]
	for (uint16_t i = 0; i < len; i++) {
 800159c:	2300      	movs	r3, #0
 800159e:	81fb      	strh	r3, [r7, #14]
 80015a0:	e059      	b.n	8001656 <console_process_bytes+0xc6>
		char c = data[i];
 80015a2:	89fb      	ldrh	r3, [r7, #14]
 80015a4:	687a      	ldr	r2, [r7, #4]
 80015a6:	4413      	add	r3, r2
 80015a8:	781b      	ldrb	r3, [r3, #0]
 80015aa:	737b      	strb	r3, [r7, #13]

		/* ENTER */
		if (c == '\r' || c == '\n') {
 80015ac:	7b7b      	ldrb	r3, [r7, #13]
 80015ae:	2b0d      	cmp	r3, #13
 80015b0:	d002      	beq.n	80015b8 <console_process_bytes+0x28>
 80015b2:	7b7b      	ldrb	r3, [r7, #13]
 80015b4:	2b0a      	cmp	r3, #10
 80015b6:	d117      	bne.n	80015e8 <console_process_bytes+0x58>
			HAL_UART_Transmit(&huart2, (uint8_t*) "\r\n", 2,
 80015b8:	f04f 33ff 	mov.w	r3, #4294967295
 80015bc:	2202      	movs	r2, #2
 80015be:	492a      	ldr	r1, [pc, #168]	@ (8001668 <console_process_bytes+0xd8>)
 80015c0:	482a      	ldr	r0, [pc, #168]	@ (800166c <console_process_bytes+0xdc>)
 80015c2:	f003 fdef 	bl	80051a4 <HAL_UART_Transmit>
			HAL_MAX_DELAY);

			if (line_len > 0) {
 80015c6:	4b2a      	ldr	r3, [pc, #168]	@ (8001670 <console_process_bytes+0xe0>)
 80015c8:	781b      	ldrb	r3, [r3, #0]
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d040      	beq.n	8001650 <console_process_bytes+0xc0>
				line_buf[line_len] = '\0';
 80015ce:	4b28      	ldr	r3, [pc, #160]	@ (8001670 <console_process_bytes+0xe0>)
 80015d0:	781b      	ldrb	r3, [r3, #0]
 80015d2:	461a      	mov	r2, r3
 80015d4:	4b27      	ldr	r3, [pc, #156]	@ (8001674 <console_process_bytes+0xe4>)
 80015d6:	2100      	movs	r1, #0
 80015d8:	5499      	strb	r1, [r3, r2]
				console_handle_command(line_buf);
 80015da:	4826      	ldr	r0, [pc, #152]	@ (8001674 <console_process_bytes+0xe4>)
 80015dc:	f7ff ff10 	bl	8001400 <console_handle_command>
				line_len = 0;
 80015e0:	4b23      	ldr	r3, [pc, #140]	@ (8001670 <console_process_bytes+0xe0>)
 80015e2:	2200      	movs	r2, #0
 80015e4:	701a      	strb	r2, [r3, #0]
			if (line_len > 0) {
 80015e6:	e033      	b.n	8001650 <console_process_bytes+0xc0>
			}
		}

		/* BACKSPACE */
		else if (c == 0x08 || c == 0x7F) {
 80015e8:	7b7b      	ldrb	r3, [r7, #13]
 80015ea:	2b08      	cmp	r3, #8
 80015ec:	d002      	beq.n	80015f4 <console_process_bytes+0x64>
 80015ee:	7b7b      	ldrb	r3, [r7, #13]
 80015f0:	2b7f      	cmp	r3, #127	@ 0x7f
 80015f2:	d111      	bne.n	8001618 <console_process_bytes+0x88>
			if (line_len > 0) {
 80015f4:	4b1e      	ldr	r3, [pc, #120]	@ (8001670 <console_process_bytes+0xe0>)
 80015f6:	781b      	ldrb	r3, [r3, #0]
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d029      	beq.n	8001650 <console_process_bytes+0xc0>
				line_len--;
 80015fc:	4b1c      	ldr	r3, [pc, #112]	@ (8001670 <console_process_bytes+0xe0>)
 80015fe:	781b      	ldrb	r3, [r3, #0]
 8001600:	3b01      	subs	r3, #1
 8001602:	b2da      	uxtb	r2, r3
 8001604:	4b1a      	ldr	r3, [pc, #104]	@ (8001670 <console_process_bytes+0xe0>)
 8001606:	701a      	strb	r2, [r3, #0]

				/* erase character on terminal */
				HAL_UART_Transmit(&huart2, (uint8_t*) "\b \b", 3,
 8001608:	f04f 33ff 	mov.w	r3, #4294967295
 800160c:	2203      	movs	r2, #3
 800160e:	491a      	ldr	r1, [pc, #104]	@ (8001678 <console_process_bytes+0xe8>)
 8001610:	4816      	ldr	r0, [pc, #88]	@ (800166c <console_process_bytes+0xdc>)
 8001612:	f003 fdc7 	bl	80051a4 <HAL_UART_Transmit>
			if (line_len > 0) {
 8001616:	e01b      	b.n	8001650 <console_process_bytes+0xc0>
				HAL_MAX_DELAY);
			}
		}

		/* PRINTABLE CHARACTER */
		else if (c >= 0x20 && c <= 0x7E) {
 8001618:	7b7b      	ldrb	r3, [r7, #13]
 800161a:	2b1f      	cmp	r3, #31
 800161c:	d918      	bls.n	8001650 <console_process_bytes+0xc0>
 800161e:	7b7b      	ldrb	r3, [r7, #13]
 8001620:	2b7e      	cmp	r3, #126	@ 0x7e
 8001622:	d815      	bhi.n	8001650 <console_process_bytes+0xc0>
			if (line_len < LINE_BUF_SIZE - 1) {
 8001624:	4b12      	ldr	r3, [pc, #72]	@ (8001670 <console_process_bytes+0xe0>)
 8001626:	781b      	ldrb	r3, [r3, #0]
 8001628:	2b3e      	cmp	r3, #62	@ 0x3e
 800162a:	d811      	bhi.n	8001650 <console_process_bytes+0xc0>
				line_buf[line_len++] = c;
 800162c:	4b10      	ldr	r3, [pc, #64]	@ (8001670 <console_process_bytes+0xe0>)
 800162e:	781b      	ldrb	r3, [r3, #0]
 8001630:	1c5a      	adds	r2, r3, #1
 8001632:	b2d1      	uxtb	r1, r2
 8001634:	4a0e      	ldr	r2, [pc, #56]	@ (8001670 <console_process_bytes+0xe0>)
 8001636:	7011      	strb	r1, [r2, #0]
 8001638:	461a      	mov	r2, r3
 800163a:	7b79      	ldrb	r1, [r7, #13]
 800163c:	4b0d      	ldr	r3, [pc, #52]	@ (8001674 <console_process_bytes+0xe4>)
 800163e:	5499      	strb	r1, [r3, r2]

				/* echo */
				HAL_UART_Transmit(&huart2, (uint8_t*) &c, 1,
 8001640:	f107 010d 	add.w	r1, r7, #13
 8001644:	f04f 33ff 	mov.w	r3, #4294967295
 8001648:	2201      	movs	r2, #1
 800164a:	4808      	ldr	r0, [pc, #32]	@ (800166c <console_process_bytes+0xdc>)
 800164c:	f003 fdaa 	bl	80051a4 <HAL_UART_Transmit>
	for (uint16_t i = 0; i < len; i++) {
 8001650:	89fb      	ldrh	r3, [r7, #14]
 8001652:	3301      	adds	r3, #1
 8001654:	81fb      	strh	r3, [r7, #14]
 8001656:	89fa      	ldrh	r2, [r7, #14]
 8001658:	887b      	ldrh	r3, [r7, #2]
 800165a:	429a      	cmp	r2, r3
 800165c:	d3a1      	bcc.n	80015a2 <console_process_bytes+0x12>
			} else {
				/* optional: bell or ignore */
			}
		}
	}
}
 800165e:	bf00      	nop
 8001660:	bf00      	nop
 8001662:	3710      	adds	r7, #16
 8001664:	46bd      	mov	sp, r7
 8001666:	bd80      	pop	{r7, pc}
 8001668:	0800963c 	.word	0x0800963c
 800166c:	2000043c 	.word	0x2000043c
 8001670:	200003e0 	.word	0x200003e0
 8001674:	200003a0 	.word	0x200003a0
 8001678:	08009640 	.word	0x08009640

0800167c <cmd_status>:

static void cmd_status(int argc, char *argv[])
{
 800167c:	b590      	push	{r4, r7, lr}
 800167e:	b095      	sub	sp, #84	@ 0x54
 8001680:	af02      	add	r7, sp, #8
 8001682:	6078      	str	r0, [r7, #4]
 8001684:	6039      	str	r1, [r7, #0]
    (void)argc;
    (void)argv;

    char buf[64];

    snprintf(
 8001686:	f000 fba9 	bl	8001ddc <led_get_mode>
 800168a:	4603      	mov	r3, r0
 800168c:	4618      	mov	r0, r3
 800168e:	f000 fbb1 	bl	8001df4 <led_mode_str>
 8001692:	4604      	mov	r4, r0
 8001694:	f000 fb86 	bl	8001da4 <system_uptime_ms>
 8001698:	4603      	mov	r3, r0
 800169a:	f107 0008 	add.w	r0, r7, #8
 800169e:	9300      	str	r3, [sp, #0]
 80016a0:	4623      	mov	r3, r4
 80016a2:	4a09      	ldr	r2, [pc, #36]	@ (80016c8 <cmd_status+0x4c>)
 80016a4:	2140      	movs	r1, #64	@ 0x40
 80016a6:	f005 fc57 	bl	8006f58 <sniprintf>
        "led=%s uptime=%lu ms\r\n",
        led_mode_str(led_get_mode()),
        system_uptime_ms()
    );

    console_write(buf);
 80016aa:	f107 0308 	add.w	r3, r7, #8
 80016ae:	4618      	mov	r0, r3
 80016b0:	f7ff fe64 	bl	800137c <console_write>

	console_write("ok\r\n");
 80016b4:	4805      	ldr	r0, [pc, #20]	@ (80016cc <cmd_status+0x50>)
 80016b6:	f7ff fe61 	bl	800137c <console_write>
	console_prompt();
 80016ba:	f7ff fe91 	bl	80013e0 <console_prompt>
}
 80016be:	bf00      	nop
 80016c0:	374c      	adds	r7, #76	@ 0x4c
 80016c2:	46bd      	mov	sp, r7
 80016c4:	bd90      	pop	{r4, r7, pc}
 80016c6:	bf00      	nop
 80016c8:	08009644 	.word	0x08009644
 80016cc:	08009634 	.word	0x08009634

080016d0 <cmd_adc>:

static void cmd_adc(int argc, char **argv)
{
 80016d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80016d2:	b08f      	sub	sp, #60	@ 0x3c
 80016d4:	af02      	add	r7, sp, #8
 80016d6:	6078      	str	r0, [r7, #4]
 80016d8:	6039      	str	r1, [r7, #0]
	if (argc < 2) {
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	2b01      	cmp	r3, #1
 80016de:	dc05      	bgt.n	80016ec <cmd_adc+0x1c>
        console_write("usage: adc start|stop|volts|latest|avg|temp\r\n");
 80016e0:	4862      	ldr	r0, [pc, #392]	@ (800186c <cmd_adc+0x19c>)
 80016e2:	f7ff fe4b 	bl	800137c <console_write>
        console_prompt();
 80016e6:	f7ff fe7b 	bl	80013e0 <console_prompt>
		return;
 80016ea:	e0bc      	b.n	8001866 <cmd_adc+0x196>
	}

    if (!strcmp(argv[1], "start"))
 80016ec:	683b      	ldr	r3, [r7, #0]
 80016ee:	3304      	adds	r3, #4
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	495f      	ldr	r1, [pc, #380]	@ (8001870 <cmd_adc+0x1a0>)
 80016f4:	4618      	mov	r0, r3
 80016f6:	f7fe fd73 	bl	80001e0 <strcmp>
 80016fa:	4603      	mov	r3, r0
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d105      	bne.n	800170c <cmd_adc+0x3c>
    {
        adc_app_start();
 8001700:	f7ff fcd2 	bl	80010a8 <adc_app_start>
        console_write("adc started\r\n");
 8001704:	485b      	ldr	r0, [pc, #364]	@ (8001874 <cmd_adc+0x1a4>)
 8001706:	f7ff fe39 	bl	800137c <console_write>
 800170a:	e0a7      	b.n	800185c <cmd_adc+0x18c>
    }
    else if (!strcmp(argv[1], "stop"))
 800170c:	683b      	ldr	r3, [r7, #0]
 800170e:	3304      	adds	r3, #4
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	4959      	ldr	r1, [pc, #356]	@ (8001878 <cmd_adc+0x1a8>)
 8001714:	4618      	mov	r0, r3
 8001716:	f7fe fd63 	bl	80001e0 <strcmp>
 800171a:	4603      	mov	r3, r0
 800171c:	2b00      	cmp	r3, #0
 800171e:	d105      	bne.n	800172c <cmd_adc+0x5c>
    {
        adc_app_stop();
 8001720:	f7ff fcda 	bl	80010d8 <adc_app_stop>
        console_write("adc stopped\r\n");
 8001724:	4855      	ldr	r0, [pc, #340]	@ (800187c <cmd_adc+0x1ac>)
 8001726:	f7ff fe29 	bl	800137c <console_write>
 800172a:	e097      	b.n	800185c <cmd_adc+0x18c>
    }
    else if (!strcmp(argv[1], "volts"))
 800172c:	683b      	ldr	r3, [r7, #0]
 800172e:	3304      	adds	r3, #4
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	4953      	ldr	r1, [pc, #332]	@ (8001880 <cmd_adc+0x1b0>)
 8001734:	4618      	mov	r0, r3
 8001736:	f7fe fd53 	bl	80001e0 <strcmp>
 800173a:	4603      	mov	r3, r0
 800173c:	2b00      	cmp	r3, #0
 800173e:	d10d      	bne.n	800175c <cmd_adc+0x8c>
    {
        uint16_t raw = adc_app_average();
 8001740:	f7ff fcde 	bl	8001100 <adc_app_average>
 8001744:	4603      	mov	r3, r0
 8001746:	827b      	strh	r3, [r7, #18]
        uint32_t mv = adc_to_voltage(raw);
 8001748:	8a7b      	ldrh	r3, [r7, #18]
 800174a:	4618      	mov	r0, r3
 800174c:	f7ff fd3e 	bl	80011cc <adc_to_voltage>
 8001750:	60f8      	str	r0, [r7, #12]

		console_printf("ADC volts=%lu mV\r\n", mv);
 8001752:	68f9      	ldr	r1, [r7, #12]
 8001754:	484b      	ldr	r0, [pc, #300]	@ (8001884 <cmd_adc+0x1b4>)
 8001756:	f7ff fe27 	bl	80013a8 <console_printf>
 800175a:	e07f      	b.n	800185c <cmd_adc+0x18c>
    }
    else if (!strcmp(argv[1], "latest"))
 800175c:	683b      	ldr	r3, [r7, #0]
 800175e:	3304      	adds	r3, #4
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	4949      	ldr	r1, [pc, #292]	@ (8001888 <cmd_adc+0x1b8>)
 8001764:	4618      	mov	r0, r3
 8001766:	f7fe fd3b 	bl	80001e0 <strcmp>
 800176a:	4603      	mov	r3, r0
 800176c:	2b00      	cmp	r3, #0
 800176e:	d118      	bne.n	80017a2 <cmd_adc+0xd2>
    {
		uint16_t raw = adc_read_avg(16);
 8001770:	2010      	movs	r0, #16
 8001772:	f7ff fd09 	bl	8001188 <adc_read_avg>
 8001776:	4603      	mov	r3, r0
 8001778:	837b      	strh	r3, [r7, #26]
		uint32_t mv = (raw * 3300UL) / 4095;
 800177a:	8b7b      	ldrh	r3, [r7, #26]
 800177c:	f640 42e4 	movw	r2, #3300	@ 0xce4
 8001780:	fb03 f202 	mul.w	r2, r3, r2
 8001784:	4b41      	ldr	r3, [pc, #260]	@ (800188c <cmd_adc+0x1bc>)
 8001786:	fba3 1302 	umull	r1, r3, r3, r2
 800178a:	1ad2      	subs	r2, r2, r3
 800178c:	0852      	lsrs	r2, r2, #1
 800178e:	4413      	add	r3, r2
 8001790:	0adb      	lsrs	r3, r3, #11
 8001792:	617b      	str	r3, [r7, #20]

		console_printf("ADC latest=%u (raw) [%lu mV]\r\n", raw, mv);
 8001794:	8b7b      	ldrh	r3, [r7, #26]
 8001796:	697a      	ldr	r2, [r7, #20]
 8001798:	4619      	mov	r1, r3
 800179a:	483d      	ldr	r0, [pc, #244]	@ (8001890 <cmd_adc+0x1c0>)
 800179c:	f7ff fe04 	bl	80013a8 <console_printf>
 80017a0:	e05c      	b.n	800185c <cmd_adc+0x18c>
    }
    else if (!strcmp(argv[1], "avg"))
 80017a2:	683b      	ldr	r3, [r7, #0]
 80017a4:	3304      	adds	r3, #4
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	493a      	ldr	r1, [pc, #232]	@ (8001894 <cmd_adc+0x1c4>)
 80017aa:	4618      	mov	r0, r3
 80017ac:	f7fe fd18 	bl	80001e0 <strcmp>
 80017b0:	4603      	mov	r3, r0
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d10f      	bne.n	80017d6 <cmd_adc+0x106>
    {
        uint16_t raw = adc_app_average();
 80017b6:	f7ff fca3 	bl	8001100 <adc_app_average>
 80017ba:	4603      	mov	r3, r0
 80017bc:	847b      	strh	r3, [r7, #34]	@ 0x22
        uint32_t mv = adc_to_voltage(raw);
 80017be:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80017c0:	4618      	mov	r0, r3
 80017c2:	f7ff fd03 	bl	80011cc <adc_to_voltage>
 80017c6:	61f8      	str	r0, [r7, #28]

		console_printf("ADC avg=%u  [%lu mV]\r\n", raw, mv);
 80017c8:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80017ca:	69fa      	ldr	r2, [r7, #28]
 80017cc:	4619      	mov	r1, r3
 80017ce:	4832      	ldr	r0, [pc, #200]	@ (8001898 <cmd_adc+0x1c8>)
 80017d0:	f7ff fdea 	bl	80013a8 <console_printf>
 80017d4:	e042      	b.n	800185c <cmd_adc+0x18c>
    }
    else if (!strcmp(argv[1], "temp"))
 80017d6:	683b      	ldr	r3, [r7, #0]
 80017d8:	3304      	adds	r3, #4
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	492f      	ldr	r1, [pc, #188]	@ (800189c <cmd_adc+0x1cc>)
 80017de:	4618      	mov	r0, r3
 80017e0:	f7fe fcfe 	bl	80001e0 <strcmp>
 80017e4:	4603      	mov	r3, r0
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d135      	bne.n	8001856 <cmd_adc+0x186>
    {
		uint16_t raw = adc_read_avg(16);
 80017ea:	2010      	movs	r0, #16
 80017ec:	f7ff fccc 	bl	8001188 <adc_read_avg>
 80017f0:	4603      	mov	r3, r0
 80017f2:	85fb      	strh	r3, [r7, #46]	@ 0x2e

        float temp_c = thermistor_beta_to_celsius(raw);
 80017f4:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80017f6:	4618      	mov	r0, r3
 80017f8:	f7ff fd42 	bl	8001280 <thermistor_beta_to_celsius>
 80017fc:	ed87 0a0a 	vstr	s0, [r7, #40]	@ 0x28

        if (!isfinite(temp_c)) {
 8001800:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001804:	eef0 7ae7 	vabs.f32	s15, s15
 8001808:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 80018a0 <cmd_adc+0x1d0>
 800180c:	eef4 7a47 	vcmp.f32	s15, s14
 8001810:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001814:	d903      	bls.n	800181e <cmd_adc+0x14e>
            console_printf("TEMP ERROR (NaN/Inf)\r\n");
 8001816:	4823      	ldr	r0, [pc, #140]	@ (80018a4 <cmd_adc+0x1d4>)
 8001818:	f7ff fdc6 	bl	80013a8 <console_printf>
            return;
 800181c:	e023      	b.n	8001866 <cmd_adc+0x196>
        }

        float r_ntc = adc_to_ntc_resistance(raw, 10000.0f);
 800181e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8001820:	ed9f 0a21 	vldr	s0, [pc, #132]	@ 80018a8 <cmd_adc+0x1d8>
 8001824:	4618      	mov	r0, r3
 8001826:	f7ff fceb 	bl	8001200 <adc_to_ntc_resistance>
 800182a:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24
        console_printf("ADC=%u  Rntc=%.0f ohm  Temp=%.2f C\r\n",
 800182e:	8dfe      	ldrh	r6, [r7, #46]	@ 0x2e
 8001830:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001832:	f7fe fea1 	bl	8000578 <__aeabi_f2d>
 8001836:	4604      	mov	r4, r0
 8001838:	460d      	mov	r5, r1
 800183a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800183c:	f7fe fe9c 	bl	8000578 <__aeabi_f2d>
 8001840:	4602      	mov	r2, r0
 8001842:	460b      	mov	r3, r1
 8001844:	e9cd 2300 	strd	r2, r3, [sp]
 8001848:	4622      	mov	r2, r4
 800184a:	462b      	mov	r3, r5
 800184c:	4631      	mov	r1, r6
 800184e:	4817      	ldr	r0, [pc, #92]	@ (80018ac <cmd_adc+0x1dc>)
 8001850:	f7ff fdaa 	bl	80013a8 <console_printf>
 8001854:	e002      	b.n	800185c <cmd_adc+0x18c>
                       raw, r_ntc, temp_c);
    }
    else
    {
        console_write("unknown adc command\r\n");
 8001856:	4816      	ldr	r0, [pc, #88]	@ (80018b0 <cmd_adc+0x1e0>)
 8001858:	f7ff fd90 	bl	800137c <console_write>
    }

	console_write("ok\r\n");
 800185c:	4815      	ldr	r0, [pc, #84]	@ (80018b4 <cmd_adc+0x1e4>)
 800185e:	f7ff fd8d 	bl	800137c <console_write>
    console_prompt();
 8001862:	f7ff fdbd 	bl	80013e0 <console_prompt>
}
 8001866:	3734      	adds	r7, #52	@ 0x34
 8001868:	46bd      	mov	sp, r7
 800186a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800186c:	0800965c 	.word	0x0800965c
 8001870:	0800968c 	.word	0x0800968c
 8001874:	08009694 	.word	0x08009694
 8001878:	080096a4 	.word	0x080096a4
 800187c:	080096ac 	.word	0x080096ac
 8001880:	080096bc 	.word	0x080096bc
 8001884:	080096c4 	.word	0x080096c4
 8001888:	080096d8 	.word	0x080096d8
 800188c:	00100101 	.word	0x00100101
 8001890:	080096e0 	.word	0x080096e0
 8001894:	08009700 	.word	0x08009700
 8001898:	08009704 	.word	0x08009704
 800189c:	0800971c 	.word	0x0800971c
 80018a0:	7f7fffff 	.word	0x7f7fffff
 80018a4:	08009724 	.word	0x08009724
 80018a8:	461c4000 	.word	0x461c4000
 80018ac:	0800973c 	.word	0x0800973c
 80018b0:	08009764 	.word	0x08009764
 80018b4:	08009634 	.word	0x08009634

080018b8 <cmd_led>:

static void cmd_led(int argc, char *argv[]) {
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b082      	sub	sp, #8
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]
 80018c0:	6039      	str	r1, [r7, #0]
	if (argc < 2) {
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	2b01      	cmp	r3, #1
 80018c6:	dc05      	bgt.n	80018d4 <cmd_led+0x1c>
		console_write("usage: led off|slow|fast\r\n");
 80018c8:	481d      	ldr	r0, [pc, #116]	@ (8001940 <cmd_led+0x88>)
 80018ca:	f7ff fd57 	bl	800137c <console_write>
		console_prompt();
 80018ce:	f7ff fd87 	bl	80013e0 <console_prompt>
		return;
 80018d2:	e032      	b.n	800193a <cmd_led+0x82>
	}

	if (strcmp(argv[1], "off") == 0) {
 80018d4:	683b      	ldr	r3, [r7, #0]
 80018d6:	3304      	adds	r3, #4
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	491a      	ldr	r1, [pc, #104]	@ (8001944 <cmd_led+0x8c>)
 80018dc:	4618      	mov	r0, r3
 80018de:	f7fe fc7f 	bl	80001e0 <strcmp>
 80018e2:	4603      	mov	r3, r0
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d103      	bne.n	80018f0 <cmd_led+0x38>
		led_set_mode(LED_MODE_OFF);
 80018e8:	2000      	movs	r0, #0
 80018ea:	f000 fa67 	bl	8001dbc <led_set_mode>
 80018ee:	e01f      	b.n	8001930 <cmd_led+0x78>
	} else if (strcmp(argv[1], "slow") == 0) {
 80018f0:	683b      	ldr	r3, [r7, #0]
 80018f2:	3304      	adds	r3, #4
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	4914      	ldr	r1, [pc, #80]	@ (8001948 <cmd_led+0x90>)
 80018f8:	4618      	mov	r0, r3
 80018fa:	f7fe fc71 	bl	80001e0 <strcmp>
 80018fe:	4603      	mov	r3, r0
 8001900:	2b00      	cmp	r3, #0
 8001902:	d103      	bne.n	800190c <cmd_led+0x54>
		led_set_mode(LED_MODE_SLOW);
 8001904:	2001      	movs	r0, #1
 8001906:	f000 fa59 	bl	8001dbc <led_set_mode>
 800190a:	e011      	b.n	8001930 <cmd_led+0x78>
	} else if (strcmp(argv[1], "fast") == 0) {
 800190c:	683b      	ldr	r3, [r7, #0]
 800190e:	3304      	adds	r3, #4
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	490e      	ldr	r1, [pc, #56]	@ (800194c <cmd_led+0x94>)
 8001914:	4618      	mov	r0, r3
 8001916:	f7fe fc63 	bl	80001e0 <strcmp>
 800191a:	4603      	mov	r3, r0
 800191c:	2b00      	cmp	r3, #0
 800191e:	d103      	bne.n	8001928 <cmd_led+0x70>
		led_set_mode(LED_MODE_FAST);
 8001920:	2002      	movs	r0, #2
 8001922:	f000 fa4b 	bl	8001dbc <led_set_mode>
 8001926:	e003      	b.n	8001930 <cmd_led+0x78>
	} else {
		console_write("invalid mode\r\n");
 8001928:	4809      	ldr	r0, [pc, #36]	@ (8001950 <cmd_led+0x98>)
 800192a:	f7ff fd27 	bl	800137c <console_write>
		return;
 800192e:	e004      	b.n	800193a <cmd_led+0x82>
	}

	console_write("ok\r\n");
 8001930:	4808      	ldr	r0, [pc, #32]	@ (8001954 <cmd_led+0x9c>)
 8001932:	f7ff fd23 	bl	800137c <console_write>
	console_prompt();
 8001936:	f7ff fd53 	bl	80013e0 <console_prompt>
}
 800193a:	3708      	adds	r7, #8
 800193c:	46bd      	mov	sp, r7
 800193e:	bd80      	pop	{r7, pc}
 8001940:	0800977c 	.word	0x0800977c
 8001944:	08009798 	.word	0x08009798
 8001948:	0800979c 	.word	0x0800979c
 800194c:	080097a4 	.word	0x080097a4
 8001950:	080097ac 	.word	0x080097ac
 8001954:	08009634 	.word	0x08009634

08001958 <cmd_help>:

static void cmd_help(int argc, char *argv[]) {
 8001958:	b580      	push	{r7, lr}
 800195a:	b084      	sub	sp, #16
 800195c:	af00      	add	r7, sp, #0
 800195e:	6078      	str	r0, [r7, #4]
 8001960:	6039      	str	r1, [r7, #0]
	(void) argc;
	(void) argv;

	for (size_t i = 0; i < CMD_COUNT; i++) {
 8001962:	2300      	movs	r3, #0
 8001964:	60fb      	str	r3, [r7, #12]
 8001966:	e01c      	b.n	80019a2 <cmd_help+0x4a>
		console_write(cmd_table[i].name);
 8001968:	4912      	ldr	r1, [pc, #72]	@ (80019b4 <cmd_help+0x5c>)
 800196a:	68fa      	ldr	r2, [r7, #12]
 800196c:	4613      	mov	r3, r2
 800196e:	005b      	lsls	r3, r3, #1
 8001970:	4413      	add	r3, r2
 8001972:	009b      	lsls	r3, r3, #2
 8001974:	440b      	add	r3, r1
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	4618      	mov	r0, r3
 800197a:	f7ff fcff 	bl	800137c <console_write>
		console_write(cmd_table[i].help);
 800197e:	490d      	ldr	r1, [pc, #52]	@ (80019b4 <cmd_help+0x5c>)
 8001980:	68fa      	ldr	r2, [r7, #12]
 8001982:	4613      	mov	r3, r2
 8001984:	005b      	lsls	r3, r3, #1
 8001986:	4413      	add	r3, r2
 8001988:	009b      	lsls	r3, r3, #2
 800198a:	440b      	add	r3, r1
 800198c:	3308      	adds	r3, #8
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	4618      	mov	r0, r3
 8001992:	f7ff fcf3 	bl	800137c <console_write>
		console_write("\r\n");
 8001996:	4808      	ldr	r0, [pc, #32]	@ (80019b8 <cmd_help+0x60>)
 8001998:	f7ff fcf0 	bl	800137c <console_write>
	for (size_t i = 0; i < CMD_COUNT; i++) {
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	3301      	adds	r3, #1
 80019a0:	60fb      	str	r3, [r7, #12]
 80019a2:	68fb      	ldr	r3, [r7, #12]
 80019a4:	2b04      	cmp	r3, #4
 80019a6:	d9df      	bls.n	8001968 <cmd_help+0x10>
	}

	console_prompt();
 80019a8:	f7ff fd1a 	bl	80013e0 <console_prompt>
}
 80019ac:	bf00      	nop
 80019ae:	3710      	adds	r7, #16
 80019b0:	46bd      	mov	sp, r7
 80019b2:	bd80      	pop	{r7, pc}
 80019b4:	080097ec 	.word	0x080097ec
 80019b8:	0800963c 	.word	0x0800963c

080019bc <cmd_uptime>:

static void cmd_uptime(int argc, char *argv[])
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b090      	sub	sp, #64	@ 0x40
 80019c0:	af02      	add	r7, sp, #8
 80019c2:	6078      	str	r0, [r7, #4]
 80019c4:	6039      	str	r1, [r7, #0]
    (void)argc;
    (void)argv;

    uint32_t ms = system_uptime_ms();
 80019c6:	f000 f9ed 	bl	8001da4 <system_uptime_ms>
 80019ca:	6378      	str	r0, [r7, #52]	@ 0x34

    char buf[32];

    uint32_t sec = ms / 1000;
 80019cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80019ce:	4a1c      	ldr	r2, [pc, #112]	@ (8001a40 <cmd_uptime+0x84>)
 80019d0:	fba2 2303 	umull	r2, r3, r2, r3
 80019d4:	099b      	lsrs	r3, r3, #6
 80019d6:	633b      	str	r3, [r7, #48]	@ 0x30
    uint32_t min = sec / 60;
 80019d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80019da:	4a1a      	ldr	r2, [pc, #104]	@ (8001a44 <cmd_uptime+0x88>)
 80019dc:	fba2 2303 	umull	r2, r3, r2, r3
 80019e0:	095b      	lsrs	r3, r3, #5
 80019e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    uint32_t hr  = min / 60;
 80019e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80019e6:	4a17      	ldr	r2, [pc, #92]	@ (8001a44 <cmd_uptime+0x88>)
 80019e8:	fba2 2303 	umull	r2, r3, r2, r3
 80019ec:	095b      	lsrs	r3, r3, #5
 80019ee:	62bb      	str	r3, [r7, #40]	@ 0x28

    snprintf(
 80019f0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80019f2:	4b14      	ldr	r3, [pc, #80]	@ (8001a44 <cmd_uptime+0x88>)
 80019f4:	fba3 2301 	umull	r2, r3, r3, r1
 80019f8:	095a      	lsrs	r2, r3, #5
 80019fa:	4613      	mov	r3, r2
 80019fc:	011b      	lsls	r3, r3, #4
 80019fe:	1a9b      	subs	r3, r3, r2
 8001a00:	009b      	lsls	r3, r3, #2
 8001a02:	1aca      	subs	r2, r1, r3
 8001a04:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001a06:	4b0f      	ldr	r3, [pc, #60]	@ (8001a44 <cmd_uptime+0x88>)
 8001a08:	fba3 1300 	umull	r1, r3, r3, r0
 8001a0c:	0959      	lsrs	r1, r3, #5
 8001a0e:	460b      	mov	r3, r1
 8001a10:	011b      	lsls	r3, r3, #4
 8001a12:	1a5b      	subs	r3, r3, r1
 8001a14:	009b      	lsls	r3, r3, #2
 8001a16:	1ac1      	subs	r1, r0, r3
 8001a18:	f107 0008 	add.w	r0, r7, #8
 8001a1c:	9101      	str	r1, [sp, #4]
 8001a1e:	9200      	str	r2, [sp, #0]
 8001a20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001a22:	4a09      	ldr	r2, [pc, #36]	@ (8001a48 <cmd_uptime+0x8c>)
 8001a24:	2120      	movs	r1, #32
 8001a26:	f005 fa97 	bl	8006f58 <sniprintf>
        hr,
        min % 60,
        sec % 60
    );

    console_write(buf);
 8001a2a:	f107 0308 	add.w	r3, r7, #8
 8001a2e:	4618      	mov	r0, r3
 8001a30:	f7ff fca4 	bl	800137c <console_write>

	console_prompt();
 8001a34:	f7ff fcd4 	bl	80013e0 <console_prompt>
}
 8001a38:	bf00      	nop
 8001a3a:	3738      	adds	r7, #56	@ 0x38
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	bd80      	pop	{r7, pc}
 8001a40:	10624dd3 	.word	0x10624dd3
 8001a44:	88888889 	.word	0x88888889
 8001a48:	080097bc 	.word	0x080097bc

08001a4c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b082      	sub	sp, #8
 8001a50:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001a52:	2300      	movs	r3, #0
 8001a54:	607b      	str	r3, [r7, #4]
 8001a56:	4b17      	ldr	r3, [pc, #92]	@ (8001ab4 <MX_DMA_Init+0x68>)
 8001a58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a5a:	4a16      	ldr	r2, [pc, #88]	@ (8001ab4 <MX_DMA_Init+0x68>)
 8001a5c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001a60:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a62:	4b14      	ldr	r3, [pc, #80]	@ (8001ab4 <MX_DMA_Init+0x68>)
 8001a64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a66:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001a6a:	607b      	str	r3, [r7, #4]
 8001a6c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001a6e:	2300      	movs	r3, #0
 8001a70:	603b      	str	r3, [r7, #0]
 8001a72:	4b10      	ldr	r3, [pc, #64]	@ (8001ab4 <MX_DMA_Init+0x68>)
 8001a74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a76:	4a0f      	ldr	r2, [pc, #60]	@ (8001ab4 <MX_DMA_Init+0x68>)
 8001a78:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001a7c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a7e:	4b0d      	ldr	r3, [pc, #52]	@ (8001ab4 <MX_DMA_Init+0x68>)
 8001a80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a82:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001a86:	603b      	str	r3, [r7, #0]
 8001a88:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	2100      	movs	r1, #0
 8001a8e:	2010      	movs	r0, #16
 8001a90:	f001 fc65 	bl	800335e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001a94:	2010      	movs	r0, #16
 8001a96:	f001 fc7e 	bl	8003396 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	2100      	movs	r1, #0
 8001a9e:	2038      	movs	r0, #56	@ 0x38
 8001aa0:	f001 fc5d 	bl	800335e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001aa4:	2038      	movs	r0, #56	@ 0x38
 8001aa6:	f001 fc76 	bl	8003396 <HAL_NVIC_EnableIRQ>

}
 8001aaa:	bf00      	nop
 8001aac:	3708      	adds	r7, #8
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	bd80      	pop	{r7, pc}
 8001ab2:	bf00      	nop
 8001ab4:	40023800 	.word	0x40023800

08001ab8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b08a      	sub	sp, #40	@ 0x28
 8001abc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001abe:	f107 0314 	add.w	r3, r7, #20
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	601a      	str	r2, [r3, #0]
 8001ac6:	605a      	str	r2, [r3, #4]
 8001ac8:	609a      	str	r2, [r3, #8]
 8001aca:	60da      	str	r2, [r3, #12]
 8001acc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ace:	2300      	movs	r3, #0
 8001ad0:	613b      	str	r3, [r7, #16]
 8001ad2:	4b31      	ldr	r3, [pc, #196]	@ (8001b98 <MX_GPIO_Init+0xe0>)
 8001ad4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ad6:	4a30      	ldr	r2, [pc, #192]	@ (8001b98 <MX_GPIO_Init+0xe0>)
 8001ad8:	f043 0304 	orr.w	r3, r3, #4
 8001adc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ade:	4b2e      	ldr	r3, [pc, #184]	@ (8001b98 <MX_GPIO_Init+0xe0>)
 8001ae0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ae2:	f003 0304 	and.w	r3, r3, #4
 8001ae6:	613b      	str	r3, [r7, #16]
 8001ae8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001aea:	2300      	movs	r3, #0
 8001aec:	60fb      	str	r3, [r7, #12]
 8001aee:	4b2a      	ldr	r3, [pc, #168]	@ (8001b98 <MX_GPIO_Init+0xe0>)
 8001af0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001af2:	4a29      	ldr	r2, [pc, #164]	@ (8001b98 <MX_GPIO_Init+0xe0>)
 8001af4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001af8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001afa:	4b27      	ldr	r3, [pc, #156]	@ (8001b98 <MX_GPIO_Init+0xe0>)
 8001afc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001afe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001b02:	60fb      	str	r3, [r7, #12]
 8001b04:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b06:	2300      	movs	r3, #0
 8001b08:	60bb      	str	r3, [r7, #8]
 8001b0a:	4b23      	ldr	r3, [pc, #140]	@ (8001b98 <MX_GPIO_Init+0xe0>)
 8001b0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b0e:	4a22      	ldr	r2, [pc, #136]	@ (8001b98 <MX_GPIO_Init+0xe0>)
 8001b10:	f043 0301 	orr.w	r3, r3, #1
 8001b14:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b16:	4b20      	ldr	r3, [pc, #128]	@ (8001b98 <MX_GPIO_Init+0xe0>)
 8001b18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b1a:	f003 0301 	and.w	r3, r3, #1
 8001b1e:	60bb      	str	r3, [r7, #8]
 8001b20:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b22:	2300      	movs	r3, #0
 8001b24:	607b      	str	r3, [r7, #4]
 8001b26:	4b1c      	ldr	r3, [pc, #112]	@ (8001b98 <MX_GPIO_Init+0xe0>)
 8001b28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b2a:	4a1b      	ldr	r2, [pc, #108]	@ (8001b98 <MX_GPIO_Init+0xe0>)
 8001b2c:	f043 0302 	orr.w	r3, r3, #2
 8001b30:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b32:	4b19      	ldr	r3, [pc, #100]	@ (8001b98 <MX_GPIO_Init+0xe0>)
 8001b34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b36:	f003 0302 	and.w	r3, r3, #2
 8001b3a:	607b      	str	r3, [r7, #4]
 8001b3c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001b3e:	2200      	movs	r2, #0
 8001b40:	2120      	movs	r1, #32
 8001b42:	4816      	ldr	r0, [pc, #88]	@ (8001b9c <MX_GPIO_Init+0xe4>)
 8001b44:	f002 f9e0 	bl	8003f08 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001b48:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001b4c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001b4e:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001b52:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b54:	2300      	movs	r3, #0
 8001b56:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001b58:	f107 0314 	add.w	r3, r7, #20
 8001b5c:	4619      	mov	r1, r3
 8001b5e:	4810      	ldr	r0, [pc, #64]	@ (8001ba0 <MX_GPIO_Init+0xe8>)
 8001b60:	f002 f836 	bl	8003bd0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001b64:	2320      	movs	r3, #32
 8001b66:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b68:	2301      	movs	r3, #1
 8001b6a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b6c:	2300      	movs	r3, #0
 8001b6e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b70:	2300      	movs	r3, #0
 8001b72:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001b74:	f107 0314 	add.w	r3, r7, #20
 8001b78:	4619      	mov	r1, r3
 8001b7a:	4808      	ldr	r0, [pc, #32]	@ (8001b9c <MX_GPIO_Init+0xe4>)
 8001b7c:	f002 f828 	bl	8003bd0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001b80:	2200      	movs	r2, #0
 8001b82:	2100      	movs	r1, #0
 8001b84:	2028      	movs	r0, #40	@ 0x28
 8001b86:	f001 fbea 	bl	800335e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001b8a:	2028      	movs	r0, #40	@ 0x28
 8001b8c:	f001 fc03 	bl	8003396 <HAL_NVIC_EnableIRQ>

}
 8001b90:	bf00      	nop
 8001b92:	3728      	adds	r7, #40	@ 0x28
 8001b94:	46bd      	mov	sp, r7
 8001b96:	bd80      	pop	{r7, pc}
 8001b98:	40023800 	.word	0x40023800
 8001b9c:	40020000 	.word	0x40020000
 8001ba0:	40020800 	.word	0x40020800

08001ba4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b082      	sub	sp, #8
 8001ba8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001baa:	f000 fcab 	bl	8002504 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001bae:	f000 f859 	bl	8001c64 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001bb2:	f7ff ff81 	bl	8001ab8 <MX_GPIO_Init>
  MX_DMA_Init();
 8001bb6:	f7ff ff49 	bl	8001a4c <MX_DMA_Init>
  MX_TIM2_Init();
 8001bba:	f000 fb5b 	bl	8002274 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 8001bbe:	f000 fbcb 	bl	8002358 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8001bc2:	f7ff f99f 	bl	8000f04 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */

	console_init();
 8001bc6:	f7ff fc75 	bl	80014b4 <console_init>
	adc_app_init();
 8001bca:	f7ff fa65 	bl	8001098 <adc_app_init>

	HAL_TIM_Base_Start_IT(&htim2);
 8001bce:	4822      	ldr	r0, [pc, #136]	@ (8001c58 <main+0xb4>)
 8001bd0:	f002 feb4 	bl	800493c <HAL_TIM_Base_Start_IT>
  /* USER CODE BEGIN WHILE */
	while (1) {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		uint32_t now = system_tick_ms;
 8001bd4:	4b21      	ldr	r3, [pc, #132]	@ (8001c5c <main+0xb8>)
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	603b      	str	r3, [r7, #0]

		for (int i = 0; i < TASK_COUNT; i++) {
 8001bda:	2300      	movs	r3, #0
 8001bdc:	607b      	str	r3, [r7, #4]
 8001bde:	e036      	b.n	8001c4e <main+0xaa>
			if (tasks[i].period_ms == 0
 8001be0:	491f      	ldr	r1, [pc, #124]	@ (8001c60 <main+0xbc>)
 8001be2:	687a      	ldr	r2, [r7, #4]
 8001be4:	4613      	mov	r3, r2
 8001be6:	005b      	lsls	r3, r3, #1
 8001be8:	4413      	add	r3, r2
 8001bea:	009b      	lsls	r3, r3, #2
 8001bec:	440b      	add	r3, r1
 8001bee:	3304      	adds	r3, #4
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d015      	beq.n	8001c22 <main+0x7e>
					|| (now - tasks[i].last_run_ms) >= tasks[i].period_ms) {
 8001bf6:	491a      	ldr	r1, [pc, #104]	@ (8001c60 <main+0xbc>)
 8001bf8:	687a      	ldr	r2, [r7, #4]
 8001bfa:	4613      	mov	r3, r2
 8001bfc:	005b      	lsls	r3, r3, #1
 8001bfe:	4413      	add	r3, r2
 8001c00:	009b      	lsls	r3, r3, #2
 8001c02:	440b      	add	r3, r1
 8001c04:	3308      	adds	r3, #8
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	683a      	ldr	r2, [r7, #0]
 8001c0a:	1ad1      	subs	r1, r2, r3
 8001c0c:	4814      	ldr	r0, [pc, #80]	@ (8001c60 <main+0xbc>)
 8001c0e:	687a      	ldr	r2, [r7, #4]
 8001c10:	4613      	mov	r3, r2
 8001c12:	005b      	lsls	r3, r3, #1
 8001c14:	4413      	add	r3, r2
 8001c16:	009b      	lsls	r3, r3, #2
 8001c18:	4403      	add	r3, r0
 8001c1a:	3304      	adds	r3, #4
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	4299      	cmp	r1, r3
 8001c20:	d312      	bcc.n	8001c48 <main+0xa4>
				tasks[i].last_run_ms = now;
 8001c22:	490f      	ldr	r1, [pc, #60]	@ (8001c60 <main+0xbc>)
 8001c24:	687a      	ldr	r2, [r7, #4]
 8001c26:	4613      	mov	r3, r2
 8001c28:	005b      	lsls	r3, r3, #1
 8001c2a:	4413      	add	r3, r2
 8001c2c:	009b      	lsls	r3, r3, #2
 8001c2e:	440b      	add	r3, r1
 8001c30:	3308      	adds	r3, #8
 8001c32:	683a      	ldr	r2, [r7, #0]
 8001c34:	601a      	str	r2, [r3, #0]
				tasks[i].fn();
 8001c36:	490a      	ldr	r1, [pc, #40]	@ (8001c60 <main+0xbc>)
 8001c38:	687a      	ldr	r2, [r7, #4]
 8001c3a:	4613      	mov	r3, r2
 8001c3c:	005b      	lsls	r3, r3, #1
 8001c3e:	4413      	add	r3, r2
 8001c40:	009b      	lsls	r3, r3, #2
 8001c42:	440b      	add	r3, r1
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	4798      	blx	r3
		for (int i = 0; i < TASK_COUNT; i++) {
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	3301      	adds	r3, #1
 8001c4c:	607b      	str	r3, [r7, #4]
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	2b03      	cmp	r3, #3
 8001c52:	ddc5      	ble.n	8001be0 <main+0x3c>
	while (1) {
 8001c54:	e7be      	b.n	8001bd4 <main+0x30>
 8001c56:	bf00      	nop
 8001c58:	200003f4 	.word	0x200003f4
 8001c5c:	200003ec 	.word	0x200003ec
 8001c60:	20000010 	.word	0x20000010

08001c64 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b094      	sub	sp, #80	@ 0x50
 8001c68:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001c6a:	f107 0320 	add.w	r3, r7, #32
 8001c6e:	2230      	movs	r2, #48	@ 0x30
 8001c70:	2100      	movs	r1, #0
 8001c72:	4618      	mov	r0, r3
 8001c74:	f005 fa26 	bl	80070c4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001c78:	f107 030c 	add.w	r3, r7, #12
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	601a      	str	r2, [r3, #0]
 8001c80:	605a      	str	r2, [r3, #4]
 8001c82:	609a      	str	r2, [r3, #8]
 8001c84:	60da      	str	r2, [r3, #12]
 8001c86:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c88:	2300      	movs	r3, #0
 8001c8a:	60bb      	str	r3, [r7, #8]
 8001c8c:	4b28      	ldr	r3, [pc, #160]	@ (8001d30 <SystemClock_Config+0xcc>)
 8001c8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c90:	4a27      	ldr	r2, [pc, #156]	@ (8001d30 <SystemClock_Config+0xcc>)
 8001c92:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001c96:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c98:	4b25      	ldr	r3, [pc, #148]	@ (8001d30 <SystemClock_Config+0xcc>)
 8001c9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c9c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ca0:	60bb      	str	r3, [r7, #8]
 8001ca2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001ca4:	2300      	movs	r3, #0
 8001ca6:	607b      	str	r3, [r7, #4]
 8001ca8:	4b22      	ldr	r3, [pc, #136]	@ (8001d34 <SystemClock_Config+0xd0>)
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	4a21      	ldr	r2, [pc, #132]	@ (8001d34 <SystemClock_Config+0xd0>)
 8001cae:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001cb2:	6013      	str	r3, [r2, #0]
 8001cb4:	4b1f      	ldr	r3, [pc, #124]	@ (8001d34 <SystemClock_Config+0xd0>)
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001cbc:	607b      	str	r3, [r7, #4]
 8001cbe:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001cc0:	2302      	movs	r3, #2
 8001cc2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001cc4:	2301      	movs	r3, #1
 8001cc6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001cc8:	2310      	movs	r3, #16
 8001cca:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001ccc:	2302      	movs	r3, #2
 8001cce:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001cd4:	2310      	movs	r3, #16
 8001cd6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001cd8:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001cdc:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001cde:	2304      	movs	r3, #4
 8001ce0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001ce2:	2304      	movs	r3, #4
 8001ce4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001ce6:	f107 0320 	add.w	r3, r7, #32
 8001cea:	4618      	mov	r0, r3
 8001cec:	f002 f93e 	bl	8003f6c <HAL_RCC_OscConfig>
 8001cf0:	4603      	mov	r3, r0
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d001      	beq.n	8001cfa <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001cf6:	f000 f93d 	bl	8001f74 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001cfa:	230f      	movs	r3, #15
 8001cfc:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001cfe:	2302      	movs	r3, #2
 8001d00:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001d02:	2300      	movs	r3, #0
 8001d04:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001d06:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001d0a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001d10:	f107 030c 	add.w	r3, r7, #12
 8001d14:	2102      	movs	r1, #2
 8001d16:	4618      	mov	r0, r3
 8001d18:	f002 fba0 	bl	800445c <HAL_RCC_ClockConfig>
 8001d1c:	4603      	mov	r3, r0
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d001      	beq.n	8001d26 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001d22:	f000 f927 	bl	8001f74 <Error_Handler>
  }
}
 8001d26:	bf00      	nop
 8001d28:	3750      	adds	r7, #80	@ 0x50
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	bd80      	pop	{r7, pc}
 8001d2e:	bf00      	nop
 8001d30:	40023800 	.word	0x40023800
 8001d34:	40007000 	.word	0x40007000

08001d38 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8001d38:	b480      	push	{r7}
 8001d3a:	b083      	sub	sp, #12
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	4603      	mov	r3, r0
 8001d40:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == B1_Pin) {
 8001d42:	88fb      	ldrh	r3, [r7, #6]
 8001d44:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001d48:	d10b      	bne.n	8001d62 <HAL_GPIO_EXTI_Callback+0x2a>
		if (!button.pending) {
 8001d4a:	4b09      	ldr	r3, [pc, #36]	@ (8001d70 <HAL_GPIO_EXTI_Callback+0x38>)
 8001d4c:	781b      	ldrb	r3, [r3, #0]
 8001d4e:	b2db      	uxtb	r3, r3
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d106      	bne.n	8001d62 <HAL_GPIO_EXTI_Callback+0x2a>
			button.pending = 1;
 8001d54:	4b06      	ldr	r3, [pc, #24]	@ (8001d70 <HAL_GPIO_EXTI_Callback+0x38>)
 8001d56:	2201      	movs	r2, #1
 8001d58:	701a      	strb	r2, [r3, #0]
			button.timestamp_ms = system_tick_ms;
 8001d5a:	4b06      	ldr	r3, [pc, #24]	@ (8001d74 <HAL_GPIO_EXTI_Callback+0x3c>)
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	4a04      	ldr	r2, [pc, #16]	@ (8001d70 <HAL_GPIO_EXTI_Callback+0x38>)
 8001d60:	6053      	str	r3, [r2, #4]
		}
	}
}
 8001d62:	bf00      	nop
 8001d64:	370c      	adds	r7, #12
 8001d66:	46bd      	mov	sp, r7
 8001d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6c:	4770      	bx	lr
 8001d6e:	bf00      	nop
 8001d70:	200003e4 	.word	0x200003e4
 8001d74:	200003ec 	.word	0x200003ec

08001d78 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001d78:	b480      	push	{r7}
 8001d7a:	b083      	sub	sp, #12
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM2) {
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001d88:	d104      	bne.n	8001d94 <HAL_TIM_PeriodElapsedCallback+0x1c>
		system_tick_ms++;
 8001d8a:	4b05      	ldr	r3, [pc, #20]	@ (8001da0 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	3301      	adds	r3, #1
 8001d90:	4a03      	ldr	r2, [pc, #12]	@ (8001da0 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8001d92:	6013      	str	r3, [r2, #0]
	}
}
 8001d94:	bf00      	nop
 8001d96:	370c      	adds	r7, #12
 8001d98:	46bd      	mov	sp, r7
 8001d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9e:	4770      	bx	lr
 8001da0:	200003ec 	.word	0x200003ec

08001da4 <system_uptime_ms>:

uint32_t system_uptime_ms(void) {
 8001da4:	b480      	push	{r7}
 8001da6:	af00      	add	r7, sp, #0
	return system_tick_ms;
 8001da8:	4b03      	ldr	r3, [pc, #12]	@ (8001db8 <system_uptime_ms+0x14>)
 8001daa:	681b      	ldr	r3, [r3, #0]
}
 8001dac:	4618      	mov	r0, r3
 8001dae:	46bd      	mov	sp, r7
 8001db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db4:	4770      	bx	lr
 8001db6:	bf00      	nop
 8001db8:	200003ec 	.word	0x200003ec

08001dbc <led_set_mode>:

void led_set_mode(led_mode_t mode) {
 8001dbc:	b480      	push	{r7}
 8001dbe:	b083      	sub	sp, #12
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	4603      	mov	r3, r0
 8001dc4:	71fb      	strb	r3, [r7, #7]
	led.mode = mode;
 8001dc6:	4a04      	ldr	r2, [pc, #16]	@ (8001dd8 <led_set_mode+0x1c>)
 8001dc8:	79fb      	ldrb	r3, [r7, #7]
 8001dca:	7013      	strb	r3, [r2, #0]
}
 8001dcc:	bf00      	nop
 8001dce:	370c      	adds	r7, #12
 8001dd0:	46bd      	mov	sp, r7
 8001dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd6:	4770      	bx	lr
 8001dd8:	20000000 	.word	0x20000000

08001ddc <led_get_mode>:

led_mode_t led_get_mode(void) {
 8001ddc:	b480      	push	{r7}
 8001dde:	af00      	add	r7, sp, #0
	return led.mode;
 8001de0:	4b03      	ldr	r3, [pc, #12]	@ (8001df0 <led_get_mode+0x14>)
 8001de2:	781b      	ldrb	r3, [r3, #0]
}
 8001de4:	4618      	mov	r0, r3
 8001de6:	46bd      	mov	sp, r7
 8001de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dec:	4770      	bx	lr
 8001dee:	bf00      	nop
 8001df0:	20000000 	.word	0x20000000

08001df4 <led_mode_str>:

const char* led_mode_str(led_mode_t mode) {
 8001df4:	b480      	push	{r7}
 8001df6:	b083      	sub	sp, #12
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	4603      	mov	r3, r0
 8001dfc:	71fb      	strb	r3, [r7, #7]
	switch (mode) {
 8001dfe:	79fb      	ldrb	r3, [r7, #7]
 8001e00:	2b02      	cmp	r3, #2
 8001e02:	d00a      	beq.n	8001e1a <led_mode_str+0x26>
 8001e04:	2b02      	cmp	r3, #2
 8001e06:	dc0a      	bgt.n	8001e1e <led_mode_str+0x2a>
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d002      	beq.n	8001e12 <led_mode_str+0x1e>
 8001e0c:	2b01      	cmp	r3, #1
 8001e0e:	d002      	beq.n	8001e16 <led_mode_str+0x22>
 8001e10:	e005      	b.n	8001e1e <led_mode_str+0x2a>
	case LED_MODE_OFF:
		return "off";
 8001e12:	4b06      	ldr	r3, [pc, #24]	@ (8001e2c <led_mode_str+0x38>)
 8001e14:	e004      	b.n	8001e20 <led_mode_str+0x2c>
	case LED_MODE_SLOW:
		return "slow";
 8001e16:	4b06      	ldr	r3, [pc, #24]	@ (8001e30 <led_mode_str+0x3c>)
 8001e18:	e002      	b.n	8001e20 <led_mode_str+0x2c>
	case LED_MODE_FAST:
		return "fast";
 8001e1a:	4b06      	ldr	r3, [pc, #24]	@ (8001e34 <led_mode_str+0x40>)
 8001e1c:	e000      	b.n	8001e20 <led_mode_str+0x2c>
	default:
		return "unknown";
 8001e1e:	4b06      	ldr	r3, [pc, #24]	@ (8001e38 <led_mode_str+0x44>)
	}
}
 8001e20:	4618      	mov	r0, r3
 8001e22:	370c      	adds	r7, #12
 8001e24:	46bd      	mov	sp, r7
 8001e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2a:	4770      	bx	lr
 8001e2c:	080097d0 	.word	0x080097d0
 8001e30:	080097d4 	.word	0x080097d4
 8001e34:	080097dc 	.word	0x080097dc
 8001e38:	080097e4 	.word	0x080097e4

08001e3c <led_update>:

void led_update(led_ctrl_t *ctrl, uint32_t now_ms) {
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	b082      	sub	sp, #8
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	6078      	str	r0, [r7, #4]
 8001e44:	6039      	str	r1, [r7, #0]
	switch (ctrl->mode) {
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	781b      	ldrb	r3, [r3, #0]
 8001e4a:	2b02      	cmp	r3, #2
 8001e4c:	d014      	beq.n	8001e78 <led_update+0x3c>
 8001e4e:	2b02      	cmp	r3, #2
 8001e50:	dc16      	bgt.n	8001e80 <led_update+0x44>
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d002      	beq.n	8001e5c <led_update+0x20>
 8001e56:	2b01      	cmp	r3, #1
 8001e58:	d009      	beq.n	8001e6e <led_update+0x32>
 8001e5a:	e011      	b.n	8001e80 <led_update+0x44>
	case LED_MODE_OFF:
		HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	2120      	movs	r1, #32
 8001e60:	481a      	ldr	r0, [pc, #104]	@ (8001ecc <led_update+0x90>)
 8001e62:	f002 f851 	bl	8003f08 <HAL_GPIO_WritePin>
		ctrl->led_on = 0;
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	2200      	movs	r2, #0
 8001e6a:	731a      	strb	r2, [r3, #12]
		break;
 8001e6c:	e008      	b.n	8001e80 <led_update+0x44>

	case LED_MODE_SLOW:
		ctrl->interval_ms = 500;
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8001e74:	609a      	str	r2, [r3, #8]
		break;
 8001e76:	e003      	b.n	8001e80 <led_update+0x44>

	case LED_MODE_FAST:
		ctrl->interval_ms = 100;
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	2264      	movs	r2, #100	@ 0x64
 8001e7c:	609a      	str	r2, [r3, #8]
		break;
 8001e7e:	bf00      	nop
	}

	if (ctrl->mode != LED_MODE_OFF) {
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	781b      	ldrb	r3, [r3, #0]
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d01d      	beq.n	8001ec4 <led_update+0x88>
		if ((now_ms - ctrl->last_toggle_ms) >= ctrl->interval_ms) {
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	685b      	ldr	r3, [r3, #4]
 8001e8c:	683a      	ldr	r2, [r7, #0]
 8001e8e:	1ad2      	subs	r2, r2, r3
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	689b      	ldr	r3, [r3, #8]
 8001e94:	429a      	cmp	r2, r3
 8001e96:	d315      	bcc.n	8001ec4 <led_update+0x88>
			ctrl->last_toggle_ms = now_ms;
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	683a      	ldr	r2, [r7, #0]
 8001e9c:	605a      	str	r2, [r3, #4]
			ctrl->led_on ^= 1;
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	7b1b      	ldrb	r3, [r3, #12]
 8001ea2:	f083 0301 	eor.w	r3, r3, #1
 8001ea6:	b2da      	uxtb	r2, r3
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	731a      	strb	r2, [r3, #12]
			HAL_GPIO_WritePin(
			LD2_GPIO_Port,
			LD2_Pin, ctrl->led_on ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	7b1b      	ldrb	r3, [r3, #12]
			HAL_GPIO_WritePin(
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	bf14      	ite	ne
 8001eb4:	2301      	movne	r3, #1
 8001eb6:	2300      	moveq	r3, #0
 8001eb8:	b2db      	uxtb	r3, r3
 8001eba:	461a      	mov	r2, r3
 8001ebc:	2120      	movs	r1, #32
 8001ebe:	4803      	ldr	r0, [pc, #12]	@ (8001ecc <led_update+0x90>)
 8001ec0:	f002 f822 	bl	8003f08 <HAL_GPIO_WritePin>
		}
	}
}
 8001ec4:	bf00      	nop
 8001ec6:	3708      	adds	r7, #8
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	bd80      	pop	{r7, pc}
 8001ecc:	40020000 	.word	0x40020000

08001ed0 <button_debounce_update>:

uint8_t button_debounce_update(void) {
 8001ed0:	b580      	push	{r7, lr}
 8001ed2:	af00      	add	r7, sp, #0
	if (button.pending) {
 8001ed4:	4b0d      	ldr	r3, [pc, #52]	@ (8001f0c <button_debounce_update+0x3c>)
 8001ed6:	781b      	ldrb	r3, [r3, #0]
 8001ed8:	b2db      	uxtb	r3, r3
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d013      	beq.n	8001f06 <button_debounce_update+0x36>
		if ((system_tick_ms - button.timestamp_ms) >= DEBOUNCE_MS) {
 8001ede:	4b0c      	ldr	r3, [pc, #48]	@ (8001f10 <button_debounce_update+0x40>)
 8001ee0:	681a      	ldr	r2, [r3, #0]
 8001ee2:	4b0a      	ldr	r3, [pc, #40]	@ (8001f0c <button_debounce_update+0x3c>)
 8001ee4:	685b      	ldr	r3, [r3, #4]
 8001ee6:	1ad3      	subs	r3, r2, r3
 8001ee8:	2b31      	cmp	r3, #49	@ 0x31
 8001eea:	d90c      	bls.n	8001f06 <button_debounce_update+0x36>
			button.pending = 0;
 8001eec:	4b07      	ldr	r3, [pc, #28]	@ (8001f0c <button_debounce_update+0x3c>)
 8001eee:	2200      	movs	r2, #0
 8001ef0:	701a      	strb	r2, [r3, #0]

			if (HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) == GPIO_PIN_RESET) {
 8001ef2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001ef6:	4807      	ldr	r0, [pc, #28]	@ (8001f14 <button_debounce_update+0x44>)
 8001ef8:	f001 ffee 	bl	8003ed8 <HAL_GPIO_ReadPin>
 8001efc:	4603      	mov	r3, r0
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d101      	bne.n	8001f06 <button_debounce_update+0x36>
				return 1;  // Valid press
 8001f02:	2301      	movs	r3, #1
 8001f04:	e000      	b.n	8001f08 <button_debounce_update+0x38>
			}
		}
	}
	return 0;
 8001f06:	2300      	movs	r3, #0
}
 8001f08:	4618      	mov	r0, r3
 8001f0a:	bd80      	pop	{r7, pc}
 8001f0c:	200003e4 	.word	0x200003e4
 8001f10:	200003ec 	.word	0x200003ec
 8001f14:	40020800 	.word	0x40020800

08001f18 <task_led>:

void task_led(void) {
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	af00      	add	r7, sp, #0
	led_update(&led, system_tick_ms);
 8001f1c:	4b03      	ldr	r3, [pc, #12]	@ (8001f2c <task_led+0x14>)
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	4619      	mov	r1, r3
 8001f22:	4803      	ldr	r0, [pc, #12]	@ (8001f30 <task_led+0x18>)
 8001f24:	f7ff ff8a 	bl	8001e3c <led_update>
}
 8001f28:	bf00      	nop
 8001f2a:	bd80      	pop	{r7, pc}
 8001f2c:	200003ec 	.word	0x200003ec
 8001f30:	20000000 	.word	0x20000000

08001f34 <task_button>:

void task_button(void) {
 8001f34:	b580      	push	{r7, lr}
 8001f36:	af00      	add	r7, sp, #0
	if (button_debounce_update()) {
 8001f38:	f7ff ffca 	bl	8001ed0 <button_debounce_update>
 8001f3c:	4603      	mov	r3, r0
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d00c      	beq.n	8001f5c <task_button+0x28>
		led.mode++;
 8001f42:	4b07      	ldr	r3, [pc, #28]	@ (8001f60 <task_button+0x2c>)
 8001f44:	781b      	ldrb	r3, [r3, #0]
 8001f46:	3301      	adds	r3, #1
 8001f48:	b2da      	uxtb	r2, r3
 8001f4a:	4b05      	ldr	r3, [pc, #20]	@ (8001f60 <task_button+0x2c>)
 8001f4c:	701a      	strb	r2, [r3, #0]
		if (led.mode > LED_MODE_FAST) {
 8001f4e:	4b04      	ldr	r3, [pc, #16]	@ (8001f60 <task_button+0x2c>)
 8001f50:	781b      	ldrb	r3, [r3, #0]
 8001f52:	2b02      	cmp	r3, #2
 8001f54:	d902      	bls.n	8001f5c <task_button+0x28>
			led.mode = LED_MODE_OFF;
 8001f56:	4b02      	ldr	r3, [pc, #8]	@ (8001f60 <task_button+0x2c>)
 8001f58:	2200      	movs	r2, #0
 8001f5a:	701a      	strb	r2, [r3, #0]
		}
	}
}
 8001f5c:	bf00      	nop
 8001f5e:	bd80      	pop	{r7, pc}
 8001f60:	20000000 	.word	0x20000000

08001f64 <task_idle>:

void task_idle(void) {
 8001f64:	b480      	push	{r7}
 8001f66:	af00      	add	r7, sp, #0
	__WFI();  // Sleep until next interrupt
 8001f68:	bf30      	wfi
}
 8001f6a:	bf00      	nop
 8001f6c:	46bd      	mov	sp, r7
 8001f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f72:	4770      	bx	lr

08001f74 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f74:	b480      	push	{r7}
 8001f76:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001f78:	b672      	cpsid	i
}
 8001f7a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001f7c:	bf00      	nop
 8001f7e:	e7fd      	b.n	8001f7c <Error_Handler+0x8>

08001f80 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f80:	b580      	push	{r7, lr}
 8001f82:	b082      	sub	sp, #8
 8001f84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f86:	2300      	movs	r3, #0
 8001f88:	607b      	str	r3, [r7, #4]
 8001f8a:	4b10      	ldr	r3, [pc, #64]	@ (8001fcc <HAL_MspInit+0x4c>)
 8001f8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f8e:	4a0f      	ldr	r2, [pc, #60]	@ (8001fcc <HAL_MspInit+0x4c>)
 8001f90:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001f94:	6453      	str	r3, [r2, #68]	@ 0x44
 8001f96:	4b0d      	ldr	r3, [pc, #52]	@ (8001fcc <HAL_MspInit+0x4c>)
 8001f98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f9a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001f9e:	607b      	str	r3, [r7, #4]
 8001fa0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	603b      	str	r3, [r7, #0]
 8001fa6:	4b09      	ldr	r3, [pc, #36]	@ (8001fcc <HAL_MspInit+0x4c>)
 8001fa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001faa:	4a08      	ldr	r2, [pc, #32]	@ (8001fcc <HAL_MspInit+0x4c>)
 8001fac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001fb0:	6413      	str	r3, [r2, #64]	@ 0x40
 8001fb2:	4b06      	ldr	r3, [pc, #24]	@ (8001fcc <HAL_MspInit+0x4c>)
 8001fb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fb6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001fba:	603b      	str	r3, [r7, #0]
 8001fbc:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001fbe:	2007      	movs	r0, #7
 8001fc0:	f001 f9c2 	bl	8003348 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001fc4:	bf00      	nop
 8001fc6:	3708      	adds	r7, #8
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	bd80      	pop	{r7, pc}
 8001fcc:	40023800 	.word	0x40023800

08001fd0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001fd0:	b480      	push	{r7}
 8001fd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1) {
 8001fd4:	bf00      	nop
 8001fd6:	e7fd      	b.n	8001fd4 <NMI_Handler+0x4>

08001fd8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001fd8:	b480      	push	{r7}
 8001fda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001fdc:	bf00      	nop
 8001fde:	e7fd      	b.n	8001fdc <HardFault_Handler+0x4>

08001fe0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001fe0:	b480      	push	{r7}
 8001fe2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001fe4:	bf00      	nop
 8001fe6:	e7fd      	b.n	8001fe4 <MemManage_Handler+0x4>

08001fe8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001fe8:	b480      	push	{r7}
 8001fea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001fec:	bf00      	nop
 8001fee:	e7fd      	b.n	8001fec <BusFault_Handler+0x4>

08001ff0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ff0:	b480      	push	{r7}
 8001ff2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ff4:	bf00      	nop
 8001ff6:	e7fd      	b.n	8001ff4 <UsageFault_Handler+0x4>

08001ff8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ff8:	b480      	push	{r7}
 8001ffa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001ffc:	bf00      	nop
 8001ffe:	46bd      	mov	sp, r7
 8002000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002004:	4770      	bx	lr

08002006 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002006:	b480      	push	{r7}
 8002008:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800200a:	bf00      	nop
 800200c:	46bd      	mov	sp, r7
 800200e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002012:	4770      	bx	lr

08002014 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002014:	b480      	push	{r7}
 8002016:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002018:	bf00      	nop
 800201a:	46bd      	mov	sp, r7
 800201c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002020:	4770      	bx	lr

08002022 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002022:	b580      	push	{r7, lr}
 8002024:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002026:	f000 fabf 	bl	80025a8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800202a:	bf00      	nop
 800202c:	bd80      	pop	{r7, pc}
	...

08002030 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8002034:	4802      	ldr	r0, [pc, #8]	@ (8002040 <DMA1_Stream5_IRQHandler+0x10>)
 8002036:	f001 fb61 	bl	80036fc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800203a:	bf00      	nop
 800203c:	bd80      	pop	{r7, pc}
 800203e:	bf00      	nop
 8002040:	20000484 	.word	0x20000484

08002044 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002044:	b580      	push	{r7, lr}
 8002046:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002048:	4802      	ldr	r0, [pc, #8]	@ (8002054 <TIM2_IRQHandler+0x10>)
 800204a:	f002 fcd9 	bl	8004a00 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800204e:	bf00      	nop
 8002050:	bd80      	pop	{r7, pc}
 8002052:	bf00      	nop
 8002054:	200003f4 	.word	0x200003f4

08002058 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002058:	b580      	push	{r7, lr}
 800205a:	b082      	sub	sp, #8
 800205c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */
	if (__HAL_UART_GET_FLAG(&huart2, UART_FLAG_IDLE)) {
 800205e:	4b0e      	ldr	r3, [pc, #56]	@ (8002098 <USART2_IRQHandler+0x40>)
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	f003 0310 	and.w	r3, r3, #16
 8002068:	2b10      	cmp	r3, #16
 800206a:	d10d      	bne.n	8002088 <USART2_IRQHandler+0x30>
		__HAL_UART_CLEAR_IDLEFLAG(&huart2);
 800206c:	2300      	movs	r3, #0
 800206e:	607b      	str	r3, [r7, #4]
 8002070:	4b09      	ldr	r3, [pc, #36]	@ (8002098 <USART2_IRQHandler+0x40>)
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	607b      	str	r3, [r7, #4]
 8002078:	4b07      	ldr	r3, [pc, #28]	@ (8002098 <USART2_IRQHandler+0x40>)
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	685b      	ldr	r3, [r3, #4]
 800207e:	607b      	str	r3, [r7, #4]
 8002080:	687b      	ldr	r3, [r7, #4]
		rx_pending = 1;
 8002082:	4b06      	ldr	r3, [pc, #24]	@ (800209c <USART2_IRQHandler+0x44>)
 8002084:	2201      	movs	r2, #1
 8002086:	701a      	strb	r2, [r3, #0]
	}

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002088:	4803      	ldr	r0, [pc, #12]	@ (8002098 <USART2_IRQHandler+0x40>)
 800208a:	f003 f93b 	bl	8005304 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800208e:	bf00      	nop
 8002090:	3708      	adds	r7, #8
 8002092:	46bd      	mov	sp, r7
 8002094:	bd80      	pop	{r7, pc}
 8002096:	bf00      	nop
 8002098:	2000043c 	.word	0x2000043c
 800209c:	2000039e 	.word	0x2000039e

080020a0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80020a0:	b580      	push	{r7, lr}
 80020a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80020a4:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80020a8:	f001 ff48 	bl	8003f3c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80020ac:	bf00      	nop
 80020ae:	bd80      	pop	{r7, pc}

080020b0 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80020b0:	b580      	push	{r7, lr}
 80020b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80020b4:	4802      	ldr	r0, [pc, #8]	@ (80020c0 <DMA2_Stream0_IRQHandler+0x10>)
 80020b6:	f001 fb21 	bl	80036fc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80020ba:	bf00      	nop
 80020bc:	bd80      	pop	{r7, pc}
 80020be:	bf00      	nop
 80020c0:	20000278 	.word	0x20000278

080020c4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80020c4:	b480      	push	{r7}
 80020c6:	af00      	add	r7, sp, #0
  return 1;
 80020c8:	2301      	movs	r3, #1
}
 80020ca:	4618      	mov	r0, r3
 80020cc:	46bd      	mov	sp, r7
 80020ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d2:	4770      	bx	lr

080020d4 <_kill>:

int _kill(int pid, int sig)
{
 80020d4:	b580      	push	{r7, lr}
 80020d6:	b082      	sub	sp, #8
 80020d8:	af00      	add	r7, sp, #0
 80020da:	6078      	str	r0, [r7, #4]
 80020dc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80020de:	f005 f89f 	bl	8007220 <__errno>
 80020e2:	4603      	mov	r3, r0
 80020e4:	2216      	movs	r2, #22
 80020e6:	601a      	str	r2, [r3, #0]
  return -1;
 80020e8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80020ec:	4618      	mov	r0, r3
 80020ee:	3708      	adds	r7, #8
 80020f0:	46bd      	mov	sp, r7
 80020f2:	bd80      	pop	{r7, pc}

080020f4 <_exit>:

void _exit (int status)
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	b082      	sub	sp, #8
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80020fc:	f04f 31ff 	mov.w	r1, #4294967295
 8002100:	6878      	ldr	r0, [r7, #4]
 8002102:	f7ff ffe7 	bl	80020d4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002106:	bf00      	nop
 8002108:	e7fd      	b.n	8002106 <_exit+0x12>

0800210a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800210a:	b580      	push	{r7, lr}
 800210c:	b086      	sub	sp, #24
 800210e:	af00      	add	r7, sp, #0
 8002110:	60f8      	str	r0, [r7, #12]
 8002112:	60b9      	str	r1, [r7, #8]
 8002114:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002116:	2300      	movs	r3, #0
 8002118:	617b      	str	r3, [r7, #20]
 800211a:	e00a      	b.n	8002132 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800211c:	f3af 8000 	nop.w
 8002120:	4601      	mov	r1, r0
 8002122:	68bb      	ldr	r3, [r7, #8]
 8002124:	1c5a      	adds	r2, r3, #1
 8002126:	60ba      	str	r2, [r7, #8]
 8002128:	b2ca      	uxtb	r2, r1
 800212a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800212c:	697b      	ldr	r3, [r7, #20]
 800212e:	3301      	adds	r3, #1
 8002130:	617b      	str	r3, [r7, #20]
 8002132:	697a      	ldr	r2, [r7, #20]
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	429a      	cmp	r2, r3
 8002138:	dbf0      	blt.n	800211c <_read+0x12>
  }

  return len;
 800213a:	687b      	ldr	r3, [r7, #4]
}
 800213c:	4618      	mov	r0, r3
 800213e:	3718      	adds	r7, #24
 8002140:	46bd      	mov	sp, r7
 8002142:	bd80      	pop	{r7, pc}

08002144 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002144:	b580      	push	{r7, lr}
 8002146:	b086      	sub	sp, #24
 8002148:	af00      	add	r7, sp, #0
 800214a:	60f8      	str	r0, [r7, #12]
 800214c:	60b9      	str	r1, [r7, #8]
 800214e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002150:	2300      	movs	r3, #0
 8002152:	617b      	str	r3, [r7, #20]
 8002154:	e009      	b.n	800216a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002156:	68bb      	ldr	r3, [r7, #8]
 8002158:	1c5a      	adds	r2, r3, #1
 800215a:	60ba      	str	r2, [r7, #8]
 800215c:	781b      	ldrb	r3, [r3, #0]
 800215e:	4618      	mov	r0, r3
 8002160:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002164:	697b      	ldr	r3, [r7, #20]
 8002166:	3301      	adds	r3, #1
 8002168:	617b      	str	r3, [r7, #20]
 800216a:	697a      	ldr	r2, [r7, #20]
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	429a      	cmp	r2, r3
 8002170:	dbf1      	blt.n	8002156 <_write+0x12>
  }
  return len;
 8002172:	687b      	ldr	r3, [r7, #4]
}
 8002174:	4618      	mov	r0, r3
 8002176:	3718      	adds	r7, #24
 8002178:	46bd      	mov	sp, r7
 800217a:	bd80      	pop	{r7, pc}

0800217c <_close>:

int _close(int file)
{
 800217c:	b480      	push	{r7}
 800217e:	b083      	sub	sp, #12
 8002180:	af00      	add	r7, sp, #0
 8002182:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002184:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002188:	4618      	mov	r0, r3
 800218a:	370c      	adds	r7, #12
 800218c:	46bd      	mov	sp, r7
 800218e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002192:	4770      	bx	lr

08002194 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002194:	b480      	push	{r7}
 8002196:	b083      	sub	sp, #12
 8002198:	af00      	add	r7, sp, #0
 800219a:	6078      	str	r0, [r7, #4]
 800219c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800219e:	683b      	ldr	r3, [r7, #0]
 80021a0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80021a4:	605a      	str	r2, [r3, #4]
  return 0;
 80021a6:	2300      	movs	r3, #0
}
 80021a8:	4618      	mov	r0, r3
 80021aa:	370c      	adds	r7, #12
 80021ac:	46bd      	mov	sp, r7
 80021ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b2:	4770      	bx	lr

080021b4 <_isatty>:

int _isatty(int file)
{
 80021b4:	b480      	push	{r7}
 80021b6:	b083      	sub	sp, #12
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80021bc:	2301      	movs	r3, #1
}
 80021be:	4618      	mov	r0, r3
 80021c0:	370c      	adds	r7, #12
 80021c2:	46bd      	mov	sp, r7
 80021c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c8:	4770      	bx	lr

080021ca <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80021ca:	b480      	push	{r7}
 80021cc:	b085      	sub	sp, #20
 80021ce:	af00      	add	r7, sp, #0
 80021d0:	60f8      	str	r0, [r7, #12]
 80021d2:	60b9      	str	r1, [r7, #8]
 80021d4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80021d6:	2300      	movs	r3, #0
}
 80021d8:	4618      	mov	r0, r3
 80021da:	3714      	adds	r7, #20
 80021dc:	46bd      	mov	sp, r7
 80021de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e2:	4770      	bx	lr

080021e4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b086      	sub	sp, #24
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80021ec:	4a14      	ldr	r2, [pc, #80]	@ (8002240 <_sbrk+0x5c>)
 80021ee:	4b15      	ldr	r3, [pc, #84]	@ (8002244 <_sbrk+0x60>)
 80021f0:	1ad3      	subs	r3, r2, r3
 80021f2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80021f4:	697b      	ldr	r3, [r7, #20]
 80021f6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80021f8:	4b13      	ldr	r3, [pc, #76]	@ (8002248 <_sbrk+0x64>)
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d102      	bne.n	8002206 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002200:	4b11      	ldr	r3, [pc, #68]	@ (8002248 <_sbrk+0x64>)
 8002202:	4a12      	ldr	r2, [pc, #72]	@ (800224c <_sbrk+0x68>)
 8002204:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002206:	4b10      	ldr	r3, [pc, #64]	@ (8002248 <_sbrk+0x64>)
 8002208:	681a      	ldr	r2, [r3, #0]
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	4413      	add	r3, r2
 800220e:	693a      	ldr	r2, [r7, #16]
 8002210:	429a      	cmp	r2, r3
 8002212:	d207      	bcs.n	8002224 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002214:	f005 f804 	bl	8007220 <__errno>
 8002218:	4603      	mov	r3, r0
 800221a:	220c      	movs	r2, #12
 800221c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800221e:	f04f 33ff 	mov.w	r3, #4294967295
 8002222:	e009      	b.n	8002238 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002224:	4b08      	ldr	r3, [pc, #32]	@ (8002248 <_sbrk+0x64>)
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800222a:	4b07      	ldr	r3, [pc, #28]	@ (8002248 <_sbrk+0x64>)
 800222c:	681a      	ldr	r2, [r3, #0]
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	4413      	add	r3, r2
 8002232:	4a05      	ldr	r2, [pc, #20]	@ (8002248 <_sbrk+0x64>)
 8002234:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002236:	68fb      	ldr	r3, [r7, #12]
}
 8002238:	4618      	mov	r0, r3
 800223a:	3718      	adds	r7, #24
 800223c:	46bd      	mov	sp, r7
 800223e:	bd80      	pop	{r7, pc}
 8002240:	20020000 	.word	0x20020000
 8002244:	00000400 	.word	0x00000400
 8002248:	200003f0 	.word	0x200003f0
 800224c:	20000638 	.word	0x20000638

08002250 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002250:	b480      	push	{r7}
 8002252:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002254:	4b06      	ldr	r3, [pc, #24]	@ (8002270 <SystemInit+0x20>)
 8002256:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800225a:	4a05      	ldr	r2, [pc, #20]	@ (8002270 <SystemInit+0x20>)
 800225c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002260:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002264:	bf00      	nop
 8002266:	46bd      	mov	sp, r7
 8002268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226c:	4770      	bx	lr
 800226e:	bf00      	nop
 8002270:	e000ed00 	.word	0xe000ed00

08002274 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002274:	b580      	push	{r7, lr}
 8002276:	b086      	sub	sp, #24
 8002278:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800227a:	f107 0308 	add.w	r3, r7, #8
 800227e:	2200      	movs	r2, #0
 8002280:	601a      	str	r2, [r3, #0]
 8002282:	605a      	str	r2, [r3, #4]
 8002284:	609a      	str	r2, [r3, #8]
 8002286:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002288:	463b      	mov	r3, r7
 800228a:	2200      	movs	r2, #0
 800228c:	601a      	str	r2, [r3, #0]
 800228e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002290:	4b1d      	ldr	r3, [pc, #116]	@ (8002308 <MX_TIM2_Init+0x94>)
 8002292:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002296:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 16000 - 1;
 8002298:	4b1b      	ldr	r3, [pc, #108]	@ (8002308 <MX_TIM2_Init+0x94>)
 800229a:	f643 627f 	movw	r2, #15999	@ 0x3e7f
 800229e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80022a0:	4b19      	ldr	r3, [pc, #100]	@ (8002308 <MX_TIM2_Init+0x94>)
 80022a2:	2200      	movs	r2, #0
 80022a4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10 - 1;
 80022a6:	4b18      	ldr	r3, [pc, #96]	@ (8002308 <MX_TIM2_Init+0x94>)
 80022a8:	2209      	movs	r2, #9
 80022aa:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80022ac:	4b16      	ldr	r3, [pc, #88]	@ (8002308 <MX_TIM2_Init+0x94>)
 80022ae:	2200      	movs	r2, #0
 80022b0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80022b2:	4b15      	ldr	r3, [pc, #84]	@ (8002308 <MX_TIM2_Init+0x94>)
 80022b4:	2280      	movs	r2, #128	@ 0x80
 80022b6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80022b8:	4813      	ldr	r0, [pc, #76]	@ (8002308 <MX_TIM2_Init+0x94>)
 80022ba:	f002 faef 	bl	800489c <HAL_TIM_Base_Init>
 80022be:	4603      	mov	r3, r0
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d001      	beq.n	80022c8 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80022c4:	f7ff fe56 	bl	8001f74 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80022c8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80022cc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80022ce:	f107 0308 	add.w	r3, r7, #8
 80022d2:	4619      	mov	r1, r3
 80022d4:	480c      	ldr	r0, [pc, #48]	@ (8002308 <MX_TIM2_Init+0x94>)
 80022d6:	f002 fc83 	bl	8004be0 <HAL_TIM_ConfigClockSource>
 80022da:	4603      	mov	r3, r0
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d001      	beq.n	80022e4 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80022e0:	f7ff fe48 	bl	8001f74 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80022e4:	2300      	movs	r3, #0
 80022e6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80022e8:	2300      	movs	r3, #0
 80022ea:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80022ec:	463b      	mov	r3, r7
 80022ee:	4619      	mov	r1, r3
 80022f0:	4805      	ldr	r0, [pc, #20]	@ (8002308 <MX_TIM2_Init+0x94>)
 80022f2:	f002 fe85 	bl	8005000 <HAL_TIMEx_MasterConfigSynchronization>
 80022f6:	4603      	mov	r3, r0
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d001      	beq.n	8002300 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80022fc:	f7ff fe3a 	bl	8001f74 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002300:	bf00      	nop
 8002302:	3718      	adds	r7, #24
 8002304:	46bd      	mov	sp, r7
 8002306:	bd80      	pop	{r7, pc}
 8002308:	200003f4 	.word	0x200003f4

0800230c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800230c:	b580      	push	{r7, lr}
 800230e:	b084      	sub	sp, #16
 8002310:	af00      	add	r7, sp, #0
 8002312:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800231c:	d115      	bne.n	800234a <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800231e:	2300      	movs	r3, #0
 8002320:	60fb      	str	r3, [r7, #12]
 8002322:	4b0c      	ldr	r3, [pc, #48]	@ (8002354 <HAL_TIM_Base_MspInit+0x48>)
 8002324:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002326:	4a0b      	ldr	r2, [pc, #44]	@ (8002354 <HAL_TIM_Base_MspInit+0x48>)
 8002328:	f043 0301 	orr.w	r3, r3, #1
 800232c:	6413      	str	r3, [r2, #64]	@ 0x40
 800232e:	4b09      	ldr	r3, [pc, #36]	@ (8002354 <HAL_TIM_Base_MspInit+0x48>)
 8002330:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002332:	f003 0301 	and.w	r3, r3, #1
 8002336:	60fb      	str	r3, [r7, #12]
 8002338:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800233a:	2200      	movs	r2, #0
 800233c:	2100      	movs	r1, #0
 800233e:	201c      	movs	r0, #28
 8002340:	f001 f80d 	bl	800335e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002344:	201c      	movs	r0, #28
 8002346:	f001 f826 	bl	8003396 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 800234a:	bf00      	nop
 800234c:	3710      	adds	r7, #16
 800234e:	46bd      	mov	sp, r7
 8002350:	bd80      	pop	{r7, pc}
 8002352:	bf00      	nop
 8002354:	40023800 	.word	0x40023800

08002358 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_rx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002358:	b580      	push	{r7, lr}
 800235a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800235c:	4b11      	ldr	r3, [pc, #68]	@ (80023a4 <MX_USART2_UART_Init+0x4c>)
 800235e:	4a12      	ldr	r2, [pc, #72]	@ (80023a8 <MX_USART2_UART_Init+0x50>)
 8002360:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002362:	4b10      	ldr	r3, [pc, #64]	@ (80023a4 <MX_USART2_UART_Init+0x4c>)
 8002364:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002368:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800236a:	4b0e      	ldr	r3, [pc, #56]	@ (80023a4 <MX_USART2_UART_Init+0x4c>)
 800236c:	2200      	movs	r2, #0
 800236e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002370:	4b0c      	ldr	r3, [pc, #48]	@ (80023a4 <MX_USART2_UART_Init+0x4c>)
 8002372:	2200      	movs	r2, #0
 8002374:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002376:	4b0b      	ldr	r3, [pc, #44]	@ (80023a4 <MX_USART2_UART_Init+0x4c>)
 8002378:	2200      	movs	r2, #0
 800237a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800237c:	4b09      	ldr	r3, [pc, #36]	@ (80023a4 <MX_USART2_UART_Init+0x4c>)
 800237e:	220c      	movs	r2, #12
 8002380:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002382:	4b08      	ldr	r3, [pc, #32]	@ (80023a4 <MX_USART2_UART_Init+0x4c>)
 8002384:	2200      	movs	r2, #0
 8002386:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002388:	4b06      	ldr	r3, [pc, #24]	@ (80023a4 <MX_USART2_UART_Init+0x4c>)
 800238a:	2200      	movs	r2, #0
 800238c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800238e:	4805      	ldr	r0, [pc, #20]	@ (80023a4 <MX_USART2_UART_Init+0x4c>)
 8002390:	f002 feb8 	bl	8005104 <HAL_UART_Init>
 8002394:	4603      	mov	r3, r0
 8002396:	2b00      	cmp	r3, #0
 8002398:	d001      	beq.n	800239e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800239a:	f7ff fdeb 	bl	8001f74 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800239e:	bf00      	nop
 80023a0:	bd80      	pop	{r7, pc}
 80023a2:	bf00      	nop
 80023a4:	2000043c 	.word	0x2000043c
 80023a8:	40004400 	.word	0x40004400

080023ac <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	b08a      	sub	sp, #40	@ 0x28
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023b4:	f107 0314 	add.w	r3, r7, #20
 80023b8:	2200      	movs	r2, #0
 80023ba:	601a      	str	r2, [r3, #0]
 80023bc:	605a      	str	r2, [r3, #4]
 80023be:	609a      	str	r2, [r3, #8]
 80023c0:	60da      	str	r2, [r3, #12]
 80023c2:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	4a34      	ldr	r2, [pc, #208]	@ (800249c <HAL_UART_MspInit+0xf0>)
 80023ca:	4293      	cmp	r3, r2
 80023cc:	d162      	bne.n	8002494 <HAL_UART_MspInit+0xe8>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80023ce:	2300      	movs	r3, #0
 80023d0:	613b      	str	r3, [r7, #16]
 80023d2:	4b33      	ldr	r3, [pc, #204]	@ (80024a0 <HAL_UART_MspInit+0xf4>)
 80023d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023d6:	4a32      	ldr	r2, [pc, #200]	@ (80024a0 <HAL_UART_MspInit+0xf4>)
 80023d8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80023dc:	6413      	str	r3, [r2, #64]	@ 0x40
 80023de:	4b30      	ldr	r3, [pc, #192]	@ (80024a0 <HAL_UART_MspInit+0xf4>)
 80023e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023e6:	613b      	str	r3, [r7, #16]
 80023e8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023ea:	2300      	movs	r3, #0
 80023ec:	60fb      	str	r3, [r7, #12]
 80023ee:	4b2c      	ldr	r3, [pc, #176]	@ (80024a0 <HAL_UART_MspInit+0xf4>)
 80023f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023f2:	4a2b      	ldr	r2, [pc, #172]	@ (80024a0 <HAL_UART_MspInit+0xf4>)
 80023f4:	f043 0301 	orr.w	r3, r3, #1
 80023f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80023fa:	4b29      	ldr	r3, [pc, #164]	@ (80024a0 <HAL_UART_MspInit+0xf4>)
 80023fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023fe:	f003 0301 	and.w	r3, r3, #1
 8002402:	60fb      	str	r3, [r7, #12]
 8002404:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002406:	230c      	movs	r3, #12
 8002408:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800240a:	2302      	movs	r3, #2
 800240c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800240e:	2300      	movs	r3, #0
 8002410:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002412:	2303      	movs	r3, #3
 8002414:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002416:	2307      	movs	r3, #7
 8002418:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800241a:	f107 0314 	add.w	r3, r7, #20
 800241e:	4619      	mov	r1, r3
 8002420:	4820      	ldr	r0, [pc, #128]	@ (80024a4 <HAL_UART_MspInit+0xf8>)
 8002422:	f001 fbd5 	bl	8003bd0 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8002426:	4b20      	ldr	r3, [pc, #128]	@ (80024a8 <HAL_UART_MspInit+0xfc>)
 8002428:	4a20      	ldr	r2, [pc, #128]	@ (80024ac <HAL_UART_MspInit+0x100>)
 800242a:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 800242c:	4b1e      	ldr	r3, [pc, #120]	@ (80024a8 <HAL_UART_MspInit+0xfc>)
 800242e:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002432:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002434:	4b1c      	ldr	r3, [pc, #112]	@ (80024a8 <HAL_UART_MspInit+0xfc>)
 8002436:	2200      	movs	r2, #0
 8002438:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800243a:	4b1b      	ldr	r3, [pc, #108]	@ (80024a8 <HAL_UART_MspInit+0xfc>)
 800243c:	2200      	movs	r2, #0
 800243e:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002440:	4b19      	ldr	r3, [pc, #100]	@ (80024a8 <HAL_UART_MspInit+0xfc>)
 8002442:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002446:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002448:	4b17      	ldr	r3, [pc, #92]	@ (80024a8 <HAL_UART_MspInit+0xfc>)
 800244a:	2200      	movs	r2, #0
 800244c:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800244e:	4b16      	ldr	r3, [pc, #88]	@ (80024a8 <HAL_UART_MspInit+0xfc>)
 8002450:	2200      	movs	r2, #0
 8002452:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8002454:	4b14      	ldr	r3, [pc, #80]	@ (80024a8 <HAL_UART_MspInit+0xfc>)
 8002456:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800245a:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 800245c:	4b12      	ldr	r3, [pc, #72]	@ (80024a8 <HAL_UART_MspInit+0xfc>)
 800245e:	2200      	movs	r2, #0
 8002460:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002462:	4b11      	ldr	r3, [pc, #68]	@ (80024a8 <HAL_UART_MspInit+0xfc>)
 8002464:	2200      	movs	r2, #0
 8002466:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8002468:	480f      	ldr	r0, [pc, #60]	@ (80024a8 <HAL_UART_MspInit+0xfc>)
 800246a:	f000 ffaf 	bl	80033cc <HAL_DMA_Init>
 800246e:	4603      	mov	r3, r0
 8002470:	2b00      	cmp	r3, #0
 8002472:	d001      	beq.n	8002478 <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 8002474:	f7ff fd7e 	bl	8001f74 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	4a0b      	ldr	r2, [pc, #44]	@ (80024a8 <HAL_UART_MspInit+0xfc>)
 800247c:	63da      	str	r2, [r3, #60]	@ 0x3c
 800247e:	4a0a      	ldr	r2, [pc, #40]	@ (80024a8 <HAL_UART_MspInit+0xfc>)
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002484:	2200      	movs	r2, #0
 8002486:	2100      	movs	r1, #0
 8002488:	2026      	movs	r0, #38	@ 0x26
 800248a:	f000 ff68 	bl	800335e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800248e:	2026      	movs	r0, #38	@ 0x26
 8002490:	f000 ff81 	bl	8003396 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002494:	bf00      	nop
 8002496:	3728      	adds	r7, #40	@ 0x28
 8002498:	46bd      	mov	sp, r7
 800249a:	bd80      	pop	{r7, pc}
 800249c:	40004400 	.word	0x40004400
 80024a0:	40023800 	.word	0x40023800
 80024a4:	40020000 	.word	0x40020000
 80024a8:	20000484 	.word	0x20000484
 80024ac:	40026088 	.word	0x40026088

080024b0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80024b0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80024e8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80024b4:	f7ff fecc 	bl	8002250 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80024b8:	480c      	ldr	r0, [pc, #48]	@ (80024ec <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80024ba:	490d      	ldr	r1, [pc, #52]	@ (80024f0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80024bc:	4a0d      	ldr	r2, [pc, #52]	@ (80024f4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80024be:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80024c0:	e002      	b.n	80024c8 <LoopCopyDataInit>

080024c2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80024c2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80024c4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80024c6:	3304      	adds	r3, #4

080024c8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80024c8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80024ca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80024cc:	d3f9      	bcc.n	80024c2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80024ce:	4a0a      	ldr	r2, [pc, #40]	@ (80024f8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80024d0:	4c0a      	ldr	r4, [pc, #40]	@ (80024fc <LoopFillZerobss+0x22>)
  movs r3, #0
 80024d2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80024d4:	e001      	b.n	80024da <LoopFillZerobss>

080024d6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80024d6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80024d8:	3204      	adds	r2, #4

080024da <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80024da:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80024dc:	d3fb      	bcc.n	80024d6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80024de:	f004 fea5 	bl	800722c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80024e2:	f7ff fb5f 	bl	8001ba4 <main>
  bx  lr    
 80024e6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80024e8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80024ec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80024f0:	20000214 	.word	0x20000214
  ldr r2, =_sidata
 80024f4:	08009c24 	.word	0x08009c24
  ldr r2, =_sbss
 80024f8:	20000214 	.word	0x20000214
  ldr r4, =_ebss
 80024fc:	20000634 	.word	0x20000634

08002500 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002500:	e7fe      	b.n	8002500 <ADC_IRQHandler>
	...

08002504 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002504:	b580      	push	{r7, lr}
 8002506:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002508:	4b0e      	ldr	r3, [pc, #56]	@ (8002544 <HAL_Init+0x40>)
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	4a0d      	ldr	r2, [pc, #52]	@ (8002544 <HAL_Init+0x40>)
 800250e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002512:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002514:	4b0b      	ldr	r3, [pc, #44]	@ (8002544 <HAL_Init+0x40>)
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	4a0a      	ldr	r2, [pc, #40]	@ (8002544 <HAL_Init+0x40>)
 800251a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800251e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002520:	4b08      	ldr	r3, [pc, #32]	@ (8002544 <HAL_Init+0x40>)
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	4a07      	ldr	r2, [pc, #28]	@ (8002544 <HAL_Init+0x40>)
 8002526:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800252a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800252c:	2003      	movs	r0, #3
 800252e:	f000 ff0b 	bl	8003348 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002532:	2000      	movs	r0, #0
 8002534:	f000 f808 	bl	8002548 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002538:	f7ff fd22 	bl	8001f80 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800253c:	2300      	movs	r3, #0
}
 800253e:	4618      	mov	r0, r3
 8002540:	bd80      	pop	{r7, pc}
 8002542:	bf00      	nop
 8002544:	40023c00 	.word	0x40023c00

08002548 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	b082      	sub	sp, #8
 800254c:	af00      	add	r7, sp, #0
 800254e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002550:	4b12      	ldr	r3, [pc, #72]	@ (800259c <HAL_InitTick+0x54>)
 8002552:	681a      	ldr	r2, [r3, #0]
 8002554:	4b12      	ldr	r3, [pc, #72]	@ (80025a0 <HAL_InitTick+0x58>)
 8002556:	781b      	ldrb	r3, [r3, #0]
 8002558:	4619      	mov	r1, r3
 800255a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800255e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002562:	fbb2 f3f3 	udiv	r3, r2, r3
 8002566:	4618      	mov	r0, r3
 8002568:	f000 ff23 	bl	80033b2 <HAL_SYSTICK_Config>
 800256c:	4603      	mov	r3, r0
 800256e:	2b00      	cmp	r3, #0
 8002570:	d001      	beq.n	8002576 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002572:	2301      	movs	r3, #1
 8002574:	e00e      	b.n	8002594 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	2b0f      	cmp	r3, #15
 800257a:	d80a      	bhi.n	8002592 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800257c:	2200      	movs	r2, #0
 800257e:	6879      	ldr	r1, [r7, #4]
 8002580:	f04f 30ff 	mov.w	r0, #4294967295
 8002584:	f000 feeb 	bl	800335e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002588:	4a06      	ldr	r2, [pc, #24]	@ (80025a4 <HAL_InitTick+0x5c>)
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800258e:	2300      	movs	r3, #0
 8002590:	e000      	b.n	8002594 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002592:	2301      	movs	r3, #1
}
 8002594:	4618      	mov	r0, r3
 8002596:	3708      	adds	r7, #8
 8002598:	46bd      	mov	sp, r7
 800259a:	bd80      	pop	{r7, pc}
 800259c:	20000040 	.word	0x20000040
 80025a0:	20000048 	.word	0x20000048
 80025a4:	20000044 	.word	0x20000044

080025a8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80025a8:	b480      	push	{r7}
 80025aa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80025ac:	4b06      	ldr	r3, [pc, #24]	@ (80025c8 <HAL_IncTick+0x20>)
 80025ae:	781b      	ldrb	r3, [r3, #0]
 80025b0:	461a      	mov	r2, r3
 80025b2:	4b06      	ldr	r3, [pc, #24]	@ (80025cc <HAL_IncTick+0x24>)
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	4413      	add	r3, r2
 80025b8:	4a04      	ldr	r2, [pc, #16]	@ (80025cc <HAL_IncTick+0x24>)
 80025ba:	6013      	str	r3, [r2, #0]
}
 80025bc:	bf00      	nop
 80025be:	46bd      	mov	sp, r7
 80025c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c4:	4770      	bx	lr
 80025c6:	bf00      	nop
 80025c8:	20000048 	.word	0x20000048
 80025cc:	200004e4 	.word	0x200004e4

080025d0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80025d0:	b480      	push	{r7}
 80025d2:	af00      	add	r7, sp, #0
  return uwTick;
 80025d4:	4b03      	ldr	r3, [pc, #12]	@ (80025e4 <HAL_GetTick+0x14>)
 80025d6:	681b      	ldr	r3, [r3, #0]
}
 80025d8:	4618      	mov	r0, r3
 80025da:	46bd      	mov	sp, r7
 80025dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e0:	4770      	bx	lr
 80025e2:	bf00      	nop
 80025e4:	200004e4 	.word	0x200004e4

080025e8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80025e8:	b580      	push	{r7, lr}
 80025ea:	b084      	sub	sp, #16
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80025f0:	2300      	movs	r3, #0
 80025f2:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d101      	bne.n	80025fe <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80025fa:	2301      	movs	r3, #1
 80025fc:	e033      	b.n	8002666 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002602:	2b00      	cmp	r3, #0
 8002604:	d109      	bne.n	800261a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002606:	6878      	ldr	r0, [r7, #4]
 8002608:	f7fe fcce 	bl	8000fa8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	2200      	movs	r2, #0
 8002610:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	2200      	movs	r2, #0
 8002616:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800261e:	f003 0310 	and.w	r3, r3, #16
 8002622:	2b00      	cmp	r3, #0
 8002624:	d118      	bne.n	8002658 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800262a:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800262e:	f023 0302 	bic.w	r3, r3, #2
 8002632:	f043 0202 	orr.w	r2, r3, #2
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 800263a:	6878      	ldr	r0, [r7, #4]
 800263c:	f000 fc36 	bl	8002eac <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	2200      	movs	r2, #0
 8002644:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800264a:	f023 0303 	bic.w	r3, r3, #3
 800264e:	f043 0201 	orr.w	r2, r3, #1
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	641a      	str	r2, [r3, #64]	@ 0x40
 8002656:	e001      	b.n	800265c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002658:	2301      	movs	r3, #1
 800265a:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	2200      	movs	r2, #0
 8002660:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002664:	7bfb      	ldrb	r3, [r7, #15]
}
 8002666:	4618      	mov	r0, r3
 8002668:	3710      	adds	r7, #16
 800266a:	46bd      	mov	sp, r7
 800266c:	bd80      	pop	{r7, pc}
	...

08002670 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002670:	b480      	push	{r7}
 8002672:	b085      	sub	sp, #20
 8002674:	af00      	add	r7, sp, #0
 8002676:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002678:	2300      	movs	r3, #0
 800267a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002682:	2b01      	cmp	r3, #1
 8002684:	d101      	bne.n	800268a <HAL_ADC_Start+0x1a>
 8002686:	2302      	movs	r3, #2
 8002688:	e097      	b.n	80027ba <HAL_ADC_Start+0x14a>
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	2201      	movs	r2, #1
 800268e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	689b      	ldr	r3, [r3, #8]
 8002698:	f003 0301 	and.w	r3, r3, #1
 800269c:	2b01      	cmp	r3, #1
 800269e:	d018      	beq.n	80026d2 <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	689a      	ldr	r2, [r3, #8]
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	f042 0201 	orr.w	r2, r2, #1
 80026ae:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80026b0:	4b45      	ldr	r3, [pc, #276]	@ (80027c8 <HAL_ADC_Start+0x158>)
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	4a45      	ldr	r2, [pc, #276]	@ (80027cc <HAL_ADC_Start+0x15c>)
 80026b6:	fba2 2303 	umull	r2, r3, r2, r3
 80026ba:	0c9a      	lsrs	r2, r3, #18
 80026bc:	4613      	mov	r3, r2
 80026be:	005b      	lsls	r3, r3, #1
 80026c0:	4413      	add	r3, r2
 80026c2:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80026c4:	e002      	b.n	80026cc <HAL_ADC_Start+0x5c>
    {
      counter--;
 80026c6:	68bb      	ldr	r3, [r7, #8]
 80026c8:	3b01      	subs	r3, #1
 80026ca:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80026cc:	68bb      	ldr	r3, [r7, #8]
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d1f9      	bne.n	80026c6 <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	689b      	ldr	r3, [r3, #8]
 80026d8:	f003 0301 	and.w	r3, r3, #1
 80026dc:	2b01      	cmp	r3, #1
 80026de:	d15f      	bne.n	80027a0 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026e4:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80026e8:	f023 0301 	bic.w	r3, r3, #1
 80026ec:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	685b      	ldr	r3, [r3, #4]
 80026fa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d007      	beq.n	8002712 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002706:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800270a:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002716:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800271a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800271e:	d106      	bne.n	800272e <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002724:	f023 0206 	bic.w	r2, r3, #6
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	645a      	str	r2, [r3, #68]	@ 0x44
 800272c:	e002      	b.n	8002734 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	2200      	movs	r2, #0
 8002732:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	2200      	movs	r2, #0
 8002738:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800273c:	4b24      	ldr	r3, [pc, #144]	@ (80027d0 <HAL_ADC_Start+0x160>)
 800273e:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8002748:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	685b      	ldr	r3, [r3, #4]
 800274e:	f003 031f 	and.w	r3, r3, #31
 8002752:	2b00      	cmp	r3, #0
 8002754:	d10f      	bne.n	8002776 <HAL_ADC_Start+0x106>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	689b      	ldr	r3, [r3, #8]
 800275c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002760:	2b00      	cmp	r3, #0
 8002762:	d129      	bne.n	80027b8 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	689a      	ldr	r2, [r3, #8]
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002772:	609a      	str	r2, [r3, #8]
 8002774:	e020      	b.n	80027b8 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	4a16      	ldr	r2, [pc, #88]	@ (80027d4 <HAL_ADC_Start+0x164>)
 800277c:	4293      	cmp	r3, r2
 800277e:	d11b      	bne.n	80027b8 <HAL_ADC_Start+0x148>
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	689b      	ldr	r3, [r3, #8]
 8002786:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800278a:	2b00      	cmp	r3, #0
 800278c:	d114      	bne.n	80027b8 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	689a      	ldr	r2, [r3, #8]
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800279c:	609a      	str	r2, [r3, #8]
 800279e:	e00b      	b.n	80027b8 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027a4:	f043 0210 	orr.w	r2, r3, #16
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027b0:	f043 0201 	orr.w	r2, r3, #1
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 80027b8:	2300      	movs	r3, #0
}
 80027ba:	4618      	mov	r0, r3
 80027bc:	3714      	adds	r7, #20
 80027be:	46bd      	mov	sp, r7
 80027c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c4:	4770      	bx	lr
 80027c6:	bf00      	nop
 80027c8:	20000040 	.word	0x20000040
 80027cc:	431bde83 	.word	0x431bde83
 80027d0:	40012300 	.word	0x40012300
 80027d4:	40012000 	.word	0x40012000

080027d8 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 80027d8:	b480      	push	{r7}
 80027da:	b083      	sub	sp, #12
 80027dc:	af00      	add	r7, sp, #0
 80027de:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80027e6:	2b01      	cmp	r3, #1
 80027e8:	d101      	bne.n	80027ee <HAL_ADC_Stop+0x16>
 80027ea:	2302      	movs	r3, #2
 80027ec:	e021      	b.n	8002832 <HAL_ADC_Stop+0x5a>
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	2201      	movs	r2, #1
 80027f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	689a      	ldr	r2, [r3, #8]
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	f022 0201 	bic.w	r2, r2, #1
 8002804:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	689b      	ldr	r3, [r3, #8]
 800280c:	f003 0301 	and.w	r3, r3, #1
 8002810:	2b00      	cmp	r3, #0
 8002812:	d109      	bne.n	8002828 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002818:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800281c:	f023 0301 	bic.w	r3, r3, #1
 8002820:	f043 0201 	orr.w	r2, r3, #1
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	2200      	movs	r2, #0
 800282c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002830:	2300      	movs	r3, #0
}
 8002832:	4618      	mov	r0, r3
 8002834:	370c      	adds	r7, #12
 8002836:	46bd      	mov	sp, r7
 8002838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800283c:	4770      	bx	lr

0800283e <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 800283e:	b580      	push	{r7, lr}
 8002840:	b084      	sub	sp, #16
 8002842:	af00      	add	r7, sp, #0
 8002844:	6078      	str	r0, [r7, #4]
 8002846:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002848:	2300      	movs	r3, #0
 800284a:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	689b      	ldr	r3, [r3, #8]
 8002852:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002856:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800285a:	d113      	bne.n	8002884 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	689b      	ldr	r3, [r3, #8]
 8002862:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002866:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800286a:	d10b      	bne.n	8002884 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002870:	f043 0220 	orr.w	r2, r3, #32
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	2200      	movs	r2, #0
 800287c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002880:	2301      	movs	r3, #1
 8002882:	e063      	b.n	800294c <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8002884:	f7ff fea4 	bl	80025d0 <HAL_GetTick>
 8002888:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800288a:	e021      	b.n	80028d0 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800288c:	683b      	ldr	r3, [r7, #0]
 800288e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002892:	d01d      	beq.n	80028d0 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8002894:	683b      	ldr	r3, [r7, #0]
 8002896:	2b00      	cmp	r3, #0
 8002898:	d007      	beq.n	80028aa <HAL_ADC_PollForConversion+0x6c>
 800289a:	f7ff fe99 	bl	80025d0 <HAL_GetTick>
 800289e:	4602      	mov	r2, r0
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	1ad3      	subs	r3, r2, r3
 80028a4:	683a      	ldr	r2, [r7, #0]
 80028a6:	429a      	cmp	r2, r3
 80028a8:	d212      	bcs.n	80028d0 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	f003 0302 	and.w	r3, r3, #2
 80028b4:	2b02      	cmp	r3, #2
 80028b6:	d00b      	beq.n	80028d0 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028bc:	f043 0204 	orr.w	r2, r3, #4
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	2200      	movs	r2, #0
 80028c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 80028cc:	2303      	movs	r3, #3
 80028ce:	e03d      	b.n	800294c <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	f003 0302 	and.w	r3, r3, #2
 80028da:	2b02      	cmp	r3, #2
 80028dc:	d1d6      	bne.n	800288c <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	f06f 0212 	mvn.w	r2, #18
 80028e6:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028ec:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	689b      	ldr	r3, [r3, #8]
 80028fa:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d123      	bne.n	800294a <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002906:	2b00      	cmp	r3, #0
 8002908:	d11f      	bne.n	800294a <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002910:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002914:	2b00      	cmp	r3, #0
 8002916:	d006      	beq.n	8002926 <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	689b      	ldr	r3, [r3, #8]
 800291e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002922:	2b00      	cmp	r3, #0
 8002924:	d111      	bne.n	800294a <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800292a:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002936:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800293a:	2b00      	cmp	r3, #0
 800293c:	d105      	bne.n	800294a <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002942:	f043 0201 	orr.w	r2, r3, #1
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 800294a:	2300      	movs	r3, #0
}
 800294c:	4618      	mov	r0, r3
 800294e:	3710      	adds	r7, #16
 8002950:	46bd      	mov	sp, r7
 8002952:	bd80      	pop	{r7, pc}

08002954 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8002954:	b580      	push	{r7, lr}
 8002956:	b088      	sub	sp, #32
 8002958:	af00      	add	r7, sp, #0
 800295a:	60f8      	str	r0, [r7, #12]
 800295c:	60b9      	str	r1, [r7, #8]
 800295e:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8002960:	2300      	movs	r3, #0
 8002962:	617b      	str	r3, [r7, #20]
  ADC_Common_TypeDef *tmpADC_Common;
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002964:	2300      	movs	r3, #0
 8002966:	77fb      	strb	r3, [r7, #31]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800296e:	2b01      	cmp	r3, #1
 8002970:	d101      	bne.n	8002976 <HAL_ADC_Start_DMA+0x22>
 8002972:	2302      	movs	r3, #2
 8002974:	e0d0      	b.n	8002b18 <HAL_ADC_Start_DMA+0x1c4>
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	2201      	movs	r2, #1
 800297a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	689b      	ldr	r3, [r3, #8]
 8002984:	f003 0301 	and.w	r3, r3, #1
 8002988:	2b01      	cmp	r3, #1
 800298a:	d018      	beq.n	80029be <HAL_ADC_Start_DMA+0x6a>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	689a      	ldr	r2, [r3, #8]
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	f042 0201 	orr.w	r2, r2, #1
 800299a:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800299c:	4b60      	ldr	r3, [pc, #384]	@ (8002b20 <HAL_ADC_Start_DMA+0x1cc>)
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	4a60      	ldr	r2, [pc, #384]	@ (8002b24 <HAL_ADC_Start_DMA+0x1d0>)
 80029a2:	fba2 2303 	umull	r2, r3, r2, r3
 80029a6:	0c9a      	lsrs	r2, r3, #18
 80029a8:	4613      	mov	r3, r2
 80029aa:	005b      	lsls	r3, r3, #1
 80029ac:	4413      	add	r3, r2
 80029ae:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 80029b0:	e002      	b.n	80029b8 <HAL_ADC_Start_DMA+0x64>
    {
      counter--;
 80029b2:	697b      	ldr	r3, [r7, #20]
 80029b4:	3b01      	subs	r3, #1
 80029b6:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 80029b8:	697b      	ldr	r3, [r7, #20]
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d1f9      	bne.n	80029b2 <HAL_ADC_Start_DMA+0x5e>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	689b      	ldr	r3, [r3, #8]
 80029c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029c8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80029cc:	d107      	bne.n	80029de <HAL_ADC_Start_DMA+0x8a>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	689a      	ldr	r2, [r3, #8]
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80029dc:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	689b      	ldr	r3, [r3, #8]
 80029e4:	f003 0301 	and.w	r3, r3, #1
 80029e8:	2b01      	cmp	r3, #1
 80029ea:	f040 8088 	bne.w	8002afe <HAL_ADC_Start_DMA+0x1aa>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029f2:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80029f6:	f023 0301 	bic.w	r3, r3, #1
 80029fa:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	685b      	ldr	r3, [r3, #4]
 8002a08:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d007      	beq.n	8002a20 <HAL_ADC_Start_DMA+0xcc>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a14:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002a18:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a24:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002a28:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002a2c:	d106      	bne.n	8002a3c <HAL_ADC_Start_DMA+0xe8>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a32:	f023 0206 	bic.w	r2, r3, #6
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	645a      	str	r2, [r3, #68]	@ 0x44
 8002a3a:	e002      	b.n	8002a42 <HAL_ADC_Start_DMA+0xee>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	2200      	movs	r2, #0
 8002a40:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	2200      	movs	r2, #0
 8002a46:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002a4a:	4b37      	ldr	r3, [pc, #220]	@ (8002b28 <HAL_ADC_Start_DMA+0x1d4>)
 8002a4c:	61bb      	str	r3, [r7, #24]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a52:	4a36      	ldr	r2, [pc, #216]	@ (8002b2c <HAL_ADC_Start_DMA+0x1d8>)
 8002a54:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a5a:	4a35      	ldr	r2, [pc, #212]	@ (8002b30 <HAL_ADC_Start_DMA+0x1dc>)
 8002a5c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a62:	4a34      	ldr	r2, [pc, #208]	@ (8002b34 <HAL_ADC_Start_DMA+0x1e0>)
 8002a64:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8002a6e:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	685a      	ldr	r2, [r3, #4]
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8002a7e:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	689a      	ldr	r2, [r3, #8]
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002a8e:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	334c      	adds	r3, #76	@ 0x4c
 8002a9a:	4619      	mov	r1, r3
 8002a9c:	68ba      	ldr	r2, [r7, #8]
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	f000 fd42 	bl	8003528 <HAL_DMA_Start_IT>
 8002aa4:	4603      	mov	r3, r0
 8002aa6:	77fb      	strb	r3, [r7, #31]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002aa8:	69bb      	ldr	r3, [r7, #24]
 8002aaa:	685b      	ldr	r3, [r3, #4]
 8002aac:	f003 031f 	and.w	r3, r3, #31
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d10f      	bne.n	8002ad4 <HAL_ADC_Start_DMA+0x180>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	689b      	ldr	r3, [r3, #8]
 8002aba:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d129      	bne.n	8002b16 <HAL_ADC_Start_DMA+0x1c2>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	689a      	ldr	r2, [r3, #8]
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002ad0:	609a      	str	r2, [r3, #8]
 8002ad2:	e020      	b.n	8002b16 <HAL_ADC_Start_DMA+0x1c2>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	4a17      	ldr	r2, [pc, #92]	@ (8002b38 <HAL_ADC_Start_DMA+0x1e4>)
 8002ada:	4293      	cmp	r3, r2
 8002adc:	d11b      	bne.n	8002b16 <HAL_ADC_Start_DMA+0x1c2>
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	689b      	ldr	r3, [r3, #8]
 8002ae4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d114      	bne.n	8002b16 <HAL_ADC_Start_DMA+0x1c2>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	689a      	ldr	r2, [r3, #8]
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002afa:	609a      	str	r2, [r3, #8]
 8002afc:	e00b      	b.n	8002b16 <HAL_ADC_Start_DMA+0x1c2>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b02:	f043 0210 	orr.w	r2, r3, #16
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b0e:	f043 0201 	orr.w	r2, r3, #1
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return tmp_hal_status;
 8002b16:	7ffb      	ldrb	r3, [r7, #31]
}
 8002b18:	4618      	mov	r0, r3
 8002b1a:	3720      	adds	r7, #32
 8002b1c:	46bd      	mov	sp, r7
 8002b1e:	bd80      	pop	{r7, pc}
 8002b20:	20000040 	.word	0x20000040
 8002b24:	431bde83 	.word	0x431bde83
 8002b28:	40012300 	.word	0x40012300
 8002b2c:	080030a5 	.word	0x080030a5
 8002b30:	0800315f 	.word	0x0800315f
 8002b34:	0800317b 	.word	0x0800317b
 8002b38:	40012000 	.word	0x40012000

08002b3c <HAL_ADC_Stop_DMA>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef *hadc)
{
 8002b3c:	b580      	push	{r7, lr}
 8002b3e:	b084      	sub	sp, #16
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002b44:	2300      	movs	r3, #0
 8002b46:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002b4e:	2b01      	cmp	r3, #1
 8002b50:	d101      	bne.n	8002b56 <HAL_ADC_Stop_DMA+0x1a>
 8002b52:	2302      	movs	r3, #2
 8002b54:	e048      	b.n	8002be8 <HAL_ADC_Stop_DMA+0xac>
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	2201      	movs	r2, #1
 8002b5a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	689a      	ldr	r2, [r3, #8]
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	f022 0201 	bic.w	r2, r2, #1
 8002b6c:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	689b      	ldr	r3, [r3, #8]
 8002b74:	f003 0301 	and.w	r3, r3, #1
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d130      	bne.n	8002bde <HAL_ADC_Stop_DMA+0xa2>
  {
    /* Disable the selected ADC DMA mode */
    hadc->Instance->CR2 &= ~ADC_CR2_DMA;
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	689a      	ldr	r2, [r3, #8]
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002b8a:	609a      	str	r2, [r3, #8]

    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b90:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002b94:	b2db      	uxtb	r3, r3
 8002b96:	2b02      	cmp	r3, #2
 8002b98:	d10f      	bne.n	8002bba <HAL_ADC_Stop_DMA+0x7e>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b9e:	4618      	mov	r0, r3
 8002ba0:	f000 fd1a 	bl	80035d8 <HAL_DMA_Abort>
 8002ba4:	4603      	mov	r3, r0
 8002ba6:	73fb      	strb	r3, [r7, #15]

      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 8002ba8:	7bfb      	ldrb	r3, [r7, #15]
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d005      	beq.n	8002bba <HAL_ADC_Stop_DMA+0x7e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bb2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	641a      	str	r2, [r3, #64]	@ 0x40
      }
    }

    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	685a      	ldr	r2, [r3, #4]
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	f022 6280 	bic.w	r2, r2, #67108864	@ 0x4000000
 8002bc8:	605a      	str	r2, [r3, #4]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bce:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002bd2:	f023 0301 	bic.w	r3, r3, #1
 8002bd6:	f043 0201 	orr.w	r2, r3, #1
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	2200      	movs	r2, #0
 8002be2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002be6:	7bfb      	ldrb	r3, [r7, #15]
}
 8002be8:	4618      	mov	r0, r3
 8002bea:	3710      	adds	r7, #16
 8002bec:	46bd      	mov	sp, r7
 8002bee:	bd80      	pop	{r7, pc}

08002bf0 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8002bf0:	b480      	push	{r7}
 8002bf2:	b083      	sub	sp, #12
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8002bfe:	4618      	mov	r0, r3
 8002c00:	370c      	adds	r7, #12
 8002c02:	46bd      	mov	sp, r7
 8002c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c08:	4770      	bx	lr

08002c0a <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002c0a:	b480      	push	{r7}
 8002c0c:	b083      	sub	sp, #12
 8002c0e:	af00      	add	r7, sp, #0
 8002c10:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8002c12:	bf00      	nop
 8002c14:	370c      	adds	r7, #12
 8002c16:	46bd      	mov	sp, r7
 8002c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c1c:	4770      	bx	lr

08002c1e <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002c1e:	b480      	push	{r7}
 8002c20:	b083      	sub	sp, #12
 8002c22:	af00      	add	r7, sp, #0
 8002c24:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8002c26:	bf00      	nop
 8002c28:	370c      	adds	r7, #12
 8002c2a:	46bd      	mov	sp, r7
 8002c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c30:	4770      	bx	lr

08002c32 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002c32:	b480      	push	{r7}
 8002c34:	b083      	sub	sp, #12
 8002c36:	af00      	add	r7, sp, #0
 8002c38:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002c3a:	bf00      	nop
 8002c3c:	370c      	adds	r7, #12
 8002c3e:	46bd      	mov	sp, r7
 8002c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c44:	4770      	bx	lr
	...

08002c48 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002c48:	b480      	push	{r7}
 8002c4a:	b085      	sub	sp, #20
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	6078      	str	r0, [r7, #4]
 8002c50:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002c52:	2300      	movs	r3, #0
 8002c54:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002c5c:	2b01      	cmp	r3, #1
 8002c5e:	d101      	bne.n	8002c64 <HAL_ADC_ConfigChannel+0x1c>
 8002c60:	2302      	movs	r3, #2
 8002c62:	e113      	b.n	8002e8c <HAL_ADC_ConfigChannel+0x244>
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	2201      	movs	r2, #1
 8002c68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002c6c:	683b      	ldr	r3, [r7, #0]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	2b09      	cmp	r3, #9
 8002c72:	d925      	bls.n	8002cc0 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	68d9      	ldr	r1, [r3, #12]
 8002c7a:	683b      	ldr	r3, [r7, #0]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	b29b      	uxth	r3, r3
 8002c80:	461a      	mov	r2, r3
 8002c82:	4613      	mov	r3, r2
 8002c84:	005b      	lsls	r3, r3, #1
 8002c86:	4413      	add	r3, r2
 8002c88:	3b1e      	subs	r3, #30
 8002c8a:	2207      	movs	r2, #7
 8002c8c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c90:	43da      	mvns	r2, r3
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	400a      	ands	r2, r1
 8002c98:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	68d9      	ldr	r1, [r3, #12]
 8002ca0:	683b      	ldr	r3, [r7, #0]
 8002ca2:	689a      	ldr	r2, [r3, #8]
 8002ca4:	683b      	ldr	r3, [r7, #0]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	b29b      	uxth	r3, r3
 8002caa:	4618      	mov	r0, r3
 8002cac:	4603      	mov	r3, r0
 8002cae:	005b      	lsls	r3, r3, #1
 8002cb0:	4403      	add	r3, r0
 8002cb2:	3b1e      	subs	r3, #30
 8002cb4:	409a      	lsls	r2, r3
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	430a      	orrs	r2, r1
 8002cbc:	60da      	str	r2, [r3, #12]
 8002cbe:	e022      	b.n	8002d06 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	6919      	ldr	r1, [r3, #16]
 8002cc6:	683b      	ldr	r3, [r7, #0]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	b29b      	uxth	r3, r3
 8002ccc:	461a      	mov	r2, r3
 8002cce:	4613      	mov	r3, r2
 8002cd0:	005b      	lsls	r3, r3, #1
 8002cd2:	4413      	add	r3, r2
 8002cd4:	2207      	movs	r2, #7
 8002cd6:	fa02 f303 	lsl.w	r3, r2, r3
 8002cda:	43da      	mvns	r2, r3
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	400a      	ands	r2, r1
 8002ce2:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	6919      	ldr	r1, [r3, #16]
 8002cea:	683b      	ldr	r3, [r7, #0]
 8002cec:	689a      	ldr	r2, [r3, #8]
 8002cee:	683b      	ldr	r3, [r7, #0]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	b29b      	uxth	r3, r3
 8002cf4:	4618      	mov	r0, r3
 8002cf6:	4603      	mov	r3, r0
 8002cf8:	005b      	lsls	r3, r3, #1
 8002cfa:	4403      	add	r3, r0
 8002cfc:	409a      	lsls	r2, r3
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	430a      	orrs	r2, r1
 8002d04:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002d06:	683b      	ldr	r3, [r7, #0]
 8002d08:	685b      	ldr	r3, [r3, #4]
 8002d0a:	2b06      	cmp	r3, #6
 8002d0c:	d824      	bhi.n	8002d58 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002d14:	683b      	ldr	r3, [r7, #0]
 8002d16:	685a      	ldr	r2, [r3, #4]
 8002d18:	4613      	mov	r3, r2
 8002d1a:	009b      	lsls	r3, r3, #2
 8002d1c:	4413      	add	r3, r2
 8002d1e:	3b05      	subs	r3, #5
 8002d20:	221f      	movs	r2, #31
 8002d22:	fa02 f303 	lsl.w	r3, r2, r3
 8002d26:	43da      	mvns	r2, r3
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	400a      	ands	r2, r1
 8002d2e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002d36:	683b      	ldr	r3, [r7, #0]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	b29b      	uxth	r3, r3
 8002d3c:	4618      	mov	r0, r3
 8002d3e:	683b      	ldr	r3, [r7, #0]
 8002d40:	685a      	ldr	r2, [r3, #4]
 8002d42:	4613      	mov	r3, r2
 8002d44:	009b      	lsls	r3, r3, #2
 8002d46:	4413      	add	r3, r2
 8002d48:	3b05      	subs	r3, #5
 8002d4a:	fa00 f203 	lsl.w	r2, r0, r3
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	430a      	orrs	r2, r1
 8002d54:	635a      	str	r2, [r3, #52]	@ 0x34
 8002d56:	e04c      	b.n	8002df2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002d58:	683b      	ldr	r3, [r7, #0]
 8002d5a:	685b      	ldr	r3, [r3, #4]
 8002d5c:	2b0c      	cmp	r3, #12
 8002d5e:	d824      	bhi.n	8002daa <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002d66:	683b      	ldr	r3, [r7, #0]
 8002d68:	685a      	ldr	r2, [r3, #4]
 8002d6a:	4613      	mov	r3, r2
 8002d6c:	009b      	lsls	r3, r3, #2
 8002d6e:	4413      	add	r3, r2
 8002d70:	3b23      	subs	r3, #35	@ 0x23
 8002d72:	221f      	movs	r2, #31
 8002d74:	fa02 f303 	lsl.w	r3, r2, r3
 8002d78:	43da      	mvns	r2, r3
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	400a      	ands	r2, r1
 8002d80:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002d88:	683b      	ldr	r3, [r7, #0]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	b29b      	uxth	r3, r3
 8002d8e:	4618      	mov	r0, r3
 8002d90:	683b      	ldr	r3, [r7, #0]
 8002d92:	685a      	ldr	r2, [r3, #4]
 8002d94:	4613      	mov	r3, r2
 8002d96:	009b      	lsls	r3, r3, #2
 8002d98:	4413      	add	r3, r2
 8002d9a:	3b23      	subs	r3, #35	@ 0x23
 8002d9c:	fa00 f203 	lsl.w	r2, r0, r3
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	430a      	orrs	r2, r1
 8002da6:	631a      	str	r2, [r3, #48]	@ 0x30
 8002da8:	e023      	b.n	8002df2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002db0:	683b      	ldr	r3, [r7, #0]
 8002db2:	685a      	ldr	r2, [r3, #4]
 8002db4:	4613      	mov	r3, r2
 8002db6:	009b      	lsls	r3, r3, #2
 8002db8:	4413      	add	r3, r2
 8002dba:	3b41      	subs	r3, #65	@ 0x41
 8002dbc:	221f      	movs	r2, #31
 8002dbe:	fa02 f303 	lsl.w	r3, r2, r3
 8002dc2:	43da      	mvns	r2, r3
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	400a      	ands	r2, r1
 8002dca:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002dd2:	683b      	ldr	r3, [r7, #0]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	b29b      	uxth	r3, r3
 8002dd8:	4618      	mov	r0, r3
 8002dda:	683b      	ldr	r3, [r7, #0]
 8002ddc:	685a      	ldr	r2, [r3, #4]
 8002dde:	4613      	mov	r3, r2
 8002de0:	009b      	lsls	r3, r3, #2
 8002de2:	4413      	add	r3, r2
 8002de4:	3b41      	subs	r3, #65	@ 0x41
 8002de6:	fa00 f203 	lsl.w	r2, r0, r3
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	430a      	orrs	r2, r1
 8002df0:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002df2:	4b29      	ldr	r3, [pc, #164]	@ (8002e98 <HAL_ADC_ConfigChannel+0x250>)
 8002df4:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	4a28      	ldr	r2, [pc, #160]	@ (8002e9c <HAL_ADC_ConfigChannel+0x254>)
 8002dfc:	4293      	cmp	r3, r2
 8002dfe:	d10f      	bne.n	8002e20 <HAL_ADC_ConfigChannel+0x1d8>
 8002e00:	683b      	ldr	r3, [r7, #0]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	2b12      	cmp	r3, #18
 8002e06:	d10b      	bne.n	8002e20 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	685b      	ldr	r3, [r3, #4]
 8002e0c:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	685b      	ldr	r3, [r3, #4]
 8002e18:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	4a1d      	ldr	r2, [pc, #116]	@ (8002e9c <HAL_ADC_ConfigChannel+0x254>)
 8002e26:	4293      	cmp	r3, r2
 8002e28:	d12b      	bne.n	8002e82 <HAL_ADC_ConfigChannel+0x23a>
 8002e2a:	683b      	ldr	r3, [r7, #0]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	4a1c      	ldr	r2, [pc, #112]	@ (8002ea0 <HAL_ADC_ConfigChannel+0x258>)
 8002e30:	4293      	cmp	r3, r2
 8002e32:	d003      	beq.n	8002e3c <HAL_ADC_ConfigChannel+0x1f4>
 8002e34:	683b      	ldr	r3, [r7, #0]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	2b11      	cmp	r3, #17
 8002e3a:	d122      	bne.n	8002e82 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	685b      	ldr	r3, [r3, #4]
 8002e40:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	685b      	ldr	r3, [r3, #4]
 8002e4c:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002e54:	683b      	ldr	r3, [r7, #0]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	4a11      	ldr	r2, [pc, #68]	@ (8002ea0 <HAL_ADC_ConfigChannel+0x258>)
 8002e5a:	4293      	cmp	r3, r2
 8002e5c:	d111      	bne.n	8002e82 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002e5e:	4b11      	ldr	r3, [pc, #68]	@ (8002ea4 <HAL_ADC_ConfigChannel+0x25c>)
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	4a11      	ldr	r2, [pc, #68]	@ (8002ea8 <HAL_ADC_ConfigChannel+0x260>)
 8002e64:	fba2 2303 	umull	r2, r3, r2, r3
 8002e68:	0c9a      	lsrs	r2, r3, #18
 8002e6a:	4613      	mov	r3, r2
 8002e6c:	009b      	lsls	r3, r3, #2
 8002e6e:	4413      	add	r3, r2
 8002e70:	005b      	lsls	r3, r3, #1
 8002e72:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002e74:	e002      	b.n	8002e7c <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8002e76:	68bb      	ldr	r3, [r7, #8]
 8002e78:	3b01      	subs	r3, #1
 8002e7a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002e7c:	68bb      	ldr	r3, [r7, #8]
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d1f9      	bne.n	8002e76 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	2200      	movs	r2, #0
 8002e86:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002e8a:	2300      	movs	r3, #0
}
 8002e8c:	4618      	mov	r0, r3
 8002e8e:	3714      	adds	r7, #20
 8002e90:	46bd      	mov	sp, r7
 8002e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e96:	4770      	bx	lr
 8002e98:	40012300 	.word	0x40012300
 8002e9c:	40012000 	.word	0x40012000
 8002ea0:	10000012 	.word	0x10000012
 8002ea4:	20000040 	.word	0x20000040
 8002ea8:	431bde83 	.word	0x431bde83

08002eac <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002eac:	b480      	push	{r7}
 8002eae:	b085      	sub	sp, #20
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002eb4:	4b79      	ldr	r3, [pc, #484]	@ (800309c <ADC_Init+0x1f0>)
 8002eb6:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	685b      	ldr	r3, [r3, #4]
 8002ebc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	685a      	ldr	r2, [r3, #4]
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	685b      	ldr	r3, [r3, #4]
 8002ecc:	431a      	orrs	r2, r3
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	685a      	ldr	r2, [r3, #4]
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002ee0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	6859      	ldr	r1, [r3, #4]
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	691b      	ldr	r3, [r3, #16]
 8002eec:	021a      	lsls	r2, r3, #8
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	430a      	orrs	r2, r1
 8002ef4:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	685a      	ldr	r2, [r3, #4]
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002f04:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	6859      	ldr	r1, [r3, #4]
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	689a      	ldr	r2, [r3, #8]
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	430a      	orrs	r2, r1
 8002f16:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	689a      	ldr	r2, [r3, #8]
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002f26:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	6899      	ldr	r1, [r3, #8]
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	68da      	ldr	r2, [r3, #12]
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	430a      	orrs	r2, r1
 8002f38:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f3e:	4a58      	ldr	r2, [pc, #352]	@ (80030a0 <ADC_Init+0x1f4>)
 8002f40:	4293      	cmp	r3, r2
 8002f42:	d022      	beq.n	8002f8a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	689a      	ldr	r2, [r3, #8]
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002f52:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	6899      	ldr	r1, [r3, #8]
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	430a      	orrs	r2, r1
 8002f64:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	689a      	ldr	r2, [r3, #8]
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002f74:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	6899      	ldr	r1, [r3, #8]
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	430a      	orrs	r2, r1
 8002f86:	609a      	str	r2, [r3, #8]
 8002f88:	e00f      	b.n	8002faa <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	689a      	ldr	r2, [r3, #8]
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002f98:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	689a      	ldr	r2, [r3, #8]
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002fa8:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	689a      	ldr	r2, [r3, #8]
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	f022 0202 	bic.w	r2, r2, #2
 8002fb8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	6899      	ldr	r1, [r3, #8]
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	7e1b      	ldrb	r3, [r3, #24]
 8002fc4:	005a      	lsls	r2, r3, #1
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	430a      	orrs	r2, r1
 8002fcc:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d01b      	beq.n	8003010 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	685a      	ldr	r2, [r3, #4]
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002fe6:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	685a      	ldr	r2, [r3, #4]
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002ff6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	6859      	ldr	r1, [r3, #4]
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003002:	3b01      	subs	r3, #1
 8003004:	035a      	lsls	r2, r3, #13
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	430a      	orrs	r2, r1
 800300c:	605a      	str	r2, [r3, #4]
 800300e:	e007      	b.n	8003020 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	685a      	ldr	r2, [r3, #4]
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800301e:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800302e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	69db      	ldr	r3, [r3, #28]
 800303a:	3b01      	subs	r3, #1
 800303c:	051a      	lsls	r2, r3, #20
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	430a      	orrs	r2, r1
 8003044:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	689a      	ldr	r2, [r3, #8]
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8003054:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	6899      	ldr	r1, [r3, #8]
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003062:	025a      	lsls	r2, r3, #9
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	430a      	orrs	r2, r1
 800306a:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	689a      	ldr	r2, [r3, #8]
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800307a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	6899      	ldr	r1, [r3, #8]
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	695b      	ldr	r3, [r3, #20]
 8003086:	029a      	lsls	r2, r3, #10
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	430a      	orrs	r2, r1
 800308e:	609a      	str	r2, [r3, #8]
}
 8003090:	bf00      	nop
 8003092:	3714      	adds	r7, #20
 8003094:	46bd      	mov	sp, r7
 8003096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800309a:	4770      	bx	lr
 800309c:	40012300 	.word	0x40012300
 80030a0:	0f000001 	.word	0x0f000001

080030a4 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80030a4:	b580      	push	{r7, lr}
 80030a6:	b084      	sub	sp, #16
 80030a8:	af00      	add	r7, sp, #0
 80030aa:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80030b0:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030b6:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d13c      	bne.n	8003138 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030c2:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	689b      	ldr	r3, [r3, #8]
 80030d0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d12b      	bne.n	8003130 <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d127      	bne.n	8003130 <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030e6:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d006      	beq.n	80030fc <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	689b      	ldr	r3, [r3, #8]
 80030f4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d119      	bne.n	8003130 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	685a      	ldr	r2, [r3, #4]
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f022 0220 	bic.w	r2, r2, #32
 800310a:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003110:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800311c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003120:	2b00      	cmp	r3, #0
 8003122:	d105      	bne.n	8003130 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003128:	f043 0201 	orr.w	r2, r3, #1
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003130:	68f8      	ldr	r0, [r7, #12]
 8003132:	f7ff fd6a 	bl	8002c0a <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003136:	e00e      	b.n	8003156 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800313c:	f003 0310 	and.w	r3, r3, #16
 8003140:	2b00      	cmp	r3, #0
 8003142:	d003      	beq.n	800314c <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8003144:	68f8      	ldr	r0, [r7, #12]
 8003146:	f7ff fd74 	bl	8002c32 <HAL_ADC_ErrorCallback>
}
 800314a:	e004      	b.n	8003156 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003150:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003152:	6878      	ldr	r0, [r7, #4]
 8003154:	4798      	blx	r3
}
 8003156:	bf00      	nop
 8003158:	3710      	adds	r7, #16
 800315a:	46bd      	mov	sp, r7
 800315c:	bd80      	pop	{r7, pc}

0800315e <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800315e:	b580      	push	{r7, lr}
 8003160:	b084      	sub	sp, #16
 8003162:	af00      	add	r7, sp, #0
 8003164:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800316a:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800316c:	68f8      	ldr	r0, [r7, #12]
 800316e:	f7ff fd56 	bl	8002c1e <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003172:	bf00      	nop
 8003174:	3710      	adds	r7, #16
 8003176:	46bd      	mov	sp, r7
 8003178:	bd80      	pop	{r7, pc}

0800317a <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800317a:	b580      	push	{r7, lr}
 800317c:	b084      	sub	sp, #16
 800317e:	af00      	add	r7, sp, #0
 8003180:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003186:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	2240      	movs	r2, #64	@ 0x40
 800318c:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003192:	f043 0204 	orr.w	r2, r3, #4
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800319a:	68f8      	ldr	r0, [r7, #12]
 800319c:	f7ff fd49 	bl	8002c32 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80031a0:	bf00      	nop
 80031a2:	3710      	adds	r7, #16
 80031a4:	46bd      	mov	sp, r7
 80031a6:	bd80      	pop	{r7, pc}

080031a8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80031a8:	b480      	push	{r7}
 80031aa:	b085      	sub	sp, #20
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	f003 0307 	and.w	r3, r3, #7
 80031b6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80031b8:	4b0c      	ldr	r3, [pc, #48]	@ (80031ec <__NVIC_SetPriorityGrouping+0x44>)
 80031ba:	68db      	ldr	r3, [r3, #12]
 80031bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80031be:	68ba      	ldr	r2, [r7, #8]
 80031c0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80031c4:	4013      	ands	r3, r2
 80031c6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80031cc:	68bb      	ldr	r3, [r7, #8]
 80031ce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80031d0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80031d4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80031d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80031da:	4a04      	ldr	r2, [pc, #16]	@ (80031ec <__NVIC_SetPriorityGrouping+0x44>)
 80031dc:	68bb      	ldr	r3, [r7, #8]
 80031de:	60d3      	str	r3, [r2, #12]
}
 80031e0:	bf00      	nop
 80031e2:	3714      	adds	r7, #20
 80031e4:	46bd      	mov	sp, r7
 80031e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ea:	4770      	bx	lr
 80031ec:	e000ed00 	.word	0xe000ed00

080031f0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80031f0:	b480      	push	{r7}
 80031f2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80031f4:	4b04      	ldr	r3, [pc, #16]	@ (8003208 <__NVIC_GetPriorityGrouping+0x18>)
 80031f6:	68db      	ldr	r3, [r3, #12]
 80031f8:	0a1b      	lsrs	r3, r3, #8
 80031fa:	f003 0307 	and.w	r3, r3, #7
}
 80031fe:	4618      	mov	r0, r3
 8003200:	46bd      	mov	sp, r7
 8003202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003206:	4770      	bx	lr
 8003208:	e000ed00 	.word	0xe000ed00

0800320c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800320c:	b480      	push	{r7}
 800320e:	b083      	sub	sp, #12
 8003210:	af00      	add	r7, sp, #0
 8003212:	4603      	mov	r3, r0
 8003214:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003216:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800321a:	2b00      	cmp	r3, #0
 800321c:	db0b      	blt.n	8003236 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800321e:	79fb      	ldrb	r3, [r7, #7]
 8003220:	f003 021f 	and.w	r2, r3, #31
 8003224:	4907      	ldr	r1, [pc, #28]	@ (8003244 <__NVIC_EnableIRQ+0x38>)
 8003226:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800322a:	095b      	lsrs	r3, r3, #5
 800322c:	2001      	movs	r0, #1
 800322e:	fa00 f202 	lsl.w	r2, r0, r2
 8003232:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003236:	bf00      	nop
 8003238:	370c      	adds	r7, #12
 800323a:	46bd      	mov	sp, r7
 800323c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003240:	4770      	bx	lr
 8003242:	bf00      	nop
 8003244:	e000e100 	.word	0xe000e100

08003248 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003248:	b480      	push	{r7}
 800324a:	b083      	sub	sp, #12
 800324c:	af00      	add	r7, sp, #0
 800324e:	4603      	mov	r3, r0
 8003250:	6039      	str	r1, [r7, #0]
 8003252:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003254:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003258:	2b00      	cmp	r3, #0
 800325a:	db0a      	blt.n	8003272 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800325c:	683b      	ldr	r3, [r7, #0]
 800325e:	b2da      	uxtb	r2, r3
 8003260:	490c      	ldr	r1, [pc, #48]	@ (8003294 <__NVIC_SetPriority+0x4c>)
 8003262:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003266:	0112      	lsls	r2, r2, #4
 8003268:	b2d2      	uxtb	r2, r2
 800326a:	440b      	add	r3, r1
 800326c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003270:	e00a      	b.n	8003288 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003272:	683b      	ldr	r3, [r7, #0]
 8003274:	b2da      	uxtb	r2, r3
 8003276:	4908      	ldr	r1, [pc, #32]	@ (8003298 <__NVIC_SetPriority+0x50>)
 8003278:	79fb      	ldrb	r3, [r7, #7]
 800327a:	f003 030f 	and.w	r3, r3, #15
 800327e:	3b04      	subs	r3, #4
 8003280:	0112      	lsls	r2, r2, #4
 8003282:	b2d2      	uxtb	r2, r2
 8003284:	440b      	add	r3, r1
 8003286:	761a      	strb	r2, [r3, #24]
}
 8003288:	bf00      	nop
 800328a:	370c      	adds	r7, #12
 800328c:	46bd      	mov	sp, r7
 800328e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003292:	4770      	bx	lr
 8003294:	e000e100 	.word	0xe000e100
 8003298:	e000ed00 	.word	0xe000ed00

0800329c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800329c:	b480      	push	{r7}
 800329e:	b089      	sub	sp, #36	@ 0x24
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	60f8      	str	r0, [r7, #12]
 80032a4:	60b9      	str	r1, [r7, #8]
 80032a6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	f003 0307 	and.w	r3, r3, #7
 80032ae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80032b0:	69fb      	ldr	r3, [r7, #28]
 80032b2:	f1c3 0307 	rsb	r3, r3, #7
 80032b6:	2b04      	cmp	r3, #4
 80032b8:	bf28      	it	cs
 80032ba:	2304      	movcs	r3, #4
 80032bc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80032be:	69fb      	ldr	r3, [r7, #28]
 80032c0:	3304      	adds	r3, #4
 80032c2:	2b06      	cmp	r3, #6
 80032c4:	d902      	bls.n	80032cc <NVIC_EncodePriority+0x30>
 80032c6:	69fb      	ldr	r3, [r7, #28]
 80032c8:	3b03      	subs	r3, #3
 80032ca:	e000      	b.n	80032ce <NVIC_EncodePriority+0x32>
 80032cc:	2300      	movs	r3, #0
 80032ce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80032d0:	f04f 32ff 	mov.w	r2, #4294967295
 80032d4:	69bb      	ldr	r3, [r7, #24]
 80032d6:	fa02 f303 	lsl.w	r3, r2, r3
 80032da:	43da      	mvns	r2, r3
 80032dc:	68bb      	ldr	r3, [r7, #8]
 80032de:	401a      	ands	r2, r3
 80032e0:	697b      	ldr	r3, [r7, #20]
 80032e2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80032e4:	f04f 31ff 	mov.w	r1, #4294967295
 80032e8:	697b      	ldr	r3, [r7, #20]
 80032ea:	fa01 f303 	lsl.w	r3, r1, r3
 80032ee:	43d9      	mvns	r1, r3
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80032f4:	4313      	orrs	r3, r2
         );
}
 80032f6:	4618      	mov	r0, r3
 80032f8:	3724      	adds	r7, #36	@ 0x24
 80032fa:	46bd      	mov	sp, r7
 80032fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003300:	4770      	bx	lr
	...

08003304 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003304:	b580      	push	{r7, lr}
 8003306:	b082      	sub	sp, #8
 8003308:	af00      	add	r7, sp, #0
 800330a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	3b01      	subs	r3, #1
 8003310:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003314:	d301      	bcc.n	800331a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003316:	2301      	movs	r3, #1
 8003318:	e00f      	b.n	800333a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800331a:	4a0a      	ldr	r2, [pc, #40]	@ (8003344 <SysTick_Config+0x40>)
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	3b01      	subs	r3, #1
 8003320:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003322:	210f      	movs	r1, #15
 8003324:	f04f 30ff 	mov.w	r0, #4294967295
 8003328:	f7ff ff8e 	bl	8003248 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800332c:	4b05      	ldr	r3, [pc, #20]	@ (8003344 <SysTick_Config+0x40>)
 800332e:	2200      	movs	r2, #0
 8003330:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003332:	4b04      	ldr	r3, [pc, #16]	@ (8003344 <SysTick_Config+0x40>)
 8003334:	2207      	movs	r2, #7
 8003336:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003338:	2300      	movs	r3, #0
}
 800333a:	4618      	mov	r0, r3
 800333c:	3708      	adds	r7, #8
 800333e:	46bd      	mov	sp, r7
 8003340:	bd80      	pop	{r7, pc}
 8003342:	bf00      	nop
 8003344:	e000e010 	.word	0xe000e010

08003348 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003348:	b580      	push	{r7, lr}
 800334a:	b082      	sub	sp, #8
 800334c:	af00      	add	r7, sp, #0
 800334e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003350:	6878      	ldr	r0, [r7, #4]
 8003352:	f7ff ff29 	bl	80031a8 <__NVIC_SetPriorityGrouping>
}
 8003356:	bf00      	nop
 8003358:	3708      	adds	r7, #8
 800335a:	46bd      	mov	sp, r7
 800335c:	bd80      	pop	{r7, pc}

0800335e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800335e:	b580      	push	{r7, lr}
 8003360:	b086      	sub	sp, #24
 8003362:	af00      	add	r7, sp, #0
 8003364:	4603      	mov	r3, r0
 8003366:	60b9      	str	r1, [r7, #8]
 8003368:	607a      	str	r2, [r7, #4]
 800336a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800336c:	2300      	movs	r3, #0
 800336e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003370:	f7ff ff3e 	bl	80031f0 <__NVIC_GetPriorityGrouping>
 8003374:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003376:	687a      	ldr	r2, [r7, #4]
 8003378:	68b9      	ldr	r1, [r7, #8]
 800337a:	6978      	ldr	r0, [r7, #20]
 800337c:	f7ff ff8e 	bl	800329c <NVIC_EncodePriority>
 8003380:	4602      	mov	r2, r0
 8003382:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003386:	4611      	mov	r1, r2
 8003388:	4618      	mov	r0, r3
 800338a:	f7ff ff5d 	bl	8003248 <__NVIC_SetPriority>
}
 800338e:	bf00      	nop
 8003390:	3718      	adds	r7, #24
 8003392:	46bd      	mov	sp, r7
 8003394:	bd80      	pop	{r7, pc}

08003396 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003396:	b580      	push	{r7, lr}
 8003398:	b082      	sub	sp, #8
 800339a:	af00      	add	r7, sp, #0
 800339c:	4603      	mov	r3, r0
 800339e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80033a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033a4:	4618      	mov	r0, r3
 80033a6:	f7ff ff31 	bl	800320c <__NVIC_EnableIRQ>
}
 80033aa:	bf00      	nop
 80033ac:	3708      	adds	r7, #8
 80033ae:	46bd      	mov	sp, r7
 80033b0:	bd80      	pop	{r7, pc}

080033b2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80033b2:	b580      	push	{r7, lr}
 80033b4:	b082      	sub	sp, #8
 80033b6:	af00      	add	r7, sp, #0
 80033b8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80033ba:	6878      	ldr	r0, [r7, #4]
 80033bc:	f7ff ffa2 	bl	8003304 <SysTick_Config>
 80033c0:	4603      	mov	r3, r0
}
 80033c2:	4618      	mov	r0, r3
 80033c4:	3708      	adds	r7, #8
 80033c6:	46bd      	mov	sp, r7
 80033c8:	bd80      	pop	{r7, pc}
	...

080033cc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80033cc:	b580      	push	{r7, lr}
 80033ce:	b086      	sub	sp, #24
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80033d4:	2300      	movs	r3, #0
 80033d6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80033d8:	f7ff f8fa 	bl	80025d0 <HAL_GetTick>
 80033dc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d101      	bne.n	80033e8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80033e4:	2301      	movs	r3, #1
 80033e6:	e099      	b.n	800351c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	2202      	movs	r2, #2
 80033ec:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	2200      	movs	r2, #0
 80033f4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	681a      	ldr	r2, [r3, #0]
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	f022 0201 	bic.w	r2, r2, #1
 8003406:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003408:	e00f      	b.n	800342a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800340a:	f7ff f8e1 	bl	80025d0 <HAL_GetTick>
 800340e:	4602      	mov	r2, r0
 8003410:	693b      	ldr	r3, [r7, #16]
 8003412:	1ad3      	subs	r3, r2, r3
 8003414:	2b05      	cmp	r3, #5
 8003416:	d908      	bls.n	800342a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	2220      	movs	r2, #32
 800341c:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	2203      	movs	r2, #3
 8003422:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8003426:	2303      	movs	r3, #3
 8003428:	e078      	b.n	800351c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	f003 0301 	and.w	r3, r3, #1
 8003434:	2b00      	cmp	r3, #0
 8003436:	d1e8      	bne.n	800340a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003440:	697a      	ldr	r2, [r7, #20]
 8003442:	4b38      	ldr	r3, [pc, #224]	@ (8003524 <HAL_DMA_Init+0x158>)
 8003444:	4013      	ands	r3, r2
 8003446:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	685a      	ldr	r2, [r3, #4]
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	689b      	ldr	r3, [r3, #8]
 8003450:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003456:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	691b      	ldr	r3, [r3, #16]
 800345c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003462:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	699b      	ldr	r3, [r3, #24]
 8003468:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800346e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	6a1b      	ldr	r3, [r3, #32]
 8003474:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003476:	697a      	ldr	r2, [r7, #20]
 8003478:	4313      	orrs	r3, r2
 800347a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003480:	2b04      	cmp	r3, #4
 8003482:	d107      	bne.n	8003494 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800348c:	4313      	orrs	r3, r2
 800348e:	697a      	ldr	r2, [r7, #20]
 8003490:	4313      	orrs	r3, r2
 8003492:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	697a      	ldr	r2, [r7, #20]
 800349a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	695b      	ldr	r3, [r3, #20]
 80034a2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80034a4:	697b      	ldr	r3, [r7, #20]
 80034a6:	f023 0307 	bic.w	r3, r3, #7
 80034aa:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034b0:	697a      	ldr	r2, [r7, #20]
 80034b2:	4313      	orrs	r3, r2
 80034b4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034ba:	2b04      	cmp	r3, #4
 80034bc:	d117      	bne.n	80034ee <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034c2:	697a      	ldr	r2, [r7, #20]
 80034c4:	4313      	orrs	r3, r2
 80034c6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d00e      	beq.n	80034ee <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80034d0:	6878      	ldr	r0, [r7, #4]
 80034d2:	f000 fb01 	bl	8003ad8 <DMA_CheckFifoParam>
 80034d6:	4603      	mov	r3, r0
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d008      	beq.n	80034ee <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	2240      	movs	r2, #64	@ 0x40
 80034e0:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	2201      	movs	r2, #1
 80034e6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80034ea:	2301      	movs	r3, #1
 80034ec:	e016      	b.n	800351c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	697a      	ldr	r2, [r7, #20]
 80034f4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80034f6:	6878      	ldr	r0, [r7, #4]
 80034f8:	f000 fab8 	bl	8003a6c <DMA_CalcBaseAndBitshift>
 80034fc:	4603      	mov	r3, r0
 80034fe:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003504:	223f      	movs	r2, #63	@ 0x3f
 8003506:	409a      	lsls	r2, r3
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	2200      	movs	r2, #0
 8003510:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	2201      	movs	r2, #1
 8003516:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800351a:	2300      	movs	r3, #0
}
 800351c:	4618      	mov	r0, r3
 800351e:	3718      	adds	r7, #24
 8003520:	46bd      	mov	sp, r7
 8003522:	bd80      	pop	{r7, pc}
 8003524:	f010803f 	.word	0xf010803f

08003528 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003528:	b580      	push	{r7, lr}
 800352a:	b086      	sub	sp, #24
 800352c:	af00      	add	r7, sp, #0
 800352e:	60f8      	str	r0, [r7, #12]
 8003530:	60b9      	str	r1, [r7, #8]
 8003532:	607a      	str	r2, [r7, #4]
 8003534:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003536:	2300      	movs	r3, #0
 8003538:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800353e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003546:	2b01      	cmp	r3, #1
 8003548:	d101      	bne.n	800354e <HAL_DMA_Start_IT+0x26>
 800354a:	2302      	movs	r3, #2
 800354c:	e040      	b.n	80035d0 <HAL_DMA_Start_IT+0xa8>
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	2201      	movs	r2, #1
 8003552:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800355c:	b2db      	uxtb	r3, r3
 800355e:	2b01      	cmp	r3, #1
 8003560:	d12f      	bne.n	80035c2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	2202      	movs	r2, #2
 8003566:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	2200      	movs	r2, #0
 800356e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003570:	683b      	ldr	r3, [r7, #0]
 8003572:	687a      	ldr	r2, [r7, #4]
 8003574:	68b9      	ldr	r1, [r7, #8]
 8003576:	68f8      	ldr	r0, [r7, #12]
 8003578:	f000 fa4a 	bl	8003a10 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003580:	223f      	movs	r2, #63	@ 0x3f
 8003582:	409a      	lsls	r2, r3
 8003584:	693b      	ldr	r3, [r7, #16]
 8003586:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	681a      	ldr	r2, [r3, #0]
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	f042 0216 	orr.w	r2, r2, #22
 8003596:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800359c:	2b00      	cmp	r3, #0
 800359e:	d007      	beq.n	80035b0 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	681a      	ldr	r2, [r3, #0]
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	f042 0208 	orr.w	r2, r2, #8
 80035ae:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	681a      	ldr	r2, [r3, #0]
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	f042 0201 	orr.w	r2, r2, #1
 80035be:	601a      	str	r2, [r3, #0]
 80035c0:	e005      	b.n	80035ce <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	2200      	movs	r2, #0
 80035c6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80035ca:	2302      	movs	r3, #2
 80035cc:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80035ce:	7dfb      	ldrb	r3, [r7, #23]
}
 80035d0:	4618      	mov	r0, r3
 80035d2:	3718      	adds	r7, #24
 80035d4:	46bd      	mov	sp, r7
 80035d6:	bd80      	pop	{r7, pc}

080035d8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80035d8:	b580      	push	{r7, lr}
 80035da:	b084      	sub	sp, #16
 80035dc:	af00      	add	r7, sp, #0
 80035de:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035e4:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80035e6:	f7fe fff3 	bl	80025d0 <HAL_GetTick>
 80035ea:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80035f2:	b2db      	uxtb	r3, r3
 80035f4:	2b02      	cmp	r3, #2
 80035f6:	d008      	beq.n	800360a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	2280      	movs	r2, #128	@ 0x80
 80035fc:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	2200      	movs	r2, #0
 8003602:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8003606:	2301      	movs	r3, #1
 8003608:	e052      	b.n	80036b0 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	681a      	ldr	r2, [r3, #0]
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	f022 0216 	bic.w	r2, r2, #22
 8003618:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	695a      	ldr	r2, [r3, #20]
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003628:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800362e:	2b00      	cmp	r3, #0
 8003630:	d103      	bne.n	800363a <HAL_DMA_Abort+0x62>
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003636:	2b00      	cmp	r3, #0
 8003638:	d007      	beq.n	800364a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	681a      	ldr	r2, [r3, #0]
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	f022 0208 	bic.w	r2, r2, #8
 8003648:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	681a      	ldr	r2, [r3, #0]
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	f022 0201 	bic.w	r2, r2, #1
 8003658:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800365a:	e013      	b.n	8003684 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800365c:	f7fe ffb8 	bl	80025d0 <HAL_GetTick>
 8003660:	4602      	mov	r2, r0
 8003662:	68bb      	ldr	r3, [r7, #8]
 8003664:	1ad3      	subs	r3, r2, r3
 8003666:	2b05      	cmp	r3, #5
 8003668:	d90c      	bls.n	8003684 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	2220      	movs	r2, #32
 800366e:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	2203      	movs	r2, #3
 8003674:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	2200      	movs	r2, #0
 800367c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8003680:	2303      	movs	r3, #3
 8003682:	e015      	b.n	80036b0 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	f003 0301 	and.w	r3, r3, #1
 800368e:	2b00      	cmp	r3, #0
 8003690:	d1e4      	bne.n	800365c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003696:	223f      	movs	r2, #63	@ 0x3f
 8003698:	409a      	lsls	r2, r3
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	2201      	movs	r2, #1
 80036a2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	2200      	movs	r2, #0
 80036aa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80036ae:	2300      	movs	r3, #0
}
 80036b0:	4618      	mov	r0, r3
 80036b2:	3710      	adds	r7, #16
 80036b4:	46bd      	mov	sp, r7
 80036b6:	bd80      	pop	{r7, pc}

080036b8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80036b8:	b480      	push	{r7}
 80036ba:	b083      	sub	sp, #12
 80036bc:	af00      	add	r7, sp, #0
 80036be:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80036c6:	b2db      	uxtb	r3, r3
 80036c8:	2b02      	cmp	r3, #2
 80036ca:	d004      	beq.n	80036d6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	2280      	movs	r2, #128	@ 0x80
 80036d0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80036d2:	2301      	movs	r3, #1
 80036d4:	e00c      	b.n	80036f0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	2205      	movs	r2, #5
 80036da:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	681a      	ldr	r2, [r3, #0]
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	f022 0201 	bic.w	r2, r2, #1
 80036ec:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80036ee:	2300      	movs	r3, #0
}
 80036f0:	4618      	mov	r0, r3
 80036f2:	370c      	adds	r7, #12
 80036f4:	46bd      	mov	sp, r7
 80036f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036fa:	4770      	bx	lr

080036fc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80036fc:	b580      	push	{r7, lr}
 80036fe:	b086      	sub	sp, #24
 8003700:	af00      	add	r7, sp, #0
 8003702:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003704:	2300      	movs	r3, #0
 8003706:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003708:	4b8e      	ldr	r3, [pc, #568]	@ (8003944 <HAL_DMA_IRQHandler+0x248>)
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	4a8e      	ldr	r2, [pc, #568]	@ (8003948 <HAL_DMA_IRQHandler+0x24c>)
 800370e:	fba2 2303 	umull	r2, r3, r2, r3
 8003712:	0a9b      	lsrs	r3, r3, #10
 8003714:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800371a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800371c:	693b      	ldr	r3, [r7, #16]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003726:	2208      	movs	r2, #8
 8003728:	409a      	lsls	r2, r3
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	4013      	ands	r3, r2
 800372e:	2b00      	cmp	r3, #0
 8003730:	d01a      	beq.n	8003768 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	f003 0304 	and.w	r3, r3, #4
 800373c:	2b00      	cmp	r3, #0
 800373e:	d013      	beq.n	8003768 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	681a      	ldr	r2, [r3, #0]
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	f022 0204 	bic.w	r2, r2, #4
 800374e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003754:	2208      	movs	r2, #8
 8003756:	409a      	lsls	r2, r3
 8003758:	693b      	ldr	r3, [r7, #16]
 800375a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003760:	f043 0201 	orr.w	r2, r3, #1
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800376c:	2201      	movs	r2, #1
 800376e:	409a      	lsls	r2, r3
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	4013      	ands	r3, r2
 8003774:	2b00      	cmp	r3, #0
 8003776:	d012      	beq.n	800379e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	695b      	ldr	r3, [r3, #20]
 800377e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003782:	2b00      	cmp	r3, #0
 8003784:	d00b      	beq.n	800379e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800378a:	2201      	movs	r2, #1
 800378c:	409a      	lsls	r2, r3
 800378e:	693b      	ldr	r3, [r7, #16]
 8003790:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003796:	f043 0202 	orr.w	r2, r3, #2
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037a2:	2204      	movs	r2, #4
 80037a4:	409a      	lsls	r2, r3
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	4013      	ands	r3, r2
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d012      	beq.n	80037d4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	f003 0302 	and.w	r3, r3, #2
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d00b      	beq.n	80037d4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037c0:	2204      	movs	r2, #4
 80037c2:	409a      	lsls	r2, r3
 80037c4:	693b      	ldr	r3, [r7, #16]
 80037c6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037cc:	f043 0204 	orr.w	r2, r3, #4
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037d8:	2210      	movs	r2, #16
 80037da:	409a      	lsls	r2, r3
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	4013      	ands	r3, r2
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d043      	beq.n	800386c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f003 0308 	and.w	r3, r3, #8
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d03c      	beq.n	800386c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037f6:	2210      	movs	r2, #16
 80037f8:	409a      	lsls	r2, r3
 80037fa:	693b      	ldr	r3, [r7, #16]
 80037fc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003808:	2b00      	cmp	r3, #0
 800380a:	d018      	beq.n	800383e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003816:	2b00      	cmp	r3, #0
 8003818:	d108      	bne.n	800382c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800381e:	2b00      	cmp	r3, #0
 8003820:	d024      	beq.n	800386c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003826:	6878      	ldr	r0, [r7, #4]
 8003828:	4798      	blx	r3
 800382a:	e01f      	b.n	800386c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003830:	2b00      	cmp	r3, #0
 8003832:	d01b      	beq.n	800386c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003838:	6878      	ldr	r0, [r7, #4]
 800383a:	4798      	blx	r3
 800383c:	e016      	b.n	800386c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003848:	2b00      	cmp	r3, #0
 800384a:	d107      	bne.n	800385c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	681a      	ldr	r2, [r3, #0]
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	f022 0208 	bic.w	r2, r2, #8
 800385a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003860:	2b00      	cmp	r3, #0
 8003862:	d003      	beq.n	800386c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003868:	6878      	ldr	r0, [r7, #4]
 800386a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003870:	2220      	movs	r2, #32
 8003872:	409a      	lsls	r2, r3
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	4013      	ands	r3, r2
 8003878:	2b00      	cmp	r3, #0
 800387a:	f000 808f 	beq.w	800399c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	f003 0310 	and.w	r3, r3, #16
 8003888:	2b00      	cmp	r3, #0
 800388a:	f000 8087 	beq.w	800399c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003892:	2220      	movs	r2, #32
 8003894:	409a      	lsls	r2, r3
 8003896:	693b      	ldr	r3, [r7, #16]
 8003898:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80038a0:	b2db      	uxtb	r3, r3
 80038a2:	2b05      	cmp	r3, #5
 80038a4:	d136      	bne.n	8003914 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	681a      	ldr	r2, [r3, #0]
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f022 0216 	bic.w	r2, r2, #22
 80038b4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	695a      	ldr	r2, [r3, #20]
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80038c4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d103      	bne.n	80038d6 <HAL_DMA_IRQHandler+0x1da>
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d007      	beq.n	80038e6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	681a      	ldr	r2, [r3, #0]
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	f022 0208 	bic.w	r2, r2, #8
 80038e4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038ea:	223f      	movs	r2, #63	@ 0x3f
 80038ec:	409a      	lsls	r2, r3
 80038ee:	693b      	ldr	r3, [r7, #16]
 80038f0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	2201      	movs	r2, #1
 80038f6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	2200      	movs	r2, #0
 80038fe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003906:	2b00      	cmp	r3, #0
 8003908:	d07e      	beq.n	8003a08 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800390e:	6878      	ldr	r0, [r7, #4]
 8003910:	4798      	blx	r3
        }
        return;
 8003912:	e079      	b.n	8003a08 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800391e:	2b00      	cmp	r3, #0
 8003920:	d01d      	beq.n	800395e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800392c:	2b00      	cmp	r3, #0
 800392e:	d10d      	bne.n	800394c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003934:	2b00      	cmp	r3, #0
 8003936:	d031      	beq.n	800399c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800393c:	6878      	ldr	r0, [r7, #4]
 800393e:	4798      	blx	r3
 8003940:	e02c      	b.n	800399c <HAL_DMA_IRQHandler+0x2a0>
 8003942:	bf00      	nop
 8003944:	20000040 	.word	0x20000040
 8003948:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003950:	2b00      	cmp	r3, #0
 8003952:	d023      	beq.n	800399c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003958:	6878      	ldr	r0, [r7, #4]
 800395a:	4798      	blx	r3
 800395c:	e01e      	b.n	800399c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003968:	2b00      	cmp	r3, #0
 800396a:	d10f      	bne.n	800398c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	681a      	ldr	r2, [r3, #0]
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	f022 0210 	bic.w	r2, r2, #16
 800397a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	2201      	movs	r2, #1
 8003980:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	2200      	movs	r2, #0
 8003988:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003990:	2b00      	cmp	r3, #0
 8003992:	d003      	beq.n	800399c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003998:	6878      	ldr	r0, [r7, #4]
 800399a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d032      	beq.n	8003a0a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039a8:	f003 0301 	and.w	r3, r3, #1
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d022      	beq.n	80039f6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	2205      	movs	r2, #5
 80039b4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	681a      	ldr	r2, [r3, #0]
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	f022 0201 	bic.w	r2, r2, #1
 80039c6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80039c8:	68bb      	ldr	r3, [r7, #8]
 80039ca:	3301      	adds	r3, #1
 80039cc:	60bb      	str	r3, [r7, #8]
 80039ce:	697a      	ldr	r2, [r7, #20]
 80039d0:	429a      	cmp	r2, r3
 80039d2:	d307      	bcc.n	80039e4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	f003 0301 	and.w	r3, r3, #1
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d1f2      	bne.n	80039c8 <HAL_DMA_IRQHandler+0x2cc>
 80039e2:	e000      	b.n	80039e6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80039e4:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	2201      	movs	r2, #1
 80039ea:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	2200      	movs	r2, #0
 80039f2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d005      	beq.n	8003a0a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a02:	6878      	ldr	r0, [r7, #4]
 8003a04:	4798      	blx	r3
 8003a06:	e000      	b.n	8003a0a <HAL_DMA_IRQHandler+0x30e>
        return;
 8003a08:	bf00      	nop
    }
  }
}
 8003a0a:	3718      	adds	r7, #24
 8003a0c:	46bd      	mov	sp, r7
 8003a0e:	bd80      	pop	{r7, pc}

08003a10 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003a10:	b480      	push	{r7}
 8003a12:	b085      	sub	sp, #20
 8003a14:	af00      	add	r7, sp, #0
 8003a16:	60f8      	str	r0, [r7, #12]
 8003a18:	60b9      	str	r1, [r7, #8]
 8003a1a:	607a      	str	r2, [r7, #4]
 8003a1c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	681a      	ldr	r2, [r3, #0]
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003a2c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	683a      	ldr	r2, [r7, #0]
 8003a34:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	689b      	ldr	r3, [r3, #8]
 8003a3a:	2b40      	cmp	r3, #64	@ 0x40
 8003a3c:	d108      	bne.n	8003a50 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	687a      	ldr	r2, [r7, #4]
 8003a44:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	68ba      	ldr	r2, [r7, #8]
 8003a4c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003a4e:	e007      	b.n	8003a60 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	68ba      	ldr	r2, [r7, #8]
 8003a56:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	687a      	ldr	r2, [r7, #4]
 8003a5e:	60da      	str	r2, [r3, #12]
}
 8003a60:	bf00      	nop
 8003a62:	3714      	adds	r7, #20
 8003a64:	46bd      	mov	sp, r7
 8003a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a6a:	4770      	bx	lr

08003a6c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003a6c:	b480      	push	{r7}
 8003a6e:	b085      	sub	sp, #20
 8003a70:	af00      	add	r7, sp, #0
 8003a72:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	b2db      	uxtb	r3, r3
 8003a7a:	3b10      	subs	r3, #16
 8003a7c:	4a14      	ldr	r2, [pc, #80]	@ (8003ad0 <DMA_CalcBaseAndBitshift+0x64>)
 8003a7e:	fba2 2303 	umull	r2, r3, r2, r3
 8003a82:	091b      	lsrs	r3, r3, #4
 8003a84:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003a86:	4a13      	ldr	r2, [pc, #76]	@ (8003ad4 <DMA_CalcBaseAndBitshift+0x68>)
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	4413      	add	r3, r2
 8003a8c:	781b      	ldrb	r3, [r3, #0]
 8003a8e:	461a      	mov	r2, r3
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	2b03      	cmp	r3, #3
 8003a98:	d909      	bls.n	8003aae <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003aa2:	f023 0303 	bic.w	r3, r3, #3
 8003aa6:	1d1a      	adds	r2, r3, #4
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	659a      	str	r2, [r3, #88]	@ 0x58
 8003aac:	e007      	b.n	8003abe <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003ab6:	f023 0303 	bic.w	r3, r3, #3
 8003aba:	687a      	ldr	r2, [r7, #4]
 8003abc:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003ac2:	4618      	mov	r0, r3
 8003ac4:	3714      	adds	r7, #20
 8003ac6:	46bd      	mov	sp, r7
 8003ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003acc:	4770      	bx	lr
 8003ace:	bf00      	nop
 8003ad0:	aaaaaaab 	.word	0xaaaaaaab
 8003ad4:	08009840 	.word	0x08009840

08003ad8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003ad8:	b480      	push	{r7}
 8003ada:	b085      	sub	sp, #20
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003ae0:	2300      	movs	r3, #0
 8003ae2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ae8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	699b      	ldr	r3, [r3, #24]
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d11f      	bne.n	8003b32 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003af2:	68bb      	ldr	r3, [r7, #8]
 8003af4:	2b03      	cmp	r3, #3
 8003af6:	d856      	bhi.n	8003ba6 <DMA_CheckFifoParam+0xce>
 8003af8:	a201      	add	r2, pc, #4	@ (adr r2, 8003b00 <DMA_CheckFifoParam+0x28>)
 8003afa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003afe:	bf00      	nop
 8003b00:	08003b11 	.word	0x08003b11
 8003b04:	08003b23 	.word	0x08003b23
 8003b08:	08003b11 	.word	0x08003b11
 8003b0c:	08003ba7 	.word	0x08003ba7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b14:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d046      	beq.n	8003baa <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003b1c:	2301      	movs	r3, #1
 8003b1e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003b20:	e043      	b.n	8003baa <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b26:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003b2a:	d140      	bne.n	8003bae <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003b2c:	2301      	movs	r3, #1
 8003b2e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003b30:	e03d      	b.n	8003bae <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	699b      	ldr	r3, [r3, #24]
 8003b36:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003b3a:	d121      	bne.n	8003b80 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003b3c:	68bb      	ldr	r3, [r7, #8]
 8003b3e:	2b03      	cmp	r3, #3
 8003b40:	d837      	bhi.n	8003bb2 <DMA_CheckFifoParam+0xda>
 8003b42:	a201      	add	r2, pc, #4	@ (adr r2, 8003b48 <DMA_CheckFifoParam+0x70>)
 8003b44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b48:	08003b59 	.word	0x08003b59
 8003b4c:	08003b5f 	.word	0x08003b5f
 8003b50:	08003b59 	.word	0x08003b59
 8003b54:	08003b71 	.word	0x08003b71
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003b58:	2301      	movs	r3, #1
 8003b5a:	73fb      	strb	r3, [r7, #15]
      break;
 8003b5c:	e030      	b.n	8003bc0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b62:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d025      	beq.n	8003bb6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003b6a:	2301      	movs	r3, #1
 8003b6c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003b6e:	e022      	b.n	8003bb6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b74:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003b78:	d11f      	bne.n	8003bba <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003b7a:	2301      	movs	r3, #1
 8003b7c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003b7e:	e01c      	b.n	8003bba <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003b80:	68bb      	ldr	r3, [r7, #8]
 8003b82:	2b02      	cmp	r3, #2
 8003b84:	d903      	bls.n	8003b8e <DMA_CheckFifoParam+0xb6>
 8003b86:	68bb      	ldr	r3, [r7, #8]
 8003b88:	2b03      	cmp	r3, #3
 8003b8a:	d003      	beq.n	8003b94 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003b8c:	e018      	b.n	8003bc0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003b8e:	2301      	movs	r3, #1
 8003b90:	73fb      	strb	r3, [r7, #15]
      break;
 8003b92:	e015      	b.n	8003bc0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b98:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d00e      	beq.n	8003bbe <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003ba0:	2301      	movs	r3, #1
 8003ba2:	73fb      	strb	r3, [r7, #15]
      break;
 8003ba4:	e00b      	b.n	8003bbe <DMA_CheckFifoParam+0xe6>
      break;
 8003ba6:	bf00      	nop
 8003ba8:	e00a      	b.n	8003bc0 <DMA_CheckFifoParam+0xe8>
      break;
 8003baa:	bf00      	nop
 8003bac:	e008      	b.n	8003bc0 <DMA_CheckFifoParam+0xe8>
      break;
 8003bae:	bf00      	nop
 8003bb0:	e006      	b.n	8003bc0 <DMA_CheckFifoParam+0xe8>
      break;
 8003bb2:	bf00      	nop
 8003bb4:	e004      	b.n	8003bc0 <DMA_CheckFifoParam+0xe8>
      break;
 8003bb6:	bf00      	nop
 8003bb8:	e002      	b.n	8003bc0 <DMA_CheckFifoParam+0xe8>
      break;   
 8003bba:	bf00      	nop
 8003bbc:	e000      	b.n	8003bc0 <DMA_CheckFifoParam+0xe8>
      break;
 8003bbe:	bf00      	nop
    }
  } 
  
  return status; 
 8003bc0:	7bfb      	ldrb	r3, [r7, #15]
}
 8003bc2:	4618      	mov	r0, r3
 8003bc4:	3714      	adds	r7, #20
 8003bc6:	46bd      	mov	sp, r7
 8003bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bcc:	4770      	bx	lr
 8003bce:	bf00      	nop

08003bd0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003bd0:	b480      	push	{r7}
 8003bd2:	b089      	sub	sp, #36	@ 0x24
 8003bd4:	af00      	add	r7, sp, #0
 8003bd6:	6078      	str	r0, [r7, #4]
 8003bd8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003bda:	2300      	movs	r3, #0
 8003bdc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003bde:	2300      	movs	r3, #0
 8003be0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003be2:	2300      	movs	r3, #0
 8003be4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003be6:	2300      	movs	r3, #0
 8003be8:	61fb      	str	r3, [r7, #28]
 8003bea:	e159      	b.n	8003ea0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003bec:	2201      	movs	r2, #1
 8003bee:	69fb      	ldr	r3, [r7, #28]
 8003bf0:	fa02 f303 	lsl.w	r3, r2, r3
 8003bf4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003bf6:	683b      	ldr	r3, [r7, #0]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	697a      	ldr	r2, [r7, #20]
 8003bfc:	4013      	ands	r3, r2
 8003bfe:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003c00:	693a      	ldr	r2, [r7, #16]
 8003c02:	697b      	ldr	r3, [r7, #20]
 8003c04:	429a      	cmp	r2, r3
 8003c06:	f040 8148 	bne.w	8003e9a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003c0a:	683b      	ldr	r3, [r7, #0]
 8003c0c:	685b      	ldr	r3, [r3, #4]
 8003c0e:	f003 0303 	and.w	r3, r3, #3
 8003c12:	2b01      	cmp	r3, #1
 8003c14:	d005      	beq.n	8003c22 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003c16:	683b      	ldr	r3, [r7, #0]
 8003c18:	685b      	ldr	r3, [r3, #4]
 8003c1a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003c1e:	2b02      	cmp	r3, #2
 8003c20:	d130      	bne.n	8003c84 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	689b      	ldr	r3, [r3, #8]
 8003c26:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003c28:	69fb      	ldr	r3, [r7, #28]
 8003c2a:	005b      	lsls	r3, r3, #1
 8003c2c:	2203      	movs	r2, #3
 8003c2e:	fa02 f303 	lsl.w	r3, r2, r3
 8003c32:	43db      	mvns	r3, r3
 8003c34:	69ba      	ldr	r2, [r7, #24]
 8003c36:	4013      	ands	r3, r2
 8003c38:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003c3a:	683b      	ldr	r3, [r7, #0]
 8003c3c:	68da      	ldr	r2, [r3, #12]
 8003c3e:	69fb      	ldr	r3, [r7, #28]
 8003c40:	005b      	lsls	r3, r3, #1
 8003c42:	fa02 f303 	lsl.w	r3, r2, r3
 8003c46:	69ba      	ldr	r2, [r7, #24]
 8003c48:	4313      	orrs	r3, r2
 8003c4a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	69ba      	ldr	r2, [r7, #24]
 8003c50:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	685b      	ldr	r3, [r3, #4]
 8003c56:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003c58:	2201      	movs	r2, #1
 8003c5a:	69fb      	ldr	r3, [r7, #28]
 8003c5c:	fa02 f303 	lsl.w	r3, r2, r3
 8003c60:	43db      	mvns	r3, r3
 8003c62:	69ba      	ldr	r2, [r7, #24]
 8003c64:	4013      	ands	r3, r2
 8003c66:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003c68:	683b      	ldr	r3, [r7, #0]
 8003c6a:	685b      	ldr	r3, [r3, #4]
 8003c6c:	091b      	lsrs	r3, r3, #4
 8003c6e:	f003 0201 	and.w	r2, r3, #1
 8003c72:	69fb      	ldr	r3, [r7, #28]
 8003c74:	fa02 f303 	lsl.w	r3, r2, r3
 8003c78:	69ba      	ldr	r2, [r7, #24]
 8003c7a:	4313      	orrs	r3, r2
 8003c7c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	69ba      	ldr	r2, [r7, #24]
 8003c82:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003c84:	683b      	ldr	r3, [r7, #0]
 8003c86:	685b      	ldr	r3, [r3, #4]
 8003c88:	f003 0303 	and.w	r3, r3, #3
 8003c8c:	2b03      	cmp	r3, #3
 8003c8e:	d017      	beq.n	8003cc0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	68db      	ldr	r3, [r3, #12]
 8003c94:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003c96:	69fb      	ldr	r3, [r7, #28]
 8003c98:	005b      	lsls	r3, r3, #1
 8003c9a:	2203      	movs	r2, #3
 8003c9c:	fa02 f303 	lsl.w	r3, r2, r3
 8003ca0:	43db      	mvns	r3, r3
 8003ca2:	69ba      	ldr	r2, [r7, #24]
 8003ca4:	4013      	ands	r3, r2
 8003ca6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003ca8:	683b      	ldr	r3, [r7, #0]
 8003caa:	689a      	ldr	r2, [r3, #8]
 8003cac:	69fb      	ldr	r3, [r7, #28]
 8003cae:	005b      	lsls	r3, r3, #1
 8003cb0:	fa02 f303 	lsl.w	r3, r2, r3
 8003cb4:	69ba      	ldr	r2, [r7, #24]
 8003cb6:	4313      	orrs	r3, r2
 8003cb8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	69ba      	ldr	r2, [r7, #24]
 8003cbe:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003cc0:	683b      	ldr	r3, [r7, #0]
 8003cc2:	685b      	ldr	r3, [r3, #4]
 8003cc4:	f003 0303 	and.w	r3, r3, #3
 8003cc8:	2b02      	cmp	r3, #2
 8003cca:	d123      	bne.n	8003d14 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003ccc:	69fb      	ldr	r3, [r7, #28]
 8003cce:	08da      	lsrs	r2, r3, #3
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	3208      	adds	r2, #8
 8003cd4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003cd8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003cda:	69fb      	ldr	r3, [r7, #28]
 8003cdc:	f003 0307 	and.w	r3, r3, #7
 8003ce0:	009b      	lsls	r3, r3, #2
 8003ce2:	220f      	movs	r2, #15
 8003ce4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ce8:	43db      	mvns	r3, r3
 8003cea:	69ba      	ldr	r2, [r7, #24]
 8003cec:	4013      	ands	r3, r2
 8003cee:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003cf0:	683b      	ldr	r3, [r7, #0]
 8003cf2:	691a      	ldr	r2, [r3, #16]
 8003cf4:	69fb      	ldr	r3, [r7, #28]
 8003cf6:	f003 0307 	and.w	r3, r3, #7
 8003cfa:	009b      	lsls	r3, r3, #2
 8003cfc:	fa02 f303 	lsl.w	r3, r2, r3
 8003d00:	69ba      	ldr	r2, [r7, #24]
 8003d02:	4313      	orrs	r3, r2
 8003d04:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003d06:	69fb      	ldr	r3, [r7, #28]
 8003d08:	08da      	lsrs	r2, r3, #3
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	3208      	adds	r2, #8
 8003d0e:	69b9      	ldr	r1, [r7, #24]
 8003d10:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003d1a:	69fb      	ldr	r3, [r7, #28]
 8003d1c:	005b      	lsls	r3, r3, #1
 8003d1e:	2203      	movs	r2, #3
 8003d20:	fa02 f303 	lsl.w	r3, r2, r3
 8003d24:	43db      	mvns	r3, r3
 8003d26:	69ba      	ldr	r2, [r7, #24]
 8003d28:	4013      	ands	r3, r2
 8003d2a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003d2c:	683b      	ldr	r3, [r7, #0]
 8003d2e:	685b      	ldr	r3, [r3, #4]
 8003d30:	f003 0203 	and.w	r2, r3, #3
 8003d34:	69fb      	ldr	r3, [r7, #28]
 8003d36:	005b      	lsls	r3, r3, #1
 8003d38:	fa02 f303 	lsl.w	r3, r2, r3
 8003d3c:	69ba      	ldr	r2, [r7, #24]
 8003d3e:	4313      	orrs	r3, r2
 8003d40:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	69ba      	ldr	r2, [r7, #24]
 8003d46:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003d48:	683b      	ldr	r3, [r7, #0]
 8003d4a:	685b      	ldr	r3, [r3, #4]
 8003d4c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	f000 80a2 	beq.w	8003e9a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003d56:	2300      	movs	r3, #0
 8003d58:	60fb      	str	r3, [r7, #12]
 8003d5a:	4b57      	ldr	r3, [pc, #348]	@ (8003eb8 <HAL_GPIO_Init+0x2e8>)
 8003d5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d5e:	4a56      	ldr	r2, [pc, #344]	@ (8003eb8 <HAL_GPIO_Init+0x2e8>)
 8003d60:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003d64:	6453      	str	r3, [r2, #68]	@ 0x44
 8003d66:	4b54      	ldr	r3, [pc, #336]	@ (8003eb8 <HAL_GPIO_Init+0x2e8>)
 8003d68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d6a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003d6e:	60fb      	str	r3, [r7, #12]
 8003d70:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003d72:	4a52      	ldr	r2, [pc, #328]	@ (8003ebc <HAL_GPIO_Init+0x2ec>)
 8003d74:	69fb      	ldr	r3, [r7, #28]
 8003d76:	089b      	lsrs	r3, r3, #2
 8003d78:	3302      	adds	r3, #2
 8003d7a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d7e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003d80:	69fb      	ldr	r3, [r7, #28]
 8003d82:	f003 0303 	and.w	r3, r3, #3
 8003d86:	009b      	lsls	r3, r3, #2
 8003d88:	220f      	movs	r2, #15
 8003d8a:	fa02 f303 	lsl.w	r3, r2, r3
 8003d8e:	43db      	mvns	r3, r3
 8003d90:	69ba      	ldr	r2, [r7, #24]
 8003d92:	4013      	ands	r3, r2
 8003d94:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	4a49      	ldr	r2, [pc, #292]	@ (8003ec0 <HAL_GPIO_Init+0x2f0>)
 8003d9a:	4293      	cmp	r3, r2
 8003d9c:	d019      	beq.n	8003dd2 <HAL_GPIO_Init+0x202>
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	4a48      	ldr	r2, [pc, #288]	@ (8003ec4 <HAL_GPIO_Init+0x2f4>)
 8003da2:	4293      	cmp	r3, r2
 8003da4:	d013      	beq.n	8003dce <HAL_GPIO_Init+0x1fe>
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	4a47      	ldr	r2, [pc, #284]	@ (8003ec8 <HAL_GPIO_Init+0x2f8>)
 8003daa:	4293      	cmp	r3, r2
 8003dac:	d00d      	beq.n	8003dca <HAL_GPIO_Init+0x1fa>
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	4a46      	ldr	r2, [pc, #280]	@ (8003ecc <HAL_GPIO_Init+0x2fc>)
 8003db2:	4293      	cmp	r3, r2
 8003db4:	d007      	beq.n	8003dc6 <HAL_GPIO_Init+0x1f6>
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	4a45      	ldr	r2, [pc, #276]	@ (8003ed0 <HAL_GPIO_Init+0x300>)
 8003dba:	4293      	cmp	r3, r2
 8003dbc:	d101      	bne.n	8003dc2 <HAL_GPIO_Init+0x1f2>
 8003dbe:	2304      	movs	r3, #4
 8003dc0:	e008      	b.n	8003dd4 <HAL_GPIO_Init+0x204>
 8003dc2:	2307      	movs	r3, #7
 8003dc4:	e006      	b.n	8003dd4 <HAL_GPIO_Init+0x204>
 8003dc6:	2303      	movs	r3, #3
 8003dc8:	e004      	b.n	8003dd4 <HAL_GPIO_Init+0x204>
 8003dca:	2302      	movs	r3, #2
 8003dcc:	e002      	b.n	8003dd4 <HAL_GPIO_Init+0x204>
 8003dce:	2301      	movs	r3, #1
 8003dd0:	e000      	b.n	8003dd4 <HAL_GPIO_Init+0x204>
 8003dd2:	2300      	movs	r3, #0
 8003dd4:	69fa      	ldr	r2, [r7, #28]
 8003dd6:	f002 0203 	and.w	r2, r2, #3
 8003dda:	0092      	lsls	r2, r2, #2
 8003ddc:	4093      	lsls	r3, r2
 8003dde:	69ba      	ldr	r2, [r7, #24]
 8003de0:	4313      	orrs	r3, r2
 8003de2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003de4:	4935      	ldr	r1, [pc, #212]	@ (8003ebc <HAL_GPIO_Init+0x2ec>)
 8003de6:	69fb      	ldr	r3, [r7, #28]
 8003de8:	089b      	lsrs	r3, r3, #2
 8003dea:	3302      	adds	r3, #2
 8003dec:	69ba      	ldr	r2, [r7, #24]
 8003dee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003df2:	4b38      	ldr	r3, [pc, #224]	@ (8003ed4 <HAL_GPIO_Init+0x304>)
 8003df4:	689b      	ldr	r3, [r3, #8]
 8003df6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003df8:	693b      	ldr	r3, [r7, #16]
 8003dfa:	43db      	mvns	r3, r3
 8003dfc:	69ba      	ldr	r2, [r7, #24]
 8003dfe:	4013      	ands	r3, r2
 8003e00:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003e02:	683b      	ldr	r3, [r7, #0]
 8003e04:	685b      	ldr	r3, [r3, #4]
 8003e06:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d003      	beq.n	8003e16 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003e0e:	69ba      	ldr	r2, [r7, #24]
 8003e10:	693b      	ldr	r3, [r7, #16]
 8003e12:	4313      	orrs	r3, r2
 8003e14:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003e16:	4a2f      	ldr	r2, [pc, #188]	@ (8003ed4 <HAL_GPIO_Init+0x304>)
 8003e18:	69bb      	ldr	r3, [r7, #24]
 8003e1a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003e1c:	4b2d      	ldr	r3, [pc, #180]	@ (8003ed4 <HAL_GPIO_Init+0x304>)
 8003e1e:	68db      	ldr	r3, [r3, #12]
 8003e20:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e22:	693b      	ldr	r3, [r7, #16]
 8003e24:	43db      	mvns	r3, r3
 8003e26:	69ba      	ldr	r2, [r7, #24]
 8003e28:	4013      	ands	r3, r2
 8003e2a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003e2c:	683b      	ldr	r3, [r7, #0]
 8003e2e:	685b      	ldr	r3, [r3, #4]
 8003e30:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d003      	beq.n	8003e40 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003e38:	69ba      	ldr	r2, [r7, #24]
 8003e3a:	693b      	ldr	r3, [r7, #16]
 8003e3c:	4313      	orrs	r3, r2
 8003e3e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003e40:	4a24      	ldr	r2, [pc, #144]	@ (8003ed4 <HAL_GPIO_Init+0x304>)
 8003e42:	69bb      	ldr	r3, [r7, #24]
 8003e44:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003e46:	4b23      	ldr	r3, [pc, #140]	@ (8003ed4 <HAL_GPIO_Init+0x304>)
 8003e48:	685b      	ldr	r3, [r3, #4]
 8003e4a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e4c:	693b      	ldr	r3, [r7, #16]
 8003e4e:	43db      	mvns	r3, r3
 8003e50:	69ba      	ldr	r2, [r7, #24]
 8003e52:	4013      	ands	r3, r2
 8003e54:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003e56:	683b      	ldr	r3, [r7, #0]
 8003e58:	685b      	ldr	r3, [r3, #4]
 8003e5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d003      	beq.n	8003e6a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003e62:	69ba      	ldr	r2, [r7, #24]
 8003e64:	693b      	ldr	r3, [r7, #16]
 8003e66:	4313      	orrs	r3, r2
 8003e68:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003e6a:	4a1a      	ldr	r2, [pc, #104]	@ (8003ed4 <HAL_GPIO_Init+0x304>)
 8003e6c:	69bb      	ldr	r3, [r7, #24]
 8003e6e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003e70:	4b18      	ldr	r3, [pc, #96]	@ (8003ed4 <HAL_GPIO_Init+0x304>)
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e76:	693b      	ldr	r3, [r7, #16]
 8003e78:	43db      	mvns	r3, r3
 8003e7a:	69ba      	ldr	r2, [r7, #24]
 8003e7c:	4013      	ands	r3, r2
 8003e7e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003e80:	683b      	ldr	r3, [r7, #0]
 8003e82:	685b      	ldr	r3, [r3, #4]
 8003e84:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d003      	beq.n	8003e94 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003e8c:	69ba      	ldr	r2, [r7, #24]
 8003e8e:	693b      	ldr	r3, [r7, #16]
 8003e90:	4313      	orrs	r3, r2
 8003e92:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003e94:	4a0f      	ldr	r2, [pc, #60]	@ (8003ed4 <HAL_GPIO_Init+0x304>)
 8003e96:	69bb      	ldr	r3, [r7, #24]
 8003e98:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003e9a:	69fb      	ldr	r3, [r7, #28]
 8003e9c:	3301      	adds	r3, #1
 8003e9e:	61fb      	str	r3, [r7, #28]
 8003ea0:	69fb      	ldr	r3, [r7, #28]
 8003ea2:	2b0f      	cmp	r3, #15
 8003ea4:	f67f aea2 	bls.w	8003bec <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003ea8:	bf00      	nop
 8003eaa:	bf00      	nop
 8003eac:	3724      	adds	r7, #36	@ 0x24
 8003eae:	46bd      	mov	sp, r7
 8003eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb4:	4770      	bx	lr
 8003eb6:	bf00      	nop
 8003eb8:	40023800 	.word	0x40023800
 8003ebc:	40013800 	.word	0x40013800
 8003ec0:	40020000 	.word	0x40020000
 8003ec4:	40020400 	.word	0x40020400
 8003ec8:	40020800 	.word	0x40020800
 8003ecc:	40020c00 	.word	0x40020c00
 8003ed0:	40021000 	.word	0x40021000
 8003ed4:	40013c00 	.word	0x40013c00

08003ed8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003ed8:	b480      	push	{r7}
 8003eda:	b085      	sub	sp, #20
 8003edc:	af00      	add	r7, sp, #0
 8003ede:	6078      	str	r0, [r7, #4]
 8003ee0:	460b      	mov	r3, r1
 8003ee2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	691a      	ldr	r2, [r3, #16]
 8003ee8:	887b      	ldrh	r3, [r7, #2]
 8003eea:	4013      	ands	r3, r2
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d002      	beq.n	8003ef6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003ef0:	2301      	movs	r3, #1
 8003ef2:	73fb      	strb	r3, [r7, #15]
 8003ef4:	e001      	b.n	8003efa <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003ef6:	2300      	movs	r3, #0
 8003ef8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003efa:	7bfb      	ldrb	r3, [r7, #15]
}
 8003efc:	4618      	mov	r0, r3
 8003efe:	3714      	adds	r7, #20
 8003f00:	46bd      	mov	sp, r7
 8003f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f06:	4770      	bx	lr

08003f08 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003f08:	b480      	push	{r7}
 8003f0a:	b083      	sub	sp, #12
 8003f0c:	af00      	add	r7, sp, #0
 8003f0e:	6078      	str	r0, [r7, #4]
 8003f10:	460b      	mov	r3, r1
 8003f12:	807b      	strh	r3, [r7, #2]
 8003f14:	4613      	mov	r3, r2
 8003f16:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003f18:	787b      	ldrb	r3, [r7, #1]
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d003      	beq.n	8003f26 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003f1e:	887a      	ldrh	r2, [r7, #2]
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003f24:	e003      	b.n	8003f2e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003f26:	887b      	ldrh	r3, [r7, #2]
 8003f28:	041a      	lsls	r2, r3, #16
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	619a      	str	r2, [r3, #24]
}
 8003f2e:	bf00      	nop
 8003f30:	370c      	adds	r7, #12
 8003f32:	46bd      	mov	sp, r7
 8003f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f38:	4770      	bx	lr
	...

08003f3c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003f3c:	b580      	push	{r7, lr}
 8003f3e:	b082      	sub	sp, #8
 8003f40:	af00      	add	r7, sp, #0
 8003f42:	4603      	mov	r3, r0
 8003f44:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003f46:	4b08      	ldr	r3, [pc, #32]	@ (8003f68 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003f48:	695a      	ldr	r2, [r3, #20]
 8003f4a:	88fb      	ldrh	r3, [r7, #6]
 8003f4c:	4013      	ands	r3, r2
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d006      	beq.n	8003f60 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003f52:	4a05      	ldr	r2, [pc, #20]	@ (8003f68 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003f54:	88fb      	ldrh	r3, [r7, #6]
 8003f56:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003f58:	88fb      	ldrh	r3, [r7, #6]
 8003f5a:	4618      	mov	r0, r3
 8003f5c:	f7fd feec 	bl	8001d38 <HAL_GPIO_EXTI_Callback>
  }
}
 8003f60:	bf00      	nop
 8003f62:	3708      	adds	r7, #8
 8003f64:	46bd      	mov	sp, r7
 8003f66:	bd80      	pop	{r7, pc}
 8003f68:	40013c00 	.word	0x40013c00

08003f6c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003f6c:	b580      	push	{r7, lr}
 8003f6e:	b086      	sub	sp, #24
 8003f70:	af00      	add	r7, sp, #0
 8003f72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d101      	bne.n	8003f7e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003f7a:	2301      	movs	r3, #1
 8003f7c:	e267      	b.n	800444e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	f003 0301 	and.w	r3, r3, #1
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d075      	beq.n	8004076 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003f8a:	4b88      	ldr	r3, [pc, #544]	@ (80041ac <HAL_RCC_OscConfig+0x240>)
 8003f8c:	689b      	ldr	r3, [r3, #8]
 8003f8e:	f003 030c 	and.w	r3, r3, #12
 8003f92:	2b04      	cmp	r3, #4
 8003f94:	d00c      	beq.n	8003fb0 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003f96:	4b85      	ldr	r3, [pc, #532]	@ (80041ac <HAL_RCC_OscConfig+0x240>)
 8003f98:	689b      	ldr	r3, [r3, #8]
 8003f9a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003f9e:	2b08      	cmp	r3, #8
 8003fa0:	d112      	bne.n	8003fc8 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003fa2:	4b82      	ldr	r3, [pc, #520]	@ (80041ac <HAL_RCC_OscConfig+0x240>)
 8003fa4:	685b      	ldr	r3, [r3, #4]
 8003fa6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003faa:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003fae:	d10b      	bne.n	8003fc8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003fb0:	4b7e      	ldr	r3, [pc, #504]	@ (80041ac <HAL_RCC_OscConfig+0x240>)
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d05b      	beq.n	8004074 <HAL_RCC_OscConfig+0x108>
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	685b      	ldr	r3, [r3, #4]
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d157      	bne.n	8004074 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003fc4:	2301      	movs	r3, #1
 8003fc6:	e242      	b.n	800444e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	685b      	ldr	r3, [r3, #4]
 8003fcc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003fd0:	d106      	bne.n	8003fe0 <HAL_RCC_OscConfig+0x74>
 8003fd2:	4b76      	ldr	r3, [pc, #472]	@ (80041ac <HAL_RCC_OscConfig+0x240>)
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	4a75      	ldr	r2, [pc, #468]	@ (80041ac <HAL_RCC_OscConfig+0x240>)
 8003fd8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003fdc:	6013      	str	r3, [r2, #0]
 8003fde:	e01d      	b.n	800401c <HAL_RCC_OscConfig+0xb0>
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	685b      	ldr	r3, [r3, #4]
 8003fe4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003fe8:	d10c      	bne.n	8004004 <HAL_RCC_OscConfig+0x98>
 8003fea:	4b70      	ldr	r3, [pc, #448]	@ (80041ac <HAL_RCC_OscConfig+0x240>)
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	4a6f      	ldr	r2, [pc, #444]	@ (80041ac <HAL_RCC_OscConfig+0x240>)
 8003ff0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003ff4:	6013      	str	r3, [r2, #0]
 8003ff6:	4b6d      	ldr	r3, [pc, #436]	@ (80041ac <HAL_RCC_OscConfig+0x240>)
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	4a6c      	ldr	r2, [pc, #432]	@ (80041ac <HAL_RCC_OscConfig+0x240>)
 8003ffc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004000:	6013      	str	r3, [r2, #0]
 8004002:	e00b      	b.n	800401c <HAL_RCC_OscConfig+0xb0>
 8004004:	4b69      	ldr	r3, [pc, #420]	@ (80041ac <HAL_RCC_OscConfig+0x240>)
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	4a68      	ldr	r2, [pc, #416]	@ (80041ac <HAL_RCC_OscConfig+0x240>)
 800400a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800400e:	6013      	str	r3, [r2, #0]
 8004010:	4b66      	ldr	r3, [pc, #408]	@ (80041ac <HAL_RCC_OscConfig+0x240>)
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	4a65      	ldr	r2, [pc, #404]	@ (80041ac <HAL_RCC_OscConfig+0x240>)
 8004016:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800401a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	685b      	ldr	r3, [r3, #4]
 8004020:	2b00      	cmp	r3, #0
 8004022:	d013      	beq.n	800404c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004024:	f7fe fad4 	bl	80025d0 <HAL_GetTick>
 8004028:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800402a:	e008      	b.n	800403e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800402c:	f7fe fad0 	bl	80025d0 <HAL_GetTick>
 8004030:	4602      	mov	r2, r0
 8004032:	693b      	ldr	r3, [r7, #16]
 8004034:	1ad3      	subs	r3, r2, r3
 8004036:	2b64      	cmp	r3, #100	@ 0x64
 8004038:	d901      	bls.n	800403e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800403a:	2303      	movs	r3, #3
 800403c:	e207      	b.n	800444e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800403e:	4b5b      	ldr	r3, [pc, #364]	@ (80041ac <HAL_RCC_OscConfig+0x240>)
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004046:	2b00      	cmp	r3, #0
 8004048:	d0f0      	beq.n	800402c <HAL_RCC_OscConfig+0xc0>
 800404a:	e014      	b.n	8004076 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800404c:	f7fe fac0 	bl	80025d0 <HAL_GetTick>
 8004050:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004052:	e008      	b.n	8004066 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004054:	f7fe fabc 	bl	80025d0 <HAL_GetTick>
 8004058:	4602      	mov	r2, r0
 800405a:	693b      	ldr	r3, [r7, #16]
 800405c:	1ad3      	subs	r3, r2, r3
 800405e:	2b64      	cmp	r3, #100	@ 0x64
 8004060:	d901      	bls.n	8004066 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004062:	2303      	movs	r3, #3
 8004064:	e1f3      	b.n	800444e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004066:	4b51      	ldr	r3, [pc, #324]	@ (80041ac <HAL_RCC_OscConfig+0x240>)
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800406e:	2b00      	cmp	r3, #0
 8004070:	d1f0      	bne.n	8004054 <HAL_RCC_OscConfig+0xe8>
 8004072:	e000      	b.n	8004076 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004074:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f003 0302 	and.w	r3, r3, #2
 800407e:	2b00      	cmp	r3, #0
 8004080:	d063      	beq.n	800414a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004082:	4b4a      	ldr	r3, [pc, #296]	@ (80041ac <HAL_RCC_OscConfig+0x240>)
 8004084:	689b      	ldr	r3, [r3, #8]
 8004086:	f003 030c 	and.w	r3, r3, #12
 800408a:	2b00      	cmp	r3, #0
 800408c:	d00b      	beq.n	80040a6 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800408e:	4b47      	ldr	r3, [pc, #284]	@ (80041ac <HAL_RCC_OscConfig+0x240>)
 8004090:	689b      	ldr	r3, [r3, #8]
 8004092:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004096:	2b08      	cmp	r3, #8
 8004098:	d11c      	bne.n	80040d4 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800409a:	4b44      	ldr	r3, [pc, #272]	@ (80041ac <HAL_RCC_OscConfig+0x240>)
 800409c:	685b      	ldr	r3, [r3, #4]
 800409e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d116      	bne.n	80040d4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80040a6:	4b41      	ldr	r3, [pc, #260]	@ (80041ac <HAL_RCC_OscConfig+0x240>)
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	f003 0302 	and.w	r3, r3, #2
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d005      	beq.n	80040be <HAL_RCC_OscConfig+0x152>
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	68db      	ldr	r3, [r3, #12]
 80040b6:	2b01      	cmp	r3, #1
 80040b8:	d001      	beq.n	80040be <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80040ba:	2301      	movs	r3, #1
 80040bc:	e1c7      	b.n	800444e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80040be:	4b3b      	ldr	r3, [pc, #236]	@ (80041ac <HAL_RCC_OscConfig+0x240>)
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	691b      	ldr	r3, [r3, #16]
 80040ca:	00db      	lsls	r3, r3, #3
 80040cc:	4937      	ldr	r1, [pc, #220]	@ (80041ac <HAL_RCC_OscConfig+0x240>)
 80040ce:	4313      	orrs	r3, r2
 80040d0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80040d2:	e03a      	b.n	800414a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	68db      	ldr	r3, [r3, #12]
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d020      	beq.n	800411e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80040dc:	4b34      	ldr	r3, [pc, #208]	@ (80041b0 <HAL_RCC_OscConfig+0x244>)
 80040de:	2201      	movs	r2, #1
 80040e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040e2:	f7fe fa75 	bl	80025d0 <HAL_GetTick>
 80040e6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80040e8:	e008      	b.n	80040fc <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80040ea:	f7fe fa71 	bl	80025d0 <HAL_GetTick>
 80040ee:	4602      	mov	r2, r0
 80040f0:	693b      	ldr	r3, [r7, #16]
 80040f2:	1ad3      	subs	r3, r2, r3
 80040f4:	2b02      	cmp	r3, #2
 80040f6:	d901      	bls.n	80040fc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80040f8:	2303      	movs	r3, #3
 80040fa:	e1a8      	b.n	800444e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80040fc:	4b2b      	ldr	r3, [pc, #172]	@ (80041ac <HAL_RCC_OscConfig+0x240>)
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	f003 0302 	and.w	r3, r3, #2
 8004104:	2b00      	cmp	r3, #0
 8004106:	d0f0      	beq.n	80040ea <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004108:	4b28      	ldr	r3, [pc, #160]	@ (80041ac <HAL_RCC_OscConfig+0x240>)
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	691b      	ldr	r3, [r3, #16]
 8004114:	00db      	lsls	r3, r3, #3
 8004116:	4925      	ldr	r1, [pc, #148]	@ (80041ac <HAL_RCC_OscConfig+0x240>)
 8004118:	4313      	orrs	r3, r2
 800411a:	600b      	str	r3, [r1, #0]
 800411c:	e015      	b.n	800414a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800411e:	4b24      	ldr	r3, [pc, #144]	@ (80041b0 <HAL_RCC_OscConfig+0x244>)
 8004120:	2200      	movs	r2, #0
 8004122:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004124:	f7fe fa54 	bl	80025d0 <HAL_GetTick>
 8004128:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800412a:	e008      	b.n	800413e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800412c:	f7fe fa50 	bl	80025d0 <HAL_GetTick>
 8004130:	4602      	mov	r2, r0
 8004132:	693b      	ldr	r3, [r7, #16]
 8004134:	1ad3      	subs	r3, r2, r3
 8004136:	2b02      	cmp	r3, #2
 8004138:	d901      	bls.n	800413e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800413a:	2303      	movs	r3, #3
 800413c:	e187      	b.n	800444e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800413e:	4b1b      	ldr	r3, [pc, #108]	@ (80041ac <HAL_RCC_OscConfig+0x240>)
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	f003 0302 	and.w	r3, r3, #2
 8004146:	2b00      	cmp	r3, #0
 8004148:	d1f0      	bne.n	800412c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	f003 0308 	and.w	r3, r3, #8
 8004152:	2b00      	cmp	r3, #0
 8004154:	d036      	beq.n	80041c4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	695b      	ldr	r3, [r3, #20]
 800415a:	2b00      	cmp	r3, #0
 800415c:	d016      	beq.n	800418c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800415e:	4b15      	ldr	r3, [pc, #84]	@ (80041b4 <HAL_RCC_OscConfig+0x248>)
 8004160:	2201      	movs	r2, #1
 8004162:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004164:	f7fe fa34 	bl	80025d0 <HAL_GetTick>
 8004168:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800416a:	e008      	b.n	800417e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800416c:	f7fe fa30 	bl	80025d0 <HAL_GetTick>
 8004170:	4602      	mov	r2, r0
 8004172:	693b      	ldr	r3, [r7, #16]
 8004174:	1ad3      	subs	r3, r2, r3
 8004176:	2b02      	cmp	r3, #2
 8004178:	d901      	bls.n	800417e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800417a:	2303      	movs	r3, #3
 800417c:	e167      	b.n	800444e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800417e:	4b0b      	ldr	r3, [pc, #44]	@ (80041ac <HAL_RCC_OscConfig+0x240>)
 8004180:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004182:	f003 0302 	and.w	r3, r3, #2
 8004186:	2b00      	cmp	r3, #0
 8004188:	d0f0      	beq.n	800416c <HAL_RCC_OscConfig+0x200>
 800418a:	e01b      	b.n	80041c4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800418c:	4b09      	ldr	r3, [pc, #36]	@ (80041b4 <HAL_RCC_OscConfig+0x248>)
 800418e:	2200      	movs	r2, #0
 8004190:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004192:	f7fe fa1d 	bl	80025d0 <HAL_GetTick>
 8004196:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004198:	e00e      	b.n	80041b8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800419a:	f7fe fa19 	bl	80025d0 <HAL_GetTick>
 800419e:	4602      	mov	r2, r0
 80041a0:	693b      	ldr	r3, [r7, #16]
 80041a2:	1ad3      	subs	r3, r2, r3
 80041a4:	2b02      	cmp	r3, #2
 80041a6:	d907      	bls.n	80041b8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80041a8:	2303      	movs	r3, #3
 80041aa:	e150      	b.n	800444e <HAL_RCC_OscConfig+0x4e2>
 80041ac:	40023800 	.word	0x40023800
 80041b0:	42470000 	.word	0x42470000
 80041b4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80041b8:	4b88      	ldr	r3, [pc, #544]	@ (80043dc <HAL_RCC_OscConfig+0x470>)
 80041ba:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80041bc:	f003 0302 	and.w	r3, r3, #2
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d1ea      	bne.n	800419a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	f003 0304 	and.w	r3, r3, #4
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	f000 8097 	beq.w	8004300 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80041d2:	2300      	movs	r3, #0
 80041d4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80041d6:	4b81      	ldr	r3, [pc, #516]	@ (80043dc <HAL_RCC_OscConfig+0x470>)
 80041d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d10f      	bne.n	8004202 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80041e2:	2300      	movs	r3, #0
 80041e4:	60bb      	str	r3, [r7, #8]
 80041e6:	4b7d      	ldr	r3, [pc, #500]	@ (80043dc <HAL_RCC_OscConfig+0x470>)
 80041e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041ea:	4a7c      	ldr	r2, [pc, #496]	@ (80043dc <HAL_RCC_OscConfig+0x470>)
 80041ec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80041f0:	6413      	str	r3, [r2, #64]	@ 0x40
 80041f2:	4b7a      	ldr	r3, [pc, #488]	@ (80043dc <HAL_RCC_OscConfig+0x470>)
 80041f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80041fa:	60bb      	str	r3, [r7, #8]
 80041fc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80041fe:	2301      	movs	r3, #1
 8004200:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004202:	4b77      	ldr	r3, [pc, #476]	@ (80043e0 <HAL_RCC_OscConfig+0x474>)
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800420a:	2b00      	cmp	r3, #0
 800420c:	d118      	bne.n	8004240 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800420e:	4b74      	ldr	r3, [pc, #464]	@ (80043e0 <HAL_RCC_OscConfig+0x474>)
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	4a73      	ldr	r2, [pc, #460]	@ (80043e0 <HAL_RCC_OscConfig+0x474>)
 8004214:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004218:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800421a:	f7fe f9d9 	bl	80025d0 <HAL_GetTick>
 800421e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004220:	e008      	b.n	8004234 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004222:	f7fe f9d5 	bl	80025d0 <HAL_GetTick>
 8004226:	4602      	mov	r2, r0
 8004228:	693b      	ldr	r3, [r7, #16]
 800422a:	1ad3      	subs	r3, r2, r3
 800422c:	2b02      	cmp	r3, #2
 800422e:	d901      	bls.n	8004234 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004230:	2303      	movs	r3, #3
 8004232:	e10c      	b.n	800444e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004234:	4b6a      	ldr	r3, [pc, #424]	@ (80043e0 <HAL_RCC_OscConfig+0x474>)
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800423c:	2b00      	cmp	r3, #0
 800423e:	d0f0      	beq.n	8004222 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	689b      	ldr	r3, [r3, #8]
 8004244:	2b01      	cmp	r3, #1
 8004246:	d106      	bne.n	8004256 <HAL_RCC_OscConfig+0x2ea>
 8004248:	4b64      	ldr	r3, [pc, #400]	@ (80043dc <HAL_RCC_OscConfig+0x470>)
 800424a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800424c:	4a63      	ldr	r2, [pc, #396]	@ (80043dc <HAL_RCC_OscConfig+0x470>)
 800424e:	f043 0301 	orr.w	r3, r3, #1
 8004252:	6713      	str	r3, [r2, #112]	@ 0x70
 8004254:	e01c      	b.n	8004290 <HAL_RCC_OscConfig+0x324>
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	689b      	ldr	r3, [r3, #8]
 800425a:	2b05      	cmp	r3, #5
 800425c:	d10c      	bne.n	8004278 <HAL_RCC_OscConfig+0x30c>
 800425e:	4b5f      	ldr	r3, [pc, #380]	@ (80043dc <HAL_RCC_OscConfig+0x470>)
 8004260:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004262:	4a5e      	ldr	r2, [pc, #376]	@ (80043dc <HAL_RCC_OscConfig+0x470>)
 8004264:	f043 0304 	orr.w	r3, r3, #4
 8004268:	6713      	str	r3, [r2, #112]	@ 0x70
 800426a:	4b5c      	ldr	r3, [pc, #368]	@ (80043dc <HAL_RCC_OscConfig+0x470>)
 800426c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800426e:	4a5b      	ldr	r2, [pc, #364]	@ (80043dc <HAL_RCC_OscConfig+0x470>)
 8004270:	f043 0301 	orr.w	r3, r3, #1
 8004274:	6713      	str	r3, [r2, #112]	@ 0x70
 8004276:	e00b      	b.n	8004290 <HAL_RCC_OscConfig+0x324>
 8004278:	4b58      	ldr	r3, [pc, #352]	@ (80043dc <HAL_RCC_OscConfig+0x470>)
 800427a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800427c:	4a57      	ldr	r2, [pc, #348]	@ (80043dc <HAL_RCC_OscConfig+0x470>)
 800427e:	f023 0301 	bic.w	r3, r3, #1
 8004282:	6713      	str	r3, [r2, #112]	@ 0x70
 8004284:	4b55      	ldr	r3, [pc, #340]	@ (80043dc <HAL_RCC_OscConfig+0x470>)
 8004286:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004288:	4a54      	ldr	r2, [pc, #336]	@ (80043dc <HAL_RCC_OscConfig+0x470>)
 800428a:	f023 0304 	bic.w	r3, r3, #4
 800428e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	689b      	ldr	r3, [r3, #8]
 8004294:	2b00      	cmp	r3, #0
 8004296:	d015      	beq.n	80042c4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004298:	f7fe f99a 	bl	80025d0 <HAL_GetTick>
 800429c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800429e:	e00a      	b.n	80042b6 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80042a0:	f7fe f996 	bl	80025d0 <HAL_GetTick>
 80042a4:	4602      	mov	r2, r0
 80042a6:	693b      	ldr	r3, [r7, #16]
 80042a8:	1ad3      	subs	r3, r2, r3
 80042aa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80042ae:	4293      	cmp	r3, r2
 80042b0:	d901      	bls.n	80042b6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80042b2:	2303      	movs	r3, #3
 80042b4:	e0cb      	b.n	800444e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80042b6:	4b49      	ldr	r3, [pc, #292]	@ (80043dc <HAL_RCC_OscConfig+0x470>)
 80042b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042ba:	f003 0302 	and.w	r3, r3, #2
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d0ee      	beq.n	80042a0 <HAL_RCC_OscConfig+0x334>
 80042c2:	e014      	b.n	80042ee <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80042c4:	f7fe f984 	bl	80025d0 <HAL_GetTick>
 80042c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80042ca:	e00a      	b.n	80042e2 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80042cc:	f7fe f980 	bl	80025d0 <HAL_GetTick>
 80042d0:	4602      	mov	r2, r0
 80042d2:	693b      	ldr	r3, [r7, #16]
 80042d4:	1ad3      	subs	r3, r2, r3
 80042d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80042da:	4293      	cmp	r3, r2
 80042dc:	d901      	bls.n	80042e2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80042de:	2303      	movs	r3, #3
 80042e0:	e0b5      	b.n	800444e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80042e2:	4b3e      	ldr	r3, [pc, #248]	@ (80043dc <HAL_RCC_OscConfig+0x470>)
 80042e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042e6:	f003 0302 	and.w	r3, r3, #2
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d1ee      	bne.n	80042cc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80042ee:	7dfb      	ldrb	r3, [r7, #23]
 80042f0:	2b01      	cmp	r3, #1
 80042f2:	d105      	bne.n	8004300 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80042f4:	4b39      	ldr	r3, [pc, #228]	@ (80043dc <HAL_RCC_OscConfig+0x470>)
 80042f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042f8:	4a38      	ldr	r2, [pc, #224]	@ (80043dc <HAL_RCC_OscConfig+0x470>)
 80042fa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80042fe:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	699b      	ldr	r3, [r3, #24]
 8004304:	2b00      	cmp	r3, #0
 8004306:	f000 80a1 	beq.w	800444c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800430a:	4b34      	ldr	r3, [pc, #208]	@ (80043dc <HAL_RCC_OscConfig+0x470>)
 800430c:	689b      	ldr	r3, [r3, #8]
 800430e:	f003 030c 	and.w	r3, r3, #12
 8004312:	2b08      	cmp	r3, #8
 8004314:	d05c      	beq.n	80043d0 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	699b      	ldr	r3, [r3, #24]
 800431a:	2b02      	cmp	r3, #2
 800431c:	d141      	bne.n	80043a2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800431e:	4b31      	ldr	r3, [pc, #196]	@ (80043e4 <HAL_RCC_OscConfig+0x478>)
 8004320:	2200      	movs	r2, #0
 8004322:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004324:	f7fe f954 	bl	80025d0 <HAL_GetTick>
 8004328:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800432a:	e008      	b.n	800433e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800432c:	f7fe f950 	bl	80025d0 <HAL_GetTick>
 8004330:	4602      	mov	r2, r0
 8004332:	693b      	ldr	r3, [r7, #16]
 8004334:	1ad3      	subs	r3, r2, r3
 8004336:	2b02      	cmp	r3, #2
 8004338:	d901      	bls.n	800433e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800433a:	2303      	movs	r3, #3
 800433c:	e087      	b.n	800444e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800433e:	4b27      	ldr	r3, [pc, #156]	@ (80043dc <HAL_RCC_OscConfig+0x470>)
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004346:	2b00      	cmp	r3, #0
 8004348:	d1f0      	bne.n	800432c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	69da      	ldr	r2, [r3, #28]
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	6a1b      	ldr	r3, [r3, #32]
 8004352:	431a      	orrs	r2, r3
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004358:	019b      	lsls	r3, r3, #6
 800435a:	431a      	orrs	r2, r3
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004360:	085b      	lsrs	r3, r3, #1
 8004362:	3b01      	subs	r3, #1
 8004364:	041b      	lsls	r3, r3, #16
 8004366:	431a      	orrs	r2, r3
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800436c:	061b      	lsls	r3, r3, #24
 800436e:	491b      	ldr	r1, [pc, #108]	@ (80043dc <HAL_RCC_OscConfig+0x470>)
 8004370:	4313      	orrs	r3, r2
 8004372:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004374:	4b1b      	ldr	r3, [pc, #108]	@ (80043e4 <HAL_RCC_OscConfig+0x478>)
 8004376:	2201      	movs	r2, #1
 8004378:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800437a:	f7fe f929 	bl	80025d0 <HAL_GetTick>
 800437e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004380:	e008      	b.n	8004394 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004382:	f7fe f925 	bl	80025d0 <HAL_GetTick>
 8004386:	4602      	mov	r2, r0
 8004388:	693b      	ldr	r3, [r7, #16]
 800438a:	1ad3      	subs	r3, r2, r3
 800438c:	2b02      	cmp	r3, #2
 800438e:	d901      	bls.n	8004394 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004390:	2303      	movs	r3, #3
 8004392:	e05c      	b.n	800444e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004394:	4b11      	ldr	r3, [pc, #68]	@ (80043dc <HAL_RCC_OscConfig+0x470>)
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800439c:	2b00      	cmp	r3, #0
 800439e:	d0f0      	beq.n	8004382 <HAL_RCC_OscConfig+0x416>
 80043a0:	e054      	b.n	800444c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80043a2:	4b10      	ldr	r3, [pc, #64]	@ (80043e4 <HAL_RCC_OscConfig+0x478>)
 80043a4:	2200      	movs	r2, #0
 80043a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043a8:	f7fe f912 	bl	80025d0 <HAL_GetTick>
 80043ac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80043ae:	e008      	b.n	80043c2 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80043b0:	f7fe f90e 	bl	80025d0 <HAL_GetTick>
 80043b4:	4602      	mov	r2, r0
 80043b6:	693b      	ldr	r3, [r7, #16]
 80043b8:	1ad3      	subs	r3, r2, r3
 80043ba:	2b02      	cmp	r3, #2
 80043bc:	d901      	bls.n	80043c2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80043be:	2303      	movs	r3, #3
 80043c0:	e045      	b.n	800444e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80043c2:	4b06      	ldr	r3, [pc, #24]	@ (80043dc <HAL_RCC_OscConfig+0x470>)
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d1f0      	bne.n	80043b0 <HAL_RCC_OscConfig+0x444>
 80043ce:	e03d      	b.n	800444c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	699b      	ldr	r3, [r3, #24]
 80043d4:	2b01      	cmp	r3, #1
 80043d6:	d107      	bne.n	80043e8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80043d8:	2301      	movs	r3, #1
 80043da:	e038      	b.n	800444e <HAL_RCC_OscConfig+0x4e2>
 80043dc:	40023800 	.word	0x40023800
 80043e0:	40007000 	.word	0x40007000
 80043e4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80043e8:	4b1b      	ldr	r3, [pc, #108]	@ (8004458 <HAL_RCC_OscConfig+0x4ec>)
 80043ea:	685b      	ldr	r3, [r3, #4]
 80043ec:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	699b      	ldr	r3, [r3, #24]
 80043f2:	2b01      	cmp	r3, #1
 80043f4:	d028      	beq.n	8004448 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004400:	429a      	cmp	r2, r3
 8004402:	d121      	bne.n	8004448 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800440e:	429a      	cmp	r2, r3
 8004410:	d11a      	bne.n	8004448 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004412:	68fa      	ldr	r2, [r7, #12]
 8004414:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004418:	4013      	ands	r3, r2
 800441a:	687a      	ldr	r2, [r7, #4]
 800441c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800441e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004420:	4293      	cmp	r3, r2
 8004422:	d111      	bne.n	8004448 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800442e:	085b      	lsrs	r3, r3, #1
 8004430:	3b01      	subs	r3, #1
 8004432:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004434:	429a      	cmp	r2, r3
 8004436:	d107      	bne.n	8004448 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004442:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004444:	429a      	cmp	r2, r3
 8004446:	d001      	beq.n	800444c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004448:	2301      	movs	r3, #1
 800444a:	e000      	b.n	800444e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800444c:	2300      	movs	r3, #0
}
 800444e:	4618      	mov	r0, r3
 8004450:	3718      	adds	r7, #24
 8004452:	46bd      	mov	sp, r7
 8004454:	bd80      	pop	{r7, pc}
 8004456:	bf00      	nop
 8004458:	40023800 	.word	0x40023800

0800445c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800445c:	b580      	push	{r7, lr}
 800445e:	b084      	sub	sp, #16
 8004460:	af00      	add	r7, sp, #0
 8004462:	6078      	str	r0, [r7, #4]
 8004464:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	2b00      	cmp	r3, #0
 800446a:	d101      	bne.n	8004470 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800446c:	2301      	movs	r3, #1
 800446e:	e0cc      	b.n	800460a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004470:	4b68      	ldr	r3, [pc, #416]	@ (8004614 <HAL_RCC_ClockConfig+0x1b8>)
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	f003 0307 	and.w	r3, r3, #7
 8004478:	683a      	ldr	r2, [r7, #0]
 800447a:	429a      	cmp	r2, r3
 800447c:	d90c      	bls.n	8004498 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800447e:	4b65      	ldr	r3, [pc, #404]	@ (8004614 <HAL_RCC_ClockConfig+0x1b8>)
 8004480:	683a      	ldr	r2, [r7, #0]
 8004482:	b2d2      	uxtb	r2, r2
 8004484:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004486:	4b63      	ldr	r3, [pc, #396]	@ (8004614 <HAL_RCC_ClockConfig+0x1b8>)
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	f003 0307 	and.w	r3, r3, #7
 800448e:	683a      	ldr	r2, [r7, #0]
 8004490:	429a      	cmp	r2, r3
 8004492:	d001      	beq.n	8004498 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004494:	2301      	movs	r3, #1
 8004496:	e0b8      	b.n	800460a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	f003 0302 	and.w	r3, r3, #2
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d020      	beq.n	80044e6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	f003 0304 	and.w	r3, r3, #4
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d005      	beq.n	80044bc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80044b0:	4b59      	ldr	r3, [pc, #356]	@ (8004618 <HAL_RCC_ClockConfig+0x1bc>)
 80044b2:	689b      	ldr	r3, [r3, #8]
 80044b4:	4a58      	ldr	r2, [pc, #352]	@ (8004618 <HAL_RCC_ClockConfig+0x1bc>)
 80044b6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80044ba:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	f003 0308 	and.w	r3, r3, #8
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d005      	beq.n	80044d4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80044c8:	4b53      	ldr	r3, [pc, #332]	@ (8004618 <HAL_RCC_ClockConfig+0x1bc>)
 80044ca:	689b      	ldr	r3, [r3, #8]
 80044cc:	4a52      	ldr	r2, [pc, #328]	@ (8004618 <HAL_RCC_ClockConfig+0x1bc>)
 80044ce:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80044d2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80044d4:	4b50      	ldr	r3, [pc, #320]	@ (8004618 <HAL_RCC_ClockConfig+0x1bc>)
 80044d6:	689b      	ldr	r3, [r3, #8]
 80044d8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	689b      	ldr	r3, [r3, #8]
 80044e0:	494d      	ldr	r1, [pc, #308]	@ (8004618 <HAL_RCC_ClockConfig+0x1bc>)
 80044e2:	4313      	orrs	r3, r2
 80044e4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	f003 0301 	and.w	r3, r3, #1
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d044      	beq.n	800457c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	685b      	ldr	r3, [r3, #4]
 80044f6:	2b01      	cmp	r3, #1
 80044f8:	d107      	bne.n	800450a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80044fa:	4b47      	ldr	r3, [pc, #284]	@ (8004618 <HAL_RCC_ClockConfig+0x1bc>)
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004502:	2b00      	cmp	r3, #0
 8004504:	d119      	bne.n	800453a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004506:	2301      	movs	r3, #1
 8004508:	e07f      	b.n	800460a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	685b      	ldr	r3, [r3, #4]
 800450e:	2b02      	cmp	r3, #2
 8004510:	d003      	beq.n	800451a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004516:	2b03      	cmp	r3, #3
 8004518:	d107      	bne.n	800452a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800451a:	4b3f      	ldr	r3, [pc, #252]	@ (8004618 <HAL_RCC_ClockConfig+0x1bc>)
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004522:	2b00      	cmp	r3, #0
 8004524:	d109      	bne.n	800453a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004526:	2301      	movs	r3, #1
 8004528:	e06f      	b.n	800460a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800452a:	4b3b      	ldr	r3, [pc, #236]	@ (8004618 <HAL_RCC_ClockConfig+0x1bc>)
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	f003 0302 	and.w	r3, r3, #2
 8004532:	2b00      	cmp	r3, #0
 8004534:	d101      	bne.n	800453a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004536:	2301      	movs	r3, #1
 8004538:	e067      	b.n	800460a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800453a:	4b37      	ldr	r3, [pc, #220]	@ (8004618 <HAL_RCC_ClockConfig+0x1bc>)
 800453c:	689b      	ldr	r3, [r3, #8]
 800453e:	f023 0203 	bic.w	r2, r3, #3
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	685b      	ldr	r3, [r3, #4]
 8004546:	4934      	ldr	r1, [pc, #208]	@ (8004618 <HAL_RCC_ClockConfig+0x1bc>)
 8004548:	4313      	orrs	r3, r2
 800454a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800454c:	f7fe f840 	bl	80025d0 <HAL_GetTick>
 8004550:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004552:	e00a      	b.n	800456a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004554:	f7fe f83c 	bl	80025d0 <HAL_GetTick>
 8004558:	4602      	mov	r2, r0
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	1ad3      	subs	r3, r2, r3
 800455e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004562:	4293      	cmp	r3, r2
 8004564:	d901      	bls.n	800456a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004566:	2303      	movs	r3, #3
 8004568:	e04f      	b.n	800460a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800456a:	4b2b      	ldr	r3, [pc, #172]	@ (8004618 <HAL_RCC_ClockConfig+0x1bc>)
 800456c:	689b      	ldr	r3, [r3, #8]
 800456e:	f003 020c 	and.w	r2, r3, #12
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	685b      	ldr	r3, [r3, #4]
 8004576:	009b      	lsls	r3, r3, #2
 8004578:	429a      	cmp	r2, r3
 800457a:	d1eb      	bne.n	8004554 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800457c:	4b25      	ldr	r3, [pc, #148]	@ (8004614 <HAL_RCC_ClockConfig+0x1b8>)
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	f003 0307 	and.w	r3, r3, #7
 8004584:	683a      	ldr	r2, [r7, #0]
 8004586:	429a      	cmp	r2, r3
 8004588:	d20c      	bcs.n	80045a4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800458a:	4b22      	ldr	r3, [pc, #136]	@ (8004614 <HAL_RCC_ClockConfig+0x1b8>)
 800458c:	683a      	ldr	r2, [r7, #0]
 800458e:	b2d2      	uxtb	r2, r2
 8004590:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004592:	4b20      	ldr	r3, [pc, #128]	@ (8004614 <HAL_RCC_ClockConfig+0x1b8>)
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	f003 0307 	and.w	r3, r3, #7
 800459a:	683a      	ldr	r2, [r7, #0]
 800459c:	429a      	cmp	r2, r3
 800459e:	d001      	beq.n	80045a4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80045a0:	2301      	movs	r3, #1
 80045a2:	e032      	b.n	800460a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	f003 0304 	and.w	r3, r3, #4
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d008      	beq.n	80045c2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80045b0:	4b19      	ldr	r3, [pc, #100]	@ (8004618 <HAL_RCC_ClockConfig+0x1bc>)
 80045b2:	689b      	ldr	r3, [r3, #8]
 80045b4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	68db      	ldr	r3, [r3, #12]
 80045bc:	4916      	ldr	r1, [pc, #88]	@ (8004618 <HAL_RCC_ClockConfig+0x1bc>)
 80045be:	4313      	orrs	r3, r2
 80045c0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	f003 0308 	and.w	r3, r3, #8
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d009      	beq.n	80045e2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80045ce:	4b12      	ldr	r3, [pc, #72]	@ (8004618 <HAL_RCC_ClockConfig+0x1bc>)
 80045d0:	689b      	ldr	r3, [r3, #8]
 80045d2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	691b      	ldr	r3, [r3, #16]
 80045da:	00db      	lsls	r3, r3, #3
 80045dc:	490e      	ldr	r1, [pc, #56]	@ (8004618 <HAL_RCC_ClockConfig+0x1bc>)
 80045de:	4313      	orrs	r3, r2
 80045e0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80045e2:	f000 f821 	bl	8004628 <HAL_RCC_GetSysClockFreq>
 80045e6:	4602      	mov	r2, r0
 80045e8:	4b0b      	ldr	r3, [pc, #44]	@ (8004618 <HAL_RCC_ClockConfig+0x1bc>)
 80045ea:	689b      	ldr	r3, [r3, #8]
 80045ec:	091b      	lsrs	r3, r3, #4
 80045ee:	f003 030f 	and.w	r3, r3, #15
 80045f2:	490a      	ldr	r1, [pc, #40]	@ (800461c <HAL_RCC_ClockConfig+0x1c0>)
 80045f4:	5ccb      	ldrb	r3, [r1, r3]
 80045f6:	fa22 f303 	lsr.w	r3, r2, r3
 80045fa:	4a09      	ldr	r2, [pc, #36]	@ (8004620 <HAL_RCC_ClockConfig+0x1c4>)
 80045fc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80045fe:	4b09      	ldr	r3, [pc, #36]	@ (8004624 <HAL_RCC_ClockConfig+0x1c8>)
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	4618      	mov	r0, r3
 8004604:	f7fd ffa0 	bl	8002548 <HAL_InitTick>

  return HAL_OK;
 8004608:	2300      	movs	r3, #0
}
 800460a:	4618      	mov	r0, r3
 800460c:	3710      	adds	r7, #16
 800460e:	46bd      	mov	sp, r7
 8004610:	bd80      	pop	{r7, pc}
 8004612:	bf00      	nop
 8004614:	40023c00 	.word	0x40023c00
 8004618:	40023800 	.word	0x40023800
 800461c:	08009828 	.word	0x08009828
 8004620:	20000040 	.word	0x20000040
 8004624:	20000044 	.word	0x20000044

08004628 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004628:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800462c:	b094      	sub	sp, #80	@ 0x50
 800462e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004630:	2300      	movs	r3, #0
 8004632:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8004634:	2300      	movs	r3, #0
 8004636:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8004638:	2300      	movs	r3, #0
 800463a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 800463c:	2300      	movs	r3, #0
 800463e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004640:	4b79      	ldr	r3, [pc, #484]	@ (8004828 <HAL_RCC_GetSysClockFreq+0x200>)
 8004642:	689b      	ldr	r3, [r3, #8]
 8004644:	f003 030c 	and.w	r3, r3, #12
 8004648:	2b08      	cmp	r3, #8
 800464a:	d00d      	beq.n	8004668 <HAL_RCC_GetSysClockFreq+0x40>
 800464c:	2b08      	cmp	r3, #8
 800464e:	f200 80e1 	bhi.w	8004814 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004652:	2b00      	cmp	r3, #0
 8004654:	d002      	beq.n	800465c <HAL_RCC_GetSysClockFreq+0x34>
 8004656:	2b04      	cmp	r3, #4
 8004658:	d003      	beq.n	8004662 <HAL_RCC_GetSysClockFreq+0x3a>
 800465a:	e0db      	b.n	8004814 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800465c:	4b73      	ldr	r3, [pc, #460]	@ (800482c <HAL_RCC_GetSysClockFreq+0x204>)
 800465e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004660:	e0db      	b.n	800481a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004662:	4b73      	ldr	r3, [pc, #460]	@ (8004830 <HAL_RCC_GetSysClockFreq+0x208>)
 8004664:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004666:	e0d8      	b.n	800481a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004668:	4b6f      	ldr	r3, [pc, #444]	@ (8004828 <HAL_RCC_GetSysClockFreq+0x200>)
 800466a:	685b      	ldr	r3, [r3, #4]
 800466c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004670:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004672:	4b6d      	ldr	r3, [pc, #436]	@ (8004828 <HAL_RCC_GetSysClockFreq+0x200>)
 8004674:	685b      	ldr	r3, [r3, #4]
 8004676:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800467a:	2b00      	cmp	r3, #0
 800467c:	d063      	beq.n	8004746 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800467e:	4b6a      	ldr	r3, [pc, #424]	@ (8004828 <HAL_RCC_GetSysClockFreq+0x200>)
 8004680:	685b      	ldr	r3, [r3, #4]
 8004682:	099b      	lsrs	r3, r3, #6
 8004684:	2200      	movs	r2, #0
 8004686:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004688:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800468a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800468c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004690:	633b      	str	r3, [r7, #48]	@ 0x30
 8004692:	2300      	movs	r3, #0
 8004694:	637b      	str	r3, [r7, #52]	@ 0x34
 8004696:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800469a:	4622      	mov	r2, r4
 800469c:	462b      	mov	r3, r5
 800469e:	f04f 0000 	mov.w	r0, #0
 80046a2:	f04f 0100 	mov.w	r1, #0
 80046a6:	0159      	lsls	r1, r3, #5
 80046a8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80046ac:	0150      	lsls	r0, r2, #5
 80046ae:	4602      	mov	r2, r0
 80046b0:	460b      	mov	r3, r1
 80046b2:	4621      	mov	r1, r4
 80046b4:	1a51      	subs	r1, r2, r1
 80046b6:	6139      	str	r1, [r7, #16]
 80046b8:	4629      	mov	r1, r5
 80046ba:	eb63 0301 	sbc.w	r3, r3, r1
 80046be:	617b      	str	r3, [r7, #20]
 80046c0:	f04f 0200 	mov.w	r2, #0
 80046c4:	f04f 0300 	mov.w	r3, #0
 80046c8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80046cc:	4659      	mov	r1, fp
 80046ce:	018b      	lsls	r3, r1, #6
 80046d0:	4651      	mov	r1, sl
 80046d2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80046d6:	4651      	mov	r1, sl
 80046d8:	018a      	lsls	r2, r1, #6
 80046da:	4651      	mov	r1, sl
 80046dc:	ebb2 0801 	subs.w	r8, r2, r1
 80046e0:	4659      	mov	r1, fp
 80046e2:	eb63 0901 	sbc.w	r9, r3, r1
 80046e6:	f04f 0200 	mov.w	r2, #0
 80046ea:	f04f 0300 	mov.w	r3, #0
 80046ee:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80046f2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80046f6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80046fa:	4690      	mov	r8, r2
 80046fc:	4699      	mov	r9, r3
 80046fe:	4623      	mov	r3, r4
 8004700:	eb18 0303 	adds.w	r3, r8, r3
 8004704:	60bb      	str	r3, [r7, #8]
 8004706:	462b      	mov	r3, r5
 8004708:	eb49 0303 	adc.w	r3, r9, r3
 800470c:	60fb      	str	r3, [r7, #12]
 800470e:	f04f 0200 	mov.w	r2, #0
 8004712:	f04f 0300 	mov.w	r3, #0
 8004716:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800471a:	4629      	mov	r1, r5
 800471c:	024b      	lsls	r3, r1, #9
 800471e:	4621      	mov	r1, r4
 8004720:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004724:	4621      	mov	r1, r4
 8004726:	024a      	lsls	r2, r1, #9
 8004728:	4610      	mov	r0, r2
 800472a:	4619      	mov	r1, r3
 800472c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800472e:	2200      	movs	r2, #0
 8004730:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004732:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004734:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004738:	f7fc fa4e 	bl	8000bd8 <__aeabi_uldivmod>
 800473c:	4602      	mov	r2, r0
 800473e:	460b      	mov	r3, r1
 8004740:	4613      	mov	r3, r2
 8004742:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004744:	e058      	b.n	80047f8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004746:	4b38      	ldr	r3, [pc, #224]	@ (8004828 <HAL_RCC_GetSysClockFreq+0x200>)
 8004748:	685b      	ldr	r3, [r3, #4]
 800474a:	099b      	lsrs	r3, r3, #6
 800474c:	2200      	movs	r2, #0
 800474e:	4618      	mov	r0, r3
 8004750:	4611      	mov	r1, r2
 8004752:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004756:	623b      	str	r3, [r7, #32]
 8004758:	2300      	movs	r3, #0
 800475a:	627b      	str	r3, [r7, #36]	@ 0x24
 800475c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004760:	4642      	mov	r2, r8
 8004762:	464b      	mov	r3, r9
 8004764:	f04f 0000 	mov.w	r0, #0
 8004768:	f04f 0100 	mov.w	r1, #0
 800476c:	0159      	lsls	r1, r3, #5
 800476e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004772:	0150      	lsls	r0, r2, #5
 8004774:	4602      	mov	r2, r0
 8004776:	460b      	mov	r3, r1
 8004778:	4641      	mov	r1, r8
 800477a:	ebb2 0a01 	subs.w	sl, r2, r1
 800477e:	4649      	mov	r1, r9
 8004780:	eb63 0b01 	sbc.w	fp, r3, r1
 8004784:	f04f 0200 	mov.w	r2, #0
 8004788:	f04f 0300 	mov.w	r3, #0
 800478c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004790:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004794:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004798:	ebb2 040a 	subs.w	r4, r2, sl
 800479c:	eb63 050b 	sbc.w	r5, r3, fp
 80047a0:	f04f 0200 	mov.w	r2, #0
 80047a4:	f04f 0300 	mov.w	r3, #0
 80047a8:	00eb      	lsls	r3, r5, #3
 80047aa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80047ae:	00e2      	lsls	r2, r4, #3
 80047b0:	4614      	mov	r4, r2
 80047b2:	461d      	mov	r5, r3
 80047b4:	4643      	mov	r3, r8
 80047b6:	18e3      	adds	r3, r4, r3
 80047b8:	603b      	str	r3, [r7, #0]
 80047ba:	464b      	mov	r3, r9
 80047bc:	eb45 0303 	adc.w	r3, r5, r3
 80047c0:	607b      	str	r3, [r7, #4]
 80047c2:	f04f 0200 	mov.w	r2, #0
 80047c6:	f04f 0300 	mov.w	r3, #0
 80047ca:	e9d7 4500 	ldrd	r4, r5, [r7]
 80047ce:	4629      	mov	r1, r5
 80047d0:	028b      	lsls	r3, r1, #10
 80047d2:	4621      	mov	r1, r4
 80047d4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80047d8:	4621      	mov	r1, r4
 80047da:	028a      	lsls	r2, r1, #10
 80047dc:	4610      	mov	r0, r2
 80047de:	4619      	mov	r1, r3
 80047e0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80047e2:	2200      	movs	r2, #0
 80047e4:	61bb      	str	r3, [r7, #24]
 80047e6:	61fa      	str	r2, [r7, #28]
 80047e8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80047ec:	f7fc f9f4 	bl	8000bd8 <__aeabi_uldivmod>
 80047f0:	4602      	mov	r2, r0
 80047f2:	460b      	mov	r3, r1
 80047f4:	4613      	mov	r3, r2
 80047f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80047f8:	4b0b      	ldr	r3, [pc, #44]	@ (8004828 <HAL_RCC_GetSysClockFreq+0x200>)
 80047fa:	685b      	ldr	r3, [r3, #4]
 80047fc:	0c1b      	lsrs	r3, r3, #16
 80047fe:	f003 0303 	and.w	r3, r3, #3
 8004802:	3301      	adds	r3, #1
 8004804:	005b      	lsls	r3, r3, #1
 8004806:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004808:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800480a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800480c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004810:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004812:	e002      	b.n	800481a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004814:	4b05      	ldr	r3, [pc, #20]	@ (800482c <HAL_RCC_GetSysClockFreq+0x204>)
 8004816:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004818:	bf00      	nop
    }
  }
  return sysclockfreq;
 800481a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800481c:	4618      	mov	r0, r3
 800481e:	3750      	adds	r7, #80	@ 0x50
 8004820:	46bd      	mov	sp, r7
 8004822:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004826:	bf00      	nop
 8004828:	40023800 	.word	0x40023800
 800482c:	00f42400 	.word	0x00f42400
 8004830:	007a1200 	.word	0x007a1200

08004834 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004834:	b480      	push	{r7}
 8004836:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004838:	4b03      	ldr	r3, [pc, #12]	@ (8004848 <HAL_RCC_GetHCLKFreq+0x14>)
 800483a:	681b      	ldr	r3, [r3, #0]
}
 800483c:	4618      	mov	r0, r3
 800483e:	46bd      	mov	sp, r7
 8004840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004844:	4770      	bx	lr
 8004846:	bf00      	nop
 8004848:	20000040 	.word	0x20000040

0800484c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800484c:	b580      	push	{r7, lr}
 800484e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004850:	f7ff fff0 	bl	8004834 <HAL_RCC_GetHCLKFreq>
 8004854:	4602      	mov	r2, r0
 8004856:	4b05      	ldr	r3, [pc, #20]	@ (800486c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004858:	689b      	ldr	r3, [r3, #8]
 800485a:	0a9b      	lsrs	r3, r3, #10
 800485c:	f003 0307 	and.w	r3, r3, #7
 8004860:	4903      	ldr	r1, [pc, #12]	@ (8004870 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004862:	5ccb      	ldrb	r3, [r1, r3]
 8004864:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004868:	4618      	mov	r0, r3
 800486a:	bd80      	pop	{r7, pc}
 800486c:	40023800 	.word	0x40023800
 8004870:	08009838 	.word	0x08009838

08004874 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004874:	b580      	push	{r7, lr}
 8004876:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004878:	f7ff ffdc 	bl	8004834 <HAL_RCC_GetHCLKFreq>
 800487c:	4602      	mov	r2, r0
 800487e:	4b05      	ldr	r3, [pc, #20]	@ (8004894 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004880:	689b      	ldr	r3, [r3, #8]
 8004882:	0b5b      	lsrs	r3, r3, #13
 8004884:	f003 0307 	and.w	r3, r3, #7
 8004888:	4903      	ldr	r1, [pc, #12]	@ (8004898 <HAL_RCC_GetPCLK2Freq+0x24>)
 800488a:	5ccb      	ldrb	r3, [r1, r3]
 800488c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004890:	4618      	mov	r0, r3
 8004892:	bd80      	pop	{r7, pc}
 8004894:	40023800 	.word	0x40023800
 8004898:	08009838 	.word	0x08009838

0800489c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800489c:	b580      	push	{r7, lr}
 800489e:	b082      	sub	sp, #8
 80048a0:	af00      	add	r7, sp, #0
 80048a2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d101      	bne.n	80048ae <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80048aa:	2301      	movs	r3, #1
 80048ac:	e041      	b.n	8004932 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80048b4:	b2db      	uxtb	r3, r3
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d106      	bne.n	80048c8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	2200      	movs	r2, #0
 80048be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80048c2:	6878      	ldr	r0, [r7, #4]
 80048c4:	f7fd fd22 	bl	800230c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	2202      	movs	r2, #2
 80048cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681a      	ldr	r2, [r3, #0]
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	3304      	adds	r3, #4
 80048d8:	4619      	mov	r1, r3
 80048da:	4610      	mov	r0, r2
 80048dc:	f000 fa70 	bl	8004dc0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	2201      	movs	r2, #1
 80048e4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	2201      	movs	r2, #1
 80048ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	2201      	movs	r2, #1
 80048f4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	2201      	movs	r2, #1
 80048fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	2201      	movs	r2, #1
 8004904:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	2201      	movs	r2, #1
 800490c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	2201      	movs	r2, #1
 8004914:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	2201      	movs	r2, #1
 800491c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	2201      	movs	r2, #1
 8004924:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	2201      	movs	r2, #1
 800492c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004930:	2300      	movs	r3, #0
}
 8004932:	4618      	mov	r0, r3
 8004934:	3708      	adds	r7, #8
 8004936:	46bd      	mov	sp, r7
 8004938:	bd80      	pop	{r7, pc}
	...

0800493c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800493c:	b480      	push	{r7}
 800493e:	b085      	sub	sp, #20
 8004940:	af00      	add	r7, sp, #0
 8004942:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800494a:	b2db      	uxtb	r3, r3
 800494c:	2b01      	cmp	r3, #1
 800494e:	d001      	beq.n	8004954 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004950:	2301      	movs	r3, #1
 8004952:	e044      	b.n	80049de <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	2202      	movs	r2, #2
 8004958:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	68da      	ldr	r2, [r3, #12]
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	f042 0201 	orr.w	r2, r2, #1
 800496a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	4a1e      	ldr	r2, [pc, #120]	@ (80049ec <HAL_TIM_Base_Start_IT+0xb0>)
 8004972:	4293      	cmp	r3, r2
 8004974:	d018      	beq.n	80049a8 <HAL_TIM_Base_Start_IT+0x6c>
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800497e:	d013      	beq.n	80049a8 <HAL_TIM_Base_Start_IT+0x6c>
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	4a1a      	ldr	r2, [pc, #104]	@ (80049f0 <HAL_TIM_Base_Start_IT+0xb4>)
 8004986:	4293      	cmp	r3, r2
 8004988:	d00e      	beq.n	80049a8 <HAL_TIM_Base_Start_IT+0x6c>
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	4a19      	ldr	r2, [pc, #100]	@ (80049f4 <HAL_TIM_Base_Start_IT+0xb8>)
 8004990:	4293      	cmp	r3, r2
 8004992:	d009      	beq.n	80049a8 <HAL_TIM_Base_Start_IT+0x6c>
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	4a17      	ldr	r2, [pc, #92]	@ (80049f8 <HAL_TIM_Base_Start_IT+0xbc>)
 800499a:	4293      	cmp	r3, r2
 800499c:	d004      	beq.n	80049a8 <HAL_TIM_Base_Start_IT+0x6c>
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	4a16      	ldr	r2, [pc, #88]	@ (80049fc <HAL_TIM_Base_Start_IT+0xc0>)
 80049a4:	4293      	cmp	r3, r2
 80049a6:	d111      	bne.n	80049cc <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	689b      	ldr	r3, [r3, #8]
 80049ae:	f003 0307 	and.w	r3, r3, #7
 80049b2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	2b06      	cmp	r3, #6
 80049b8:	d010      	beq.n	80049dc <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	681a      	ldr	r2, [r3, #0]
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f042 0201 	orr.w	r2, r2, #1
 80049c8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80049ca:	e007      	b.n	80049dc <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	681a      	ldr	r2, [r3, #0]
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	f042 0201 	orr.w	r2, r2, #1
 80049da:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80049dc:	2300      	movs	r3, #0
}
 80049de:	4618      	mov	r0, r3
 80049e0:	3714      	adds	r7, #20
 80049e2:	46bd      	mov	sp, r7
 80049e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e8:	4770      	bx	lr
 80049ea:	bf00      	nop
 80049ec:	40010000 	.word	0x40010000
 80049f0:	40000400 	.word	0x40000400
 80049f4:	40000800 	.word	0x40000800
 80049f8:	40000c00 	.word	0x40000c00
 80049fc:	40014000 	.word	0x40014000

08004a00 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004a00:	b580      	push	{r7, lr}
 8004a02:	b084      	sub	sp, #16
 8004a04:	af00      	add	r7, sp, #0
 8004a06:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	68db      	ldr	r3, [r3, #12]
 8004a0e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	691b      	ldr	r3, [r3, #16]
 8004a16:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004a18:	68bb      	ldr	r3, [r7, #8]
 8004a1a:	f003 0302 	and.w	r3, r3, #2
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d020      	beq.n	8004a64 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	f003 0302 	and.w	r3, r3, #2
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d01b      	beq.n	8004a64 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	f06f 0202 	mvn.w	r2, #2
 8004a34:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	2201      	movs	r2, #1
 8004a3a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	699b      	ldr	r3, [r3, #24]
 8004a42:	f003 0303 	and.w	r3, r3, #3
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d003      	beq.n	8004a52 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004a4a:	6878      	ldr	r0, [r7, #4]
 8004a4c:	f000 f999 	bl	8004d82 <HAL_TIM_IC_CaptureCallback>
 8004a50:	e005      	b.n	8004a5e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a52:	6878      	ldr	r0, [r7, #4]
 8004a54:	f000 f98b 	bl	8004d6e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a58:	6878      	ldr	r0, [r7, #4]
 8004a5a:	f000 f99c 	bl	8004d96 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	2200      	movs	r2, #0
 8004a62:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004a64:	68bb      	ldr	r3, [r7, #8]
 8004a66:	f003 0304 	and.w	r3, r3, #4
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d020      	beq.n	8004ab0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	f003 0304 	and.w	r3, r3, #4
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d01b      	beq.n	8004ab0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	f06f 0204 	mvn.w	r2, #4
 8004a80:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	2202      	movs	r2, #2
 8004a86:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	699b      	ldr	r3, [r3, #24]
 8004a8e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d003      	beq.n	8004a9e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004a96:	6878      	ldr	r0, [r7, #4]
 8004a98:	f000 f973 	bl	8004d82 <HAL_TIM_IC_CaptureCallback>
 8004a9c:	e005      	b.n	8004aaa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a9e:	6878      	ldr	r0, [r7, #4]
 8004aa0:	f000 f965 	bl	8004d6e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004aa4:	6878      	ldr	r0, [r7, #4]
 8004aa6:	f000 f976 	bl	8004d96 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	2200      	movs	r2, #0
 8004aae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004ab0:	68bb      	ldr	r3, [r7, #8]
 8004ab2:	f003 0308 	and.w	r3, r3, #8
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d020      	beq.n	8004afc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	f003 0308 	and.w	r3, r3, #8
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d01b      	beq.n	8004afc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	f06f 0208 	mvn.w	r2, #8
 8004acc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	2204      	movs	r2, #4
 8004ad2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	69db      	ldr	r3, [r3, #28]
 8004ada:	f003 0303 	and.w	r3, r3, #3
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d003      	beq.n	8004aea <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004ae2:	6878      	ldr	r0, [r7, #4]
 8004ae4:	f000 f94d 	bl	8004d82 <HAL_TIM_IC_CaptureCallback>
 8004ae8:	e005      	b.n	8004af6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004aea:	6878      	ldr	r0, [r7, #4]
 8004aec:	f000 f93f 	bl	8004d6e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004af0:	6878      	ldr	r0, [r7, #4]
 8004af2:	f000 f950 	bl	8004d96 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	2200      	movs	r2, #0
 8004afa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004afc:	68bb      	ldr	r3, [r7, #8]
 8004afe:	f003 0310 	and.w	r3, r3, #16
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d020      	beq.n	8004b48 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	f003 0310 	and.w	r3, r3, #16
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d01b      	beq.n	8004b48 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	f06f 0210 	mvn.w	r2, #16
 8004b18:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	2208      	movs	r2, #8
 8004b1e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	69db      	ldr	r3, [r3, #28]
 8004b26:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d003      	beq.n	8004b36 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b2e:	6878      	ldr	r0, [r7, #4]
 8004b30:	f000 f927 	bl	8004d82 <HAL_TIM_IC_CaptureCallback>
 8004b34:	e005      	b.n	8004b42 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b36:	6878      	ldr	r0, [r7, #4]
 8004b38:	f000 f919 	bl	8004d6e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b3c:	6878      	ldr	r0, [r7, #4]
 8004b3e:	f000 f92a 	bl	8004d96 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	2200      	movs	r2, #0
 8004b46:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004b48:	68bb      	ldr	r3, [r7, #8]
 8004b4a:	f003 0301 	and.w	r3, r3, #1
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d00c      	beq.n	8004b6c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	f003 0301 	and.w	r3, r3, #1
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d007      	beq.n	8004b6c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	f06f 0201 	mvn.w	r2, #1
 8004b64:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004b66:	6878      	ldr	r0, [r7, #4]
 8004b68:	f7fd f906 	bl	8001d78 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004b6c:	68bb      	ldr	r3, [r7, #8]
 8004b6e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d00c      	beq.n	8004b90 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d007      	beq.n	8004b90 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004b88:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004b8a:	6878      	ldr	r0, [r7, #4]
 8004b8c:	f000 fab0 	bl	80050f0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004b90:	68bb      	ldr	r3, [r7, #8]
 8004b92:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d00c      	beq.n	8004bb4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d007      	beq.n	8004bb4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004bac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004bae:	6878      	ldr	r0, [r7, #4]
 8004bb0:	f000 f8fb 	bl	8004daa <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004bb4:	68bb      	ldr	r3, [r7, #8]
 8004bb6:	f003 0320 	and.w	r3, r3, #32
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d00c      	beq.n	8004bd8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	f003 0320 	and.w	r3, r3, #32
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d007      	beq.n	8004bd8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	f06f 0220 	mvn.w	r2, #32
 8004bd0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004bd2:	6878      	ldr	r0, [r7, #4]
 8004bd4:	f000 fa82 	bl	80050dc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004bd8:	bf00      	nop
 8004bda:	3710      	adds	r7, #16
 8004bdc:	46bd      	mov	sp, r7
 8004bde:	bd80      	pop	{r7, pc}

08004be0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004be0:	b580      	push	{r7, lr}
 8004be2:	b084      	sub	sp, #16
 8004be4:	af00      	add	r7, sp, #0
 8004be6:	6078      	str	r0, [r7, #4]
 8004be8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004bea:	2300      	movs	r3, #0
 8004bec:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004bf4:	2b01      	cmp	r3, #1
 8004bf6:	d101      	bne.n	8004bfc <HAL_TIM_ConfigClockSource+0x1c>
 8004bf8:	2302      	movs	r3, #2
 8004bfa:	e0b4      	b.n	8004d66 <HAL_TIM_ConfigClockSource+0x186>
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	2201      	movs	r2, #1
 8004c00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	2202      	movs	r2, #2
 8004c08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	689b      	ldr	r3, [r3, #8]
 8004c12:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004c14:	68bb      	ldr	r3, [r7, #8]
 8004c16:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004c1a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004c1c:	68bb      	ldr	r3, [r7, #8]
 8004c1e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004c22:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	68ba      	ldr	r2, [r7, #8]
 8004c2a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004c2c:	683b      	ldr	r3, [r7, #0]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004c34:	d03e      	beq.n	8004cb4 <HAL_TIM_ConfigClockSource+0xd4>
 8004c36:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004c3a:	f200 8087 	bhi.w	8004d4c <HAL_TIM_ConfigClockSource+0x16c>
 8004c3e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004c42:	f000 8086 	beq.w	8004d52 <HAL_TIM_ConfigClockSource+0x172>
 8004c46:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004c4a:	d87f      	bhi.n	8004d4c <HAL_TIM_ConfigClockSource+0x16c>
 8004c4c:	2b70      	cmp	r3, #112	@ 0x70
 8004c4e:	d01a      	beq.n	8004c86 <HAL_TIM_ConfigClockSource+0xa6>
 8004c50:	2b70      	cmp	r3, #112	@ 0x70
 8004c52:	d87b      	bhi.n	8004d4c <HAL_TIM_ConfigClockSource+0x16c>
 8004c54:	2b60      	cmp	r3, #96	@ 0x60
 8004c56:	d050      	beq.n	8004cfa <HAL_TIM_ConfigClockSource+0x11a>
 8004c58:	2b60      	cmp	r3, #96	@ 0x60
 8004c5a:	d877      	bhi.n	8004d4c <HAL_TIM_ConfigClockSource+0x16c>
 8004c5c:	2b50      	cmp	r3, #80	@ 0x50
 8004c5e:	d03c      	beq.n	8004cda <HAL_TIM_ConfigClockSource+0xfa>
 8004c60:	2b50      	cmp	r3, #80	@ 0x50
 8004c62:	d873      	bhi.n	8004d4c <HAL_TIM_ConfigClockSource+0x16c>
 8004c64:	2b40      	cmp	r3, #64	@ 0x40
 8004c66:	d058      	beq.n	8004d1a <HAL_TIM_ConfigClockSource+0x13a>
 8004c68:	2b40      	cmp	r3, #64	@ 0x40
 8004c6a:	d86f      	bhi.n	8004d4c <HAL_TIM_ConfigClockSource+0x16c>
 8004c6c:	2b30      	cmp	r3, #48	@ 0x30
 8004c6e:	d064      	beq.n	8004d3a <HAL_TIM_ConfigClockSource+0x15a>
 8004c70:	2b30      	cmp	r3, #48	@ 0x30
 8004c72:	d86b      	bhi.n	8004d4c <HAL_TIM_ConfigClockSource+0x16c>
 8004c74:	2b20      	cmp	r3, #32
 8004c76:	d060      	beq.n	8004d3a <HAL_TIM_ConfigClockSource+0x15a>
 8004c78:	2b20      	cmp	r3, #32
 8004c7a:	d867      	bhi.n	8004d4c <HAL_TIM_ConfigClockSource+0x16c>
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d05c      	beq.n	8004d3a <HAL_TIM_ConfigClockSource+0x15a>
 8004c80:	2b10      	cmp	r3, #16
 8004c82:	d05a      	beq.n	8004d3a <HAL_TIM_ConfigClockSource+0x15a>
 8004c84:	e062      	b.n	8004d4c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004c8a:	683b      	ldr	r3, [r7, #0]
 8004c8c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004c8e:	683b      	ldr	r3, [r7, #0]
 8004c90:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004c92:	683b      	ldr	r3, [r7, #0]
 8004c94:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004c96:	f000 f993 	bl	8004fc0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	689b      	ldr	r3, [r3, #8]
 8004ca0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004ca2:	68bb      	ldr	r3, [r7, #8]
 8004ca4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004ca8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	68ba      	ldr	r2, [r7, #8]
 8004cb0:	609a      	str	r2, [r3, #8]
      break;
 8004cb2:	e04f      	b.n	8004d54 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004cb8:	683b      	ldr	r3, [r7, #0]
 8004cba:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004cbc:	683b      	ldr	r3, [r7, #0]
 8004cbe:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004cc0:	683b      	ldr	r3, [r7, #0]
 8004cc2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004cc4:	f000 f97c 	bl	8004fc0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	689a      	ldr	r2, [r3, #8]
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004cd6:	609a      	str	r2, [r3, #8]
      break;
 8004cd8:	e03c      	b.n	8004d54 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004cde:	683b      	ldr	r3, [r7, #0]
 8004ce0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004ce2:	683b      	ldr	r3, [r7, #0]
 8004ce4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004ce6:	461a      	mov	r2, r3
 8004ce8:	f000 f8f0 	bl	8004ecc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	2150      	movs	r1, #80	@ 0x50
 8004cf2:	4618      	mov	r0, r3
 8004cf4:	f000 f949 	bl	8004f8a <TIM_ITRx_SetConfig>
      break;
 8004cf8:	e02c      	b.n	8004d54 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004cfe:	683b      	ldr	r3, [r7, #0]
 8004d00:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004d02:	683b      	ldr	r3, [r7, #0]
 8004d04:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004d06:	461a      	mov	r2, r3
 8004d08:	f000 f90f 	bl	8004f2a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	2160      	movs	r1, #96	@ 0x60
 8004d12:	4618      	mov	r0, r3
 8004d14:	f000 f939 	bl	8004f8a <TIM_ITRx_SetConfig>
      break;
 8004d18:	e01c      	b.n	8004d54 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004d1e:	683b      	ldr	r3, [r7, #0]
 8004d20:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004d22:	683b      	ldr	r3, [r7, #0]
 8004d24:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d26:	461a      	mov	r2, r3
 8004d28:	f000 f8d0 	bl	8004ecc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	2140      	movs	r1, #64	@ 0x40
 8004d32:	4618      	mov	r0, r3
 8004d34:	f000 f929 	bl	8004f8a <TIM_ITRx_SetConfig>
      break;
 8004d38:	e00c      	b.n	8004d54 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681a      	ldr	r2, [r3, #0]
 8004d3e:	683b      	ldr	r3, [r7, #0]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	4619      	mov	r1, r3
 8004d44:	4610      	mov	r0, r2
 8004d46:	f000 f920 	bl	8004f8a <TIM_ITRx_SetConfig>
      break;
 8004d4a:	e003      	b.n	8004d54 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004d4c:	2301      	movs	r3, #1
 8004d4e:	73fb      	strb	r3, [r7, #15]
      break;
 8004d50:	e000      	b.n	8004d54 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004d52:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	2201      	movs	r2, #1
 8004d58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	2200      	movs	r2, #0
 8004d60:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004d64:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d66:	4618      	mov	r0, r3
 8004d68:	3710      	adds	r7, #16
 8004d6a:	46bd      	mov	sp, r7
 8004d6c:	bd80      	pop	{r7, pc}

08004d6e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004d6e:	b480      	push	{r7}
 8004d70:	b083      	sub	sp, #12
 8004d72:	af00      	add	r7, sp, #0
 8004d74:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004d76:	bf00      	nop
 8004d78:	370c      	adds	r7, #12
 8004d7a:	46bd      	mov	sp, r7
 8004d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d80:	4770      	bx	lr

08004d82 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004d82:	b480      	push	{r7}
 8004d84:	b083      	sub	sp, #12
 8004d86:	af00      	add	r7, sp, #0
 8004d88:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004d8a:	bf00      	nop
 8004d8c:	370c      	adds	r7, #12
 8004d8e:	46bd      	mov	sp, r7
 8004d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d94:	4770      	bx	lr

08004d96 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004d96:	b480      	push	{r7}
 8004d98:	b083      	sub	sp, #12
 8004d9a:	af00      	add	r7, sp, #0
 8004d9c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004d9e:	bf00      	nop
 8004da0:	370c      	adds	r7, #12
 8004da2:	46bd      	mov	sp, r7
 8004da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004da8:	4770      	bx	lr

08004daa <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004daa:	b480      	push	{r7}
 8004dac:	b083      	sub	sp, #12
 8004dae:	af00      	add	r7, sp, #0
 8004db0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004db2:	bf00      	nop
 8004db4:	370c      	adds	r7, #12
 8004db6:	46bd      	mov	sp, r7
 8004db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dbc:	4770      	bx	lr
	...

08004dc0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004dc0:	b480      	push	{r7}
 8004dc2:	b085      	sub	sp, #20
 8004dc4:	af00      	add	r7, sp, #0
 8004dc6:	6078      	str	r0, [r7, #4]
 8004dc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	4a37      	ldr	r2, [pc, #220]	@ (8004eb0 <TIM_Base_SetConfig+0xf0>)
 8004dd4:	4293      	cmp	r3, r2
 8004dd6:	d00f      	beq.n	8004df8 <TIM_Base_SetConfig+0x38>
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004dde:	d00b      	beq.n	8004df8 <TIM_Base_SetConfig+0x38>
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	4a34      	ldr	r2, [pc, #208]	@ (8004eb4 <TIM_Base_SetConfig+0xf4>)
 8004de4:	4293      	cmp	r3, r2
 8004de6:	d007      	beq.n	8004df8 <TIM_Base_SetConfig+0x38>
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	4a33      	ldr	r2, [pc, #204]	@ (8004eb8 <TIM_Base_SetConfig+0xf8>)
 8004dec:	4293      	cmp	r3, r2
 8004dee:	d003      	beq.n	8004df8 <TIM_Base_SetConfig+0x38>
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	4a32      	ldr	r2, [pc, #200]	@ (8004ebc <TIM_Base_SetConfig+0xfc>)
 8004df4:	4293      	cmp	r3, r2
 8004df6:	d108      	bne.n	8004e0a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004dfe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004e00:	683b      	ldr	r3, [r7, #0]
 8004e02:	685b      	ldr	r3, [r3, #4]
 8004e04:	68fa      	ldr	r2, [r7, #12]
 8004e06:	4313      	orrs	r3, r2
 8004e08:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	4a28      	ldr	r2, [pc, #160]	@ (8004eb0 <TIM_Base_SetConfig+0xf0>)
 8004e0e:	4293      	cmp	r3, r2
 8004e10:	d01b      	beq.n	8004e4a <TIM_Base_SetConfig+0x8a>
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e18:	d017      	beq.n	8004e4a <TIM_Base_SetConfig+0x8a>
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	4a25      	ldr	r2, [pc, #148]	@ (8004eb4 <TIM_Base_SetConfig+0xf4>)
 8004e1e:	4293      	cmp	r3, r2
 8004e20:	d013      	beq.n	8004e4a <TIM_Base_SetConfig+0x8a>
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	4a24      	ldr	r2, [pc, #144]	@ (8004eb8 <TIM_Base_SetConfig+0xf8>)
 8004e26:	4293      	cmp	r3, r2
 8004e28:	d00f      	beq.n	8004e4a <TIM_Base_SetConfig+0x8a>
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	4a23      	ldr	r2, [pc, #140]	@ (8004ebc <TIM_Base_SetConfig+0xfc>)
 8004e2e:	4293      	cmp	r3, r2
 8004e30:	d00b      	beq.n	8004e4a <TIM_Base_SetConfig+0x8a>
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	4a22      	ldr	r2, [pc, #136]	@ (8004ec0 <TIM_Base_SetConfig+0x100>)
 8004e36:	4293      	cmp	r3, r2
 8004e38:	d007      	beq.n	8004e4a <TIM_Base_SetConfig+0x8a>
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	4a21      	ldr	r2, [pc, #132]	@ (8004ec4 <TIM_Base_SetConfig+0x104>)
 8004e3e:	4293      	cmp	r3, r2
 8004e40:	d003      	beq.n	8004e4a <TIM_Base_SetConfig+0x8a>
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	4a20      	ldr	r2, [pc, #128]	@ (8004ec8 <TIM_Base_SetConfig+0x108>)
 8004e46:	4293      	cmp	r3, r2
 8004e48:	d108      	bne.n	8004e5c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004e50:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004e52:	683b      	ldr	r3, [r7, #0]
 8004e54:	68db      	ldr	r3, [r3, #12]
 8004e56:	68fa      	ldr	r2, [r7, #12]
 8004e58:	4313      	orrs	r3, r2
 8004e5a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004e62:	683b      	ldr	r3, [r7, #0]
 8004e64:	695b      	ldr	r3, [r3, #20]
 8004e66:	4313      	orrs	r3, r2
 8004e68:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004e6a:	683b      	ldr	r3, [r7, #0]
 8004e6c:	689a      	ldr	r2, [r3, #8]
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004e72:	683b      	ldr	r3, [r7, #0]
 8004e74:	681a      	ldr	r2, [r3, #0]
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	4a0c      	ldr	r2, [pc, #48]	@ (8004eb0 <TIM_Base_SetConfig+0xf0>)
 8004e7e:	4293      	cmp	r3, r2
 8004e80:	d103      	bne.n	8004e8a <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004e82:	683b      	ldr	r3, [r7, #0]
 8004e84:	691a      	ldr	r2, [r3, #16]
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	f043 0204 	orr.w	r2, r3, #4
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	2201      	movs	r2, #1
 8004e9a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	68fa      	ldr	r2, [r7, #12]
 8004ea0:	601a      	str	r2, [r3, #0]
}
 8004ea2:	bf00      	nop
 8004ea4:	3714      	adds	r7, #20
 8004ea6:	46bd      	mov	sp, r7
 8004ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eac:	4770      	bx	lr
 8004eae:	bf00      	nop
 8004eb0:	40010000 	.word	0x40010000
 8004eb4:	40000400 	.word	0x40000400
 8004eb8:	40000800 	.word	0x40000800
 8004ebc:	40000c00 	.word	0x40000c00
 8004ec0:	40014000 	.word	0x40014000
 8004ec4:	40014400 	.word	0x40014400
 8004ec8:	40014800 	.word	0x40014800

08004ecc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004ecc:	b480      	push	{r7}
 8004ece:	b087      	sub	sp, #28
 8004ed0:	af00      	add	r7, sp, #0
 8004ed2:	60f8      	str	r0, [r7, #12]
 8004ed4:	60b9      	str	r1, [r7, #8]
 8004ed6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	6a1b      	ldr	r3, [r3, #32]
 8004edc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	6a1b      	ldr	r3, [r3, #32]
 8004ee2:	f023 0201 	bic.w	r2, r3, #1
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	699b      	ldr	r3, [r3, #24]
 8004eee:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004ef0:	693b      	ldr	r3, [r7, #16]
 8004ef2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004ef6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	011b      	lsls	r3, r3, #4
 8004efc:	693a      	ldr	r2, [r7, #16]
 8004efe:	4313      	orrs	r3, r2
 8004f00:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004f02:	697b      	ldr	r3, [r7, #20]
 8004f04:	f023 030a 	bic.w	r3, r3, #10
 8004f08:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004f0a:	697a      	ldr	r2, [r7, #20]
 8004f0c:	68bb      	ldr	r3, [r7, #8]
 8004f0e:	4313      	orrs	r3, r2
 8004f10:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	693a      	ldr	r2, [r7, #16]
 8004f16:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	697a      	ldr	r2, [r7, #20]
 8004f1c:	621a      	str	r2, [r3, #32]
}
 8004f1e:	bf00      	nop
 8004f20:	371c      	adds	r7, #28
 8004f22:	46bd      	mov	sp, r7
 8004f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f28:	4770      	bx	lr

08004f2a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004f2a:	b480      	push	{r7}
 8004f2c:	b087      	sub	sp, #28
 8004f2e:	af00      	add	r7, sp, #0
 8004f30:	60f8      	str	r0, [r7, #12]
 8004f32:	60b9      	str	r1, [r7, #8]
 8004f34:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	6a1b      	ldr	r3, [r3, #32]
 8004f3a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	6a1b      	ldr	r3, [r3, #32]
 8004f40:	f023 0210 	bic.w	r2, r3, #16
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	699b      	ldr	r3, [r3, #24]
 8004f4c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004f4e:	693b      	ldr	r3, [r7, #16]
 8004f50:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004f54:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	031b      	lsls	r3, r3, #12
 8004f5a:	693a      	ldr	r2, [r7, #16]
 8004f5c:	4313      	orrs	r3, r2
 8004f5e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004f60:	697b      	ldr	r3, [r7, #20]
 8004f62:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004f66:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004f68:	68bb      	ldr	r3, [r7, #8]
 8004f6a:	011b      	lsls	r3, r3, #4
 8004f6c:	697a      	ldr	r2, [r7, #20]
 8004f6e:	4313      	orrs	r3, r2
 8004f70:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	693a      	ldr	r2, [r7, #16]
 8004f76:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	697a      	ldr	r2, [r7, #20]
 8004f7c:	621a      	str	r2, [r3, #32]
}
 8004f7e:	bf00      	nop
 8004f80:	371c      	adds	r7, #28
 8004f82:	46bd      	mov	sp, r7
 8004f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f88:	4770      	bx	lr

08004f8a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004f8a:	b480      	push	{r7}
 8004f8c:	b085      	sub	sp, #20
 8004f8e:	af00      	add	r7, sp, #0
 8004f90:	6078      	str	r0, [r7, #4]
 8004f92:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	689b      	ldr	r3, [r3, #8]
 8004f98:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004fa0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004fa2:	683a      	ldr	r2, [r7, #0]
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	4313      	orrs	r3, r2
 8004fa8:	f043 0307 	orr.w	r3, r3, #7
 8004fac:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	68fa      	ldr	r2, [r7, #12]
 8004fb2:	609a      	str	r2, [r3, #8]
}
 8004fb4:	bf00      	nop
 8004fb6:	3714      	adds	r7, #20
 8004fb8:	46bd      	mov	sp, r7
 8004fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fbe:	4770      	bx	lr

08004fc0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004fc0:	b480      	push	{r7}
 8004fc2:	b087      	sub	sp, #28
 8004fc4:	af00      	add	r7, sp, #0
 8004fc6:	60f8      	str	r0, [r7, #12]
 8004fc8:	60b9      	str	r1, [r7, #8]
 8004fca:	607a      	str	r2, [r7, #4]
 8004fcc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	689b      	ldr	r3, [r3, #8]
 8004fd2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004fd4:	697b      	ldr	r3, [r7, #20]
 8004fd6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004fda:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004fdc:	683b      	ldr	r3, [r7, #0]
 8004fde:	021a      	lsls	r2, r3, #8
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	431a      	orrs	r2, r3
 8004fe4:	68bb      	ldr	r3, [r7, #8]
 8004fe6:	4313      	orrs	r3, r2
 8004fe8:	697a      	ldr	r2, [r7, #20]
 8004fea:	4313      	orrs	r3, r2
 8004fec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	697a      	ldr	r2, [r7, #20]
 8004ff2:	609a      	str	r2, [r3, #8]
}
 8004ff4:	bf00      	nop
 8004ff6:	371c      	adds	r7, #28
 8004ff8:	46bd      	mov	sp, r7
 8004ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ffe:	4770      	bx	lr

08005000 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005000:	b480      	push	{r7}
 8005002:	b085      	sub	sp, #20
 8005004:	af00      	add	r7, sp, #0
 8005006:	6078      	str	r0, [r7, #4]
 8005008:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005010:	2b01      	cmp	r3, #1
 8005012:	d101      	bne.n	8005018 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005014:	2302      	movs	r3, #2
 8005016:	e050      	b.n	80050ba <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	2201      	movs	r2, #1
 800501c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	2202      	movs	r2, #2
 8005024:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	685b      	ldr	r3, [r3, #4]
 800502e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	689b      	ldr	r3, [r3, #8]
 8005036:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800503e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005040:	683b      	ldr	r3, [r7, #0]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	68fa      	ldr	r2, [r7, #12]
 8005046:	4313      	orrs	r3, r2
 8005048:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	68fa      	ldr	r2, [r7, #12]
 8005050:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	4a1c      	ldr	r2, [pc, #112]	@ (80050c8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005058:	4293      	cmp	r3, r2
 800505a:	d018      	beq.n	800508e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005064:	d013      	beq.n	800508e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	4a18      	ldr	r2, [pc, #96]	@ (80050cc <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800506c:	4293      	cmp	r3, r2
 800506e:	d00e      	beq.n	800508e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	4a16      	ldr	r2, [pc, #88]	@ (80050d0 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005076:	4293      	cmp	r3, r2
 8005078:	d009      	beq.n	800508e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	4a15      	ldr	r2, [pc, #84]	@ (80050d4 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8005080:	4293      	cmp	r3, r2
 8005082:	d004      	beq.n	800508e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	4a13      	ldr	r2, [pc, #76]	@ (80050d8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800508a:	4293      	cmp	r3, r2
 800508c:	d10c      	bne.n	80050a8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800508e:	68bb      	ldr	r3, [r7, #8]
 8005090:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005094:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005096:	683b      	ldr	r3, [r7, #0]
 8005098:	685b      	ldr	r3, [r3, #4]
 800509a:	68ba      	ldr	r2, [r7, #8]
 800509c:	4313      	orrs	r3, r2
 800509e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	68ba      	ldr	r2, [r7, #8]
 80050a6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	2201      	movs	r2, #1
 80050ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	2200      	movs	r2, #0
 80050b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80050b8:	2300      	movs	r3, #0
}
 80050ba:	4618      	mov	r0, r3
 80050bc:	3714      	adds	r7, #20
 80050be:	46bd      	mov	sp, r7
 80050c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050c4:	4770      	bx	lr
 80050c6:	bf00      	nop
 80050c8:	40010000 	.word	0x40010000
 80050cc:	40000400 	.word	0x40000400
 80050d0:	40000800 	.word	0x40000800
 80050d4:	40000c00 	.word	0x40000c00
 80050d8:	40014000 	.word	0x40014000

080050dc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80050dc:	b480      	push	{r7}
 80050de:	b083      	sub	sp, #12
 80050e0:	af00      	add	r7, sp, #0
 80050e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80050e4:	bf00      	nop
 80050e6:	370c      	adds	r7, #12
 80050e8:	46bd      	mov	sp, r7
 80050ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ee:	4770      	bx	lr

080050f0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80050f0:	b480      	push	{r7}
 80050f2:	b083      	sub	sp, #12
 80050f4:	af00      	add	r7, sp, #0
 80050f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80050f8:	bf00      	nop
 80050fa:	370c      	adds	r7, #12
 80050fc:	46bd      	mov	sp, r7
 80050fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005102:	4770      	bx	lr

08005104 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005104:	b580      	push	{r7, lr}
 8005106:	b082      	sub	sp, #8
 8005108:	af00      	add	r7, sp, #0
 800510a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	2b00      	cmp	r3, #0
 8005110:	d101      	bne.n	8005116 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005112:	2301      	movs	r3, #1
 8005114:	e042      	b.n	800519c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800511c:	b2db      	uxtb	r3, r3
 800511e:	2b00      	cmp	r3, #0
 8005120:	d106      	bne.n	8005130 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	2200      	movs	r2, #0
 8005126:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800512a:	6878      	ldr	r0, [r7, #4]
 800512c:	f7fd f93e 	bl	80023ac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	2224      	movs	r2, #36	@ 0x24
 8005134:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	68da      	ldr	r2, [r3, #12]
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005146:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005148:	6878      	ldr	r0, [r7, #4]
 800514a:	f000 ff79 	bl	8006040 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	691a      	ldr	r2, [r3, #16]
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800515c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	695a      	ldr	r2, [r3, #20]
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800516c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	68da      	ldr	r2, [r3, #12]
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800517c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	2200      	movs	r2, #0
 8005182:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	2220      	movs	r2, #32
 8005188:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	2220      	movs	r2, #32
 8005190:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	2200      	movs	r2, #0
 8005198:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800519a:	2300      	movs	r3, #0
}
 800519c:	4618      	mov	r0, r3
 800519e:	3708      	adds	r7, #8
 80051a0:	46bd      	mov	sp, r7
 80051a2:	bd80      	pop	{r7, pc}

080051a4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80051a4:	b580      	push	{r7, lr}
 80051a6:	b08a      	sub	sp, #40	@ 0x28
 80051a8:	af02      	add	r7, sp, #8
 80051aa:	60f8      	str	r0, [r7, #12]
 80051ac:	60b9      	str	r1, [r7, #8]
 80051ae:	603b      	str	r3, [r7, #0]
 80051b0:	4613      	mov	r3, r2
 80051b2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80051b4:	2300      	movs	r3, #0
 80051b6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80051be:	b2db      	uxtb	r3, r3
 80051c0:	2b20      	cmp	r3, #32
 80051c2:	d175      	bne.n	80052b0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80051c4:	68bb      	ldr	r3, [r7, #8]
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d002      	beq.n	80051d0 <HAL_UART_Transmit+0x2c>
 80051ca:	88fb      	ldrh	r3, [r7, #6]
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d101      	bne.n	80051d4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80051d0:	2301      	movs	r3, #1
 80051d2:	e06e      	b.n	80052b2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	2200      	movs	r2, #0
 80051d8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	2221      	movs	r2, #33	@ 0x21
 80051de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80051e2:	f7fd f9f5 	bl	80025d0 <HAL_GetTick>
 80051e6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	88fa      	ldrh	r2, [r7, #6]
 80051ec:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	88fa      	ldrh	r2, [r7, #6]
 80051f2:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	689b      	ldr	r3, [r3, #8]
 80051f8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80051fc:	d108      	bne.n	8005210 <HAL_UART_Transmit+0x6c>
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	691b      	ldr	r3, [r3, #16]
 8005202:	2b00      	cmp	r3, #0
 8005204:	d104      	bne.n	8005210 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005206:	2300      	movs	r3, #0
 8005208:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800520a:	68bb      	ldr	r3, [r7, #8]
 800520c:	61bb      	str	r3, [r7, #24]
 800520e:	e003      	b.n	8005218 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005210:	68bb      	ldr	r3, [r7, #8]
 8005212:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005214:	2300      	movs	r3, #0
 8005216:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005218:	e02e      	b.n	8005278 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800521a:	683b      	ldr	r3, [r7, #0]
 800521c:	9300      	str	r3, [sp, #0]
 800521e:	697b      	ldr	r3, [r7, #20]
 8005220:	2200      	movs	r2, #0
 8005222:	2180      	movs	r1, #128	@ 0x80
 8005224:	68f8      	ldr	r0, [r7, #12]
 8005226:	f000 fc49 	bl	8005abc <UART_WaitOnFlagUntilTimeout>
 800522a:	4603      	mov	r3, r0
 800522c:	2b00      	cmp	r3, #0
 800522e:	d005      	beq.n	800523c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	2220      	movs	r2, #32
 8005234:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005238:	2303      	movs	r3, #3
 800523a:	e03a      	b.n	80052b2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800523c:	69fb      	ldr	r3, [r7, #28]
 800523e:	2b00      	cmp	r3, #0
 8005240:	d10b      	bne.n	800525a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005242:	69bb      	ldr	r3, [r7, #24]
 8005244:	881b      	ldrh	r3, [r3, #0]
 8005246:	461a      	mov	r2, r3
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005250:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005252:	69bb      	ldr	r3, [r7, #24]
 8005254:	3302      	adds	r3, #2
 8005256:	61bb      	str	r3, [r7, #24]
 8005258:	e007      	b.n	800526a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800525a:	69fb      	ldr	r3, [r7, #28]
 800525c:	781a      	ldrb	r2, [r3, #0]
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005264:	69fb      	ldr	r3, [r7, #28]
 8005266:	3301      	adds	r3, #1
 8005268:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800526e:	b29b      	uxth	r3, r3
 8005270:	3b01      	subs	r3, #1
 8005272:	b29a      	uxth	r2, r3
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800527c:	b29b      	uxth	r3, r3
 800527e:	2b00      	cmp	r3, #0
 8005280:	d1cb      	bne.n	800521a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005282:	683b      	ldr	r3, [r7, #0]
 8005284:	9300      	str	r3, [sp, #0]
 8005286:	697b      	ldr	r3, [r7, #20]
 8005288:	2200      	movs	r2, #0
 800528a:	2140      	movs	r1, #64	@ 0x40
 800528c:	68f8      	ldr	r0, [r7, #12]
 800528e:	f000 fc15 	bl	8005abc <UART_WaitOnFlagUntilTimeout>
 8005292:	4603      	mov	r3, r0
 8005294:	2b00      	cmp	r3, #0
 8005296:	d005      	beq.n	80052a4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	2220      	movs	r2, #32
 800529c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80052a0:	2303      	movs	r3, #3
 80052a2:	e006      	b.n	80052b2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	2220      	movs	r2, #32
 80052a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80052ac:	2300      	movs	r3, #0
 80052ae:	e000      	b.n	80052b2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80052b0:	2302      	movs	r3, #2
  }
}
 80052b2:	4618      	mov	r0, r3
 80052b4:	3720      	adds	r7, #32
 80052b6:	46bd      	mov	sp, r7
 80052b8:	bd80      	pop	{r7, pc}

080052ba <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80052ba:	b580      	push	{r7, lr}
 80052bc:	b084      	sub	sp, #16
 80052be:	af00      	add	r7, sp, #0
 80052c0:	60f8      	str	r0, [r7, #12]
 80052c2:	60b9      	str	r1, [r7, #8]
 80052c4:	4613      	mov	r3, r2
 80052c6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80052ce:	b2db      	uxtb	r3, r3
 80052d0:	2b20      	cmp	r3, #32
 80052d2:	d112      	bne.n	80052fa <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80052d4:	68bb      	ldr	r3, [r7, #8]
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d002      	beq.n	80052e0 <HAL_UART_Receive_DMA+0x26>
 80052da:	88fb      	ldrh	r3, [r7, #6]
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d101      	bne.n	80052e4 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 80052e0:	2301      	movs	r3, #1
 80052e2:	e00b      	b.n	80052fc <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	2200      	movs	r2, #0
 80052e8:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 80052ea:	88fb      	ldrh	r3, [r7, #6]
 80052ec:	461a      	mov	r2, r3
 80052ee:	68b9      	ldr	r1, [r7, #8]
 80052f0:	68f8      	ldr	r0, [r7, #12]
 80052f2:	f000 fc3d 	bl	8005b70 <UART_Start_Receive_DMA>
 80052f6:	4603      	mov	r3, r0
 80052f8:	e000      	b.n	80052fc <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 80052fa:	2302      	movs	r3, #2
  }
}
 80052fc:	4618      	mov	r0, r3
 80052fe:	3710      	adds	r7, #16
 8005300:	46bd      	mov	sp, r7
 8005302:	bd80      	pop	{r7, pc}

08005304 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005304:	b580      	push	{r7, lr}
 8005306:	b0ba      	sub	sp, #232	@ 0xe8
 8005308:	af00      	add	r7, sp, #0
 800530a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	68db      	ldr	r3, [r3, #12]
 800531c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	695b      	ldr	r3, [r3, #20]
 8005326:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800532a:	2300      	movs	r3, #0
 800532c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8005330:	2300      	movs	r3, #0
 8005332:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005336:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800533a:	f003 030f 	and.w	r3, r3, #15
 800533e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8005342:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005346:	2b00      	cmp	r3, #0
 8005348:	d10f      	bne.n	800536a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800534a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800534e:	f003 0320 	and.w	r3, r3, #32
 8005352:	2b00      	cmp	r3, #0
 8005354:	d009      	beq.n	800536a <HAL_UART_IRQHandler+0x66>
 8005356:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800535a:	f003 0320 	and.w	r3, r3, #32
 800535e:	2b00      	cmp	r3, #0
 8005360:	d003      	beq.n	800536a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005362:	6878      	ldr	r0, [r7, #4]
 8005364:	f000 fdae 	bl	8005ec4 <UART_Receive_IT>
      return;
 8005368:	e273      	b.n	8005852 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800536a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800536e:	2b00      	cmp	r3, #0
 8005370:	f000 80de 	beq.w	8005530 <HAL_UART_IRQHandler+0x22c>
 8005374:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005378:	f003 0301 	and.w	r3, r3, #1
 800537c:	2b00      	cmp	r3, #0
 800537e:	d106      	bne.n	800538e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005380:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005384:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8005388:	2b00      	cmp	r3, #0
 800538a:	f000 80d1 	beq.w	8005530 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800538e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005392:	f003 0301 	and.w	r3, r3, #1
 8005396:	2b00      	cmp	r3, #0
 8005398:	d00b      	beq.n	80053b2 <HAL_UART_IRQHandler+0xae>
 800539a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800539e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d005      	beq.n	80053b2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053aa:	f043 0201 	orr.w	r2, r3, #1
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80053b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80053b6:	f003 0304 	and.w	r3, r3, #4
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d00b      	beq.n	80053d6 <HAL_UART_IRQHandler+0xd2>
 80053be:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80053c2:	f003 0301 	and.w	r3, r3, #1
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d005      	beq.n	80053d6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053ce:	f043 0202 	orr.w	r2, r3, #2
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80053d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80053da:	f003 0302 	and.w	r3, r3, #2
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d00b      	beq.n	80053fa <HAL_UART_IRQHandler+0xf6>
 80053e2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80053e6:	f003 0301 	and.w	r3, r3, #1
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d005      	beq.n	80053fa <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053f2:	f043 0204 	orr.w	r2, r3, #4
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80053fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80053fe:	f003 0308 	and.w	r3, r3, #8
 8005402:	2b00      	cmp	r3, #0
 8005404:	d011      	beq.n	800542a <HAL_UART_IRQHandler+0x126>
 8005406:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800540a:	f003 0320 	and.w	r3, r3, #32
 800540e:	2b00      	cmp	r3, #0
 8005410:	d105      	bne.n	800541e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005412:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005416:	f003 0301 	and.w	r3, r3, #1
 800541a:	2b00      	cmp	r3, #0
 800541c:	d005      	beq.n	800542a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005422:	f043 0208 	orr.w	r2, r3, #8
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800542e:	2b00      	cmp	r3, #0
 8005430:	f000 820a 	beq.w	8005848 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005434:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005438:	f003 0320 	and.w	r3, r3, #32
 800543c:	2b00      	cmp	r3, #0
 800543e:	d008      	beq.n	8005452 <HAL_UART_IRQHandler+0x14e>
 8005440:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005444:	f003 0320 	and.w	r3, r3, #32
 8005448:	2b00      	cmp	r3, #0
 800544a:	d002      	beq.n	8005452 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800544c:	6878      	ldr	r0, [r7, #4]
 800544e:	f000 fd39 	bl	8005ec4 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	695b      	ldr	r3, [r3, #20]
 8005458:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800545c:	2b40      	cmp	r3, #64	@ 0x40
 800545e:	bf0c      	ite	eq
 8005460:	2301      	moveq	r3, #1
 8005462:	2300      	movne	r3, #0
 8005464:	b2db      	uxtb	r3, r3
 8005466:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800546e:	f003 0308 	and.w	r3, r3, #8
 8005472:	2b00      	cmp	r3, #0
 8005474:	d103      	bne.n	800547e <HAL_UART_IRQHandler+0x17a>
 8005476:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800547a:	2b00      	cmp	r3, #0
 800547c:	d04f      	beq.n	800551e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800547e:	6878      	ldr	r0, [r7, #4]
 8005480:	f000 fc44 	bl	8005d0c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	695b      	ldr	r3, [r3, #20]
 800548a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800548e:	2b40      	cmp	r3, #64	@ 0x40
 8005490:	d141      	bne.n	8005516 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	3314      	adds	r3, #20
 8005498:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800549c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80054a0:	e853 3f00 	ldrex	r3, [r3]
 80054a4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80054a8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80054ac:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80054b0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	3314      	adds	r3, #20
 80054ba:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80054be:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80054c2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054c6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80054ca:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80054ce:	e841 2300 	strex	r3, r2, [r1]
 80054d2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80054d6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d1d9      	bne.n	8005492 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d013      	beq.n	800550e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80054ea:	4a8a      	ldr	r2, [pc, #552]	@ (8005714 <HAL_UART_IRQHandler+0x410>)
 80054ec:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80054f2:	4618      	mov	r0, r3
 80054f4:	f7fe f8e0 	bl	80036b8 <HAL_DMA_Abort_IT>
 80054f8:	4603      	mov	r3, r0
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d016      	beq.n	800552c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005502:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005504:	687a      	ldr	r2, [r7, #4]
 8005506:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005508:	4610      	mov	r0, r2
 800550a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800550c:	e00e      	b.n	800552c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800550e:	6878      	ldr	r0, [r7, #4]
 8005510:	f000 f9c0 	bl	8005894 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005514:	e00a      	b.n	800552c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005516:	6878      	ldr	r0, [r7, #4]
 8005518:	f000 f9bc 	bl	8005894 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800551c:	e006      	b.n	800552c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800551e:	6878      	ldr	r0, [r7, #4]
 8005520:	f000 f9b8 	bl	8005894 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	2200      	movs	r2, #0
 8005528:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800552a:	e18d      	b.n	8005848 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800552c:	bf00      	nop
    return;
 800552e:	e18b      	b.n	8005848 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005534:	2b01      	cmp	r3, #1
 8005536:	f040 8167 	bne.w	8005808 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800553a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800553e:	f003 0310 	and.w	r3, r3, #16
 8005542:	2b00      	cmp	r3, #0
 8005544:	f000 8160 	beq.w	8005808 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8005548:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800554c:	f003 0310 	and.w	r3, r3, #16
 8005550:	2b00      	cmp	r3, #0
 8005552:	f000 8159 	beq.w	8005808 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005556:	2300      	movs	r3, #0
 8005558:	60bb      	str	r3, [r7, #8]
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	60bb      	str	r3, [r7, #8]
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	685b      	ldr	r3, [r3, #4]
 8005568:	60bb      	str	r3, [r7, #8]
 800556a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	695b      	ldr	r3, [r3, #20]
 8005572:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005576:	2b40      	cmp	r3, #64	@ 0x40
 8005578:	f040 80ce 	bne.w	8005718 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	685b      	ldr	r3, [r3, #4]
 8005584:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005588:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800558c:	2b00      	cmp	r3, #0
 800558e:	f000 80a9 	beq.w	80056e4 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005596:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800559a:	429a      	cmp	r2, r3
 800559c:	f080 80a2 	bcs.w	80056e4 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80055a6:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055ac:	69db      	ldr	r3, [r3, #28]
 80055ae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80055b2:	f000 8088 	beq.w	80056c6 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	330c      	adds	r3, #12
 80055bc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055c0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80055c4:	e853 3f00 	ldrex	r3, [r3]
 80055c8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80055cc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80055d0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80055d4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	330c      	adds	r3, #12
 80055de:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80055e2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80055e6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055ea:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80055ee:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80055f2:	e841 2300 	strex	r3, r2, [r1]
 80055f6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80055fa:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d1d9      	bne.n	80055b6 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	3314      	adds	r3, #20
 8005608:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800560a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800560c:	e853 3f00 	ldrex	r3, [r3]
 8005610:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005612:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005614:	f023 0301 	bic.w	r3, r3, #1
 8005618:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	3314      	adds	r3, #20
 8005622:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005626:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800562a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800562c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800562e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005632:	e841 2300 	strex	r3, r2, [r1]
 8005636:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005638:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800563a:	2b00      	cmp	r3, #0
 800563c:	d1e1      	bne.n	8005602 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	3314      	adds	r3, #20
 8005644:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005646:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005648:	e853 3f00 	ldrex	r3, [r3]
 800564c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800564e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005650:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005654:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	3314      	adds	r3, #20
 800565e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005662:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005664:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005666:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005668:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800566a:	e841 2300 	strex	r3, r2, [r1]
 800566e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005670:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005672:	2b00      	cmp	r3, #0
 8005674:	d1e3      	bne.n	800563e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	2220      	movs	r2, #32
 800567a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	2200      	movs	r2, #0
 8005682:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	330c      	adds	r3, #12
 800568a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800568c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800568e:	e853 3f00 	ldrex	r3, [r3]
 8005692:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005694:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005696:	f023 0310 	bic.w	r3, r3, #16
 800569a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	330c      	adds	r3, #12
 80056a4:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80056a8:	65ba      	str	r2, [r7, #88]	@ 0x58
 80056aa:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056ac:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80056ae:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80056b0:	e841 2300 	strex	r3, r2, [r1]
 80056b4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80056b6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d1e3      	bne.n	8005684 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80056c0:	4618      	mov	r0, r3
 80056c2:	f7fd ff89 	bl	80035d8 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	2202      	movs	r2, #2
 80056ca:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80056d4:	b29b      	uxth	r3, r3
 80056d6:	1ad3      	subs	r3, r2, r3
 80056d8:	b29b      	uxth	r3, r3
 80056da:	4619      	mov	r1, r3
 80056dc:	6878      	ldr	r0, [r7, #4]
 80056de:	f000 f8e3 	bl	80058a8 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80056e2:	e0b3      	b.n	800584c <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80056e8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80056ec:	429a      	cmp	r2, r3
 80056ee:	f040 80ad 	bne.w	800584c <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80056f6:	69db      	ldr	r3, [r3, #28]
 80056f8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80056fc:	f040 80a6 	bne.w	800584c <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	2202      	movs	r2, #2
 8005704:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800570a:	4619      	mov	r1, r3
 800570c:	6878      	ldr	r0, [r7, #4]
 800570e:	f000 f8cb 	bl	80058a8 <HAL_UARTEx_RxEventCallback>
      return;
 8005712:	e09b      	b.n	800584c <HAL_UART_IRQHandler+0x548>
 8005714:	08005dd3 	.word	0x08005dd3
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005720:	b29b      	uxth	r3, r3
 8005722:	1ad3      	subs	r3, r2, r3
 8005724:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800572c:	b29b      	uxth	r3, r3
 800572e:	2b00      	cmp	r3, #0
 8005730:	f000 808e 	beq.w	8005850 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8005734:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005738:	2b00      	cmp	r3, #0
 800573a:	f000 8089 	beq.w	8005850 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	330c      	adds	r3, #12
 8005744:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005746:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005748:	e853 3f00 	ldrex	r3, [r3]
 800574c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800574e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005750:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005754:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	330c      	adds	r3, #12
 800575e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8005762:	647a      	str	r2, [r7, #68]	@ 0x44
 8005764:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005766:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005768:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800576a:	e841 2300 	strex	r3, r2, [r1]
 800576e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005770:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005772:	2b00      	cmp	r3, #0
 8005774:	d1e3      	bne.n	800573e <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	3314      	adds	r3, #20
 800577c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800577e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005780:	e853 3f00 	ldrex	r3, [r3]
 8005784:	623b      	str	r3, [r7, #32]
   return(result);
 8005786:	6a3b      	ldr	r3, [r7, #32]
 8005788:	f023 0301 	bic.w	r3, r3, #1
 800578c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	3314      	adds	r3, #20
 8005796:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800579a:	633a      	str	r2, [r7, #48]	@ 0x30
 800579c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800579e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80057a0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80057a2:	e841 2300 	strex	r3, r2, [r1]
 80057a6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80057a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d1e3      	bne.n	8005776 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	2220      	movs	r2, #32
 80057b2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	2200      	movs	r2, #0
 80057ba:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	330c      	adds	r3, #12
 80057c2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057c4:	693b      	ldr	r3, [r7, #16]
 80057c6:	e853 3f00 	ldrex	r3, [r3]
 80057ca:	60fb      	str	r3, [r7, #12]
   return(result);
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	f023 0310 	bic.w	r3, r3, #16
 80057d2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	330c      	adds	r3, #12
 80057dc:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80057e0:	61fa      	str	r2, [r7, #28]
 80057e2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057e4:	69b9      	ldr	r1, [r7, #24]
 80057e6:	69fa      	ldr	r2, [r7, #28]
 80057e8:	e841 2300 	strex	r3, r2, [r1]
 80057ec:	617b      	str	r3, [r7, #20]
   return(result);
 80057ee:	697b      	ldr	r3, [r7, #20]
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d1e3      	bne.n	80057bc <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	2202      	movs	r2, #2
 80057f8:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80057fa:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80057fe:	4619      	mov	r1, r3
 8005800:	6878      	ldr	r0, [r7, #4]
 8005802:	f000 f851 	bl	80058a8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005806:	e023      	b.n	8005850 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005808:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800580c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005810:	2b00      	cmp	r3, #0
 8005812:	d009      	beq.n	8005828 <HAL_UART_IRQHandler+0x524>
 8005814:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005818:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800581c:	2b00      	cmp	r3, #0
 800581e:	d003      	beq.n	8005828 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8005820:	6878      	ldr	r0, [r7, #4]
 8005822:	f000 fae7 	bl	8005df4 <UART_Transmit_IT>
    return;
 8005826:	e014      	b.n	8005852 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005828:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800582c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005830:	2b00      	cmp	r3, #0
 8005832:	d00e      	beq.n	8005852 <HAL_UART_IRQHandler+0x54e>
 8005834:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005838:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800583c:	2b00      	cmp	r3, #0
 800583e:	d008      	beq.n	8005852 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8005840:	6878      	ldr	r0, [r7, #4]
 8005842:	f000 fb27 	bl	8005e94 <UART_EndTransmit_IT>
    return;
 8005846:	e004      	b.n	8005852 <HAL_UART_IRQHandler+0x54e>
    return;
 8005848:	bf00      	nop
 800584a:	e002      	b.n	8005852 <HAL_UART_IRQHandler+0x54e>
      return;
 800584c:	bf00      	nop
 800584e:	e000      	b.n	8005852 <HAL_UART_IRQHandler+0x54e>
      return;
 8005850:	bf00      	nop
  }
}
 8005852:	37e8      	adds	r7, #232	@ 0xe8
 8005854:	46bd      	mov	sp, r7
 8005856:	bd80      	pop	{r7, pc}

08005858 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005858:	b480      	push	{r7}
 800585a:	b083      	sub	sp, #12
 800585c:	af00      	add	r7, sp, #0
 800585e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005860:	bf00      	nop
 8005862:	370c      	adds	r7, #12
 8005864:	46bd      	mov	sp, r7
 8005866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800586a:	4770      	bx	lr

0800586c <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800586c:	b480      	push	{r7}
 800586e:	b083      	sub	sp, #12
 8005870:	af00      	add	r7, sp, #0
 8005872:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8005874:	bf00      	nop
 8005876:	370c      	adds	r7, #12
 8005878:	46bd      	mov	sp, r7
 800587a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800587e:	4770      	bx	lr

08005880 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005880:	b480      	push	{r7}
 8005882:	b083      	sub	sp, #12
 8005884:	af00      	add	r7, sp, #0
 8005886:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8005888:	bf00      	nop
 800588a:	370c      	adds	r7, #12
 800588c:	46bd      	mov	sp, r7
 800588e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005892:	4770      	bx	lr

08005894 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005894:	b480      	push	{r7}
 8005896:	b083      	sub	sp, #12
 8005898:	af00      	add	r7, sp, #0
 800589a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800589c:	bf00      	nop
 800589e:	370c      	adds	r7, #12
 80058a0:	46bd      	mov	sp, r7
 80058a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a6:	4770      	bx	lr

080058a8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80058a8:	b480      	push	{r7}
 80058aa:	b083      	sub	sp, #12
 80058ac:	af00      	add	r7, sp, #0
 80058ae:	6078      	str	r0, [r7, #4]
 80058b0:	460b      	mov	r3, r1
 80058b2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80058b4:	bf00      	nop
 80058b6:	370c      	adds	r7, #12
 80058b8:	46bd      	mov	sp, r7
 80058ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058be:	4770      	bx	lr

080058c0 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80058c0:	b580      	push	{r7, lr}
 80058c2:	b09c      	sub	sp, #112	@ 0x70
 80058c4:	af00      	add	r7, sp, #0
 80058c6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058cc:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d172      	bne.n	80059c2 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 80058dc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80058de:	2200      	movs	r2, #0
 80058e0:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80058e2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	330c      	adds	r3, #12
 80058e8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058ea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80058ec:	e853 3f00 	ldrex	r3, [r3]
 80058f0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80058f2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80058f4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80058f8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80058fa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	330c      	adds	r3, #12
 8005900:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8005902:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005904:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005906:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005908:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800590a:	e841 2300 	strex	r3, r2, [r1]
 800590e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005910:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005912:	2b00      	cmp	r3, #0
 8005914:	d1e5      	bne.n	80058e2 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005916:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	3314      	adds	r3, #20
 800591c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800591e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005920:	e853 3f00 	ldrex	r3, [r3]
 8005924:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005926:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005928:	f023 0301 	bic.w	r3, r3, #1
 800592c:	667b      	str	r3, [r7, #100]	@ 0x64
 800592e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	3314      	adds	r3, #20
 8005934:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8005936:	647a      	str	r2, [r7, #68]	@ 0x44
 8005938:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800593a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800593c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800593e:	e841 2300 	strex	r3, r2, [r1]
 8005942:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005944:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005946:	2b00      	cmp	r3, #0
 8005948:	d1e5      	bne.n	8005916 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800594a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	3314      	adds	r3, #20
 8005950:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005952:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005954:	e853 3f00 	ldrex	r3, [r3]
 8005958:	623b      	str	r3, [r7, #32]
   return(result);
 800595a:	6a3b      	ldr	r3, [r7, #32]
 800595c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005960:	663b      	str	r3, [r7, #96]	@ 0x60
 8005962:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	3314      	adds	r3, #20
 8005968:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800596a:	633a      	str	r2, [r7, #48]	@ 0x30
 800596c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800596e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005970:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005972:	e841 2300 	strex	r3, r2, [r1]
 8005976:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005978:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800597a:	2b00      	cmp	r3, #0
 800597c:	d1e5      	bne.n	800594a <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800597e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005980:	2220      	movs	r2, #32
 8005982:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005986:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005988:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800598a:	2b01      	cmp	r3, #1
 800598c:	d119      	bne.n	80059c2 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800598e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	330c      	adds	r3, #12
 8005994:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005996:	693b      	ldr	r3, [r7, #16]
 8005998:	e853 3f00 	ldrex	r3, [r3]
 800599c:	60fb      	str	r3, [r7, #12]
   return(result);
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	f023 0310 	bic.w	r3, r3, #16
 80059a4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80059a6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	330c      	adds	r3, #12
 80059ac:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80059ae:	61fa      	str	r2, [r7, #28]
 80059b0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059b2:	69b9      	ldr	r1, [r7, #24]
 80059b4:	69fa      	ldr	r2, [r7, #28]
 80059b6:	e841 2300 	strex	r3, r2, [r1]
 80059ba:	617b      	str	r3, [r7, #20]
   return(result);
 80059bc:	697b      	ldr	r3, [r7, #20]
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d1e5      	bne.n	800598e <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80059c2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80059c4:	2200      	movs	r2, #0
 80059c6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80059c8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80059ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059cc:	2b01      	cmp	r3, #1
 80059ce:	d106      	bne.n	80059de <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80059d0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80059d2:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80059d4:	4619      	mov	r1, r3
 80059d6:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80059d8:	f7ff ff66 	bl	80058a8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80059dc:	e002      	b.n	80059e4 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 80059de:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80059e0:	f7ff ff44 	bl	800586c <HAL_UART_RxCpltCallback>
}
 80059e4:	bf00      	nop
 80059e6:	3770      	adds	r7, #112	@ 0x70
 80059e8:	46bd      	mov	sp, r7
 80059ea:	bd80      	pop	{r7, pc}

080059ec <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80059ec:	b580      	push	{r7, lr}
 80059ee:	b084      	sub	sp, #16
 80059f0:	af00      	add	r7, sp, #0
 80059f2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059f8:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	2201      	movs	r2, #1
 80059fe:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a04:	2b01      	cmp	r3, #1
 8005a06:	d108      	bne.n	8005a1a <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005a0c:	085b      	lsrs	r3, r3, #1
 8005a0e:	b29b      	uxth	r3, r3
 8005a10:	4619      	mov	r1, r3
 8005a12:	68f8      	ldr	r0, [r7, #12]
 8005a14:	f7ff ff48 	bl	80058a8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005a18:	e002      	b.n	8005a20 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8005a1a:	68f8      	ldr	r0, [r7, #12]
 8005a1c:	f7ff ff30 	bl	8005880 <HAL_UART_RxHalfCpltCallback>
}
 8005a20:	bf00      	nop
 8005a22:	3710      	adds	r7, #16
 8005a24:	46bd      	mov	sp, r7
 8005a26:	bd80      	pop	{r7, pc}

08005a28 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8005a28:	b580      	push	{r7, lr}
 8005a2a:	b084      	sub	sp, #16
 8005a2c:	af00      	add	r7, sp, #0
 8005a2e:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8005a30:	2300      	movs	r3, #0
 8005a32:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a38:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8005a3a:	68bb      	ldr	r3, [r7, #8]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	695b      	ldr	r3, [r3, #20]
 8005a40:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a44:	2b80      	cmp	r3, #128	@ 0x80
 8005a46:	bf0c      	ite	eq
 8005a48:	2301      	moveq	r3, #1
 8005a4a:	2300      	movne	r3, #0
 8005a4c:	b2db      	uxtb	r3, r3
 8005a4e:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8005a50:	68bb      	ldr	r3, [r7, #8]
 8005a52:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005a56:	b2db      	uxtb	r3, r3
 8005a58:	2b21      	cmp	r3, #33	@ 0x21
 8005a5a:	d108      	bne.n	8005a6e <UART_DMAError+0x46>
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d005      	beq.n	8005a6e <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8005a62:	68bb      	ldr	r3, [r7, #8]
 8005a64:	2200      	movs	r2, #0
 8005a66:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8005a68:	68b8      	ldr	r0, [r7, #8]
 8005a6a:	f000 f927 	bl	8005cbc <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005a6e:	68bb      	ldr	r3, [r7, #8]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	695b      	ldr	r3, [r3, #20]
 8005a74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a78:	2b40      	cmp	r3, #64	@ 0x40
 8005a7a:	bf0c      	ite	eq
 8005a7c:	2301      	moveq	r3, #1
 8005a7e:	2300      	movne	r3, #0
 8005a80:	b2db      	uxtb	r3, r3
 8005a82:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8005a84:	68bb      	ldr	r3, [r7, #8]
 8005a86:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005a8a:	b2db      	uxtb	r3, r3
 8005a8c:	2b22      	cmp	r3, #34	@ 0x22
 8005a8e:	d108      	bne.n	8005aa2 <UART_DMAError+0x7a>
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d005      	beq.n	8005aa2 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8005a96:	68bb      	ldr	r3, [r7, #8]
 8005a98:	2200      	movs	r2, #0
 8005a9a:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8005a9c:	68b8      	ldr	r0, [r7, #8]
 8005a9e:	f000 f935 	bl	8005d0c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8005aa2:	68bb      	ldr	r3, [r7, #8]
 8005aa4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005aa6:	f043 0210 	orr.w	r2, r3, #16
 8005aaa:	68bb      	ldr	r3, [r7, #8]
 8005aac:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005aae:	68b8      	ldr	r0, [r7, #8]
 8005ab0:	f7ff fef0 	bl	8005894 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005ab4:	bf00      	nop
 8005ab6:	3710      	adds	r7, #16
 8005ab8:	46bd      	mov	sp, r7
 8005aba:	bd80      	pop	{r7, pc}

08005abc <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005abc:	b580      	push	{r7, lr}
 8005abe:	b086      	sub	sp, #24
 8005ac0:	af00      	add	r7, sp, #0
 8005ac2:	60f8      	str	r0, [r7, #12]
 8005ac4:	60b9      	str	r1, [r7, #8]
 8005ac6:	603b      	str	r3, [r7, #0]
 8005ac8:	4613      	mov	r3, r2
 8005aca:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005acc:	e03b      	b.n	8005b46 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005ace:	6a3b      	ldr	r3, [r7, #32]
 8005ad0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ad4:	d037      	beq.n	8005b46 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005ad6:	f7fc fd7b 	bl	80025d0 <HAL_GetTick>
 8005ada:	4602      	mov	r2, r0
 8005adc:	683b      	ldr	r3, [r7, #0]
 8005ade:	1ad3      	subs	r3, r2, r3
 8005ae0:	6a3a      	ldr	r2, [r7, #32]
 8005ae2:	429a      	cmp	r2, r3
 8005ae4:	d302      	bcc.n	8005aec <UART_WaitOnFlagUntilTimeout+0x30>
 8005ae6:	6a3b      	ldr	r3, [r7, #32]
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d101      	bne.n	8005af0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005aec:	2303      	movs	r3, #3
 8005aee:	e03a      	b.n	8005b66 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	68db      	ldr	r3, [r3, #12]
 8005af6:	f003 0304 	and.w	r3, r3, #4
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d023      	beq.n	8005b46 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005afe:	68bb      	ldr	r3, [r7, #8]
 8005b00:	2b80      	cmp	r3, #128	@ 0x80
 8005b02:	d020      	beq.n	8005b46 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005b04:	68bb      	ldr	r3, [r7, #8]
 8005b06:	2b40      	cmp	r3, #64	@ 0x40
 8005b08:	d01d      	beq.n	8005b46 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	f003 0308 	and.w	r3, r3, #8
 8005b14:	2b08      	cmp	r3, #8
 8005b16:	d116      	bne.n	8005b46 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005b18:	2300      	movs	r3, #0
 8005b1a:	617b      	str	r3, [r7, #20]
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	617b      	str	r3, [r7, #20]
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	685b      	ldr	r3, [r3, #4]
 8005b2a:	617b      	str	r3, [r7, #20]
 8005b2c:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005b2e:	68f8      	ldr	r0, [r7, #12]
 8005b30:	f000 f8ec 	bl	8005d0c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	2208      	movs	r2, #8
 8005b38:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	2200      	movs	r2, #0
 8005b3e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005b42:	2301      	movs	r3, #1
 8005b44:	e00f      	b.n	8005b66 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	681a      	ldr	r2, [r3, #0]
 8005b4c:	68bb      	ldr	r3, [r7, #8]
 8005b4e:	4013      	ands	r3, r2
 8005b50:	68ba      	ldr	r2, [r7, #8]
 8005b52:	429a      	cmp	r2, r3
 8005b54:	bf0c      	ite	eq
 8005b56:	2301      	moveq	r3, #1
 8005b58:	2300      	movne	r3, #0
 8005b5a:	b2db      	uxtb	r3, r3
 8005b5c:	461a      	mov	r2, r3
 8005b5e:	79fb      	ldrb	r3, [r7, #7]
 8005b60:	429a      	cmp	r2, r3
 8005b62:	d0b4      	beq.n	8005ace <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005b64:	2300      	movs	r3, #0
}
 8005b66:	4618      	mov	r0, r3
 8005b68:	3718      	adds	r7, #24
 8005b6a:	46bd      	mov	sp, r7
 8005b6c:	bd80      	pop	{r7, pc}
	...

08005b70 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005b70:	b580      	push	{r7, lr}
 8005b72:	b098      	sub	sp, #96	@ 0x60
 8005b74:	af00      	add	r7, sp, #0
 8005b76:	60f8      	str	r0, [r7, #12]
 8005b78:	60b9      	str	r1, [r7, #8]
 8005b7a:	4613      	mov	r3, r2
 8005b7c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8005b7e:	68ba      	ldr	r2, [r7, #8]
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	88fa      	ldrh	r2, [r7, #6]
 8005b88:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	2200      	movs	r2, #0
 8005b8e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	2222      	movs	r2, #34	@ 0x22
 8005b94:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b9c:	4a44      	ldr	r2, [pc, #272]	@ (8005cb0 <UART_Start_Receive_DMA+0x140>)
 8005b9e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ba4:	4a43      	ldr	r2, [pc, #268]	@ (8005cb4 <UART_Start_Receive_DMA+0x144>)
 8005ba6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005bac:	4a42      	ldr	r2, [pc, #264]	@ (8005cb8 <UART_Start_Receive_DMA+0x148>)
 8005bae:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005bb4:	2200      	movs	r2, #0
 8005bb6:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8005bb8:	f107 0308 	add.w	r3, r7, #8
 8005bbc:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	3304      	adds	r3, #4
 8005bc8:	4619      	mov	r1, r3
 8005bca:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005bcc:	681a      	ldr	r2, [r3, #0]
 8005bce:	88fb      	ldrh	r3, [r7, #6]
 8005bd0:	f7fd fcaa 	bl	8003528 <HAL_DMA_Start_IT>
 8005bd4:	4603      	mov	r3, r0
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d008      	beq.n	8005bec <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	2210      	movs	r2, #16
 8005bde:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	2220      	movs	r2, #32
 8005be4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 8005be8:	2301      	movs	r3, #1
 8005bea:	e05d      	b.n	8005ca8 <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8005bec:	2300      	movs	r3, #0
 8005bee:	613b      	str	r3, [r7, #16]
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	613b      	str	r3, [r7, #16]
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	685b      	ldr	r3, [r3, #4]
 8005bfe:	613b      	str	r3, [r7, #16]
 8005c00:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	691b      	ldr	r3, [r3, #16]
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d019      	beq.n	8005c3e <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	330c      	adds	r3, #12
 8005c10:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c12:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005c14:	e853 3f00 	ldrex	r3, [r3]
 8005c18:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005c1a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005c1c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005c20:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	330c      	adds	r3, #12
 8005c28:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005c2a:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8005c2c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c2e:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8005c30:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005c32:	e841 2300 	strex	r3, r2, [r1]
 8005c36:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8005c38:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d1e5      	bne.n	8005c0a <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	3314      	adds	r3, #20
 8005c44:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c48:	e853 3f00 	ldrex	r3, [r3]
 8005c4c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005c4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c50:	f043 0301 	orr.w	r3, r3, #1
 8005c54:	657b      	str	r3, [r7, #84]	@ 0x54
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	3314      	adds	r3, #20
 8005c5c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8005c5e:	63ba      	str	r2, [r7, #56]	@ 0x38
 8005c60:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c62:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8005c64:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005c66:	e841 2300 	strex	r3, r2, [r1]
 8005c6a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005c6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d1e5      	bne.n	8005c3e <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	3314      	adds	r3, #20
 8005c78:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c7a:	69bb      	ldr	r3, [r7, #24]
 8005c7c:	e853 3f00 	ldrex	r3, [r3]
 8005c80:	617b      	str	r3, [r7, #20]
   return(result);
 8005c82:	697b      	ldr	r3, [r7, #20]
 8005c84:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005c88:	653b      	str	r3, [r7, #80]	@ 0x50
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	3314      	adds	r3, #20
 8005c90:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8005c92:	627a      	str	r2, [r7, #36]	@ 0x24
 8005c94:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c96:	6a39      	ldr	r1, [r7, #32]
 8005c98:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c9a:	e841 2300 	strex	r3, r2, [r1]
 8005c9e:	61fb      	str	r3, [r7, #28]
   return(result);
 8005ca0:	69fb      	ldr	r3, [r7, #28]
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d1e5      	bne.n	8005c72 <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 8005ca6:	2300      	movs	r3, #0
}
 8005ca8:	4618      	mov	r0, r3
 8005caa:	3760      	adds	r7, #96	@ 0x60
 8005cac:	46bd      	mov	sp, r7
 8005cae:	bd80      	pop	{r7, pc}
 8005cb0:	080058c1 	.word	0x080058c1
 8005cb4:	080059ed 	.word	0x080059ed
 8005cb8:	08005a29 	.word	0x08005a29

08005cbc <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8005cbc:	b480      	push	{r7}
 8005cbe:	b089      	sub	sp, #36	@ 0x24
 8005cc0:	af00      	add	r7, sp, #0
 8005cc2:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	330c      	adds	r3, #12
 8005cca:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	e853 3f00 	ldrex	r3, [r3]
 8005cd2:	60bb      	str	r3, [r7, #8]
   return(result);
 8005cd4:	68bb      	ldr	r3, [r7, #8]
 8005cd6:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8005cda:	61fb      	str	r3, [r7, #28]
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	330c      	adds	r3, #12
 8005ce2:	69fa      	ldr	r2, [r7, #28]
 8005ce4:	61ba      	str	r2, [r7, #24]
 8005ce6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ce8:	6979      	ldr	r1, [r7, #20]
 8005cea:	69ba      	ldr	r2, [r7, #24]
 8005cec:	e841 2300 	strex	r3, r2, [r1]
 8005cf0:	613b      	str	r3, [r7, #16]
   return(result);
 8005cf2:	693b      	ldr	r3, [r7, #16]
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d1e5      	bne.n	8005cc4 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	2220      	movs	r2, #32
 8005cfc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8005d00:	bf00      	nop
 8005d02:	3724      	adds	r7, #36	@ 0x24
 8005d04:	46bd      	mov	sp, r7
 8005d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d0a:	4770      	bx	lr

08005d0c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005d0c:	b480      	push	{r7}
 8005d0e:	b095      	sub	sp, #84	@ 0x54
 8005d10:	af00      	add	r7, sp, #0
 8005d12:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	330c      	adds	r3, #12
 8005d1a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d1e:	e853 3f00 	ldrex	r3, [r3]
 8005d22:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005d24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d26:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005d2a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	330c      	adds	r3, #12
 8005d32:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005d34:	643a      	str	r2, [r7, #64]	@ 0x40
 8005d36:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d38:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005d3a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005d3c:	e841 2300 	strex	r3, r2, [r1]
 8005d40:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005d42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d1e5      	bne.n	8005d14 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	3314      	adds	r3, #20
 8005d4e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d50:	6a3b      	ldr	r3, [r7, #32]
 8005d52:	e853 3f00 	ldrex	r3, [r3]
 8005d56:	61fb      	str	r3, [r7, #28]
   return(result);
 8005d58:	69fb      	ldr	r3, [r7, #28]
 8005d5a:	f023 0301 	bic.w	r3, r3, #1
 8005d5e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	3314      	adds	r3, #20
 8005d66:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005d68:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005d6a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d6c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005d6e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005d70:	e841 2300 	strex	r3, r2, [r1]
 8005d74:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005d76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d1e5      	bne.n	8005d48 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d80:	2b01      	cmp	r3, #1
 8005d82:	d119      	bne.n	8005db8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	330c      	adds	r3, #12
 8005d8a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	e853 3f00 	ldrex	r3, [r3]
 8005d92:	60bb      	str	r3, [r7, #8]
   return(result);
 8005d94:	68bb      	ldr	r3, [r7, #8]
 8005d96:	f023 0310 	bic.w	r3, r3, #16
 8005d9a:	647b      	str	r3, [r7, #68]	@ 0x44
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	330c      	adds	r3, #12
 8005da2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005da4:	61ba      	str	r2, [r7, #24]
 8005da6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005da8:	6979      	ldr	r1, [r7, #20]
 8005daa:	69ba      	ldr	r2, [r7, #24]
 8005dac:	e841 2300 	strex	r3, r2, [r1]
 8005db0:	613b      	str	r3, [r7, #16]
   return(result);
 8005db2:	693b      	ldr	r3, [r7, #16]
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d1e5      	bne.n	8005d84 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	2220      	movs	r2, #32
 8005dbc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	2200      	movs	r2, #0
 8005dc4:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005dc6:	bf00      	nop
 8005dc8:	3754      	adds	r7, #84	@ 0x54
 8005dca:	46bd      	mov	sp, r7
 8005dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd0:	4770      	bx	lr

08005dd2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005dd2:	b580      	push	{r7, lr}
 8005dd4:	b084      	sub	sp, #16
 8005dd6:	af00      	add	r7, sp, #0
 8005dd8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005dde:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	2200      	movs	r2, #0
 8005de4:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005de6:	68f8      	ldr	r0, [r7, #12]
 8005de8:	f7ff fd54 	bl	8005894 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005dec:	bf00      	nop
 8005dee:	3710      	adds	r7, #16
 8005df0:	46bd      	mov	sp, r7
 8005df2:	bd80      	pop	{r7, pc}

08005df4 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005df4:	b480      	push	{r7}
 8005df6:	b085      	sub	sp, #20
 8005df8:	af00      	add	r7, sp, #0
 8005dfa:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005e02:	b2db      	uxtb	r3, r3
 8005e04:	2b21      	cmp	r3, #33	@ 0x21
 8005e06:	d13e      	bne.n	8005e86 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	689b      	ldr	r3, [r3, #8]
 8005e0c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005e10:	d114      	bne.n	8005e3c <UART_Transmit_IT+0x48>
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	691b      	ldr	r3, [r3, #16]
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d110      	bne.n	8005e3c <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	6a1b      	ldr	r3, [r3, #32]
 8005e1e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	881b      	ldrh	r3, [r3, #0]
 8005e24:	461a      	mov	r2, r3
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005e2e:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	6a1b      	ldr	r3, [r3, #32]
 8005e34:	1c9a      	adds	r2, r3, #2
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	621a      	str	r2, [r3, #32]
 8005e3a:	e008      	b.n	8005e4e <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	6a1b      	ldr	r3, [r3, #32]
 8005e40:	1c59      	adds	r1, r3, #1
 8005e42:	687a      	ldr	r2, [r7, #4]
 8005e44:	6211      	str	r1, [r2, #32]
 8005e46:	781a      	ldrb	r2, [r3, #0]
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005e52:	b29b      	uxth	r3, r3
 8005e54:	3b01      	subs	r3, #1
 8005e56:	b29b      	uxth	r3, r3
 8005e58:	687a      	ldr	r2, [r7, #4]
 8005e5a:	4619      	mov	r1, r3
 8005e5c:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d10f      	bne.n	8005e82 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	68da      	ldr	r2, [r3, #12]
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005e70:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	68da      	ldr	r2, [r3, #12]
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005e80:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005e82:	2300      	movs	r3, #0
 8005e84:	e000      	b.n	8005e88 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005e86:	2302      	movs	r3, #2
  }
}
 8005e88:	4618      	mov	r0, r3
 8005e8a:	3714      	adds	r7, #20
 8005e8c:	46bd      	mov	sp, r7
 8005e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e92:	4770      	bx	lr

08005e94 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005e94:	b580      	push	{r7, lr}
 8005e96:	b082      	sub	sp, #8
 8005e98:	af00      	add	r7, sp, #0
 8005e9a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	68da      	ldr	r2, [r3, #12]
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005eaa:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	2220      	movs	r2, #32
 8005eb0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005eb4:	6878      	ldr	r0, [r7, #4]
 8005eb6:	f7ff fccf 	bl	8005858 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005eba:	2300      	movs	r3, #0
}
 8005ebc:	4618      	mov	r0, r3
 8005ebe:	3708      	adds	r7, #8
 8005ec0:	46bd      	mov	sp, r7
 8005ec2:	bd80      	pop	{r7, pc}

08005ec4 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005ec4:	b580      	push	{r7, lr}
 8005ec6:	b08c      	sub	sp, #48	@ 0x30
 8005ec8:	af00      	add	r7, sp, #0
 8005eca:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8005ecc:	2300      	movs	r3, #0
 8005ece:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8005ed0:	2300      	movs	r3, #0
 8005ed2:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005eda:	b2db      	uxtb	r3, r3
 8005edc:	2b22      	cmp	r3, #34	@ 0x22
 8005ede:	f040 80aa 	bne.w	8006036 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	689b      	ldr	r3, [r3, #8]
 8005ee6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005eea:	d115      	bne.n	8005f18 <UART_Receive_IT+0x54>
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	691b      	ldr	r3, [r3, #16]
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d111      	bne.n	8005f18 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ef8:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	685b      	ldr	r3, [r3, #4]
 8005f00:	b29b      	uxth	r3, r3
 8005f02:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005f06:	b29a      	uxth	r2, r3
 8005f08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f0a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f10:	1c9a      	adds	r2, r3, #2
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	629a      	str	r2, [r3, #40]	@ 0x28
 8005f16:	e024      	b.n	8005f62 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	689b      	ldr	r3, [r3, #8]
 8005f22:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005f26:	d007      	beq.n	8005f38 <UART_Receive_IT+0x74>
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	689b      	ldr	r3, [r3, #8]
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d10a      	bne.n	8005f46 <UART_Receive_IT+0x82>
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	691b      	ldr	r3, [r3, #16]
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d106      	bne.n	8005f46 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	685b      	ldr	r3, [r3, #4]
 8005f3e:	b2da      	uxtb	r2, r3
 8005f40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f42:	701a      	strb	r2, [r3, #0]
 8005f44:	e008      	b.n	8005f58 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	685b      	ldr	r3, [r3, #4]
 8005f4c:	b2db      	uxtb	r3, r3
 8005f4e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005f52:	b2da      	uxtb	r2, r3
 8005f54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f56:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f5c:	1c5a      	adds	r2, r3, #1
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005f66:	b29b      	uxth	r3, r3
 8005f68:	3b01      	subs	r3, #1
 8005f6a:	b29b      	uxth	r3, r3
 8005f6c:	687a      	ldr	r2, [r7, #4]
 8005f6e:	4619      	mov	r1, r3
 8005f70:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d15d      	bne.n	8006032 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	68da      	ldr	r2, [r3, #12]
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	f022 0220 	bic.w	r2, r2, #32
 8005f84:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	68da      	ldr	r2, [r3, #12]
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005f94:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	695a      	ldr	r2, [r3, #20]
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	f022 0201 	bic.w	r2, r2, #1
 8005fa4:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	2220      	movs	r2, #32
 8005faa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	2200      	movs	r2, #0
 8005fb2:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005fb8:	2b01      	cmp	r3, #1
 8005fba:	d135      	bne.n	8006028 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	2200      	movs	r2, #0
 8005fc0:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	330c      	adds	r3, #12
 8005fc8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fca:	697b      	ldr	r3, [r7, #20]
 8005fcc:	e853 3f00 	ldrex	r3, [r3]
 8005fd0:	613b      	str	r3, [r7, #16]
   return(result);
 8005fd2:	693b      	ldr	r3, [r7, #16]
 8005fd4:	f023 0310 	bic.w	r3, r3, #16
 8005fd8:	627b      	str	r3, [r7, #36]	@ 0x24
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	330c      	adds	r3, #12
 8005fe0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005fe2:	623a      	str	r2, [r7, #32]
 8005fe4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fe6:	69f9      	ldr	r1, [r7, #28]
 8005fe8:	6a3a      	ldr	r2, [r7, #32]
 8005fea:	e841 2300 	strex	r3, r2, [r1]
 8005fee:	61bb      	str	r3, [r7, #24]
   return(result);
 8005ff0:	69bb      	ldr	r3, [r7, #24]
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d1e5      	bne.n	8005fc2 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	f003 0310 	and.w	r3, r3, #16
 8006000:	2b10      	cmp	r3, #16
 8006002:	d10a      	bne.n	800601a <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006004:	2300      	movs	r3, #0
 8006006:	60fb      	str	r3, [r7, #12]
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	60fb      	str	r3, [r7, #12]
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	685b      	ldr	r3, [r3, #4]
 8006016:	60fb      	str	r3, [r7, #12]
 8006018:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800601e:	4619      	mov	r1, r3
 8006020:	6878      	ldr	r0, [r7, #4]
 8006022:	f7ff fc41 	bl	80058a8 <HAL_UARTEx_RxEventCallback>
 8006026:	e002      	b.n	800602e <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006028:	6878      	ldr	r0, [r7, #4]
 800602a:	f7ff fc1f 	bl	800586c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800602e:	2300      	movs	r3, #0
 8006030:	e002      	b.n	8006038 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8006032:	2300      	movs	r3, #0
 8006034:	e000      	b.n	8006038 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8006036:	2302      	movs	r3, #2
  }
}
 8006038:	4618      	mov	r0, r3
 800603a:	3730      	adds	r7, #48	@ 0x30
 800603c:	46bd      	mov	sp, r7
 800603e:	bd80      	pop	{r7, pc}

08006040 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006040:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006044:	b0c0      	sub	sp, #256	@ 0x100
 8006046:	af00      	add	r7, sp, #0
 8006048:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800604c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	691b      	ldr	r3, [r3, #16]
 8006054:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006058:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800605c:	68d9      	ldr	r1, [r3, #12]
 800605e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006062:	681a      	ldr	r2, [r3, #0]
 8006064:	ea40 0301 	orr.w	r3, r0, r1
 8006068:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800606a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800606e:	689a      	ldr	r2, [r3, #8]
 8006070:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006074:	691b      	ldr	r3, [r3, #16]
 8006076:	431a      	orrs	r2, r3
 8006078:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800607c:	695b      	ldr	r3, [r3, #20]
 800607e:	431a      	orrs	r2, r3
 8006080:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006084:	69db      	ldr	r3, [r3, #28]
 8006086:	4313      	orrs	r3, r2
 8006088:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800608c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	68db      	ldr	r3, [r3, #12]
 8006094:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8006098:	f021 010c 	bic.w	r1, r1, #12
 800609c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80060a0:	681a      	ldr	r2, [r3, #0]
 80060a2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80060a6:	430b      	orrs	r3, r1
 80060a8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80060aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	695b      	ldr	r3, [r3, #20]
 80060b2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80060b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80060ba:	6999      	ldr	r1, [r3, #24]
 80060bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80060c0:	681a      	ldr	r2, [r3, #0]
 80060c2:	ea40 0301 	orr.w	r3, r0, r1
 80060c6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80060c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80060cc:	681a      	ldr	r2, [r3, #0]
 80060ce:	4b8f      	ldr	r3, [pc, #572]	@ (800630c <UART_SetConfig+0x2cc>)
 80060d0:	429a      	cmp	r2, r3
 80060d2:	d005      	beq.n	80060e0 <UART_SetConfig+0xa0>
 80060d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80060d8:	681a      	ldr	r2, [r3, #0]
 80060da:	4b8d      	ldr	r3, [pc, #564]	@ (8006310 <UART_SetConfig+0x2d0>)
 80060dc:	429a      	cmp	r2, r3
 80060de:	d104      	bne.n	80060ea <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80060e0:	f7fe fbc8 	bl	8004874 <HAL_RCC_GetPCLK2Freq>
 80060e4:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80060e8:	e003      	b.n	80060f2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80060ea:	f7fe fbaf 	bl	800484c <HAL_RCC_GetPCLK1Freq>
 80060ee:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80060f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80060f6:	69db      	ldr	r3, [r3, #28]
 80060f8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80060fc:	f040 810c 	bne.w	8006318 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006100:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006104:	2200      	movs	r2, #0
 8006106:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800610a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800610e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8006112:	4622      	mov	r2, r4
 8006114:	462b      	mov	r3, r5
 8006116:	1891      	adds	r1, r2, r2
 8006118:	65b9      	str	r1, [r7, #88]	@ 0x58
 800611a:	415b      	adcs	r3, r3
 800611c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800611e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8006122:	4621      	mov	r1, r4
 8006124:	eb12 0801 	adds.w	r8, r2, r1
 8006128:	4629      	mov	r1, r5
 800612a:	eb43 0901 	adc.w	r9, r3, r1
 800612e:	f04f 0200 	mov.w	r2, #0
 8006132:	f04f 0300 	mov.w	r3, #0
 8006136:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800613a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800613e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006142:	4690      	mov	r8, r2
 8006144:	4699      	mov	r9, r3
 8006146:	4623      	mov	r3, r4
 8006148:	eb18 0303 	adds.w	r3, r8, r3
 800614c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006150:	462b      	mov	r3, r5
 8006152:	eb49 0303 	adc.w	r3, r9, r3
 8006156:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800615a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800615e:	685b      	ldr	r3, [r3, #4]
 8006160:	2200      	movs	r2, #0
 8006162:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006166:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800616a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800616e:	460b      	mov	r3, r1
 8006170:	18db      	adds	r3, r3, r3
 8006172:	653b      	str	r3, [r7, #80]	@ 0x50
 8006174:	4613      	mov	r3, r2
 8006176:	eb42 0303 	adc.w	r3, r2, r3
 800617a:	657b      	str	r3, [r7, #84]	@ 0x54
 800617c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8006180:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006184:	f7fa fd28 	bl	8000bd8 <__aeabi_uldivmod>
 8006188:	4602      	mov	r2, r0
 800618a:	460b      	mov	r3, r1
 800618c:	4b61      	ldr	r3, [pc, #388]	@ (8006314 <UART_SetConfig+0x2d4>)
 800618e:	fba3 2302 	umull	r2, r3, r3, r2
 8006192:	095b      	lsrs	r3, r3, #5
 8006194:	011c      	lsls	r4, r3, #4
 8006196:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800619a:	2200      	movs	r2, #0
 800619c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80061a0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80061a4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80061a8:	4642      	mov	r2, r8
 80061aa:	464b      	mov	r3, r9
 80061ac:	1891      	adds	r1, r2, r2
 80061ae:	64b9      	str	r1, [r7, #72]	@ 0x48
 80061b0:	415b      	adcs	r3, r3
 80061b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80061b4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80061b8:	4641      	mov	r1, r8
 80061ba:	eb12 0a01 	adds.w	sl, r2, r1
 80061be:	4649      	mov	r1, r9
 80061c0:	eb43 0b01 	adc.w	fp, r3, r1
 80061c4:	f04f 0200 	mov.w	r2, #0
 80061c8:	f04f 0300 	mov.w	r3, #0
 80061cc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80061d0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80061d4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80061d8:	4692      	mov	sl, r2
 80061da:	469b      	mov	fp, r3
 80061dc:	4643      	mov	r3, r8
 80061de:	eb1a 0303 	adds.w	r3, sl, r3
 80061e2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80061e6:	464b      	mov	r3, r9
 80061e8:	eb4b 0303 	adc.w	r3, fp, r3
 80061ec:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80061f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80061f4:	685b      	ldr	r3, [r3, #4]
 80061f6:	2200      	movs	r2, #0
 80061f8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80061fc:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8006200:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006204:	460b      	mov	r3, r1
 8006206:	18db      	adds	r3, r3, r3
 8006208:	643b      	str	r3, [r7, #64]	@ 0x40
 800620a:	4613      	mov	r3, r2
 800620c:	eb42 0303 	adc.w	r3, r2, r3
 8006210:	647b      	str	r3, [r7, #68]	@ 0x44
 8006212:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8006216:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800621a:	f7fa fcdd 	bl	8000bd8 <__aeabi_uldivmod>
 800621e:	4602      	mov	r2, r0
 8006220:	460b      	mov	r3, r1
 8006222:	4611      	mov	r1, r2
 8006224:	4b3b      	ldr	r3, [pc, #236]	@ (8006314 <UART_SetConfig+0x2d4>)
 8006226:	fba3 2301 	umull	r2, r3, r3, r1
 800622a:	095b      	lsrs	r3, r3, #5
 800622c:	2264      	movs	r2, #100	@ 0x64
 800622e:	fb02 f303 	mul.w	r3, r2, r3
 8006232:	1acb      	subs	r3, r1, r3
 8006234:	00db      	lsls	r3, r3, #3
 8006236:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800623a:	4b36      	ldr	r3, [pc, #216]	@ (8006314 <UART_SetConfig+0x2d4>)
 800623c:	fba3 2302 	umull	r2, r3, r3, r2
 8006240:	095b      	lsrs	r3, r3, #5
 8006242:	005b      	lsls	r3, r3, #1
 8006244:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006248:	441c      	add	r4, r3
 800624a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800624e:	2200      	movs	r2, #0
 8006250:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006254:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8006258:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800625c:	4642      	mov	r2, r8
 800625e:	464b      	mov	r3, r9
 8006260:	1891      	adds	r1, r2, r2
 8006262:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006264:	415b      	adcs	r3, r3
 8006266:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006268:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800626c:	4641      	mov	r1, r8
 800626e:	1851      	adds	r1, r2, r1
 8006270:	6339      	str	r1, [r7, #48]	@ 0x30
 8006272:	4649      	mov	r1, r9
 8006274:	414b      	adcs	r3, r1
 8006276:	637b      	str	r3, [r7, #52]	@ 0x34
 8006278:	f04f 0200 	mov.w	r2, #0
 800627c:	f04f 0300 	mov.w	r3, #0
 8006280:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006284:	4659      	mov	r1, fp
 8006286:	00cb      	lsls	r3, r1, #3
 8006288:	4651      	mov	r1, sl
 800628a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800628e:	4651      	mov	r1, sl
 8006290:	00ca      	lsls	r2, r1, #3
 8006292:	4610      	mov	r0, r2
 8006294:	4619      	mov	r1, r3
 8006296:	4603      	mov	r3, r0
 8006298:	4642      	mov	r2, r8
 800629a:	189b      	adds	r3, r3, r2
 800629c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80062a0:	464b      	mov	r3, r9
 80062a2:	460a      	mov	r2, r1
 80062a4:	eb42 0303 	adc.w	r3, r2, r3
 80062a8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80062ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80062b0:	685b      	ldr	r3, [r3, #4]
 80062b2:	2200      	movs	r2, #0
 80062b4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80062b8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80062bc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80062c0:	460b      	mov	r3, r1
 80062c2:	18db      	adds	r3, r3, r3
 80062c4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80062c6:	4613      	mov	r3, r2
 80062c8:	eb42 0303 	adc.w	r3, r2, r3
 80062cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80062ce:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80062d2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80062d6:	f7fa fc7f 	bl	8000bd8 <__aeabi_uldivmod>
 80062da:	4602      	mov	r2, r0
 80062dc:	460b      	mov	r3, r1
 80062de:	4b0d      	ldr	r3, [pc, #52]	@ (8006314 <UART_SetConfig+0x2d4>)
 80062e0:	fba3 1302 	umull	r1, r3, r3, r2
 80062e4:	095b      	lsrs	r3, r3, #5
 80062e6:	2164      	movs	r1, #100	@ 0x64
 80062e8:	fb01 f303 	mul.w	r3, r1, r3
 80062ec:	1ad3      	subs	r3, r2, r3
 80062ee:	00db      	lsls	r3, r3, #3
 80062f0:	3332      	adds	r3, #50	@ 0x32
 80062f2:	4a08      	ldr	r2, [pc, #32]	@ (8006314 <UART_SetConfig+0x2d4>)
 80062f4:	fba2 2303 	umull	r2, r3, r2, r3
 80062f8:	095b      	lsrs	r3, r3, #5
 80062fa:	f003 0207 	and.w	r2, r3, #7
 80062fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	4422      	add	r2, r4
 8006306:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006308:	e106      	b.n	8006518 <UART_SetConfig+0x4d8>
 800630a:	bf00      	nop
 800630c:	40011000 	.word	0x40011000
 8006310:	40011400 	.word	0x40011400
 8006314:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006318:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800631c:	2200      	movs	r2, #0
 800631e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006322:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8006326:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800632a:	4642      	mov	r2, r8
 800632c:	464b      	mov	r3, r9
 800632e:	1891      	adds	r1, r2, r2
 8006330:	6239      	str	r1, [r7, #32]
 8006332:	415b      	adcs	r3, r3
 8006334:	627b      	str	r3, [r7, #36]	@ 0x24
 8006336:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800633a:	4641      	mov	r1, r8
 800633c:	1854      	adds	r4, r2, r1
 800633e:	4649      	mov	r1, r9
 8006340:	eb43 0501 	adc.w	r5, r3, r1
 8006344:	f04f 0200 	mov.w	r2, #0
 8006348:	f04f 0300 	mov.w	r3, #0
 800634c:	00eb      	lsls	r3, r5, #3
 800634e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006352:	00e2      	lsls	r2, r4, #3
 8006354:	4614      	mov	r4, r2
 8006356:	461d      	mov	r5, r3
 8006358:	4643      	mov	r3, r8
 800635a:	18e3      	adds	r3, r4, r3
 800635c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006360:	464b      	mov	r3, r9
 8006362:	eb45 0303 	adc.w	r3, r5, r3
 8006366:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800636a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800636e:	685b      	ldr	r3, [r3, #4]
 8006370:	2200      	movs	r2, #0
 8006372:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006376:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800637a:	f04f 0200 	mov.w	r2, #0
 800637e:	f04f 0300 	mov.w	r3, #0
 8006382:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8006386:	4629      	mov	r1, r5
 8006388:	008b      	lsls	r3, r1, #2
 800638a:	4621      	mov	r1, r4
 800638c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006390:	4621      	mov	r1, r4
 8006392:	008a      	lsls	r2, r1, #2
 8006394:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8006398:	f7fa fc1e 	bl	8000bd8 <__aeabi_uldivmod>
 800639c:	4602      	mov	r2, r0
 800639e:	460b      	mov	r3, r1
 80063a0:	4b60      	ldr	r3, [pc, #384]	@ (8006524 <UART_SetConfig+0x4e4>)
 80063a2:	fba3 2302 	umull	r2, r3, r3, r2
 80063a6:	095b      	lsrs	r3, r3, #5
 80063a8:	011c      	lsls	r4, r3, #4
 80063aa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80063ae:	2200      	movs	r2, #0
 80063b0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80063b4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80063b8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80063bc:	4642      	mov	r2, r8
 80063be:	464b      	mov	r3, r9
 80063c0:	1891      	adds	r1, r2, r2
 80063c2:	61b9      	str	r1, [r7, #24]
 80063c4:	415b      	adcs	r3, r3
 80063c6:	61fb      	str	r3, [r7, #28]
 80063c8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80063cc:	4641      	mov	r1, r8
 80063ce:	1851      	adds	r1, r2, r1
 80063d0:	6139      	str	r1, [r7, #16]
 80063d2:	4649      	mov	r1, r9
 80063d4:	414b      	adcs	r3, r1
 80063d6:	617b      	str	r3, [r7, #20]
 80063d8:	f04f 0200 	mov.w	r2, #0
 80063dc:	f04f 0300 	mov.w	r3, #0
 80063e0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80063e4:	4659      	mov	r1, fp
 80063e6:	00cb      	lsls	r3, r1, #3
 80063e8:	4651      	mov	r1, sl
 80063ea:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80063ee:	4651      	mov	r1, sl
 80063f0:	00ca      	lsls	r2, r1, #3
 80063f2:	4610      	mov	r0, r2
 80063f4:	4619      	mov	r1, r3
 80063f6:	4603      	mov	r3, r0
 80063f8:	4642      	mov	r2, r8
 80063fa:	189b      	adds	r3, r3, r2
 80063fc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006400:	464b      	mov	r3, r9
 8006402:	460a      	mov	r2, r1
 8006404:	eb42 0303 	adc.w	r3, r2, r3
 8006408:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800640c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006410:	685b      	ldr	r3, [r3, #4]
 8006412:	2200      	movs	r2, #0
 8006414:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006416:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8006418:	f04f 0200 	mov.w	r2, #0
 800641c:	f04f 0300 	mov.w	r3, #0
 8006420:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006424:	4649      	mov	r1, r9
 8006426:	008b      	lsls	r3, r1, #2
 8006428:	4641      	mov	r1, r8
 800642a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800642e:	4641      	mov	r1, r8
 8006430:	008a      	lsls	r2, r1, #2
 8006432:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8006436:	f7fa fbcf 	bl	8000bd8 <__aeabi_uldivmod>
 800643a:	4602      	mov	r2, r0
 800643c:	460b      	mov	r3, r1
 800643e:	4611      	mov	r1, r2
 8006440:	4b38      	ldr	r3, [pc, #224]	@ (8006524 <UART_SetConfig+0x4e4>)
 8006442:	fba3 2301 	umull	r2, r3, r3, r1
 8006446:	095b      	lsrs	r3, r3, #5
 8006448:	2264      	movs	r2, #100	@ 0x64
 800644a:	fb02 f303 	mul.w	r3, r2, r3
 800644e:	1acb      	subs	r3, r1, r3
 8006450:	011b      	lsls	r3, r3, #4
 8006452:	3332      	adds	r3, #50	@ 0x32
 8006454:	4a33      	ldr	r2, [pc, #204]	@ (8006524 <UART_SetConfig+0x4e4>)
 8006456:	fba2 2303 	umull	r2, r3, r2, r3
 800645a:	095b      	lsrs	r3, r3, #5
 800645c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006460:	441c      	add	r4, r3
 8006462:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006466:	2200      	movs	r2, #0
 8006468:	673b      	str	r3, [r7, #112]	@ 0x70
 800646a:	677a      	str	r2, [r7, #116]	@ 0x74
 800646c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8006470:	4642      	mov	r2, r8
 8006472:	464b      	mov	r3, r9
 8006474:	1891      	adds	r1, r2, r2
 8006476:	60b9      	str	r1, [r7, #8]
 8006478:	415b      	adcs	r3, r3
 800647a:	60fb      	str	r3, [r7, #12]
 800647c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006480:	4641      	mov	r1, r8
 8006482:	1851      	adds	r1, r2, r1
 8006484:	6039      	str	r1, [r7, #0]
 8006486:	4649      	mov	r1, r9
 8006488:	414b      	adcs	r3, r1
 800648a:	607b      	str	r3, [r7, #4]
 800648c:	f04f 0200 	mov.w	r2, #0
 8006490:	f04f 0300 	mov.w	r3, #0
 8006494:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006498:	4659      	mov	r1, fp
 800649a:	00cb      	lsls	r3, r1, #3
 800649c:	4651      	mov	r1, sl
 800649e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80064a2:	4651      	mov	r1, sl
 80064a4:	00ca      	lsls	r2, r1, #3
 80064a6:	4610      	mov	r0, r2
 80064a8:	4619      	mov	r1, r3
 80064aa:	4603      	mov	r3, r0
 80064ac:	4642      	mov	r2, r8
 80064ae:	189b      	adds	r3, r3, r2
 80064b0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80064b2:	464b      	mov	r3, r9
 80064b4:	460a      	mov	r2, r1
 80064b6:	eb42 0303 	adc.w	r3, r2, r3
 80064ba:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80064bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80064c0:	685b      	ldr	r3, [r3, #4]
 80064c2:	2200      	movs	r2, #0
 80064c4:	663b      	str	r3, [r7, #96]	@ 0x60
 80064c6:	667a      	str	r2, [r7, #100]	@ 0x64
 80064c8:	f04f 0200 	mov.w	r2, #0
 80064cc:	f04f 0300 	mov.w	r3, #0
 80064d0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80064d4:	4649      	mov	r1, r9
 80064d6:	008b      	lsls	r3, r1, #2
 80064d8:	4641      	mov	r1, r8
 80064da:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80064de:	4641      	mov	r1, r8
 80064e0:	008a      	lsls	r2, r1, #2
 80064e2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80064e6:	f7fa fb77 	bl	8000bd8 <__aeabi_uldivmod>
 80064ea:	4602      	mov	r2, r0
 80064ec:	460b      	mov	r3, r1
 80064ee:	4b0d      	ldr	r3, [pc, #52]	@ (8006524 <UART_SetConfig+0x4e4>)
 80064f0:	fba3 1302 	umull	r1, r3, r3, r2
 80064f4:	095b      	lsrs	r3, r3, #5
 80064f6:	2164      	movs	r1, #100	@ 0x64
 80064f8:	fb01 f303 	mul.w	r3, r1, r3
 80064fc:	1ad3      	subs	r3, r2, r3
 80064fe:	011b      	lsls	r3, r3, #4
 8006500:	3332      	adds	r3, #50	@ 0x32
 8006502:	4a08      	ldr	r2, [pc, #32]	@ (8006524 <UART_SetConfig+0x4e4>)
 8006504:	fba2 2303 	umull	r2, r3, r2, r3
 8006508:	095b      	lsrs	r3, r3, #5
 800650a:	f003 020f 	and.w	r2, r3, #15
 800650e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	4422      	add	r2, r4
 8006516:	609a      	str	r2, [r3, #8]
}
 8006518:	bf00      	nop
 800651a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800651e:	46bd      	mov	sp, r7
 8006520:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006524:	51eb851f 	.word	0x51eb851f

08006528 <__cvt>:
 8006528:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800652c:	ec57 6b10 	vmov	r6, r7, d0
 8006530:	2f00      	cmp	r7, #0
 8006532:	460c      	mov	r4, r1
 8006534:	4619      	mov	r1, r3
 8006536:	463b      	mov	r3, r7
 8006538:	bfbb      	ittet	lt
 800653a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800653e:	461f      	movlt	r7, r3
 8006540:	2300      	movge	r3, #0
 8006542:	232d      	movlt	r3, #45	@ 0x2d
 8006544:	700b      	strb	r3, [r1, #0]
 8006546:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006548:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800654c:	4691      	mov	r9, r2
 800654e:	f023 0820 	bic.w	r8, r3, #32
 8006552:	bfbc      	itt	lt
 8006554:	4632      	movlt	r2, r6
 8006556:	4616      	movlt	r6, r2
 8006558:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800655c:	d005      	beq.n	800656a <__cvt+0x42>
 800655e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8006562:	d100      	bne.n	8006566 <__cvt+0x3e>
 8006564:	3401      	adds	r4, #1
 8006566:	2102      	movs	r1, #2
 8006568:	e000      	b.n	800656c <__cvt+0x44>
 800656a:	2103      	movs	r1, #3
 800656c:	ab03      	add	r3, sp, #12
 800656e:	9301      	str	r3, [sp, #4]
 8006570:	ab02      	add	r3, sp, #8
 8006572:	9300      	str	r3, [sp, #0]
 8006574:	ec47 6b10 	vmov	d0, r6, r7
 8006578:	4653      	mov	r3, sl
 800657a:	4622      	mov	r2, r4
 800657c:	f000 ff24 	bl	80073c8 <_dtoa_r>
 8006580:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8006584:	4605      	mov	r5, r0
 8006586:	d119      	bne.n	80065bc <__cvt+0x94>
 8006588:	f019 0f01 	tst.w	r9, #1
 800658c:	d00e      	beq.n	80065ac <__cvt+0x84>
 800658e:	eb00 0904 	add.w	r9, r0, r4
 8006592:	2200      	movs	r2, #0
 8006594:	2300      	movs	r3, #0
 8006596:	4630      	mov	r0, r6
 8006598:	4639      	mov	r1, r7
 800659a:	f7fa faad 	bl	8000af8 <__aeabi_dcmpeq>
 800659e:	b108      	cbz	r0, 80065a4 <__cvt+0x7c>
 80065a0:	f8cd 900c 	str.w	r9, [sp, #12]
 80065a4:	2230      	movs	r2, #48	@ 0x30
 80065a6:	9b03      	ldr	r3, [sp, #12]
 80065a8:	454b      	cmp	r3, r9
 80065aa:	d31e      	bcc.n	80065ea <__cvt+0xc2>
 80065ac:	9b03      	ldr	r3, [sp, #12]
 80065ae:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80065b0:	1b5b      	subs	r3, r3, r5
 80065b2:	4628      	mov	r0, r5
 80065b4:	6013      	str	r3, [r2, #0]
 80065b6:	b004      	add	sp, #16
 80065b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80065bc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80065c0:	eb00 0904 	add.w	r9, r0, r4
 80065c4:	d1e5      	bne.n	8006592 <__cvt+0x6a>
 80065c6:	7803      	ldrb	r3, [r0, #0]
 80065c8:	2b30      	cmp	r3, #48	@ 0x30
 80065ca:	d10a      	bne.n	80065e2 <__cvt+0xba>
 80065cc:	2200      	movs	r2, #0
 80065ce:	2300      	movs	r3, #0
 80065d0:	4630      	mov	r0, r6
 80065d2:	4639      	mov	r1, r7
 80065d4:	f7fa fa90 	bl	8000af8 <__aeabi_dcmpeq>
 80065d8:	b918      	cbnz	r0, 80065e2 <__cvt+0xba>
 80065da:	f1c4 0401 	rsb	r4, r4, #1
 80065de:	f8ca 4000 	str.w	r4, [sl]
 80065e2:	f8da 3000 	ldr.w	r3, [sl]
 80065e6:	4499      	add	r9, r3
 80065e8:	e7d3      	b.n	8006592 <__cvt+0x6a>
 80065ea:	1c59      	adds	r1, r3, #1
 80065ec:	9103      	str	r1, [sp, #12]
 80065ee:	701a      	strb	r2, [r3, #0]
 80065f0:	e7d9      	b.n	80065a6 <__cvt+0x7e>

080065f2 <__exponent>:
 80065f2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80065f4:	2900      	cmp	r1, #0
 80065f6:	bfba      	itte	lt
 80065f8:	4249      	neglt	r1, r1
 80065fa:	232d      	movlt	r3, #45	@ 0x2d
 80065fc:	232b      	movge	r3, #43	@ 0x2b
 80065fe:	2909      	cmp	r1, #9
 8006600:	7002      	strb	r2, [r0, #0]
 8006602:	7043      	strb	r3, [r0, #1]
 8006604:	dd29      	ble.n	800665a <__exponent+0x68>
 8006606:	f10d 0307 	add.w	r3, sp, #7
 800660a:	461d      	mov	r5, r3
 800660c:	270a      	movs	r7, #10
 800660e:	461a      	mov	r2, r3
 8006610:	fbb1 f6f7 	udiv	r6, r1, r7
 8006614:	fb07 1416 	mls	r4, r7, r6, r1
 8006618:	3430      	adds	r4, #48	@ 0x30
 800661a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800661e:	460c      	mov	r4, r1
 8006620:	2c63      	cmp	r4, #99	@ 0x63
 8006622:	f103 33ff 	add.w	r3, r3, #4294967295
 8006626:	4631      	mov	r1, r6
 8006628:	dcf1      	bgt.n	800660e <__exponent+0x1c>
 800662a:	3130      	adds	r1, #48	@ 0x30
 800662c:	1e94      	subs	r4, r2, #2
 800662e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006632:	1c41      	adds	r1, r0, #1
 8006634:	4623      	mov	r3, r4
 8006636:	42ab      	cmp	r3, r5
 8006638:	d30a      	bcc.n	8006650 <__exponent+0x5e>
 800663a:	f10d 0309 	add.w	r3, sp, #9
 800663e:	1a9b      	subs	r3, r3, r2
 8006640:	42ac      	cmp	r4, r5
 8006642:	bf88      	it	hi
 8006644:	2300      	movhi	r3, #0
 8006646:	3302      	adds	r3, #2
 8006648:	4403      	add	r3, r0
 800664a:	1a18      	subs	r0, r3, r0
 800664c:	b003      	add	sp, #12
 800664e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006650:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006654:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006658:	e7ed      	b.n	8006636 <__exponent+0x44>
 800665a:	2330      	movs	r3, #48	@ 0x30
 800665c:	3130      	adds	r1, #48	@ 0x30
 800665e:	7083      	strb	r3, [r0, #2]
 8006660:	70c1      	strb	r1, [r0, #3]
 8006662:	1d03      	adds	r3, r0, #4
 8006664:	e7f1      	b.n	800664a <__exponent+0x58>
	...

08006668 <_printf_float>:
 8006668:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800666c:	b08d      	sub	sp, #52	@ 0x34
 800666e:	460c      	mov	r4, r1
 8006670:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8006674:	4616      	mov	r6, r2
 8006676:	461f      	mov	r7, r3
 8006678:	4605      	mov	r5, r0
 800667a:	f000 fd87 	bl	800718c <_localeconv_r>
 800667e:	6803      	ldr	r3, [r0, #0]
 8006680:	9304      	str	r3, [sp, #16]
 8006682:	4618      	mov	r0, r3
 8006684:	f7f9 fe0c 	bl	80002a0 <strlen>
 8006688:	2300      	movs	r3, #0
 800668a:	930a      	str	r3, [sp, #40]	@ 0x28
 800668c:	f8d8 3000 	ldr.w	r3, [r8]
 8006690:	9005      	str	r0, [sp, #20]
 8006692:	3307      	adds	r3, #7
 8006694:	f023 0307 	bic.w	r3, r3, #7
 8006698:	f103 0208 	add.w	r2, r3, #8
 800669c:	f894 a018 	ldrb.w	sl, [r4, #24]
 80066a0:	f8d4 b000 	ldr.w	fp, [r4]
 80066a4:	f8c8 2000 	str.w	r2, [r8]
 80066a8:	e9d3 8900 	ldrd	r8, r9, [r3]
 80066ac:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80066b0:	9307      	str	r3, [sp, #28]
 80066b2:	f8cd 8018 	str.w	r8, [sp, #24]
 80066b6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80066ba:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80066be:	4b9c      	ldr	r3, [pc, #624]	@ (8006930 <_printf_float+0x2c8>)
 80066c0:	f04f 32ff 	mov.w	r2, #4294967295
 80066c4:	f7fa fa4a 	bl	8000b5c <__aeabi_dcmpun>
 80066c8:	bb70      	cbnz	r0, 8006728 <_printf_float+0xc0>
 80066ca:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80066ce:	4b98      	ldr	r3, [pc, #608]	@ (8006930 <_printf_float+0x2c8>)
 80066d0:	f04f 32ff 	mov.w	r2, #4294967295
 80066d4:	f7fa fa24 	bl	8000b20 <__aeabi_dcmple>
 80066d8:	bb30      	cbnz	r0, 8006728 <_printf_float+0xc0>
 80066da:	2200      	movs	r2, #0
 80066dc:	2300      	movs	r3, #0
 80066de:	4640      	mov	r0, r8
 80066e0:	4649      	mov	r1, r9
 80066e2:	f7fa fa13 	bl	8000b0c <__aeabi_dcmplt>
 80066e6:	b110      	cbz	r0, 80066ee <_printf_float+0x86>
 80066e8:	232d      	movs	r3, #45	@ 0x2d
 80066ea:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80066ee:	4a91      	ldr	r2, [pc, #580]	@ (8006934 <_printf_float+0x2cc>)
 80066f0:	4b91      	ldr	r3, [pc, #580]	@ (8006938 <_printf_float+0x2d0>)
 80066f2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80066f6:	bf8c      	ite	hi
 80066f8:	4690      	movhi	r8, r2
 80066fa:	4698      	movls	r8, r3
 80066fc:	2303      	movs	r3, #3
 80066fe:	6123      	str	r3, [r4, #16]
 8006700:	f02b 0304 	bic.w	r3, fp, #4
 8006704:	6023      	str	r3, [r4, #0]
 8006706:	f04f 0900 	mov.w	r9, #0
 800670a:	9700      	str	r7, [sp, #0]
 800670c:	4633      	mov	r3, r6
 800670e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8006710:	4621      	mov	r1, r4
 8006712:	4628      	mov	r0, r5
 8006714:	f000 f9d2 	bl	8006abc <_printf_common>
 8006718:	3001      	adds	r0, #1
 800671a:	f040 808d 	bne.w	8006838 <_printf_float+0x1d0>
 800671e:	f04f 30ff 	mov.w	r0, #4294967295
 8006722:	b00d      	add	sp, #52	@ 0x34
 8006724:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006728:	4642      	mov	r2, r8
 800672a:	464b      	mov	r3, r9
 800672c:	4640      	mov	r0, r8
 800672e:	4649      	mov	r1, r9
 8006730:	f7fa fa14 	bl	8000b5c <__aeabi_dcmpun>
 8006734:	b140      	cbz	r0, 8006748 <_printf_float+0xe0>
 8006736:	464b      	mov	r3, r9
 8006738:	2b00      	cmp	r3, #0
 800673a:	bfbc      	itt	lt
 800673c:	232d      	movlt	r3, #45	@ 0x2d
 800673e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8006742:	4a7e      	ldr	r2, [pc, #504]	@ (800693c <_printf_float+0x2d4>)
 8006744:	4b7e      	ldr	r3, [pc, #504]	@ (8006940 <_printf_float+0x2d8>)
 8006746:	e7d4      	b.n	80066f2 <_printf_float+0x8a>
 8006748:	6863      	ldr	r3, [r4, #4]
 800674a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800674e:	9206      	str	r2, [sp, #24]
 8006750:	1c5a      	adds	r2, r3, #1
 8006752:	d13b      	bne.n	80067cc <_printf_float+0x164>
 8006754:	2306      	movs	r3, #6
 8006756:	6063      	str	r3, [r4, #4]
 8006758:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800675c:	2300      	movs	r3, #0
 800675e:	6022      	str	r2, [r4, #0]
 8006760:	9303      	str	r3, [sp, #12]
 8006762:	ab0a      	add	r3, sp, #40	@ 0x28
 8006764:	e9cd a301 	strd	sl, r3, [sp, #4]
 8006768:	ab09      	add	r3, sp, #36	@ 0x24
 800676a:	9300      	str	r3, [sp, #0]
 800676c:	6861      	ldr	r1, [r4, #4]
 800676e:	ec49 8b10 	vmov	d0, r8, r9
 8006772:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8006776:	4628      	mov	r0, r5
 8006778:	f7ff fed6 	bl	8006528 <__cvt>
 800677c:	9b06      	ldr	r3, [sp, #24]
 800677e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006780:	2b47      	cmp	r3, #71	@ 0x47
 8006782:	4680      	mov	r8, r0
 8006784:	d129      	bne.n	80067da <_printf_float+0x172>
 8006786:	1cc8      	adds	r0, r1, #3
 8006788:	db02      	blt.n	8006790 <_printf_float+0x128>
 800678a:	6863      	ldr	r3, [r4, #4]
 800678c:	4299      	cmp	r1, r3
 800678e:	dd41      	ble.n	8006814 <_printf_float+0x1ac>
 8006790:	f1aa 0a02 	sub.w	sl, sl, #2
 8006794:	fa5f fa8a 	uxtb.w	sl, sl
 8006798:	3901      	subs	r1, #1
 800679a:	4652      	mov	r2, sl
 800679c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80067a0:	9109      	str	r1, [sp, #36]	@ 0x24
 80067a2:	f7ff ff26 	bl	80065f2 <__exponent>
 80067a6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80067a8:	1813      	adds	r3, r2, r0
 80067aa:	2a01      	cmp	r2, #1
 80067ac:	4681      	mov	r9, r0
 80067ae:	6123      	str	r3, [r4, #16]
 80067b0:	dc02      	bgt.n	80067b8 <_printf_float+0x150>
 80067b2:	6822      	ldr	r2, [r4, #0]
 80067b4:	07d2      	lsls	r2, r2, #31
 80067b6:	d501      	bpl.n	80067bc <_printf_float+0x154>
 80067b8:	3301      	adds	r3, #1
 80067ba:	6123      	str	r3, [r4, #16]
 80067bc:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	d0a2      	beq.n	800670a <_printf_float+0xa2>
 80067c4:	232d      	movs	r3, #45	@ 0x2d
 80067c6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80067ca:	e79e      	b.n	800670a <_printf_float+0xa2>
 80067cc:	9a06      	ldr	r2, [sp, #24]
 80067ce:	2a47      	cmp	r2, #71	@ 0x47
 80067d0:	d1c2      	bne.n	8006758 <_printf_float+0xf0>
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d1c0      	bne.n	8006758 <_printf_float+0xf0>
 80067d6:	2301      	movs	r3, #1
 80067d8:	e7bd      	b.n	8006756 <_printf_float+0xee>
 80067da:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80067de:	d9db      	bls.n	8006798 <_printf_float+0x130>
 80067e0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80067e4:	d118      	bne.n	8006818 <_printf_float+0x1b0>
 80067e6:	2900      	cmp	r1, #0
 80067e8:	6863      	ldr	r3, [r4, #4]
 80067ea:	dd0b      	ble.n	8006804 <_printf_float+0x19c>
 80067ec:	6121      	str	r1, [r4, #16]
 80067ee:	b913      	cbnz	r3, 80067f6 <_printf_float+0x18e>
 80067f0:	6822      	ldr	r2, [r4, #0]
 80067f2:	07d0      	lsls	r0, r2, #31
 80067f4:	d502      	bpl.n	80067fc <_printf_float+0x194>
 80067f6:	3301      	adds	r3, #1
 80067f8:	440b      	add	r3, r1
 80067fa:	6123      	str	r3, [r4, #16]
 80067fc:	65a1      	str	r1, [r4, #88]	@ 0x58
 80067fe:	f04f 0900 	mov.w	r9, #0
 8006802:	e7db      	b.n	80067bc <_printf_float+0x154>
 8006804:	b913      	cbnz	r3, 800680c <_printf_float+0x1a4>
 8006806:	6822      	ldr	r2, [r4, #0]
 8006808:	07d2      	lsls	r2, r2, #31
 800680a:	d501      	bpl.n	8006810 <_printf_float+0x1a8>
 800680c:	3302      	adds	r3, #2
 800680e:	e7f4      	b.n	80067fa <_printf_float+0x192>
 8006810:	2301      	movs	r3, #1
 8006812:	e7f2      	b.n	80067fa <_printf_float+0x192>
 8006814:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006818:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800681a:	4299      	cmp	r1, r3
 800681c:	db05      	blt.n	800682a <_printf_float+0x1c2>
 800681e:	6823      	ldr	r3, [r4, #0]
 8006820:	6121      	str	r1, [r4, #16]
 8006822:	07d8      	lsls	r0, r3, #31
 8006824:	d5ea      	bpl.n	80067fc <_printf_float+0x194>
 8006826:	1c4b      	adds	r3, r1, #1
 8006828:	e7e7      	b.n	80067fa <_printf_float+0x192>
 800682a:	2900      	cmp	r1, #0
 800682c:	bfd4      	ite	le
 800682e:	f1c1 0202 	rsble	r2, r1, #2
 8006832:	2201      	movgt	r2, #1
 8006834:	4413      	add	r3, r2
 8006836:	e7e0      	b.n	80067fa <_printf_float+0x192>
 8006838:	6823      	ldr	r3, [r4, #0]
 800683a:	055a      	lsls	r2, r3, #21
 800683c:	d407      	bmi.n	800684e <_printf_float+0x1e6>
 800683e:	6923      	ldr	r3, [r4, #16]
 8006840:	4642      	mov	r2, r8
 8006842:	4631      	mov	r1, r6
 8006844:	4628      	mov	r0, r5
 8006846:	47b8      	blx	r7
 8006848:	3001      	adds	r0, #1
 800684a:	d12b      	bne.n	80068a4 <_printf_float+0x23c>
 800684c:	e767      	b.n	800671e <_printf_float+0xb6>
 800684e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006852:	f240 80dd 	bls.w	8006a10 <_printf_float+0x3a8>
 8006856:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800685a:	2200      	movs	r2, #0
 800685c:	2300      	movs	r3, #0
 800685e:	f7fa f94b 	bl	8000af8 <__aeabi_dcmpeq>
 8006862:	2800      	cmp	r0, #0
 8006864:	d033      	beq.n	80068ce <_printf_float+0x266>
 8006866:	4a37      	ldr	r2, [pc, #220]	@ (8006944 <_printf_float+0x2dc>)
 8006868:	2301      	movs	r3, #1
 800686a:	4631      	mov	r1, r6
 800686c:	4628      	mov	r0, r5
 800686e:	47b8      	blx	r7
 8006870:	3001      	adds	r0, #1
 8006872:	f43f af54 	beq.w	800671e <_printf_float+0xb6>
 8006876:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800687a:	4543      	cmp	r3, r8
 800687c:	db02      	blt.n	8006884 <_printf_float+0x21c>
 800687e:	6823      	ldr	r3, [r4, #0]
 8006880:	07d8      	lsls	r0, r3, #31
 8006882:	d50f      	bpl.n	80068a4 <_printf_float+0x23c>
 8006884:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006888:	4631      	mov	r1, r6
 800688a:	4628      	mov	r0, r5
 800688c:	47b8      	blx	r7
 800688e:	3001      	adds	r0, #1
 8006890:	f43f af45 	beq.w	800671e <_printf_float+0xb6>
 8006894:	f04f 0900 	mov.w	r9, #0
 8006898:	f108 38ff 	add.w	r8, r8, #4294967295
 800689c:	f104 0a1a 	add.w	sl, r4, #26
 80068a0:	45c8      	cmp	r8, r9
 80068a2:	dc09      	bgt.n	80068b8 <_printf_float+0x250>
 80068a4:	6823      	ldr	r3, [r4, #0]
 80068a6:	079b      	lsls	r3, r3, #30
 80068a8:	f100 8103 	bmi.w	8006ab2 <_printf_float+0x44a>
 80068ac:	68e0      	ldr	r0, [r4, #12]
 80068ae:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80068b0:	4298      	cmp	r0, r3
 80068b2:	bfb8      	it	lt
 80068b4:	4618      	movlt	r0, r3
 80068b6:	e734      	b.n	8006722 <_printf_float+0xba>
 80068b8:	2301      	movs	r3, #1
 80068ba:	4652      	mov	r2, sl
 80068bc:	4631      	mov	r1, r6
 80068be:	4628      	mov	r0, r5
 80068c0:	47b8      	blx	r7
 80068c2:	3001      	adds	r0, #1
 80068c4:	f43f af2b 	beq.w	800671e <_printf_float+0xb6>
 80068c8:	f109 0901 	add.w	r9, r9, #1
 80068cc:	e7e8      	b.n	80068a0 <_printf_float+0x238>
 80068ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	dc39      	bgt.n	8006948 <_printf_float+0x2e0>
 80068d4:	4a1b      	ldr	r2, [pc, #108]	@ (8006944 <_printf_float+0x2dc>)
 80068d6:	2301      	movs	r3, #1
 80068d8:	4631      	mov	r1, r6
 80068da:	4628      	mov	r0, r5
 80068dc:	47b8      	blx	r7
 80068de:	3001      	adds	r0, #1
 80068e0:	f43f af1d 	beq.w	800671e <_printf_float+0xb6>
 80068e4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80068e8:	ea59 0303 	orrs.w	r3, r9, r3
 80068ec:	d102      	bne.n	80068f4 <_printf_float+0x28c>
 80068ee:	6823      	ldr	r3, [r4, #0]
 80068f0:	07d9      	lsls	r1, r3, #31
 80068f2:	d5d7      	bpl.n	80068a4 <_printf_float+0x23c>
 80068f4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80068f8:	4631      	mov	r1, r6
 80068fa:	4628      	mov	r0, r5
 80068fc:	47b8      	blx	r7
 80068fe:	3001      	adds	r0, #1
 8006900:	f43f af0d 	beq.w	800671e <_printf_float+0xb6>
 8006904:	f04f 0a00 	mov.w	sl, #0
 8006908:	f104 0b1a 	add.w	fp, r4, #26
 800690c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800690e:	425b      	negs	r3, r3
 8006910:	4553      	cmp	r3, sl
 8006912:	dc01      	bgt.n	8006918 <_printf_float+0x2b0>
 8006914:	464b      	mov	r3, r9
 8006916:	e793      	b.n	8006840 <_printf_float+0x1d8>
 8006918:	2301      	movs	r3, #1
 800691a:	465a      	mov	r2, fp
 800691c:	4631      	mov	r1, r6
 800691e:	4628      	mov	r0, r5
 8006920:	47b8      	blx	r7
 8006922:	3001      	adds	r0, #1
 8006924:	f43f aefb 	beq.w	800671e <_printf_float+0xb6>
 8006928:	f10a 0a01 	add.w	sl, sl, #1
 800692c:	e7ee      	b.n	800690c <_printf_float+0x2a4>
 800692e:	bf00      	nop
 8006930:	7fefffff 	.word	0x7fefffff
 8006934:	0800984c 	.word	0x0800984c
 8006938:	08009848 	.word	0x08009848
 800693c:	08009854 	.word	0x08009854
 8006940:	08009850 	.word	0x08009850
 8006944:	08009858 	.word	0x08009858
 8006948:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800694a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800694e:	4553      	cmp	r3, sl
 8006950:	bfa8      	it	ge
 8006952:	4653      	movge	r3, sl
 8006954:	2b00      	cmp	r3, #0
 8006956:	4699      	mov	r9, r3
 8006958:	dc36      	bgt.n	80069c8 <_printf_float+0x360>
 800695a:	f04f 0b00 	mov.w	fp, #0
 800695e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006962:	f104 021a 	add.w	r2, r4, #26
 8006966:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006968:	9306      	str	r3, [sp, #24]
 800696a:	eba3 0309 	sub.w	r3, r3, r9
 800696e:	455b      	cmp	r3, fp
 8006970:	dc31      	bgt.n	80069d6 <_printf_float+0x36e>
 8006972:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006974:	459a      	cmp	sl, r3
 8006976:	dc3a      	bgt.n	80069ee <_printf_float+0x386>
 8006978:	6823      	ldr	r3, [r4, #0]
 800697a:	07da      	lsls	r2, r3, #31
 800697c:	d437      	bmi.n	80069ee <_printf_float+0x386>
 800697e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006980:	ebaa 0903 	sub.w	r9, sl, r3
 8006984:	9b06      	ldr	r3, [sp, #24]
 8006986:	ebaa 0303 	sub.w	r3, sl, r3
 800698a:	4599      	cmp	r9, r3
 800698c:	bfa8      	it	ge
 800698e:	4699      	movge	r9, r3
 8006990:	f1b9 0f00 	cmp.w	r9, #0
 8006994:	dc33      	bgt.n	80069fe <_printf_float+0x396>
 8006996:	f04f 0800 	mov.w	r8, #0
 800699a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800699e:	f104 0b1a 	add.w	fp, r4, #26
 80069a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80069a4:	ebaa 0303 	sub.w	r3, sl, r3
 80069a8:	eba3 0309 	sub.w	r3, r3, r9
 80069ac:	4543      	cmp	r3, r8
 80069ae:	f77f af79 	ble.w	80068a4 <_printf_float+0x23c>
 80069b2:	2301      	movs	r3, #1
 80069b4:	465a      	mov	r2, fp
 80069b6:	4631      	mov	r1, r6
 80069b8:	4628      	mov	r0, r5
 80069ba:	47b8      	blx	r7
 80069bc:	3001      	adds	r0, #1
 80069be:	f43f aeae 	beq.w	800671e <_printf_float+0xb6>
 80069c2:	f108 0801 	add.w	r8, r8, #1
 80069c6:	e7ec      	b.n	80069a2 <_printf_float+0x33a>
 80069c8:	4642      	mov	r2, r8
 80069ca:	4631      	mov	r1, r6
 80069cc:	4628      	mov	r0, r5
 80069ce:	47b8      	blx	r7
 80069d0:	3001      	adds	r0, #1
 80069d2:	d1c2      	bne.n	800695a <_printf_float+0x2f2>
 80069d4:	e6a3      	b.n	800671e <_printf_float+0xb6>
 80069d6:	2301      	movs	r3, #1
 80069d8:	4631      	mov	r1, r6
 80069da:	4628      	mov	r0, r5
 80069dc:	9206      	str	r2, [sp, #24]
 80069de:	47b8      	blx	r7
 80069e0:	3001      	adds	r0, #1
 80069e2:	f43f ae9c 	beq.w	800671e <_printf_float+0xb6>
 80069e6:	9a06      	ldr	r2, [sp, #24]
 80069e8:	f10b 0b01 	add.w	fp, fp, #1
 80069ec:	e7bb      	b.n	8006966 <_printf_float+0x2fe>
 80069ee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80069f2:	4631      	mov	r1, r6
 80069f4:	4628      	mov	r0, r5
 80069f6:	47b8      	blx	r7
 80069f8:	3001      	adds	r0, #1
 80069fa:	d1c0      	bne.n	800697e <_printf_float+0x316>
 80069fc:	e68f      	b.n	800671e <_printf_float+0xb6>
 80069fe:	9a06      	ldr	r2, [sp, #24]
 8006a00:	464b      	mov	r3, r9
 8006a02:	4442      	add	r2, r8
 8006a04:	4631      	mov	r1, r6
 8006a06:	4628      	mov	r0, r5
 8006a08:	47b8      	blx	r7
 8006a0a:	3001      	adds	r0, #1
 8006a0c:	d1c3      	bne.n	8006996 <_printf_float+0x32e>
 8006a0e:	e686      	b.n	800671e <_printf_float+0xb6>
 8006a10:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006a14:	f1ba 0f01 	cmp.w	sl, #1
 8006a18:	dc01      	bgt.n	8006a1e <_printf_float+0x3b6>
 8006a1a:	07db      	lsls	r3, r3, #31
 8006a1c:	d536      	bpl.n	8006a8c <_printf_float+0x424>
 8006a1e:	2301      	movs	r3, #1
 8006a20:	4642      	mov	r2, r8
 8006a22:	4631      	mov	r1, r6
 8006a24:	4628      	mov	r0, r5
 8006a26:	47b8      	blx	r7
 8006a28:	3001      	adds	r0, #1
 8006a2a:	f43f ae78 	beq.w	800671e <_printf_float+0xb6>
 8006a2e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006a32:	4631      	mov	r1, r6
 8006a34:	4628      	mov	r0, r5
 8006a36:	47b8      	blx	r7
 8006a38:	3001      	adds	r0, #1
 8006a3a:	f43f ae70 	beq.w	800671e <_printf_float+0xb6>
 8006a3e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006a42:	2200      	movs	r2, #0
 8006a44:	2300      	movs	r3, #0
 8006a46:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006a4a:	f7fa f855 	bl	8000af8 <__aeabi_dcmpeq>
 8006a4e:	b9c0      	cbnz	r0, 8006a82 <_printf_float+0x41a>
 8006a50:	4653      	mov	r3, sl
 8006a52:	f108 0201 	add.w	r2, r8, #1
 8006a56:	4631      	mov	r1, r6
 8006a58:	4628      	mov	r0, r5
 8006a5a:	47b8      	blx	r7
 8006a5c:	3001      	adds	r0, #1
 8006a5e:	d10c      	bne.n	8006a7a <_printf_float+0x412>
 8006a60:	e65d      	b.n	800671e <_printf_float+0xb6>
 8006a62:	2301      	movs	r3, #1
 8006a64:	465a      	mov	r2, fp
 8006a66:	4631      	mov	r1, r6
 8006a68:	4628      	mov	r0, r5
 8006a6a:	47b8      	blx	r7
 8006a6c:	3001      	adds	r0, #1
 8006a6e:	f43f ae56 	beq.w	800671e <_printf_float+0xb6>
 8006a72:	f108 0801 	add.w	r8, r8, #1
 8006a76:	45d0      	cmp	r8, sl
 8006a78:	dbf3      	blt.n	8006a62 <_printf_float+0x3fa>
 8006a7a:	464b      	mov	r3, r9
 8006a7c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006a80:	e6df      	b.n	8006842 <_printf_float+0x1da>
 8006a82:	f04f 0800 	mov.w	r8, #0
 8006a86:	f104 0b1a 	add.w	fp, r4, #26
 8006a8a:	e7f4      	b.n	8006a76 <_printf_float+0x40e>
 8006a8c:	2301      	movs	r3, #1
 8006a8e:	4642      	mov	r2, r8
 8006a90:	e7e1      	b.n	8006a56 <_printf_float+0x3ee>
 8006a92:	2301      	movs	r3, #1
 8006a94:	464a      	mov	r2, r9
 8006a96:	4631      	mov	r1, r6
 8006a98:	4628      	mov	r0, r5
 8006a9a:	47b8      	blx	r7
 8006a9c:	3001      	adds	r0, #1
 8006a9e:	f43f ae3e 	beq.w	800671e <_printf_float+0xb6>
 8006aa2:	f108 0801 	add.w	r8, r8, #1
 8006aa6:	68e3      	ldr	r3, [r4, #12]
 8006aa8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006aaa:	1a5b      	subs	r3, r3, r1
 8006aac:	4543      	cmp	r3, r8
 8006aae:	dcf0      	bgt.n	8006a92 <_printf_float+0x42a>
 8006ab0:	e6fc      	b.n	80068ac <_printf_float+0x244>
 8006ab2:	f04f 0800 	mov.w	r8, #0
 8006ab6:	f104 0919 	add.w	r9, r4, #25
 8006aba:	e7f4      	b.n	8006aa6 <_printf_float+0x43e>

08006abc <_printf_common>:
 8006abc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006ac0:	4616      	mov	r6, r2
 8006ac2:	4698      	mov	r8, r3
 8006ac4:	688a      	ldr	r2, [r1, #8]
 8006ac6:	690b      	ldr	r3, [r1, #16]
 8006ac8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006acc:	4293      	cmp	r3, r2
 8006ace:	bfb8      	it	lt
 8006ad0:	4613      	movlt	r3, r2
 8006ad2:	6033      	str	r3, [r6, #0]
 8006ad4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006ad8:	4607      	mov	r7, r0
 8006ada:	460c      	mov	r4, r1
 8006adc:	b10a      	cbz	r2, 8006ae2 <_printf_common+0x26>
 8006ade:	3301      	adds	r3, #1
 8006ae0:	6033      	str	r3, [r6, #0]
 8006ae2:	6823      	ldr	r3, [r4, #0]
 8006ae4:	0699      	lsls	r1, r3, #26
 8006ae6:	bf42      	ittt	mi
 8006ae8:	6833      	ldrmi	r3, [r6, #0]
 8006aea:	3302      	addmi	r3, #2
 8006aec:	6033      	strmi	r3, [r6, #0]
 8006aee:	6825      	ldr	r5, [r4, #0]
 8006af0:	f015 0506 	ands.w	r5, r5, #6
 8006af4:	d106      	bne.n	8006b04 <_printf_common+0x48>
 8006af6:	f104 0a19 	add.w	sl, r4, #25
 8006afa:	68e3      	ldr	r3, [r4, #12]
 8006afc:	6832      	ldr	r2, [r6, #0]
 8006afe:	1a9b      	subs	r3, r3, r2
 8006b00:	42ab      	cmp	r3, r5
 8006b02:	dc26      	bgt.n	8006b52 <_printf_common+0x96>
 8006b04:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006b08:	6822      	ldr	r2, [r4, #0]
 8006b0a:	3b00      	subs	r3, #0
 8006b0c:	bf18      	it	ne
 8006b0e:	2301      	movne	r3, #1
 8006b10:	0692      	lsls	r2, r2, #26
 8006b12:	d42b      	bmi.n	8006b6c <_printf_common+0xb0>
 8006b14:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006b18:	4641      	mov	r1, r8
 8006b1a:	4638      	mov	r0, r7
 8006b1c:	47c8      	blx	r9
 8006b1e:	3001      	adds	r0, #1
 8006b20:	d01e      	beq.n	8006b60 <_printf_common+0xa4>
 8006b22:	6823      	ldr	r3, [r4, #0]
 8006b24:	6922      	ldr	r2, [r4, #16]
 8006b26:	f003 0306 	and.w	r3, r3, #6
 8006b2a:	2b04      	cmp	r3, #4
 8006b2c:	bf02      	ittt	eq
 8006b2e:	68e5      	ldreq	r5, [r4, #12]
 8006b30:	6833      	ldreq	r3, [r6, #0]
 8006b32:	1aed      	subeq	r5, r5, r3
 8006b34:	68a3      	ldr	r3, [r4, #8]
 8006b36:	bf0c      	ite	eq
 8006b38:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006b3c:	2500      	movne	r5, #0
 8006b3e:	4293      	cmp	r3, r2
 8006b40:	bfc4      	itt	gt
 8006b42:	1a9b      	subgt	r3, r3, r2
 8006b44:	18ed      	addgt	r5, r5, r3
 8006b46:	2600      	movs	r6, #0
 8006b48:	341a      	adds	r4, #26
 8006b4a:	42b5      	cmp	r5, r6
 8006b4c:	d11a      	bne.n	8006b84 <_printf_common+0xc8>
 8006b4e:	2000      	movs	r0, #0
 8006b50:	e008      	b.n	8006b64 <_printf_common+0xa8>
 8006b52:	2301      	movs	r3, #1
 8006b54:	4652      	mov	r2, sl
 8006b56:	4641      	mov	r1, r8
 8006b58:	4638      	mov	r0, r7
 8006b5a:	47c8      	blx	r9
 8006b5c:	3001      	adds	r0, #1
 8006b5e:	d103      	bne.n	8006b68 <_printf_common+0xac>
 8006b60:	f04f 30ff 	mov.w	r0, #4294967295
 8006b64:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b68:	3501      	adds	r5, #1
 8006b6a:	e7c6      	b.n	8006afa <_printf_common+0x3e>
 8006b6c:	18e1      	adds	r1, r4, r3
 8006b6e:	1c5a      	adds	r2, r3, #1
 8006b70:	2030      	movs	r0, #48	@ 0x30
 8006b72:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006b76:	4422      	add	r2, r4
 8006b78:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006b7c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006b80:	3302      	adds	r3, #2
 8006b82:	e7c7      	b.n	8006b14 <_printf_common+0x58>
 8006b84:	2301      	movs	r3, #1
 8006b86:	4622      	mov	r2, r4
 8006b88:	4641      	mov	r1, r8
 8006b8a:	4638      	mov	r0, r7
 8006b8c:	47c8      	blx	r9
 8006b8e:	3001      	adds	r0, #1
 8006b90:	d0e6      	beq.n	8006b60 <_printf_common+0xa4>
 8006b92:	3601      	adds	r6, #1
 8006b94:	e7d9      	b.n	8006b4a <_printf_common+0x8e>
	...

08006b98 <_printf_i>:
 8006b98:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006b9c:	7e0f      	ldrb	r7, [r1, #24]
 8006b9e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006ba0:	2f78      	cmp	r7, #120	@ 0x78
 8006ba2:	4691      	mov	r9, r2
 8006ba4:	4680      	mov	r8, r0
 8006ba6:	460c      	mov	r4, r1
 8006ba8:	469a      	mov	sl, r3
 8006baa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006bae:	d807      	bhi.n	8006bc0 <_printf_i+0x28>
 8006bb0:	2f62      	cmp	r7, #98	@ 0x62
 8006bb2:	d80a      	bhi.n	8006bca <_printf_i+0x32>
 8006bb4:	2f00      	cmp	r7, #0
 8006bb6:	f000 80d1 	beq.w	8006d5c <_printf_i+0x1c4>
 8006bba:	2f58      	cmp	r7, #88	@ 0x58
 8006bbc:	f000 80b8 	beq.w	8006d30 <_printf_i+0x198>
 8006bc0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006bc4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006bc8:	e03a      	b.n	8006c40 <_printf_i+0xa8>
 8006bca:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006bce:	2b15      	cmp	r3, #21
 8006bd0:	d8f6      	bhi.n	8006bc0 <_printf_i+0x28>
 8006bd2:	a101      	add	r1, pc, #4	@ (adr r1, 8006bd8 <_printf_i+0x40>)
 8006bd4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006bd8:	08006c31 	.word	0x08006c31
 8006bdc:	08006c45 	.word	0x08006c45
 8006be0:	08006bc1 	.word	0x08006bc1
 8006be4:	08006bc1 	.word	0x08006bc1
 8006be8:	08006bc1 	.word	0x08006bc1
 8006bec:	08006bc1 	.word	0x08006bc1
 8006bf0:	08006c45 	.word	0x08006c45
 8006bf4:	08006bc1 	.word	0x08006bc1
 8006bf8:	08006bc1 	.word	0x08006bc1
 8006bfc:	08006bc1 	.word	0x08006bc1
 8006c00:	08006bc1 	.word	0x08006bc1
 8006c04:	08006d43 	.word	0x08006d43
 8006c08:	08006c6f 	.word	0x08006c6f
 8006c0c:	08006cfd 	.word	0x08006cfd
 8006c10:	08006bc1 	.word	0x08006bc1
 8006c14:	08006bc1 	.word	0x08006bc1
 8006c18:	08006d65 	.word	0x08006d65
 8006c1c:	08006bc1 	.word	0x08006bc1
 8006c20:	08006c6f 	.word	0x08006c6f
 8006c24:	08006bc1 	.word	0x08006bc1
 8006c28:	08006bc1 	.word	0x08006bc1
 8006c2c:	08006d05 	.word	0x08006d05
 8006c30:	6833      	ldr	r3, [r6, #0]
 8006c32:	1d1a      	adds	r2, r3, #4
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	6032      	str	r2, [r6, #0]
 8006c38:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006c3c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006c40:	2301      	movs	r3, #1
 8006c42:	e09c      	b.n	8006d7e <_printf_i+0x1e6>
 8006c44:	6833      	ldr	r3, [r6, #0]
 8006c46:	6820      	ldr	r0, [r4, #0]
 8006c48:	1d19      	adds	r1, r3, #4
 8006c4a:	6031      	str	r1, [r6, #0]
 8006c4c:	0606      	lsls	r6, r0, #24
 8006c4e:	d501      	bpl.n	8006c54 <_printf_i+0xbc>
 8006c50:	681d      	ldr	r5, [r3, #0]
 8006c52:	e003      	b.n	8006c5c <_printf_i+0xc4>
 8006c54:	0645      	lsls	r5, r0, #25
 8006c56:	d5fb      	bpl.n	8006c50 <_printf_i+0xb8>
 8006c58:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006c5c:	2d00      	cmp	r5, #0
 8006c5e:	da03      	bge.n	8006c68 <_printf_i+0xd0>
 8006c60:	232d      	movs	r3, #45	@ 0x2d
 8006c62:	426d      	negs	r5, r5
 8006c64:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006c68:	4858      	ldr	r0, [pc, #352]	@ (8006dcc <_printf_i+0x234>)
 8006c6a:	230a      	movs	r3, #10
 8006c6c:	e011      	b.n	8006c92 <_printf_i+0xfa>
 8006c6e:	6821      	ldr	r1, [r4, #0]
 8006c70:	6833      	ldr	r3, [r6, #0]
 8006c72:	0608      	lsls	r0, r1, #24
 8006c74:	f853 5b04 	ldr.w	r5, [r3], #4
 8006c78:	d402      	bmi.n	8006c80 <_printf_i+0xe8>
 8006c7a:	0649      	lsls	r1, r1, #25
 8006c7c:	bf48      	it	mi
 8006c7e:	b2ad      	uxthmi	r5, r5
 8006c80:	2f6f      	cmp	r7, #111	@ 0x6f
 8006c82:	4852      	ldr	r0, [pc, #328]	@ (8006dcc <_printf_i+0x234>)
 8006c84:	6033      	str	r3, [r6, #0]
 8006c86:	bf14      	ite	ne
 8006c88:	230a      	movne	r3, #10
 8006c8a:	2308      	moveq	r3, #8
 8006c8c:	2100      	movs	r1, #0
 8006c8e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006c92:	6866      	ldr	r6, [r4, #4]
 8006c94:	60a6      	str	r6, [r4, #8]
 8006c96:	2e00      	cmp	r6, #0
 8006c98:	db05      	blt.n	8006ca6 <_printf_i+0x10e>
 8006c9a:	6821      	ldr	r1, [r4, #0]
 8006c9c:	432e      	orrs	r6, r5
 8006c9e:	f021 0104 	bic.w	r1, r1, #4
 8006ca2:	6021      	str	r1, [r4, #0]
 8006ca4:	d04b      	beq.n	8006d3e <_printf_i+0x1a6>
 8006ca6:	4616      	mov	r6, r2
 8006ca8:	fbb5 f1f3 	udiv	r1, r5, r3
 8006cac:	fb03 5711 	mls	r7, r3, r1, r5
 8006cb0:	5dc7      	ldrb	r7, [r0, r7]
 8006cb2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006cb6:	462f      	mov	r7, r5
 8006cb8:	42bb      	cmp	r3, r7
 8006cba:	460d      	mov	r5, r1
 8006cbc:	d9f4      	bls.n	8006ca8 <_printf_i+0x110>
 8006cbe:	2b08      	cmp	r3, #8
 8006cc0:	d10b      	bne.n	8006cda <_printf_i+0x142>
 8006cc2:	6823      	ldr	r3, [r4, #0]
 8006cc4:	07df      	lsls	r7, r3, #31
 8006cc6:	d508      	bpl.n	8006cda <_printf_i+0x142>
 8006cc8:	6923      	ldr	r3, [r4, #16]
 8006cca:	6861      	ldr	r1, [r4, #4]
 8006ccc:	4299      	cmp	r1, r3
 8006cce:	bfde      	ittt	le
 8006cd0:	2330      	movle	r3, #48	@ 0x30
 8006cd2:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006cd6:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006cda:	1b92      	subs	r2, r2, r6
 8006cdc:	6122      	str	r2, [r4, #16]
 8006cde:	f8cd a000 	str.w	sl, [sp]
 8006ce2:	464b      	mov	r3, r9
 8006ce4:	aa03      	add	r2, sp, #12
 8006ce6:	4621      	mov	r1, r4
 8006ce8:	4640      	mov	r0, r8
 8006cea:	f7ff fee7 	bl	8006abc <_printf_common>
 8006cee:	3001      	adds	r0, #1
 8006cf0:	d14a      	bne.n	8006d88 <_printf_i+0x1f0>
 8006cf2:	f04f 30ff 	mov.w	r0, #4294967295
 8006cf6:	b004      	add	sp, #16
 8006cf8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006cfc:	6823      	ldr	r3, [r4, #0]
 8006cfe:	f043 0320 	orr.w	r3, r3, #32
 8006d02:	6023      	str	r3, [r4, #0]
 8006d04:	4832      	ldr	r0, [pc, #200]	@ (8006dd0 <_printf_i+0x238>)
 8006d06:	2778      	movs	r7, #120	@ 0x78
 8006d08:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006d0c:	6823      	ldr	r3, [r4, #0]
 8006d0e:	6831      	ldr	r1, [r6, #0]
 8006d10:	061f      	lsls	r7, r3, #24
 8006d12:	f851 5b04 	ldr.w	r5, [r1], #4
 8006d16:	d402      	bmi.n	8006d1e <_printf_i+0x186>
 8006d18:	065f      	lsls	r7, r3, #25
 8006d1a:	bf48      	it	mi
 8006d1c:	b2ad      	uxthmi	r5, r5
 8006d1e:	6031      	str	r1, [r6, #0]
 8006d20:	07d9      	lsls	r1, r3, #31
 8006d22:	bf44      	itt	mi
 8006d24:	f043 0320 	orrmi.w	r3, r3, #32
 8006d28:	6023      	strmi	r3, [r4, #0]
 8006d2a:	b11d      	cbz	r5, 8006d34 <_printf_i+0x19c>
 8006d2c:	2310      	movs	r3, #16
 8006d2e:	e7ad      	b.n	8006c8c <_printf_i+0xf4>
 8006d30:	4826      	ldr	r0, [pc, #152]	@ (8006dcc <_printf_i+0x234>)
 8006d32:	e7e9      	b.n	8006d08 <_printf_i+0x170>
 8006d34:	6823      	ldr	r3, [r4, #0]
 8006d36:	f023 0320 	bic.w	r3, r3, #32
 8006d3a:	6023      	str	r3, [r4, #0]
 8006d3c:	e7f6      	b.n	8006d2c <_printf_i+0x194>
 8006d3e:	4616      	mov	r6, r2
 8006d40:	e7bd      	b.n	8006cbe <_printf_i+0x126>
 8006d42:	6833      	ldr	r3, [r6, #0]
 8006d44:	6825      	ldr	r5, [r4, #0]
 8006d46:	6961      	ldr	r1, [r4, #20]
 8006d48:	1d18      	adds	r0, r3, #4
 8006d4a:	6030      	str	r0, [r6, #0]
 8006d4c:	062e      	lsls	r6, r5, #24
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	d501      	bpl.n	8006d56 <_printf_i+0x1be>
 8006d52:	6019      	str	r1, [r3, #0]
 8006d54:	e002      	b.n	8006d5c <_printf_i+0x1c4>
 8006d56:	0668      	lsls	r0, r5, #25
 8006d58:	d5fb      	bpl.n	8006d52 <_printf_i+0x1ba>
 8006d5a:	8019      	strh	r1, [r3, #0]
 8006d5c:	2300      	movs	r3, #0
 8006d5e:	6123      	str	r3, [r4, #16]
 8006d60:	4616      	mov	r6, r2
 8006d62:	e7bc      	b.n	8006cde <_printf_i+0x146>
 8006d64:	6833      	ldr	r3, [r6, #0]
 8006d66:	1d1a      	adds	r2, r3, #4
 8006d68:	6032      	str	r2, [r6, #0]
 8006d6a:	681e      	ldr	r6, [r3, #0]
 8006d6c:	6862      	ldr	r2, [r4, #4]
 8006d6e:	2100      	movs	r1, #0
 8006d70:	4630      	mov	r0, r6
 8006d72:	f7f9 fa45 	bl	8000200 <memchr>
 8006d76:	b108      	cbz	r0, 8006d7c <_printf_i+0x1e4>
 8006d78:	1b80      	subs	r0, r0, r6
 8006d7a:	6060      	str	r0, [r4, #4]
 8006d7c:	6863      	ldr	r3, [r4, #4]
 8006d7e:	6123      	str	r3, [r4, #16]
 8006d80:	2300      	movs	r3, #0
 8006d82:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006d86:	e7aa      	b.n	8006cde <_printf_i+0x146>
 8006d88:	6923      	ldr	r3, [r4, #16]
 8006d8a:	4632      	mov	r2, r6
 8006d8c:	4649      	mov	r1, r9
 8006d8e:	4640      	mov	r0, r8
 8006d90:	47d0      	blx	sl
 8006d92:	3001      	adds	r0, #1
 8006d94:	d0ad      	beq.n	8006cf2 <_printf_i+0x15a>
 8006d96:	6823      	ldr	r3, [r4, #0]
 8006d98:	079b      	lsls	r3, r3, #30
 8006d9a:	d413      	bmi.n	8006dc4 <_printf_i+0x22c>
 8006d9c:	68e0      	ldr	r0, [r4, #12]
 8006d9e:	9b03      	ldr	r3, [sp, #12]
 8006da0:	4298      	cmp	r0, r3
 8006da2:	bfb8      	it	lt
 8006da4:	4618      	movlt	r0, r3
 8006da6:	e7a6      	b.n	8006cf6 <_printf_i+0x15e>
 8006da8:	2301      	movs	r3, #1
 8006daa:	4632      	mov	r2, r6
 8006dac:	4649      	mov	r1, r9
 8006dae:	4640      	mov	r0, r8
 8006db0:	47d0      	blx	sl
 8006db2:	3001      	adds	r0, #1
 8006db4:	d09d      	beq.n	8006cf2 <_printf_i+0x15a>
 8006db6:	3501      	adds	r5, #1
 8006db8:	68e3      	ldr	r3, [r4, #12]
 8006dba:	9903      	ldr	r1, [sp, #12]
 8006dbc:	1a5b      	subs	r3, r3, r1
 8006dbe:	42ab      	cmp	r3, r5
 8006dc0:	dcf2      	bgt.n	8006da8 <_printf_i+0x210>
 8006dc2:	e7eb      	b.n	8006d9c <_printf_i+0x204>
 8006dc4:	2500      	movs	r5, #0
 8006dc6:	f104 0619 	add.w	r6, r4, #25
 8006dca:	e7f5      	b.n	8006db8 <_printf_i+0x220>
 8006dcc:	0800985a 	.word	0x0800985a
 8006dd0:	0800986b 	.word	0x0800986b

08006dd4 <std>:
 8006dd4:	2300      	movs	r3, #0
 8006dd6:	b510      	push	{r4, lr}
 8006dd8:	4604      	mov	r4, r0
 8006dda:	e9c0 3300 	strd	r3, r3, [r0]
 8006dde:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006de2:	6083      	str	r3, [r0, #8]
 8006de4:	8181      	strh	r1, [r0, #12]
 8006de6:	6643      	str	r3, [r0, #100]	@ 0x64
 8006de8:	81c2      	strh	r2, [r0, #14]
 8006dea:	6183      	str	r3, [r0, #24]
 8006dec:	4619      	mov	r1, r3
 8006dee:	2208      	movs	r2, #8
 8006df0:	305c      	adds	r0, #92	@ 0x5c
 8006df2:	f000 f967 	bl	80070c4 <memset>
 8006df6:	4b0d      	ldr	r3, [pc, #52]	@ (8006e2c <std+0x58>)
 8006df8:	6263      	str	r3, [r4, #36]	@ 0x24
 8006dfa:	4b0d      	ldr	r3, [pc, #52]	@ (8006e30 <std+0x5c>)
 8006dfc:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006dfe:	4b0d      	ldr	r3, [pc, #52]	@ (8006e34 <std+0x60>)
 8006e00:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006e02:	4b0d      	ldr	r3, [pc, #52]	@ (8006e38 <std+0x64>)
 8006e04:	6323      	str	r3, [r4, #48]	@ 0x30
 8006e06:	4b0d      	ldr	r3, [pc, #52]	@ (8006e3c <std+0x68>)
 8006e08:	6224      	str	r4, [r4, #32]
 8006e0a:	429c      	cmp	r4, r3
 8006e0c:	d006      	beq.n	8006e1c <std+0x48>
 8006e0e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006e12:	4294      	cmp	r4, r2
 8006e14:	d002      	beq.n	8006e1c <std+0x48>
 8006e16:	33d0      	adds	r3, #208	@ 0xd0
 8006e18:	429c      	cmp	r4, r3
 8006e1a:	d105      	bne.n	8006e28 <std+0x54>
 8006e1c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006e20:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006e24:	f000 ba26 	b.w	8007274 <__retarget_lock_init_recursive>
 8006e28:	bd10      	pop	{r4, pc}
 8006e2a:	bf00      	nop
 8006e2c:	08006fc5 	.word	0x08006fc5
 8006e30:	08006fe7 	.word	0x08006fe7
 8006e34:	0800701f 	.word	0x0800701f
 8006e38:	08007043 	.word	0x08007043
 8006e3c:	200004e8 	.word	0x200004e8

08006e40 <stdio_exit_handler>:
 8006e40:	4a02      	ldr	r2, [pc, #8]	@ (8006e4c <stdio_exit_handler+0xc>)
 8006e42:	4903      	ldr	r1, [pc, #12]	@ (8006e50 <stdio_exit_handler+0x10>)
 8006e44:	4803      	ldr	r0, [pc, #12]	@ (8006e54 <stdio_exit_handler+0x14>)
 8006e46:	f000 b869 	b.w	8006f1c <_fwalk_sglue>
 8006e4a:	bf00      	nop
 8006e4c:	2000004c 	.word	0x2000004c
 8006e50:	08008c15 	.word	0x08008c15
 8006e54:	2000005c 	.word	0x2000005c

08006e58 <cleanup_stdio>:
 8006e58:	6841      	ldr	r1, [r0, #4]
 8006e5a:	4b0c      	ldr	r3, [pc, #48]	@ (8006e8c <cleanup_stdio+0x34>)
 8006e5c:	4299      	cmp	r1, r3
 8006e5e:	b510      	push	{r4, lr}
 8006e60:	4604      	mov	r4, r0
 8006e62:	d001      	beq.n	8006e68 <cleanup_stdio+0x10>
 8006e64:	f001 fed6 	bl	8008c14 <_fflush_r>
 8006e68:	68a1      	ldr	r1, [r4, #8]
 8006e6a:	4b09      	ldr	r3, [pc, #36]	@ (8006e90 <cleanup_stdio+0x38>)
 8006e6c:	4299      	cmp	r1, r3
 8006e6e:	d002      	beq.n	8006e76 <cleanup_stdio+0x1e>
 8006e70:	4620      	mov	r0, r4
 8006e72:	f001 fecf 	bl	8008c14 <_fflush_r>
 8006e76:	68e1      	ldr	r1, [r4, #12]
 8006e78:	4b06      	ldr	r3, [pc, #24]	@ (8006e94 <cleanup_stdio+0x3c>)
 8006e7a:	4299      	cmp	r1, r3
 8006e7c:	d004      	beq.n	8006e88 <cleanup_stdio+0x30>
 8006e7e:	4620      	mov	r0, r4
 8006e80:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006e84:	f001 bec6 	b.w	8008c14 <_fflush_r>
 8006e88:	bd10      	pop	{r4, pc}
 8006e8a:	bf00      	nop
 8006e8c:	200004e8 	.word	0x200004e8
 8006e90:	20000550 	.word	0x20000550
 8006e94:	200005b8 	.word	0x200005b8

08006e98 <global_stdio_init.part.0>:
 8006e98:	b510      	push	{r4, lr}
 8006e9a:	4b0b      	ldr	r3, [pc, #44]	@ (8006ec8 <global_stdio_init.part.0+0x30>)
 8006e9c:	4c0b      	ldr	r4, [pc, #44]	@ (8006ecc <global_stdio_init.part.0+0x34>)
 8006e9e:	4a0c      	ldr	r2, [pc, #48]	@ (8006ed0 <global_stdio_init.part.0+0x38>)
 8006ea0:	601a      	str	r2, [r3, #0]
 8006ea2:	4620      	mov	r0, r4
 8006ea4:	2200      	movs	r2, #0
 8006ea6:	2104      	movs	r1, #4
 8006ea8:	f7ff ff94 	bl	8006dd4 <std>
 8006eac:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006eb0:	2201      	movs	r2, #1
 8006eb2:	2109      	movs	r1, #9
 8006eb4:	f7ff ff8e 	bl	8006dd4 <std>
 8006eb8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006ebc:	2202      	movs	r2, #2
 8006ebe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006ec2:	2112      	movs	r1, #18
 8006ec4:	f7ff bf86 	b.w	8006dd4 <std>
 8006ec8:	20000620 	.word	0x20000620
 8006ecc:	200004e8 	.word	0x200004e8
 8006ed0:	08006e41 	.word	0x08006e41

08006ed4 <__sfp_lock_acquire>:
 8006ed4:	4801      	ldr	r0, [pc, #4]	@ (8006edc <__sfp_lock_acquire+0x8>)
 8006ed6:	f000 b9ce 	b.w	8007276 <__retarget_lock_acquire_recursive>
 8006eda:	bf00      	nop
 8006edc:	20000629 	.word	0x20000629

08006ee0 <__sfp_lock_release>:
 8006ee0:	4801      	ldr	r0, [pc, #4]	@ (8006ee8 <__sfp_lock_release+0x8>)
 8006ee2:	f000 b9c9 	b.w	8007278 <__retarget_lock_release_recursive>
 8006ee6:	bf00      	nop
 8006ee8:	20000629 	.word	0x20000629

08006eec <__sinit>:
 8006eec:	b510      	push	{r4, lr}
 8006eee:	4604      	mov	r4, r0
 8006ef0:	f7ff fff0 	bl	8006ed4 <__sfp_lock_acquire>
 8006ef4:	6a23      	ldr	r3, [r4, #32]
 8006ef6:	b11b      	cbz	r3, 8006f00 <__sinit+0x14>
 8006ef8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006efc:	f7ff bff0 	b.w	8006ee0 <__sfp_lock_release>
 8006f00:	4b04      	ldr	r3, [pc, #16]	@ (8006f14 <__sinit+0x28>)
 8006f02:	6223      	str	r3, [r4, #32]
 8006f04:	4b04      	ldr	r3, [pc, #16]	@ (8006f18 <__sinit+0x2c>)
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	d1f5      	bne.n	8006ef8 <__sinit+0xc>
 8006f0c:	f7ff ffc4 	bl	8006e98 <global_stdio_init.part.0>
 8006f10:	e7f2      	b.n	8006ef8 <__sinit+0xc>
 8006f12:	bf00      	nop
 8006f14:	08006e59 	.word	0x08006e59
 8006f18:	20000620 	.word	0x20000620

08006f1c <_fwalk_sglue>:
 8006f1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006f20:	4607      	mov	r7, r0
 8006f22:	4688      	mov	r8, r1
 8006f24:	4614      	mov	r4, r2
 8006f26:	2600      	movs	r6, #0
 8006f28:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006f2c:	f1b9 0901 	subs.w	r9, r9, #1
 8006f30:	d505      	bpl.n	8006f3e <_fwalk_sglue+0x22>
 8006f32:	6824      	ldr	r4, [r4, #0]
 8006f34:	2c00      	cmp	r4, #0
 8006f36:	d1f7      	bne.n	8006f28 <_fwalk_sglue+0xc>
 8006f38:	4630      	mov	r0, r6
 8006f3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006f3e:	89ab      	ldrh	r3, [r5, #12]
 8006f40:	2b01      	cmp	r3, #1
 8006f42:	d907      	bls.n	8006f54 <_fwalk_sglue+0x38>
 8006f44:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006f48:	3301      	adds	r3, #1
 8006f4a:	d003      	beq.n	8006f54 <_fwalk_sglue+0x38>
 8006f4c:	4629      	mov	r1, r5
 8006f4e:	4638      	mov	r0, r7
 8006f50:	47c0      	blx	r8
 8006f52:	4306      	orrs	r6, r0
 8006f54:	3568      	adds	r5, #104	@ 0x68
 8006f56:	e7e9      	b.n	8006f2c <_fwalk_sglue+0x10>

08006f58 <sniprintf>:
 8006f58:	b40c      	push	{r2, r3}
 8006f5a:	b530      	push	{r4, r5, lr}
 8006f5c:	4b18      	ldr	r3, [pc, #96]	@ (8006fc0 <sniprintf+0x68>)
 8006f5e:	1e0c      	subs	r4, r1, #0
 8006f60:	681d      	ldr	r5, [r3, #0]
 8006f62:	b09d      	sub	sp, #116	@ 0x74
 8006f64:	da08      	bge.n	8006f78 <sniprintf+0x20>
 8006f66:	238b      	movs	r3, #139	@ 0x8b
 8006f68:	602b      	str	r3, [r5, #0]
 8006f6a:	f04f 30ff 	mov.w	r0, #4294967295
 8006f6e:	b01d      	add	sp, #116	@ 0x74
 8006f70:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006f74:	b002      	add	sp, #8
 8006f76:	4770      	bx	lr
 8006f78:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8006f7c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8006f80:	f04f 0300 	mov.w	r3, #0
 8006f84:	931b      	str	r3, [sp, #108]	@ 0x6c
 8006f86:	bf14      	ite	ne
 8006f88:	f104 33ff 	addne.w	r3, r4, #4294967295
 8006f8c:	4623      	moveq	r3, r4
 8006f8e:	9304      	str	r3, [sp, #16]
 8006f90:	9307      	str	r3, [sp, #28]
 8006f92:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8006f96:	9002      	str	r0, [sp, #8]
 8006f98:	9006      	str	r0, [sp, #24]
 8006f9a:	f8ad 3016 	strh.w	r3, [sp, #22]
 8006f9e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8006fa0:	ab21      	add	r3, sp, #132	@ 0x84
 8006fa2:	a902      	add	r1, sp, #8
 8006fa4:	4628      	mov	r0, r5
 8006fa6:	9301      	str	r3, [sp, #4]
 8006fa8:	f001 fcb4 	bl	8008914 <_svfiprintf_r>
 8006fac:	1c43      	adds	r3, r0, #1
 8006fae:	bfbc      	itt	lt
 8006fb0:	238b      	movlt	r3, #139	@ 0x8b
 8006fb2:	602b      	strlt	r3, [r5, #0]
 8006fb4:	2c00      	cmp	r4, #0
 8006fb6:	d0da      	beq.n	8006f6e <sniprintf+0x16>
 8006fb8:	9b02      	ldr	r3, [sp, #8]
 8006fba:	2200      	movs	r2, #0
 8006fbc:	701a      	strb	r2, [r3, #0]
 8006fbe:	e7d6      	b.n	8006f6e <sniprintf+0x16>
 8006fc0:	20000058 	.word	0x20000058

08006fc4 <__sread>:
 8006fc4:	b510      	push	{r4, lr}
 8006fc6:	460c      	mov	r4, r1
 8006fc8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006fcc:	f000 f904 	bl	80071d8 <_read_r>
 8006fd0:	2800      	cmp	r0, #0
 8006fd2:	bfab      	itete	ge
 8006fd4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006fd6:	89a3      	ldrhlt	r3, [r4, #12]
 8006fd8:	181b      	addge	r3, r3, r0
 8006fda:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006fde:	bfac      	ite	ge
 8006fe0:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006fe2:	81a3      	strhlt	r3, [r4, #12]
 8006fe4:	bd10      	pop	{r4, pc}

08006fe6 <__swrite>:
 8006fe6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006fea:	461f      	mov	r7, r3
 8006fec:	898b      	ldrh	r3, [r1, #12]
 8006fee:	05db      	lsls	r3, r3, #23
 8006ff0:	4605      	mov	r5, r0
 8006ff2:	460c      	mov	r4, r1
 8006ff4:	4616      	mov	r6, r2
 8006ff6:	d505      	bpl.n	8007004 <__swrite+0x1e>
 8006ff8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006ffc:	2302      	movs	r3, #2
 8006ffe:	2200      	movs	r2, #0
 8007000:	f000 f8d8 	bl	80071b4 <_lseek_r>
 8007004:	89a3      	ldrh	r3, [r4, #12]
 8007006:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800700a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800700e:	81a3      	strh	r3, [r4, #12]
 8007010:	4632      	mov	r2, r6
 8007012:	463b      	mov	r3, r7
 8007014:	4628      	mov	r0, r5
 8007016:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800701a:	f000 b8ef 	b.w	80071fc <_write_r>

0800701e <__sseek>:
 800701e:	b510      	push	{r4, lr}
 8007020:	460c      	mov	r4, r1
 8007022:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007026:	f000 f8c5 	bl	80071b4 <_lseek_r>
 800702a:	1c43      	adds	r3, r0, #1
 800702c:	89a3      	ldrh	r3, [r4, #12]
 800702e:	bf15      	itete	ne
 8007030:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007032:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007036:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800703a:	81a3      	strheq	r3, [r4, #12]
 800703c:	bf18      	it	ne
 800703e:	81a3      	strhne	r3, [r4, #12]
 8007040:	bd10      	pop	{r4, pc}

08007042 <__sclose>:
 8007042:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007046:	f000 b8a5 	b.w	8007194 <_close_r>

0800704a <_vsniprintf_r>:
 800704a:	b530      	push	{r4, r5, lr}
 800704c:	4614      	mov	r4, r2
 800704e:	2c00      	cmp	r4, #0
 8007050:	b09b      	sub	sp, #108	@ 0x6c
 8007052:	4605      	mov	r5, r0
 8007054:	461a      	mov	r2, r3
 8007056:	da05      	bge.n	8007064 <_vsniprintf_r+0x1a>
 8007058:	238b      	movs	r3, #139	@ 0x8b
 800705a:	6003      	str	r3, [r0, #0]
 800705c:	f04f 30ff 	mov.w	r0, #4294967295
 8007060:	b01b      	add	sp, #108	@ 0x6c
 8007062:	bd30      	pop	{r4, r5, pc}
 8007064:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8007068:	f8ad 300c 	strh.w	r3, [sp, #12]
 800706c:	f04f 0300 	mov.w	r3, #0
 8007070:	9319      	str	r3, [sp, #100]	@ 0x64
 8007072:	bf14      	ite	ne
 8007074:	f104 33ff 	addne.w	r3, r4, #4294967295
 8007078:	4623      	moveq	r3, r4
 800707a:	9302      	str	r3, [sp, #8]
 800707c:	9305      	str	r3, [sp, #20]
 800707e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8007082:	9100      	str	r1, [sp, #0]
 8007084:	9104      	str	r1, [sp, #16]
 8007086:	f8ad 300e 	strh.w	r3, [sp, #14]
 800708a:	4669      	mov	r1, sp
 800708c:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800708e:	f001 fc41 	bl	8008914 <_svfiprintf_r>
 8007092:	1c43      	adds	r3, r0, #1
 8007094:	bfbc      	itt	lt
 8007096:	238b      	movlt	r3, #139	@ 0x8b
 8007098:	602b      	strlt	r3, [r5, #0]
 800709a:	2c00      	cmp	r4, #0
 800709c:	d0e0      	beq.n	8007060 <_vsniprintf_r+0x16>
 800709e:	9b00      	ldr	r3, [sp, #0]
 80070a0:	2200      	movs	r2, #0
 80070a2:	701a      	strb	r2, [r3, #0]
 80070a4:	e7dc      	b.n	8007060 <_vsniprintf_r+0x16>
	...

080070a8 <vsniprintf>:
 80070a8:	b507      	push	{r0, r1, r2, lr}
 80070aa:	9300      	str	r3, [sp, #0]
 80070ac:	4613      	mov	r3, r2
 80070ae:	460a      	mov	r2, r1
 80070b0:	4601      	mov	r1, r0
 80070b2:	4803      	ldr	r0, [pc, #12]	@ (80070c0 <vsniprintf+0x18>)
 80070b4:	6800      	ldr	r0, [r0, #0]
 80070b6:	f7ff ffc8 	bl	800704a <_vsniprintf_r>
 80070ba:	b003      	add	sp, #12
 80070bc:	f85d fb04 	ldr.w	pc, [sp], #4
 80070c0:	20000058 	.word	0x20000058

080070c4 <memset>:
 80070c4:	4402      	add	r2, r0
 80070c6:	4603      	mov	r3, r0
 80070c8:	4293      	cmp	r3, r2
 80070ca:	d100      	bne.n	80070ce <memset+0xa>
 80070cc:	4770      	bx	lr
 80070ce:	f803 1b01 	strb.w	r1, [r3], #1
 80070d2:	e7f9      	b.n	80070c8 <memset+0x4>

080070d4 <strtok>:
 80070d4:	4b16      	ldr	r3, [pc, #88]	@ (8007130 <strtok+0x5c>)
 80070d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80070da:	681f      	ldr	r7, [r3, #0]
 80070dc:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 80070de:	4605      	mov	r5, r0
 80070e0:	460e      	mov	r6, r1
 80070e2:	b9ec      	cbnz	r4, 8007120 <strtok+0x4c>
 80070e4:	2050      	movs	r0, #80	@ 0x50
 80070e6:	f000 ff89 	bl	8007ffc <malloc>
 80070ea:	4602      	mov	r2, r0
 80070ec:	6478      	str	r0, [r7, #68]	@ 0x44
 80070ee:	b920      	cbnz	r0, 80070fa <strtok+0x26>
 80070f0:	4b10      	ldr	r3, [pc, #64]	@ (8007134 <strtok+0x60>)
 80070f2:	4811      	ldr	r0, [pc, #68]	@ (8007138 <strtok+0x64>)
 80070f4:	215b      	movs	r1, #91	@ 0x5b
 80070f6:	f000 f8c1 	bl	800727c <__assert_func>
 80070fa:	e9c0 4400 	strd	r4, r4, [r0]
 80070fe:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8007102:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8007106:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 800710a:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 800710e:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 8007112:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 8007116:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 800711a:	6184      	str	r4, [r0, #24]
 800711c:	7704      	strb	r4, [r0, #28]
 800711e:	6244      	str	r4, [r0, #36]	@ 0x24
 8007120:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007122:	4631      	mov	r1, r6
 8007124:	4628      	mov	r0, r5
 8007126:	2301      	movs	r3, #1
 8007128:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800712c:	f000 b806 	b.w	800713c <__strtok_r>
 8007130:	20000058 	.word	0x20000058
 8007134:	0800987c 	.word	0x0800987c
 8007138:	08009893 	.word	0x08009893

0800713c <__strtok_r>:
 800713c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800713e:	4604      	mov	r4, r0
 8007140:	b908      	cbnz	r0, 8007146 <__strtok_r+0xa>
 8007142:	6814      	ldr	r4, [r2, #0]
 8007144:	b144      	cbz	r4, 8007158 <__strtok_r+0x1c>
 8007146:	4620      	mov	r0, r4
 8007148:	f814 5b01 	ldrb.w	r5, [r4], #1
 800714c:	460f      	mov	r7, r1
 800714e:	f817 6b01 	ldrb.w	r6, [r7], #1
 8007152:	b91e      	cbnz	r6, 800715c <__strtok_r+0x20>
 8007154:	b965      	cbnz	r5, 8007170 <__strtok_r+0x34>
 8007156:	6015      	str	r5, [r2, #0]
 8007158:	2000      	movs	r0, #0
 800715a:	e005      	b.n	8007168 <__strtok_r+0x2c>
 800715c:	42b5      	cmp	r5, r6
 800715e:	d1f6      	bne.n	800714e <__strtok_r+0x12>
 8007160:	2b00      	cmp	r3, #0
 8007162:	d1f0      	bne.n	8007146 <__strtok_r+0xa>
 8007164:	6014      	str	r4, [r2, #0]
 8007166:	7003      	strb	r3, [r0, #0]
 8007168:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800716a:	461c      	mov	r4, r3
 800716c:	e00c      	b.n	8007188 <__strtok_r+0x4c>
 800716e:	b91d      	cbnz	r5, 8007178 <__strtok_r+0x3c>
 8007170:	4627      	mov	r7, r4
 8007172:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007176:	460e      	mov	r6, r1
 8007178:	f816 5b01 	ldrb.w	r5, [r6], #1
 800717c:	42ab      	cmp	r3, r5
 800717e:	d1f6      	bne.n	800716e <__strtok_r+0x32>
 8007180:	2b00      	cmp	r3, #0
 8007182:	d0f2      	beq.n	800716a <__strtok_r+0x2e>
 8007184:	2300      	movs	r3, #0
 8007186:	703b      	strb	r3, [r7, #0]
 8007188:	6014      	str	r4, [r2, #0]
 800718a:	e7ed      	b.n	8007168 <__strtok_r+0x2c>

0800718c <_localeconv_r>:
 800718c:	4800      	ldr	r0, [pc, #0]	@ (8007190 <_localeconv_r+0x4>)
 800718e:	4770      	bx	lr
 8007190:	20000198 	.word	0x20000198

08007194 <_close_r>:
 8007194:	b538      	push	{r3, r4, r5, lr}
 8007196:	4d06      	ldr	r5, [pc, #24]	@ (80071b0 <_close_r+0x1c>)
 8007198:	2300      	movs	r3, #0
 800719a:	4604      	mov	r4, r0
 800719c:	4608      	mov	r0, r1
 800719e:	602b      	str	r3, [r5, #0]
 80071a0:	f7fa ffec 	bl	800217c <_close>
 80071a4:	1c43      	adds	r3, r0, #1
 80071a6:	d102      	bne.n	80071ae <_close_r+0x1a>
 80071a8:	682b      	ldr	r3, [r5, #0]
 80071aa:	b103      	cbz	r3, 80071ae <_close_r+0x1a>
 80071ac:	6023      	str	r3, [r4, #0]
 80071ae:	bd38      	pop	{r3, r4, r5, pc}
 80071b0:	20000624 	.word	0x20000624

080071b4 <_lseek_r>:
 80071b4:	b538      	push	{r3, r4, r5, lr}
 80071b6:	4d07      	ldr	r5, [pc, #28]	@ (80071d4 <_lseek_r+0x20>)
 80071b8:	4604      	mov	r4, r0
 80071ba:	4608      	mov	r0, r1
 80071bc:	4611      	mov	r1, r2
 80071be:	2200      	movs	r2, #0
 80071c0:	602a      	str	r2, [r5, #0]
 80071c2:	461a      	mov	r2, r3
 80071c4:	f7fb f801 	bl	80021ca <_lseek>
 80071c8:	1c43      	adds	r3, r0, #1
 80071ca:	d102      	bne.n	80071d2 <_lseek_r+0x1e>
 80071cc:	682b      	ldr	r3, [r5, #0]
 80071ce:	b103      	cbz	r3, 80071d2 <_lseek_r+0x1e>
 80071d0:	6023      	str	r3, [r4, #0]
 80071d2:	bd38      	pop	{r3, r4, r5, pc}
 80071d4:	20000624 	.word	0x20000624

080071d8 <_read_r>:
 80071d8:	b538      	push	{r3, r4, r5, lr}
 80071da:	4d07      	ldr	r5, [pc, #28]	@ (80071f8 <_read_r+0x20>)
 80071dc:	4604      	mov	r4, r0
 80071de:	4608      	mov	r0, r1
 80071e0:	4611      	mov	r1, r2
 80071e2:	2200      	movs	r2, #0
 80071e4:	602a      	str	r2, [r5, #0]
 80071e6:	461a      	mov	r2, r3
 80071e8:	f7fa ff8f 	bl	800210a <_read>
 80071ec:	1c43      	adds	r3, r0, #1
 80071ee:	d102      	bne.n	80071f6 <_read_r+0x1e>
 80071f0:	682b      	ldr	r3, [r5, #0]
 80071f2:	b103      	cbz	r3, 80071f6 <_read_r+0x1e>
 80071f4:	6023      	str	r3, [r4, #0]
 80071f6:	bd38      	pop	{r3, r4, r5, pc}
 80071f8:	20000624 	.word	0x20000624

080071fc <_write_r>:
 80071fc:	b538      	push	{r3, r4, r5, lr}
 80071fe:	4d07      	ldr	r5, [pc, #28]	@ (800721c <_write_r+0x20>)
 8007200:	4604      	mov	r4, r0
 8007202:	4608      	mov	r0, r1
 8007204:	4611      	mov	r1, r2
 8007206:	2200      	movs	r2, #0
 8007208:	602a      	str	r2, [r5, #0]
 800720a:	461a      	mov	r2, r3
 800720c:	f7fa ff9a 	bl	8002144 <_write>
 8007210:	1c43      	adds	r3, r0, #1
 8007212:	d102      	bne.n	800721a <_write_r+0x1e>
 8007214:	682b      	ldr	r3, [r5, #0]
 8007216:	b103      	cbz	r3, 800721a <_write_r+0x1e>
 8007218:	6023      	str	r3, [r4, #0]
 800721a:	bd38      	pop	{r3, r4, r5, pc}
 800721c:	20000624 	.word	0x20000624

08007220 <__errno>:
 8007220:	4b01      	ldr	r3, [pc, #4]	@ (8007228 <__errno+0x8>)
 8007222:	6818      	ldr	r0, [r3, #0]
 8007224:	4770      	bx	lr
 8007226:	bf00      	nop
 8007228:	20000058 	.word	0x20000058

0800722c <__libc_init_array>:
 800722c:	b570      	push	{r4, r5, r6, lr}
 800722e:	4d0d      	ldr	r5, [pc, #52]	@ (8007264 <__libc_init_array+0x38>)
 8007230:	4c0d      	ldr	r4, [pc, #52]	@ (8007268 <__libc_init_array+0x3c>)
 8007232:	1b64      	subs	r4, r4, r5
 8007234:	10a4      	asrs	r4, r4, #2
 8007236:	2600      	movs	r6, #0
 8007238:	42a6      	cmp	r6, r4
 800723a:	d109      	bne.n	8007250 <__libc_init_array+0x24>
 800723c:	4d0b      	ldr	r5, [pc, #44]	@ (800726c <__libc_init_array+0x40>)
 800723e:	4c0c      	ldr	r4, [pc, #48]	@ (8007270 <__libc_init_array+0x44>)
 8007240:	f002 f98e 	bl	8009560 <_init>
 8007244:	1b64      	subs	r4, r4, r5
 8007246:	10a4      	asrs	r4, r4, #2
 8007248:	2600      	movs	r6, #0
 800724a:	42a6      	cmp	r6, r4
 800724c:	d105      	bne.n	800725a <__libc_init_array+0x2e>
 800724e:	bd70      	pop	{r4, r5, r6, pc}
 8007250:	f855 3b04 	ldr.w	r3, [r5], #4
 8007254:	4798      	blx	r3
 8007256:	3601      	adds	r6, #1
 8007258:	e7ee      	b.n	8007238 <__libc_init_array+0xc>
 800725a:	f855 3b04 	ldr.w	r3, [r5], #4
 800725e:	4798      	blx	r3
 8007260:	3601      	adds	r6, #1
 8007262:	e7f2      	b.n	800724a <__libc_init_array+0x1e>
 8007264:	08009c1c 	.word	0x08009c1c
 8007268:	08009c1c 	.word	0x08009c1c
 800726c:	08009c1c 	.word	0x08009c1c
 8007270:	08009c20 	.word	0x08009c20

08007274 <__retarget_lock_init_recursive>:
 8007274:	4770      	bx	lr

08007276 <__retarget_lock_acquire_recursive>:
 8007276:	4770      	bx	lr

08007278 <__retarget_lock_release_recursive>:
 8007278:	4770      	bx	lr
	...

0800727c <__assert_func>:
 800727c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800727e:	4614      	mov	r4, r2
 8007280:	461a      	mov	r2, r3
 8007282:	4b09      	ldr	r3, [pc, #36]	@ (80072a8 <__assert_func+0x2c>)
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	4605      	mov	r5, r0
 8007288:	68d8      	ldr	r0, [r3, #12]
 800728a:	b14c      	cbz	r4, 80072a0 <__assert_func+0x24>
 800728c:	4b07      	ldr	r3, [pc, #28]	@ (80072ac <__assert_func+0x30>)
 800728e:	9100      	str	r1, [sp, #0]
 8007290:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007294:	4906      	ldr	r1, [pc, #24]	@ (80072b0 <__assert_func+0x34>)
 8007296:	462b      	mov	r3, r5
 8007298:	f001 fce4 	bl	8008c64 <fiprintf>
 800729c:	f001 fd2c 	bl	8008cf8 <abort>
 80072a0:	4b04      	ldr	r3, [pc, #16]	@ (80072b4 <__assert_func+0x38>)
 80072a2:	461c      	mov	r4, r3
 80072a4:	e7f3      	b.n	800728e <__assert_func+0x12>
 80072a6:	bf00      	nop
 80072a8:	20000058 	.word	0x20000058
 80072ac:	080098ed 	.word	0x080098ed
 80072b0:	080098fa 	.word	0x080098fa
 80072b4:	08009928 	.word	0x08009928

080072b8 <quorem>:
 80072b8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072bc:	6903      	ldr	r3, [r0, #16]
 80072be:	690c      	ldr	r4, [r1, #16]
 80072c0:	42a3      	cmp	r3, r4
 80072c2:	4607      	mov	r7, r0
 80072c4:	db7e      	blt.n	80073c4 <quorem+0x10c>
 80072c6:	3c01      	subs	r4, #1
 80072c8:	f101 0814 	add.w	r8, r1, #20
 80072cc:	00a3      	lsls	r3, r4, #2
 80072ce:	f100 0514 	add.w	r5, r0, #20
 80072d2:	9300      	str	r3, [sp, #0]
 80072d4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80072d8:	9301      	str	r3, [sp, #4]
 80072da:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80072de:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80072e2:	3301      	adds	r3, #1
 80072e4:	429a      	cmp	r2, r3
 80072e6:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80072ea:	fbb2 f6f3 	udiv	r6, r2, r3
 80072ee:	d32e      	bcc.n	800734e <quorem+0x96>
 80072f0:	f04f 0a00 	mov.w	sl, #0
 80072f4:	46c4      	mov	ip, r8
 80072f6:	46ae      	mov	lr, r5
 80072f8:	46d3      	mov	fp, sl
 80072fa:	f85c 3b04 	ldr.w	r3, [ip], #4
 80072fe:	b298      	uxth	r0, r3
 8007300:	fb06 a000 	mla	r0, r6, r0, sl
 8007304:	0c02      	lsrs	r2, r0, #16
 8007306:	0c1b      	lsrs	r3, r3, #16
 8007308:	fb06 2303 	mla	r3, r6, r3, r2
 800730c:	f8de 2000 	ldr.w	r2, [lr]
 8007310:	b280      	uxth	r0, r0
 8007312:	b292      	uxth	r2, r2
 8007314:	1a12      	subs	r2, r2, r0
 8007316:	445a      	add	r2, fp
 8007318:	f8de 0000 	ldr.w	r0, [lr]
 800731c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007320:	b29b      	uxth	r3, r3
 8007322:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8007326:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800732a:	b292      	uxth	r2, r2
 800732c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007330:	45e1      	cmp	r9, ip
 8007332:	f84e 2b04 	str.w	r2, [lr], #4
 8007336:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800733a:	d2de      	bcs.n	80072fa <quorem+0x42>
 800733c:	9b00      	ldr	r3, [sp, #0]
 800733e:	58eb      	ldr	r3, [r5, r3]
 8007340:	b92b      	cbnz	r3, 800734e <quorem+0x96>
 8007342:	9b01      	ldr	r3, [sp, #4]
 8007344:	3b04      	subs	r3, #4
 8007346:	429d      	cmp	r5, r3
 8007348:	461a      	mov	r2, r3
 800734a:	d32f      	bcc.n	80073ac <quorem+0xf4>
 800734c:	613c      	str	r4, [r7, #16]
 800734e:	4638      	mov	r0, r7
 8007350:	f001 f97c 	bl	800864c <__mcmp>
 8007354:	2800      	cmp	r0, #0
 8007356:	db25      	blt.n	80073a4 <quorem+0xec>
 8007358:	4629      	mov	r1, r5
 800735a:	2000      	movs	r0, #0
 800735c:	f858 2b04 	ldr.w	r2, [r8], #4
 8007360:	f8d1 c000 	ldr.w	ip, [r1]
 8007364:	fa1f fe82 	uxth.w	lr, r2
 8007368:	fa1f f38c 	uxth.w	r3, ip
 800736c:	eba3 030e 	sub.w	r3, r3, lr
 8007370:	4403      	add	r3, r0
 8007372:	0c12      	lsrs	r2, r2, #16
 8007374:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8007378:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800737c:	b29b      	uxth	r3, r3
 800737e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007382:	45c1      	cmp	r9, r8
 8007384:	f841 3b04 	str.w	r3, [r1], #4
 8007388:	ea4f 4022 	mov.w	r0, r2, asr #16
 800738c:	d2e6      	bcs.n	800735c <quorem+0xa4>
 800738e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007392:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007396:	b922      	cbnz	r2, 80073a2 <quorem+0xea>
 8007398:	3b04      	subs	r3, #4
 800739a:	429d      	cmp	r5, r3
 800739c:	461a      	mov	r2, r3
 800739e:	d30b      	bcc.n	80073b8 <quorem+0x100>
 80073a0:	613c      	str	r4, [r7, #16]
 80073a2:	3601      	adds	r6, #1
 80073a4:	4630      	mov	r0, r6
 80073a6:	b003      	add	sp, #12
 80073a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80073ac:	6812      	ldr	r2, [r2, #0]
 80073ae:	3b04      	subs	r3, #4
 80073b0:	2a00      	cmp	r2, #0
 80073b2:	d1cb      	bne.n	800734c <quorem+0x94>
 80073b4:	3c01      	subs	r4, #1
 80073b6:	e7c6      	b.n	8007346 <quorem+0x8e>
 80073b8:	6812      	ldr	r2, [r2, #0]
 80073ba:	3b04      	subs	r3, #4
 80073bc:	2a00      	cmp	r2, #0
 80073be:	d1ef      	bne.n	80073a0 <quorem+0xe8>
 80073c0:	3c01      	subs	r4, #1
 80073c2:	e7ea      	b.n	800739a <quorem+0xe2>
 80073c4:	2000      	movs	r0, #0
 80073c6:	e7ee      	b.n	80073a6 <quorem+0xee>

080073c8 <_dtoa_r>:
 80073c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073cc:	69c7      	ldr	r7, [r0, #28]
 80073ce:	b097      	sub	sp, #92	@ 0x5c
 80073d0:	ed8d 0b04 	vstr	d0, [sp, #16]
 80073d4:	ec55 4b10 	vmov	r4, r5, d0
 80073d8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80073da:	9107      	str	r1, [sp, #28]
 80073dc:	4681      	mov	r9, r0
 80073de:	920c      	str	r2, [sp, #48]	@ 0x30
 80073e0:	9311      	str	r3, [sp, #68]	@ 0x44
 80073e2:	b97f      	cbnz	r7, 8007404 <_dtoa_r+0x3c>
 80073e4:	2010      	movs	r0, #16
 80073e6:	f000 fe09 	bl	8007ffc <malloc>
 80073ea:	4602      	mov	r2, r0
 80073ec:	f8c9 001c 	str.w	r0, [r9, #28]
 80073f0:	b920      	cbnz	r0, 80073fc <_dtoa_r+0x34>
 80073f2:	4ba9      	ldr	r3, [pc, #676]	@ (8007698 <_dtoa_r+0x2d0>)
 80073f4:	21ef      	movs	r1, #239	@ 0xef
 80073f6:	48a9      	ldr	r0, [pc, #676]	@ (800769c <_dtoa_r+0x2d4>)
 80073f8:	f7ff ff40 	bl	800727c <__assert_func>
 80073fc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007400:	6007      	str	r7, [r0, #0]
 8007402:	60c7      	str	r7, [r0, #12]
 8007404:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007408:	6819      	ldr	r1, [r3, #0]
 800740a:	b159      	cbz	r1, 8007424 <_dtoa_r+0x5c>
 800740c:	685a      	ldr	r2, [r3, #4]
 800740e:	604a      	str	r2, [r1, #4]
 8007410:	2301      	movs	r3, #1
 8007412:	4093      	lsls	r3, r2
 8007414:	608b      	str	r3, [r1, #8]
 8007416:	4648      	mov	r0, r9
 8007418:	f000 fee6 	bl	80081e8 <_Bfree>
 800741c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007420:	2200      	movs	r2, #0
 8007422:	601a      	str	r2, [r3, #0]
 8007424:	1e2b      	subs	r3, r5, #0
 8007426:	bfb9      	ittee	lt
 8007428:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800742c:	9305      	strlt	r3, [sp, #20]
 800742e:	2300      	movge	r3, #0
 8007430:	6033      	strge	r3, [r6, #0]
 8007432:	9f05      	ldr	r7, [sp, #20]
 8007434:	4b9a      	ldr	r3, [pc, #616]	@ (80076a0 <_dtoa_r+0x2d8>)
 8007436:	bfbc      	itt	lt
 8007438:	2201      	movlt	r2, #1
 800743a:	6032      	strlt	r2, [r6, #0]
 800743c:	43bb      	bics	r3, r7
 800743e:	d112      	bne.n	8007466 <_dtoa_r+0x9e>
 8007440:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007442:	f242 730f 	movw	r3, #9999	@ 0x270f
 8007446:	6013      	str	r3, [r2, #0]
 8007448:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800744c:	4323      	orrs	r3, r4
 800744e:	f000 855a 	beq.w	8007f06 <_dtoa_r+0xb3e>
 8007452:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007454:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 80076b4 <_dtoa_r+0x2ec>
 8007458:	2b00      	cmp	r3, #0
 800745a:	f000 855c 	beq.w	8007f16 <_dtoa_r+0xb4e>
 800745e:	f10a 0303 	add.w	r3, sl, #3
 8007462:	f000 bd56 	b.w	8007f12 <_dtoa_r+0xb4a>
 8007466:	ed9d 7b04 	vldr	d7, [sp, #16]
 800746a:	2200      	movs	r2, #0
 800746c:	ec51 0b17 	vmov	r0, r1, d7
 8007470:	2300      	movs	r3, #0
 8007472:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8007476:	f7f9 fb3f 	bl	8000af8 <__aeabi_dcmpeq>
 800747a:	4680      	mov	r8, r0
 800747c:	b158      	cbz	r0, 8007496 <_dtoa_r+0xce>
 800747e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007480:	2301      	movs	r3, #1
 8007482:	6013      	str	r3, [r2, #0]
 8007484:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007486:	b113      	cbz	r3, 800748e <_dtoa_r+0xc6>
 8007488:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800748a:	4b86      	ldr	r3, [pc, #536]	@ (80076a4 <_dtoa_r+0x2dc>)
 800748c:	6013      	str	r3, [r2, #0]
 800748e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 80076b8 <_dtoa_r+0x2f0>
 8007492:	f000 bd40 	b.w	8007f16 <_dtoa_r+0xb4e>
 8007496:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800749a:	aa14      	add	r2, sp, #80	@ 0x50
 800749c:	a915      	add	r1, sp, #84	@ 0x54
 800749e:	4648      	mov	r0, r9
 80074a0:	f001 f984 	bl	80087ac <__d2b>
 80074a4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80074a8:	9002      	str	r0, [sp, #8]
 80074aa:	2e00      	cmp	r6, #0
 80074ac:	d078      	beq.n	80075a0 <_dtoa_r+0x1d8>
 80074ae:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80074b0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 80074b4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80074b8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80074bc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80074c0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80074c4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80074c8:	4619      	mov	r1, r3
 80074ca:	2200      	movs	r2, #0
 80074cc:	4b76      	ldr	r3, [pc, #472]	@ (80076a8 <_dtoa_r+0x2e0>)
 80074ce:	f7f8 fef3 	bl	80002b8 <__aeabi_dsub>
 80074d2:	a36b      	add	r3, pc, #428	@ (adr r3, 8007680 <_dtoa_r+0x2b8>)
 80074d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074d8:	f7f9 f8a6 	bl	8000628 <__aeabi_dmul>
 80074dc:	a36a      	add	r3, pc, #424	@ (adr r3, 8007688 <_dtoa_r+0x2c0>)
 80074de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074e2:	f7f8 feeb 	bl	80002bc <__adddf3>
 80074e6:	4604      	mov	r4, r0
 80074e8:	4630      	mov	r0, r6
 80074ea:	460d      	mov	r5, r1
 80074ec:	f7f9 f832 	bl	8000554 <__aeabi_i2d>
 80074f0:	a367      	add	r3, pc, #412	@ (adr r3, 8007690 <_dtoa_r+0x2c8>)
 80074f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074f6:	f7f9 f897 	bl	8000628 <__aeabi_dmul>
 80074fa:	4602      	mov	r2, r0
 80074fc:	460b      	mov	r3, r1
 80074fe:	4620      	mov	r0, r4
 8007500:	4629      	mov	r1, r5
 8007502:	f7f8 fedb 	bl	80002bc <__adddf3>
 8007506:	4604      	mov	r4, r0
 8007508:	460d      	mov	r5, r1
 800750a:	f7f9 fb3d 	bl	8000b88 <__aeabi_d2iz>
 800750e:	2200      	movs	r2, #0
 8007510:	4607      	mov	r7, r0
 8007512:	2300      	movs	r3, #0
 8007514:	4620      	mov	r0, r4
 8007516:	4629      	mov	r1, r5
 8007518:	f7f9 faf8 	bl	8000b0c <__aeabi_dcmplt>
 800751c:	b140      	cbz	r0, 8007530 <_dtoa_r+0x168>
 800751e:	4638      	mov	r0, r7
 8007520:	f7f9 f818 	bl	8000554 <__aeabi_i2d>
 8007524:	4622      	mov	r2, r4
 8007526:	462b      	mov	r3, r5
 8007528:	f7f9 fae6 	bl	8000af8 <__aeabi_dcmpeq>
 800752c:	b900      	cbnz	r0, 8007530 <_dtoa_r+0x168>
 800752e:	3f01      	subs	r7, #1
 8007530:	2f16      	cmp	r7, #22
 8007532:	d852      	bhi.n	80075da <_dtoa_r+0x212>
 8007534:	4b5d      	ldr	r3, [pc, #372]	@ (80076ac <_dtoa_r+0x2e4>)
 8007536:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800753a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800753e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007542:	f7f9 fae3 	bl	8000b0c <__aeabi_dcmplt>
 8007546:	2800      	cmp	r0, #0
 8007548:	d049      	beq.n	80075de <_dtoa_r+0x216>
 800754a:	3f01      	subs	r7, #1
 800754c:	2300      	movs	r3, #0
 800754e:	9310      	str	r3, [sp, #64]	@ 0x40
 8007550:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007552:	1b9b      	subs	r3, r3, r6
 8007554:	1e5a      	subs	r2, r3, #1
 8007556:	bf45      	ittet	mi
 8007558:	f1c3 0301 	rsbmi	r3, r3, #1
 800755c:	9300      	strmi	r3, [sp, #0]
 800755e:	2300      	movpl	r3, #0
 8007560:	2300      	movmi	r3, #0
 8007562:	9206      	str	r2, [sp, #24]
 8007564:	bf54      	ite	pl
 8007566:	9300      	strpl	r3, [sp, #0]
 8007568:	9306      	strmi	r3, [sp, #24]
 800756a:	2f00      	cmp	r7, #0
 800756c:	db39      	blt.n	80075e2 <_dtoa_r+0x21a>
 800756e:	9b06      	ldr	r3, [sp, #24]
 8007570:	970d      	str	r7, [sp, #52]	@ 0x34
 8007572:	443b      	add	r3, r7
 8007574:	9306      	str	r3, [sp, #24]
 8007576:	2300      	movs	r3, #0
 8007578:	9308      	str	r3, [sp, #32]
 800757a:	9b07      	ldr	r3, [sp, #28]
 800757c:	2b09      	cmp	r3, #9
 800757e:	d863      	bhi.n	8007648 <_dtoa_r+0x280>
 8007580:	2b05      	cmp	r3, #5
 8007582:	bfc4      	itt	gt
 8007584:	3b04      	subgt	r3, #4
 8007586:	9307      	strgt	r3, [sp, #28]
 8007588:	9b07      	ldr	r3, [sp, #28]
 800758a:	f1a3 0302 	sub.w	r3, r3, #2
 800758e:	bfcc      	ite	gt
 8007590:	2400      	movgt	r4, #0
 8007592:	2401      	movle	r4, #1
 8007594:	2b03      	cmp	r3, #3
 8007596:	d863      	bhi.n	8007660 <_dtoa_r+0x298>
 8007598:	e8df f003 	tbb	[pc, r3]
 800759c:	2b375452 	.word	0x2b375452
 80075a0:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80075a4:	441e      	add	r6, r3
 80075a6:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80075aa:	2b20      	cmp	r3, #32
 80075ac:	bfc1      	itttt	gt
 80075ae:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80075b2:	409f      	lslgt	r7, r3
 80075b4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80075b8:	fa24 f303 	lsrgt.w	r3, r4, r3
 80075bc:	bfd6      	itet	le
 80075be:	f1c3 0320 	rsble	r3, r3, #32
 80075c2:	ea47 0003 	orrgt.w	r0, r7, r3
 80075c6:	fa04 f003 	lslle.w	r0, r4, r3
 80075ca:	f7f8 ffb3 	bl	8000534 <__aeabi_ui2d>
 80075ce:	2201      	movs	r2, #1
 80075d0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80075d4:	3e01      	subs	r6, #1
 80075d6:	9212      	str	r2, [sp, #72]	@ 0x48
 80075d8:	e776      	b.n	80074c8 <_dtoa_r+0x100>
 80075da:	2301      	movs	r3, #1
 80075dc:	e7b7      	b.n	800754e <_dtoa_r+0x186>
 80075de:	9010      	str	r0, [sp, #64]	@ 0x40
 80075e0:	e7b6      	b.n	8007550 <_dtoa_r+0x188>
 80075e2:	9b00      	ldr	r3, [sp, #0]
 80075e4:	1bdb      	subs	r3, r3, r7
 80075e6:	9300      	str	r3, [sp, #0]
 80075e8:	427b      	negs	r3, r7
 80075ea:	9308      	str	r3, [sp, #32]
 80075ec:	2300      	movs	r3, #0
 80075ee:	930d      	str	r3, [sp, #52]	@ 0x34
 80075f0:	e7c3      	b.n	800757a <_dtoa_r+0x1b2>
 80075f2:	2301      	movs	r3, #1
 80075f4:	9309      	str	r3, [sp, #36]	@ 0x24
 80075f6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80075f8:	eb07 0b03 	add.w	fp, r7, r3
 80075fc:	f10b 0301 	add.w	r3, fp, #1
 8007600:	2b01      	cmp	r3, #1
 8007602:	9303      	str	r3, [sp, #12]
 8007604:	bfb8      	it	lt
 8007606:	2301      	movlt	r3, #1
 8007608:	e006      	b.n	8007618 <_dtoa_r+0x250>
 800760a:	2301      	movs	r3, #1
 800760c:	9309      	str	r3, [sp, #36]	@ 0x24
 800760e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007610:	2b00      	cmp	r3, #0
 8007612:	dd28      	ble.n	8007666 <_dtoa_r+0x29e>
 8007614:	469b      	mov	fp, r3
 8007616:	9303      	str	r3, [sp, #12]
 8007618:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800761c:	2100      	movs	r1, #0
 800761e:	2204      	movs	r2, #4
 8007620:	f102 0514 	add.w	r5, r2, #20
 8007624:	429d      	cmp	r5, r3
 8007626:	d926      	bls.n	8007676 <_dtoa_r+0x2ae>
 8007628:	6041      	str	r1, [r0, #4]
 800762a:	4648      	mov	r0, r9
 800762c:	f000 fd9c 	bl	8008168 <_Balloc>
 8007630:	4682      	mov	sl, r0
 8007632:	2800      	cmp	r0, #0
 8007634:	d142      	bne.n	80076bc <_dtoa_r+0x2f4>
 8007636:	4b1e      	ldr	r3, [pc, #120]	@ (80076b0 <_dtoa_r+0x2e8>)
 8007638:	4602      	mov	r2, r0
 800763a:	f240 11af 	movw	r1, #431	@ 0x1af
 800763e:	e6da      	b.n	80073f6 <_dtoa_r+0x2e>
 8007640:	2300      	movs	r3, #0
 8007642:	e7e3      	b.n	800760c <_dtoa_r+0x244>
 8007644:	2300      	movs	r3, #0
 8007646:	e7d5      	b.n	80075f4 <_dtoa_r+0x22c>
 8007648:	2401      	movs	r4, #1
 800764a:	2300      	movs	r3, #0
 800764c:	9307      	str	r3, [sp, #28]
 800764e:	9409      	str	r4, [sp, #36]	@ 0x24
 8007650:	f04f 3bff 	mov.w	fp, #4294967295
 8007654:	2200      	movs	r2, #0
 8007656:	f8cd b00c 	str.w	fp, [sp, #12]
 800765a:	2312      	movs	r3, #18
 800765c:	920c      	str	r2, [sp, #48]	@ 0x30
 800765e:	e7db      	b.n	8007618 <_dtoa_r+0x250>
 8007660:	2301      	movs	r3, #1
 8007662:	9309      	str	r3, [sp, #36]	@ 0x24
 8007664:	e7f4      	b.n	8007650 <_dtoa_r+0x288>
 8007666:	f04f 0b01 	mov.w	fp, #1
 800766a:	f8cd b00c 	str.w	fp, [sp, #12]
 800766e:	465b      	mov	r3, fp
 8007670:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8007674:	e7d0      	b.n	8007618 <_dtoa_r+0x250>
 8007676:	3101      	adds	r1, #1
 8007678:	0052      	lsls	r2, r2, #1
 800767a:	e7d1      	b.n	8007620 <_dtoa_r+0x258>
 800767c:	f3af 8000 	nop.w
 8007680:	636f4361 	.word	0x636f4361
 8007684:	3fd287a7 	.word	0x3fd287a7
 8007688:	8b60c8b3 	.word	0x8b60c8b3
 800768c:	3fc68a28 	.word	0x3fc68a28
 8007690:	509f79fb 	.word	0x509f79fb
 8007694:	3fd34413 	.word	0x3fd34413
 8007698:	0800987c 	.word	0x0800987c
 800769c:	08009936 	.word	0x08009936
 80076a0:	7ff00000 	.word	0x7ff00000
 80076a4:	08009859 	.word	0x08009859
 80076a8:	3ff80000 	.word	0x3ff80000
 80076ac:	08009a48 	.word	0x08009a48
 80076b0:	0800998e 	.word	0x0800998e
 80076b4:	08009932 	.word	0x08009932
 80076b8:	08009858 	.word	0x08009858
 80076bc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80076c0:	6018      	str	r0, [r3, #0]
 80076c2:	9b03      	ldr	r3, [sp, #12]
 80076c4:	2b0e      	cmp	r3, #14
 80076c6:	f200 80a1 	bhi.w	800780c <_dtoa_r+0x444>
 80076ca:	2c00      	cmp	r4, #0
 80076cc:	f000 809e 	beq.w	800780c <_dtoa_r+0x444>
 80076d0:	2f00      	cmp	r7, #0
 80076d2:	dd33      	ble.n	800773c <_dtoa_r+0x374>
 80076d4:	4b9c      	ldr	r3, [pc, #624]	@ (8007948 <_dtoa_r+0x580>)
 80076d6:	f007 020f 	and.w	r2, r7, #15
 80076da:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80076de:	ed93 7b00 	vldr	d7, [r3]
 80076e2:	05f8      	lsls	r0, r7, #23
 80076e4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 80076e8:	ea4f 1427 	mov.w	r4, r7, asr #4
 80076ec:	d516      	bpl.n	800771c <_dtoa_r+0x354>
 80076ee:	4b97      	ldr	r3, [pc, #604]	@ (800794c <_dtoa_r+0x584>)
 80076f0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80076f4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80076f8:	f7f9 f8c0 	bl	800087c <__aeabi_ddiv>
 80076fc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007700:	f004 040f 	and.w	r4, r4, #15
 8007704:	2603      	movs	r6, #3
 8007706:	4d91      	ldr	r5, [pc, #580]	@ (800794c <_dtoa_r+0x584>)
 8007708:	b954      	cbnz	r4, 8007720 <_dtoa_r+0x358>
 800770a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800770e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007712:	f7f9 f8b3 	bl	800087c <__aeabi_ddiv>
 8007716:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800771a:	e028      	b.n	800776e <_dtoa_r+0x3a6>
 800771c:	2602      	movs	r6, #2
 800771e:	e7f2      	b.n	8007706 <_dtoa_r+0x33e>
 8007720:	07e1      	lsls	r1, r4, #31
 8007722:	d508      	bpl.n	8007736 <_dtoa_r+0x36e>
 8007724:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007728:	e9d5 2300 	ldrd	r2, r3, [r5]
 800772c:	f7f8 ff7c 	bl	8000628 <__aeabi_dmul>
 8007730:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007734:	3601      	adds	r6, #1
 8007736:	1064      	asrs	r4, r4, #1
 8007738:	3508      	adds	r5, #8
 800773a:	e7e5      	b.n	8007708 <_dtoa_r+0x340>
 800773c:	f000 80af 	beq.w	800789e <_dtoa_r+0x4d6>
 8007740:	427c      	negs	r4, r7
 8007742:	4b81      	ldr	r3, [pc, #516]	@ (8007948 <_dtoa_r+0x580>)
 8007744:	4d81      	ldr	r5, [pc, #516]	@ (800794c <_dtoa_r+0x584>)
 8007746:	f004 020f 	and.w	r2, r4, #15
 800774a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800774e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007752:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007756:	f7f8 ff67 	bl	8000628 <__aeabi_dmul>
 800775a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800775e:	1124      	asrs	r4, r4, #4
 8007760:	2300      	movs	r3, #0
 8007762:	2602      	movs	r6, #2
 8007764:	2c00      	cmp	r4, #0
 8007766:	f040 808f 	bne.w	8007888 <_dtoa_r+0x4c0>
 800776a:	2b00      	cmp	r3, #0
 800776c:	d1d3      	bne.n	8007716 <_dtoa_r+0x34e>
 800776e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007770:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8007774:	2b00      	cmp	r3, #0
 8007776:	f000 8094 	beq.w	80078a2 <_dtoa_r+0x4da>
 800777a:	4b75      	ldr	r3, [pc, #468]	@ (8007950 <_dtoa_r+0x588>)
 800777c:	2200      	movs	r2, #0
 800777e:	4620      	mov	r0, r4
 8007780:	4629      	mov	r1, r5
 8007782:	f7f9 f9c3 	bl	8000b0c <__aeabi_dcmplt>
 8007786:	2800      	cmp	r0, #0
 8007788:	f000 808b 	beq.w	80078a2 <_dtoa_r+0x4da>
 800778c:	9b03      	ldr	r3, [sp, #12]
 800778e:	2b00      	cmp	r3, #0
 8007790:	f000 8087 	beq.w	80078a2 <_dtoa_r+0x4da>
 8007794:	f1bb 0f00 	cmp.w	fp, #0
 8007798:	dd34      	ble.n	8007804 <_dtoa_r+0x43c>
 800779a:	4620      	mov	r0, r4
 800779c:	4b6d      	ldr	r3, [pc, #436]	@ (8007954 <_dtoa_r+0x58c>)
 800779e:	2200      	movs	r2, #0
 80077a0:	4629      	mov	r1, r5
 80077a2:	f7f8 ff41 	bl	8000628 <__aeabi_dmul>
 80077a6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80077aa:	f107 38ff 	add.w	r8, r7, #4294967295
 80077ae:	3601      	adds	r6, #1
 80077b0:	465c      	mov	r4, fp
 80077b2:	4630      	mov	r0, r6
 80077b4:	f7f8 fece 	bl	8000554 <__aeabi_i2d>
 80077b8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80077bc:	f7f8 ff34 	bl	8000628 <__aeabi_dmul>
 80077c0:	4b65      	ldr	r3, [pc, #404]	@ (8007958 <_dtoa_r+0x590>)
 80077c2:	2200      	movs	r2, #0
 80077c4:	f7f8 fd7a 	bl	80002bc <__adddf3>
 80077c8:	4605      	mov	r5, r0
 80077ca:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80077ce:	2c00      	cmp	r4, #0
 80077d0:	d16a      	bne.n	80078a8 <_dtoa_r+0x4e0>
 80077d2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80077d6:	4b61      	ldr	r3, [pc, #388]	@ (800795c <_dtoa_r+0x594>)
 80077d8:	2200      	movs	r2, #0
 80077da:	f7f8 fd6d 	bl	80002b8 <__aeabi_dsub>
 80077de:	4602      	mov	r2, r0
 80077e0:	460b      	mov	r3, r1
 80077e2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80077e6:	462a      	mov	r2, r5
 80077e8:	4633      	mov	r3, r6
 80077ea:	f7f9 f9ad 	bl	8000b48 <__aeabi_dcmpgt>
 80077ee:	2800      	cmp	r0, #0
 80077f0:	f040 8298 	bne.w	8007d24 <_dtoa_r+0x95c>
 80077f4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80077f8:	462a      	mov	r2, r5
 80077fa:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80077fe:	f7f9 f985 	bl	8000b0c <__aeabi_dcmplt>
 8007802:	bb38      	cbnz	r0, 8007854 <_dtoa_r+0x48c>
 8007804:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8007808:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800780c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800780e:	2b00      	cmp	r3, #0
 8007810:	f2c0 8157 	blt.w	8007ac2 <_dtoa_r+0x6fa>
 8007814:	2f0e      	cmp	r7, #14
 8007816:	f300 8154 	bgt.w	8007ac2 <_dtoa_r+0x6fa>
 800781a:	4b4b      	ldr	r3, [pc, #300]	@ (8007948 <_dtoa_r+0x580>)
 800781c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007820:	ed93 7b00 	vldr	d7, [r3]
 8007824:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007826:	2b00      	cmp	r3, #0
 8007828:	ed8d 7b00 	vstr	d7, [sp]
 800782c:	f280 80e5 	bge.w	80079fa <_dtoa_r+0x632>
 8007830:	9b03      	ldr	r3, [sp, #12]
 8007832:	2b00      	cmp	r3, #0
 8007834:	f300 80e1 	bgt.w	80079fa <_dtoa_r+0x632>
 8007838:	d10c      	bne.n	8007854 <_dtoa_r+0x48c>
 800783a:	4b48      	ldr	r3, [pc, #288]	@ (800795c <_dtoa_r+0x594>)
 800783c:	2200      	movs	r2, #0
 800783e:	ec51 0b17 	vmov	r0, r1, d7
 8007842:	f7f8 fef1 	bl	8000628 <__aeabi_dmul>
 8007846:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800784a:	f7f9 f973 	bl	8000b34 <__aeabi_dcmpge>
 800784e:	2800      	cmp	r0, #0
 8007850:	f000 8266 	beq.w	8007d20 <_dtoa_r+0x958>
 8007854:	2400      	movs	r4, #0
 8007856:	4625      	mov	r5, r4
 8007858:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800785a:	4656      	mov	r6, sl
 800785c:	ea6f 0803 	mvn.w	r8, r3
 8007860:	2700      	movs	r7, #0
 8007862:	4621      	mov	r1, r4
 8007864:	4648      	mov	r0, r9
 8007866:	f000 fcbf 	bl	80081e8 <_Bfree>
 800786a:	2d00      	cmp	r5, #0
 800786c:	f000 80bd 	beq.w	80079ea <_dtoa_r+0x622>
 8007870:	b12f      	cbz	r7, 800787e <_dtoa_r+0x4b6>
 8007872:	42af      	cmp	r7, r5
 8007874:	d003      	beq.n	800787e <_dtoa_r+0x4b6>
 8007876:	4639      	mov	r1, r7
 8007878:	4648      	mov	r0, r9
 800787a:	f000 fcb5 	bl	80081e8 <_Bfree>
 800787e:	4629      	mov	r1, r5
 8007880:	4648      	mov	r0, r9
 8007882:	f000 fcb1 	bl	80081e8 <_Bfree>
 8007886:	e0b0      	b.n	80079ea <_dtoa_r+0x622>
 8007888:	07e2      	lsls	r2, r4, #31
 800788a:	d505      	bpl.n	8007898 <_dtoa_r+0x4d0>
 800788c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007890:	f7f8 feca 	bl	8000628 <__aeabi_dmul>
 8007894:	3601      	adds	r6, #1
 8007896:	2301      	movs	r3, #1
 8007898:	1064      	asrs	r4, r4, #1
 800789a:	3508      	adds	r5, #8
 800789c:	e762      	b.n	8007764 <_dtoa_r+0x39c>
 800789e:	2602      	movs	r6, #2
 80078a0:	e765      	b.n	800776e <_dtoa_r+0x3a6>
 80078a2:	9c03      	ldr	r4, [sp, #12]
 80078a4:	46b8      	mov	r8, r7
 80078a6:	e784      	b.n	80077b2 <_dtoa_r+0x3ea>
 80078a8:	4b27      	ldr	r3, [pc, #156]	@ (8007948 <_dtoa_r+0x580>)
 80078aa:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80078ac:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80078b0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80078b4:	4454      	add	r4, sl
 80078b6:	2900      	cmp	r1, #0
 80078b8:	d054      	beq.n	8007964 <_dtoa_r+0x59c>
 80078ba:	4929      	ldr	r1, [pc, #164]	@ (8007960 <_dtoa_r+0x598>)
 80078bc:	2000      	movs	r0, #0
 80078be:	f7f8 ffdd 	bl	800087c <__aeabi_ddiv>
 80078c2:	4633      	mov	r3, r6
 80078c4:	462a      	mov	r2, r5
 80078c6:	f7f8 fcf7 	bl	80002b8 <__aeabi_dsub>
 80078ca:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80078ce:	4656      	mov	r6, sl
 80078d0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80078d4:	f7f9 f958 	bl	8000b88 <__aeabi_d2iz>
 80078d8:	4605      	mov	r5, r0
 80078da:	f7f8 fe3b 	bl	8000554 <__aeabi_i2d>
 80078de:	4602      	mov	r2, r0
 80078e0:	460b      	mov	r3, r1
 80078e2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80078e6:	f7f8 fce7 	bl	80002b8 <__aeabi_dsub>
 80078ea:	3530      	adds	r5, #48	@ 0x30
 80078ec:	4602      	mov	r2, r0
 80078ee:	460b      	mov	r3, r1
 80078f0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80078f4:	f806 5b01 	strb.w	r5, [r6], #1
 80078f8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80078fc:	f7f9 f906 	bl	8000b0c <__aeabi_dcmplt>
 8007900:	2800      	cmp	r0, #0
 8007902:	d172      	bne.n	80079ea <_dtoa_r+0x622>
 8007904:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007908:	4911      	ldr	r1, [pc, #68]	@ (8007950 <_dtoa_r+0x588>)
 800790a:	2000      	movs	r0, #0
 800790c:	f7f8 fcd4 	bl	80002b8 <__aeabi_dsub>
 8007910:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007914:	f7f9 f8fa 	bl	8000b0c <__aeabi_dcmplt>
 8007918:	2800      	cmp	r0, #0
 800791a:	f040 80b4 	bne.w	8007a86 <_dtoa_r+0x6be>
 800791e:	42a6      	cmp	r6, r4
 8007920:	f43f af70 	beq.w	8007804 <_dtoa_r+0x43c>
 8007924:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007928:	4b0a      	ldr	r3, [pc, #40]	@ (8007954 <_dtoa_r+0x58c>)
 800792a:	2200      	movs	r2, #0
 800792c:	f7f8 fe7c 	bl	8000628 <__aeabi_dmul>
 8007930:	4b08      	ldr	r3, [pc, #32]	@ (8007954 <_dtoa_r+0x58c>)
 8007932:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007936:	2200      	movs	r2, #0
 8007938:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800793c:	f7f8 fe74 	bl	8000628 <__aeabi_dmul>
 8007940:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007944:	e7c4      	b.n	80078d0 <_dtoa_r+0x508>
 8007946:	bf00      	nop
 8007948:	08009a48 	.word	0x08009a48
 800794c:	08009a20 	.word	0x08009a20
 8007950:	3ff00000 	.word	0x3ff00000
 8007954:	40240000 	.word	0x40240000
 8007958:	401c0000 	.word	0x401c0000
 800795c:	40140000 	.word	0x40140000
 8007960:	3fe00000 	.word	0x3fe00000
 8007964:	4631      	mov	r1, r6
 8007966:	4628      	mov	r0, r5
 8007968:	f7f8 fe5e 	bl	8000628 <__aeabi_dmul>
 800796c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007970:	9413      	str	r4, [sp, #76]	@ 0x4c
 8007972:	4656      	mov	r6, sl
 8007974:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007978:	f7f9 f906 	bl	8000b88 <__aeabi_d2iz>
 800797c:	4605      	mov	r5, r0
 800797e:	f7f8 fde9 	bl	8000554 <__aeabi_i2d>
 8007982:	4602      	mov	r2, r0
 8007984:	460b      	mov	r3, r1
 8007986:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800798a:	f7f8 fc95 	bl	80002b8 <__aeabi_dsub>
 800798e:	3530      	adds	r5, #48	@ 0x30
 8007990:	f806 5b01 	strb.w	r5, [r6], #1
 8007994:	4602      	mov	r2, r0
 8007996:	460b      	mov	r3, r1
 8007998:	42a6      	cmp	r6, r4
 800799a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800799e:	f04f 0200 	mov.w	r2, #0
 80079a2:	d124      	bne.n	80079ee <_dtoa_r+0x626>
 80079a4:	4baf      	ldr	r3, [pc, #700]	@ (8007c64 <_dtoa_r+0x89c>)
 80079a6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80079aa:	f7f8 fc87 	bl	80002bc <__adddf3>
 80079ae:	4602      	mov	r2, r0
 80079b0:	460b      	mov	r3, r1
 80079b2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80079b6:	f7f9 f8c7 	bl	8000b48 <__aeabi_dcmpgt>
 80079ba:	2800      	cmp	r0, #0
 80079bc:	d163      	bne.n	8007a86 <_dtoa_r+0x6be>
 80079be:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80079c2:	49a8      	ldr	r1, [pc, #672]	@ (8007c64 <_dtoa_r+0x89c>)
 80079c4:	2000      	movs	r0, #0
 80079c6:	f7f8 fc77 	bl	80002b8 <__aeabi_dsub>
 80079ca:	4602      	mov	r2, r0
 80079cc:	460b      	mov	r3, r1
 80079ce:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80079d2:	f7f9 f89b 	bl	8000b0c <__aeabi_dcmplt>
 80079d6:	2800      	cmp	r0, #0
 80079d8:	f43f af14 	beq.w	8007804 <_dtoa_r+0x43c>
 80079dc:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80079de:	1e73      	subs	r3, r6, #1
 80079e0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80079e2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80079e6:	2b30      	cmp	r3, #48	@ 0x30
 80079e8:	d0f8      	beq.n	80079dc <_dtoa_r+0x614>
 80079ea:	4647      	mov	r7, r8
 80079ec:	e03b      	b.n	8007a66 <_dtoa_r+0x69e>
 80079ee:	4b9e      	ldr	r3, [pc, #632]	@ (8007c68 <_dtoa_r+0x8a0>)
 80079f0:	f7f8 fe1a 	bl	8000628 <__aeabi_dmul>
 80079f4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80079f8:	e7bc      	b.n	8007974 <_dtoa_r+0x5ac>
 80079fa:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80079fe:	4656      	mov	r6, sl
 8007a00:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007a04:	4620      	mov	r0, r4
 8007a06:	4629      	mov	r1, r5
 8007a08:	f7f8 ff38 	bl	800087c <__aeabi_ddiv>
 8007a0c:	f7f9 f8bc 	bl	8000b88 <__aeabi_d2iz>
 8007a10:	4680      	mov	r8, r0
 8007a12:	f7f8 fd9f 	bl	8000554 <__aeabi_i2d>
 8007a16:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007a1a:	f7f8 fe05 	bl	8000628 <__aeabi_dmul>
 8007a1e:	4602      	mov	r2, r0
 8007a20:	460b      	mov	r3, r1
 8007a22:	4620      	mov	r0, r4
 8007a24:	4629      	mov	r1, r5
 8007a26:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8007a2a:	f7f8 fc45 	bl	80002b8 <__aeabi_dsub>
 8007a2e:	f806 4b01 	strb.w	r4, [r6], #1
 8007a32:	9d03      	ldr	r5, [sp, #12]
 8007a34:	eba6 040a 	sub.w	r4, r6, sl
 8007a38:	42a5      	cmp	r5, r4
 8007a3a:	4602      	mov	r2, r0
 8007a3c:	460b      	mov	r3, r1
 8007a3e:	d133      	bne.n	8007aa8 <_dtoa_r+0x6e0>
 8007a40:	f7f8 fc3c 	bl	80002bc <__adddf3>
 8007a44:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007a48:	4604      	mov	r4, r0
 8007a4a:	460d      	mov	r5, r1
 8007a4c:	f7f9 f87c 	bl	8000b48 <__aeabi_dcmpgt>
 8007a50:	b9c0      	cbnz	r0, 8007a84 <_dtoa_r+0x6bc>
 8007a52:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007a56:	4620      	mov	r0, r4
 8007a58:	4629      	mov	r1, r5
 8007a5a:	f7f9 f84d 	bl	8000af8 <__aeabi_dcmpeq>
 8007a5e:	b110      	cbz	r0, 8007a66 <_dtoa_r+0x69e>
 8007a60:	f018 0f01 	tst.w	r8, #1
 8007a64:	d10e      	bne.n	8007a84 <_dtoa_r+0x6bc>
 8007a66:	9902      	ldr	r1, [sp, #8]
 8007a68:	4648      	mov	r0, r9
 8007a6a:	f000 fbbd 	bl	80081e8 <_Bfree>
 8007a6e:	2300      	movs	r3, #0
 8007a70:	7033      	strb	r3, [r6, #0]
 8007a72:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007a74:	3701      	adds	r7, #1
 8007a76:	601f      	str	r7, [r3, #0]
 8007a78:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	f000 824b 	beq.w	8007f16 <_dtoa_r+0xb4e>
 8007a80:	601e      	str	r6, [r3, #0]
 8007a82:	e248      	b.n	8007f16 <_dtoa_r+0xb4e>
 8007a84:	46b8      	mov	r8, r7
 8007a86:	4633      	mov	r3, r6
 8007a88:	461e      	mov	r6, r3
 8007a8a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007a8e:	2a39      	cmp	r2, #57	@ 0x39
 8007a90:	d106      	bne.n	8007aa0 <_dtoa_r+0x6d8>
 8007a92:	459a      	cmp	sl, r3
 8007a94:	d1f8      	bne.n	8007a88 <_dtoa_r+0x6c0>
 8007a96:	2230      	movs	r2, #48	@ 0x30
 8007a98:	f108 0801 	add.w	r8, r8, #1
 8007a9c:	f88a 2000 	strb.w	r2, [sl]
 8007aa0:	781a      	ldrb	r2, [r3, #0]
 8007aa2:	3201      	adds	r2, #1
 8007aa4:	701a      	strb	r2, [r3, #0]
 8007aa6:	e7a0      	b.n	80079ea <_dtoa_r+0x622>
 8007aa8:	4b6f      	ldr	r3, [pc, #444]	@ (8007c68 <_dtoa_r+0x8a0>)
 8007aaa:	2200      	movs	r2, #0
 8007aac:	f7f8 fdbc 	bl	8000628 <__aeabi_dmul>
 8007ab0:	2200      	movs	r2, #0
 8007ab2:	2300      	movs	r3, #0
 8007ab4:	4604      	mov	r4, r0
 8007ab6:	460d      	mov	r5, r1
 8007ab8:	f7f9 f81e 	bl	8000af8 <__aeabi_dcmpeq>
 8007abc:	2800      	cmp	r0, #0
 8007abe:	d09f      	beq.n	8007a00 <_dtoa_r+0x638>
 8007ac0:	e7d1      	b.n	8007a66 <_dtoa_r+0x69e>
 8007ac2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007ac4:	2a00      	cmp	r2, #0
 8007ac6:	f000 80ea 	beq.w	8007c9e <_dtoa_r+0x8d6>
 8007aca:	9a07      	ldr	r2, [sp, #28]
 8007acc:	2a01      	cmp	r2, #1
 8007ace:	f300 80cd 	bgt.w	8007c6c <_dtoa_r+0x8a4>
 8007ad2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8007ad4:	2a00      	cmp	r2, #0
 8007ad6:	f000 80c1 	beq.w	8007c5c <_dtoa_r+0x894>
 8007ada:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8007ade:	9c08      	ldr	r4, [sp, #32]
 8007ae0:	9e00      	ldr	r6, [sp, #0]
 8007ae2:	9a00      	ldr	r2, [sp, #0]
 8007ae4:	441a      	add	r2, r3
 8007ae6:	9200      	str	r2, [sp, #0]
 8007ae8:	9a06      	ldr	r2, [sp, #24]
 8007aea:	2101      	movs	r1, #1
 8007aec:	441a      	add	r2, r3
 8007aee:	4648      	mov	r0, r9
 8007af0:	9206      	str	r2, [sp, #24]
 8007af2:	f000 fc2d 	bl	8008350 <__i2b>
 8007af6:	4605      	mov	r5, r0
 8007af8:	b166      	cbz	r6, 8007b14 <_dtoa_r+0x74c>
 8007afa:	9b06      	ldr	r3, [sp, #24]
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	dd09      	ble.n	8007b14 <_dtoa_r+0x74c>
 8007b00:	42b3      	cmp	r3, r6
 8007b02:	9a00      	ldr	r2, [sp, #0]
 8007b04:	bfa8      	it	ge
 8007b06:	4633      	movge	r3, r6
 8007b08:	1ad2      	subs	r2, r2, r3
 8007b0a:	9200      	str	r2, [sp, #0]
 8007b0c:	9a06      	ldr	r2, [sp, #24]
 8007b0e:	1af6      	subs	r6, r6, r3
 8007b10:	1ad3      	subs	r3, r2, r3
 8007b12:	9306      	str	r3, [sp, #24]
 8007b14:	9b08      	ldr	r3, [sp, #32]
 8007b16:	b30b      	cbz	r3, 8007b5c <_dtoa_r+0x794>
 8007b18:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	f000 80c6 	beq.w	8007cac <_dtoa_r+0x8e4>
 8007b20:	2c00      	cmp	r4, #0
 8007b22:	f000 80c0 	beq.w	8007ca6 <_dtoa_r+0x8de>
 8007b26:	4629      	mov	r1, r5
 8007b28:	4622      	mov	r2, r4
 8007b2a:	4648      	mov	r0, r9
 8007b2c:	f000 fcc8 	bl	80084c0 <__pow5mult>
 8007b30:	9a02      	ldr	r2, [sp, #8]
 8007b32:	4601      	mov	r1, r0
 8007b34:	4605      	mov	r5, r0
 8007b36:	4648      	mov	r0, r9
 8007b38:	f000 fc20 	bl	800837c <__multiply>
 8007b3c:	9902      	ldr	r1, [sp, #8]
 8007b3e:	4680      	mov	r8, r0
 8007b40:	4648      	mov	r0, r9
 8007b42:	f000 fb51 	bl	80081e8 <_Bfree>
 8007b46:	9b08      	ldr	r3, [sp, #32]
 8007b48:	1b1b      	subs	r3, r3, r4
 8007b4a:	9308      	str	r3, [sp, #32]
 8007b4c:	f000 80b1 	beq.w	8007cb2 <_dtoa_r+0x8ea>
 8007b50:	9a08      	ldr	r2, [sp, #32]
 8007b52:	4641      	mov	r1, r8
 8007b54:	4648      	mov	r0, r9
 8007b56:	f000 fcb3 	bl	80084c0 <__pow5mult>
 8007b5a:	9002      	str	r0, [sp, #8]
 8007b5c:	2101      	movs	r1, #1
 8007b5e:	4648      	mov	r0, r9
 8007b60:	f000 fbf6 	bl	8008350 <__i2b>
 8007b64:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007b66:	4604      	mov	r4, r0
 8007b68:	2b00      	cmp	r3, #0
 8007b6a:	f000 81d8 	beq.w	8007f1e <_dtoa_r+0xb56>
 8007b6e:	461a      	mov	r2, r3
 8007b70:	4601      	mov	r1, r0
 8007b72:	4648      	mov	r0, r9
 8007b74:	f000 fca4 	bl	80084c0 <__pow5mult>
 8007b78:	9b07      	ldr	r3, [sp, #28]
 8007b7a:	2b01      	cmp	r3, #1
 8007b7c:	4604      	mov	r4, r0
 8007b7e:	f300 809f 	bgt.w	8007cc0 <_dtoa_r+0x8f8>
 8007b82:	9b04      	ldr	r3, [sp, #16]
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	f040 8097 	bne.w	8007cb8 <_dtoa_r+0x8f0>
 8007b8a:	9b05      	ldr	r3, [sp, #20]
 8007b8c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	f040 8093 	bne.w	8007cbc <_dtoa_r+0x8f4>
 8007b96:	9b05      	ldr	r3, [sp, #20]
 8007b98:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007b9c:	0d1b      	lsrs	r3, r3, #20
 8007b9e:	051b      	lsls	r3, r3, #20
 8007ba0:	b133      	cbz	r3, 8007bb0 <_dtoa_r+0x7e8>
 8007ba2:	9b00      	ldr	r3, [sp, #0]
 8007ba4:	3301      	adds	r3, #1
 8007ba6:	9300      	str	r3, [sp, #0]
 8007ba8:	9b06      	ldr	r3, [sp, #24]
 8007baa:	3301      	adds	r3, #1
 8007bac:	9306      	str	r3, [sp, #24]
 8007bae:	2301      	movs	r3, #1
 8007bb0:	9308      	str	r3, [sp, #32]
 8007bb2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007bb4:	2b00      	cmp	r3, #0
 8007bb6:	f000 81b8 	beq.w	8007f2a <_dtoa_r+0xb62>
 8007bba:	6923      	ldr	r3, [r4, #16]
 8007bbc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007bc0:	6918      	ldr	r0, [r3, #16]
 8007bc2:	f000 fb79 	bl	80082b8 <__hi0bits>
 8007bc6:	f1c0 0020 	rsb	r0, r0, #32
 8007bca:	9b06      	ldr	r3, [sp, #24]
 8007bcc:	4418      	add	r0, r3
 8007bce:	f010 001f 	ands.w	r0, r0, #31
 8007bd2:	f000 8082 	beq.w	8007cda <_dtoa_r+0x912>
 8007bd6:	f1c0 0320 	rsb	r3, r0, #32
 8007bda:	2b04      	cmp	r3, #4
 8007bdc:	dd73      	ble.n	8007cc6 <_dtoa_r+0x8fe>
 8007bde:	9b00      	ldr	r3, [sp, #0]
 8007be0:	f1c0 001c 	rsb	r0, r0, #28
 8007be4:	4403      	add	r3, r0
 8007be6:	9300      	str	r3, [sp, #0]
 8007be8:	9b06      	ldr	r3, [sp, #24]
 8007bea:	4403      	add	r3, r0
 8007bec:	4406      	add	r6, r0
 8007bee:	9306      	str	r3, [sp, #24]
 8007bf0:	9b00      	ldr	r3, [sp, #0]
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	dd05      	ble.n	8007c02 <_dtoa_r+0x83a>
 8007bf6:	9902      	ldr	r1, [sp, #8]
 8007bf8:	461a      	mov	r2, r3
 8007bfa:	4648      	mov	r0, r9
 8007bfc:	f000 fcba 	bl	8008574 <__lshift>
 8007c00:	9002      	str	r0, [sp, #8]
 8007c02:	9b06      	ldr	r3, [sp, #24]
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	dd05      	ble.n	8007c14 <_dtoa_r+0x84c>
 8007c08:	4621      	mov	r1, r4
 8007c0a:	461a      	mov	r2, r3
 8007c0c:	4648      	mov	r0, r9
 8007c0e:	f000 fcb1 	bl	8008574 <__lshift>
 8007c12:	4604      	mov	r4, r0
 8007c14:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d061      	beq.n	8007cde <_dtoa_r+0x916>
 8007c1a:	9802      	ldr	r0, [sp, #8]
 8007c1c:	4621      	mov	r1, r4
 8007c1e:	f000 fd15 	bl	800864c <__mcmp>
 8007c22:	2800      	cmp	r0, #0
 8007c24:	da5b      	bge.n	8007cde <_dtoa_r+0x916>
 8007c26:	2300      	movs	r3, #0
 8007c28:	9902      	ldr	r1, [sp, #8]
 8007c2a:	220a      	movs	r2, #10
 8007c2c:	4648      	mov	r0, r9
 8007c2e:	f000 fafd 	bl	800822c <__multadd>
 8007c32:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007c34:	9002      	str	r0, [sp, #8]
 8007c36:	f107 38ff 	add.w	r8, r7, #4294967295
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	f000 8177 	beq.w	8007f2e <_dtoa_r+0xb66>
 8007c40:	4629      	mov	r1, r5
 8007c42:	2300      	movs	r3, #0
 8007c44:	220a      	movs	r2, #10
 8007c46:	4648      	mov	r0, r9
 8007c48:	f000 faf0 	bl	800822c <__multadd>
 8007c4c:	f1bb 0f00 	cmp.w	fp, #0
 8007c50:	4605      	mov	r5, r0
 8007c52:	dc6f      	bgt.n	8007d34 <_dtoa_r+0x96c>
 8007c54:	9b07      	ldr	r3, [sp, #28]
 8007c56:	2b02      	cmp	r3, #2
 8007c58:	dc49      	bgt.n	8007cee <_dtoa_r+0x926>
 8007c5a:	e06b      	b.n	8007d34 <_dtoa_r+0x96c>
 8007c5c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007c5e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8007c62:	e73c      	b.n	8007ade <_dtoa_r+0x716>
 8007c64:	3fe00000 	.word	0x3fe00000
 8007c68:	40240000 	.word	0x40240000
 8007c6c:	9b03      	ldr	r3, [sp, #12]
 8007c6e:	1e5c      	subs	r4, r3, #1
 8007c70:	9b08      	ldr	r3, [sp, #32]
 8007c72:	42a3      	cmp	r3, r4
 8007c74:	db09      	blt.n	8007c8a <_dtoa_r+0x8c2>
 8007c76:	1b1c      	subs	r4, r3, r4
 8007c78:	9b03      	ldr	r3, [sp, #12]
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	f6bf af30 	bge.w	8007ae0 <_dtoa_r+0x718>
 8007c80:	9b00      	ldr	r3, [sp, #0]
 8007c82:	9a03      	ldr	r2, [sp, #12]
 8007c84:	1a9e      	subs	r6, r3, r2
 8007c86:	2300      	movs	r3, #0
 8007c88:	e72b      	b.n	8007ae2 <_dtoa_r+0x71a>
 8007c8a:	9b08      	ldr	r3, [sp, #32]
 8007c8c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007c8e:	9408      	str	r4, [sp, #32]
 8007c90:	1ae3      	subs	r3, r4, r3
 8007c92:	441a      	add	r2, r3
 8007c94:	9e00      	ldr	r6, [sp, #0]
 8007c96:	9b03      	ldr	r3, [sp, #12]
 8007c98:	920d      	str	r2, [sp, #52]	@ 0x34
 8007c9a:	2400      	movs	r4, #0
 8007c9c:	e721      	b.n	8007ae2 <_dtoa_r+0x71a>
 8007c9e:	9c08      	ldr	r4, [sp, #32]
 8007ca0:	9e00      	ldr	r6, [sp, #0]
 8007ca2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8007ca4:	e728      	b.n	8007af8 <_dtoa_r+0x730>
 8007ca6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8007caa:	e751      	b.n	8007b50 <_dtoa_r+0x788>
 8007cac:	9a08      	ldr	r2, [sp, #32]
 8007cae:	9902      	ldr	r1, [sp, #8]
 8007cb0:	e750      	b.n	8007b54 <_dtoa_r+0x78c>
 8007cb2:	f8cd 8008 	str.w	r8, [sp, #8]
 8007cb6:	e751      	b.n	8007b5c <_dtoa_r+0x794>
 8007cb8:	2300      	movs	r3, #0
 8007cba:	e779      	b.n	8007bb0 <_dtoa_r+0x7e8>
 8007cbc:	9b04      	ldr	r3, [sp, #16]
 8007cbe:	e777      	b.n	8007bb0 <_dtoa_r+0x7e8>
 8007cc0:	2300      	movs	r3, #0
 8007cc2:	9308      	str	r3, [sp, #32]
 8007cc4:	e779      	b.n	8007bba <_dtoa_r+0x7f2>
 8007cc6:	d093      	beq.n	8007bf0 <_dtoa_r+0x828>
 8007cc8:	9a00      	ldr	r2, [sp, #0]
 8007cca:	331c      	adds	r3, #28
 8007ccc:	441a      	add	r2, r3
 8007cce:	9200      	str	r2, [sp, #0]
 8007cd0:	9a06      	ldr	r2, [sp, #24]
 8007cd2:	441a      	add	r2, r3
 8007cd4:	441e      	add	r6, r3
 8007cd6:	9206      	str	r2, [sp, #24]
 8007cd8:	e78a      	b.n	8007bf0 <_dtoa_r+0x828>
 8007cda:	4603      	mov	r3, r0
 8007cdc:	e7f4      	b.n	8007cc8 <_dtoa_r+0x900>
 8007cde:	9b03      	ldr	r3, [sp, #12]
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	46b8      	mov	r8, r7
 8007ce4:	dc20      	bgt.n	8007d28 <_dtoa_r+0x960>
 8007ce6:	469b      	mov	fp, r3
 8007ce8:	9b07      	ldr	r3, [sp, #28]
 8007cea:	2b02      	cmp	r3, #2
 8007cec:	dd1e      	ble.n	8007d2c <_dtoa_r+0x964>
 8007cee:	f1bb 0f00 	cmp.w	fp, #0
 8007cf2:	f47f adb1 	bne.w	8007858 <_dtoa_r+0x490>
 8007cf6:	4621      	mov	r1, r4
 8007cf8:	465b      	mov	r3, fp
 8007cfa:	2205      	movs	r2, #5
 8007cfc:	4648      	mov	r0, r9
 8007cfe:	f000 fa95 	bl	800822c <__multadd>
 8007d02:	4601      	mov	r1, r0
 8007d04:	4604      	mov	r4, r0
 8007d06:	9802      	ldr	r0, [sp, #8]
 8007d08:	f000 fca0 	bl	800864c <__mcmp>
 8007d0c:	2800      	cmp	r0, #0
 8007d0e:	f77f ada3 	ble.w	8007858 <_dtoa_r+0x490>
 8007d12:	4656      	mov	r6, sl
 8007d14:	2331      	movs	r3, #49	@ 0x31
 8007d16:	f806 3b01 	strb.w	r3, [r6], #1
 8007d1a:	f108 0801 	add.w	r8, r8, #1
 8007d1e:	e59f      	b.n	8007860 <_dtoa_r+0x498>
 8007d20:	9c03      	ldr	r4, [sp, #12]
 8007d22:	46b8      	mov	r8, r7
 8007d24:	4625      	mov	r5, r4
 8007d26:	e7f4      	b.n	8007d12 <_dtoa_r+0x94a>
 8007d28:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8007d2c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	f000 8101 	beq.w	8007f36 <_dtoa_r+0xb6e>
 8007d34:	2e00      	cmp	r6, #0
 8007d36:	dd05      	ble.n	8007d44 <_dtoa_r+0x97c>
 8007d38:	4629      	mov	r1, r5
 8007d3a:	4632      	mov	r2, r6
 8007d3c:	4648      	mov	r0, r9
 8007d3e:	f000 fc19 	bl	8008574 <__lshift>
 8007d42:	4605      	mov	r5, r0
 8007d44:	9b08      	ldr	r3, [sp, #32]
 8007d46:	2b00      	cmp	r3, #0
 8007d48:	d05c      	beq.n	8007e04 <_dtoa_r+0xa3c>
 8007d4a:	6869      	ldr	r1, [r5, #4]
 8007d4c:	4648      	mov	r0, r9
 8007d4e:	f000 fa0b 	bl	8008168 <_Balloc>
 8007d52:	4606      	mov	r6, r0
 8007d54:	b928      	cbnz	r0, 8007d62 <_dtoa_r+0x99a>
 8007d56:	4b82      	ldr	r3, [pc, #520]	@ (8007f60 <_dtoa_r+0xb98>)
 8007d58:	4602      	mov	r2, r0
 8007d5a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8007d5e:	f7ff bb4a 	b.w	80073f6 <_dtoa_r+0x2e>
 8007d62:	692a      	ldr	r2, [r5, #16]
 8007d64:	3202      	adds	r2, #2
 8007d66:	0092      	lsls	r2, r2, #2
 8007d68:	f105 010c 	add.w	r1, r5, #12
 8007d6c:	300c      	adds	r0, #12
 8007d6e:	f000 ffb5 	bl	8008cdc <memcpy>
 8007d72:	2201      	movs	r2, #1
 8007d74:	4631      	mov	r1, r6
 8007d76:	4648      	mov	r0, r9
 8007d78:	f000 fbfc 	bl	8008574 <__lshift>
 8007d7c:	f10a 0301 	add.w	r3, sl, #1
 8007d80:	9300      	str	r3, [sp, #0]
 8007d82:	eb0a 030b 	add.w	r3, sl, fp
 8007d86:	9308      	str	r3, [sp, #32]
 8007d88:	9b04      	ldr	r3, [sp, #16]
 8007d8a:	f003 0301 	and.w	r3, r3, #1
 8007d8e:	462f      	mov	r7, r5
 8007d90:	9306      	str	r3, [sp, #24]
 8007d92:	4605      	mov	r5, r0
 8007d94:	9b00      	ldr	r3, [sp, #0]
 8007d96:	9802      	ldr	r0, [sp, #8]
 8007d98:	4621      	mov	r1, r4
 8007d9a:	f103 3bff 	add.w	fp, r3, #4294967295
 8007d9e:	f7ff fa8b 	bl	80072b8 <quorem>
 8007da2:	4603      	mov	r3, r0
 8007da4:	3330      	adds	r3, #48	@ 0x30
 8007da6:	9003      	str	r0, [sp, #12]
 8007da8:	4639      	mov	r1, r7
 8007daa:	9802      	ldr	r0, [sp, #8]
 8007dac:	9309      	str	r3, [sp, #36]	@ 0x24
 8007dae:	f000 fc4d 	bl	800864c <__mcmp>
 8007db2:	462a      	mov	r2, r5
 8007db4:	9004      	str	r0, [sp, #16]
 8007db6:	4621      	mov	r1, r4
 8007db8:	4648      	mov	r0, r9
 8007dba:	f000 fc63 	bl	8008684 <__mdiff>
 8007dbe:	68c2      	ldr	r2, [r0, #12]
 8007dc0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007dc2:	4606      	mov	r6, r0
 8007dc4:	bb02      	cbnz	r2, 8007e08 <_dtoa_r+0xa40>
 8007dc6:	4601      	mov	r1, r0
 8007dc8:	9802      	ldr	r0, [sp, #8]
 8007dca:	f000 fc3f 	bl	800864c <__mcmp>
 8007dce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007dd0:	4602      	mov	r2, r0
 8007dd2:	4631      	mov	r1, r6
 8007dd4:	4648      	mov	r0, r9
 8007dd6:	920c      	str	r2, [sp, #48]	@ 0x30
 8007dd8:	9309      	str	r3, [sp, #36]	@ 0x24
 8007dda:	f000 fa05 	bl	80081e8 <_Bfree>
 8007dde:	9b07      	ldr	r3, [sp, #28]
 8007de0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8007de2:	9e00      	ldr	r6, [sp, #0]
 8007de4:	ea42 0103 	orr.w	r1, r2, r3
 8007de8:	9b06      	ldr	r3, [sp, #24]
 8007dea:	4319      	orrs	r1, r3
 8007dec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007dee:	d10d      	bne.n	8007e0c <_dtoa_r+0xa44>
 8007df0:	2b39      	cmp	r3, #57	@ 0x39
 8007df2:	d027      	beq.n	8007e44 <_dtoa_r+0xa7c>
 8007df4:	9a04      	ldr	r2, [sp, #16]
 8007df6:	2a00      	cmp	r2, #0
 8007df8:	dd01      	ble.n	8007dfe <_dtoa_r+0xa36>
 8007dfa:	9b03      	ldr	r3, [sp, #12]
 8007dfc:	3331      	adds	r3, #49	@ 0x31
 8007dfe:	f88b 3000 	strb.w	r3, [fp]
 8007e02:	e52e      	b.n	8007862 <_dtoa_r+0x49a>
 8007e04:	4628      	mov	r0, r5
 8007e06:	e7b9      	b.n	8007d7c <_dtoa_r+0x9b4>
 8007e08:	2201      	movs	r2, #1
 8007e0a:	e7e2      	b.n	8007dd2 <_dtoa_r+0xa0a>
 8007e0c:	9904      	ldr	r1, [sp, #16]
 8007e0e:	2900      	cmp	r1, #0
 8007e10:	db04      	blt.n	8007e1c <_dtoa_r+0xa54>
 8007e12:	9807      	ldr	r0, [sp, #28]
 8007e14:	4301      	orrs	r1, r0
 8007e16:	9806      	ldr	r0, [sp, #24]
 8007e18:	4301      	orrs	r1, r0
 8007e1a:	d120      	bne.n	8007e5e <_dtoa_r+0xa96>
 8007e1c:	2a00      	cmp	r2, #0
 8007e1e:	ddee      	ble.n	8007dfe <_dtoa_r+0xa36>
 8007e20:	9902      	ldr	r1, [sp, #8]
 8007e22:	9300      	str	r3, [sp, #0]
 8007e24:	2201      	movs	r2, #1
 8007e26:	4648      	mov	r0, r9
 8007e28:	f000 fba4 	bl	8008574 <__lshift>
 8007e2c:	4621      	mov	r1, r4
 8007e2e:	9002      	str	r0, [sp, #8]
 8007e30:	f000 fc0c 	bl	800864c <__mcmp>
 8007e34:	2800      	cmp	r0, #0
 8007e36:	9b00      	ldr	r3, [sp, #0]
 8007e38:	dc02      	bgt.n	8007e40 <_dtoa_r+0xa78>
 8007e3a:	d1e0      	bne.n	8007dfe <_dtoa_r+0xa36>
 8007e3c:	07da      	lsls	r2, r3, #31
 8007e3e:	d5de      	bpl.n	8007dfe <_dtoa_r+0xa36>
 8007e40:	2b39      	cmp	r3, #57	@ 0x39
 8007e42:	d1da      	bne.n	8007dfa <_dtoa_r+0xa32>
 8007e44:	2339      	movs	r3, #57	@ 0x39
 8007e46:	f88b 3000 	strb.w	r3, [fp]
 8007e4a:	4633      	mov	r3, r6
 8007e4c:	461e      	mov	r6, r3
 8007e4e:	3b01      	subs	r3, #1
 8007e50:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007e54:	2a39      	cmp	r2, #57	@ 0x39
 8007e56:	d04e      	beq.n	8007ef6 <_dtoa_r+0xb2e>
 8007e58:	3201      	adds	r2, #1
 8007e5a:	701a      	strb	r2, [r3, #0]
 8007e5c:	e501      	b.n	8007862 <_dtoa_r+0x49a>
 8007e5e:	2a00      	cmp	r2, #0
 8007e60:	dd03      	ble.n	8007e6a <_dtoa_r+0xaa2>
 8007e62:	2b39      	cmp	r3, #57	@ 0x39
 8007e64:	d0ee      	beq.n	8007e44 <_dtoa_r+0xa7c>
 8007e66:	3301      	adds	r3, #1
 8007e68:	e7c9      	b.n	8007dfe <_dtoa_r+0xa36>
 8007e6a:	9a00      	ldr	r2, [sp, #0]
 8007e6c:	9908      	ldr	r1, [sp, #32]
 8007e6e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007e72:	428a      	cmp	r2, r1
 8007e74:	d028      	beq.n	8007ec8 <_dtoa_r+0xb00>
 8007e76:	9902      	ldr	r1, [sp, #8]
 8007e78:	2300      	movs	r3, #0
 8007e7a:	220a      	movs	r2, #10
 8007e7c:	4648      	mov	r0, r9
 8007e7e:	f000 f9d5 	bl	800822c <__multadd>
 8007e82:	42af      	cmp	r7, r5
 8007e84:	9002      	str	r0, [sp, #8]
 8007e86:	f04f 0300 	mov.w	r3, #0
 8007e8a:	f04f 020a 	mov.w	r2, #10
 8007e8e:	4639      	mov	r1, r7
 8007e90:	4648      	mov	r0, r9
 8007e92:	d107      	bne.n	8007ea4 <_dtoa_r+0xadc>
 8007e94:	f000 f9ca 	bl	800822c <__multadd>
 8007e98:	4607      	mov	r7, r0
 8007e9a:	4605      	mov	r5, r0
 8007e9c:	9b00      	ldr	r3, [sp, #0]
 8007e9e:	3301      	adds	r3, #1
 8007ea0:	9300      	str	r3, [sp, #0]
 8007ea2:	e777      	b.n	8007d94 <_dtoa_r+0x9cc>
 8007ea4:	f000 f9c2 	bl	800822c <__multadd>
 8007ea8:	4629      	mov	r1, r5
 8007eaa:	4607      	mov	r7, r0
 8007eac:	2300      	movs	r3, #0
 8007eae:	220a      	movs	r2, #10
 8007eb0:	4648      	mov	r0, r9
 8007eb2:	f000 f9bb 	bl	800822c <__multadd>
 8007eb6:	4605      	mov	r5, r0
 8007eb8:	e7f0      	b.n	8007e9c <_dtoa_r+0xad4>
 8007eba:	f1bb 0f00 	cmp.w	fp, #0
 8007ebe:	bfcc      	ite	gt
 8007ec0:	465e      	movgt	r6, fp
 8007ec2:	2601      	movle	r6, #1
 8007ec4:	4456      	add	r6, sl
 8007ec6:	2700      	movs	r7, #0
 8007ec8:	9902      	ldr	r1, [sp, #8]
 8007eca:	9300      	str	r3, [sp, #0]
 8007ecc:	2201      	movs	r2, #1
 8007ece:	4648      	mov	r0, r9
 8007ed0:	f000 fb50 	bl	8008574 <__lshift>
 8007ed4:	4621      	mov	r1, r4
 8007ed6:	9002      	str	r0, [sp, #8]
 8007ed8:	f000 fbb8 	bl	800864c <__mcmp>
 8007edc:	2800      	cmp	r0, #0
 8007ede:	dcb4      	bgt.n	8007e4a <_dtoa_r+0xa82>
 8007ee0:	d102      	bne.n	8007ee8 <_dtoa_r+0xb20>
 8007ee2:	9b00      	ldr	r3, [sp, #0]
 8007ee4:	07db      	lsls	r3, r3, #31
 8007ee6:	d4b0      	bmi.n	8007e4a <_dtoa_r+0xa82>
 8007ee8:	4633      	mov	r3, r6
 8007eea:	461e      	mov	r6, r3
 8007eec:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007ef0:	2a30      	cmp	r2, #48	@ 0x30
 8007ef2:	d0fa      	beq.n	8007eea <_dtoa_r+0xb22>
 8007ef4:	e4b5      	b.n	8007862 <_dtoa_r+0x49a>
 8007ef6:	459a      	cmp	sl, r3
 8007ef8:	d1a8      	bne.n	8007e4c <_dtoa_r+0xa84>
 8007efa:	2331      	movs	r3, #49	@ 0x31
 8007efc:	f108 0801 	add.w	r8, r8, #1
 8007f00:	f88a 3000 	strb.w	r3, [sl]
 8007f04:	e4ad      	b.n	8007862 <_dtoa_r+0x49a>
 8007f06:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007f08:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8007f64 <_dtoa_r+0xb9c>
 8007f0c:	b11b      	cbz	r3, 8007f16 <_dtoa_r+0xb4e>
 8007f0e:	f10a 0308 	add.w	r3, sl, #8
 8007f12:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8007f14:	6013      	str	r3, [r2, #0]
 8007f16:	4650      	mov	r0, sl
 8007f18:	b017      	add	sp, #92	@ 0x5c
 8007f1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f1e:	9b07      	ldr	r3, [sp, #28]
 8007f20:	2b01      	cmp	r3, #1
 8007f22:	f77f ae2e 	ble.w	8007b82 <_dtoa_r+0x7ba>
 8007f26:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007f28:	9308      	str	r3, [sp, #32]
 8007f2a:	2001      	movs	r0, #1
 8007f2c:	e64d      	b.n	8007bca <_dtoa_r+0x802>
 8007f2e:	f1bb 0f00 	cmp.w	fp, #0
 8007f32:	f77f aed9 	ble.w	8007ce8 <_dtoa_r+0x920>
 8007f36:	4656      	mov	r6, sl
 8007f38:	9802      	ldr	r0, [sp, #8]
 8007f3a:	4621      	mov	r1, r4
 8007f3c:	f7ff f9bc 	bl	80072b8 <quorem>
 8007f40:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8007f44:	f806 3b01 	strb.w	r3, [r6], #1
 8007f48:	eba6 020a 	sub.w	r2, r6, sl
 8007f4c:	4593      	cmp	fp, r2
 8007f4e:	ddb4      	ble.n	8007eba <_dtoa_r+0xaf2>
 8007f50:	9902      	ldr	r1, [sp, #8]
 8007f52:	2300      	movs	r3, #0
 8007f54:	220a      	movs	r2, #10
 8007f56:	4648      	mov	r0, r9
 8007f58:	f000 f968 	bl	800822c <__multadd>
 8007f5c:	9002      	str	r0, [sp, #8]
 8007f5e:	e7eb      	b.n	8007f38 <_dtoa_r+0xb70>
 8007f60:	0800998e 	.word	0x0800998e
 8007f64:	08009929 	.word	0x08009929

08007f68 <_free_r>:
 8007f68:	b538      	push	{r3, r4, r5, lr}
 8007f6a:	4605      	mov	r5, r0
 8007f6c:	2900      	cmp	r1, #0
 8007f6e:	d041      	beq.n	8007ff4 <_free_r+0x8c>
 8007f70:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007f74:	1f0c      	subs	r4, r1, #4
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	bfb8      	it	lt
 8007f7a:	18e4      	addlt	r4, r4, r3
 8007f7c:	f000 f8e8 	bl	8008150 <__malloc_lock>
 8007f80:	4a1d      	ldr	r2, [pc, #116]	@ (8007ff8 <_free_r+0x90>)
 8007f82:	6813      	ldr	r3, [r2, #0]
 8007f84:	b933      	cbnz	r3, 8007f94 <_free_r+0x2c>
 8007f86:	6063      	str	r3, [r4, #4]
 8007f88:	6014      	str	r4, [r2, #0]
 8007f8a:	4628      	mov	r0, r5
 8007f8c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007f90:	f000 b8e4 	b.w	800815c <__malloc_unlock>
 8007f94:	42a3      	cmp	r3, r4
 8007f96:	d908      	bls.n	8007faa <_free_r+0x42>
 8007f98:	6820      	ldr	r0, [r4, #0]
 8007f9a:	1821      	adds	r1, r4, r0
 8007f9c:	428b      	cmp	r3, r1
 8007f9e:	bf01      	itttt	eq
 8007fa0:	6819      	ldreq	r1, [r3, #0]
 8007fa2:	685b      	ldreq	r3, [r3, #4]
 8007fa4:	1809      	addeq	r1, r1, r0
 8007fa6:	6021      	streq	r1, [r4, #0]
 8007fa8:	e7ed      	b.n	8007f86 <_free_r+0x1e>
 8007faa:	461a      	mov	r2, r3
 8007fac:	685b      	ldr	r3, [r3, #4]
 8007fae:	b10b      	cbz	r3, 8007fb4 <_free_r+0x4c>
 8007fb0:	42a3      	cmp	r3, r4
 8007fb2:	d9fa      	bls.n	8007faa <_free_r+0x42>
 8007fb4:	6811      	ldr	r1, [r2, #0]
 8007fb6:	1850      	adds	r0, r2, r1
 8007fb8:	42a0      	cmp	r0, r4
 8007fba:	d10b      	bne.n	8007fd4 <_free_r+0x6c>
 8007fbc:	6820      	ldr	r0, [r4, #0]
 8007fbe:	4401      	add	r1, r0
 8007fc0:	1850      	adds	r0, r2, r1
 8007fc2:	4283      	cmp	r3, r0
 8007fc4:	6011      	str	r1, [r2, #0]
 8007fc6:	d1e0      	bne.n	8007f8a <_free_r+0x22>
 8007fc8:	6818      	ldr	r0, [r3, #0]
 8007fca:	685b      	ldr	r3, [r3, #4]
 8007fcc:	6053      	str	r3, [r2, #4]
 8007fce:	4408      	add	r0, r1
 8007fd0:	6010      	str	r0, [r2, #0]
 8007fd2:	e7da      	b.n	8007f8a <_free_r+0x22>
 8007fd4:	d902      	bls.n	8007fdc <_free_r+0x74>
 8007fd6:	230c      	movs	r3, #12
 8007fd8:	602b      	str	r3, [r5, #0]
 8007fda:	e7d6      	b.n	8007f8a <_free_r+0x22>
 8007fdc:	6820      	ldr	r0, [r4, #0]
 8007fde:	1821      	adds	r1, r4, r0
 8007fe0:	428b      	cmp	r3, r1
 8007fe2:	bf04      	itt	eq
 8007fe4:	6819      	ldreq	r1, [r3, #0]
 8007fe6:	685b      	ldreq	r3, [r3, #4]
 8007fe8:	6063      	str	r3, [r4, #4]
 8007fea:	bf04      	itt	eq
 8007fec:	1809      	addeq	r1, r1, r0
 8007fee:	6021      	streq	r1, [r4, #0]
 8007ff0:	6054      	str	r4, [r2, #4]
 8007ff2:	e7ca      	b.n	8007f8a <_free_r+0x22>
 8007ff4:	bd38      	pop	{r3, r4, r5, pc}
 8007ff6:	bf00      	nop
 8007ff8:	20000630 	.word	0x20000630

08007ffc <malloc>:
 8007ffc:	4b02      	ldr	r3, [pc, #8]	@ (8008008 <malloc+0xc>)
 8007ffe:	4601      	mov	r1, r0
 8008000:	6818      	ldr	r0, [r3, #0]
 8008002:	f000 b825 	b.w	8008050 <_malloc_r>
 8008006:	bf00      	nop
 8008008:	20000058 	.word	0x20000058

0800800c <sbrk_aligned>:
 800800c:	b570      	push	{r4, r5, r6, lr}
 800800e:	4e0f      	ldr	r6, [pc, #60]	@ (800804c <sbrk_aligned+0x40>)
 8008010:	460c      	mov	r4, r1
 8008012:	6831      	ldr	r1, [r6, #0]
 8008014:	4605      	mov	r5, r0
 8008016:	b911      	cbnz	r1, 800801e <sbrk_aligned+0x12>
 8008018:	f000 fe50 	bl	8008cbc <_sbrk_r>
 800801c:	6030      	str	r0, [r6, #0]
 800801e:	4621      	mov	r1, r4
 8008020:	4628      	mov	r0, r5
 8008022:	f000 fe4b 	bl	8008cbc <_sbrk_r>
 8008026:	1c43      	adds	r3, r0, #1
 8008028:	d103      	bne.n	8008032 <sbrk_aligned+0x26>
 800802a:	f04f 34ff 	mov.w	r4, #4294967295
 800802e:	4620      	mov	r0, r4
 8008030:	bd70      	pop	{r4, r5, r6, pc}
 8008032:	1cc4      	adds	r4, r0, #3
 8008034:	f024 0403 	bic.w	r4, r4, #3
 8008038:	42a0      	cmp	r0, r4
 800803a:	d0f8      	beq.n	800802e <sbrk_aligned+0x22>
 800803c:	1a21      	subs	r1, r4, r0
 800803e:	4628      	mov	r0, r5
 8008040:	f000 fe3c 	bl	8008cbc <_sbrk_r>
 8008044:	3001      	adds	r0, #1
 8008046:	d1f2      	bne.n	800802e <sbrk_aligned+0x22>
 8008048:	e7ef      	b.n	800802a <sbrk_aligned+0x1e>
 800804a:	bf00      	nop
 800804c:	2000062c 	.word	0x2000062c

08008050 <_malloc_r>:
 8008050:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008054:	1ccd      	adds	r5, r1, #3
 8008056:	f025 0503 	bic.w	r5, r5, #3
 800805a:	3508      	adds	r5, #8
 800805c:	2d0c      	cmp	r5, #12
 800805e:	bf38      	it	cc
 8008060:	250c      	movcc	r5, #12
 8008062:	2d00      	cmp	r5, #0
 8008064:	4606      	mov	r6, r0
 8008066:	db01      	blt.n	800806c <_malloc_r+0x1c>
 8008068:	42a9      	cmp	r1, r5
 800806a:	d904      	bls.n	8008076 <_malloc_r+0x26>
 800806c:	230c      	movs	r3, #12
 800806e:	6033      	str	r3, [r6, #0]
 8008070:	2000      	movs	r0, #0
 8008072:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008076:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800814c <_malloc_r+0xfc>
 800807a:	f000 f869 	bl	8008150 <__malloc_lock>
 800807e:	f8d8 3000 	ldr.w	r3, [r8]
 8008082:	461c      	mov	r4, r3
 8008084:	bb44      	cbnz	r4, 80080d8 <_malloc_r+0x88>
 8008086:	4629      	mov	r1, r5
 8008088:	4630      	mov	r0, r6
 800808a:	f7ff ffbf 	bl	800800c <sbrk_aligned>
 800808e:	1c43      	adds	r3, r0, #1
 8008090:	4604      	mov	r4, r0
 8008092:	d158      	bne.n	8008146 <_malloc_r+0xf6>
 8008094:	f8d8 4000 	ldr.w	r4, [r8]
 8008098:	4627      	mov	r7, r4
 800809a:	2f00      	cmp	r7, #0
 800809c:	d143      	bne.n	8008126 <_malloc_r+0xd6>
 800809e:	2c00      	cmp	r4, #0
 80080a0:	d04b      	beq.n	800813a <_malloc_r+0xea>
 80080a2:	6823      	ldr	r3, [r4, #0]
 80080a4:	4639      	mov	r1, r7
 80080a6:	4630      	mov	r0, r6
 80080a8:	eb04 0903 	add.w	r9, r4, r3
 80080ac:	f000 fe06 	bl	8008cbc <_sbrk_r>
 80080b0:	4581      	cmp	r9, r0
 80080b2:	d142      	bne.n	800813a <_malloc_r+0xea>
 80080b4:	6821      	ldr	r1, [r4, #0]
 80080b6:	1a6d      	subs	r5, r5, r1
 80080b8:	4629      	mov	r1, r5
 80080ba:	4630      	mov	r0, r6
 80080bc:	f7ff ffa6 	bl	800800c <sbrk_aligned>
 80080c0:	3001      	adds	r0, #1
 80080c2:	d03a      	beq.n	800813a <_malloc_r+0xea>
 80080c4:	6823      	ldr	r3, [r4, #0]
 80080c6:	442b      	add	r3, r5
 80080c8:	6023      	str	r3, [r4, #0]
 80080ca:	f8d8 3000 	ldr.w	r3, [r8]
 80080ce:	685a      	ldr	r2, [r3, #4]
 80080d0:	bb62      	cbnz	r2, 800812c <_malloc_r+0xdc>
 80080d2:	f8c8 7000 	str.w	r7, [r8]
 80080d6:	e00f      	b.n	80080f8 <_malloc_r+0xa8>
 80080d8:	6822      	ldr	r2, [r4, #0]
 80080da:	1b52      	subs	r2, r2, r5
 80080dc:	d420      	bmi.n	8008120 <_malloc_r+0xd0>
 80080de:	2a0b      	cmp	r2, #11
 80080e0:	d917      	bls.n	8008112 <_malloc_r+0xc2>
 80080e2:	1961      	adds	r1, r4, r5
 80080e4:	42a3      	cmp	r3, r4
 80080e6:	6025      	str	r5, [r4, #0]
 80080e8:	bf18      	it	ne
 80080ea:	6059      	strne	r1, [r3, #4]
 80080ec:	6863      	ldr	r3, [r4, #4]
 80080ee:	bf08      	it	eq
 80080f0:	f8c8 1000 	streq.w	r1, [r8]
 80080f4:	5162      	str	r2, [r4, r5]
 80080f6:	604b      	str	r3, [r1, #4]
 80080f8:	4630      	mov	r0, r6
 80080fa:	f000 f82f 	bl	800815c <__malloc_unlock>
 80080fe:	f104 000b 	add.w	r0, r4, #11
 8008102:	1d23      	adds	r3, r4, #4
 8008104:	f020 0007 	bic.w	r0, r0, #7
 8008108:	1ac2      	subs	r2, r0, r3
 800810a:	bf1c      	itt	ne
 800810c:	1a1b      	subne	r3, r3, r0
 800810e:	50a3      	strne	r3, [r4, r2]
 8008110:	e7af      	b.n	8008072 <_malloc_r+0x22>
 8008112:	6862      	ldr	r2, [r4, #4]
 8008114:	42a3      	cmp	r3, r4
 8008116:	bf0c      	ite	eq
 8008118:	f8c8 2000 	streq.w	r2, [r8]
 800811c:	605a      	strne	r2, [r3, #4]
 800811e:	e7eb      	b.n	80080f8 <_malloc_r+0xa8>
 8008120:	4623      	mov	r3, r4
 8008122:	6864      	ldr	r4, [r4, #4]
 8008124:	e7ae      	b.n	8008084 <_malloc_r+0x34>
 8008126:	463c      	mov	r4, r7
 8008128:	687f      	ldr	r7, [r7, #4]
 800812a:	e7b6      	b.n	800809a <_malloc_r+0x4a>
 800812c:	461a      	mov	r2, r3
 800812e:	685b      	ldr	r3, [r3, #4]
 8008130:	42a3      	cmp	r3, r4
 8008132:	d1fb      	bne.n	800812c <_malloc_r+0xdc>
 8008134:	2300      	movs	r3, #0
 8008136:	6053      	str	r3, [r2, #4]
 8008138:	e7de      	b.n	80080f8 <_malloc_r+0xa8>
 800813a:	230c      	movs	r3, #12
 800813c:	6033      	str	r3, [r6, #0]
 800813e:	4630      	mov	r0, r6
 8008140:	f000 f80c 	bl	800815c <__malloc_unlock>
 8008144:	e794      	b.n	8008070 <_malloc_r+0x20>
 8008146:	6005      	str	r5, [r0, #0]
 8008148:	e7d6      	b.n	80080f8 <_malloc_r+0xa8>
 800814a:	bf00      	nop
 800814c:	20000630 	.word	0x20000630

08008150 <__malloc_lock>:
 8008150:	4801      	ldr	r0, [pc, #4]	@ (8008158 <__malloc_lock+0x8>)
 8008152:	f7ff b890 	b.w	8007276 <__retarget_lock_acquire_recursive>
 8008156:	bf00      	nop
 8008158:	20000628 	.word	0x20000628

0800815c <__malloc_unlock>:
 800815c:	4801      	ldr	r0, [pc, #4]	@ (8008164 <__malloc_unlock+0x8>)
 800815e:	f7ff b88b 	b.w	8007278 <__retarget_lock_release_recursive>
 8008162:	bf00      	nop
 8008164:	20000628 	.word	0x20000628

08008168 <_Balloc>:
 8008168:	b570      	push	{r4, r5, r6, lr}
 800816a:	69c6      	ldr	r6, [r0, #28]
 800816c:	4604      	mov	r4, r0
 800816e:	460d      	mov	r5, r1
 8008170:	b976      	cbnz	r6, 8008190 <_Balloc+0x28>
 8008172:	2010      	movs	r0, #16
 8008174:	f7ff ff42 	bl	8007ffc <malloc>
 8008178:	4602      	mov	r2, r0
 800817a:	61e0      	str	r0, [r4, #28]
 800817c:	b920      	cbnz	r0, 8008188 <_Balloc+0x20>
 800817e:	4b18      	ldr	r3, [pc, #96]	@ (80081e0 <_Balloc+0x78>)
 8008180:	4818      	ldr	r0, [pc, #96]	@ (80081e4 <_Balloc+0x7c>)
 8008182:	216b      	movs	r1, #107	@ 0x6b
 8008184:	f7ff f87a 	bl	800727c <__assert_func>
 8008188:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800818c:	6006      	str	r6, [r0, #0]
 800818e:	60c6      	str	r6, [r0, #12]
 8008190:	69e6      	ldr	r6, [r4, #28]
 8008192:	68f3      	ldr	r3, [r6, #12]
 8008194:	b183      	cbz	r3, 80081b8 <_Balloc+0x50>
 8008196:	69e3      	ldr	r3, [r4, #28]
 8008198:	68db      	ldr	r3, [r3, #12]
 800819a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800819e:	b9b8      	cbnz	r0, 80081d0 <_Balloc+0x68>
 80081a0:	2101      	movs	r1, #1
 80081a2:	fa01 f605 	lsl.w	r6, r1, r5
 80081a6:	1d72      	adds	r2, r6, #5
 80081a8:	0092      	lsls	r2, r2, #2
 80081aa:	4620      	mov	r0, r4
 80081ac:	f000 fdab 	bl	8008d06 <_calloc_r>
 80081b0:	b160      	cbz	r0, 80081cc <_Balloc+0x64>
 80081b2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80081b6:	e00e      	b.n	80081d6 <_Balloc+0x6e>
 80081b8:	2221      	movs	r2, #33	@ 0x21
 80081ba:	2104      	movs	r1, #4
 80081bc:	4620      	mov	r0, r4
 80081be:	f000 fda2 	bl	8008d06 <_calloc_r>
 80081c2:	69e3      	ldr	r3, [r4, #28]
 80081c4:	60f0      	str	r0, [r6, #12]
 80081c6:	68db      	ldr	r3, [r3, #12]
 80081c8:	2b00      	cmp	r3, #0
 80081ca:	d1e4      	bne.n	8008196 <_Balloc+0x2e>
 80081cc:	2000      	movs	r0, #0
 80081ce:	bd70      	pop	{r4, r5, r6, pc}
 80081d0:	6802      	ldr	r2, [r0, #0]
 80081d2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80081d6:	2300      	movs	r3, #0
 80081d8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80081dc:	e7f7      	b.n	80081ce <_Balloc+0x66>
 80081de:	bf00      	nop
 80081e0:	0800987c 	.word	0x0800987c
 80081e4:	0800999f 	.word	0x0800999f

080081e8 <_Bfree>:
 80081e8:	b570      	push	{r4, r5, r6, lr}
 80081ea:	69c6      	ldr	r6, [r0, #28]
 80081ec:	4605      	mov	r5, r0
 80081ee:	460c      	mov	r4, r1
 80081f0:	b976      	cbnz	r6, 8008210 <_Bfree+0x28>
 80081f2:	2010      	movs	r0, #16
 80081f4:	f7ff ff02 	bl	8007ffc <malloc>
 80081f8:	4602      	mov	r2, r0
 80081fa:	61e8      	str	r0, [r5, #28]
 80081fc:	b920      	cbnz	r0, 8008208 <_Bfree+0x20>
 80081fe:	4b09      	ldr	r3, [pc, #36]	@ (8008224 <_Bfree+0x3c>)
 8008200:	4809      	ldr	r0, [pc, #36]	@ (8008228 <_Bfree+0x40>)
 8008202:	218f      	movs	r1, #143	@ 0x8f
 8008204:	f7ff f83a 	bl	800727c <__assert_func>
 8008208:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800820c:	6006      	str	r6, [r0, #0]
 800820e:	60c6      	str	r6, [r0, #12]
 8008210:	b13c      	cbz	r4, 8008222 <_Bfree+0x3a>
 8008212:	69eb      	ldr	r3, [r5, #28]
 8008214:	6862      	ldr	r2, [r4, #4]
 8008216:	68db      	ldr	r3, [r3, #12]
 8008218:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800821c:	6021      	str	r1, [r4, #0]
 800821e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008222:	bd70      	pop	{r4, r5, r6, pc}
 8008224:	0800987c 	.word	0x0800987c
 8008228:	0800999f 	.word	0x0800999f

0800822c <__multadd>:
 800822c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008230:	690d      	ldr	r5, [r1, #16]
 8008232:	4607      	mov	r7, r0
 8008234:	460c      	mov	r4, r1
 8008236:	461e      	mov	r6, r3
 8008238:	f101 0c14 	add.w	ip, r1, #20
 800823c:	2000      	movs	r0, #0
 800823e:	f8dc 3000 	ldr.w	r3, [ip]
 8008242:	b299      	uxth	r1, r3
 8008244:	fb02 6101 	mla	r1, r2, r1, r6
 8008248:	0c1e      	lsrs	r6, r3, #16
 800824a:	0c0b      	lsrs	r3, r1, #16
 800824c:	fb02 3306 	mla	r3, r2, r6, r3
 8008250:	b289      	uxth	r1, r1
 8008252:	3001      	adds	r0, #1
 8008254:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008258:	4285      	cmp	r5, r0
 800825a:	f84c 1b04 	str.w	r1, [ip], #4
 800825e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008262:	dcec      	bgt.n	800823e <__multadd+0x12>
 8008264:	b30e      	cbz	r6, 80082aa <__multadd+0x7e>
 8008266:	68a3      	ldr	r3, [r4, #8]
 8008268:	42ab      	cmp	r3, r5
 800826a:	dc19      	bgt.n	80082a0 <__multadd+0x74>
 800826c:	6861      	ldr	r1, [r4, #4]
 800826e:	4638      	mov	r0, r7
 8008270:	3101      	adds	r1, #1
 8008272:	f7ff ff79 	bl	8008168 <_Balloc>
 8008276:	4680      	mov	r8, r0
 8008278:	b928      	cbnz	r0, 8008286 <__multadd+0x5a>
 800827a:	4602      	mov	r2, r0
 800827c:	4b0c      	ldr	r3, [pc, #48]	@ (80082b0 <__multadd+0x84>)
 800827e:	480d      	ldr	r0, [pc, #52]	@ (80082b4 <__multadd+0x88>)
 8008280:	21ba      	movs	r1, #186	@ 0xba
 8008282:	f7fe fffb 	bl	800727c <__assert_func>
 8008286:	6922      	ldr	r2, [r4, #16]
 8008288:	3202      	adds	r2, #2
 800828a:	f104 010c 	add.w	r1, r4, #12
 800828e:	0092      	lsls	r2, r2, #2
 8008290:	300c      	adds	r0, #12
 8008292:	f000 fd23 	bl	8008cdc <memcpy>
 8008296:	4621      	mov	r1, r4
 8008298:	4638      	mov	r0, r7
 800829a:	f7ff ffa5 	bl	80081e8 <_Bfree>
 800829e:	4644      	mov	r4, r8
 80082a0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80082a4:	3501      	adds	r5, #1
 80082a6:	615e      	str	r6, [r3, #20]
 80082a8:	6125      	str	r5, [r4, #16]
 80082aa:	4620      	mov	r0, r4
 80082ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80082b0:	0800998e 	.word	0x0800998e
 80082b4:	0800999f 	.word	0x0800999f

080082b8 <__hi0bits>:
 80082b8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80082bc:	4603      	mov	r3, r0
 80082be:	bf36      	itet	cc
 80082c0:	0403      	lslcc	r3, r0, #16
 80082c2:	2000      	movcs	r0, #0
 80082c4:	2010      	movcc	r0, #16
 80082c6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80082ca:	bf3c      	itt	cc
 80082cc:	021b      	lslcc	r3, r3, #8
 80082ce:	3008      	addcc	r0, #8
 80082d0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80082d4:	bf3c      	itt	cc
 80082d6:	011b      	lslcc	r3, r3, #4
 80082d8:	3004      	addcc	r0, #4
 80082da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80082de:	bf3c      	itt	cc
 80082e0:	009b      	lslcc	r3, r3, #2
 80082e2:	3002      	addcc	r0, #2
 80082e4:	2b00      	cmp	r3, #0
 80082e6:	db05      	blt.n	80082f4 <__hi0bits+0x3c>
 80082e8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80082ec:	f100 0001 	add.w	r0, r0, #1
 80082f0:	bf08      	it	eq
 80082f2:	2020      	moveq	r0, #32
 80082f4:	4770      	bx	lr

080082f6 <__lo0bits>:
 80082f6:	6803      	ldr	r3, [r0, #0]
 80082f8:	4602      	mov	r2, r0
 80082fa:	f013 0007 	ands.w	r0, r3, #7
 80082fe:	d00b      	beq.n	8008318 <__lo0bits+0x22>
 8008300:	07d9      	lsls	r1, r3, #31
 8008302:	d421      	bmi.n	8008348 <__lo0bits+0x52>
 8008304:	0798      	lsls	r0, r3, #30
 8008306:	bf49      	itett	mi
 8008308:	085b      	lsrmi	r3, r3, #1
 800830a:	089b      	lsrpl	r3, r3, #2
 800830c:	2001      	movmi	r0, #1
 800830e:	6013      	strmi	r3, [r2, #0]
 8008310:	bf5c      	itt	pl
 8008312:	6013      	strpl	r3, [r2, #0]
 8008314:	2002      	movpl	r0, #2
 8008316:	4770      	bx	lr
 8008318:	b299      	uxth	r1, r3
 800831a:	b909      	cbnz	r1, 8008320 <__lo0bits+0x2a>
 800831c:	0c1b      	lsrs	r3, r3, #16
 800831e:	2010      	movs	r0, #16
 8008320:	b2d9      	uxtb	r1, r3
 8008322:	b909      	cbnz	r1, 8008328 <__lo0bits+0x32>
 8008324:	3008      	adds	r0, #8
 8008326:	0a1b      	lsrs	r3, r3, #8
 8008328:	0719      	lsls	r1, r3, #28
 800832a:	bf04      	itt	eq
 800832c:	091b      	lsreq	r3, r3, #4
 800832e:	3004      	addeq	r0, #4
 8008330:	0799      	lsls	r1, r3, #30
 8008332:	bf04      	itt	eq
 8008334:	089b      	lsreq	r3, r3, #2
 8008336:	3002      	addeq	r0, #2
 8008338:	07d9      	lsls	r1, r3, #31
 800833a:	d403      	bmi.n	8008344 <__lo0bits+0x4e>
 800833c:	085b      	lsrs	r3, r3, #1
 800833e:	f100 0001 	add.w	r0, r0, #1
 8008342:	d003      	beq.n	800834c <__lo0bits+0x56>
 8008344:	6013      	str	r3, [r2, #0]
 8008346:	4770      	bx	lr
 8008348:	2000      	movs	r0, #0
 800834a:	4770      	bx	lr
 800834c:	2020      	movs	r0, #32
 800834e:	4770      	bx	lr

08008350 <__i2b>:
 8008350:	b510      	push	{r4, lr}
 8008352:	460c      	mov	r4, r1
 8008354:	2101      	movs	r1, #1
 8008356:	f7ff ff07 	bl	8008168 <_Balloc>
 800835a:	4602      	mov	r2, r0
 800835c:	b928      	cbnz	r0, 800836a <__i2b+0x1a>
 800835e:	4b05      	ldr	r3, [pc, #20]	@ (8008374 <__i2b+0x24>)
 8008360:	4805      	ldr	r0, [pc, #20]	@ (8008378 <__i2b+0x28>)
 8008362:	f240 1145 	movw	r1, #325	@ 0x145
 8008366:	f7fe ff89 	bl	800727c <__assert_func>
 800836a:	2301      	movs	r3, #1
 800836c:	6144      	str	r4, [r0, #20]
 800836e:	6103      	str	r3, [r0, #16]
 8008370:	bd10      	pop	{r4, pc}
 8008372:	bf00      	nop
 8008374:	0800998e 	.word	0x0800998e
 8008378:	0800999f 	.word	0x0800999f

0800837c <__multiply>:
 800837c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008380:	4617      	mov	r7, r2
 8008382:	690a      	ldr	r2, [r1, #16]
 8008384:	693b      	ldr	r3, [r7, #16]
 8008386:	429a      	cmp	r2, r3
 8008388:	bfa8      	it	ge
 800838a:	463b      	movge	r3, r7
 800838c:	4689      	mov	r9, r1
 800838e:	bfa4      	itt	ge
 8008390:	460f      	movge	r7, r1
 8008392:	4699      	movge	r9, r3
 8008394:	693d      	ldr	r5, [r7, #16]
 8008396:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800839a:	68bb      	ldr	r3, [r7, #8]
 800839c:	6879      	ldr	r1, [r7, #4]
 800839e:	eb05 060a 	add.w	r6, r5, sl
 80083a2:	42b3      	cmp	r3, r6
 80083a4:	b085      	sub	sp, #20
 80083a6:	bfb8      	it	lt
 80083a8:	3101      	addlt	r1, #1
 80083aa:	f7ff fedd 	bl	8008168 <_Balloc>
 80083ae:	b930      	cbnz	r0, 80083be <__multiply+0x42>
 80083b0:	4602      	mov	r2, r0
 80083b2:	4b41      	ldr	r3, [pc, #260]	@ (80084b8 <__multiply+0x13c>)
 80083b4:	4841      	ldr	r0, [pc, #260]	@ (80084bc <__multiply+0x140>)
 80083b6:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80083ba:	f7fe ff5f 	bl	800727c <__assert_func>
 80083be:	f100 0414 	add.w	r4, r0, #20
 80083c2:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80083c6:	4623      	mov	r3, r4
 80083c8:	2200      	movs	r2, #0
 80083ca:	4573      	cmp	r3, lr
 80083cc:	d320      	bcc.n	8008410 <__multiply+0x94>
 80083ce:	f107 0814 	add.w	r8, r7, #20
 80083d2:	f109 0114 	add.w	r1, r9, #20
 80083d6:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80083da:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80083de:	9302      	str	r3, [sp, #8]
 80083e0:	1beb      	subs	r3, r5, r7
 80083e2:	3b15      	subs	r3, #21
 80083e4:	f023 0303 	bic.w	r3, r3, #3
 80083e8:	3304      	adds	r3, #4
 80083ea:	3715      	adds	r7, #21
 80083ec:	42bd      	cmp	r5, r7
 80083ee:	bf38      	it	cc
 80083f0:	2304      	movcc	r3, #4
 80083f2:	9301      	str	r3, [sp, #4]
 80083f4:	9b02      	ldr	r3, [sp, #8]
 80083f6:	9103      	str	r1, [sp, #12]
 80083f8:	428b      	cmp	r3, r1
 80083fa:	d80c      	bhi.n	8008416 <__multiply+0x9a>
 80083fc:	2e00      	cmp	r6, #0
 80083fe:	dd03      	ble.n	8008408 <__multiply+0x8c>
 8008400:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8008404:	2b00      	cmp	r3, #0
 8008406:	d055      	beq.n	80084b4 <__multiply+0x138>
 8008408:	6106      	str	r6, [r0, #16]
 800840a:	b005      	add	sp, #20
 800840c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008410:	f843 2b04 	str.w	r2, [r3], #4
 8008414:	e7d9      	b.n	80083ca <__multiply+0x4e>
 8008416:	f8b1 a000 	ldrh.w	sl, [r1]
 800841a:	f1ba 0f00 	cmp.w	sl, #0
 800841e:	d01f      	beq.n	8008460 <__multiply+0xe4>
 8008420:	46c4      	mov	ip, r8
 8008422:	46a1      	mov	r9, r4
 8008424:	2700      	movs	r7, #0
 8008426:	f85c 2b04 	ldr.w	r2, [ip], #4
 800842a:	f8d9 3000 	ldr.w	r3, [r9]
 800842e:	fa1f fb82 	uxth.w	fp, r2
 8008432:	b29b      	uxth	r3, r3
 8008434:	fb0a 330b 	mla	r3, sl, fp, r3
 8008438:	443b      	add	r3, r7
 800843a:	f8d9 7000 	ldr.w	r7, [r9]
 800843e:	0c12      	lsrs	r2, r2, #16
 8008440:	0c3f      	lsrs	r7, r7, #16
 8008442:	fb0a 7202 	mla	r2, sl, r2, r7
 8008446:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800844a:	b29b      	uxth	r3, r3
 800844c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008450:	4565      	cmp	r5, ip
 8008452:	f849 3b04 	str.w	r3, [r9], #4
 8008456:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800845a:	d8e4      	bhi.n	8008426 <__multiply+0xaa>
 800845c:	9b01      	ldr	r3, [sp, #4]
 800845e:	50e7      	str	r7, [r4, r3]
 8008460:	9b03      	ldr	r3, [sp, #12]
 8008462:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8008466:	3104      	adds	r1, #4
 8008468:	f1b9 0f00 	cmp.w	r9, #0
 800846c:	d020      	beq.n	80084b0 <__multiply+0x134>
 800846e:	6823      	ldr	r3, [r4, #0]
 8008470:	4647      	mov	r7, r8
 8008472:	46a4      	mov	ip, r4
 8008474:	f04f 0a00 	mov.w	sl, #0
 8008478:	f8b7 b000 	ldrh.w	fp, [r7]
 800847c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8008480:	fb09 220b 	mla	r2, r9, fp, r2
 8008484:	4452      	add	r2, sl
 8008486:	b29b      	uxth	r3, r3
 8008488:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800848c:	f84c 3b04 	str.w	r3, [ip], #4
 8008490:	f857 3b04 	ldr.w	r3, [r7], #4
 8008494:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008498:	f8bc 3000 	ldrh.w	r3, [ip]
 800849c:	fb09 330a 	mla	r3, r9, sl, r3
 80084a0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80084a4:	42bd      	cmp	r5, r7
 80084a6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80084aa:	d8e5      	bhi.n	8008478 <__multiply+0xfc>
 80084ac:	9a01      	ldr	r2, [sp, #4]
 80084ae:	50a3      	str	r3, [r4, r2]
 80084b0:	3404      	adds	r4, #4
 80084b2:	e79f      	b.n	80083f4 <__multiply+0x78>
 80084b4:	3e01      	subs	r6, #1
 80084b6:	e7a1      	b.n	80083fc <__multiply+0x80>
 80084b8:	0800998e 	.word	0x0800998e
 80084bc:	0800999f 	.word	0x0800999f

080084c0 <__pow5mult>:
 80084c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80084c4:	4615      	mov	r5, r2
 80084c6:	f012 0203 	ands.w	r2, r2, #3
 80084ca:	4607      	mov	r7, r0
 80084cc:	460e      	mov	r6, r1
 80084ce:	d007      	beq.n	80084e0 <__pow5mult+0x20>
 80084d0:	4c25      	ldr	r4, [pc, #148]	@ (8008568 <__pow5mult+0xa8>)
 80084d2:	3a01      	subs	r2, #1
 80084d4:	2300      	movs	r3, #0
 80084d6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80084da:	f7ff fea7 	bl	800822c <__multadd>
 80084de:	4606      	mov	r6, r0
 80084e0:	10ad      	asrs	r5, r5, #2
 80084e2:	d03d      	beq.n	8008560 <__pow5mult+0xa0>
 80084e4:	69fc      	ldr	r4, [r7, #28]
 80084e6:	b97c      	cbnz	r4, 8008508 <__pow5mult+0x48>
 80084e8:	2010      	movs	r0, #16
 80084ea:	f7ff fd87 	bl	8007ffc <malloc>
 80084ee:	4602      	mov	r2, r0
 80084f0:	61f8      	str	r0, [r7, #28]
 80084f2:	b928      	cbnz	r0, 8008500 <__pow5mult+0x40>
 80084f4:	4b1d      	ldr	r3, [pc, #116]	@ (800856c <__pow5mult+0xac>)
 80084f6:	481e      	ldr	r0, [pc, #120]	@ (8008570 <__pow5mult+0xb0>)
 80084f8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80084fc:	f7fe febe 	bl	800727c <__assert_func>
 8008500:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008504:	6004      	str	r4, [r0, #0]
 8008506:	60c4      	str	r4, [r0, #12]
 8008508:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800850c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008510:	b94c      	cbnz	r4, 8008526 <__pow5mult+0x66>
 8008512:	f240 2171 	movw	r1, #625	@ 0x271
 8008516:	4638      	mov	r0, r7
 8008518:	f7ff ff1a 	bl	8008350 <__i2b>
 800851c:	2300      	movs	r3, #0
 800851e:	f8c8 0008 	str.w	r0, [r8, #8]
 8008522:	4604      	mov	r4, r0
 8008524:	6003      	str	r3, [r0, #0]
 8008526:	f04f 0900 	mov.w	r9, #0
 800852a:	07eb      	lsls	r3, r5, #31
 800852c:	d50a      	bpl.n	8008544 <__pow5mult+0x84>
 800852e:	4631      	mov	r1, r6
 8008530:	4622      	mov	r2, r4
 8008532:	4638      	mov	r0, r7
 8008534:	f7ff ff22 	bl	800837c <__multiply>
 8008538:	4631      	mov	r1, r6
 800853a:	4680      	mov	r8, r0
 800853c:	4638      	mov	r0, r7
 800853e:	f7ff fe53 	bl	80081e8 <_Bfree>
 8008542:	4646      	mov	r6, r8
 8008544:	106d      	asrs	r5, r5, #1
 8008546:	d00b      	beq.n	8008560 <__pow5mult+0xa0>
 8008548:	6820      	ldr	r0, [r4, #0]
 800854a:	b938      	cbnz	r0, 800855c <__pow5mult+0x9c>
 800854c:	4622      	mov	r2, r4
 800854e:	4621      	mov	r1, r4
 8008550:	4638      	mov	r0, r7
 8008552:	f7ff ff13 	bl	800837c <__multiply>
 8008556:	6020      	str	r0, [r4, #0]
 8008558:	f8c0 9000 	str.w	r9, [r0]
 800855c:	4604      	mov	r4, r0
 800855e:	e7e4      	b.n	800852a <__pow5mult+0x6a>
 8008560:	4630      	mov	r0, r6
 8008562:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008566:	bf00      	nop
 8008568:	08009a14 	.word	0x08009a14
 800856c:	0800987c 	.word	0x0800987c
 8008570:	0800999f 	.word	0x0800999f

08008574 <__lshift>:
 8008574:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008578:	460c      	mov	r4, r1
 800857a:	6849      	ldr	r1, [r1, #4]
 800857c:	6923      	ldr	r3, [r4, #16]
 800857e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008582:	68a3      	ldr	r3, [r4, #8]
 8008584:	4607      	mov	r7, r0
 8008586:	4691      	mov	r9, r2
 8008588:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800858c:	f108 0601 	add.w	r6, r8, #1
 8008590:	42b3      	cmp	r3, r6
 8008592:	db0b      	blt.n	80085ac <__lshift+0x38>
 8008594:	4638      	mov	r0, r7
 8008596:	f7ff fde7 	bl	8008168 <_Balloc>
 800859a:	4605      	mov	r5, r0
 800859c:	b948      	cbnz	r0, 80085b2 <__lshift+0x3e>
 800859e:	4602      	mov	r2, r0
 80085a0:	4b28      	ldr	r3, [pc, #160]	@ (8008644 <__lshift+0xd0>)
 80085a2:	4829      	ldr	r0, [pc, #164]	@ (8008648 <__lshift+0xd4>)
 80085a4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80085a8:	f7fe fe68 	bl	800727c <__assert_func>
 80085ac:	3101      	adds	r1, #1
 80085ae:	005b      	lsls	r3, r3, #1
 80085b0:	e7ee      	b.n	8008590 <__lshift+0x1c>
 80085b2:	2300      	movs	r3, #0
 80085b4:	f100 0114 	add.w	r1, r0, #20
 80085b8:	f100 0210 	add.w	r2, r0, #16
 80085bc:	4618      	mov	r0, r3
 80085be:	4553      	cmp	r3, sl
 80085c0:	db33      	blt.n	800862a <__lshift+0xb6>
 80085c2:	6920      	ldr	r0, [r4, #16]
 80085c4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80085c8:	f104 0314 	add.w	r3, r4, #20
 80085cc:	f019 091f 	ands.w	r9, r9, #31
 80085d0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80085d4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80085d8:	d02b      	beq.n	8008632 <__lshift+0xbe>
 80085da:	f1c9 0e20 	rsb	lr, r9, #32
 80085de:	468a      	mov	sl, r1
 80085e0:	2200      	movs	r2, #0
 80085e2:	6818      	ldr	r0, [r3, #0]
 80085e4:	fa00 f009 	lsl.w	r0, r0, r9
 80085e8:	4310      	orrs	r0, r2
 80085ea:	f84a 0b04 	str.w	r0, [sl], #4
 80085ee:	f853 2b04 	ldr.w	r2, [r3], #4
 80085f2:	459c      	cmp	ip, r3
 80085f4:	fa22 f20e 	lsr.w	r2, r2, lr
 80085f8:	d8f3      	bhi.n	80085e2 <__lshift+0x6e>
 80085fa:	ebac 0304 	sub.w	r3, ip, r4
 80085fe:	3b15      	subs	r3, #21
 8008600:	f023 0303 	bic.w	r3, r3, #3
 8008604:	3304      	adds	r3, #4
 8008606:	f104 0015 	add.w	r0, r4, #21
 800860a:	4560      	cmp	r0, ip
 800860c:	bf88      	it	hi
 800860e:	2304      	movhi	r3, #4
 8008610:	50ca      	str	r2, [r1, r3]
 8008612:	b10a      	cbz	r2, 8008618 <__lshift+0xa4>
 8008614:	f108 0602 	add.w	r6, r8, #2
 8008618:	3e01      	subs	r6, #1
 800861a:	4638      	mov	r0, r7
 800861c:	612e      	str	r6, [r5, #16]
 800861e:	4621      	mov	r1, r4
 8008620:	f7ff fde2 	bl	80081e8 <_Bfree>
 8008624:	4628      	mov	r0, r5
 8008626:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800862a:	f842 0f04 	str.w	r0, [r2, #4]!
 800862e:	3301      	adds	r3, #1
 8008630:	e7c5      	b.n	80085be <__lshift+0x4a>
 8008632:	3904      	subs	r1, #4
 8008634:	f853 2b04 	ldr.w	r2, [r3], #4
 8008638:	f841 2f04 	str.w	r2, [r1, #4]!
 800863c:	459c      	cmp	ip, r3
 800863e:	d8f9      	bhi.n	8008634 <__lshift+0xc0>
 8008640:	e7ea      	b.n	8008618 <__lshift+0xa4>
 8008642:	bf00      	nop
 8008644:	0800998e 	.word	0x0800998e
 8008648:	0800999f 	.word	0x0800999f

0800864c <__mcmp>:
 800864c:	690a      	ldr	r2, [r1, #16]
 800864e:	4603      	mov	r3, r0
 8008650:	6900      	ldr	r0, [r0, #16]
 8008652:	1a80      	subs	r0, r0, r2
 8008654:	b530      	push	{r4, r5, lr}
 8008656:	d10e      	bne.n	8008676 <__mcmp+0x2a>
 8008658:	3314      	adds	r3, #20
 800865a:	3114      	adds	r1, #20
 800865c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008660:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008664:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008668:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800866c:	4295      	cmp	r5, r2
 800866e:	d003      	beq.n	8008678 <__mcmp+0x2c>
 8008670:	d205      	bcs.n	800867e <__mcmp+0x32>
 8008672:	f04f 30ff 	mov.w	r0, #4294967295
 8008676:	bd30      	pop	{r4, r5, pc}
 8008678:	42a3      	cmp	r3, r4
 800867a:	d3f3      	bcc.n	8008664 <__mcmp+0x18>
 800867c:	e7fb      	b.n	8008676 <__mcmp+0x2a>
 800867e:	2001      	movs	r0, #1
 8008680:	e7f9      	b.n	8008676 <__mcmp+0x2a>
	...

08008684 <__mdiff>:
 8008684:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008688:	4689      	mov	r9, r1
 800868a:	4606      	mov	r6, r0
 800868c:	4611      	mov	r1, r2
 800868e:	4648      	mov	r0, r9
 8008690:	4614      	mov	r4, r2
 8008692:	f7ff ffdb 	bl	800864c <__mcmp>
 8008696:	1e05      	subs	r5, r0, #0
 8008698:	d112      	bne.n	80086c0 <__mdiff+0x3c>
 800869a:	4629      	mov	r1, r5
 800869c:	4630      	mov	r0, r6
 800869e:	f7ff fd63 	bl	8008168 <_Balloc>
 80086a2:	4602      	mov	r2, r0
 80086a4:	b928      	cbnz	r0, 80086b2 <__mdiff+0x2e>
 80086a6:	4b3f      	ldr	r3, [pc, #252]	@ (80087a4 <__mdiff+0x120>)
 80086a8:	f240 2137 	movw	r1, #567	@ 0x237
 80086ac:	483e      	ldr	r0, [pc, #248]	@ (80087a8 <__mdiff+0x124>)
 80086ae:	f7fe fde5 	bl	800727c <__assert_func>
 80086b2:	2301      	movs	r3, #1
 80086b4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80086b8:	4610      	mov	r0, r2
 80086ba:	b003      	add	sp, #12
 80086bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80086c0:	bfbc      	itt	lt
 80086c2:	464b      	movlt	r3, r9
 80086c4:	46a1      	movlt	r9, r4
 80086c6:	4630      	mov	r0, r6
 80086c8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80086cc:	bfba      	itte	lt
 80086ce:	461c      	movlt	r4, r3
 80086d0:	2501      	movlt	r5, #1
 80086d2:	2500      	movge	r5, #0
 80086d4:	f7ff fd48 	bl	8008168 <_Balloc>
 80086d8:	4602      	mov	r2, r0
 80086da:	b918      	cbnz	r0, 80086e4 <__mdiff+0x60>
 80086dc:	4b31      	ldr	r3, [pc, #196]	@ (80087a4 <__mdiff+0x120>)
 80086de:	f240 2145 	movw	r1, #581	@ 0x245
 80086e2:	e7e3      	b.n	80086ac <__mdiff+0x28>
 80086e4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80086e8:	6926      	ldr	r6, [r4, #16]
 80086ea:	60c5      	str	r5, [r0, #12]
 80086ec:	f109 0310 	add.w	r3, r9, #16
 80086f0:	f109 0514 	add.w	r5, r9, #20
 80086f4:	f104 0e14 	add.w	lr, r4, #20
 80086f8:	f100 0b14 	add.w	fp, r0, #20
 80086fc:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008700:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8008704:	9301      	str	r3, [sp, #4]
 8008706:	46d9      	mov	r9, fp
 8008708:	f04f 0c00 	mov.w	ip, #0
 800870c:	9b01      	ldr	r3, [sp, #4]
 800870e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8008712:	f853 af04 	ldr.w	sl, [r3, #4]!
 8008716:	9301      	str	r3, [sp, #4]
 8008718:	fa1f f38a 	uxth.w	r3, sl
 800871c:	4619      	mov	r1, r3
 800871e:	b283      	uxth	r3, r0
 8008720:	1acb      	subs	r3, r1, r3
 8008722:	0c00      	lsrs	r0, r0, #16
 8008724:	4463      	add	r3, ip
 8008726:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800872a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800872e:	b29b      	uxth	r3, r3
 8008730:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8008734:	4576      	cmp	r6, lr
 8008736:	f849 3b04 	str.w	r3, [r9], #4
 800873a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800873e:	d8e5      	bhi.n	800870c <__mdiff+0x88>
 8008740:	1b33      	subs	r3, r6, r4
 8008742:	3b15      	subs	r3, #21
 8008744:	f023 0303 	bic.w	r3, r3, #3
 8008748:	3415      	adds	r4, #21
 800874a:	3304      	adds	r3, #4
 800874c:	42a6      	cmp	r6, r4
 800874e:	bf38      	it	cc
 8008750:	2304      	movcc	r3, #4
 8008752:	441d      	add	r5, r3
 8008754:	445b      	add	r3, fp
 8008756:	461e      	mov	r6, r3
 8008758:	462c      	mov	r4, r5
 800875a:	4544      	cmp	r4, r8
 800875c:	d30e      	bcc.n	800877c <__mdiff+0xf8>
 800875e:	f108 0103 	add.w	r1, r8, #3
 8008762:	1b49      	subs	r1, r1, r5
 8008764:	f021 0103 	bic.w	r1, r1, #3
 8008768:	3d03      	subs	r5, #3
 800876a:	45a8      	cmp	r8, r5
 800876c:	bf38      	it	cc
 800876e:	2100      	movcc	r1, #0
 8008770:	440b      	add	r3, r1
 8008772:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008776:	b191      	cbz	r1, 800879e <__mdiff+0x11a>
 8008778:	6117      	str	r7, [r2, #16]
 800877a:	e79d      	b.n	80086b8 <__mdiff+0x34>
 800877c:	f854 1b04 	ldr.w	r1, [r4], #4
 8008780:	46e6      	mov	lr, ip
 8008782:	0c08      	lsrs	r0, r1, #16
 8008784:	fa1c fc81 	uxtah	ip, ip, r1
 8008788:	4471      	add	r1, lr
 800878a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800878e:	b289      	uxth	r1, r1
 8008790:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008794:	f846 1b04 	str.w	r1, [r6], #4
 8008798:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800879c:	e7dd      	b.n	800875a <__mdiff+0xd6>
 800879e:	3f01      	subs	r7, #1
 80087a0:	e7e7      	b.n	8008772 <__mdiff+0xee>
 80087a2:	bf00      	nop
 80087a4:	0800998e 	.word	0x0800998e
 80087a8:	0800999f 	.word	0x0800999f

080087ac <__d2b>:
 80087ac:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80087b0:	460f      	mov	r7, r1
 80087b2:	2101      	movs	r1, #1
 80087b4:	ec59 8b10 	vmov	r8, r9, d0
 80087b8:	4616      	mov	r6, r2
 80087ba:	f7ff fcd5 	bl	8008168 <_Balloc>
 80087be:	4604      	mov	r4, r0
 80087c0:	b930      	cbnz	r0, 80087d0 <__d2b+0x24>
 80087c2:	4602      	mov	r2, r0
 80087c4:	4b23      	ldr	r3, [pc, #140]	@ (8008854 <__d2b+0xa8>)
 80087c6:	4824      	ldr	r0, [pc, #144]	@ (8008858 <__d2b+0xac>)
 80087c8:	f240 310f 	movw	r1, #783	@ 0x30f
 80087cc:	f7fe fd56 	bl	800727c <__assert_func>
 80087d0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80087d4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80087d8:	b10d      	cbz	r5, 80087de <__d2b+0x32>
 80087da:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80087de:	9301      	str	r3, [sp, #4]
 80087e0:	f1b8 0300 	subs.w	r3, r8, #0
 80087e4:	d023      	beq.n	800882e <__d2b+0x82>
 80087e6:	4668      	mov	r0, sp
 80087e8:	9300      	str	r3, [sp, #0]
 80087ea:	f7ff fd84 	bl	80082f6 <__lo0bits>
 80087ee:	e9dd 1200 	ldrd	r1, r2, [sp]
 80087f2:	b1d0      	cbz	r0, 800882a <__d2b+0x7e>
 80087f4:	f1c0 0320 	rsb	r3, r0, #32
 80087f8:	fa02 f303 	lsl.w	r3, r2, r3
 80087fc:	430b      	orrs	r3, r1
 80087fe:	40c2      	lsrs	r2, r0
 8008800:	6163      	str	r3, [r4, #20]
 8008802:	9201      	str	r2, [sp, #4]
 8008804:	9b01      	ldr	r3, [sp, #4]
 8008806:	61a3      	str	r3, [r4, #24]
 8008808:	2b00      	cmp	r3, #0
 800880a:	bf0c      	ite	eq
 800880c:	2201      	moveq	r2, #1
 800880e:	2202      	movne	r2, #2
 8008810:	6122      	str	r2, [r4, #16]
 8008812:	b1a5      	cbz	r5, 800883e <__d2b+0x92>
 8008814:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008818:	4405      	add	r5, r0
 800881a:	603d      	str	r5, [r7, #0]
 800881c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008820:	6030      	str	r0, [r6, #0]
 8008822:	4620      	mov	r0, r4
 8008824:	b003      	add	sp, #12
 8008826:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800882a:	6161      	str	r1, [r4, #20]
 800882c:	e7ea      	b.n	8008804 <__d2b+0x58>
 800882e:	a801      	add	r0, sp, #4
 8008830:	f7ff fd61 	bl	80082f6 <__lo0bits>
 8008834:	9b01      	ldr	r3, [sp, #4]
 8008836:	6163      	str	r3, [r4, #20]
 8008838:	3020      	adds	r0, #32
 800883a:	2201      	movs	r2, #1
 800883c:	e7e8      	b.n	8008810 <__d2b+0x64>
 800883e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008842:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8008846:	6038      	str	r0, [r7, #0]
 8008848:	6918      	ldr	r0, [r3, #16]
 800884a:	f7ff fd35 	bl	80082b8 <__hi0bits>
 800884e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008852:	e7e5      	b.n	8008820 <__d2b+0x74>
 8008854:	0800998e 	.word	0x0800998e
 8008858:	0800999f 	.word	0x0800999f

0800885c <__ssputs_r>:
 800885c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008860:	688e      	ldr	r6, [r1, #8]
 8008862:	461f      	mov	r7, r3
 8008864:	42be      	cmp	r6, r7
 8008866:	680b      	ldr	r3, [r1, #0]
 8008868:	4682      	mov	sl, r0
 800886a:	460c      	mov	r4, r1
 800886c:	4690      	mov	r8, r2
 800886e:	d82d      	bhi.n	80088cc <__ssputs_r+0x70>
 8008870:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008874:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008878:	d026      	beq.n	80088c8 <__ssputs_r+0x6c>
 800887a:	6965      	ldr	r5, [r4, #20]
 800887c:	6909      	ldr	r1, [r1, #16]
 800887e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008882:	eba3 0901 	sub.w	r9, r3, r1
 8008886:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800888a:	1c7b      	adds	r3, r7, #1
 800888c:	444b      	add	r3, r9
 800888e:	106d      	asrs	r5, r5, #1
 8008890:	429d      	cmp	r5, r3
 8008892:	bf38      	it	cc
 8008894:	461d      	movcc	r5, r3
 8008896:	0553      	lsls	r3, r2, #21
 8008898:	d527      	bpl.n	80088ea <__ssputs_r+0x8e>
 800889a:	4629      	mov	r1, r5
 800889c:	f7ff fbd8 	bl	8008050 <_malloc_r>
 80088a0:	4606      	mov	r6, r0
 80088a2:	b360      	cbz	r0, 80088fe <__ssputs_r+0xa2>
 80088a4:	6921      	ldr	r1, [r4, #16]
 80088a6:	464a      	mov	r2, r9
 80088a8:	f000 fa18 	bl	8008cdc <memcpy>
 80088ac:	89a3      	ldrh	r3, [r4, #12]
 80088ae:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80088b2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80088b6:	81a3      	strh	r3, [r4, #12]
 80088b8:	6126      	str	r6, [r4, #16]
 80088ba:	6165      	str	r5, [r4, #20]
 80088bc:	444e      	add	r6, r9
 80088be:	eba5 0509 	sub.w	r5, r5, r9
 80088c2:	6026      	str	r6, [r4, #0]
 80088c4:	60a5      	str	r5, [r4, #8]
 80088c6:	463e      	mov	r6, r7
 80088c8:	42be      	cmp	r6, r7
 80088ca:	d900      	bls.n	80088ce <__ssputs_r+0x72>
 80088cc:	463e      	mov	r6, r7
 80088ce:	6820      	ldr	r0, [r4, #0]
 80088d0:	4632      	mov	r2, r6
 80088d2:	4641      	mov	r1, r8
 80088d4:	f000 f9d8 	bl	8008c88 <memmove>
 80088d8:	68a3      	ldr	r3, [r4, #8]
 80088da:	1b9b      	subs	r3, r3, r6
 80088dc:	60a3      	str	r3, [r4, #8]
 80088de:	6823      	ldr	r3, [r4, #0]
 80088e0:	4433      	add	r3, r6
 80088e2:	6023      	str	r3, [r4, #0]
 80088e4:	2000      	movs	r0, #0
 80088e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80088ea:	462a      	mov	r2, r5
 80088ec:	f000 fa31 	bl	8008d52 <_realloc_r>
 80088f0:	4606      	mov	r6, r0
 80088f2:	2800      	cmp	r0, #0
 80088f4:	d1e0      	bne.n	80088b8 <__ssputs_r+0x5c>
 80088f6:	6921      	ldr	r1, [r4, #16]
 80088f8:	4650      	mov	r0, sl
 80088fa:	f7ff fb35 	bl	8007f68 <_free_r>
 80088fe:	230c      	movs	r3, #12
 8008900:	f8ca 3000 	str.w	r3, [sl]
 8008904:	89a3      	ldrh	r3, [r4, #12]
 8008906:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800890a:	81a3      	strh	r3, [r4, #12]
 800890c:	f04f 30ff 	mov.w	r0, #4294967295
 8008910:	e7e9      	b.n	80088e6 <__ssputs_r+0x8a>
	...

08008914 <_svfiprintf_r>:
 8008914:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008918:	4698      	mov	r8, r3
 800891a:	898b      	ldrh	r3, [r1, #12]
 800891c:	061b      	lsls	r3, r3, #24
 800891e:	b09d      	sub	sp, #116	@ 0x74
 8008920:	4607      	mov	r7, r0
 8008922:	460d      	mov	r5, r1
 8008924:	4614      	mov	r4, r2
 8008926:	d510      	bpl.n	800894a <_svfiprintf_r+0x36>
 8008928:	690b      	ldr	r3, [r1, #16]
 800892a:	b973      	cbnz	r3, 800894a <_svfiprintf_r+0x36>
 800892c:	2140      	movs	r1, #64	@ 0x40
 800892e:	f7ff fb8f 	bl	8008050 <_malloc_r>
 8008932:	6028      	str	r0, [r5, #0]
 8008934:	6128      	str	r0, [r5, #16]
 8008936:	b930      	cbnz	r0, 8008946 <_svfiprintf_r+0x32>
 8008938:	230c      	movs	r3, #12
 800893a:	603b      	str	r3, [r7, #0]
 800893c:	f04f 30ff 	mov.w	r0, #4294967295
 8008940:	b01d      	add	sp, #116	@ 0x74
 8008942:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008946:	2340      	movs	r3, #64	@ 0x40
 8008948:	616b      	str	r3, [r5, #20]
 800894a:	2300      	movs	r3, #0
 800894c:	9309      	str	r3, [sp, #36]	@ 0x24
 800894e:	2320      	movs	r3, #32
 8008950:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008954:	f8cd 800c 	str.w	r8, [sp, #12]
 8008958:	2330      	movs	r3, #48	@ 0x30
 800895a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008af8 <_svfiprintf_r+0x1e4>
 800895e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008962:	f04f 0901 	mov.w	r9, #1
 8008966:	4623      	mov	r3, r4
 8008968:	469a      	mov	sl, r3
 800896a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800896e:	b10a      	cbz	r2, 8008974 <_svfiprintf_r+0x60>
 8008970:	2a25      	cmp	r2, #37	@ 0x25
 8008972:	d1f9      	bne.n	8008968 <_svfiprintf_r+0x54>
 8008974:	ebba 0b04 	subs.w	fp, sl, r4
 8008978:	d00b      	beq.n	8008992 <_svfiprintf_r+0x7e>
 800897a:	465b      	mov	r3, fp
 800897c:	4622      	mov	r2, r4
 800897e:	4629      	mov	r1, r5
 8008980:	4638      	mov	r0, r7
 8008982:	f7ff ff6b 	bl	800885c <__ssputs_r>
 8008986:	3001      	adds	r0, #1
 8008988:	f000 80a7 	beq.w	8008ada <_svfiprintf_r+0x1c6>
 800898c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800898e:	445a      	add	r2, fp
 8008990:	9209      	str	r2, [sp, #36]	@ 0x24
 8008992:	f89a 3000 	ldrb.w	r3, [sl]
 8008996:	2b00      	cmp	r3, #0
 8008998:	f000 809f 	beq.w	8008ada <_svfiprintf_r+0x1c6>
 800899c:	2300      	movs	r3, #0
 800899e:	f04f 32ff 	mov.w	r2, #4294967295
 80089a2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80089a6:	f10a 0a01 	add.w	sl, sl, #1
 80089aa:	9304      	str	r3, [sp, #16]
 80089ac:	9307      	str	r3, [sp, #28]
 80089ae:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80089b2:	931a      	str	r3, [sp, #104]	@ 0x68
 80089b4:	4654      	mov	r4, sl
 80089b6:	2205      	movs	r2, #5
 80089b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80089bc:	484e      	ldr	r0, [pc, #312]	@ (8008af8 <_svfiprintf_r+0x1e4>)
 80089be:	f7f7 fc1f 	bl	8000200 <memchr>
 80089c2:	9a04      	ldr	r2, [sp, #16]
 80089c4:	b9d8      	cbnz	r0, 80089fe <_svfiprintf_r+0xea>
 80089c6:	06d0      	lsls	r0, r2, #27
 80089c8:	bf44      	itt	mi
 80089ca:	2320      	movmi	r3, #32
 80089cc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80089d0:	0711      	lsls	r1, r2, #28
 80089d2:	bf44      	itt	mi
 80089d4:	232b      	movmi	r3, #43	@ 0x2b
 80089d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80089da:	f89a 3000 	ldrb.w	r3, [sl]
 80089de:	2b2a      	cmp	r3, #42	@ 0x2a
 80089e0:	d015      	beq.n	8008a0e <_svfiprintf_r+0xfa>
 80089e2:	9a07      	ldr	r2, [sp, #28]
 80089e4:	4654      	mov	r4, sl
 80089e6:	2000      	movs	r0, #0
 80089e8:	f04f 0c0a 	mov.w	ip, #10
 80089ec:	4621      	mov	r1, r4
 80089ee:	f811 3b01 	ldrb.w	r3, [r1], #1
 80089f2:	3b30      	subs	r3, #48	@ 0x30
 80089f4:	2b09      	cmp	r3, #9
 80089f6:	d94b      	bls.n	8008a90 <_svfiprintf_r+0x17c>
 80089f8:	b1b0      	cbz	r0, 8008a28 <_svfiprintf_r+0x114>
 80089fa:	9207      	str	r2, [sp, #28]
 80089fc:	e014      	b.n	8008a28 <_svfiprintf_r+0x114>
 80089fe:	eba0 0308 	sub.w	r3, r0, r8
 8008a02:	fa09 f303 	lsl.w	r3, r9, r3
 8008a06:	4313      	orrs	r3, r2
 8008a08:	9304      	str	r3, [sp, #16]
 8008a0a:	46a2      	mov	sl, r4
 8008a0c:	e7d2      	b.n	80089b4 <_svfiprintf_r+0xa0>
 8008a0e:	9b03      	ldr	r3, [sp, #12]
 8008a10:	1d19      	adds	r1, r3, #4
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	9103      	str	r1, [sp, #12]
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	bfbb      	ittet	lt
 8008a1a:	425b      	neglt	r3, r3
 8008a1c:	f042 0202 	orrlt.w	r2, r2, #2
 8008a20:	9307      	strge	r3, [sp, #28]
 8008a22:	9307      	strlt	r3, [sp, #28]
 8008a24:	bfb8      	it	lt
 8008a26:	9204      	strlt	r2, [sp, #16]
 8008a28:	7823      	ldrb	r3, [r4, #0]
 8008a2a:	2b2e      	cmp	r3, #46	@ 0x2e
 8008a2c:	d10a      	bne.n	8008a44 <_svfiprintf_r+0x130>
 8008a2e:	7863      	ldrb	r3, [r4, #1]
 8008a30:	2b2a      	cmp	r3, #42	@ 0x2a
 8008a32:	d132      	bne.n	8008a9a <_svfiprintf_r+0x186>
 8008a34:	9b03      	ldr	r3, [sp, #12]
 8008a36:	1d1a      	adds	r2, r3, #4
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	9203      	str	r2, [sp, #12]
 8008a3c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008a40:	3402      	adds	r4, #2
 8008a42:	9305      	str	r3, [sp, #20]
 8008a44:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008b08 <_svfiprintf_r+0x1f4>
 8008a48:	7821      	ldrb	r1, [r4, #0]
 8008a4a:	2203      	movs	r2, #3
 8008a4c:	4650      	mov	r0, sl
 8008a4e:	f7f7 fbd7 	bl	8000200 <memchr>
 8008a52:	b138      	cbz	r0, 8008a64 <_svfiprintf_r+0x150>
 8008a54:	9b04      	ldr	r3, [sp, #16]
 8008a56:	eba0 000a 	sub.w	r0, r0, sl
 8008a5a:	2240      	movs	r2, #64	@ 0x40
 8008a5c:	4082      	lsls	r2, r0
 8008a5e:	4313      	orrs	r3, r2
 8008a60:	3401      	adds	r4, #1
 8008a62:	9304      	str	r3, [sp, #16]
 8008a64:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008a68:	4824      	ldr	r0, [pc, #144]	@ (8008afc <_svfiprintf_r+0x1e8>)
 8008a6a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008a6e:	2206      	movs	r2, #6
 8008a70:	f7f7 fbc6 	bl	8000200 <memchr>
 8008a74:	2800      	cmp	r0, #0
 8008a76:	d036      	beq.n	8008ae6 <_svfiprintf_r+0x1d2>
 8008a78:	4b21      	ldr	r3, [pc, #132]	@ (8008b00 <_svfiprintf_r+0x1ec>)
 8008a7a:	bb1b      	cbnz	r3, 8008ac4 <_svfiprintf_r+0x1b0>
 8008a7c:	9b03      	ldr	r3, [sp, #12]
 8008a7e:	3307      	adds	r3, #7
 8008a80:	f023 0307 	bic.w	r3, r3, #7
 8008a84:	3308      	adds	r3, #8
 8008a86:	9303      	str	r3, [sp, #12]
 8008a88:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a8a:	4433      	add	r3, r6
 8008a8c:	9309      	str	r3, [sp, #36]	@ 0x24
 8008a8e:	e76a      	b.n	8008966 <_svfiprintf_r+0x52>
 8008a90:	fb0c 3202 	mla	r2, ip, r2, r3
 8008a94:	460c      	mov	r4, r1
 8008a96:	2001      	movs	r0, #1
 8008a98:	e7a8      	b.n	80089ec <_svfiprintf_r+0xd8>
 8008a9a:	2300      	movs	r3, #0
 8008a9c:	3401      	adds	r4, #1
 8008a9e:	9305      	str	r3, [sp, #20]
 8008aa0:	4619      	mov	r1, r3
 8008aa2:	f04f 0c0a 	mov.w	ip, #10
 8008aa6:	4620      	mov	r0, r4
 8008aa8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008aac:	3a30      	subs	r2, #48	@ 0x30
 8008aae:	2a09      	cmp	r2, #9
 8008ab0:	d903      	bls.n	8008aba <_svfiprintf_r+0x1a6>
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	d0c6      	beq.n	8008a44 <_svfiprintf_r+0x130>
 8008ab6:	9105      	str	r1, [sp, #20]
 8008ab8:	e7c4      	b.n	8008a44 <_svfiprintf_r+0x130>
 8008aba:	fb0c 2101 	mla	r1, ip, r1, r2
 8008abe:	4604      	mov	r4, r0
 8008ac0:	2301      	movs	r3, #1
 8008ac2:	e7f0      	b.n	8008aa6 <_svfiprintf_r+0x192>
 8008ac4:	ab03      	add	r3, sp, #12
 8008ac6:	9300      	str	r3, [sp, #0]
 8008ac8:	462a      	mov	r2, r5
 8008aca:	4b0e      	ldr	r3, [pc, #56]	@ (8008b04 <_svfiprintf_r+0x1f0>)
 8008acc:	a904      	add	r1, sp, #16
 8008ace:	4638      	mov	r0, r7
 8008ad0:	f7fd fdca 	bl	8006668 <_printf_float>
 8008ad4:	1c42      	adds	r2, r0, #1
 8008ad6:	4606      	mov	r6, r0
 8008ad8:	d1d6      	bne.n	8008a88 <_svfiprintf_r+0x174>
 8008ada:	89ab      	ldrh	r3, [r5, #12]
 8008adc:	065b      	lsls	r3, r3, #25
 8008ade:	f53f af2d 	bmi.w	800893c <_svfiprintf_r+0x28>
 8008ae2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008ae4:	e72c      	b.n	8008940 <_svfiprintf_r+0x2c>
 8008ae6:	ab03      	add	r3, sp, #12
 8008ae8:	9300      	str	r3, [sp, #0]
 8008aea:	462a      	mov	r2, r5
 8008aec:	4b05      	ldr	r3, [pc, #20]	@ (8008b04 <_svfiprintf_r+0x1f0>)
 8008aee:	a904      	add	r1, sp, #16
 8008af0:	4638      	mov	r0, r7
 8008af2:	f7fe f851 	bl	8006b98 <_printf_i>
 8008af6:	e7ed      	b.n	8008ad4 <_svfiprintf_r+0x1c0>
 8008af8:	080099f8 	.word	0x080099f8
 8008afc:	08009a02 	.word	0x08009a02
 8008b00:	08006669 	.word	0x08006669
 8008b04:	0800885d 	.word	0x0800885d
 8008b08:	080099fe 	.word	0x080099fe

08008b0c <__sflush_r>:
 8008b0c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008b10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008b14:	0716      	lsls	r6, r2, #28
 8008b16:	4605      	mov	r5, r0
 8008b18:	460c      	mov	r4, r1
 8008b1a:	d454      	bmi.n	8008bc6 <__sflush_r+0xba>
 8008b1c:	684b      	ldr	r3, [r1, #4]
 8008b1e:	2b00      	cmp	r3, #0
 8008b20:	dc02      	bgt.n	8008b28 <__sflush_r+0x1c>
 8008b22:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008b24:	2b00      	cmp	r3, #0
 8008b26:	dd48      	ble.n	8008bba <__sflush_r+0xae>
 8008b28:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008b2a:	2e00      	cmp	r6, #0
 8008b2c:	d045      	beq.n	8008bba <__sflush_r+0xae>
 8008b2e:	2300      	movs	r3, #0
 8008b30:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008b34:	682f      	ldr	r7, [r5, #0]
 8008b36:	6a21      	ldr	r1, [r4, #32]
 8008b38:	602b      	str	r3, [r5, #0]
 8008b3a:	d030      	beq.n	8008b9e <__sflush_r+0x92>
 8008b3c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008b3e:	89a3      	ldrh	r3, [r4, #12]
 8008b40:	0759      	lsls	r1, r3, #29
 8008b42:	d505      	bpl.n	8008b50 <__sflush_r+0x44>
 8008b44:	6863      	ldr	r3, [r4, #4]
 8008b46:	1ad2      	subs	r2, r2, r3
 8008b48:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008b4a:	b10b      	cbz	r3, 8008b50 <__sflush_r+0x44>
 8008b4c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008b4e:	1ad2      	subs	r2, r2, r3
 8008b50:	2300      	movs	r3, #0
 8008b52:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008b54:	6a21      	ldr	r1, [r4, #32]
 8008b56:	4628      	mov	r0, r5
 8008b58:	47b0      	blx	r6
 8008b5a:	1c43      	adds	r3, r0, #1
 8008b5c:	89a3      	ldrh	r3, [r4, #12]
 8008b5e:	d106      	bne.n	8008b6e <__sflush_r+0x62>
 8008b60:	6829      	ldr	r1, [r5, #0]
 8008b62:	291d      	cmp	r1, #29
 8008b64:	d82b      	bhi.n	8008bbe <__sflush_r+0xb2>
 8008b66:	4a2a      	ldr	r2, [pc, #168]	@ (8008c10 <__sflush_r+0x104>)
 8008b68:	40ca      	lsrs	r2, r1
 8008b6a:	07d6      	lsls	r6, r2, #31
 8008b6c:	d527      	bpl.n	8008bbe <__sflush_r+0xb2>
 8008b6e:	2200      	movs	r2, #0
 8008b70:	6062      	str	r2, [r4, #4]
 8008b72:	04d9      	lsls	r1, r3, #19
 8008b74:	6922      	ldr	r2, [r4, #16]
 8008b76:	6022      	str	r2, [r4, #0]
 8008b78:	d504      	bpl.n	8008b84 <__sflush_r+0x78>
 8008b7a:	1c42      	adds	r2, r0, #1
 8008b7c:	d101      	bne.n	8008b82 <__sflush_r+0x76>
 8008b7e:	682b      	ldr	r3, [r5, #0]
 8008b80:	b903      	cbnz	r3, 8008b84 <__sflush_r+0x78>
 8008b82:	6560      	str	r0, [r4, #84]	@ 0x54
 8008b84:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008b86:	602f      	str	r7, [r5, #0]
 8008b88:	b1b9      	cbz	r1, 8008bba <__sflush_r+0xae>
 8008b8a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008b8e:	4299      	cmp	r1, r3
 8008b90:	d002      	beq.n	8008b98 <__sflush_r+0x8c>
 8008b92:	4628      	mov	r0, r5
 8008b94:	f7ff f9e8 	bl	8007f68 <_free_r>
 8008b98:	2300      	movs	r3, #0
 8008b9a:	6363      	str	r3, [r4, #52]	@ 0x34
 8008b9c:	e00d      	b.n	8008bba <__sflush_r+0xae>
 8008b9e:	2301      	movs	r3, #1
 8008ba0:	4628      	mov	r0, r5
 8008ba2:	47b0      	blx	r6
 8008ba4:	4602      	mov	r2, r0
 8008ba6:	1c50      	adds	r0, r2, #1
 8008ba8:	d1c9      	bne.n	8008b3e <__sflush_r+0x32>
 8008baa:	682b      	ldr	r3, [r5, #0]
 8008bac:	2b00      	cmp	r3, #0
 8008bae:	d0c6      	beq.n	8008b3e <__sflush_r+0x32>
 8008bb0:	2b1d      	cmp	r3, #29
 8008bb2:	d001      	beq.n	8008bb8 <__sflush_r+0xac>
 8008bb4:	2b16      	cmp	r3, #22
 8008bb6:	d11e      	bne.n	8008bf6 <__sflush_r+0xea>
 8008bb8:	602f      	str	r7, [r5, #0]
 8008bba:	2000      	movs	r0, #0
 8008bbc:	e022      	b.n	8008c04 <__sflush_r+0xf8>
 8008bbe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008bc2:	b21b      	sxth	r3, r3
 8008bc4:	e01b      	b.n	8008bfe <__sflush_r+0xf2>
 8008bc6:	690f      	ldr	r7, [r1, #16]
 8008bc8:	2f00      	cmp	r7, #0
 8008bca:	d0f6      	beq.n	8008bba <__sflush_r+0xae>
 8008bcc:	0793      	lsls	r3, r2, #30
 8008bce:	680e      	ldr	r6, [r1, #0]
 8008bd0:	bf08      	it	eq
 8008bd2:	694b      	ldreq	r3, [r1, #20]
 8008bd4:	600f      	str	r7, [r1, #0]
 8008bd6:	bf18      	it	ne
 8008bd8:	2300      	movne	r3, #0
 8008bda:	eba6 0807 	sub.w	r8, r6, r7
 8008bde:	608b      	str	r3, [r1, #8]
 8008be0:	f1b8 0f00 	cmp.w	r8, #0
 8008be4:	dde9      	ble.n	8008bba <__sflush_r+0xae>
 8008be6:	6a21      	ldr	r1, [r4, #32]
 8008be8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008bea:	4643      	mov	r3, r8
 8008bec:	463a      	mov	r2, r7
 8008bee:	4628      	mov	r0, r5
 8008bf0:	47b0      	blx	r6
 8008bf2:	2800      	cmp	r0, #0
 8008bf4:	dc08      	bgt.n	8008c08 <__sflush_r+0xfc>
 8008bf6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008bfa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008bfe:	81a3      	strh	r3, [r4, #12]
 8008c00:	f04f 30ff 	mov.w	r0, #4294967295
 8008c04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008c08:	4407      	add	r7, r0
 8008c0a:	eba8 0800 	sub.w	r8, r8, r0
 8008c0e:	e7e7      	b.n	8008be0 <__sflush_r+0xd4>
 8008c10:	20400001 	.word	0x20400001

08008c14 <_fflush_r>:
 8008c14:	b538      	push	{r3, r4, r5, lr}
 8008c16:	690b      	ldr	r3, [r1, #16]
 8008c18:	4605      	mov	r5, r0
 8008c1a:	460c      	mov	r4, r1
 8008c1c:	b913      	cbnz	r3, 8008c24 <_fflush_r+0x10>
 8008c1e:	2500      	movs	r5, #0
 8008c20:	4628      	mov	r0, r5
 8008c22:	bd38      	pop	{r3, r4, r5, pc}
 8008c24:	b118      	cbz	r0, 8008c2e <_fflush_r+0x1a>
 8008c26:	6a03      	ldr	r3, [r0, #32]
 8008c28:	b90b      	cbnz	r3, 8008c2e <_fflush_r+0x1a>
 8008c2a:	f7fe f95f 	bl	8006eec <__sinit>
 8008c2e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008c32:	2b00      	cmp	r3, #0
 8008c34:	d0f3      	beq.n	8008c1e <_fflush_r+0xa>
 8008c36:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008c38:	07d0      	lsls	r0, r2, #31
 8008c3a:	d404      	bmi.n	8008c46 <_fflush_r+0x32>
 8008c3c:	0599      	lsls	r1, r3, #22
 8008c3e:	d402      	bmi.n	8008c46 <_fflush_r+0x32>
 8008c40:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008c42:	f7fe fb18 	bl	8007276 <__retarget_lock_acquire_recursive>
 8008c46:	4628      	mov	r0, r5
 8008c48:	4621      	mov	r1, r4
 8008c4a:	f7ff ff5f 	bl	8008b0c <__sflush_r>
 8008c4e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008c50:	07da      	lsls	r2, r3, #31
 8008c52:	4605      	mov	r5, r0
 8008c54:	d4e4      	bmi.n	8008c20 <_fflush_r+0xc>
 8008c56:	89a3      	ldrh	r3, [r4, #12]
 8008c58:	059b      	lsls	r3, r3, #22
 8008c5a:	d4e1      	bmi.n	8008c20 <_fflush_r+0xc>
 8008c5c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008c5e:	f7fe fb0b 	bl	8007278 <__retarget_lock_release_recursive>
 8008c62:	e7dd      	b.n	8008c20 <_fflush_r+0xc>

08008c64 <fiprintf>:
 8008c64:	b40e      	push	{r1, r2, r3}
 8008c66:	b503      	push	{r0, r1, lr}
 8008c68:	4601      	mov	r1, r0
 8008c6a:	ab03      	add	r3, sp, #12
 8008c6c:	4805      	ldr	r0, [pc, #20]	@ (8008c84 <fiprintf+0x20>)
 8008c6e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008c72:	6800      	ldr	r0, [r0, #0]
 8008c74:	9301      	str	r3, [sp, #4]
 8008c76:	f000 f8d1 	bl	8008e1c <_vfiprintf_r>
 8008c7a:	b002      	add	sp, #8
 8008c7c:	f85d eb04 	ldr.w	lr, [sp], #4
 8008c80:	b003      	add	sp, #12
 8008c82:	4770      	bx	lr
 8008c84:	20000058 	.word	0x20000058

08008c88 <memmove>:
 8008c88:	4288      	cmp	r0, r1
 8008c8a:	b510      	push	{r4, lr}
 8008c8c:	eb01 0402 	add.w	r4, r1, r2
 8008c90:	d902      	bls.n	8008c98 <memmove+0x10>
 8008c92:	4284      	cmp	r4, r0
 8008c94:	4623      	mov	r3, r4
 8008c96:	d807      	bhi.n	8008ca8 <memmove+0x20>
 8008c98:	1e43      	subs	r3, r0, #1
 8008c9a:	42a1      	cmp	r1, r4
 8008c9c:	d008      	beq.n	8008cb0 <memmove+0x28>
 8008c9e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008ca2:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008ca6:	e7f8      	b.n	8008c9a <memmove+0x12>
 8008ca8:	4402      	add	r2, r0
 8008caa:	4601      	mov	r1, r0
 8008cac:	428a      	cmp	r2, r1
 8008cae:	d100      	bne.n	8008cb2 <memmove+0x2a>
 8008cb0:	bd10      	pop	{r4, pc}
 8008cb2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008cb6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008cba:	e7f7      	b.n	8008cac <memmove+0x24>

08008cbc <_sbrk_r>:
 8008cbc:	b538      	push	{r3, r4, r5, lr}
 8008cbe:	4d06      	ldr	r5, [pc, #24]	@ (8008cd8 <_sbrk_r+0x1c>)
 8008cc0:	2300      	movs	r3, #0
 8008cc2:	4604      	mov	r4, r0
 8008cc4:	4608      	mov	r0, r1
 8008cc6:	602b      	str	r3, [r5, #0]
 8008cc8:	f7f9 fa8c 	bl	80021e4 <_sbrk>
 8008ccc:	1c43      	adds	r3, r0, #1
 8008cce:	d102      	bne.n	8008cd6 <_sbrk_r+0x1a>
 8008cd0:	682b      	ldr	r3, [r5, #0]
 8008cd2:	b103      	cbz	r3, 8008cd6 <_sbrk_r+0x1a>
 8008cd4:	6023      	str	r3, [r4, #0]
 8008cd6:	bd38      	pop	{r3, r4, r5, pc}
 8008cd8:	20000624 	.word	0x20000624

08008cdc <memcpy>:
 8008cdc:	440a      	add	r2, r1
 8008cde:	4291      	cmp	r1, r2
 8008ce0:	f100 33ff 	add.w	r3, r0, #4294967295
 8008ce4:	d100      	bne.n	8008ce8 <memcpy+0xc>
 8008ce6:	4770      	bx	lr
 8008ce8:	b510      	push	{r4, lr}
 8008cea:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008cee:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008cf2:	4291      	cmp	r1, r2
 8008cf4:	d1f9      	bne.n	8008cea <memcpy+0xe>
 8008cf6:	bd10      	pop	{r4, pc}

08008cf8 <abort>:
 8008cf8:	b508      	push	{r3, lr}
 8008cfa:	2006      	movs	r0, #6
 8008cfc:	f000 fa62 	bl	80091c4 <raise>
 8008d00:	2001      	movs	r0, #1
 8008d02:	f7f9 f9f7 	bl	80020f4 <_exit>

08008d06 <_calloc_r>:
 8008d06:	b570      	push	{r4, r5, r6, lr}
 8008d08:	fba1 5402 	umull	r5, r4, r1, r2
 8008d0c:	b934      	cbnz	r4, 8008d1c <_calloc_r+0x16>
 8008d0e:	4629      	mov	r1, r5
 8008d10:	f7ff f99e 	bl	8008050 <_malloc_r>
 8008d14:	4606      	mov	r6, r0
 8008d16:	b928      	cbnz	r0, 8008d24 <_calloc_r+0x1e>
 8008d18:	4630      	mov	r0, r6
 8008d1a:	bd70      	pop	{r4, r5, r6, pc}
 8008d1c:	220c      	movs	r2, #12
 8008d1e:	6002      	str	r2, [r0, #0]
 8008d20:	2600      	movs	r6, #0
 8008d22:	e7f9      	b.n	8008d18 <_calloc_r+0x12>
 8008d24:	462a      	mov	r2, r5
 8008d26:	4621      	mov	r1, r4
 8008d28:	f7fe f9cc 	bl	80070c4 <memset>
 8008d2c:	e7f4      	b.n	8008d18 <_calloc_r+0x12>

08008d2e <__ascii_mbtowc>:
 8008d2e:	b082      	sub	sp, #8
 8008d30:	b901      	cbnz	r1, 8008d34 <__ascii_mbtowc+0x6>
 8008d32:	a901      	add	r1, sp, #4
 8008d34:	b142      	cbz	r2, 8008d48 <__ascii_mbtowc+0x1a>
 8008d36:	b14b      	cbz	r3, 8008d4c <__ascii_mbtowc+0x1e>
 8008d38:	7813      	ldrb	r3, [r2, #0]
 8008d3a:	600b      	str	r3, [r1, #0]
 8008d3c:	7812      	ldrb	r2, [r2, #0]
 8008d3e:	1e10      	subs	r0, r2, #0
 8008d40:	bf18      	it	ne
 8008d42:	2001      	movne	r0, #1
 8008d44:	b002      	add	sp, #8
 8008d46:	4770      	bx	lr
 8008d48:	4610      	mov	r0, r2
 8008d4a:	e7fb      	b.n	8008d44 <__ascii_mbtowc+0x16>
 8008d4c:	f06f 0001 	mvn.w	r0, #1
 8008d50:	e7f8      	b.n	8008d44 <__ascii_mbtowc+0x16>

08008d52 <_realloc_r>:
 8008d52:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008d56:	4607      	mov	r7, r0
 8008d58:	4614      	mov	r4, r2
 8008d5a:	460d      	mov	r5, r1
 8008d5c:	b921      	cbnz	r1, 8008d68 <_realloc_r+0x16>
 8008d5e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008d62:	4611      	mov	r1, r2
 8008d64:	f7ff b974 	b.w	8008050 <_malloc_r>
 8008d68:	b92a      	cbnz	r2, 8008d76 <_realloc_r+0x24>
 8008d6a:	f7ff f8fd 	bl	8007f68 <_free_r>
 8008d6e:	4625      	mov	r5, r4
 8008d70:	4628      	mov	r0, r5
 8008d72:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008d76:	f000 fa41 	bl	80091fc <_malloc_usable_size_r>
 8008d7a:	4284      	cmp	r4, r0
 8008d7c:	4606      	mov	r6, r0
 8008d7e:	d802      	bhi.n	8008d86 <_realloc_r+0x34>
 8008d80:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008d84:	d8f4      	bhi.n	8008d70 <_realloc_r+0x1e>
 8008d86:	4621      	mov	r1, r4
 8008d88:	4638      	mov	r0, r7
 8008d8a:	f7ff f961 	bl	8008050 <_malloc_r>
 8008d8e:	4680      	mov	r8, r0
 8008d90:	b908      	cbnz	r0, 8008d96 <_realloc_r+0x44>
 8008d92:	4645      	mov	r5, r8
 8008d94:	e7ec      	b.n	8008d70 <_realloc_r+0x1e>
 8008d96:	42b4      	cmp	r4, r6
 8008d98:	4622      	mov	r2, r4
 8008d9a:	4629      	mov	r1, r5
 8008d9c:	bf28      	it	cs
 8008d9e:	4632      	movcs	r2, r6
 8008da0:	f7ff ff9c 	bl	8008cdc <memcpy>
 8008da4:	4629      	mov	r1, r5
 8008da6:	4638      	mov	r0, r7
 8008da8:	f7ff f8de 	bl	8007f68 <_free_r>
 8008dac:	e7f1      	b.n	8008d92 <_realloc_r+0x40>

08008dae <__ascii_wctomb>:
 8008dae:	4603      	mov	r3, r0
 8008db0:	4608      	mov	r0, r1
 8008db2:	b141      	cbz	r1, 8008dc6 <__ascii_wctomb+0x18>
 8008db4:	2aff      	cmp	r2, #255	@ 0xff
 8008db6:	d904      	bls.n	8008dc2 <__ascii_wctomb+0x14>
 8008db8:	228a      	movs	r2, #138	@ 0x8a
 8008dba:	601a      	str	r2, [r3, #0]
 8008dbc:	f04f 30ff 	mov.w	r0, #4294967295
 8008dc0:	4770      	bx	lr
 8008dc2:	700a      	strb	r2, [r1, #0]
 8008dc4:	2001      	movs	r0, #1
 8008dc6:	4770      	bx	lr

08008dc8 <__sfputc_r>:
 8008dc8:	6893      	ldr	r3, [r2, #8]
 8008dca:	3b01      	subs	r3, #1
 8008dcc:	2b00      	cmp	r3, #0
 8008dce:	b410      	push	{r4}
 8008dd0:	6093      	str	r3, [r2, #8]
 8008dd2:	da08      	bge.n	8008de6 <__sfputc_r+0x1e>
 8008dd4:	6994      	ldr	r4, [r2, #24]
 8008dd6:	42a3      	cmp	r3, r4
 8008dd8:	db01      	blt.n	8008dde <__sfputc_r+0x16>
 8008dda:	290a      	cmp	r1, #10
 8008ddc:	d103      	bne.n	8008de6 <__sfputc_r+0x1e>
 8008dde:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008de2:	f000 b933 	b.w	800904c <__swbuf_r>
 8008de6:	6813      	ldr	r3, [r2, #0]
 8008de8:	1c58      	adds	r0, r3, #1
 8008dea:	6010      	str	r0, [r2, #0]
 8008dec:	7019      	strb	r1, [r3, #0]
 8008dee:	4608      	mov	r0, r1
 8008df0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008df4:	4770      	bx	lr

08008df6 <__sfputs_r>:
 8008df6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008df8:	4606      	mov	r6, r0
 8008dfa:	460f      	mov	r7, r1
 8008dfc:	4614      	mov	r4, r2
 8008dfe:	18d5      	adds	r5, r2, r3
 8008e00:	42ac      	cmp	r4, r5
 8008e02:	d101      	bne.n	8008e08 <__sfputs_r+0x12>
 8008e04:	2000      	movs	r0, #0
 8008e06:	e007      	b.n	8008e18 <__sfputs_r+0x22>
 8008e08:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008e0c:	463a      	mov	r2, r7
 8008e0e:	4630      	mov	r0, r6
 8008e10:	f7ff ffda 	bl	8008dc8 <__sfputc_r>
 8008e14:	1c43      	adds	r3, r0, #1
 8008e16:	d1f3      	bne.n	8008e00 <__sfputs_r+0xa>
 8008e18:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008e1c <_vfiprintf_r>:
 8008e1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e20:	460d      	mov	r5, r1
 8008e22:	b09d      	sub	sp, #116	@ 0x74
 8008e24:	4614      	mov	r4, r2
 8008e26:	4698      	mov	r8, r3
 8008e28:	4606      	mov	r6, r0
 8008e2a:	b118      	cbz	r0, 8008e34 <_vfiprintf_r+0x18>
 8008e2c:	6a03      	ldr	r3, [r0, #32]
 8008e2e:	b90b      	cbnz	r3, 8008e34 <_vfiprintf_r+0x18>
 8008e30:	f7fe f85c 	bl	8006eec <__sinit>
 8008e34:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008e36:	07d9      	lsls	r1, r3, #31
 8008e38:	d405      	bmi.n	8008e46 <_vfiprintf_r+0x2a>
 8008e3a:	89ab      	ldrh	r3, [r5, #12]
 8008e3c:	059a      	lsls	r2, r3, #22
 8008e3e:	d402      	bmi.n	8008e46 <_vfiprintf_r+0x2a>
 8008e40:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008e42:	f7fe fa18 	bl	8007276 <__retarget_lock_acquire_recursive>
 8008e46:	89ab      	ldrh	r3, [r5, #12]
 8008e48:	071b      	lsls	r3, r3, #28
 8008e4a:	d501      	bpl.n	8008e50 <_vfiprintf_r+0x34>
 8008e4c:	692b      	ldr	r3, [r5, #16]
 8008e4e:	b99b      	cbnz	r3, 8008e78 <_vfiprintf_r+0x5c>
 8008e50:	4629      	mov	r1, r5
 8008e52:	4630      	mov	r0, r6
 8008e54:	f000 f938 	bl	80090c8 <__swsetup_r>
 8008e58:	b170      	cbz	r0, 8008e78 <_vfiprintf_r+0x5c>
 8008e5a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008e5c:	07dc      	lsls	r4, r3, #31
 8008e5e:	d504      	bpl.n	8008e6a <_vfiprintf_r+0x4e>
 8008e60:	f04f 30ff 	mov.w	r0, #4294967295
 8008e64:	b01d      	add	sp, #116	@ 0x74
 8008e66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e6a:	89ab      	ldrh	r3, [r5, #12]
 8008e6c:	0598      	lsls	r0, r3, #22
 8008e6e:	d4f7      	bmi.n	8008e60 <_vfiprintf_r+0x44>
 8008e70:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008e72:	f7fe fa01 	bl	8007278 <__retarget_lock_release_recursive>
 8008e76:	e7f3      	b.n	8008e60 <_vfiprintf_r+0x44>
 8008e78:	2300      	movs	r3, #0
 8008e7a:	9309      	str	r3, [sp, #36]	@ 0x24
 8008e7c:	2320      	movs	r3, #32
 8008e7e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008e82:	f8cd 800c 	str.w	r8, [sp, #12]
 8008e86:	2330      	movs	r3, #48	@ 0x30
 8008e88:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009038 <_vfiprintf_r+0x21c>
 8008e8c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008e90:	f04f 0901 	mov.w	r9, #1
 8008e94:	4623      	mov	r3, r4
 8008e96:	469a      	mov	sl, r3
 8008e98:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008e9c:	b10a      	cbz	r2, 8008ea2 <_vfiprintf_r+0x86>
 8008e9e:	2a25      	cmp	r2, #37	@ 0x25
 8008ea0:	d1f9      	bne.n	8008e96 <_vfiprintf_r+0x7a>
 8008ea2:	ebba 0b04 	subs.w	fp, sl, r4
 8008ea6:	d00b      	beq.n	8008ec0 <_vfiprintf_r+0xa4>
 8008ea8:	465b      	mov	r3, fp
 8008eaa:	4622      	mov	r2, r4
 8008eac:	4629      	mov	r1, r5
 8008eae:	4630      	mov	r0, r6
 8008eb0:	f7ff ffa1 	bl	8008df6 <__sfputs_r>
 8008eb4:	3001      	adds	r0, #1
 8008eb6:	f000 80a7 	beq.w	8009008 <_vfiprintf_r+0x1ec>
 8008eba:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008ebc:	445a      	add	r2, fp
 8008ebe:	9209      	str	r2, [sp, #36]	@ 0x24
 8008ec0:	f89a 3000 	ldrb.w	r3, [sl]
 8008ec4:	2b00      	cmp	r3, #0
 8008ec6:	f000 809f 	beq.w	8009008 <_vfiprintf_r+0x1ec>
 8008eca:	2300      	movs	r3, #0
 8008ecc:	f04f 32ff 	mov.w	r2, #4294967295
 8008ed0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008ed4:	f10a 0a01 	add.w	sl, sl, #1
 8008ed8:	9304      	str	r3, [sp, #16]
 8008eda:	9307      	str	r3, [sp, #28]
 8008edc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008ee0:	931a      	str	r3, [sp, #104]	@ 0x68
 8008ee2:	4654      	mov	r4, sl
 8008ee4:	2205      	movs	r2, #5
 8008ee6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008eea:	4853      	ldr	r0, [pc, #332]	@ (8009038 <_vfiprintf_r+0x21c>)
 8008eec:	f7f7 f988 	bl	8000200 <memchr>
 8008ef0:	9a04      	ldr	r2, [sp, #16]
 8008ef2:	b9d8      	cbnz	r0, 8008f2c <_vfiprintf_r+0x110>
 8008ef4:	06d1      	lsls	r1, r2, #27
 8008ef6:	bf44      	itt	mi
 8008ef8:	2320      	movmi	r3, #32
 8008efa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008efe:	0713      	lsls	r3, r2, #28
 8008f00:	bf44      	itt	mi
 8008f02:	232b      	movmi	r3, #43	@ 0x2b
 8008f04:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008f08:	f89a 3000 	ldrb.w	r3, [sl]
 8008f0c:	2b2a      	cmp	r3, #42	@ 0x2a
 8008f0e:	d015      	beq.n	8008f3c <_vfiprintf_r+0x120>
 8008f10:	9a07      	ldr	r2, [sp, #28]
 8008f12:	4654      	mov	r4, sl
 8008f14:	2000      	movs	r0, #0
 8008f16:	f04f 0c0a 	mov.w	ip, #10
 8008f1a:	4621      	mov	r1, r4
 8008f1c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008f20:	3b30      	subs	r3, #48	@ 0x30
 8008f22:	2b09      	cmp	r3, #9
 8008f24:	d94b      	bls.n	8008fbe <_vfiprintf_r+0x1a2>
 8008f26:	b1b0      	cbz	r0, 8008f56 <_vfiprintf_r+0x13a>
 8008f28:	9207      	str	r2, [sp, #28]
 8008f2a:	e014      	b.n	8008f56 <_vfiprintf_r+0x13a>
 8008f2c:	eba0 0308 	sub.w	r3, r0, r8
 8008f30:	fa09 f303 	lsl.w	r3, r9, r3
 8008f34:	4313      	orrs	r3, r2
 8008f36:	9304      	str	r3, [sp, #16]
 8008f38:	46a2      	mov	sl, r4
 8008f3a:	e7d2      	b.n	8008ee2 <_vfiprintf_r+0xc6>
 8008f3c:	9b03      	ldr	r3, [sp, #12]
 8008f3e:	1d19      	adds	r1, r3, #4
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	9103      	str	r1, [sp, #12]
 8008f44:	2b00      	cmp	r3, #0
 8008f46:	bfbb      	ittet	lt
 8008f48:	425b      	neglt	r3, r3
 8008f4a:	f042 0202 	orrlt.w	r2, r2, #2
 8008f4e:	9307      	strge	r3, [sp, #28]
 8008f50:	9307      	strlt	r3, [sp, #28]
 8008f52:	bfb8      	it	lt
 8008f54:	9204      	strlt	r2, [sp, #16]
 8008f56:	7823      	ldrb	r3, [r4, #0]
 8008f58:	2b2e      	cmp	r3, #46	@ 0x2e
 8008f5a:	d10a      	bne.n	8008f72 <_vfiprintf_r+0x156>
 8008f5c:	7863      	ldrb	r3, [r4, #1]
 8008f5e:	2b2a      	cmp	r3, #42	@ 0x2a
 8008f60:	d132      	bne.n	8008fc8 <_vfiprintf_r+0x1ac>
 8008f62:	9b03      	ldr	r3, [sp, #12]
 8008f64:	1d1a      	adds	r2, r3, #4
 8008f66:	681b      	ldr	r3, [r3, #0]
 8008f68:	9203      	str	r2, [sp, #12]
 8008f6a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008f6e:	3402      	adds	r4, #2
 8008f70:	9305      	str	r3, [sp, #20]
 8008f72:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009048 <_vfiprintf_r+0x22c>
 8008f76:	7821      	ldrb	r1, [r4, #0]
 8008f78:	2203      	movs	r2, #3
 8008f7a:	4650      	mov	r0, sl
 8008f7c:	f7f7 f940 	bl	8000200 <memchr>
 8008f80:	b138      	cbz	r0, 8008f92 <_vfiprintf_r+0x176>
 8008f82:	9b04      	ldr	r3, [sp, #16]
 8008f84:	eba0 000a 	sub.w	r0, r0, sl
 8008f88:	2240      	movs	r2, #64	@ 0x40
 8008f8a:	4082      	lsls	r2, r0
 8008f8c:	4313      	orrs	r3, r2
 8008f8e:	3401      	adds	r4, #1
 8008f90:	9304      	str	r3, [sp, #16]
 8008f92:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008f96:	4829      	ldr	r0, [pc, #164]	@ (800903c <_vfiprintf_r+0x220>)
 8008f98:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008f9c:	2206      	movs	r2, #6
 8008f9e:	f7f7 f92f 	bl	8000200 <memchr>
 8008fa2:	2800      	cmp	r0, #0
 8008fa4:	d03f      	beq.n	8009026 <_vfiprintf_r+0x20a>
 8008fa6:	4b26      	ldr	r3, [pc, #152]	@ (8009040 <_vfiprintf_r+0x224>)
 8008fa8:	bb1b      	cbnz	r3, 8008ff2 <_vfiprintf_r+0x1d6>
 8008faa:	9b03      	ldr	r3, [sp, #12]
 8008fac:	3307      	adds	r3, #7
 8008fae:	f023 0307 	bic.w	r3, r3, #7
 8008fb2:	3308      	adds	r3, #8
 8008fb4:	9303      	str	r3, [sp, #12]
 8008fb6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008fb8:	443b      	add	r3, r7
 8008fba:	9309      	str	r3, [sp, #36]	@ 0x24
 8008fbc:	e76a      	b.n	8008e94 <_vfiprintf_r+0x78>
 8008fbe:	fb0c 3202 	mla	r2, ip, r2, r3
 8008fc2:	460c      	mov	r4, r1
 8008fc4:	2001      	movs	r0, #1
 8008fc6:	e7a8      	b.n	8008f1a <_vfiprintf_r+0xfe>
 8008fc8:	2300      	movs	r3, #0
 8008fca:	3401      	adds	r4, #1
 8008fcc:	9305      	str	r3, [sp, #20]
 8008fce:	4619      	mov	r1, r3
 8008fd0:	f04f 0c0a 	mov.w	ip, #10
 8008fd4:	4620      	mov	r0, r4
 8008fd6:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008fda:	3a30      	subs	r2, #48	@ 0x30
 8008fdc:	2a09      	cmp	r2, #9
 8008fde:	d903      	bls.n	8008fe8 <_vfiprintf_r+0x1cc>
 8008fe0:	2b00      	cmp	r3, #0
 8008fe2:	d0c6      	beq.n	8008f72 <_vfiprintf_r+0x156>
 8008fe4:	9105      	str	r1, [sp, #20]
 8008fe6:	e7c4      	b.n	8008f72 <_vfiprintf_r+0x156>
 8008fe8:	fb0c 2101 	mla	r1, ip, r1, r2
 8008fec:	4604      	mov	r4, r0
 8008fee:	2301      	movs	r3, #1
 8008ff0:	e7f0      	b.n	8008fd4 <_vfiprintf_r+0x1b8>
 8008ff2:	ab03      	add	r3, sp, #12
 8008ff4:	9300      	str	r3, [sp, #0]
 8008ff6:	462a      	mov	r2, r5
 8008ff8:	4b12      	ldr	r3, [pc, #72]	@ (8009044 <_vfiprintf_r+0x228>)
 8008ffa:	a904      	add	r1, sp, #16
 8008ffc:	4630      	mov	r0, r6
 8008ffe:	f7fd fb33 	bl	8006668 <_printf_float>
 8009002:	4607      	mov	r7, r0
 8009004:	1c78      	adds	r0, r7, #1
 8009006:	d1d6      	bne.n	8008fb6 <_vfiprintf_r+0x19a>
 8009008:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800900a:	07d9      	lsls	r1, r3, #31
 800900c:	d405      	bmi.n	800901a <_vfiprintf_r+0x1fe>
 800900e:	89ab      	ldrh	r3, [r5, #12]
 8009010:	059a      	lsls	r2, r3, #22
 8009012:	d402      	bmi.n	800901a <_vfiprintf_r+0x1fe>
 8009014:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009016:	f7fe f92f 	bl	8007278 <__retarget_lock_release_recursive>
 800901a:	89ab      	ldrh	r3, [r5, #12]
 800901c:	065b      	lsls	r3, r3, #25
 800901e:	f53f af1f 	bmi.w	8008e60 <_vfiprintf_r+0x44>
 8009022:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009024:	e71e      	b.n	8008e64 <_vfiprintf_r+0x48>
 8009026:	ab03      	add	r3, sp, #12
 8009028:	9300      	str	r3, [sp, #0]
 800902a:	462a      	mov	r2, r5
 800902c:	4b05      	ldr	r3, [pc, #20]	@ (8009044 <_vfiprintf_r+0x228>)
 800902e:	a904      	add	r1, sp, #16
 8009030:	4630      	mov	r0, r6
 8009032:	f7fd fdb1 	bl	8006b98 <_printf_i>
 8009036:	e7e4      	b.n	8009002 <_vfiprintf_r+0x1e6>
 8009038:	080099f8 	.word	0x080099f8
 800903c:	08009a02 	.word	0x08009a02
 8009040:	08006669 	.word	0x08006669
 8009044:	08008df7 	.word	0x08008df7
 8009048:	080099fe 	.word	0x080099fe

0800904c <__swbuf_r>:
 800904c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800904e:	460e      	mov	r6, r1
 8009050:	4614      	mov	r4, r2
 8009052:	4605      	mov	r5, r0
 8009054:	b118      	cbz	r0, 800905e <__swbuf_r+0x12>
 8009056:	6a03      	ldr	r3, [r0, #32]
 8009058:	b90b      	cbnz	r3, 800905e <__swbuf_r+0x12>
 800905a:	f7fd ff47 	bl	8006eec <__sinit>
 800905e:	69a3      	ldr	r3, [r4, #24]
 8009060:	60a3      	str	r3, [r4, #8]
 8009062:	89a3      	ldrh	r3, [r4, #12]
 8009064:	071a      	lsls	r2, r3, #28
 8009066:	d501      	bpl.n	800906c <__swbuf_r+0x20>
 8009068:	6923      	ldr	r3, [r4, #16]
 800906a:	b943      	cbnz	r3, 800907e <__swbuf_r+0x32>
 800906c:	4621      	mov	r1, r4
 800906e:	4628      	mov	r0, r5
 8009070:	f000 f82a 	bl	80090c8 <__swsetup_r>
 8009074:	b118      	cbz	r0, 800907e <__swbuf_r+0x32>
 8009076:	f04f 37ff 	mov.w	r7, #4294967295
 800907a:	4638      	mov	r0, r7
 800907c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800907e:	6823      	ldr	r3, [r4, #0]
 8009080:	6922      	ldr	r2, [r4, #16]
 8009082:	1a98      	subs	r0, r3, r2
 8009084:	6963      	ldr	r3, [r4, #20]
 8009086:	b2f6      	uxtb	r6, r6
 8009088:	4283      	cmp	r3, r0
 800908a:	4637      	mov	r7, r6
 800908c:	dc05      	bgt.n	800909a <__swbuf_r+0x4e>
 800908e:	4621      	mov	r1, r4
 8009090:	4628      	mov	r0, r5
 8009092:	f7ff fdbf 	bl	8008c14 <_fflush_r>
 8009096:	2800      	cmp	r0, #0
 8009098:	d1ed      	bne.n	8009076 <__swbuf_r+0x2a>
 800909a:	68a3      	ldr	r3, [r4, #8]
 800909c:	3b01      	subs	r3, #1
 800909e:	60a3      	str	r3, [r4, #8]
 80090a0:	6823      	ldr	r3, [r4, #0]
 80090a2:	1c5a      	adds	r2, r3, #1
 80090a4:	6022      	str	r2, [r4, #0]
 80090a6:	701e      	strb	r6, [r3, #0]
 80090a8:	6962      	ldr	r2, [r4, #20]
 80090aa:	1c43      	adds	r3, r0, #1
 80090ac:	429a      	cmp	r2, r3
 80090ae:	d004      	beq.n	80090ba <__swbuf_r+0x6e>
 80090b0:	89a3      	ldrh	r3, [r4, #12]
 80090b2:	07db      	lsls	r3, r3, #31
 80090b4:	d5e1      	bpl.n	800907a <__swbuf_r+0x2e>
 80090b6:	2e0a      	cmp	r6, #10
 80090b8:	d1df      	bne.n	800907a <__swbuf_r+0x2e>
 80090ba:	4621      	mov	r1, r4
 80090bc:	4628      	mov	r0, r5
 80090be:	f7ff fda9 	bl	8008c14 <_fflush_r>
 80090c2:	2800      	cmp	r0, #0
 80090c4:	d0d9      	beq.n	800907a <__swbuf_r+0x2e>
 80090c6:	e7d6      	b.n	8009076 <__swbuf_r+0x2a>

080090c8 <__swsetup_r>:
 80090c8:	b538      	push	{r3, r4, r5, lr}
 80090ca:	4b29      	ldr	r3, [pc, #164]	@ (8009170 <__swsetup_r+0xa8>)
 80090cc:	4605      	mov	r5, r0
 80090ce:	6818      	ldr	r0, [r3, #0]
 80090d0:	460c      	mov	r4, r1
 80090d2:	b118      	cbz	r0, 80090dc <__swsetup_r+0x14>
 80090d4:	6a03      	ldr	r3, [r0, #32]
 80090d6:	b90b      	cbnz	r3, 80090dc <__swsetup_r+0x14>
 80090d8:	f7fd ff08 	bl	8006eec <__sinit>
 80090dc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80090e0:	0719      	lsls	r1, r3, #28
 80090e2:	d422      	bmi.n	800912a <__swsetup_r+0x62>
 80090e4:	06da      	lsls	r2, r3, #27
 80090e6:	d407      	bmi.n	80090f8 <__swsetup_r+0x30>
 80090e8:	2209      	movs	r2, #9
 80090ea:	602a      	str	r2, [r5, #0]
 80090ec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80090f0:	81a3      	strh	r3, [r4, #12]
 80090f2:	f04f 30ff 	mov.w	r0, #4294967295
 80090f6:	e033      	b.n	8009160 <__swsetup_r+0x98>
 80090f8:	0758      	lsls	r0, r3, #29
 80090fa:	d512      	bpl.n	8009122 <__swsetup_r+0x5a>
 80090fc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80090fe:	b141      	cbz	r1, 8009112 <__swsetup_r+0x4a>
 8009100:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009104:	4299      	cmp	r1, r3
 8009106:	d002      	beq.n	800910e <__swsetup_r+0x46>
 8009108:	4628      	mov	r0, r5
 800910a:	f7fe ff2d 	bl	8007f68 <_free_r>
 800910e:	2300      	movs	r3, #0
 8009110:	6363      	str	r3, [r4, #52]	@ 0x34
 8009112:	89a3      	ldrh	r3, [r4, #12]
 8009114:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009118:	81a3      	strh	r3, [r4, #12]
 800911a:	2300      	movs	r3, #0
 800911c:	6063      	str	r3, [r4, #4]
 800911e:	6923      	ldr	r3, [r4, #16]
 8009120:	6023      	str	r3, [r4, #0]
 8009122:	89a3      	ldrh	r3, [r4, #12]
 8009124:	f043 0308 	orr.w	r3, r3, #8
 8009128:	81a3      	strh	r3, [r4, #12]
 800912a:	6923      	ldr	r3, [r4, #16]
 800912c:	b94b      	cbnz	r3, 8009142 <__swsetup_r+0x7a>
 800912e:	89a3      	ldrh	r3, [r4, #12]
 8009130:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009134:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009138:	d003      	beq.n	8009142 <__swsetup_r+0x7a>
 800913a:	4621      	mov	r1, r4
 800913c:	4628      	mov	r0, r5
 800913e:	f000 f88b 	bl	8009258 <__smakebuf_r>
 8009142:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009146:	f013 0201 	ands.w	r2, r3, #1
 800914a:	d00a      	beq.n	8009162 <__swsetup_r+0x9a>
 800914c:	2200      	movs	r2, #0
 800914e:	60a2      	str	r2, [r4, #8]
 8009150:	6962      	ldr	r2, [r4, #20]
 8009152:	4252      	negs	r2, r2
 8009154:	61a2      	str	r2, [r4, #24]
 8009156:	6922      	ldr	r2, [r4, #16]
 8009158:	b942      	cbnz	r2, 800916c <__swsetup_r+0xa4>
 800915a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800915e:	d1c5      	bne.n	80090ec <__swsetup_r+0x24>
 8009160:	bd38      	pop	{r3, r4, r5, pc}
 8009162:	0799      	lsls	r1, r3, #30
 8009164:	bf58      	it	pl
 8009166:	6962      	ldrpl	r2, [r4, #20]
 8009168:	60a2      	str	r2, [r4, #8]
 800916a:	e7f4      	b.n	8009156 <__swsetup_r+0x8e>
 800916c:	2000      	movs	r0, #0
 800916e:	e7f7      	b.n	8009160 <__swsetup_r+0x98>
 8009170:	20000058 	.word	0x20000058

08009174 <_raise_r>:
 8009174:	291f      	cmp	r1, #31
 8009176:	b538      	push	{r3, r4, r5, lr}
 8009178:	4605      	mov	r5, r0
 800917a:	460c      	mov	r4, r1
 800917c:	d904      	bls.n	8009188 <_raise_r+0x14>
 800917e:	2316      	movs	r3, #22
 8009180:	6003      	str	r3, [r0, #0]
 8009182:	f04f 30ff 	mov.w	r0, #4294967295
 8009186:	bd38      	pop	{r3, r4, r5, pc}
 8009188:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800918a:	b112      	cbz	r2, 8009192 <_raise_r+0x1e>
 800918c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009190:	b94b      	cbnz	r3, 80091a6 <_raise_r+0x32>
 8009192:	4628      	mov	r0, r5
 8009194:	f000 f830 	bl	80091f8 <_getpid_r>
 8009198:	4622      	mov	r2, r4
 800919a:	4601      	mov	r1, r0
 800919c:	4628      	mov	r0, r5
 800919e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80091a2:	f000 b817 	b.w	80091d4 <_kill_r>
 80091a6:	2b01      	cmp	r3, #1
 80091a8:	d00a      	beq.n	80091c0 <_raise_r+0x4c>
 80091aa:	1c59      	adds	r1, r3, #1
 80091ac:	d103      	bne.n	80091b6 <_raise_r+0x42>
 80091ae:	2316      	movs	r3, #22
 80091b0:	6003      	str	r3, [r0, #0]
 80091b2:	2001      	movs	r0, #1
 80091b4:	e7e7      	b.n	8009186 <_raise_r+0x12>
 80091b6:	2100      	movs	r1, #0
 80091b8:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80091bc:	4620      	mov	r0, r4
 80091be:	4798      	blx	r3
 80091c0:	2000      	movs	r0, #0
 80091c2:	e7e0      	b.n	8009186 <_raise_r+0x12>

080091c4 <raise>:
 80091c4:	4b02      	ldr	r3, [pc, #8]	@ (80091d0 <raise+0xc>)
 80091c6:	4601      	mov	r1, r0
 80091c8:	6818      	ldr	r0, [r3, #0]
 80091ca:	f7ff bfd3 	b.w	8009174 <_raise_r>
 80091ce:	bf00      	nop
 80091d0:	20000058 	.word	0x20000058

080091d4 <_kill_r>:
 80091d4:	b538      	push	{r3, r4, r5, lr}
 80091d6:	4d07      	ldr	r5, [pc, #28]	@ (80091f4 <_kill_r+0x20>)
 80091d8:	2300      	movs	r3, #0
 80091da:	4604      	mov	r4, r0
 80091dc:	4608      	mov	r0, r1
 80091de:	4611      	mov	r1, r2
 80091e0:	602b      	str	r3, [r5, #0]
 80091e2:	f7f8 ff77 	bl	80020d4 <_kill>
 80091e6:	1c43      	adds	r3, r0, #1
 80091e8:	d102      	bne.n	80091f0 <_kill_r+0x1c>
 80091ea:	682b      	ldr	r3, [r5, #0]
 80091ec:	b103      	cbz	r3, 80091f0 <_kill_r+0x1c>
 80091ee:	6023      	str	r3, [r4, #0]
 80091f0:	bd38      	pop	{r3, r4, r5, pc}
 80091f2:	bf00      	nop
 80091f4:	20000624 	.word	0x20000624

080091f8 <_getpid_r>:
 80091f8:	f7f8 bf64 	b.w	80020c4 <_getpid>

080091fc <_malloc_usable_size_r>:
 80091fc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009200:	1f18      	subs	r0, r3, #4
 8009202:	2b00      	cmp	r3, #0
 8009204:	bfbc      	itt	lt
 8009206:	580b      	ldrlt	r3, [r1, r0]
 8009208:	18c0      	addlt	r0, r0, r3
 800920a:	4770      	bx	lr

0800920c <__swhatbuf_r>:
 800920c:	b570      	push	{r4, r5, r6, lr}
 800920e:	460c      	mov	r4, r1
 8009210:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009214:	2900      	cmp	r1, #0
 8009216:	b096      	sub	sp, #88	@ 0x58
 8009218:	4615      	mov	r5, r2
 800921a:	461e      	mov	r6, r3
 800921c:	da0d      	bge.n	800923a <__swhatbuf_r+0x2e>
 800921e:	89a3      	ldrh	r3, [r4, #12]
 8009220:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009224:	f04f 0100 	mov.w	r1, #0
 8009228:	bf14      	ite	ne
 800922a:	2340      	movne	r3, #64	@ 0x40
 800922c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009230:	2000      	movs	r0, #0
 8009232:	6031      	str	r1, [r6, #0]
 8009234:	602b      	str	r3, [r5, #0]
 8009236:	b016      	add	sp, #88	@ 0x58
 8009238:	bd70      	pop	{r4, r5, r6, pc}
 800923a:	466a      	mov	r2, sp
 800923c:	f000 f848 	bl	80092d0 <_fstat_r>
 8009240:	2800      	cmp	r0, #0
 8009242:	dbec      	blt.n	800921e <__swhatbuf_r+0x12>
 8009244:	9901      	ldr	r1, [sp, #4]
 8009246:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800924a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800924e:	4259      	negs	r1, r3
 8009250:	4159      	adcs	r1, r3
 8009252:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009256:	e7eb      	b.n	8009230 <__swhatbuf_r+0x24>

08009258 <__smakebuf_r>:
 8009258:	898b      	ldrh	r3, [r1, #12]
 800925a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800925c:	079d      	lsls	r5, r3, #30
 800925e:	4606      	mov	r6, r0
 8009260:	460c      	mov	r4, r1
 8009262:	d507      	bpl.n	8009274 <__smakebuf_r+0x1c>
 8009264:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009268:	6023      	str	r3, [r4, #0]
 800926a:	6123      	str	r3, [r4, #16]
 800926c:	2301      	movs	r3, #1
 800926e:	6163      	str	r3, [r4, #20]
 8009270:	b003      	add	sp, #12
 8009272:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009274:	ab01      	add	r3, sp, #4
 8009276:	466a      	mov	r2, sp
 8009278:	f7ff ffc8 	bl	800920c <__swhatbuf_r>
 800927c:	9f00      	ldr	r7, [sp, #0]
 800927e:	4605      	mov	r5, r0
 8009280:	4639      	mov	r1, r7
 8009282:	4630      	mov	r0, r6
 8009284:	f7fe fee4 	bl	8008050 <_malloc_r>
 8009288:	b948      	cbnz	r0, 800929e <__smakebuf_r+0x46>
 800928a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800928e:	059a      	lsls	r2, r3, #22
 8009290:	d4ee      	bmi.n	8009270 <__smakebuf_r+0x18>
 8009292:	f023 0303 	bic.w	r3, r3, #3
 8009296:	f043 0302 	orr.w	r3, r3, #2
 800929a:	81a3      	strh	r3, [r4, #12]
 800929c:	e7e2      	b.n	8009264 <__smakebuf_r+0xc>
 800929e:	89a3      	ldrh	r3, [r4, #12]
 80092a0:	6020      	str	r0, [r4, #0]
 80092a2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80092a6:	81a3      	strh	r3, [r4, #12]
 80092a8:	9b01      	ldr	r3, [sp, #4]
 80092aa:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80092ae:	b15b      	cbz	r3, 80092c8 <__smakebuf_r+0x70>
 80092b0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80092b4:	4630      	mov	r0, r6
 80092b6:	f000 f81d 	bl	80092f4 <_isatty_r>
 80092ba:	b128      	cbz	r0, 80092c8 <__smakebuf_r+0x70>
 80092bc:	89a3      	ldrh	r3, [r4, #12]
 80092be:	f023 0303 	bic.w	r3, r3, #3
 80092c2:	f043 0301 	orr.w	r3, r3, #1
 80092c6:	81a3      	strh	r3, [r4, #12]
 80092c8:	89a3      	ldrh	r3, [r4, #12]
 80092ca:	431d      	orrs	r5, r3
 80092cc:	81a5      	strh	r5, [r4, #12]
 80092ce:	e7cf      	b.n	8009270 <__smakebuf_r+0x18>

080092d0 <_fstat_r>:
 80092d0:	b538      	push	{r3, r4, r5, lr}
 80092d2:	4d07      	ldr	r5, [pc, #28]	@ (80092f0 <_fstat_r+0x20>)
 80092d4:	2300      	movs	r3, #0
 80092d6:	4604      	mov	r4, r0
 80092d8:	4608      	mov	r0, r1
 80092da:	4611      	mov	r1, r2
 80092dc:	602b      	str	r3, [r5, #0]
 80092de:	f7f8 ff59 	bl	8002194 <_fstat>
 80092e2:	1c43      	adds	r3, r0, #1
 80092e4:	d102      	bne.n	80092ec <_fstat_r+0x1c>
 80092e6:	682b      	ldr	r3, [r5, #0]
 80092e8:	b103      	cbz	r3, 80092ec <_fstat_r+0x1c>
 80092ea:	6023      	str	r3, [r4, #0]
 80092ec:	bd38      	pop	{r3, r4, r5, pc}
 80092ee:	bf00      	nop
 80092f0:	20000624 	.word	0x20000624

080092f4 <_isatty_r>:
 80092f4:	b538      	push	{r3, r4, r5, lr}
 80092f6:	4d06      	ldr	r5, [pc, #24]	@ (8009310 <_isatty_r+0x1c>)
 80092f8:	2300      	movs	r3, #0
 80092fa:	4604      	mov	r4, r0
 80092fc:	4608      	mov	r0, r1
 80092fe:	602b      	str	r3, [r5, #0]
 8009300:	f7f8 ff58 	bl	80021b4 <_isatty>
 8009304:	1c43      	adds	r3, r0, #1
 8009306:	d102      	bne.n	800930e <_isatty_r+0x1a>
 8009308:	682b      	ldr	r3, [r5, #0]
 800930a:	b103      	cbz	r3, 800930e <_isatty_r+0x1a>
 800930c:	6023      	str	r3, [r4, #0]
 800930e:	bd38      	pop	{r3, r4, r5, pc}
 8009310:	20000624 	.word	0x20000624

08009314 <logf>:
 8009314:	b508      	push	{r3, lr}
 8009316:	ed2d 8b02 	vpush	{d8}
 800931a:	eeb0 8a40 	vmov.f32	s16, s0
 800931e:	f000 f82d 	bl	800937c <__ieee754_logf>
 8009322:	eeb4 8a48 	vcmp.f32	s16, s16
 8009326:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800932a:	d60f      	bvs.n	800934c <logf+0x38>
 800932c:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8009330:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009334:	dc0a      	bgt.n	800934c <logf+0x38>
 8009336:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800933a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800933e:	d108      	bne.n	8009352 <logf+0x3e>
 8009340:	f7fd ff6e 	bl	8007220 <__errno>
 8009344:	2322      	movs	r3, #34	@ 0x22
 8009346:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8009368 <logf+0x54>
 800934a:	6003      	str	r3, [r0, #0]
 800934c:	ecbd 8b02 	vpop	{d8}
 8009350:	bd08      	pop	{r3, pc}
 8009352:	f7fd ff65 	bl	8007220 <__errno>
 8009356:	ecbd 8b02 	vpop	{d8}
 800935a:	2321      	movs	r3, #33	@ 0x21
 800935c:	6003      	str	r3, [r0, #0]
 800935e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8009362:	4802      	ldr	r0, [pc, #8]	@ (800936c <logf+0x58>)
 8009364:	f000 b804 	b.w	8009370 <nanf>
 8009368:	ff800000 	.word	0xff800000
 800936c:	08009928 	.word	0x08009928

08009370 <nanf>:
 8009370:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8009378 <nanf+0x8>
 8009374:	4770      	bx	lr
 8009376:	bf00      	nop
 8009378:	7fc00000 	.word	0x7fc00000

0800937c <__ieee754_logf>:
 800937c:	ee10 3a10 	vmov	r3, s0
 8009380:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 8009384:	d106      	bne.n	8009394 <__ieee754_logf+0x18>
 8009386:	ed9f 7a66 	vldr	s14, [pc, #408]	@ 8009520 <__ieee754_logf+0x1a4>
 800938a:	eddf 7a66 	vldr	s15, [pc, #408]	@ 8009524 <__ieee754_logf+0x1a8>
 800938e:	ee87 0a27 	vdiv.f32	s0, s14, s15
 8009392:	4770      	bx	lr
 8009394:	2b00      	cmp	r3, #0
 8009396:	461a      	mov	r2, r3
 8009398:	da02      	bge.n	80093a0 <__ieee754_logf+0x24>
 800939a:	ee30 7a40 	vsub.f32	s14, s0, s0
 800939e:	e7f4      	b.n	800938a <__ieee754_logf+0xe>
 80093a0:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80093a4:	db02      	blt.n	80093ac <__ieee754_logf+0x30>
 80093a6:	ee30 0a00 	vadd.f32	s0, s0, s0
 80093aa:	4770      	bx	lr
 80093ac:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80093b0:	bfb8      	it	lt
 80093b2:	eddf 7a5d 	vldrlt	s15, [pc, #372]	@ 8009528 <__ieee754_logf+0x1ac>
 80093b6:	485d      	ldr	r0, [pc, #372]	@ (800952c <__ieee754_logf+0x1b0>)
 80093b8:	bfbe      	ittt	lt
 80093ba:	ee60 7a27 	vmullt.f32	s15, s0, s15
 80093be:	f06f 0118 	mvnlt.w	r1, #24
 80093c2:	ee17 2a90 	vmovlt	r2, s15
 80093c6:	ea4f 53e2 	mov.w	r3, r2, asr #23
 80093ca:	f3c2 0216 	ubfx	r2, r2, #0, #23
 80093ce:	4410      	add	r0, r2
 80093d0:	bfa8      	it	ge
 80093d2:	2100      	movge	r1, #0
 80093d4:	3b7f      	subs	r3, #127	@ 0x7f
 80093d6:	440b      	add	r3, r1
 80093d8:	f400 0100 	and.w	r1, r0, #8388608	@ 0x800000
 80093dc:	f081 517e 	eor.w	r1, r1, #1065353216	@ 0x3f800000
 80093e0:	4311      	orrs	r1, r2
 80093e2:	ee00 1a10 	vmov	s0, r1
 80093e6:	4952      	ldr	r1, [pc, #328]	@ (8009530 <__ieee754_logf+0x1b4>)
 80093e8:	eb03 53d0 	add.w	r3, r3, r0, lsr #23
 80093ec:	f102 000f 	add.w	r0, r2, #15
 80093f0:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 80093f4:	4001      	ands	r1, r0
 80093f6:	ee30 0a67 	vsub.f32	s0, s0, s15
 80093fa:	bb89      	cbnz	r1, 8009460 <__ieee754_logf+0xe4>
 80093fc:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8009400:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009404:	d10f      	bne.n	8009426 <__ieee754_logf+0xaa>
 8009406:	2b00      	cmp	r3, #0
 8009408:	f000 8087 	beq.w	800951a <__ieee754_logf+0x19e>
 800940c:	ee07 3a90 	vmov	s15, r3
 8009410:	ed9f 0a48 	vldr	s0, [pc, #288]	@ 8009534 <__ieee754_logf+0x1b8>
 8009414:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 8009538 <__ieee754_logf+0x1bc>
 8009418:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800941c:	ee27 0a80 	vmul.f32	s0, s15, s0
 8009420:	eea7 0a87 	vfma.f32	s0, s15, s14
 8009424:	4770      	bx	lr
 8009426:	eddf 6a45 	vldr	s13, [pc, #276]	@ 800953c <__ieee754_logf+0x1c0>
 800942a:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800942e:	eee0 7a66 	vfms.f32	s15, s0, s13
 8009432:	ee20 7a00 	vmul.f32	s14, s0, s0
 8009436:	ee27 7a27 	vmul.f32	s14, s14, s15
 800943a:	b913      	cbnz	r3, 8009442 <__ieee754_logf+0xc6>
 800943c:	ee30 0a47 	vsub.f32	s0, s0, s14
 8009440:	4770      	bx	lr
 8009442:	ee07 3a90 	vmov	s15, r3
 8009446:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 8009534 <__ieee754_logf+0x1b8>
 800944a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800944e:	eea7 7ae6 	vfms.f32	s14, s15, s13
 8009452:	ee37 0a40 	vsub.f32	s0, s14, s0
 8009456:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 8009538 <__ieee754_logf+0x1bc>
 800945a:	ee97 0a87 	vfnms.f32	s0, s15, s14
 800945e:	4770      	bx	lr
 8009460:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 8009464:	ee70 7a27 	vadd.f32	s15, s0, s15
 8009468:	eddf 5a35 	vldr	s11, [pc, #212]	@ 8009540 <__ieee754_logf+0x1c4>
 800946c:	eddf 4a35 	vldr	s9, [pc, #212]	@ 8009544 <__ieee754_logf+0x1c8>
 8009470:	4935      	ldr	r1, [pc, #212]	@ (8009548 <__ieee754_logf+0x1cc>)
 8009472:	ee80 6a27 	vdiv.f32	s12, s0, s15
 8009476:	4411      	add	r1, r2
 8009478:	f5c2 1257 	rsb	r2, r2, #3522560	@ 0x35c000
 800947c:	f502 7222 	add.w	r2, r2, #648	@ 0x288
 8009480:	430a      	orrs	r2, r1
 8009482:	2a00      	cmp	r2, #0
 8009484:	ee07 3a90 	vmov	s15, r3
 8009488:	ee26 5a06 	vmul.f32	s10, s12, s12
 800948c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8009490:	ee25 7a05 	vmul.f32	s14, s10, s10
 8009494:	eddf 7a2d 	vldr	s15, [pc, #180]	@ 800954c <__ieee754_logf+0x1d0>
 8009498:	eee7 7a25 	vfma.f32	s15, s14, s11
 800949c:	eddf 5a2c 	vldr	s11, [pc, #176]	@ 8009550 <__ieee754_logf+0x1d4>
 80094a0:	eee7 5a87 	vfma.f32	s11, s15, s14
 80094a4:	eddf 7a2b 	vldr	s15, [pc, #172]	@ 8009554 <__ieee754_logf+0x1d8>
 80094a8:	eee7 7a24 	vfma.f32	s15, s14, s9
 80094ac:	eddf 4a2a 	vldr	s9, [pc, #168]	@ 8009558 <__ieee754_logf+0x1dc>
 80094b0:	eee7 4a87 	vfma.f32	s9, s15, s14
 80094b4:	eddf 7a29 	vldr	s15, [pc, #164]	@ 800955c <__ieee754_logf+0x1e0>
 80094b8:	eee4 7a87 	vfma.f32	s15, s9, s14
 80094bc:	ee67 7a85 	vmul.f32	s15, s15, s10
 80094c0:	eee5 7a87 	vfma.f32	s15, s11, s14
 80094c4:	dd1a      	ble.n	80094fc <__ieee754_logf+0x180>
 80094c6:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80094ca:	ee20 7a07 	vmul.f32	s14, s0, s14
 80094ce:	ee27 7a00 	vmul.f32	s14, s14, s0
 80094d2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80094d6:	ee67 7a86 	vmul.f32	s15, s15, s12
 80094da:	b913      	cbnz	r3, 80094e2 <__ieee754_logf+0x166>
 80094dc:	ee37 7a67 	vsub.f32	s14, s14, s15
 80094e0:	e7ac      	b.n	800943c <__ieee754_logf+0xc0>
 80094e2:	ed9f 6a14 	vldr	s12, [pc, #80]	@ 8009534 <__ieee754_logf+0x1b8>
 80094e6:	eee6 7a86 	vfma.f32	s15, s13, s12
 80094ea:	ee37 7a67 	vsub.f32	s14, s14, s15
 80094ee:	ee37 0a40 	vsub.f32	s0, s14, s0
 80094f2:	eddf 7a11 	vldr	s15, [pc, #68]	@ 8009538 <__ieee754_logf+0x1bc>
 80094f6:	ee96 0aa7 	vfnms.f32	s0, s13, s15
 80094fa:	4770      	bx	lr
 80094fc:	ee70 7a67 	vsub.f32	s15, s0, s15
 8009500:	ee67 7a86 	vmul.f32	s15, s15, s12
 8009504:	b913      	cbnz	r3, 800950c <__ieee754_logf+0x190>
 8009506:	ee30 0a67 	vsub.f32	s0, s0, s15
 800950a:	4770      	bx	lr
 800950c:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8009534 <__ieee754_logf+0x1b8>
 8009510:	eee6 7ac7 	vfms.f32	s15, s13, s14
 8009514:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8009518:	e7eb      	b.n	80094f2 <__ieee754_logf+0x176>
 800951a:	ed9f 0a02 	vldr	s0, [pc, #8]	@ 8009524 <__ieee754_logf+0x1a8>
 800951e:	4770      	bx	lr
 8009520:	cc000000 	.word	0xcc000000
 8009524:	00000000 	.word	0x00000000
 8009528:	4c000000 	.word	0x4c000000
 800952c:	004afb20 	.word	0x004afb20
 8009530:	007ffff0 	.word	0x007ffff0
 8009534:	3717f7d1 	.word	0x3717f7d1
 8009538:	3f317180 	.word	0x3f317180
 800953c:	3eaaaaab 	.word	0x3eaaaaab
 8009540:	3e1cd04f 	.word	0x3e1cd04f
 8009544:	3e178897 	.word	0x3e178897
 8009548:	ffcf5c30 	.word	0xffcf5c30
 800954c:	3e638e29 	.word	0x3e638e29
 8009550:	3ecccccd 	.word	0x3ecccccd
 8009554:	3e3a3325 	.word	0x3e3a3325
 8009558:	3e924925 	.word	0x3e924925
 800955c:	3f2aaaab 	.word	0x3f2aaaab

08009560 <_init>:
 8009560:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009562:	bf00      	nop
 8009564:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009566:	bc08      	pop	{r3}
 8009568:	469e      	mov	lr, r3
 800956a:	4770      	bx	lr

0800956c <_fini>:
 800956c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800956e:	bf00      	nop
 8009570:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009572:	bc08      	pop	{r3}
 8009574:	469e      	mov	lr, r3
 8009576:	4770      	bx	lr
