In this repository, there are files created by me for my Diploma Thesis on a 2.5D Network on Chip Router in SystemVerilog, during the autumn and spring semester of 2025-2026 academic year.
Research is done on behalf of Electrical and Computer Engineering Department of the Aristotle University of Thessaloniki.
