#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:23 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Sat Jul 28 17:25:07 2018
# Process ID: 8402
# Current directory: /home/surya/Desktop/FPU
# Command line: vivado
# Log file: /home/surya/Desktop/FPU/vivado.log
# Journal file: /home/surya/Desktop/FPU/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/surya/Desktop/FPU/fpga/mkfpu_fm_add_sub_pipe_32/mkfpu_fm_add_sub_pipe_32.xpr
update_compile_order -fileset sources_1
open_run core_impl_1
report_timing -from [get_pins {ff_input/data0_reg_reg/C}] -to [get_pins {ff_stage2/data0_reg_reg/D}] -delay_type min_max -max_paths 10 -sort_by group -input_pins -name timing_1
report_timing -from [get_pins {ff_input/data0_reg_reg[41]/C}] -to [get_pins {ff_stage2/data0_reg_reg[170]/D}] -delay_type min_max -max_paths 10 -sort_by group -input_pins -name timing_1
report_timing -from [get_pins {ff_stage2/data0_reg_reg[41]/C}] -to [get_pins {ff_stage4/data0_reg_reg[170]/D}] -delay_type min_max -max_paths 10 -sort_by group -input_pins -name timing_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 100 -input_pins -cell [get_pins {ff_input/data0_reg_reg[41]/C}] -name timing_2
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 1000 -input_pins -name timing_2
