$date
	Mon Apr 14 20:25:37 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module mux2_1_tb $end
$var wire 1 ! f $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ s $end
$scope module mux_test $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 ! F $end
$var wire 1 $ S $end
$var wire 1 % and_A_out $end
$var wire 1 & and_B_out $end
$var wire 1 ' not_B_out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1'
0&
0%
0$
0#
1"
0!
$end
#2
1!
1%
1$
#4
0!
0'
0%
0$
1#
0"
#6
1!
1&
1$
#8
