{"vcs1":{"timestamp_begin":1681618643.513546331, "rt":0.69, "ut":0.21, "st":0.12}}
{"vcselab":{"timestamp_begin":1681618644.236178282, "rt":0.80, "ut":0.19, "st":0.13}}
{"link":{"timestamp_begin":1681618645.059522526, "rt":0.73, "ut":0.06, "st":0.35}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681618643.219294192}
{"VCS_COMP_START_TIME": 1681618643.219294192}
{"VCS_COMP_END_TIME": 1681618646.318719640}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338296}}
{"stitch_vcselab": {"peak_mem": 222604}}
