SIMLOG:: Cycle           3 PC: 00000000 I: 0000b102 R: 1   0 00000000 M: 0 0 00000000 00000000 00000000
SIMLOG:: Cycle           4 PC: 00000002 I: 0000a100 R: 1   0 00000000 M: 0 0 00000000 00000000 00000000
SIMLOG:: Cycle           5 PC: 00000004 I: 0000b201 R: 1   0 00000000 M: 0 0 00000000 00000000 00000000
SIMLOG:: Cycle           6 PC: 00000006 I: 0000a200 R: 1   0 00000000 M: 0 0 0000fe04 00000000 00000000
SIMLOG:: Cycle           7 PC: 00000008 I: 0000b604 R: 1   1 00000002 M: 0 0 0000fe00 00000000 00000000
SIMLOG:: Cycle           8 PC: 0000000a I: 0000a600 R: 1   1 00000002 M: 0 0 00000004 00000000 00000000
SIMLOG:: Cycle           9 PC: 0000000c I: 00001112 R: 1   2 00000001 M: 0 0 00000000 00000000 00000000
SIMLOG:: Cycle          10 PC: 0000000e I: 0000e500 R: 1   2 00000001 M: 0 0 00000008 00000000 00000000
SIMLOG:: Cycle          11 PC: 00000010 I: 0000c202 R: 1   6 00000004 M: 0 0 00000000 00000000 00000000
SIMLOG:: Cycle          12 PC: 00000012 I: 0000de60 R: 0   6 00000004 M: 0 0 00000001 00000001 00000000
SIMLOG:: Cycle          13 PC: 00000014 I: 0000f000 R: 0   1 00000001 M: 0 0 00000000 00000000 00000000
SIMLOG:: Cycle          14 PC: 00000004 I: 0000b201 R: 0   5 0000Z010 M: 0 0 00000001 00000001 00000000
SIMLOG:: Cycle          15 PC: 00000006 I: 0000a200 R: 1   2 00000001 M: 0 0 00000004 00000000 00000000
SIMLOG:: Cycle          16 PC: 00000008 I: 0000b604 R: 1  14 00000004 M: 0 0 00000000 00000000 00000000
SIMLOG:: Cycle          17 PC: 0000000a I: 0000a600 R: 1   0 00000000 M: 0 0 00000002 00000001 00000000
SIMLOG:: Processor halted

SIMLOG:: sim_cycles          17

SIMLOG:: inst_count          12

