{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 28 13:59:25 2022 " "Info: Processing started: Fri Oct 28 13:59:25 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off data_memory -c data_memory " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off data_memory -c data_memory" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "data_memory.vhd 2 1 " "Warning: Using design file data_memory.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_memory-structural " "Info: Found design unit 1: data_memory-structural" {  } { { "data_memory.vhd" "" { Text "D:/Kuliah/Sem 5/EL3111 Praktikum Arsitektur Sistem Komputer/EL3111_3_20221027_13220032/1_Lab/Tugas 3/data_memory.vhd" 27 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Info: Found entity 1: data_memory" {  } { { "data_memory.vhd" "" { Text "D:/Kuliah/Sem 5/EL3111 Praktikum Arsitektur Sistem Komputer/EL3111_3_20221027_13220032/1_Lab/Tugas 3/data_memory.vhd" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "data_memory " "Info: Elaborating entity \"data_memory\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"altsyncram:altsyncram_component\"" {  } { { "data_memory.vhd" "altsyncram_component" { Text "D:/Kuliah/Sem 5/EL3111 Praktikum Arsitektur Sistem Komputer/EL3111_3_20221027_13220032/1_Lab/Tugas 3/data_memory.vhd" 52 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"altsyncram:altsyncram_component\"" {  } { { "data_memory.vhd" "" { Text "D:/Kuliah/Sem 5/EL3111 Praktikum Arsitektur Sistem Komputer/EL3111_3_20221027_13220032/1_Lab/Tugas 3/data_memory.vhd" 52 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:altsyncram_component " "Info: Instantiated megafunction \"altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file dmemory.mif " "Info: Parameter \"init_file\" = \"dmemory.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info: Parameter \"width_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "data_memory.vhd" "" { Text "D:/Kuliah/Sem 5/EL3111 Praktikum Arsitektur Sistem Komputer/EL3111_3_20221027_13220032/1_Lab/Tugas 3/data_memory.vhd" 52 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_51r.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_51r.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_51r " "Info: Found entity 1: altsyncram_51r" {  } { { "db/altsyncram_51r.tdf" "" { Text "D:/Kuliah/Sem 5/EL3111 Praktikum Arsitektur Sistem Komputer/EL3111_3_20221027_13220032/1_Lab/Tugas 3/db/altsyncram_51r.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_51r altsyncram:altsyncram_component\|altsyncram_51r:auto_generated " "Info: Elaborating entity \"altsyncram_51r\" for hierarchy \"altsyncram:altsyncram_component\|altsyncram_51r:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/users/asus/downloads/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WMIO_MIO_MIF_DATA_TRUNCATION_HEAD" "dmemory.mif " "Warning: Width of data items in \"dmemory.mif\" is greater than the memory width. Truncating data items to fit in memory." {  } { { "D:/Kuliah/Sem 5/EL3111 Praktikum Arsitektur Sistem Komputer/EL3111_3_20221027_13220032/1_Lab/Tugas 3/dmemory.mif" "" { Text "D:/Kuliah/Sem 5/EL3111 Praktikum Arsitektur Sistem Komputer/EL3111_3_20221027_13220032/1_Lab/Tugas 3/dmemory.mif" 15 -1 0 } }  } 0 0 "Width of data items in \"%1!s!\" is greater than the memory width. Truncating data items to fit in memory." 0 0 "" 0 -1}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "246 256 0 6 6 " "Warning: 246 out of 256 addresses are uninitialized. The Quartus II software will initialize them to \"0\". There are 6 warnings found, and 6 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "1 3 " "Warning: Addresses ranging from 1 to 3 are not initialized" {  } { { "D:/Kuliah/Sem 5/EL3111 Praktikum Arsitektur Sistem Komputer/EL3111_3_20221027_13220032/1_Lab/Tugas 3/dmemory.mif" "" { Text "D:/Kuliah/Sem 5/EL3111 Praktikum Arsitektur Sistem Komputer/EL3111_3_20221027_13220032/1_Lab/Tugas 3/dmemory.mif" 1 -1 0 } }  } 0 0 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS" "5 " "Warning: Memory Initialization File Address 5 is not initialized" {  } { { "D:/Kuliah/Sem 5/EL3111 Praktikum Arsitektur Sistem Komputer/EL3111_3_20221027_13220032/1_Lab/Tugas 3/dmemory.mif" "" { Text "D:/Kuliah/Sem 5/EL3111 Praktikum Arsitektur Sistem Komputer/EL3111_3_20221027_13220032/1_Lab/Tugas 3/dmemory.mif" 1 -1 0 } }  } 0 0 "Memory Initialization File Address %1!u! is not initialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "10 11 " "Warning: Addresses ranging from 10 to 11 are not initialized" {  } { { "D:/Kuliah/Sem 5/EL3111 Praktikum Arsitektur Sistem Komputer/EL3111_3_20221027_13220032/1_Lab/Tugas 3/dmemory.mif" "" { Text "D:/Kuliah/Sem 5/EL3111 Praktikum Arsitektur Sistem Komputer/EL3111_3_20221027_13220032/1_Lab/Tugas 3/dmemory.mif" 1 -1 0 } }  } 0 0 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "13 15 " "Warning: Addresses ranging from 13 to 15 are not initialized" {  } { { "D:/Kuliah/Sem 5/EL3111 Praktikum Arsitektur Sistem Komputer/EL3111_3_20221027_13220032/1_Lab/Tugas 3/dmemory.mif" "" { Text "D:/Kuliah/Sem 5/EL3111 Praktikum Arsitektur Sistem Komputer/EL3111_3_20221027_13220032/1_Lab/Tugas 3/dmemory.mif" 1 -1 0 } }  } 0 0 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "18 19 " "Warning: Addresses ranging from 18 to 19 are not initialized" {  } { { "D:/Kuliah/Sem 5/EL3111 Praktikum Arsitektur Sistem Komputer/EL3111_3_20221027_13220032/1_Lab/Tugas 3/dmemory.mif" "" { Text "D:/Kuliah/Sem 5/EL3111 Praktikum Arsitektur Sistem Komputer/EL3111_3_20221027_13220032/1_Lab/Tugas 3/dmemory.mif" 1 -1 0 } }  } 0 0 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "21 255 " "Warning: Addresses ranging from 21 to 255 are not initialized" {  } { { "D:/Kuliah/Sem 5/EL3111 Praktikum Arsitektur Sistem Komputer/EL3111_3_20221027_13220032/1_Lab/Tugas 3/dmemory.mif" "" { Text "D:/Kuliah/Sem 5/EL3111 Praktikum Arsitektur Sistem Komputer/EL3111_3_20221027_13220032/1_Lab/Tugas 3/dmemory.mif" 1 -1 0 } }  } 0 0 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "" 0 -1}  } { { "D:/Kuliah/Sem 5/EL3111 Praktikum Arsitektur Sistem Komputer/EL3111_3_20221027_13220032/1_Lab/Tugas 3/dmemory.mif" "" { Text "D:/Kuliah/Sem 5/EL3111 Praktikum Arsitektur Sistem Komputer/EL3111_3_20221027_13220032/1_Lab/Tugas 3/dmemory.mif" 1 -1 0 } }  } 0 0 "%1!u! out of %2!d! addresses are uninitialized. The Quartus II software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "" 0 -1}
{ "Warning" "WMIO_MIO_MIF_REINITIALIZED_WARNING" "1 256 1 1 " "Warning: 1 out of 256 addresses are reinitialized. The latest initialized data will replace the existing data. There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "16 " "Warning: Memory Initialization File address 16 is reinitialized" {  } { { "D:/Kuliah/Sem 5/EL3111 Praktikum Arsitektur Sistem Komputer/EL3111_3_20221027_13220032/1_Lab/Tugas 3/dmemory.mif" "" { Text "D:/Kuliah/Sem 5/EL3111 Praktikum Arsitektur Sistem Komputer/EL3111_3_20221027_13220032/1_Lab/Tugas 3/dmemory.mif" 26 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1}  } { { "D:/Kuliah/Sem 5/EL3111 Praktikum Arsitektur Sistem Komputer/EL3111_3_20221027_13220032/1_Lab/Tugas 3/dmemory.mif" "" { Text "D:/Kuliah/Sem 5/EL3111 Praktikum Arsitektur Sistem Komputer/EL3111_3_20221027_13220032/1_Lab/Tugas 3/dmemory.mif" 1 -1 0 } }  } 0 0 "%1!u! out of %2!d! addresses are reinitialized. The latest initialized data will replace the existing data. There are %3!u! warnings found, and %4!u! warnings are reported." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "35 " "Info: Implemented 35 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Info: Implemented 19 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Info: Implemented 8 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "257 " "Info: Peak virtual memory: 257 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 28 13:59:27 2022 " "Info: Processing ended: Fri Oct 28 13:59:27 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
