<!DOCTYPE HTML>
<html lang="en" class="sidebar-visible no-js light">
    <head>
        <!-- Book generated using mdBook -->
        <meta charset="UTF-8">
        <title>Writing a RISC-V Emulator in Rust</title>
        
        <meta name="robots" content="noindex" />
        
        


        <!-- Custom HTML head -->
        


        <meta content="text/html; charset=utf-8" http-equiv="Content-Type">
        <meta name="description" content="Writing a RISC-V emulator in Rust to aim to run xv6, a small Unix-like OS.">
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <meta name="theme-color" content="#ffffff" />

        
        <link rel="icon" href="favicon.svg">
        
        
        <link rel="shortcut icon" href="favicon.png">
        
        <link rel="stylesheet" href="css/variables.css">
        <link rel="stylesheet" href="css/general.css">
        <link rel="stylesheet" href="css/chrome.css">
        
        <link rel="stylesheet" href="css/print.css" media="print">
        

        <!-- Fonts -->
        <link rel="stylesheet" href="FontAwesome/css/font-awesome.css">
        
        <link rel="stylesheet" href="fonts/fonts.css">
        

        <!-- Highlight.js Stylesheets -->
        <link rel="stylesheet" href="highlight.css">
        <link rel="stylesheet" href="tomorrow-night.css">
        <link rel="stylesheet" href="ayu-highlight.css">

        <!-- Custom theme stylesheets -->
        
        <link rel="stylesheet" href="theme/custom.css">
        

        
    </head>
    <body>
        <!-- Provide site root to javascript -->
        <script type="text/javascript">
            var path_to_root = "";
            var default_theme = window.matchMedia("(prefers-color-scheme: dark)").matches ? "coal" : "light";
        </script>

        <!-- Work around some values being stored in localStorage wrapped in quotes -->
        <script type="text/javascript">
            try {
                var theme = localStorage.getItem('mdbook-theme');
                var sidebar = localStorage.getItem('mdbook-sidebar');

                if (theme.startsWith('"') && theme.endsWith('"')) {
                    localStorage.setItem('mdbook-theme', theme.slice(1, theme.length - 1));
                }

                if (sidebar.startsWith('"') && sidebar.endsWith('"')) {
                    localStorage.setItem('mdbook-sidebar', sidebar.slice(1, sidebar.length - 1));
                }
            } catch (e) { }
        </script>

        <!-- Set the theme before any content is loaded, prevents flash -->
        <script type="text/javascript">
            var theme;
            try { theme = localStorage.getItem('mdbook-theme'); } catch(e) { }
            if (theme === null || theme === undefined) { theme = default_theme; }
            var html = document.querySelector('html');
            html.classList.remove('no-js')
            html.classList.remove('light')
            html.classList.add(theme);
            html.classList.add('js');
        </script>

        <!-- Hide / unhide sidebar before it is displayed -->
        <script type="text/javascript">
            var html = document.querySelector('html');
            var sidebar = 'hidden';
            if (document.body.clientWidth >= 1080) {
                try { sidebar = localStorage.getItem('mdbook-sidebar'); } catch(e) { }
                sidebar = sidebar || 'visible';
            }
            html.classList.remove('sidebar-visible');
            html.classList.add("sidebar-" + sidebar);
        </script>

        <nav id="sidebar" class="sidebar" aria-label="Table of contents">
            <div class="sidebar-scrollbox">
                <ol class="chapter"><li class="chapter-item expanded affix "><a href="index.html">Writing a RISC-V Emulator in Rust</a></li><li class="chapter-item expanded "><a href="hardware-components/index.html"><strong aria-hidden="true">1.</strong> Hardware Components</a></li><li><ol class="section"><li class="chapter-item expanded "><a href="hardware-components/01-cpu.html"><strong aria-hidden="true">1.1.</strong> CPU with Two Instructions</a></li><li class="chapter-item expanded "><a href="hardware-components/02-memory.html"><strong aria-hidden="true">1.2.</strong> Memory and System Bus</a></li><li class="chapter-item expanded "><a href="hardware-components/03-csrs.html"><strong aria-hidden="true">1.3.</strong> Control and Status Registers</a></li></ol></li><li class="chapter-item expanded "><a href="instruction-set/index.html"><strong aria-hidden="true">2.</strong> Instruction Set</a></li><li><ol class="section"><li class="chapter-item expanded "><a href="instruction-set/01-rv64i.html"><strong aria-hidden="true">2.1.</strong> RV64I Base Integer Instruction Set</a></li></ol></li></ol>
            </div>
            <div id="sidebar-resize-handle" class="sidebar-resize-handle"></div>
        </nav>

        <div id="page-wrapper" class="page-wrapper">

            <div class="page">
                
                <div id="menu-bar-hover-placeholder"></div>
                <div id="menu-bar" class="menu-bar sticky bordered">
                    <div class="left-buttons">
                        <button id="sidebar-toggle" class="icon-button" type="button" title="Toggle Table of Contents" aria-label="Toggle Table of Contents" aria-controls="sidebar">
                            <i class="fa fa-bars"></i>
                        </button>
                        <button id="theme-toggle" class="icon-button" type="button" title="Change theme" aria-label="Change theme" aria-haspopup="true" aria-expanded="false" aria-controls="theme-list">
                            <i class="fa fa-paint-brush"></i>
                        </button>
                        <ul id="theme-list" class="theme-popup" aria-label="Themes" role="menu">
                            <li role="none"><button role="menuitem" class="theme" id="light">Light (default)</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="rust">Rust</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="coal">Coal</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="navy">Navy</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="ayu">Ayu</button></li>
                        </ul>
                        
                        <button id="search-toggle" class="icon-button" type="button" title="Search. (Shortkey: s)" aria-label="Toggle Searchbar" aria-expanded="false" aria-keyshortcuts="S" aria-controls="searchbar">
                            <i class="fa fa-search"></i>
                        </button>
                        
                    </div>

                    <h1 class="menu-title">Writing a RISC-V Emulator in Rust</h1>

                    <div class="right-buttons">
                        
                        <a href="print.html" title="Print this book" aria-label="Print this book">
                            <i id="print-button" class="fa fa-print"></i>
                        </a>
                        
                        
                    </div>
                </div>

                
                <div id="search-wrapper" class="hidden">
                    <form id="searchbar-outer" class="searchbar-outer">
                        <input type="search" name="search" id="searchbar" name="searchbar" placeholder="Search this book ..." aria-controls="searchresults-outer" aria-describedby="searchresults-header">
                    </form>
                    <div id="searchresults-outer" class="searchresults-outer hidden">
                        <div id="searchresults-header" class="searchresults-header"></div>
                        <ul id="searchresults">
                        </ul>
                    </div>
                </div>
                

                <!-- Apply ARIA attributes after the sidebar and the sidebar toggle button are added to the DOM -->
                <script type="text/javascript">
                    document.getElementById('sidebar-toggle').setAttribute('aria-expanded', sidebar === 'visible');
                    document.getElementById('sidebar').setAttribute('aria-hidden', sidebar !== 'visible');
                    Array.from(document.querySelectorAll('#sidebar a')).forEach(function(link) {
                        link.setAttribute('tabIndex', sidebar === 'visible' ? 0 : -1);
                    });
                </script>

                <div id="content" class="content">
                    <main>
                        <h1><a class="header" href="#writing-a-risc-v-emulator-in-rust" id="writing-a-risc-v-emulator-in-rust">Writing a RISC-V Emulator in Rust</a></h1>
<p><strong>NOTE: This project is actively ongoing. Pages are not perfect yet and it possible to change dramatically.</strong></p>
<h2><a class="header" href="#introduction" id="introduction">Introduction</a></h2>
<p>This is the book for writing a 64-bit RISC-V emulator from scratch in Rust. You can run <a href="https://github.com/mit-pdos/xv6-riscv">xv6</a>, a simple Unix-like OS, in your emulator once you finish the book.</p>
<p>You'll learn the basic computer architecture such as ISA, previleged architecture, exceptions, interrupts, peripheral devices, and virtual memory system from making an emulator.</p>
<p>The source code used in this book is available at <a href="https://github.com/d0iasm/rvemu-for-book">d0iasm/rvemu-for-book</a>.</p>
<h2><a class="header" href="#chapter-1" id="chapter-1">Chapter 1</a></h2>
<p><a href="hardware-components/index.html">Chapter 1</a> shows all hardward components we need to implement for running <code>xv6</code>.</p>
<ol>
<li><a href="hardware-components/01-cpu.html">CPU with Two Instructions</a></li>
<li><a href="hardware-components/02-memory.html">Memory and System Bus</a></li>
<li><a href="hardware-components/03-csrs.html">Control and Status Registers</a></li>
<li><a href="hardware-components/04-privileged-architecture.html">Privileged Architecture</a></li>
<li>Exceptions</li>
<li>PLIC (a platform-level interrupt controller) and CLINT (a core-local interrupter)</li>
<li>UART (a universal asynchronous receiver-transmitter)</li>
<li>Interrupts</li>
<li>Virtio</li>
<li>Virtual Memory System</li>
</ol>
<h2><a class="header" href="#chapter-2" id="chapter-2">Chapter 2</a></h2>
<p><a href="instruction-set/index.html">Chapter 2</a> shows all ISAs we need to implement for running <code>xv6</code>.</p>
<ul>
<li><a href="instruction-set/01-rv64i.html">RV64I Base Integer Instruction Set</a></li>
<li>&quot;M&quot; Standard Extension for Integer Multiplication and Division</li>
<li>&quot;A&quot; Standard Extension for AtomicInstructions</li>
</ul>
<h2><a class="header" href="#outcome" id="outcome">Outcome</a></h2>
<p>Once you read this book and implement the emulator, you will be able to run xv6 in your emulator!</p>
<p><img src="img/2020-08-16-rvemu-for-book-xv6.png" alt="Demo for running xv6 on the emulator" /></p>
<h2><a class="header" href="#contact" id="contact">Contact</a></h2>
<p>The author is <a href="https://twitter.com/d0iasm">@d0iasm</a> and please feel free to ask and request anything to me via <a href="https://twitter.com/d0iasm">Twitter</a> or <a href="https://github.com/d0iasm/rvemu-for-book/issues">GitHub issues</a>!</p>
<h1><a class="header" href="#hardware-components" id="hardware-components">Hardware Components</a></h1>
<p><a href="hardware-components/index.html">Chapter 1</a> shows all hardward components we need to implement for running <code>xv6</code>.</p>
<ol>
<li><a href="hardware-components/01-cpu.html">CPU with Two Instructions</a></li>
<li><a href="hardware-components/02-memory.html">Memory and System Bus</a></li>
<li><a href="hardware-components/03-csrs.html">Control and Status Registers</a></li>
<li><a href="hardware-components/04-privileged-architecture.html">Privileged Architecture</a></li>
<li>Exceptions</li>
<li>PLIC (a platform-level interrupt controller) and CLINT (a core-local interrupter)</li>
<li>UART (a universal asynchronous receiver-transmitter)</li>
<li>Interrupts</li>
<li>Virtio</li>
<li>Virtual Memory System</li>
</ol>
<h1><a class="header" href="#cpu-with-two-instructions" id="cpu-with-two-instructions">CPU with Two Instructions</a></h1>
<p>This is a part of <a href="hardware-components/../"><em>Writing a RISC-V Emulator in Rust</em></a>. Our goal is
running <a href="https://github.com/mit-pdos/xv6-riscv">xv6</a>, a small Unix-like OS, in
your emulator eventually.</p>
<p>The source code used in this page is available at
<a href="https://github.com/d0iasm/rvemu-for-book/tree/master/01">d0iasm/rvemu-for-book/01/</a>.</p>
<h2><a class="header" href="#the-goal-of-this-page" id="the-goal-of-this-page">The Goal of This Page</a></h2>
<p>In this page, we will implement a simple CPU and we can execute <a href="https://github.com/d0iasm/rvemu-for-book/blob/master/01/add-addi.s">the sample
file</a>
containing <code>add</code> and <code>addi</code> instructions in our emulator. The <code>add</code> instruction
adds 64-bit values in two registers, and the <code>addi</code> instruction adds a 64-bit
value in a register and a 12-bit immediate value.</p>
<p>We successfully see the result of addition in the <code>x31</code> register when we execute
the sample binary file <code>add-addi.bin</code>.</p>
<pre><code class="language-sh">// add-addi.bin contains the following instructions:
// main:
// .  addi x29, x0, 5   // Add 5 and 0, and store the value to x29.
// .  addi x30, x0, 37  // Add 37 and 0, and store the value to x30.
// .  add x31, x30, x29 // x31 should contain 42 (0x2a).

$ cargo run add-addi.bin
...
x28=0x0 x29=0x5 x30=0x25 x31=0x2a
</code></pre>
<h2><a class="header" href="#background" id="background">Background</a></h2>
<p><a href="https://riscv.org/">RISC-V</a> is a new instruction-set architecture (ISA) that
was originally designed to support computer architecture research and education
at the University of California, Berkeley, but now it gradually becomes a
standard free and open architecture for industry implementations. RISC-V is also
excellent <strong>for students to learn computer architecture</strong> since it's simple
enough. We can read <a href="https://riscv.org/technical/specifications/">the RISC-V
specifications</a> for free and we'll
implement a part of features in <em>Volume I: Unprivileged ISA</em> and <em>Volume II:
Privileged Architecture</em>. The <em>Unprivileged ISA</em> defines instructions, the
binary that the computer processor (CPU) can understand. Currently, RISC-V
defines 32-bit and 64-bit architecture. The width of registers and the available
memory size is different depending on the architecture. The 128-bit architecture
also exists but it is currently in a draft state.</p>
<p><a href="https://www.rust-lang.org/">Rust</a> is an open-source systems programming
language that focuses on performance and safety. It is popular especially in
systems programming like an operating system. We're going to implement our
emulator in Rust.</p>
<p>An emulator is, in simple words, <strong>an infinite loop to execute a RISC-V binary
one by one</strong> unless something wrong happens or a user stops an emulator
explicitly. In this book, we try to understand the basic RISC-V architecture by
making a RISC-V emulator.</p>
<h2><a class="header" href="#risc-v-isa" id="risc-v-isa">RISC-V ISA</a></h2>
<p>RISC-V ISA consists of modules, a base integer ISA plus optional extensions. The
base integer ISA must be implemented in any platform. There are 2 variants in
the base integer ISA, <strong>RV32I</strong> for a 32-bit architecture and <strong>RV64I</strong> for a
64-bit architecture.</p>
<p>The base integer ISA only contains simple integer arithmetic operations so it's
not enough so that it can't run complex systems such as OSes. RISC-V defines a
combination of a base ISA plus selected extensions as a &quot;general-purpose&quot; ISA,
called <strong>RV32G</strong> or <strong>RV64G</strong>, to allow complex systems to run on RISC-V
hardware.</p>
<p>Here is the list of ISAs that RV64G includes:</p>
<ul>
<li>RV64I: base integer instructions</li>
<li>RV64M: integer multiplication and division instructions</li>
<li>RV64A: atomic instructions</li>
<li>RV64F: single-precision floating-point instructions</li>
<li>RV64D: double-precision floating-point instructions</li>
<li>RVZicsr: control and status register instructions</li>
<li>RVZifencei: instruction-fetch fence instructions</li>
</ul>
<p>We'll only support the instructions that xv6 uses which are RV64I, RVZicsr, a
part of RV64M, and a part of RV64A.</p>
<h2><a class="header" href="#build-risc-v-toolchain" id="build-risc-v-toolchain">Build RISC-V Toolchain</a></h2>
<p>First, we need to build a RISC-V toolchain for RV64G. The default toolchain will
use RV64GC which contains a general-purpose ISA and a compressed ISA. However,
we will not support the compressed ISA in our emulator so we need to tell the
architecture we use to the toolchain.</p>
<p>Download code from the
<a href="https://github.com/riscv/riscv-gnu-toolchain">riscv/riscv-gnu-toolchain</a>
repository and configure it with RV64G architecture. After executing the
following commands, we can use <code>riscv64-unknown-elf-*</code> commands.</p>
<pre><code class="language-sh">$ git clone --recursive https://github.com/riscv/riscv-gnu-toolchain
$ cd riscv-gnu-toolchain
$ ./configure --prefix=&lt;path-to-riscv-toolchain&gt; --with-arch=rv64g
$ make &amp;&amp; make linux
// Now we can use riscv64-unknown-elf-* commands!
</code></pre>
<h2><a class="header" href="#create-a-new-project" id="create-a-new-project">Create a New Project</a></h2>
<p>We use Cargo, the Rust package manager. See <a href="https://doc.rust-lang.org/cargo/getting-started/installation.html">the installation
page</a> in the
Cargo book to install it. I'll call our project <code>rvemu-for-book</code> because I
originally implemented <a href="https://github.com/d0iasm/rvemu">rvemu</a> and I refactored
<a href="https://github.com/d0iasm/rvemu-for-book">the code for this book</a>.</p>
<p>The command <code>cargo new</code> can make a new project. We can see &quot;Hello, world!&quot; when
we execute an initialized project by <code>cargo run</code>.</p>
<pre><code class="language-bash">$ cargo new rvemu-for-book
$ cd rvemu-for-book
$ cargo run
Hello, world!
</code></pre>
<h2><a class="header" href="#create-a-basic-cpu" id="create-a-basic-cpu">Create a Basic CPU</a></h2>
<p>CPU is the most important part of a computer to execute instructions. It has
<strong>registers</strong>, a small amount of fast storage that a CPU can access. The width
of registers is 64 bits in the 64-bit RISC-V architecture. It also has <strong>a
program counter</strong> to hold the address of the current instruction.</p>
<p>The following struct contains 32 registers, a program counter, and memory.
Actual hardware doesn't have a memory inside a CPU and the memory connects to
the CPU via a system bus. We will make a memory and system bus module on the
next page, and we create a CPU that contains a memory directly for now.</p>
<p class="filename">main.rs</p>
<pre><pre class="playground"><code class="language-rust">
<span class="boring">#![allow(unused)]
</span><span class="boring">fn main() {
</span>struct Cpu {
    regs: [u64; 32],
    pc: u64,
    code: Vec&lt;u8&gt;,
}
<span class="boring">}
</span></code></pre></pre>
<h3><a class="header" href="#registers" id="registers">Registers</a></h3>
<p>There are 32 general-purpose registers that are each 64 bits wide in RV64I. Each
register has a role defined by <a href="https://github.com/riscv/riscv-elf-psabi-doc/blob/master/riscv-elf.md#integer-register-convention-">the integer register
convention</a>.
Basically, an emulator doesn't care about the roles of a register except zero
(x0) and sp (x2) registers. The zero register x0 is hardwired with all bits
equal to 0. The sp register x2 is a stack pointer. A stack is a data structure
mainly located at the end of the address space. It is especially used to store
local variables. A stack pointer keeps track of a stack. A value of a stack
pointer is subtracted in <a href="https://en.wikipedia.org/wiki/Function_prologue">a function
prologue</a>, so we need to set it
up with a non-0 value.</p>
<p class="filename">main.rs</p>
<pre><pre class="playground"><code class="language-rust">
<span class="boring">#![allow(unused)]
</span><span class="boring">fn main() {
</span>// Set the register x2 with the size of a memory when a CPU is
// instantiated.
regs[2] = MEMORY_SIZE; // 1024 * 1024 * 128 (128MiB).

// Reset the value of register x0 with 0 in each cycle to mimic that
// register x0 is hardwired with all bits equal to 0.
self.regs[0] = 0;
<span class="boring">}
</span></code></pre></pre>
<h3><a class="header" href="#fetch-decode-execute-cycle" id="fetch-decode-execute-cycle">Fetch-decode-execute Cycle</a></h3>
<p>The main job of the CPU is composed of three main stages: fetch stage, decode
stage, and execute stage. The fetch-decode-execute cycle is also known as the
instruction cycle.</p>
<p>A CPU follows the cycle from the computer boots up until it shuts down.  An
emulator is ideally an infinite loop and continues to perform the
fetch-decode-execute cycle infinitely unless something wrong happens or a user
stops an emulator explicitly.  However, we're going to stop an emulator
implicitly when the program counter is 0 or over the length of memory, and an
error happens during the execution.</p>
<ol>
<li>Fetch: Reads the next instruction to be executed from the memory where the
program is stored.</li>
<li>Decode: Splits an instruction sequence into a form that makes sense to the
CPU.</li>
<li>Execute: Performs the action required by the instruction.</li>
</ol>
<p>Also, we need to add 4 bytes, the size of one instruction, to the program
counter in each cycle.</p>
<p class="filename">main.rs</p>
<pre><pre class="playground"><code class="language-rust">fn main() -&gt; io::Result&lt;()&gt; {
    ...
    while cpu.pc &lt; cpu.dram.len() as u64 {
        // 1. Fetch.
        let inst = cpu.fetch();

        // 2. Add 4 to the program counter.
        cpu.pc = cpu.pc + 4;

        // 3. Decode.
        // 4. Execute.
        cpu.execute(inst);
    }
    ...
</code></pre></pre>
<p>We'll make <code>fetch</code> and <code>execute</code> methods in CPU. The decode stage is performed
in the <code>execute</code> method for the sake of simplicity.</p>
<p class="filename">main.rs</p>
<pre><pre class="playground"><code class="language-rust">
<span class="boring">#![allow(unused)]
</span><span class="boring">fn main() {
</span>impl Cpu {
    fn fetch(&amp;self) -&gt; u32 {
        // Read 32-bit instruction from a memory.
    }

    fn execute(&amp;mut self, inst: u32) {
        // Decode an instruction and execute it.
    }
}
<span class="boring">}
</span></code></pre></pre>
<h3><a class="header" href="#set-binary-data-to-the-memory" id="set-binary-data-to-the-memory">Set Binary Data to the Memory</a></h3>
<p>In order to implement the <code>fetch</code> method, we need to read a binary file from a
command line and store the content in the memory. We can get command-line
arguments via the standard <code>env</code> module. Let a file name place at the first
argument.</p>
<p>The binary is set up to the memory when a new CPU instance is created.</p>
<p class="filename">main.rs</p>
<pre><pre class="playground"><code class="language-rust">use std::env;

fn main() -&gt; io::Result&lt;()&gt; {
    let args: Vec&lt;String&gt; = env::args().collect();

    if args.len() != 2 {
        panic!(&quot;Usage: rvemu-simple &lt;filename&gt;&quot;);
    }
    let mut file = File::open(&amp;args[1])?;
    let mut code = Vec::new();
    file.read_to_end(&amp;mut code)?;

    let cpu = Cpu::new(code);

    ...
}

impl Cpu {
    fn new(code: Vec&lt;u8&gt;) -&gt; Self {
        Self {
            regs: [0; 32],
            pc: 0,
            dram: code,
        }
    }

    fn fetch(&amp;self) -&gt; u32 { ... }
    fn execute(&amp;mut self, inst: u32) { ... }
}
</code></pre></pre>
<h3><a class="header" href="#fetch-stage" id="fetch-stage">Fetch Stage</a></h3>
<p>Now, we are ready to fetch an instruction from the memory.</p>
<p>What we should be careful to fetch an instruction is endianness, which is the
term refers to how binary data is stored. There are 2 types of endianness:
little-endian and big-endian. A little-endian ordering places the least
significant byte (LSB) at the lowest address and the most significant byte
(MSB) places at the highest address in a 32-bit word. While a big-endian
ordering does the opposite.</p>
<p><img src="hardware-components/../img/1-1-1.jpg" alt="Fig 1.1 Little-endian and big-endian 2 instructions." /></p>
<p class="caption">Fig 1.1 Little-endian and big-endian 2 instructions.</p>
<p>RISC-V has either little-endian or big-endian byte order. Our emulator only
supports a little-endian system because RISC-V originally chose little-endian
byte ordering and it's currently dominant commercially like x86 systems.</p>
<p>Our memory is the vector of <code>u8</code> , so read 4 elements from the memory and shift
them in the little-endian ordering.</p>
<p class="filename">main.rs</p>
<pre><pre class="playground"><code class="language-rust">
<span class="boring">#![allow(unused)]
</span><span class="boring">fn main() {
</span>impl Cpu {
    ...  
    fn fetch(&amp;self) -&gt; u32 {
        let index = self.pc as usize;
        return (self.dram[index] as u32)
            | ((self.dram[index + 1] as u32) &lt;&lt; 8)
            | ((self.dram[index + 2] as u32) &lt;&lt; 16)
            | ((self.dram[index + 3] as u32) &lt;&lt; 24);
    }
    ...
}
<span class="boring">}
</span></code></pre></pre>
<h3><a class="header" href="#decode-state" id="decode-state">Decode State</a></h3>
<p>RISC-V base instructions only have 4 instruction formats and a few variants as
we can see in Fig 1.2. These formats keep all register specifiers at the same
position in all formats since it makes it easier to decode.</p>
<p><img src="hardware-components/../img/1-1-2.png" alt="Fig 1.2 RISC-V base instruction formats. (Source: Figure 2.2 in Volume I: Unprivileged ISA)" /></p>
<p class="caption">Fig 1.2 RISC-V base instruction formats. (Source: Figure 2.2
in Volume I: Unprivileged ISA)</p>
<p>Decoding for common parts in all formats is performed by bitwise operations, bit
shifts and bitwise ANDs.</p>
<p class="filename">main.rs</p>
<pre><pre class="playground"><code class="language-rust">
<span class="boring">#![allow(unused)]
</span><span class="boring">fn main() {
</span>impl Cpu {
    ... 
    fn execute(&amp;mut self, inst: u32) {
        let opcode = inst &amp; 0x7f;
        let rd = ((inst &gt;&gt; 7) &amp; 0x1f) as usize;
        let rs1 = ((inst &gt;&gt; 15) &amp; 0x1f) as usize;
        let rs2 = ((inst &gt;&gt; 20) &amp; 0x1f) as usize;
        ...
<span class="boring">}
</span></code></pre></pre>
<h3><a class="header" href="#execute-state" id="execute-state">Execute State</a></h3>
<p>As a first step, we're going to implement 2 instructions <code>add</code> (R-type) and
<code>addi</code> (I-type). The <code>add</code> instruction adds 64-bit values in two registers,
and the <code>addi</code> instruction adds a 64-bit value in a register and a 12-bit
immediate value. We can dispatch an execution depending on the <code>opcode</code> field
according to Fig 1.3 and Fig 1.4. In the <code>addi</code> instruction, we need to decode
12-bit immediate which is sign-extended.</p>
<p><img src="hardware-components/../img/1-1-3.png" alt="Fig 1.3 Add instruction (Source: RV32I Base Instruction Set table in Volume I: Unprivileged ISA)" /></p>
<p class="caption">Fig 1.3 Add instruction (Source: RV32I Base Instruction Set
table in Volume I: Unprivileged ISA)</p>
<p><img src="hardware-components/../img/1-1-4.png" alt="Fig 1.4 Addi instruction (Source: RV32I Base Instruction Set table in Volume I: Unprivileged ISA)" /></p>
<p class="caption">Fig 1.4 Addi instruction (Source: RV32I Base Instruction Set table in Volume I: Unprivileged ISA)</p>
<p class="filename">main.rs</p>
<pre><pre class="playground"><code class="language-rust">
<span class="boring">#![allow(unused)]
</span><span class="boring">fn main() {
</span>impl Cpu {
    ...
    match opcode {
            0x13 =&gt; {
                // addi
                let imm = ((inst &amp; 0xfff00000) as i32 as i64 &gt;&gt; 20) as u64;
                self.regs[rd] = self.regs[rs1].wrapping_add(imm);
            }
            0x33 =&gt; {
                // add
                self.regs[rd] = self.regs[rs1].wrapping_add(self.regs[rs2]);
            }
            _ =&gt; {
                dbg!(&quot;not implemented yet&quot;);
            }
        }
    }
}
<span class="boring">}
</span></code></pre></pre>
<p>The reason for using <code>wrapping_add</code> instead of plus (+) operation is to avoid
causing an arithmetic overflow when the result is beyond the boundary of the
type of registers which is a 64-bit unsigned integer.</p>
<h2><a class="header" href="#testing" id="testing">Testing</a></h2>
<p>We're going to test 2 instructions by executing a sample file and check if the
registers are expected values. I prepared a sample binary file available at
<a href="https://github.com/d0iasm/rvemu-for-book/tree/master/01">d0iasm/rvemu-for-book/01/</a>.
Download the
<a href="https://github.com/d0iasm/rvemu-for-book/raw/master/01/add-addi.bin">add-addi.bin</a>
file and execute it in your emulator.</p>
<p>To see the registers after execution is done, I added the
<a href="https://github.com/d0iasm/rvemu-for-book/blob/master/01/src/main.rs#L33-L53"><code>dump_registers</code></a>
function. Now, we successfully see the result of the addition in the x31
register when we execute the sample binary file.</p>
<pre><code class="language-bash">// add-addi.bin is binary to execute these instructions:
// main:
// .  addi x29, x0, 5   // Add 5 and 0, and store the value to x29.
// .  addi x30, x0, 37  // Add 37 and 0, and store the value to x30.
// .  add x31, x30, x29 // x31 should contain 42 (0x2a).

$ cargo run add-addi.bin
...
x28=0x0 x29=0x5 x30=0x25 x31=0x2a
</code></pre>
<h3><a class="header" href="#how-to-build-test-binary" id="how-to-build-test-binary">How to Build Test Binary</a></h3>
<p>Our emulator can execute an ELF binary without any headers and its entry point
address is <code>0x0</code> . The
<a href="https://github.com/d0iasm/rvemu-for-book/blob/master/01/Makefile">Makefile</a>
helps you build test binary.</p>
<pre><code class="language-bash">$ riscv64-unknown-elf-gcc -Wl,-Ttext=0x0 -nostdlib -o foo foo.s
$ riscv64-unknown-elf-objcopy -O binary foo foo.bin
</code></pre>
<h3><a class="header" href="#disclaimer" id="disclaimer">Disclaimer</a></h3>
<p>The sample file doesn't cover edge cases (e.g. arithmetic overflow). We'll not
aim at the perfect implementation of our emulator in this page and in the
following pages because it costs too much. The book just focuses on running xv6
in our emulator and its implementation is possibly wrong or not enough.</p>
<h1><a class="header" href="#memory-and-system-bus" id="memory-and-system-bus">Memory and System Bus</a></h1>
<p>This is a part of <a href="hardware-components/../"><em>Writing a RISC-V Emulator in Rust</em></a>. Our goal is
running <a href="https://github.com/mit-pdos/xv6-riscv">xv6</a>, a small Unix-like OS, in
your emulator eventually.</p>
<p>The source code used in this page is available at
<a href="https://github.com/d0iasm/rvemu-for-book/tree/master/02">d0iasm/rvemu-for-book/02/</a>.</p>
<h2><a class="header" href="#the-goal-of-this-page-1" id="the-goal-of-this-page-1">The Goal of This Page</a></h2>
<p>In this page, we will implement a memory (DRAM) and a system bus. The memory is
used to store and load data. The system bus is a pathway to carry data between
the CPU and the memory.</p>
<p>These components enable to execute load and store instructions which are the
part of base integer instruction set. There are 7 load instructions (<code>lb</code>, <code>lh</code>,
<code>lw</code>, <code>ld</code>, <code>lbu</code>, <code>lhu</code>, and <code>lwu</code>) and 4 store instructions (<code>sb</code>, <code>sh</code>, <code>sw</code>,
and <code>sd</code>).</p>
<h2><a class="header" href="#define-modules" id="define-modules">Define Modules</a></h2>
<p>Rust has a powerful module system that can split code into logical units. Each
unit is called a module.</p>
<p>First, we divide <code>main.rs</code> implemented in the previous section. The code of the
CPU is splited to a new file <code>cpu.rs</code>.</p>
<p>To define a CPU module, we need to <code>mod</code> keyword at the beginning of the
<code>main.rs</code> file. The <code>use</code> keyword allows us to use public items defined in the
CPU module.</p>
<p class="filename">main.rs</p>
<pre><pre class="playground"><code class="language-rust">
<span class="boring">#![allow(unused)]
</span><span class="boring">fn main() {
</span>// This declaration will look for a file named `cpu.rs` or `cpu/mod.rs` and
// will insert its contents inside a module named `cpu` under this scope.
mod cpu;

// Use all public structures, methods, and functions defined in the cpu module.
use crate::cpu::*;
<span class="boring">}
</span></code></pre></pre>
<p class="filename">cpu.rs</p>
<pre><pre class="playground"><code class="language-rust">
<span class="boring">#![allow(unused)]
</span><span class="boring">fn main() {
</span>// `pub` keyword allows other modules use the `Cpu` structure and methods
// relating to it.
pub struct Cpu {
    ...
}

impl Cpu {
    ...
}
<span class="boring">}
</span></code></pre></pre>
<h2><a class="header" href="#memory-dram" id="memory-dram">Memory (DRAM)</a></h2>
<p>The memory we going to implement is a dynamic random-access memory which is
called DRAM. It is used to store/load data while the program is running.</p>
<p>We represent it as a <code>Dram</code> struct. It contains a vector of bytes as a member.</p>
<p>The vector of bytes in the <code>Dram</code> instance is initialized with the data
containing executable binary when it's created by <code>Dram::new()</code>.</p>
<p class="filename">dram.rs</p>
<pre><pre class="playground"><code class="language-rust">
<span class="boring">#![allow(unused)]
</span><span class="boring">fn main() {
</span>pub const DRAM_SIZE: u64 = 1024 * 1024 * 128; // 128MiB

pub struct Dram {
    pub dram: Vec&lt;u8&gt;,
}

impl Dram {
    pub fn new(code: Vec&lt;u8&gt;) -&gt; Dram {
        let mut dram = vec![0; DRAM_SIZE as usize];
        dram.splice(..code.len(), code.iter().cloned());

        Self { dram }
    }
}
<span class="boring">}
</span></code></pre></pre>
<h3><a class="header" href="#load-and-store-methods" id="load-and-store-methods">Load and Store Methods</a></h3>
<p>There are <code>load</code> and <code>store</code> public methods for the <code>Dram</code> struct. Arguments in
each method are an address and the number of bits. The number of bits can be
8, 16, 32, and 64 bits.</p>
<p class="filename">dram.rs</p>
<pre><pre class="playground"><code class="language-rust">
<span class="boring">#![allow(unused)]
</span><span class="boring">fn main() {
</span>impl Dram {
    ...
    pub fn load(&amp;self, addr: u64, size: u64) -&gt; Result&lt;u64, ()&gt; {
        match size {
            8 =&gt; Ok(self.load8(addr)),
            16 =&gt; Ok(self.load16(addr)),
            32 =&gt; Ok(self.load32(addr)),
            64 =&gt; Ok(self.load64(addr)),
            _ =&gt; Err(()),
        }
    }

    pub fn store(&amp;mut self, addr: u64, size: u64, value: u64) -&gt; Result&lt;(), ()&gt; {
        match size {
            8 =&gt; Ok(self.store8(addr, value)),
            16 =&gt; Ok(self.store16(addr, value)),
            32 =&gt; Ok(self.store32(addr, value)),
            64 =&gt; Ok(self.store64(addr, value)),
            _ =&gt; Err(()),
        }
    }
    ...
}
<span class="boring">}
</span></code></pre></pre>
<p><code>load8</code>, <code>load16</code>, <code>load32</code>, and <code>load64</code> (<code>store*</code> as well) are private
methods to help us operate the DRAM with the specific size of bits. The DRAM
is a little-endian system as described in the previous section so we need to be
careful the order of bytes.</p>
<p>The following code is <code>load32</code> and <code>store32</code> methods. The byte of a smallest
memory address (<code>index</code>) is stored at the least signigicant byte at the largest
and the byte of a largest memory address (<code>index + 3</code>) is stored at the most
significant byte of a word.</p>
<p class="filename">dram.rs</p>
<pre><pre class="playground"><code class="language-rust">
<span class="boring">#![allow(unused)]
</span><span class="boring">fn main() {
</span>impl Dram {
    ...

    fn load32(&amp;self, addr: u64) -&gt; u64 {
        let index = (addr - DRAM_BASE) as usize;
        return (self.dram[index] as u64)
            | ((self.dram[index + 1] as u64) &lt;&lt; 8)
            | ((self.dram[index + 2] as u64) &lt;&lt; 16)
            | ((self.dram[index + 3] as u64) &lt;&lt; 24);
    }

    fn store32(&amp;mut self, addr: u64, value: u64) {
        let index = (addr - DRAM_BASE) as usize;
        self.dram[index] = (value &amp; 0xff) as u8;
        self.dram[index + 1] = ((value &gt;&gt; 8) &amp; 0xff) as u8;
        self.dram[index + 2] = ((value &gt;&gt; 16) &amp; 0xff) as u8;
        self.dram[index + 3] = ((value &gt;&gt; 24) &amp; 0xff) as u8;
    }
    ...
}
<span class="boring">}
</span></code></pre></pre>
<h3><a class="header" href="#add-dram-to-module" id="add-dram-to-module">Add Dram to Module</a></h3>
<p>Let's add the <code>Dram</code> as a module. Once adding one line at <code>main.rs</code>, <code>dram.rs</code>
can be included to the build target by <code>cargo build</code> and we can use methods
defined at <code>dram.rs</code>.</p>
<p class="filename">main.rs</p>
<pre><pre class="playground"><code class="language-rust">
<span class="boring">#![allow(unused)]
</span><span class="boring">fn main() {
</span>mod dram;
<span class="boring">}
</span></code></pre></pre>
<p>From now on, we will add a new file as a module implicitly when it is added.</p>
<h2><a class="header" href="#system-bus" id="system-bus">System Bus</a></h2>
<p>A system bus is a component to carry data between the CPU and peripheral devices
such as a DRAM. In actual hardware, there are 3 types of a bus. The 3 buses
together are called a system bus.</p>
<ul>
<li>Address bus: carries memory addresses.</li>
<li>Data bus: carries the data.</li>
<li>Control bus: carries control signals.</li>
</ul>
<p>Our implementation doesn't care the differences between them and a system bus
just connects the DRAM (and other peripheral devices) to the CPU and carries
memory addresses and data stored in the memory and between them.</p>
<p>The <code>Bus</code> struct has a <code>dram</code> member and other peripheral devices we will add
later. The <code>Cpu</code> struct now has a <code>bus</code> member in it instead of a <code>dram</code>
member so that the CPU can access the DRAM via a system bus.</p>
<p class="filename">bus.rs</p>
<pre><pre class="playground"><code class="language-rust">
<span class="boring">#![allow(unused)]
</span><span class="boring">fn main() {
</span>pub struct Bus {
    dram: Dram,
}
<span class="boring">}
</span></code></pre></pre>
<p class="filename">cpu.rs</p>
<pre><pre class="playground"><code class="language-rust">
<span class="boring">#![allow(unused)]
</span><span class="boring">fn main() {
</span>pub struct Cpu {
    pub regs: [u64; 32],
    pub pc: u64,
    pub bus: Bus,
}
<span class="boring">}
</span></code></pre></pre>
<h3><a class="header" href="#memory-mapped-io" id="memory-mapped-io">Memory-mapped I/O</a></h3>
<p>Memory-mapped I/O (MMIO) is a method performing input and output between the
CPU and peripheral devices. MMIO uses the same address space as both DRAM and
peripheral devices. It means you can use same <code>load</code> and <code>store</code> instructions
for accessing peripheral devices. When you access at a memory address, it can
connect to either a DRAM or a specific peripheral device via the system bus.</p>
<p>The system bus is responsible for a memory map in our implementation. A memory
map is a structure of data which indicates how memory is laid out for a DRAM
and peripheral devices. This can be different depending on a hardware system.</p>
<p>For example, <a href="https://github.com/qemu/qemu/blob/master/hw/riscv/virt.c">virt machine in
QEMU</a> has the
following memory map. In the virt machine, DRAM starts at 0x80000000. We're
going to implement the same memory map as the map of a virt machine although we
only have a part of the peripheral devices the virt machine has.</p>
<pre><code class="language-c">static const struct MemmapEntry {
    hwaddr base;
    hwaddr size;
} virt_memmap[] = {
    [VIRT_DEBUG] =       {        0x0,         0x100 },
    [VIRT_MROM] =        {     0x1000,        0xf000 },
    [VIRT_TEST] =        {   0x100000,        0x1000 },
    [VIRT_RTC] =         {   0x101000,        0x1000 },
    [VIRT_CLINT] =       {  0x2000000,       0x10000 },
    [VIRT_PCIE_PIO] =    {  0x3000000,       0x10000 },
    [VIRT_PLIC] =        {  0xc000000, VIRT_PLIC_SIZE(VIRT_CPUS_MAX * 2) },
    [VIRT_UART0] =       { 0x10000000,         0x100 },
    [VIRT_VIRTIO] =      { 0x10001000,        0x1000 },
    [VIRT_FLASH] =       { 0x20000000,     0x4000000 },
    [VIRT_PCIE_ECAM] =   { 0x30000000,    0x10000000 },
    [VIRT_PCIE_MMIO] =   { 0x40000000,    0x40000000 },
    [VIRT_DRAM] =        { 0x80000000,           0x0 },
};
</code></pre>
<p>There are <code>load</code> and <code>store</code> public methods for the <code>Bus</code> struct. Arguments in
each method are an address and the number of bits. The number of bits can be
8, 16, 32, and 64.</p>
<p>If the <code>addr</code> is larger than 0x80000000 defined as <code>DRAM_BASE</code>, we can access to the DRAM.</p>
<p class="filename">dram.rs</p>
<pre><pre class="playground"><code class="language-rust">
<span class="boring">#![allow(unused)]
</span><span class="boring">fn main() {
</span>/// The address which dram starts, same as QEMU virt machine.
pub const DRAM_BASE: u64 = 0x8000_0000;

impl Bus {
    ...

    pub fn load(&amp;self, addr: u64, size: u64) -&gt; Result&lt;u64, ()&gt; {
        if DRAM_BASE &lt;= addr {
            return self.dram.load(addr, size);
        }
        Err(())
    }

    pub fn store(&amp;mut self, addr: u64, size: u64, value: u64) -&gt; Result&lt;(), ()&gt; {
        if DRAM_BASE &lt;= addr {
            return self.dram.store(addr, size, value);
        }
        Err(())
    }
}
<span class="boring">}
</span></code></pre></pre>
<h2><a class="header" href="#update-the-cpu" id="update-the-cpu">Update the CPU</a></h2>
<p>We're going to implement load and store instructions which are the part of base
integer instruction set. There are 7 load instructions, <code>lb</code>, <code>lh</code>, <code>lw</code>,
<code>lbu</code>, and <code>lhu</code> defined at RV32I and <code>lwu</code> and <code>ld</code> defined at RV64I. There
are 4 store instructions, <code>sb</code>, <code>sh</code>, and <code>sw</code> defined at RV32I and <code>sd</code>
defined at RV64I.</p>
<h3><a class="header" href="#fetch-decode-execute-cycle-1" id="fetch-decode-execute-cycle-1">Fetch-decode-execute Cycle</a></h3>
<p>We update the fetch-decode-execute cycle introduced in the previous page. The
emulator continues to execute the cycle until <code>fetch</code> or <code>execute</code> methods fail.</p>
<p class="filename">main.rs</p>
<pre><pre class="playground"><code class="language-rust">fn main() -&gt; io::Result&lt;()&gt; {
    ...
    loop {
        // 1. Fetch.
        let inst = match cpu.fetch() {
            // Break the loop if an error occurs.
            Ok(inst) =&gt; inst,
            Err(_) =&gt; break,
        };

        // 2. Add 4 to the program counter.
        cpu.pc += 4;

        // 3. Decode.
        // 4. Execute.
        match cpu.execute(inst) {
            // Break the loop if an error occurs.
            Ok(_) =&gt; {}
            Err(_) =&gt; break,
        }

        // This is a workaround for avoiding an infinite loop.
        if cpu.pc == 0 {
            break;
        }
    }
    ...
}
</code></pre></pre>
<h3><a class="header" href="#fetch-stage-1" id="fetch-stage-1">Fetch Stage</a></h3>
<p>The next executable binary can be fetched from DRAM via the system bus we just
created. The size of bits is 32 since the the length of one instruction in
RISC-V is always 4 bytes. (Note: The length of one instruction can be 2 bytes in
the compressed instruction set.)</p>
<p class="filename">cpu.rs</p>
<pre><pre class="playground"><code class="language-rust">
<span class="boring">#![allow(unused)]
</span><span class="boring">fn main() {
</span>impl Cpu {
    ...
    pub fn fetch(&amp;mut self) -&gt; Result&lt;u64, ()&gt; {
        match self.bus.load(self.pc, 32) {
            Ok(inst) =&gt; Ok(inst),
            Err(_e) =&gt; Err(()),
        }
    }
    ...
}
<span class="boring">}
</span></code></pre></pre>
<h3><a class="header" href="#decode-stage" id="decode-stage">Decode Stage</a></h3>
<p>Load instructions are I-type and store instrucrtions are S-type format as we can
see them in Fig 2.1. and 2.2. The positions for <code>rs1</code>, <code>funct3</code> (the 3 bits
between <code>rs1</code> and <code>rd</code>), and <code>opcode</code> are the same position in the both format.</p>
<p>In RISC-V, there are many common positions in all formats, but decoding an
immediate value is quite different depending on instructions, so we'll decode an
immediate value in each operation.</p>
<p><img src="hardware-components/../img/1-2-1.png" alt="Fig 2.1 Load and store instructions in RV32I." /></p>
<p class="caption">Fig 2.1 Load and store instructions in RV32I.</p>
<p><img src="hardware-components/../img/1-2-2.png" alt="Fig 2.2 Load and store instructions in RV64I." /></p>
<p class="caption">Fig 2.2 Load and store instructions in RV64I.</p>
<p class="filename">cpu.rs</p>
<pre><pre class="playground"><code class="language-rust">
<span class="boring">#![allow(unused)]
</span><span class="boring">fn main() {
</span>impl Cpu {
    ...
    fn execute(&amp;mut self, inst: u32) {
        ...
        let funct3 = ((inst &gt;&gt; 12) &amp; 0x7);
        ...
        match opcode {
            0x03 =&gt; { // Load instructions.
                // imm[11:0] = inst[31:20]
                let imm = ((inst as i32 as i64) &gt;&gt; 20) as u64;
                let addr = self.regs[rs1].wrapping_add(imm);
                ...
            0x23 =&gt; { // Store instructions.
                // imm[11:5|4:0] = inst[31:25|11:7]
                let imm = (((inst &amp; 0xfe000000) as i32 as i64 &gt;&gt; 20) as u64) | ((inst &gt;&gt; 7) &amp; 0x1f);
                let addr = self.regs[rs1].wrapping_add(imm);
                ...
<span class="boring">}
</span></code></pre></pre>
<p>Decoding is performed by bitwise ANDs and bit shifts. The point to be noted is
that an immediate value should be sign-extended. It means we need to fill in the
upper bits with 1 when the significant bit is 1. In this implementation, filling
in bits with 1 is performed by casting from a signed integer to an unsigned
integer.</p>
<h3><a class="header" href="#execute-stage" id="execute-stage">Execute Stage</a></h3>
<p>Each operation is performed in each <code>match</code> arm. For example, a load
instruction <code>lb</code> is executed when <code>opcode</code> is 0x3 and <code>funct3</code> is 0x0. The
<code>lb</code> instruction loads a byte from a DRAM with the specific <code>addr</code> position.</p>
<p>The suffix in load and store instructions mean the size of bits.</p>
<ul>
<li>b: a byte (8 bits)</li>
<li>h: a half word (16 bits)</li>
<li>w: a word (32 bits)</li>
<li>d: a double word (64 bits)</li>
</ul>
<p>Also, <code>u</code> in load instructions means &quot;unsigned&quot;.</p>
<p class="filename">cpu.rs</p>
<pre><pre class="playground"><code class="language-rust">
<span class="boring">#![allow(unused)]
</span><span class="boring">fn main() {
</span>impl Cpu {
    ...
    fn execute(&amp;mut self, inst: u32) {
        ...
        match opcode {
            0x03 =&gt; { // Load instructions.
                // imm[11:0] = inst[31:20]
                let imm = ((inst as i32 as i64) &gt;&gt; 20) as u64;
                let addr = self.regs[rs1].wrapping_add(imm);
                match funct3 {
                    0x0 =&gt; {
                        // lb
                        let val = self.load(addr, 8)?;
                        self.regs[rd] = val as i8 as i64 as u64;
                    }
                    0x1 =&gt; {
                        // lh
                        let val = self.load(addr, 16)?;
                        self.regs[rd] = val as i16 as i64 as u64;
                    }
                    0x2 =&gt; {
                        // lw
                        let val = self.load(addr, 32)?;
                        self.regs[rd] = val as i32 as i64 as u64;
                    }
                    0x3 =&gt; {
                        // ld
                        let val = self.load(addr, 64)?;
                        self.regs[rd] = val;
                    }
                    0x4 =&gt; {
                        // lbu
                        let val = self.load(addr, 8)?;
                        self.regs[rd] = val;
                    }
                    0x5 =&gt; {
                        // lhu
                        let val = self.load(addr, 16)?;
                        self.regs[rd] = val;
                    }
                    0x6 =&gt; {
                        // lwu
                        let val = self.load(addr, 32)?;
                        self.regs[rd] = val;
                    }
                    _ =&gt; {}
                }
            }
            0x23 =&gt; { // Store instructions.
                // imm[11:5|4:0] = inst[31:25|11:7]
                let imm = (((inst &amp; 0xfe000000) as i32 as i64 &gt;&gt; 20) as u64) | ((inst &gt;&gt; 7) &amp; 0x1f);
                let addr = self.regs[rs1].wrapping_add(imm);
                match funct3 {
                    0x0 =&gt; self.store(addr, 8, self.regs[rs2])?,  // sb
                    0x1 =&gt; self.store(addr, 16, self.regs[rs2])?, // sh
                    0x2 =&gt; self.store(addr, 32, self.regs[rs2])?, // sw
                    0x3 =&gt; self.store(addr, 64, self.regs[rs2])?, // sd
                    _ =&gt; {}
                }
            }
            ...
<span class="boring">}
</span></code></pre></pre>
<h2><a class="header" href="#instruction-set" id="instruction-set">Instruction Set</a></h2>
<p>We've already implemented <code>add</code> and <code>addi</code> in the previous page and load and
store instructions in this page. These instructions are a part of base integer
instruction set (RV64I). To run xv6 in our emulator, we need to implement all
instructions in RV64I and a part of instructions in RV64A and RV64M.</p>
<p>Here is the page for <a href="hardware-components/../instruction-set/index.html">all instruction set we need to implement for running
xv6</a>:</p>
<ul>
<li><a href="hardware-components/../instruction-set/01-rv64i.html">RV64I Base Integer Instruction Set</a></li>
<li><a href="hardware-components/../instruction-set/02-rv64m.html">&quot;M&quot; Standard Extension for Integer Multiplication and
Division</a></li>
<li><a href="hardware-components/../instruction-set/03-rv64a.html">&quot;A&quot; Standard Extension for
AtomicInstructions</a></li>
</ul>
<h1><a class="header" href="#control-and-status-registers" id="control-and-status-registers">Control and Status Registers</a></h1>
<p>This is a part of <a href="hardware-components/../"><em>Writing a RISC-V Emulator in Rust</em></a>. Our goal is
running <a href="https://github.com/mit-pdos/xv6-riscv">xv6</a>, a small Unix-like OS, in
your emulator eventually.</p>
<p>The source code used in this page is available at
<a href="https://github.com/d0iasm/rvemu-for-book/tree/master/03">d0iasm/rvemu-for-book/03/</a>.</p>
<h2><a class="header" href="#the-goal-of-this-page-2" id="the-goal-of-this-page-2">The Goal of This Page</a></h2>
<p>In this page, we will implement read-and-modify control and status registers
(CSRs), which are defined at the Zicsr extension. CSRs are registers that store
additional information of the result of instructions.</p>
<p>We will add Zicsr instructions, <code>csrrw</code>, <code>csrrs</code>, <code>csrrc</code>, <code>csrrwi</code>, <code>csrrsi</code>,
and <code>csrrci</code>, to read and write CSRs.</p>
<h2><a class="header" href="#control-and-status-registers-csrs" id="control-and-status-registers-csrs">Control and Status Registers (CSRs)</a></h2>
<p>Control and status register (CSR) is a register that stores various information
in CPU. RISC-V defines a separate address space of 4096 CSRs so we can have at
most 4096 CSRs. RISC-V only allocates a part of address space so we can add
custom CSRs in unused addresses. Also, not all CSRs are required on all
implementations.</p>
<p>Fig 3.1-3.3 list the machine-level and supervisor CSRs that are currently
allocated CSR addresses. The next page will talk about what machine-level
(M-mode) and supervisor-level (S-mode) are.</p>
<p>We will support a part of the allocated CSRs used in
<a href="https://github.com/mit-pdos/xv6-riscv">xv6-riscv</a>. The book only describes
them in the following sections.</p>
<p><img src="hardware-components/../img/1-3-1.png" alt="Fig 3.1 Machine-level CSRs 1 (Source: Table 2.5: Currently allocated RISC-V machine-level CSR addresses. in Volume II: Privileged Architecture)" /></p>
<p class="caption">Fig 3.1 Machine-level CSRs 1 (Source: Table 2.5: Currently
allocated RISC-V machine-level CSR addresses. in Volume II: Privileged
Architecture)</p>
<p><img src="hardware-components/../img/1-3-2.png" alt="Fig 3.2 Machine-level CSRs 2 (Source: Table 2.6: Currently allocated RISC-V machine-level CSR addresses. in Volume II: Privileged Architecture)" /></p>
<p class="caption">Fig 3.2 Machine-level CSRs 2 (Source: Table 2.6: Currently
allocated RISC-V machine-level CSR addresses. in Volume II: Privileged
Architecture)</p>
<p><img src="hardware-components/../img/1-3-3.png" alt="Fig 3.3 Supervisor-level CSRs (Source: Table 2.3: Currently allocated RISC-V supervisor-level CSR addresses. in Volume II: Privileged Architecture)" /></p>
<p class="caption">Fig 3.3 Supervisor-level CSRs (Source: Table 2.3: Currently
allocated RISC-V supervisor-level CSR addresses. in Volume II: Privileged
Architecture)</p>
<h3><a class="header" href="#status-registers-mstatussstatus" id="status-registers-mstatussstatus">Status Registers (mstatus/sstatus)</a></h3>
<p>The status registers, <code>mstatus</code> for M-mode and <code>sstatus</code> for S-mode, keep track
of and control the CPU's current operating status.</p>
<p><code>mstatus</code> is allocated at <code>0x300</code> and <code>sstatus</code> is allocated at <code>0x100</code>. It
means we can access status registers by <code>0x300</code> and <code>0x100</code>.</p>
<p>Fig 3.4 and Fig 3.5 represent the format of <code>mstatus</code> and <code>sstatus</code>. The length
of these regsiters is 64. Each bit is allocated to a different meaning and we
can tell the status to the CPU by setting/unsetting bits.</p>
<p>A restricted view of <code>mstatus</code> appears as the `sstatusw register.</p>
<p><img src="hardware-components/../img/1-3-4.png" alt="Fig 3.4 mstatus register (Source: Figure 3.6: Machine-mode status register (mstatus) for RV64. in Volume II: Privileged Architecture)" /></p>
<p><img src="hardware-components/../img/1-3-5.png" alt="Fig 3.5 sstatus register (Source: Figure 4.2: Supervisor-mode status register (mstatus) for RV64. in Volume II: Privileged Architecture)" /></p>
<p><code>MIE</code> and <code>SIE</code> are global insterrupt bits, <code>M</code> for M-mode and <code>S</code> for S-mode.
When these bits are set, interrupts are globally enabled.</p>
<h3><a class="header" href="#trap-vector-base-address-registers-mtvecstvecc" id="trap-vector-base-address-registers-mtvecstvecc">Trap-vector Base-address Registers (mtvec/stvecc)</a></h3>
<p>The trap-vector base address registers, <code>mtvec</code> for M-mode and <code>stvec</code> for
S-mode, trap vector configuration. <code>mtvec</code> is allocated at <code>0x303</code> and <code>stvec</code>
is allocated at <code>0x105</code>.</p>
<p><img src="hardware-components/../img/1-3-6.png" alt="Fig 3.6 mtvec register (Source: Figure 3.9: Machine trap-vector base-address register (mtvec). in Volume II: Privileged Architecture)" /></p>
<p><code>BASE</code> contains the destination address when trap (an exception or an
interrupt) occurs.</p>
<p><code>MODE</code> can add alignment constraints on the value in <code>BASE</code>. When <code>MODE</code> is 0,
the next program counter is set to the value in <code>BASE</code> is used as it is.  When
<code>MODE</code> is 1, the next program counter is set to the value of <code>BASE</code> + 4 
<code>cause</code>.  The value of <code>cause</code> can be gotten in trap cause registers in the
following section.</p>
<h3><a class="header" href="#machine-trap-delegation-registers-medelegmideleg" id="machine-trap-delegation-registers-medelegmideleg">Machine Trap Delegation Registers (medeleg/mideleg)</a></h3>
<p>The trap delegation registers, <code>medeleg</code> for machine-level exception delegation
and <code>mideleg</code> for machine-level interrupt delegation, indicate the certain
exceptions and interrupts should be directly by a lower privileged level.
<code>medeleg</code> is allocated at <code>0x302</code> and <code>mideleg</code> is allocated at <code>0x303</code>.</p>
<p><img src="hardware-components/../img/1-3-7.png" alt="Fig 3.7 medeleg register (Source: Figure 3.10: Machine Exception Delegation Register medeleg. in Volume II: Privileged Architecture)" /></p>
<p><img src="hardware-components/../img/1-3-8.png" alt="Fig 3.8 mideleg register (Source: Figure 3.11: Machine Interrupt Delegation Register mideleg. in Volume II: Privileged Architecture)" /></p>
<p>By default, all trap should be handled in M-mode (highest privileged mode).
These registers can delegate a corresponding trap to lower-level privileged mode.</p>
<h3><a class="header" href="#interrupt-registers-mipmiesipsie" id="interrupt-registers-mipmiesipsie">Interrupt Registers (mip/mie/sip/sie)</a></h3>
<h3><a class="header" href="#exception-program-counters-mepcsepc" id="exception-program-counters-mepcsepc">Exception Program Counters (mepc/sepc)</a></h3>
<h3><a class="header" href="#trap-cause-registers-mcausescause" id="trap-cause-registers-mcausescause">Trap Cause Registers (mcause/scause)</a></h3>
<h3><a class="header" href="#trap-value-registers-mtvalstval" id="trap-value-registers-mtvalstval">Trap Value Registers (mtval/stval)</a></h3>
<h3><a class="header" href="#supervisor-address-translation-and-protection-register-satp" id="supervisor-address-translation-and-protection-register-satp">Supervisor Address Translation and Protection Register (satp)</a></h3>
<h2><a class="header" href="#add-csrs-to-cpu" id="add-csrs-to-cpu">Add CSRs to CPU</a></h2>
<p>First, we're going to add <code>csrs</code> field to <code>Cpu</code> structure. We now have 4 fields
including <code>regs</code>, <code>pc</code>, and <code>bus</code> in CPU.</p>
<p class="filename">cpu.rs</p>
<pre><pre class="playground"><code class="language-rust">
<span class="boring">#![allow(unused)]
</span><span class="boring">fn main() {
</span>pub struct Cpu {
    pub regs: [u64; 32],
    pub pc: u64,
    /// Control and status registers. RISC-V ISA sets aside a 12-bit encoding
    /// space (csr[11:0]) for up to 4096 CSRs.
    pub csrs: [u64; 4096],
    pub bus: Bus,
}
<span class="boring">}
</span></code></pre></pre>
<h2><a class="header" href="#zicsr-standard-extension" id="zicsr-standard-extension">Zicsr Standard Extension</a></h2>
<p>Fig 3.1 is the list for instructions to read-modify-write CSRs. RISC-V calls
the 6 instructions <strong>Zicsr standard extension</strong>.</p>
<p>A CSR specifier is encoded in the 12-bit <code>csr</code> field of the instruction placed
at 3120 bits. There are 12 bits for specifying which CSR is selected so that we
have 4096 CSRs (=2**12). The <code>uimm</code> field is unsigned immediate value, a 5-bit
zero-extended.</p>
<p><img src="hardware-components/../img/1-3-1.png" alt="Fig 3.1 RV64Zicsr Instruction Set (Source: RV32/RV64 Zicsr Standard Extension table. in Volume I: Unprivileged ISA)" /></p>
<p class="caption">Fig 3.1 RV64Zicsr Instruction Set (Source: RV32/RV64 Zicsr
Standard Extension table in Volume I: Unprivileged ISA)</p>
<h1><a class="header" href="#instruction-set-1" id="instruction-set-1">Instruction Set</a></h1>
<p><a href="instruction-set/instruction-set/index.html">Chapter 2</a> shows all ISAs we need to implement for running <code>xv6</code>.</p>
<ul>
<li><a href="instruction-set/01-rv64i.html">RV64I Base Integer Instruction Set</a></li>
<li>&quot;M&quot; Standard Extension for Integer Multiplication and Division</li>
<li>&quot;A&quot; Standard Extension for AtomicInstructions</li>
</ul>
<h1><a class="header" href="#rv64i-base-integer-instruction-set" id="rv64i-base-integer-instruction-set">RV64I Base Integer Instruction Set</a></h1>
<p>This is a part of <a href="instruction-set/../"><em>Writing a RISC-V Emulator in Rust</em></a>. Our goal is
running <a href="https://github.com/mit-pdos/xv6-riscv">xv6</a>, a small Unix-like OS, in
your emulator eventually.</p>
<h2><a class="header" href="#the-goal-of-this-page-3" id="the-goal-of-this-page-3">The Goal of This Page</a></h2>
<p>This page will introduce the base integer instruction set for a 64-bit
architecture (RV64I) all platforms must support. After implementing instructions
in RV64I, We can execute <a href="https://github.com/d0iasm/rvemu-for-book/blob/master/02/fib.c">the sample
file</a> that
calculates <a href="https://en.wikipedia.org/wiki/Fibonacci_number">a Fibonacci number</a>
in our emulator.</p>
<p>Sample binary files are available at
<a href="https://github.com/d0iasm/rvemu-for-book/tree/master/02">d0iasm/rvemu-for-book/02/</a>.
We successfully see the result of the 10th Fibonacci number when we execute the
sample binary file <code>fib.bin</code>.</p>
<pre><code class="language-text">// fib.c contains the following C code and fib.bin is the build result of it:
// int fib(int n);
// int main() {
//   return fib(10); // Calculate the 10th fibonacci number.
// }
// int fib(int n) {
//   if (n == 0 || n == 1)
//     return n;
//   else
//     return (fib(n-1) + fib(n-2));
// }

$ cargo run fib.bin
...           
x12=0x0 x13=0x0 x14=0x1 x15=0x37 // x15 should contain 55 (= 10th fibonacci number).
</code></pre>
<h2><a class="header" href="#rv64i-base-integer-instruction-set-1" id="rv64i-base-integer-instruction-set-1">RV64I: Base Integer Instruction Set</a></h2>
<p>RV64I is the base integer instruction set for the 64-bit architecture, which
builds upon the RV32I variant. RV64I shares most of the instructions with RV32I
but the width of registers is different and there are a few additional
instructions only in RV64I.</p>
<p>The base integer instruction set has 47 instructions (35 instructions from RV32I
and 12 instructions from RV64I). We've already implemented <code>add</code> and <code>addi</code> at
<a href="instruction-set/../hardware-components/01-cpu.html">1.1 CPU with Two Instructions</a>, load and
store instructions at <a href="instruction-set/../hardware-components/02-memory.html">1.2 Memory and System
Bus</a>, and <code>ecall</code> and <code>ebreak</code> at <a href="instruction-set/../hardware-components/04-privileged-architecture.html">1.4
Privileged Architecture</a>.
The remaining instructions are coverd by this page. </p>
<p>Fig 2.1 and Fig 2.2 are the lists for RV32I and RV64I, respectively. We're going
to implement all instructions in the figures.</p>
<p><img src="instruction-set/../img/2-1-1.png" alt="Fig 1.1 RV32I Base Instruction Set (Source: RV32I Base Instruction Set table in Volume I: Unprivileged ISA)" /></p>
<p class="caption">Fig 1.1 RV32I Base Instruction Set (Source: RV32I Base Instruction Set table in Volume I: Unprivileged ISA)</p>
<p><img src="instruction-set/../img/2-1-2.png" alt="Fig 1.2 RV64I Base Instruction Set (Source: RV64I Base Instruction Set table in Volume I: Unprivileged ISA)" /></p>
<p class="caption">Fig 1.2 RV64I Base Instruction Set (Source: RV64I Base Instruction Set table in Volume I: Unprivileged ISA)</p>
<h2><a class="header" href="#instructions-list" id="instructions-list">Instructions List</a></h2>
<p>The following table is a brief explanation for each instruction. The book won't
describe the details of each instruction but will indicate points to be noted
when you implement instructions. In addition, you can see the implementation in
<a href="https://github.com/d0iasm/rvemu-for-book/blob/master/02/src/cpu.rs">d0iasm/rvemu-for-book/02/src/cpu.rs</a>
and description in <em>Chapter 2 RV32I Base Integer Instruction Set</em> and <em>Chapter 5
RV64I Base Integer Instruction Set</em> in <a href="https://riscv.org/specifications/isa-spec-pdf/">the unprivileged
specification</a>.</p>
<h4><a class="header" href="#points-to-be-noted" id="points-to-be-noted">Points to be noted</a></h4>
<ul>
<li>Arithmetic operations are done by wrapping functions to avoid an overflow.</li>
<li>Sign-extended is done by casting from a smaller signed integer to a larger signed integer.</li>
<li>The amount for 64-bit shift operations is encoded in the lower 6 bits in an immediate, and the amount for 32-bit shift operations is encoded in the lower 5 bits.</li>
</ul>
<table><thead><tr><th align="left">Instruction</th><th align="left">Pseudocode</th><th align="left">Description</th></tr></thead><tbody>
<tr><td align="left"><strong>lui</strong> rd, imm</td><td align="left">x[rd] = sext(imm[31:12] &lt;&lt; 12)</td><td align="left">Load upper immediate value.</td></tr>
<tr><td align="left"><strong>auipc</strong> rd, imm</td><td align="left">x[rd] = pc + sext(imm[31:12] &lt;&lt; 12)</td><td align="left">Add upper immediate value to PC.</td></tr>
<tr><td align="left"><strong>jal</strong> rd, offset</td><td align="left">x[rd] = pc + 4; pc += sext(offset)</td><td align="left">Jump and link.</td></tr>
<tr><td align="left"><strong>jalr</strong> rd, offset(rs1)</td><td align="left">t = pc+4; pc = (x[rs1] + sext(offset)&amp;~1); x[rd] = t</td><td align="left">Jump and link register.</td></tr>
<tr><td align="left"><strong>beq</strong> rs1, rs2, offset</td><td align="left">if (rs1 == rs2) pc += sext(offset)</td><td align="left">Branch if equal.</td></tr>
<tr><td align="left"><strong>bne</strong> rs1, rs2, offset</td><td align="left">if (rs1 != rs2) pc += sext(offset)</td><td align="left">Branch if not equal.</td></tr>
<tr><td align="left"><strong>blt</strong> rs1, rs2, offset</td><td align="left">if (rs1 &lt; rs2) pc += sext(offset)</td><td align="left">Branch if less than.</td></tr>
<tr><td align="left"><strong>bge</strong> rs1, rs2, offset</td><td align="left">if (rs1 &gt;= rs2) pc += sext(offset)</td><td align="left">Branch if greater than or equal.</td></tr>
<tr><td align="left"><strong>bltu</strong> rs1, rs2, offset</td><td align="left">if (rs1 &lt; rs2) pc += sext(offset)</td><td align="left">Branch if less than, unsigned.</td></tr>
<tr><td align="left"><strong>bgeu</strong> rs1, rs2, offset</td><td align="left">if (rs1 &gt;= rs2) pc += sext(offset)</td><td align="left">Branch if greater than or equal, unsigned.</td></tr>
<tr><td align="left"><strong>lb</strong> rd, offset(rs1)</td><td align="left">x[rd] = sext(M[x[rs1] + sext(offset)][7:0])</td><td align="left">Load byte (8 bits).</td></tr>
<tr><td align="left"><strong>lh</strong> rd, offset(rs1)</td><td align="left">x[rd] = sext(M[x[rs1] + sext(offset)][15:0])</td><td align="left">Load halfword (16 bits).</td></tr>
<tr><td align="left"><strong>lw</strong> rd, offset(rs1)</td><td align="left">x[rd] = sext(M[x[rs1] + sext(offset)][31:0])</td><td align="left">Load word (32 bits).</td></tr>
<tr><td align="left"><strong>lbu</strong> rd, offset(rs1)</td><td align="left">x[rd] = M[x[rs1] + sext(offset)][7:0]</td><td align="left">Load byte, unsigned.</td></tr>
<tr><td align="left"><strong>lhu</strong> rd, offset(rs1)</td><td align="left">x[rd] = M[x[rs1] + sext(offset)][15:0]</td><td align="left">Load halfword, unsigned.</td></tr>
<tr><td align="left"><strong>sb</strong> rs2, offset(rs1)</td><td align="left">M[x[rs1] + sext(offset)] = x[rs2][7:0]</td><td align="left">Store byte.</td></tr>
<tr><td align="left"><strong>sh</strong> rs2, offset(rs1)</td><td align="left">M[x[rs1] + sext(offset)] = x[rs2][15:0]</td><td align="left">Store halfword.</td></tr>
<tr><td align="left"><strong>sw</strong> rs2, offset(rs1)</td><td align="left">M[x[rs1] + sext(offset)] = x[rs2][31:0]</td><td align="left">Store word.</td></tr>
<tr><td align="left"><strong>addi</strong> rd, rs1, imm</td><td align="left">x[rd] = x[rs1] + sext(imm)</td><td align="left">Add immediate.</td></tr>
<tr><td align="left"><strong>slti</strong> rd, rs1, imm</td><td align="left">x[rd] = x[rs1] &lt; x[rs2]</td><td align="left">Set if less than.</td></tr>
<tr><td align="left"><strong>sltiu</strong> rd, rs1, imm</td><td align="left">x[rd] = x[rs1] &lt; x[rs2]</td><td align="left">Set if less than, unsigned.</td></tr>
<tr><td align="left"><strong>xori</strong> rd, rs1, imm</td><td align="left">x[rd] = x[rs1] ^ sext(imm)</td><td align="left">Exclusive OR immediate.</td></tr>
<tr><td align="left"><strong>ori</strong> rd, rs1, imm</td><td align="left">x[rd] = x[rs1]</td><td align="left">sext(imm)</td></tr>
<tr><td align="left"><strong>andi</strong> rd, rs1, imm</td><td align="left">x[rd] = x[rs1] &amp; sext(imm)</td><td align="left">AND immediate.</td></tr>
<tr><td align="left"><strong>slli</strong> rd, rs1, shamt</td><td align="left">x[rd] = x[rs1] &lt;&lt; shamt</td><td align="left">Shift left logical immediate.</td></tr>
<tr><td align="left"><strong>srli</strong> rd, rs1, shamt</td><td align="left">x[rd] = x[rs1] &gt;&gt; shamt</td><td align="left">Shift right logical immediate.</td></tr>
<tr><td align="left"><strong>srai</strong> rd, rs1, shamt</td><td align="left">x[rd] = x[rs1] &gt;&gt; shamt</td><td align="left">Shift right arithmetic immediate.</td></tr>
<tr><td align="left"><strong>add</strong> rd, rs1, rs2</td><td align="left">x[rd] = x[rs1] + x[rs2]</td><td align="left">Add.</td></tr>
<tr><td align="left"><strong>sub</strong> rd, rs1, rs2</td><td align="left">x[rd] = x[rs1] - x[rs2]</td><td align="left">Subtract.</td></tr>
<tr><td align="left"><strong>sll</strong> rs, rs1, rs2</td><td align="left">x[rd] = x[rs1] &lt;&lt; x[rs2]</td><td align="left">Shift left logical.</td></tr>
<tr><td align="left"><strong>slt</strong> rd, rs1, rs2</td><td align="left">x[rd] = x[rs1] &lt; x[rs2]</td><td align="left">Set if less than.</td></tr>
<tr><td align="left"><strong>sltu</strong> rd, rs1, rs2</td><td align="left">x[rd] = x[rs1] &lt; x[rs2]</td><td align="left">Set if less than, unsigned.</td></tr>
<tr><td align="left"><strong>xor</strong> rd, rs1, rs2</td><td align="left">x[rd] = x[rs1] ^ x[rs2]</td><td align="left">Exclusive OR.</td></tr>
<tr><td align="left"><strong>srl</strong> rd, rs1, rs2</td><td align="left">x[rd] = x[rs1] &gt;&gt; x[rs2]</td><td align="left">Shift right logical.</td></tr>
<tr><td align="left"><strong>sra</strong> rd, rs1, rs2</td><td align="left">x[rd] = x[rs1] &gt;&gt; x[rs2]</td><td align="left">Shift right arithmetic.</td></tr>
<tr><td align="left"><strong>or</strong> rd, rs1, rs2</td><td align="left">x[rd] = x[rs1]</td><td align="left">x[rs2]</td></tr>
<tr><td align="left"><strong>and</strong> rd, rs1, rs2</td><td align="left">x[rd] = x[rs1] &amp; x[rs2]</td><td align="left">AND.</td></tr>
<tr><td align="left"><strong>lwu</strong> rd, offset(rs1)</td><td align="left">x[rd] = M[x[rs1] + sext(offset)][31:0]</td><td align="left">Load word, unsigned.</td></tr>
<tr><td align="left"><strong>ld</strong> rd, offset(rs1)</td><td align="left">x[rd] = M[x[rs1] + sext(offset)][63:0]</td><td align="left">Load doubleword (64 bits), unsigned.</td></tr>
<tr><td align="left"><strong>sd</strong> rs2, offset(rs1)</td><td align="left">M[x[rs1] + sext(offset)] = x[rs2][63:0]</td><td align="left">Store doubleword.</td></tr>
<tr><td align="left"><strong>addiw</strong> rd, rs1, imm</td><td align="left">x[rd] = sext((x[rs1] + sext(imm))[31:0])</td><td align="left">Add word immediate.</td></tr>
<tr><td align="left"><strong>slliw</strong> rd, rs1, shamt</td><td align="left">x[rd] = sext((x[rs1] &lt;&lt; shamt)[31:0])</td><td align="left">Shift left logical word immediate.</td></tr>
<tr><td align="left"><strong>srliw</strong> rd, rs1, shamt</td><td align="left">x[rd] = sext((x[rs1] &gt;&gt; shamt)[31:0])</td><td align="left">Shift right logical word immediate.</td></tr>
<tr><td align="left"><strong>sraiw</strong> rd, rs1, shamt</td><td align="left">x[rd] = sext((x[rs1] &gt;&gt; shamt)[31:0])</td><td align="left">Shift right arithmetic word immediate.</td></tr>
<tr><td align="left"><strong>addw</strong> rd, rs1, rs2</td><td align="left">x[rd] = sext((x[rs1] + x[rs2])[31:0])</td><td align="left">Add word.</td></tr>
<tr><td align="left"><strong>subw</strong> rd, rs1, rs2</td><td align="left">x[rd] = sext((x[rs1] - x[rs2])[31:0])</td><td align="left">Subtract word.</td></tr>
<tr><td align="left"><strong>sllw</strong> rd, rs1, rs2</td><td align="left">x[rd] = sext((x[rs1] &lt;&lt; x[rs2][4:0])[31:0])</td><td align="left">Shift left logical word.</td></tr>
<tr><td align="left"><strong>srlw</strong> rd, rs1, rs2</td><td align="left">x[rd] = sext(x[rs1][31:0] &lt;&lt; x[rs2][4:0])</td><td align="left">Shift right logical word.</td></tr>
<tr><td align="left"><strong>sraw</strong> rd, rs1, rs2</td><td align="left">x[rd] = sext(x[rs1][31:0] &lt;&lt; x[rs2][4:0])</td><td align="left">Shift right arithmetic word.</td></tr>
</tbody></table>
<h3><a class="header" href="#fence-instruction" id="fence-instruction">Fence Instruction</a></h3>
<p>We won't explain <code>fence</code>. The <code>fence</code> instruction is a type of barrier
instruction to apply an ordering constraint on memory operations issued before
and after it.  We don't need it since our emulator is a single core system and
doesn't reorder memory operations (out-of-order execution).</p>
<h2><a class="header" href="#testing-1" id="testing-1">Testing</a></h2>
<p>We're going to test instructions we implemented in this step by calculating <a href="https://en.wikipedia.org/wiki/Fibonacci_number">a
Fibonacci number</a> and check if
the registers are expected values. I prepared a sample binary file available at
<a href="https://github.com/d0iasm/rvemu-for-book/tree/master/02">d0iasm/rvemu-for-book/02/</a>.
Download the
<a href="https://github.com/d0iasm/rvemu-for-book/blob/master/02/fib.bin">fib.bin</a>
file and execute it in your emulator.</p>
<p>Calculating a Fibonacci number is actually not enough to test all RV64I
instructions, so it perhaps be better to use
<a href="https://github.com/riscv/riscv-tests">riscv/riscv-tests</a> to make sure if your
implementation is correct. However, it's not obvious how to use riscv-tests so
I'll skip to use the test in this book for the sake of simplicity. If you are
interested in using riscv-tests, <a href="https://github.com/d0iasm/rvemu/blob/master/tests/rv64_user.rs">the test file in
rvemu</a> may be
helpful.</p>
<pre><code class="language-text">// fib.c contains the following C code and fib.bin is the build result of it:
// int fib(int n);
// int main() {
//   return fib(10); // Calculate the 10th fibonacci number.
// }
// int fib(int n) {
//   if (n == 0 || n == 1)
//     return n;
//   else
//     return (fib(n-1) + fib(n-2));
// }

$ cargo run fib.bin
...           
x12=0x0 x13=0x0 x14=0x1 x15=0x37 // x15 should contain 55 (= 10th fibonacci number).
</code></pre>
<h3><a class="header" href="#how-to-build-test-binary-1" id="how-to-build-test-binary-1">How to Build Test Binary</a></h3>
<p>If you want to execute a bare-metal C program you write, you need to make an ELF binary without any headers because our emulator just starts to execute at the address <code>0x0</code> . The <a href="https://github.com/d0iasm/rvemu-for-book/blob/master/02/Makefile">Makefile</a> helps you build a test binary.</p>
<pre><code class="language-bash">$ riscv64-unknown-elf-gcc -S fib.c
$ riscv64-unknown-elf-gcc -Wl,-Ttext=0x0 -nostdlib -o fib fib.s
$ riscv64-unknown-elf-objcopy -O binary fib fib.bin
</code></pre>

                    </main>

                    <nav class="nav-wrapper" aria-label="Page navigation">
                        <!-- Mobile navigation buttons -->
                        

                        

                        <div style="clear: both"></div>
                    </nav>
                </div>
            </div>

            <nav class="nav-wide-wrapper" aria-label="Page navigation">
                

                
            </nav>

        </div>

        

        

        

        
        <script type="text/javascript">
            window.playground_copyable = true;
        </script>
        

        

        
        <script src="elasticlunr.min.js" type="text/javascript" charset="utf-8"></script>
        <script src="mark.min.js" type="text/javascript" charset="utf-8"></script>
        <script src="searcher.js" type="text/javascript" charset="utf-8"></script>
        

        <script src="clipboard.min.js" type="text/javascript" charset="utf-8"></script>
        <script src="highlight.js" type="text/javascript" charset="utf-8"></script>
        <script src="book.js" type="text/javascript" charset="utf-8"></script>

        <!-- Custom JS scripts -->
        

        
        
        <script type="text/javascript">
        window.addEventListener('load', function() {
            window.setTimeout(window.print, 100);
        });
        </script>
        
        

    </body>
</html>
