{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 16 16:23:21 2019 " "Info: Processing started: Mon Sep 16 16:23:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off hw -c hw --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off hw -c hw --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "f " "Info: Assuming node \"f\" is an undefined clock" {  } { { "hw1.bdf" "" { Schematic "C:/Users/USER/Desktop/hw1/hw1.bdf" { { 576 440 608 592 "f" "" } } } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "f" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "fDIV27M:inst4\|fout " "Info: Detected ripple clock \"fDIV27M:inst4\|fout\" as buffer" {  } { { "fDIV27M.v" "" { Text "C:/Users/USER/Desktop/hw1/fDIV27M.v" 3 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "fDIV27M:inst4\|fout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "f register AGU:inst3\|A\[0\] memory RAM1:inst\|altsyncram:altsyncram_component\|altsyncram_2qd1:auto_generated\|ram_block1a0~porta_address_reg0 181.88 MHz 5.498 ns Internal " "Info: Clock \"f\" has Internal fmax of 181.88 MHz between source register \"AGU:inst3\|A\[0\]\" and destination memory \"RAM1:inst\|altsyncram:altsyncram_component\|altsyncram_2qd1:auto_generated\|ram_block1a0~porta_address_reg0\" (period= 5.498 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.361 ns + Longest register memory " "Info: + Longest register to memory delay is 1.361 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AGU:inst3\|A\[0\] 1 REG LCFF_X27_Y4_N1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y4_N1; Fanout = 4; REG Node = 'AGU:inst3\|A\[0\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { AGU:inst3|A[0] } "NODE_NAME" } } { "AGU.v" "" { Text "C:/Users/USER/Desktop/hw1/AGU.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.150 ns) 0.456 ns Mux2to1_5:inst1\|Y\[0\]~0 2 COMB LCCOMB_X27_Y4_N10 1 " "Info: 2: + IC(0.306 ns) + CELL(0.150 ns) = 0.456 ns; Loc. = LCCOMB_X27_Y4_N10; Fanout = 1; COMB Node = 'Mux2to1_5:inst1\|Y\[0\]~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.456 ns" { AGU:inst3|A[0] Mux2to1_5:inst1|Y[0]~0 } "NODE_NAME" } } { "Mux2to1_5.v" "" { Text "C:/Users/USER/Desktop/hw1/Mux2to1_5.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.763 ns) + CELL(0.142 ns) 1.361 ns RAM1:inst\|altsyncram:altsyncram_component\|altsyncram_2qd1:auto_generated\|ram_block1a0~porta_address_reg0 3 MEM M4K_X26_Y4 8 " "Info: 3: + IC(0.763 ns) + CELL(0.142 ns) = 1.361 ns; Loc. = M4K_X26_Y4; Fanout = 8; MEM Node = 'RAM1:inst\|altsyncram:altsyncram_component\|altsyncram_2qd1:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.905 ns" { Mux2to1_5:inst1|Y[0]~0 RAM1:inst|altsyncram:altsyncram_component|altsyncram_2qd1:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_2qd1.tdf" "" { Text "C:/Users/USER/Desktop/hw1/db/altsyncram_2qd1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.292 ns ( 21.45 % ) " "Info: Total cell delay = 0.292 ns ( 21.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.069 ns ( 78.55 % ) " "Info: Total interconnect delay = 1.069 ns ( 78.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.361 ns" { AGU:inst3|A[0] Mux2to1_5:inst1|Y[0]~0 RAM1:inst|altsyncram:altsyncram_component|altsyncram_2qd1:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "1.361 ns" { AGU:inst3|A[0] {} Mux2to1_5:inst1|Y[0]~0 {} RAM1:inst|altsyncram:altsyncram_component|altsyncram_2qd1:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.306ns 0.763ns } { 0.000ns 0.150ns 0.142ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.852 ns - Smallest " "Info: - Smallest clock skew is -3.852 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "f destination 2.723 ns + Shortest memory " "Info: + Shortest clock path from clock \"f\" to destination memory is 2.723 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns f 1 CLK PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; CLK Node = 'f'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { f } "NODE_NAME" } } { "hw1.bdf" "" { Schematic "C:/Users/USER/Desktop/hw1/hw1.bdf" { { 576 440 608 592 "f" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns f~clkctrl 2 COMB CLKCTRL_G11 53 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G11; Fanout = 53; COMB Node = 'f~clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { f f~clkctrl } "NODE_NAME" } } { "hw1.bdf" "" { Schematic "C:/Users/USER/Desktop/hw1/hw1.bdf" { { 576 440 608 592 "f" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.970 ns) + CELL(0.661 ns) 2.723 ns RAM1:inst\|altsyncram:altsyncram_component\|altsyncram_2qd1:auto_generated\|ram_block1a0~porta_address_reg0 3 MEM M4K_X26_Y4 8 " "Info: 3: + IC(0.970 ns) + CELL(0.661 ns) = 2.723 ns; Loc. = M4K_X26_Y4; Fanout = 8; MEM Node = 'RAM1:inst\|altsyncram:altsyncram_component\|altsyncram_2qd1:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.631 ns" { f~clkctrl RAM1:inst|altsyncram:altsyncram_component|altsyncram_2qd1:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_2qd1.tdf" "" { Text "C:/Users/USER/Desktop/hw1/db/altsyncram_2qd1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.640 ns ( 60.23 % ) " "Info: Total cell delay = 1.640 ns ( 60.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.083 ns ( 39.77 % ) " "Info: Total interconnect delay = 1.083 ns ( 39.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.723 ns" { f f~clkctrl RAM1:inst|altsyncram:altsyncram_component|altsyncram_2qd1:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.723 ns" { f {} f~combout {} f~clkctrl {} RAM1:inst|altsyncram:altsyncram_component|altsyncram_2qd1:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.113ns 0.970ns } { 0.000ns 0.979ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "f source 6.575 ns - Longest register " "Info: - Longest clock path from clock \"f\" to source register is 6.575 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns f 1 CLK PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; CLK Node = 'f'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { f } "NODE_NAME" } } { "hw1.bdf" "" { Schematic "C:/Users/USER/Desktop/hw1/hw1.bdf" { { 576 440 608 592 "f" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.451 ns) + CELL(0.787 ns) 3.217 ns fDIV27M:inst4\|fout 2 REG LCFF_X31_Y15_N23 1 " "Info: 2: + IC(1.451 ns) + CELL(0.787 ns) = 3.217 ns; Loc. = LCFF_X31_Y15_N23; Fanout = 1; REG Node = 'fDIV27M:inst4\|fout'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.238 ns" { f fDIV27M:inst4|fout } "NODE_NAME" } } { "fDIV27M.v" "" { Text "C:/Users/USER/Desktop/hw1/fDIV27M.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.788 ns) + CELL(0.000 ns) 5.005 ns fDIV27M:inst4\|fout~clkctrl 3 COMB CLKCTRL_G15 5 " "Info: 3: + IC(1.788 ns) + CELL(0.000 ns) = 5.005 ns; Loc. = CLKCTRL_G15; Fanout = 5; COMB Node = 'fDIV27M:inst4\|fout~clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.788 ns" { fDIV27M:inst4|fout fDIV27M:inst4|fout~clkctrl } "NODE_NAME" } } { "fDIV27M.v" "" { Text "C:/Users/USER/Desktop/hw1/fDIV27M.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.033 ns) + CELL(0.537 ns) 6.575 ns AGU:inst3\|A\[0\] 4 REG LCFF_X27_Y4_N1 4 " "Info: 4: + IC(1.033 ns) + CELL(0.537 ns) = 6.575 ns; Loc. = LCFF_X27_Y4_N1; Fanout = 4; REG Node = 'AGU:inst3\|A\[0\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { fDIV27M:inst4|fout~clkctrl AGU:inst3|A[0] } "NODE_NAME" } } { "AGU.v" "" { Text "C:/Users/USER/Desktop/hw1/AGU.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.303 ns ( 35.03 % ) " "Info: Total cell delay = 2.303 ns ( 35.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.272 ns ( 64.97 % ) " "Info: Total interconnect delay = 4.272 ns ( 64.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.575 ns" { f fDIV27M:inst4|fout fDIV27M:inst4|fout~clkctrl AGU:inst3|A[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.575 ns" { f {} f~combout {} fDIV27M:inst4|fout {} fDIV27M:inst4|fout~clkctrl {} AGU:inst3|A[0] {} } { 0.000ns 0.000ns 1.451ns 1.788ns 1.033ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.723 ns" { f f~clkctrl RAM1:inst|altsyncram:altsyncram_component|altsyncram_2qd1:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.723 ns" { f {} f~combout {} f~clkctrl {} RAM1:inst|altsyncram:altsyncram_component|altsyncram_2qd1:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.113ns 0.970ns } { 0.000ns 0.979ns 0.000ns 0.661ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.575 ns" { f fDIV27M:inst4|fout fDIV27M:inst4|fout~clkctrl AGU:inst3|A[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.575 ns" { f {} f~combout {} fDIV27M:inst4|fout {} fDIV27M:inst4|fout~clkctrl {} AGU:inst3|A[0] {} } { 0.000ns 0.000ns 1.451ns 1.788ns 1.033ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "AGU.v" "" { Text "C:/Users/USER/Desktop/hw1/AGU.v" 5 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_2qd1.tdf" "" { Text "C:/Users/USER/Desktop/hw1/db/altsyncram_2qd1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.361 ns" { AGU:inst3|A[0] Mux2to1_5:inst1|Y[0]~0 RAM1:inst|altsyncram:altsyncram_component|altsyncram_2qd1:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "1.361 ns" { AGU:inst3|A[0] {} Mux2to1_5:inst1|Y[0]~0 {} RAM1:inst|altsyncram:altsyncram_component|altsyncram_2qd1:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.306ns 0.763ns } { 0.000ns 0.150ns 0.142ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.723 ns" { f f~clkctrl RAM1:inst|altsyncram:altsyncram_component|altsyncram_2qd1:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.723 ns" { f {} f~combout {} f~clkctrl {} RAM1:inst|altsyncram:altsyncram_component|altsyncram_2qd1:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.113ns 0.970ns } { 0.000ns 0.979ns 0.000ns 0.661ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.575 ns" { f fDIV27M:inst4|fout fDIV27M:inst4|fout~clkctrl AGU:inst3|A[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.575 ns" { f {} f~combout {} fDIV27M:inst4|fout {} fDIV27M:inst4|fout~clkctrl {} AGU:inst3|A[0] {} } { 0.000ns 0.000ns 1.451ns 1.788ns 1.033ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "RAM1:inst\|altsyncram:altsyncram_component\|altsyncram_2qd1:auto_generated\|ram_block1a0~porta_address_reg1 dsw\[1\] f 1.593 ns memory " "Info: tsu for memory \"RAM1:inst\|altsyncram:altsyncram_component\|altsyncram_2qd1:auto_generated\|ram_block1a0~porta_address_reg1\" (data pin = \"dsw\[1\]\", clock pin = \"f\") is 1.593 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.281 ns + Longest pin memory " "Info: + Longest pin to memory delay is 4.281 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns dsw\[1\] 1 PIN PIN_N26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 1; PIN Node = 'dsw\[1\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dsw[1] } "NODE_NAME" } } { "hw1.bdf" "" { Schematic "C:/Users/USER/Desktop/hw1/hw1.bdf" { { 504 624 792 520 "dsw\[4..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.212 ns) + CELL(0.416 ns) 3.627 ns Mux2to1_5:inst1\|Y\[1\]~1 2 COMB LCCOMB_X27_Y4_N28 1 " "Info: 2: + IC(2.212 ns) + CELL(0.416 ns) = 3.627 ns; Loc. = LCCOMB_X27_Y4_N28; Fanout = 1; COMB Node = 'Mux2to1_5:inst1\|Y\[1\]~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.628 ns" { dsw[1] Mux2to1_5:inst1|Y[1]~1 } "NODE_NAME" } } { "Mux2to1_5.v" "" { Text "C:/Users/USER/Desktop/hw1/Mux2to1_5.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.512 ns) + CELL(0.142 ns) 4.281 ns RAM1:inst\|altsyncram:altsyncram_component\|altsyncram_2qd1:auto_generated\|ram_block1a0~porta_address_reg1 3 MEM M4K_X26_Y4 8 " "Info: 3: + IC(0.512 ns) + CELL(0.142 ns) = 4.281 ns; Loc. = M4K_X26_Y4; Fanout = 8; MEM Node = 'RAM1:inst\|altsyncram:altsyncram_component\|altsyncram_2qd1:auto_generated\|ram_block1a0~porta_address_reg1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { Mux2to1_5:inst1|Y[1]~1 RAM1:inst|altsyncram:altsyncram_component|altsyncram_2qd1:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "db/altsyncram_2qd1.tdf" "" { Text "C:/Users/USER/Desktop/hw1/db/altsyncram_2qd1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.557 ns ( 36.37 % ) " "Info: Total cell delay = 1.557 ns ( 36.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.724 ns ( 63.63 % ) " "Info: Total interconnect delay = 2.724 ns ( 63.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.281 ns" { dsw[1] Mux2to1_5:inst1|Y[1]~1 RAM1:inst|altsyncram:altsyncram_component|altsyncram_2qd1:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "4.281 ns" { dsw[1] {} dsw[1]~combout {} Mux2to1_5:inst1|Y[1]~1 {} RAM1:inst|altsyncram:altsyncram_component|altsyncram_2qd1:auto_generated|ram_block1a0~porta_address_reg1 {} } { 0.000ns 0.000ns 2.212ns 0.512ns } { 0.000ns 0.999ns 0.416ns 0.142ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_2qd1.tdf" "" { Text "C:/Users/USER/Desktop/hw1/db/altsyncram_2qd1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "f destination 2.723 ns - Shortest memory " "Info: - Shortest clock path from clock \"f\" to destination memory is 2.723 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns f 1 CLK PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; CLK Node = 'f'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { f } "NODE_NAME" } } { "hw1.bdf" "" { Schematic "C:/Users/USER/Desktop/hw1/hw1.bdf" { { 576 440 608 592 "f" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns f~clkctrl 2 COMB CLKCTRL_G11 53 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G11; Fanout = 53; COMB Node = 'f~clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { f f~clkctrl } "NODE_NAME" } } { "hw1.bdf" "" { Schematic "C:/Users/USER/Desktop/hw1/hw1.bdf" { { 576 440 608 592 "f" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.970 ns) + CELL(0.661 ns) 2.723 ns RAM1:inst\|altsyncram:altsyncram_component\|altsyncram_2qd1:auto_generated\|ram_block1a0~porta_address_reg1 3 MEM M4K_X26_Y4 8 " "Info: 3: + IC(0.970 ns) + CELL(0.661 ns) = 2.723 ns; Loc. = M4K_X26_Y4; Fanout = 8; MEM Node = 'RAM1:inst\|altsyncram:altsyncram_component\|altsyncram_2qd1:auto_generated\|ram_block1a0~porta_address_reg1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.631 ns" { f~clkctrl RAM1:inst|altsyncram:altsyncram_component|altsyncram_2qd1:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "db/altsyncram_2qd1.tdf" "" { Text "C:/Users/USER/Desktop/hw1/db/altsyncram_2qd1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.640 ns ( 60.23 % ) " "Info: Total cell delay = 1.640 ns ( 60.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.083 ns ( 39.77 % ) " "Info: Total interconnect delay = 1.083 ns ( 39.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.723 ns" { f f~clkctrl RAM1:inst|altsyncram:altsyncram_component|altsyncram_2qd1:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.723 ns" { f {} f~combout {} f~clkctrl {} RAM1:inst|altsyncram:altsyncram_component|altsyncram_2qd1:auto_generated|ram_block1a0~porta_address_reg1 {} } { 0.000ns 0.000ns 0.113ns 0.970ns } { 0.000ns 0.979ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.281 ns" { dsw[1] Mux2to1_5:inst1|Y[1]~1 RAM1:inst|altsyncram:altsyncram_component|altsyncram_2qd1:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "4.281 ns" { dsw[1] {} dsw[1]~combout {} Mux2to1_5:inst1|Y[1]~1 {} RAM1:inst|altsyncram:altsyncram_component|altsyncram_2qd1:auto_generated|ram_block1a0~porta_address_reg1 {} } { 0.000ns 0.000ns 2.212ns 0.512ns } { 0.000ns 0.999ns 0.416ns 0.142ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.723 ns" { f f~clkctrl RAM1:inst|altsyncram:altsyncram_component|altsyncram_2qd1:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.723 ns" { f {} f~combout {} f~clkctrl {} RAM1:inst|altsyncram:altsyncram_component|altsyncram_2qd1:auto_generated|ram_block1a0~porta_address_reg1 {} } { 0.000ns 0.000ns 0.113ns 0.970ns } { 0.000ns 0.979ns 0.000ns 0.661ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "f _7seg2\[0\] RAM1:inst\|altsyncram:altsyncram_component\|altsyncram_2qd1:auto_generated\|ram_block1a0~porta_address_reg0 12.814 ns memory " "Info: tco from clock \"f\" to destination pin \"_7seg2\[0\]\" through memory \"RAM1:inst\|altsyncram:altsyncram_component\|altsyncram_2qd1:auto_generated\|ram_block1a0~porta_address_reg0\" is 12.814 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "f source 2.723 ns + Longest memory " "Info: + Longest clock path from clock \"f\" to source memory is 2.723 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns f 1 CLK PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; CLK Node = 'f'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { f } "NODE_NAME" } } { "hw1.bdf" "" { Schematic "C:/Users/USER/Desktop/hw1/hw1.bdf" { { 576 440 608 592 "f" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns f~clkctrl 2 COMB CLKCTRL_G11 53 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G11; Fanout = 53; COMB Node = 'f~clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { f f~clkctrl } "NODE_NAME" } } { "hw1.bdf" "" { Schematic "C:/Users/USER/Desktop/hw1/hw1.bdf" { { 576 440 608 592 "f" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.970 ns) + CELL(0.661 ns) 2.723 ns RAM1:inst\|altsyncram:altsyncram_component\|altsyncram_2qd1:auto_generated\|ram_block1a0~porta_address_reg0 3 MEM M4K_X26_Y4 8 " "Info: 3: + IC(0.970 ns) + CELL(0.661 ns) = 2.723 ns; Loc. = M4K_X26_Y4; Fanout = 8; MEM Node = 'RAM1:inst\|altsyncram:altsyncram_component\|altsyncram_2qd1:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.631 ns" { f~clkctrl RAM1:inst|altsyncram:altsyncram_component|altsyncram_2qd1:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_2qd1.tdf" "" { Text "C:/Users/USER/Desktop/hw1/db/altsyncram_2qd1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.640 ns ( 60.23 % ) " "Info: Total cell delay = 1.640 ns ( 60.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.083 ns ( 39.77 % ) " "Info: Total interconnect delay = 1.083 ns ( 39.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.723 ns" { f f~clkctrl RAM1:inst|altsyncram:altsyncram_component|altsyncram_2qd1:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.723 ns" { f {} f~combout {} f~clkctrl {} RAM1:inst|altsyncram:altsyncram_component|altsyncram_2qd1:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.113ns 0.970ns } { 0.000ns 0.979ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_2qd1.tdf" "" { Text "C:/Users/USER/Desktop/hw1/db/altsyncram_2qd1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.882 ns + Longest memory pin " "Info: + Longest memory to pin delay is 9.882 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RAM1:inst\|altsyncram:altsyncram_component\|altsyncram_2qd1:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X26_Y4 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y4; Fanout = 8; MEM Node = 'RAM1:inst\|altsyncram:altsyncram_component\|altsyncram_2qd1:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM1:inst|altsyncram:altsyncram_component|altsyncram_2qd1:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_2qd1.tdf" "" { Text "C:/Users/USER/Desktop/hw1/db/altsyncram_2qd1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns RAM1:inst\|altsyncram:altsyncram_component\|altsyncram_2qd1:auto_generated\|q_a\[6\] 2 MEM M4K_X26_Y4 7 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X26_Y4; Fanout = 7; MEM Node = 'RAM1:inst\|altsyncram:altsyncram_component\|altsyncram_2qd1:auto_generated\|q_a\[6\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { RAM1:inst|altsyncram:altsyncram_component|altsyncram_2qd1:auto_generated|ram_block1a0~porta_address_reg0 RAM1:inst|altsyncram:altsyncram_component|altsyncram_2qd1:auto_generated|q_a[6] } "NODE_NAME" } } { "db/altsyncram_2qd1.tdf" "" { Text "C:/Users/USER/Desktop/hw1/db/altsyncram_2qd1.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.951 ns) + CELL(0.416 ns) 6.360 ns _7segENC:inst5\|WideOr6~0 3 COMB LCCOMB_X64_Y4_N12 1 " "Info: 3: + IC(2.951 ns) + CELL(0.416 ns) = 6.360 ns; Loc. = LCCOMB_X64_Y4_N12; Fanout = 1; COMB Node = '_7segENC:inst5\|WideOr6~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.367 ns" { RAM1:inst|altsyncram:altsyncram_component|altsyncram_2qd1:auto_generated|q_a[6] _7segENC:inst5|WideOr6~0 } "NODE_NAME" } } { "_7segENC.v" "" { Text "C:/Users/USER/Desktop/hw1/_7segENC.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.733 ns) + CELL(2.789 ns) 9.882 ns _7seg2\[0\] 4 PIN PIN_V20 0 " "Info: 4: + IC(0.733 ns) + CELL(2.789 ns) = 9.882 ns; Loc. = PIN_V20; Fanout = 0; PIN Node = '_7seg2\[0\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.522 ns" { _7segENC:inst5|WideOr6~0 _7seg2[0] } "NODE_NAME" } } { "hw1.bdf" "" { Schematic "C:/Users/USER/Desktop/hw1/hw1.bdf" { { 592 1728 1904 608 "_7seg2\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.198 ns ( 62.72 % ) " "Info: Total cell delay = 6.198 ns ( 62.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.684 ns ( 37.28 % ) " "Info: Total interconnect delay = 3.684 ns ( 37.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.882 ns" { RAM1:inst|altsyncram:altsyncram_component|altsyncram_2qd1:auto_generated|ram_block1a0~porta_address_reg0 RAM1:inst|altsyncram:altsyncram_component|altsyncram_2qd1:auto_generated|q_a[6] _7segENC:inst5|WideOr6~0 _7seg2[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "9.882 ns" { RAM1:inst|altsyncram:altsyncram_component|altsyncram_2qd1:auto_generated|ram_block1a0~porta_address_reg0 {} RAM1:inst|altsyncram:altsyncram_component|altsyncram_2qd1:auto_generated|q_a[6] {} _7segENC:inst5|WideOr6~0 {} _7seg2[0] {} } { 0.000ns 0.000ns 2.951ns 0.733ns } { 0.000ns 2.993ns 0.416ns 2.789ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.723 ns" { f f~clkctrl RAM1:inst|altsyncram:altsyncram_component|altsyncram_2qd1:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.723 ns" { f {} f~combout {} f~clkctrl {} RAM1:inst|altsyncram:altsyncram_component|altsyncram_2qd1:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.113ns 0.970ns } { 0.000ns 0.979ns 0.000ns 0.661ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.882 ns" { RAM1:inst|altsyncram:altsyncram_component|altsyncram_2qd1:auto_generated|ram_block1a0~porta_address_reg0 RAM1:inst|altsyncram:altsyncram_component|altsyncram_2qd1:auto_generated|q_a[6] _7segENC:inst5|WideOr6~0 _7seg2[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "9.882 ns" { RAM1:inst|altsyncram:altsyncram_component|altsyncram_2qd1:auto_generated|ram_block1a0~porta_address_reg0 {} RAM1:inst|altsyncram:altsyncram_component|altsyncram_2qd1:auto_generated|q_a[6] {} _7segENC:inst5|WideOr6~0 {} _7seg2[0] {} } { 0.000ns 0.000ns 2.951ns 0.733ns } { 0.000ns 2.993ns 0.416ns 2.789ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "RAM1:inst\|altsyncram:altsyncram_component\|altsyncram_2qd1:auto_generated\|ram_block1a0~porta_address_reg3 sel f -0.016 ns memory " "Info: th for memory \"RAM1:inst\|altsyncram:altsyncram_component\|altsyncram_2qd1:auto_generated\|ram_block1a0~porta_address_reg3\" (data pin = \"sel\", clock pin = \"f\") is -0.016 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "f destination 2.723 ns + Longest memory " "Info: + Longest clock path from clock \"f\" to destination memory is 2.723 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns f 1 CLK PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; CLK Node = 'f'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { f } "NODE_NAME" } } { "hw1.bdf" "" { Schematic "C:/Users/USER/Desktop/hw1/hw1.bdf" { { 576 440 608 592 "f" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns f~clkctrl 2 COMB CLKCTRL_G11 53 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G11; Fanout = 53; COMB Node = 'f~clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { f f~clkctrl } "NODE_NAME" } } { "hw1.bdf" "" { Schematic "C:/Users/USER/Desktop/hw1/hw1.bdf" { { 576 440 608 592 "f" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.970 ns) + CELL(0.661 ns) 2.723 ns RAM1:inst\|altsyncram:altsyncram_component\|altsyncram_2qd1:auto_generated\|ram_block1a0~porta_address_reg3 3 MEM M4K_X26_Y4 8 " "Info: 3: + IC(0.970 ns) + CELL(0.661 ns) = 2.723 ns; Loc. = M4K_X26_Y4; Fanout = 8; MEM Node = 'RAM1:inst\|altsyncram:altsyncram_component\|altsyncram_2qd1:auto_generated\|ram_block1a0~porta_address_reg3'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.631 ns" { f~clkctrl RAM1:inst|altsyncram:altsyncram_component|altsyncram_2qd1:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "db/altsyncram_2qd1.tdf" "" { Text "C:/Users/USER/Desktop/hw1/db/altsyncram_2qd1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.640 ns ( 60.23 % ) " "Info: Total cell delay = 1.640 ns ( 60.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.083 ns ( 39.77 % ) " "Info: Total interconnect delay = 1.083 ns ( 39.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.723 ns" { f f~clkctrl RAM1:inst|altsyncram:altsyncram_component|altsyncram_2qd1:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.723 ns" { f {} f~combout {} f~clkctrl {} RAM1:inst|altsyncram:altsyncram_component|altsyncram_2qd1:auto_generated|ram_block1a0~porta_address_reg3 {} } { 0.000ns 0.000ns 0.113ns 0.970ns } { 0.000ns 0.979ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.234 ns + " "Info: + Micro hold delay of destination is 0.234 ns" {  } { { "db/altsyncram_2qd1.tdf" "" { Text "C:/Users/USER/Desktop/hw1/db/altsyncram_2qd1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.973 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 2.973 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns sel 1 PIN PIN_AD13 5 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AD13; Fanout = 5; PIN Node = 'sel'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sel } "NODE_NAME" } } { "hw1.bdf" "" { Schematic "C:/Users/USER/Desktop/hw1/hw1.bdf" { { 696 800 968 712 "sel" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.161 ns) + CELL(0.150 ns) 2.300 ns Mux2to1_5:inst1\|Y\[3\]~3 2 COMB LCCOMB_X27_Y4_N24 1 " "Info: 2: + IC(1.161 ns) + CELL(0.150 ns) = 2.300 ns; Loc. = LCCOMB_X27_Y4_N24; Fanout = 1; COMB Node = 'Mux2to1_5:inst1\|Y\[3\]~3'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.311 ns" { sel Mux2to1_5:inst1|Y[3]~3 } "NODE_NAME" } } { "Mux2to1_5.v" "" { Text "C:/Users/USER/Desktop/hw1/Mux2to1_5.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.531 ns) + CELL(0.142 ns) 2.973 ns RAM1:inst\|altsyncram:altsyncram_component\|altsyncram_2qd1:auto_generated\|ram_block1a0~porta_address_reg3 3 MEM M4K_X26_Y4 8 " "Info: 3: + IC(0.531 ns) + CELL(0.142 ns) = 2.973 ns; Loc. = M4K_X26_Y4; Fanout = 8; MEM Node = 'RAM1:inst\|altsyncram:altsyncram_component\|altsyncram_2qd1:auto_generated\|ram_block1a0~porta_address_reg3'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.673 ns" { Mux2to1_5:inst1|Y[3]~3 RAM1:inst|altsyncram:altsyncram_component|altsyncram_2qd1:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "db/altsyncram_2qd1.tdf" "" { Text "C:/Users/USER/Desktop/hw1/db/altsyncram_2qd1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.281 ns ( 43.09 % ) " "Info: Total cell delay = 1.281 ns ( 43.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.692 ns ( 56.91 % ) " "Info: Total interconnect delay = 1.692 ns ( 56.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.973 ns" { sel Mux2to1_5:inst1|Y[3]~3 RAM1:inst|altsyncram:altsyncram_component|altsyncram_2qd1:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.973 ns" { sel {} sel~combout {} Mux2to1_5:inst1|Y[3]~3 {} RAM1:inst|altsyncram:altsyncram_component|altsyncram_2qd1:auto_generated|ram_block1a0~porta_address_reg3 {} } { 0.000ns 0.000ns 1.161ns 0.531ns } { 0.000ns 0.989ns 0.150ns 0.142ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.723 ns" { f f~clkctrl RAM1:inst|altsyncram:altsyncram_component|altsyncram_2qd1:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.723 ns" { f {} f~combout {} f~clkctrl {} RAM1:inst|altsyncram:altsyncram_component|altsyncram_2qd1:auto_generated|ram_block1a0~porta_address_reg3 {} } { 0.000ns 0.000ns 0.113ns 0.970ns } { 0.000ns 0.979ns 0.000ns 0.661ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.973 ns" { sel Mux2to1_5:inst1|Y[3]~3 RAM1:inst|altsyncram:altsyncram_component|altsyncram_2qd1:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.973 ns" { sel {} sel~combout {} Mux2to1_5:inst1|Y[3]~3 {} RAM1:inst|altsyncram:altsyncram_component|altsyncram_2qd1:auto_generated|ram_block1a0~porta_address_reg3 {} } { 0.000ns 0.000ns 1.161ns 0.531ns } { 0.000ns 0.989ns 0.150ns 0.142ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "203 " "Info: Peak virtual memory: 203 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 16 16:23:21 2019 " "Info: Processing ended: Mon Sep 16 16:23:21 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
