Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Jan 12 14:16:37 2021
| Host         : DESKTOP-CUAMMK2 running 64-bit major release  (build 9200)
| Command      : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
| Design       : design_1_wrapper
| Device       : 7z020clg484-1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| Slice LUTs*             |    0 |     0 |     53200 |  0.00 |
|   LUT as Logic          |    0 |     0 |     53200 |  0.00 |
|   LUT as Memory         |    0 |     0 |     17400 |  0.00 |
| Slice Registers         |    0 |     0 |    106400 |  0.00 |
|   Register as Flip Flop |    0 |     0 |    106400 |  0.00 |
|   Register as Latch     |    0 |     0 |    106400 |  0.00 |
| F7 Muxes                |    0 |     0 |     26600 |  0.00 |
| F8 Muxes                |    0 |     0 |     13300 |  0.00 |
+-------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 0     |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       140 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       140 |  0.00 |
|   RAMB18       |    0 |     0 |       280 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       220 |  0.00 |
+-----------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    2 |     0 |       200 |  1.00 |
| Bonded IPADs                |    0 |     0 |         2 |  0.00 |
| Bonded IOPADs               |    0 |     0 |       130 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         4 |  0.00 |
| PHASER_REF                  |    0 |     0 |         4 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        16 |  0.00 |
| IN_FIFO                     |    0 |     0 |        16 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         4 |  0.00 |
| IBUFDS                      |    0 |     0 |       192 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        16 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        16 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       200 |  0.00 |
| ILOGIC                      |    0 |     0 |       200 |  0.00 |
| OLOGIC                      |    0 |     0 |       200 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        16 |  0.00 |
| MMCME2_ADV |    0 |     0 |         4 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         4 |  0.00 |
| BUFMRCE    |    0 |     0 |         8 |  0.00 |
| BUFHCE     |    0 |     0 |        72 |  0.00 |
| BUFR       |    0 |     0 |        16 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| OBUF     |    1 |                  IO |
| IBUF     |    1 |                  IO |
+----------+------+---------------------+


8. Black Boxes
--------------

+---------------------------------+------+
|             Ref Name            | Used |
+---------------------------------+------+
| design_1_util_vector_logic_3_9  |    1 |
| design_1_util_vector_logic_3_8  |    1 |
| design_1_util_vector_logic_3_7  |    1 |
| design_1_util_vector_logic_3_6  |    1 |
| design_1_util_vector_logic_3_5  |    1 |
| design_1_util_vector_logic_3_4  |    1 |
| design_1_util_vector_logic_3_3  |    1 |
| design_1_util_vector_logic_3_2  |    1 |
| design_1_util_vector_logic_3_14 |    1 |
| design_1_util_vector_logic_3_13 |    1 |
| design_1_util_vector_logic_3_12 |    1 |
| design_1_util_vector_logic_3_11 |    1 |
| design_1_util_vector_logic_3_10 |    1 |
| design_1_util_vector_logic_3_1  |    1 |
| design_1_util_vector_logic_3_0  |    1 |
| design_1_util_vector_logic_2_9  |    1 |
| design_1_util_vector_logic_2_8  |    1 |
| design_1_util_vector_logic_2_7  |    1 |
| design_1_util_vector_logic_2_6  |    1 |
| design_1_util_vector_logic_2_5  |    1 |
| design_1_util_vector_logic_2_4  |    1 |
| design_1_util_vector_logic_2_3  |    1 |
| design_1_util_vector_logic_2_2  |    1 |
| design_1_util_vector_logic_2_16 |    1 |
| design_1_util_vector_logic_2_15 |    1 |
| design_1_util_vector_logic_2_14 |    1 |
| design_1_util_vector_logic_2_13 |    1 |
| design_1_util_vector_logic_2_12 |    1 |
| design_1_util_vector_logic_2_11 |    1 |
| design_1_util_vector_logic_2_10 |    1 |
| design_1_util_vector_logic_2_1  |    1 |
| design_1_util_vector_logic_2_0  |    1 |
| design_1_util_vector_logic_1_9  |    1 |
| design_1_util_vector_logic_1_8  |    1 |
| design_1_util_vector_logic_1_7  |    1 |
| design_1_util_vector_logic_1_6  |    1 |
| design_1_util_vector_logic_1_5  |    1 |
| design_1_util_vector_logic_1_4  |    1 |
| design_1_util_vector_logic_1_3  |    1 |
| design_1_util_vector_logic_1_2  |    1 |
| design_1_util_vector_logic_1_15 |    1 |
| design_1_util_vector_logic_1_14 |    1 |
| design_1_util_vector_logic_1_13 |    1 |
| design_1_util_vector_logic_1_12 |    1 |
| design_1_util_vector_logic_1_11 |    1 |
| design_1_util_vector_logic_1_10 |    1 |
| design_1_util_vector_logic_1_1  |    1 |
| design_1_util_vector_logic_1_0  |    1 |
| design_1_util_vector_logic_0_9  |    1 |
| design_1_util_vector_logic_0_8  |    1 |
| design_1_util_vector_logic_0_7  |    1 |
| design_1_util_vector_logic_0_6  |    1 |
| design_1_util_vector_logic_0_5  |    1 |
| design_1_util_vector_logic_0_4  |    1 |
| design_1_util_vector_logic_0_3  |    1 |
| design_1_util_vector_logic_0_2  |    1 |
| design_1_util_vector_logic_0_15 |    1 |
| design_1_util_vector_logic_0_14 |    1 |
| design_1_util_vector_logic_0_13 |    1 |
| design_1_util_vector_logic_0_12 |    1 |
| design_1_util_vector_logic_0_11 |    1 |
| design_1_util_vector_logic_0_10 |    1 |
| design_1_util_vector_logic_0_1  |    1 |
| design_1_util_vector_logic_0_0  |    1 |
| design_1_smartconnect_1_0       |    1 |
| design_1_smartconnect_0_0       |    1 |
| design_1_serial_shift_0_9       |    1 |
| design_1_serial_shift_0_8       |    1 |
| design_1_serial_shift_0_7       |    1 |
| design_1_serial_shift_0_6       |    1 |
| design_1_serial_shift_0_5       |    1 |
| design_1_serial_shift_0_4       |    1 |
| design_1_serial_shift_0_3       |    1 |
| design_1_serial_shift_0_2       |    1 |
| design_1_serial_shift_0_15      |    1 |
| design_1_serial_shift_0_14      |    1 |
| design_1_serial_shift_0_13      |    1 |
| design_1_serial_shift_0_12      |    1 |
| design_1_serial_shift_0_11      |    1 |
| design_1_serial_shift_0_10      |    1 |
| design_1_serial_shift_0_1       |    1 |
| design_1_serial_shift_0_0       |    1 |
| design_1_s2p_0_9                |    1 |
| design_1_s2p_0_8                |    1 |
| design_1_s2p_0_7                |    1 |
| design_1_s2p_0_6                |    1 |
| design_1_s2p_0_5                |    1 |
| design_1_s2p_0_4                |    1 |
| design_1_s2p_0_3                |    1 |
| design_1_s2p_0_2                |    1 |
| design_1_s2p_0_15               |    1 |
| design_1_s2p_0_14               |    1 |
| design_1_s2p_0_13               |    1 |
| design_1_s2p_0_12               |    1 |
| design_1_s2p_0_11               |    1 |
| design_1_s2p_0_10               |    1 |
| design_1_s2p_0_1                |    1 |
| design_1_s2p_0_0                |    1 |
| design_1_processing_system7_0_0 |    1 |
| design_1_proc_sys_reset_1M_9    |    1 |
| design_1_proc_sys_reset_1M_8    |    1 |
| design_1_proc_sys_reset_1M_7    |    1 |
| design_1_proc_sys_reset_1M_6    |    1 |
| design_1_proc_sys_reset_1M_5    |    1 |
| design_1_proc_sys_reset_1M_4    |    1 |
| design_1_proc_sys_reset_1M_3    |    1 |
| design_1_proc_sys_reset_1M_2    |    1 |
| design_1_proc_sys_reset_1M_14   |    1 |
| design_1_proc_sys_reset_1M_13   |    1 |
| design_1_proc_sys_reset_1M_12   |    1 |
| design_1_proc_sys_reset_1M_11   |    1 |
| design_1_proc_sys_reset_1M_10   |    1 |
| design_1_proc_sys_reset_1M_1    |    1 |
| design_1_proc_sys_reset_1M_0    |    1 |
| design_1_proc_sys_reset_16M_9   |    1 |
| design_1_proc_sys_reset_16M_8   |    1 |
| design_1_proc_sys_reset_16M_7   |    1 |
| design_1_proc_sys_reset_16M_6   |    1 |
| design_1_proc_sys_reset_16M_5   |    1 |
| design_1_proc_sys_reset_16M_4   |    1 |
| design_1_proc_sys_reset_16M_3   |    1 |
| design_1_proc_sys_reset_16M_2   |    1 |
| design_1_proc_sys_reset_16M_14  |    1 |
| design_1_proc_sys_reset_16M_13  |    1 |
| design_1_proc_sys_reset_16M_12  |    1 |
| design_1_proc_sys_reset_16M_11  |    1 |
| design_1_proc_sys_reset_16M_10  |    1 |
| design_1_proc_sys_reset_16M_1   |    1 |
| design_1_proc_sys_reset_16M_0   |    1 |
| design_1_proc_sys_reset_0_2     |    1 |
| design_1_proc_sys_reset_0_1     |    1 |
| design_1_proc_sys_reset_0_0     |    1 |
| design_1_div16_0_9              |    1 |
| design_1_div16_0_8              |    1 |
| design_1_div16_0_7              |    1 |
| design_1_div16_0_6              |    1 |
| design_1_div16_0_5              |    1 |
| design_1_div16_0_4              |    1 |
| design_1_div16_0_3              |    1 |
| design_1_div16_0_2              |    1 |
| design_1_div16_0_15             |    1 |
| design_1_div16_0_14             |    1 |
| design_1_div16_0_13             |    1 |
| design_1_div16_0_12             |    1 |
| design_1_div16_0_11             |    1 |
| design_1_div16_0_10             |    1 |
| design_1_div16_0_1              |    1 |
| design_1_div16_0_0              |    1 |
| design_1_clk_wiz_0_8            |    1 |
| design_1_bram_rd_0_0            |    1 |
| design_1_blk_mem_gen_9_1        |    1 |
| design_1_blk_mem_gen_7_2        |    1 |
| design_1_blk_mem_gen_7_0        |    1 |
| design_1_blk_mem_gen_6_2        |    1 |
| design_1_blk_mem_gen_6_0        |    1 |
| design_1_blk_mem_gen_5_2        |    1 |
| design_1_blk_mem_gen_5_0        |    1 |
| design_1_blk_mem_gen_4_2        |    1 |
| design_1_blk_mem_gen_4_0        |    1 |
| design_1_blk_mem_gen_3_3        |    1 |
| design_1_blk_mem_gen_3_1        |    1 |
| design_1_blk_mem_gen_3_0        |    1 |
| design_1_blk_mem_gen_30_0       |    1 |
| design_1_blk_mem_gen_2_3        |    1 |
| design_1_blk_mem_gen_2_1        |    1 |
| design_1_blk_mem_gen_2_0        |    1 |
| design_1_blk_mem_gen_1_3        |    1 |
| design_1_blk_mem_gen_1_2        |    1 |
| design_1_blk_mem_gen_1_0        |    1 |
| design_1_blk_mem_gen_15_1       |    1 |
| design_1_blk_mem_gen_14_1       |    1 |
| design_1_blk_mem_gen_13_1       |    1 |
| design_1_blk_mem_gen_12_1       |    1 |
| design_1_blk_mem_gen_11_1       |    1 |
| design_1_blk_mem_gen_10_1       |    1 |
| design_1_blk_mem_gen_0_8        |    1 |
| design_1_blk_mem_gen_0_7        |    1 |
| design_1_blk_mem_gen_0_6        |    1 |
| design_1_blk_mem_gen_0_5        |    1 |
| design_1_blk_mem_gen_0_4        |    1 |
| design_1_blk_mem_gen_0_2        |    1 |
| design_1_blk_mem_gen_0_0        |    1 |
| design_1_axis_data_fifo_0_0     |    1 |
| design_1_axi_dma_0_0            |    1 |
| design_1_D_flip_flops_4_0_9     |    1 |
| design_1_D_flip_flops_4_0_8     |    1 |
| design_1_D_flip_flops_4_0_7     |    1 |
| design_1_D_flip_flops_4_0_6     |    1 |
| design_1_D_flip_flops_4_0_5     |    1 |
| design_1_D_flip_flops_4_0_4     |    1 |
| design_1_D_flip_flops_4_0_3     |    1 |
| design_1_D_flip_flops_4_0_2     |    1 |
| design_1_D_flip_flops_4_0_15    |    1 |
| design_1_D_flip_flops_4_0_14    |    1 |
| design_1_D_flip_flops_4_0_13    |    1 |
| design_1_D_flip_flops_4_0_12    |    1 |
| design_1_D_flip_flops_4_0_11    |    1 |
| design_1_D_flip_flops_4_0_10    |    1 |
| design_1_D_flip_flops_4_0_1     |    1 |
| design_1_D_flip_flops_4_0_0     |    1 |
| design_1_Counter_4bit_0_9       |    1 |
| design_1_Counter_4bit_0_8       |    1 |
| design_1_Counter_4bit_0_7       |    1 |
| design_1_Counter_4bit_0_6       |    1 |
| design_1_Counter_4bit_0_5       |    1 |
| design_1_Counter_4bit_0_4       |    1 |
| design_1_Counter_4bit_0_3       |    1 |
| design_1_Counter_4bit_0_2       |    1 |
| design_1_Counter_4bit_0_15      |    1 |
| design_1_Counter_4bit_0_14      |    1 |
| design_1_Counter_4bit_0_13      |    1 |
| design_1_Counter_4bit_0_12      |    1 |
| design_1_Counter_4bit_0_11      |    1 |
| design_1_Counter_4bit_0_10      |    1 |
| design_1_Counter_4bit_0_1       |    1 |
| design_1_Counter_4bit_0_0       |    1 |
+---------------------------------+------+


9. Instantiated Netlists
------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


