Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Apr  8 17:27:10 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Command      : report_timing -file postRoute.timing.rpt
| Design       : bgm
| Device       : xcku035-ffva1156
| Speed File   : -3  PREVIEW 1.10 09-18-2014
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.136ns  (required time - arrival time)
  Source:                 x8_mul/u5/prod_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            x8_mul/out_o1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (clock rise@5.500ns - clock rise@0.000ns)
  Data Path Delay:        5.466ns  (logic 2.257ns (41.292%)  route 3.209ns (58.708%))
  Logic Levels:           19  (CARRY8=5 LUT3=1 LUT4=1 LUT5=5 LUT6=7)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.353ns = ( 7.853 - 5.500 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.081ns (routing 0.767ns, distribution 1.314ns)
  Clock Net Delay (Destination): 1.781ns (routing 0.700ns, distribution 1.081ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    G9                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.561    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.561 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.880    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.947 r  clock_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=4354, routed)        2.081     3.028    x8_mul/u5/clock_IBUF_BUFG
    SLICE_X28Y178                                                     r  x8_mul/u5/prod_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y178        FDRE (Prop_FDRE_C_Q)         0.102     3.130 r  x8_mul/u5/prod_reg[3]/Q
                         net (fo=11, routed)          0.347     3.477    x8_mul/u5/fract_denorm[3]
    SLICE_X28Y179        LUT6 (Prop_LUT6_I3_O)        0.163     3.640 r  x8_mul/u5/shift_out_reg[0]_i_33__7/O
                         net (fo=1, routed)           0.171     3.811    x8_mul/u5/n_44_shift_out_reg[0]_i_33__7
    SLICE_X28Y180        LUT6 (Prop_LUT6_I2_O)        0.101     3.912 r  x8_mul/u5/shift_out_reg[0]_i_21__7/O
                         net (fo=1, routed)           0.134     4.046    x8_mul/u5/n_44_shift_out_reg[0]_i_21__7
    SLICE_X28Y179        LUT5 (Prop_LUT5_I2_O)        0.163     4.209 r  x8_mul/u5/shift_out_reg[0]_i_8__7/O
                         net (fo=2, routed)           0.244     4.453    x8_mul/u5/n_44_shift_out_reg[0]_i_8__7
    SLICE_X27Y180        LUT5 (Prop_LUT5_I1_O)        0.115     4.568 r  x8_mul/u5/out_o1[29]_i_30__7/O
                         net (fo=1, routed)           0.130     4.698    x8_mul/u5/n_44_out_o1[29]_i_30__7
    SLICE_X25Y180        LUT5 (Prop_LUT5_I0_O)        0.035     4.733 f  x8_mul/u5/out_o1[29]_i_27__10/O
                         net (fo=2, routed)           0.190     4.923    x8_mul/u5/n_44_out_o1[29]_i_27__10
    SLICE_X24Y181        LUT5 (Prop_LUT5_I4_O)        0.037     4.960 r  x8_mul/u5/out_o1[29]_i_24__10/O
                         net (fo=2, routed)           0.131     5.091    x8_mul/u5/n_44_out_o1[29]_i_24__10
    SLICE_X25Y181        LUT3 (Prop_LUT3_I0_O)        0.034     5.125 r  x8_mul/u5/out_o1[29]_i_11__10/O
                         net (fo=2, routed)           0.376     5.501    x8_mul/u5/n_44_out_o1[29]_i_11__10
    SLICE_X23Y180        CARRY8 (Prop_CARRY8_DI[5]_CO[7])
                                                      0.178     5.679 r  x8_mul/u5/out_o1_reg[29]_i_8__7/CO[7]
                         net (fo=1, routed)           0.000     5.679    x8_mul/u5/n_44_out_o1_reg[29]_i_8__7
    SLICE_X23Y181        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     5.784 f  x8_mul/u5/shift_out_reg[47]_i_33__10/O[0]
                         net (fo=5, routed)           0.178     5.962    x8_mul/u5/u4/exp_next_mi[8]
    SLICE_X23Y179        LUT6 (Prop_LUT6_I0_O)        0.062     6.024 f  x8_mul/u5/out_o1[29]_i_9__7/O
                         net (fo=11, routed)          0.346     6.370    x8_mul/u5/n_44_out_o1[29]_i_9__7
    SLICE_X27Y173        LUT6 (Prop_LUT6_I2_O)        0.062     6.432 f  x8_mul/u5/shift_out_reg[47]_i_35__10/O
                         net (fo=6, routed)           0.056     6.488    x8_mul/u5/n_44_shift_out_reg[47]_i_35__10
    SLICE_X27Y173        LUT6 (Prop_LUT6_I2_O)        0.115     6.603 r  x8_mul/u5/out_o1[0]_i_14__7/O
                         net (fo=2, routed)           0.127     6.730    x8_mul/u5/n_44_out_o1[0]_i_14__7
    SLICE_X27Y171        LUT4 (Prop_LUT4_I3_O)        0.062     6.792 r  x8_mul/u5/out_o1[0]_i_3__11/O
                         net (fo=2, routed)           0.173     6.965    x8_mul/u4/u7/p_0_in51_in[0]
    SLICE_X26Y171        CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.330     7.295 r  x8_mul/u4/u7/out_o1_reg[0]_i_4__7/CO[7]
                         net (fo=1, routed)           0.000     7.295    x8_mul/u4/u7/n_44_out_o1_reg[0]_i_4__7
    SLICE_X26Y172        CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.043     7.338 r  x8_mul/u4/u7/out_o1_reg[15]_i_3__7/CO[7]
                         net (fo=1, routed)           0.000     7.338    x8_mul/u4/u7/n_44_out_o1_reg[15]_i_3__7
    SLICE_X26Y173        CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.182     7.520 r  x8_mul/u4/u7/out_o1_reg[25]_i_2__7/O[7]
                         net (fo=13, routed)          0.218     7.738    x8_mul/u5/fract_out_pl1[1]
    SLICE_X24Y173        LUT6 (Prop_LUT6_I1_O)        0.101     7.839 r  x8_mul/u5/out_o1[21]_i_6__10/O
                         net (fo=22, routed)          0.291     8.130    x8_mul/u5/n_44_out_o1[21]_i_6__10
    SLICE_X22Y172        LUT5 (Prop_LUT5_I3_O)        0.152     8.282 r  x8_mul/u5/out_o1[0]_i_5__15/O
                         net (fo=1, routed)           0.057     8.339    x8_mul/u5/n_44_out_o1[0]_i_5__15
    SLICE_X22Y172        LUT6 (Prop_LUT6_I4_O)        0.115     8.454 r  x8_mul/u5/out_o1[0]_i_1__10/O
                         net (fo=1, routed)           0.040     8.494    x8_mul/n_178_u5
    SLICE_X22Y172        FDRE                                         r  x8_mul/out_o1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      5.500     5.500 r  
    G9                                                0.000     5.500 r  clock
                         net (fo=0)                   0.000     5.500    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     5.718 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     5.745    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.745 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.268     6.013    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.059     6.072 r  clock_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=4354, routed)        1.781     7.853    x8_mul/clock_IBUF_BUFG
    SLICE_X22Y172                                                     r  x8_mul/out_o1_reg[0]/C
                         clock pessimism              0.492     8.345    
                         clock uncertainty           -0.035     8.310    
    SLICE_X22Y172        FDRE (Setup_FDRE_C_D)        0.047     8.357    x8_mul/out_o1_reg[0]
  -------------------------------------------------------------------
                         required time                          8.357    
                         arrival time                          -8.494    
  -------------------------------------------------------------------
                         slack                                 -0.136    




