// Seed: 1156634453
`define pp_10 0
module module_0 (
    input id_0,
    input id_1,
    input id_2,
    output id_3,
    output type_15 id_4,
    output logic id_5,
    output logic id_6,
    input logic id_7,
    output id_8,
    input id_9
);
  logic id_10;
  logic id_11;
  assign id_3 = -id_2;
  type_21 id_12 (
      .id_0(id_5 - id_0),
      .id_1(1),
      .id_2(1),
      .id_3(1),
      .id_4(id_4),
      .id_5(1'b0)
  );
  logic id_13;
  assign id_3  = 1;
  assign id_11 = ~|1;
  assign id_11 = 1'b0 & 1 ^ 1'b0 == id_7;
  always id_8 = (1);
  assign id_4 = id_12;
  assign id_4 = id_12;
  type_0 id_14 (
      .id_0(1),
      .id_1(1),
      .id_2(1)
  );
  type_23(
      1 % 1'b0 == id_5, 1
  );
  assign id_10 = 1;
  initial begin
    id_10 = 1;
  end
endmodule
`define pp_11 0
`timescale 1 ps / 1ps
