This is the verilog implementation of the Python Cache Simulation aka Lab 1. This was lab 4

ELC 463 Lab 4
Grade 38/40
Date: 5/4/2021
