 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mac
Version: T-2022.03
Date   : Thu Jul  7 16:29:28 2022
****************************************

Operating Conditions: WCCOM   Library: fsa0m_a_generic_core_ss1p62v125c
Wire Load Model Mode: enclosed

  Startpoint: reg2_reg_0__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: protect_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac                G5K                   fsa0m_a_generic_core_ss1p62v125c
  mac_DW_mult_tc_1   enG5K                 fsa0m_a_generic_core_ss1p62v125c
  mac_DW01_add_2     enG5K                 fsa0m_a_generic_core_ss1p62v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  reg2_reg_0__0_/CK (QDFFRBN)              0.00       0.50 r
  reg2_reg_0__0_/Q (QDFFRBN)               0.50       1.00 r
  r398/a[0] (mac_DW_mult_tc_1)             0.00       1.00 r
  r398/U528/O (INV1S)                      1.09       2.09 f
  r398/U527/O (ND2)                        1.38       3.47 r
  r398/U795/O (OAI12HS)                    0.21       3.68 f
  r398/U81/S (HA1)                         0.43       4.11 f
  r398/product[1] (mac_DW_mult_tc_1)       0.00       4.11 f
  add_49/B[1] (mac_DW01_add_2)             0.00       4.11 f
  add_49/U1_1/CO (FA1S)                    0.51       4.62 f
  add_49/U1_2/CO (FA1S)                    0.49       5.11 f
  add_49/U1_3/CO (FA1S)                    0.49       5.61 f
  add_49/U1_4/CO (FA1S)                    0.49       6.10 f
  add_49/U1_5/CO (FA1S)                    0.49       6.59 f
  add_49/U1_6/CO (FA1S)                    0.49       7.09 f
  add_49/U1_7/CO (FA1S)                    0.49       7.58 f
  add_49/U1_8/CO (FA1S)                    0.49       8.08 f
  add_49/U1_9/CO (FA1S)                    0.49       8.57 f
  add_49/U1_10/CO (FA1S)                   0.49       9.06 f
  add_49/U1_11/CO (FA1S)                   0.49       9.56 f
  add_49/U1_12/CO (FA1S)                   0.49      10.05 f
  add_49/U1_13/CO (FA1S)                   0.49      10.54 f
  add_49/U1_14/CO (FA1S)                   0.49      11.04 f
  add_49/U1_15/CO (FA1S)                   0.49      11.53 f
  add_49/U1_16/CO (FA1S)                   0.49      12.03 f
  add_49/U1_17/CO (FA1S)                   0.49      12.52 f
  add_49/U1_18/CO (FA1S)                   0.49      13.01 f
  add_49/U1_19/CO (FA1S)                   0.49      13.51 f
  add_49/U1_20/CO (FA1S)                   0.49      14.00 f
  add_49/U1_21/CO (FA1S)                   0.49      14.49 f
  add_49/U1_22/CO (FA1S)                   0.49      14.99 f
  add_49/U1_23/CO (FA1S)                   0.49      15.48 f
  add_49/U1_24/CO (FA1S)                   0.49      15.98 f
  add_49/U1_25/CO (FA1S)                   0.49      16.47 f
  add_49/U1_26/CO (FA1S)                   0.49      16.96 f
  add_49/U1_27/CO (FA1S)                   0.49      17.46 f
  add_49/U1_28/CO (FA1S)                   0.49      17.95 f
  add_49/U1_29/CO (FA1S)                   0.49      18.45 f
  add_49/U1_30/CO (FA1S)                   0.49      18.94 f
  add_49/U1_31/CO (FA1S)                   0.49      19.43 f
  add_49/U1_32/CO (FA1S)                   0.50      19.93 f
  add_49/U1_33/CO (FA1S)                   0.50      20.42 f
  add_49/U1_34/CO (FA1S)                   0.50      20.92 f
  add_49/U1_35/CO (FA1S)                   0.50      21.41 f
  add_49/U1_36/CO (FA1S)                   0.50      21.91 f
  add_49/U1_37/CO (FA1S)                   0.50      22.40 f
  add_49/U1_38/CO (FA1S)                   0.47      22.87 f
  add_49/U1_39/O (XOR3)                    0.33      23.20 f
  add_49/SUM[39] (mac_DW01_add_2)          0.00      23.20 f
  U480/O (AOI22S)                          0.23      23.44 r
  U479/O (ND3)                             0.15      23.59 f
  protect_reg_7_/D (QDFFRBN)               0.00      23.59 f
  data arrival time                                  23.59

  clock clk (rise edge)                  300.00     300.00
  clock network delay (ideal)              0.50     300.50
  clock uncertainty                       -0.10     300.40
  protect_reg_7_/CK (QDFFRBN)              0.00     300.40 r
  library setup time                      -0.13     300.27
  data required time                                300.27
  -----------------------------------------------------------
  data required time                                300.27
  data arrival time                                 -23.59
  -----------------------------------------------------------
  slack (MET)                                       276.69


1
