Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -o "/csehome/kygc/verilog/Main_test_isim_beh.exe" -prj "/csehome/kygc/verilog/Main_test_beh.prj" "Main_test" "work.glbl" 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "/csehome/kygc/verilog/full_adder.v" into library work
Analyzing Verilog file "/csehome/kygc/verilog/multibit_adder.v" into library work
Analyzing Verilog file "/csehome/kygc/verilog/SignExtend.v" into library work
Analyzing Verilog file "/csehome/kygc/verilog/Register.v" into library work
Analyzing Verilog file "/csehome/kygc/verilog/PC.v" into library work
Analyzing Verilog file "/csehome/kygc/verilog/Mux2.v" into library work
Analyzing Verilog file "/csehome/kygc/verilog/mux.v" into library work
Analyzing Verilog file "/csehome/kygc/verilog/FreqDivider.v" into library work
Analyzing Verilog file "/csehome/kygc/verilog/DataMemory.v" into library work
Analyzing Verilog file "/csehome/kygc/verilog/Control.v" into library work
Analyzing Verilog file "/csehome/kygc/verilog/BCDto7.v" into library work
Analyzing Verilog file "/csehome/kygc/verilog/ALU.v" into library work
Analyzing Verilog file "/csehome/kygc/verilog/Main.v" into library work
Analyzing Verilog file "/csehome/kygc/verilog/Main_test.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 83284 KB
Fuse CPU Usage: 820 ms
Compiling module FreqDivider
Compiling module Control
Compiling module SignExtend
Compiling module Mux2
Compiling module Register
Compiling module Mux
Compiling module full_adder
Compiling module multibit_adder
Compiling module ALU
Compiling module DataMemory
Compiling module PC
Compiling module BCDto7
Compiling module Main
Compiling module Main_test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 15 Verilog Units
Built simulation executable /csehome/kygc/verilog/Main_test_isim_beh.exe
Fuse Memory Usage: 1167664 KB
Fuse CPU Usage: 840 ms
GCC CPU Usage: 100 ms
