# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
%YAML 1.2
---
$id: http://devicetree.org/schemas/clock/starfive,jh7110-aoncrg.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: StarFive JH7110 Always-On Clock and Reset Generator

maintainers:
  - Emil Renner Berthing <kernel@esmil.dk>

properties:
  compatible:
    const: starfive,jh7110-aoncrg

  reg:
    maxItems: 1

  clocks:
    items:
      - description: Main Oscillator
      - description: RTC clock
      - description: RMII reference clock
      - description: RGMII RX clock
      - description: STG AXI/AHB clock
      - description: APB Bus clock
      - description: GMAC0 GTX clock

  clock-names:
    items:
      - const: osc
      - const: clk_rtc
      - const: gmac0_rmii_refin
      - const: gmac0_rgmii_rxin
      - const: stg_axiahb
      - const: apb_bus_func
      - const: gmac0_gtxclk

  '#clock-cells':
    const: 1
    description:
      See <dt-bindings/clock/starfive-jh7110.h> for valid indices.

  '#reset-cells':
    const: 1
    description:
      See <dt-bindings/reset/starfive-jh7110.h> for valid indices.

required:
  - compatible
  - reg
  - clocks
  - clock-names
  - '#clock-cells'
  - '#reset-cells'

additionalProperties: false

examples:
  - |
    #include <dt-bindings/clock/starfive-jh7110.h>

    clock-controller@17000000 {
        compatible = "starfive,jh7110-aoncrg";
        reg = <0x17000000 0x10000>;
        clocks = <&osc>, <&clk_rtc>,
                 <&gmac0_rmii_refin>, <&gmac0_rgmii_rxin>,
                 <&syscrg JH7110_SYSCLK_STG_AXIAHB>,
                 <&syscrg JH7110_SYSCLK_APB_BUS_FUNC>,
                 <&syscrg JH7110_SYSCLK_GMAC0_GTXCLK>;
        clock-names = "osc", "clk_rtc", "gmac0_rmii_refin",
                      "gmac0_rgmii_rxin", "stg_axiahb",
                      "apb_bus_func", "gmac0_gtxclk";
        #clock-cells = <1>;
        #reset-cells = <1>;
    };
