INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Educatie/Aplicatii_cid/pregatire test 2/Model_drive_greu/Model_drive_greu.srcs/sources_1/new/FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Educatie/Aplicatii_cid/pregatire test 2/Model_drive_greu/Model_drive_greu.srcs/sources_1/new/comp_eq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comp_eq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Educatie/Aplicatii_cid/pregatire test 2/Model_drive_greu/Model_drive_greu.srcs/sources_1/new/comp_min_max.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comp_min_max
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Educatie/Aplicatii_cid/pregatire test 2/Model_drive_greu/Model_drive_greu.srcs/sources_1/new/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Educatie/Aplicatii_cid/pregatire test 2/Model_drive_greu/Model_drive_greu.srcs/sources_1/new/mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Educatie/Aplicatii_cid/pregatire test 2/Model_drive_greu/Model_drive_greu.srcs/sources_1/new/ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Educatie/Aplicatii_cid/pregatire test 2/Model_drive_greu/Model_drive_greu.srcs/sources_1/new/registru_8b.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru_8b
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Educatie/Aplicatii_cid/pregatire test 2/Model_drive_greu/Model_drive_greu.srcs/sources_1/new/substract.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module substract
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Educatie/Aplicatii_cid/pregatire test 2/Model_drive_greu/Model_drive_greu.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Educatie/Aplicatii_cid/pregatire test 2/Model_drive_greu/Model_drive_greu.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
