INFO: [VRFC 10-163] Analyzing VHDL file "D:/Code_repositories/fpga_code/AXIS_MULTIPLIER/prj/AXIS_MULTIPLIER.srcs/sources_1/bd/AXIS_MULTIPLIER/ip/AXIS_MULTIPLIER_mult_gen_0_0/sim/AXIS_MULTIPLIER_mult_gen_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXIS_MULTIPLIER_mult_gen_0_0'
