INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 04:45:27 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_2mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.674ns  (required time - arrival time)
  Source:                 fork30/control/generateBlocks[6].regblock/transmitValue_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Destination:            buffer29/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.200ns  (clk rise@7.200ns - clk rise@0.000ns)
  Data Path Delay:        5.273ns  (logic 0.818ns (15.513%)  route 4.455ns (84.487%))
  Logic Levels:           12  (LUT2=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.683 - 7.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2469, unset)         0.508     0.508    fork30/control/generateBlocks[6].regblock/clk
                         FDSE                                         r  fork30/control/generateBlocks[6].regblock/transmitValue_reg/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.226     0.734 f  fork30/control/generateBlocks[6].regblock/transmitValue_reg/Q
                         net (fo=4, unplaced)         0.263     0.997    fork30/control/generateBlocks[6].regblock/transmitValue_0
                         LUT2 (Prop_lut2_I0_O)        0.119     1.116 f  fork30/control/generateBlocks[6].regblock/dataReg[0]_i_3__1/O
                         net (fo=2, unplaced)         0.716     1.832    fork28/generateBlocks[1].regblock/fork30_outs_6_valid
                         LUT6 (Prop_lut6_I1_O)        0.043     1.875 r  fork28/generateBlocks[1].regblock/dataReg[0]_i_2__6/O
                         net (fo=13, unplaced)        0.294     2.169    control_merge0/tehb/control/dataReg_reg[0]_0
                         LUT5 (Prop_lut5_I4_O)        0.043     2.212 f  control_merge0/tehb/control/alpha_ready_INST_0_i_3/O
                         net (fo=12, unplaced)        0.425     2.637    control_merge0/fork_valid/generateBlocks[1].regblock/transmitValue_i_4__4
                         LUT6 (Prop_lut6_I3_O)        0.043     2.680 r  control_merge0/fork_valid/generateBlocks[1].regblock/transmitValue_i_7__1/O
                         net (fo=1, unplaced)         0.222     2.902    buffer80/fifo/blockStopArray[0]
                         LUT6 (Prop_lut6_I2_O)        0.043     2.945 r  buffer80/fifo/transmitValue_i_4__4/O
                         net (fo=2, unplaced)         0.716     3.661    fork30/control/generateBlocks[7].regblock/transmitValue_reg_3
                         LUT6 (Prop_lut6_I1_O)        0.043     3.704 r  fork30/control/generateBlocks[7].regblock/transmitValue_i_3__74/O
                         net (fo=13, unplaced)        0.272     3.976    control_merge1/tehb/control/transmitValue_i_2__3_1
                         LUT6 (Prop_lut6_I4_O)        0.043     4.019 r  control_merge1/tehb/control/transmitValue_i_3__16/O
                         net (fo=2, unplaced)         0.233     4.252    buffer72/control/transmitValue_i_2__40
                         LUT6 (Prop_lut6_I2_O)        0.043     4.295 r  buffer72/control/transmitValue_i_3__15/O
                         net (fo=3, unplaced)         0.262     4.557    fork25/control/generateBlocks[1].regblock/Memory_reg[0][0]_0
                         LUT5 (Prop_lut5_I3_O)        0.043     4.600 r  fork25/control/generateBlocks[1].regblock/transmitValue_i_6__0/O
                         net (fo=3, unplaced)         0.262     4.862    fork25/control/generateBlocks[0].regblock/fullReg_i_5__1_3
                         LUT6 (Prop_lut6_I5_O)        0.043     4.905 r  fork25/control/generateBlocks[0].regblock/fullReg_i_6__1/O
                         net (fo=1, unplaced)         0.244     5.149    fork25/control/generateBlocks[4].regblock/transmitValue_reg_4
                         LUT6 (Prop_lut6_I3_O)        0.043     5.192 r  fork25/control/generateBlocks[4].regblock/fullReg_i_5__1/O
                         net (fo=5, unplaced)         0.272     5.464    buffer29/control/dataReg_reg[0]_1
                         LUT6 (Prop_lut6_I4_O)        0.043     5.507 r  buffer29/control/dataReg[4]_i_1__9/O
                         net (fo=5, unplaced)         0.274     5.781    buffer29/regEnable
                         FDRE                                         r  buffer29/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.200     7.200 r  
                                                      0.000     7.200 r  clk (IN)
                         net (fo=2469, unset)         0.483     7.683    buffer29/clk
                         FDRE                                         r  buffer29/dataReg_reg[0]/C
                         clock pessimism              0.000     7.683    
                         clock uncertainty           -0.035     7.647    
                         FDRE (Setup_fdre_C_CE)      -0.192     7.455    buffer29/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.455    
                         arrival time                          -5.781    
  -------------------------------------------------------------------
                         slack                                  1.674    




