---
layout: post
title: Zedboard使用I——在PL上实现流水灯
category: 用
tags:
  - xilinx
  - fpga
  - 学习
date: 2018-03-22 13:36:39 +0800
create: 2018-03-22 13:35:11 +0800
---

只是用PL核实现[zedboard getting started with zynq](https://reference.digilentinc.com/learn/programmable-logic/tutorials/zedboard-getting-started-with-zynq/start)里的LED控制demo。最终想要实现的效果如下。

![最终效果](https://i.loli.net/2018/03/22/5ab3b4c2c79e1.gif)

1. 新建工程
  ![新建工程](https://i.loli.net/2018/03/22/5ab3ba742f628.png)

1. 一路next，新建RTL Project然后不指定文件位置
  ![打勾](https://i.loli.net/2018/03/22/5ab3bb8a47b6a.png)

1. 继续next，板子选择Zedboard
  ![板子](https://i.loli.net/2018/03/22/5ab3bc9901d98.png)

1. 添加源代码文件

   ![添加源代码文件](https://i.loli.net/2018/03/22/5ab3bdedf3121.png)

   ![源代码文件](https://i.loli.net/2018/03/22/5ab3be2dbd14b.png)

   ![创建新文件](https://i.loli.net/2018/03/22/5ab3bed9c469d.png)

   ![文件名](https://i.loli.net/2018/03/22/5ab3bf002bed4.png)

   ```verilog

   module led_blink(
           output [7:0] leds,
           input sw,
           input clk,
           input rst
       );

       reg [7:0] leds;
       reg [26:0] counter;

       always @(posedge clk) begin
           if (rst) begin
               counter <= 0;
               leds <= 8'b1;
           end
           else begin
               if (counter == 27'd5000000) begin
                   if (sw)
                       leds <= {leds[6:0], leds[7]};
                   else
                       leds <= {leds[0], leds[7:1]};
                  counter <= 0;
               end
               else begin
                  counter <= counter + 26'b1;
               end
           end
       end

   endmodule
   ```

1. 添加端口描述文件
  和上面添加源代码文件一样，create file
  ![添加端口描述](https://i.loli.net/2018/03/22/5ab3bf6c33159.png)

1. 依次进行综合和实现

  ![综合实现](https://i.loli.net/2018/03/22/5ab3bfea8adba.png)

1. 点击Open Implemented，注意选择`I/O Planning`布局

  ![选择布局](https://i.loli.net/2018/03/22/5ab3c0410baeb.png)

  然后进行端口分配

  ![端口分配](https://i.loli.net/2018/03/22/5ab3c0d156ebe.png)

1. 最后生成比特流，Program到板子上就能看了。

  ![最后](https://i.loli.net/2018/03/22/5ab3c242d0930.png)
