//这是BitSync.v文件的程序清单
module BitSync (
	rst,clk,di,dq,
	yi,yq,sync,u,e,w); 
	
	input		rst;   //复位信号，高电平有效
	input		clk;   //时钟信号/数据输入速率/4倍符号速率/4 MHz
	input  signed [15:0]	di;     //基带I支路数据/4 MHz
	input  signed [15:0]	dq;     //基带Q支路数据/4 MHz
	output signed [17:0]	yi;     //插值I支路数据/1 MHz
	output signed [17:0]	yq;     //插值Q支路数据/1 MHz
	output signed [15:0]	u;      //插值间隔输出
	output signed [15:0]	e;      //误差检测器输出	
	output signed [15:0]	w;      //经环路滤波器滤波后的定时误差w
	output sync;                 //位同步脉冲/1MHz