{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1617540550087 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1617540550088 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 04 20:49:09 2021 " "Processing started: Sun Apr 04 20:49:09 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1617540550088 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617540550088 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off shang -c shang " "Command: quartus_map --read_settings_files=on --write_settings_files=off shang -c shang" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617540550088 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1617540550491 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1617540550491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/workary/ram2_1/gen/sirv_gnrl_dffs.v 6 6 " "Found 6 design units, including 6 entities, in source file /intelfpga_lite/workary/ram2_1/gen/sirv_gnrl_dffs.v" { { "Info" "ISGN_ENTITY_NAME" "1 sirv_gnrl_dfflrs " "Found entity 1: sirv_gnrl_dfflrs" {  } { { "../gen/sirv_gnrl_dffs.v" "" { Text "C:/intelFPGA_lite/workary/ram2_1/gen/sirv_gnrl_dffs.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617540560425 ""} { "Info" "ISGN_ENTITY_NAME" "2 sirv_gnrl_dfflr " "Found entity 2: sirv_gnrl_dfflr" {  } { { "../gen/sirv_gnrl_dffs.v" "" { Text "C:/intelFPGA_lite/workary/ram2_1/gen/sirv_gnrl_dffs.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617540560425 ""} { "Info" "ISGN_ENTITY_NAME" "3 sirv_gnrl_dffl " "Found entity 3: sirv_gnrl_dffl" {  } { { "../gen/sirv_gnrl_dffs.v" "" { Text "C:/intelFPGA_lite/workary/ram2_1/gen/sirv_gnrl_dffs.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617540560425 ""} { "Info" "ISGN_ENTITY_NAME" "4 sirv_gnrl_dffrs " "Found entity 4: sirv_gnrl_dffrs" {  } { { "../gen/sirv_gnrl_dffs.v" "" { Text "C:/intelFPGA_lite/workary/ram2_1/gen/sirv_gnrl_dffs.v" 104 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617540560425 ""} { "Info" "ISGN_ENTITY_NAME" "5 sirv_gnrl_dffr " "Found entity 5: sirv_gnrl_dffr" {  } { { "../gen/sirv_gnrl_dffs.v" "" { Text "C:/intelFPGA_lite/workary/ram2_1/gen/sirv_gnrl_dffs.v" 136 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617540560425 ""} { "Info" "ISGN_ENTITY_NAME" "6 sirv_gnrl_ltch " "Found entity 6: sirv_gnrl_ltch" {  } { { "../gen/sirv_gnrl_dffs.v" "" { Text "C:/intelFPGA_lite/workary/ram2_1/gen/sirv_gnrl_dffs.v" 167 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617540560425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617540560425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/workary/ram2_1/rtl/ad7606.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/workary/ram2_1/rtl/ad7606.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad7606 " "Found entity 1: ad7606" {  } { { "../rtl/ad7606.v" "" { Text "C:/intelFPGA_lite/workary/ram2_1/rtl/ad7606.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617540560427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617540560427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/workary/ram2_1/rtl/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/workary/ram2_1/rtl/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../rtl/top.v" "" { Text "C:/intelFPGA_lite/workary/ram2_1/rtl/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617540560429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617540560429 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clk_manger.v(20) " "Verilog HDL information at clk_manger.v(20): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/clk_manger.v" "" { Text "C:/intelFPGA_lite/workary/ram2_1/rtl/clk_manger.v" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1617540560431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/workary/ram2_1/rtl/clk_manger.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/workary/ram2_1/rtl/clk_manger.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_manger " "Found entity 1: clk_manger" {  } { { "../rtl/clk_manger.v" "" { Text "C:/intelFPGA_lite/workary/ram2_1/rtl/clk_manger.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617540560431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617540560431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/workary/ram2_1/rtl/fifoip_50_150.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/workary/ram2_1/rtl/fifoip_50_150.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifoip_50_150 " "Found entity 1: fifoip_50_150" {  } { { "../rtl/fifoip_50_150.v" "" { Text "C:/intelFPGA_lite/workary/ram2_1/rtl/fifoip_50_150.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617540560433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617540560433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/workary/ram2_1/rtl/pllip.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/workary/ram2_1/rtl/pllip.v" { { "Info" "ISGN_ENTITY_NAME" "1 pllip " "Found entity 1: pllip" {  } { { "../rtl/pllip.v" "" { Text "C:/intelFPGA_lite/workary/ram2_1/rtl/pllip.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617540560435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617540560435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/workary/ram2_1/sim/testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/workary/ram2_1/sim/testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "../sim/testbench.v" "" { Text "C:/intelFPGA_lite/workary/ram2_1/sim/testbench.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617540560437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617540560437 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset_1_50 top.v(58) " "Verilog HDL Implicit Net warning at top.v(58): created implicit net for \"reset_1_50\"" {  } { { "../rtl/top.v" "" { Text "C:/intelFPGA_lite/workary/ram2_1/rtl/top.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617540560437 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dataflag testbench.v(46) " "Verilog HDL Implicit Net warning at testbench.v(46): created implicit net for \"dataflag\"" {  } { { "../sim/testbench.v" "" { Text "C:/intelFPGA_lite/workary/ram2_1/sim/testbench.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617540560438 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1617540560500 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dataflag top.v(20) " "Output port \"dataflag\" at top.v(20) has no driver" {  } { { "../rtl/top.v" "" { Text "C:/intelFPGA_lite/workary/ram2_1/rtl/top.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1617540560501 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_manger clk_manger:clk_mm " "Elaborating entity \"clk_manger\" for hierarchy \"clk_manger:clk_mm\"" {  } { { "../rtl/top.v" "clk_mm" { Text "C:/intelFPGA_lite/workary/ram2_1/rtl/top.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617540560511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pllip clk_manger:clk_mm\|pllip:pll_u1 " "Elaborating entity \"pllip\" for hierarchy \"clk_manger:clk_mm\|pllip:pll_u1\"" {  } { { "../rtl/clk_manger.v" "pll_u1" { Text "C:/intelFPGA_lite/workary/ram2_1/rtl/clk_manger.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617540560523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clk_manger:clk_mm\|pllip:pll_u1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clk_manger:clk_mm\|pllip:pll_u1\|altpll:altpll_component\"" {  } { { "../rtl/pllip.v" "altpll_component" { Text "C:/intelFPGA_lite/workary/ram2_1/rtl/pllip.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617540560566 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clk_manger:clk_mm\|pllip:pll_u1\|altpll:altpll_component " "Elaborated megafunction instantiation \"clk_manger:clk_mm\|pllip:pll_u1\|altpll:altpll_component\"" {  } { { "../rtl/pllip.v" "" { Text "C:/intelFPGA_lite/workary/ram2_1/rtl/pllip.v" 112 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617540560567 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clk_manger:clk_mm\|pllip:pll_u1\|altpll:altpll_component " "Instantiated megafunction \"clk_manger:clk_mm\|pllip:pll_u1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617540560568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617540560568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617540560568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617540560568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 5000 " "Parameter \"clk0_phase_shift\" = \"5000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617540560568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617540560568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617540560568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 3 " "Parameter \"clk1_multiply_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617540560568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617540560568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617540560568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617540560568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 3 " "Parameter \"clk2_multiply_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617540560568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 1667 " "Parameter \"clk2_phase_shift\" = \"1667\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617540560568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617540560568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617540560568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617540560568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pllip " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pllip\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617540560568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617540560568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617540560568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617540560568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617540560568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617540560568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617540560568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617540560568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617540560568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617540560568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617540560568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617540560568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617540560568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617540560568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617540560568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617540560568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617540560568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617540560568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617540560568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617540560568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617540560568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617540560568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617540560568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617540560568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617540560568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617540560568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617540560568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617540560568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617540560568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617540560568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617540560568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617540560568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617540560568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617540560568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617540560568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617540560568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617540560568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617540560568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617540560568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617540560568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617540560568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617540560568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617540560568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617540560568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617540560568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617540560568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617540560568 ""}  } { { "../rtl/pllip.v" "" { Text "C:/intelFPGA_lite/workary/ram2_1/rtl/pllip.v" 112 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1617540560568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pllip_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pllip_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pllip_altpll " "Found entity 1: pllip_altpll" {  } { { "db/pllip_altpll.v" "" { Text "C:/intelFPGA_lite/workary/ram2_1/pre/db/pllip_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617540560618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617540560618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pllip_altpll clk_manger:clk_mm\|pllip:pll_u1\|altpll:altpll_component\|pllip_altpll:auto_generated " "Elaborating entity \"pllip_altpll\" for hierarchy \"clk_manger:clk_mm\|pllip:pll_u1\|altpll:altpll_component\|pllip_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617540560619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_gnrl_dffrs clk_manger:clk_mm\|sirv_gnrl_dffrs:reset_dffrs_50_90 " "Elaborating entity \"sirv_gnrl_dffrs\" for hierarchy \"clk_manger:clk_mm\|sirv_gnrl_dffrs:reset_dffrs_50_90\"" {  } { { "../rtl/clk_manger.v" "reset_dffrs_50_90" { Text "C:/intelFPGA_lite/workary/ram2_1/rtl/clk_manger.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617540560622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sirv_gnrl_dffl clk_manger:clk_mm\|sirv_gnrl_dffl:reset_dffl_50_90 " "Elaborating entity \"sirv_gnrl_dffl\" for hierarchy \"clk_manger:clk_mm\|sirv_gnrl_dffl:reset_dffl_50_90\"" {  } { { "../rtl/clk_manger.v" "reset_dffl_50_90" { Text "C:/intelFPGA_lite/workary/ram2_1/rtl/clk_manger.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617540560623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad7606 ad7606:vvv " "Elaborating entity \"ad7606\" for hierarchy \"ad7606:vvv\"" {  } { { "../rtl/top.v" "vvv" { Text "C:/intelFPGA_lite/workary/ram2_1/rtl/top.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617540560625 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ad7606.v(51) " "Verilog HDL assignment warning at ad7606.v(51): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/ad7606.v" "" { Text "C:/intelFPGA_lite/workary/ram2_1/rtl/ad7606.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617540560627 "|top|ad7606:vvv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifoip_50_150 fifoip_50_150:fifoip_ad_ram " "Elaborating entity \"fifoip_50_150\" for hierarchy \"fifoip_50_150:fifoip_ad_ram\"" {  } { { "../rtl/top.v" "fifoip_ad_ram" { Text "C:/intelFPGA_lite/workary/ram2_1/rtl/top.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617540560628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo fifoip_50_150:fifoip_ad_ram\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"fifoip_50_150:fifoip_ad_ram\|dcfifo:dcfifo_component\"" {  } { { "../rtl/fifoip_50_150.v" "dcfifo_component" { Text "C:/intelFPGA_lite/workary/ram2_1/rtl/fifoip_50_150.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617540560908 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifoip_50_150:fifoip_ad_ram\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"fifoip_50_150:fifoip_ad_ram\|dcfifo:dcfifo_component\"" {  } { { "../rtl/fifoip_50_150.v" "" { Text "C:/intelFPGA_lite/workary/ram2_1/rtl/fifoip_50_150.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617540560908 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifoip_50_150:fifoip_ad_ram\|dcfifo:dcfifo_component " "Instantiated megafunction \"fifoip_50_150:fifoip_ad_ram\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617540560908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8 " "Parameter \"lpm_numwords\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617540560908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617540560908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617540560908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617540560908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 3 " "Parameter \"lpm_widthu\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617540560908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617540560908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617540560908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617540560908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617540560908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617540560908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617540560908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617540560908 ""}  } { { "../rtl/fifoip_50_150.v" "" { Text "C:/intelFPGA_lite/workary/ram2_1/rtl/fifoip_50_150.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1617540560908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_e1k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_e1k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_e1k1 " "Found entity 1: dcfifo_e1k1" {  } { { "db/dcfifo_e1k1.tdf" "" { Text "C:/intelFPGA_lite/workary/ram2_1/pre/db/dcfifo_e1k1.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617540560952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617540560952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_e1k1 fifoip_50_150:fifoip_ad_ram\|dcfifo:dcfifo_component\|dcfifo_e1k1:auto_generated " "Elaborating entity \"dcfifo_e1k1\" for hierarchy \"fifoip_50_150:fifoip_ad_ram\|dcfifo:dcfifo_component\|dcfifo_e1k1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617540560953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_o57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_o57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_o57 " "Found entity 1: a_graycounter_o57" {  } { { "db/a_graycounter_o57.tdf" "" { Text "C:/intelFPGA_lite/workary/ram2_1/pre/db/a_graycounter_o57.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617540561003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617540561003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_o57 fifoip_50_150:fifoip_ad_ram\|dcfifo:dcfifo_component\|dcfifo_e1k1:auto_generated\|a_graycounter_o57:rdptr_g1p " "Elaborating entity \"a_graycounter_o57\" for hierarchy \"fifoip_50_150:fifoip_ad_ram\|dcfifo:dcfifo_component\|dcfifo_e1k1:auto_generated\|a_graycounter_o57:rdptr_g1p\"" {  } { { "db/dcfifo_e1k1.tdf" "rdptr_g1p" { Text "C:/intelFPGA_lite/workary/ram2_1/pre/db/dcfifo_e1k1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617540561003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_kjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_kjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_kjc " "Found entity 1: a_graycounter_kjc" {  } { { "db/a_graycounter_kjc.tdf" "" { Text "C:/intelFPGA_lite/workary/ram2_1/pre/db/a_graycounter_kjc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617540561048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617540561048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_kjc fifoip_50_150:fifoip_ad_ram\|dcfifo:dcfifo_component\|dcfifo_e1k1:auto_generated\|a_graycounter_kjc:wrptr_g1p " "Elaborating entity \"a_graycounter_kjc\" for hierarchy \"fifoip_50_150:fifoip_ad_ram\|dcfifo:dcfifo_component\|dcfifo_e1k1:auto_generated\|a_graycounter_kjc:wrptr_g1p\"" {  } { { "db/dcfifo_e1k1.tdf" "wrptr_g1p" { Text "C:/intelFPGA_lite/workary/ram2_1/pre/db/dcfifo_e1k1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617540561048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cv61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cv61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cv61 " "Found entity 1: altsyncram_cv61" {  } { { "db/altsyncram_cv61.tdf" "" { Text "C:/intelFPGA_lite/workary/ram2_1/pre/db/altsyncram_cv61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617540561097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617540561097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cv61 fifoip_50_150:fifoip_ad_ram\|dcfifo:dcfifo_component\|dcfifo_e1k1:auto_generated\|altsyncram_cv61:fifo_ram " "Elaborating entity \"altsyncram_cv61\" for hierarchy \"fifoip_50_150:fifoip_ad_ram\|dcfifo:dcfifo_component\|dcfifo_e1k1:auto_generated\|altsyncram_cv61:fifo_ram\"" {  } { { "db/dcfifo_e1k1.tdf" "fifo_ram" { Text "C:/intelFPGA_lite/workary/ram2_1/pre/db/dcfifo_e1k1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617540561098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_rnl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_rnl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_rnl " "Found entity 1: alt_synch_pipe_rnl" {  } { { "db/alt_synch_pipe_rnl.tdf" "" { Text "C:/intelFPGA_lite/workary/ram2_1/pre/db/alt_synch_pipe_rnl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617540561112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617540561112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_rnl fifoip_50_150:fifoip_ad_ram\|dcfifo:dcfifo_component\|dcfifo_e1k1:auto_generated\|alt_synch_pipe_rnl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_rnl\" for hierarchy \"fifoip_50_150:fifoip_ad_ram\|dcfifo:dcfifo_component\|dcfifo_e1k1:auto_generated\|alt_synch_pipe_rnl:rs_dgwp\"" {  } { { "db/dcfifo_e1k1.tdf" "rs_dgwp" { Text "C:/intelFPGA_lite/workary/ram2_1/pre/db/dcfifo_e1k1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617540561112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_cd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_cd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_cd9 " "Found entity 1: dffpipe_cd9" {  } { { "db/dffpipe_cd9.tdf" "" { Text "C:/intelFPGA_lite/workary/ram2_1/pre/db/dffpipe_cd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617540561126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617540561126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_cd9 fifoip_50_150:fifoip_ad_ram\|dcfifo:dcfifo_component\|dcfifo_e1k1:auto_generated\|alt_synch_pipe_rnl:rs_dgwp\|dffpipe_cd9:dffpipe10 " "Elaborating entity \"dffpipe_cd9\" for hierarchy \"fifoip_50_150:fifoip_ad_ram\|dcfifo:dcfifo_component\|dcfifo_e1k1:auto_generated\|alt_synch_pipe_rnl:rs_dgwp\|dffpipe_cd9:dffpipe10\"" {  } { { "db/alt_synch_pipe_rnl.tdf" "dffpipe10" { Text "C:/intelFPGA_lite/workary/ram2_1/pre/db/alt_synch_pipe_rnl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617540561126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3dc " "Found entity 1: dffpipe_3dc" {  } { { "db/dffpipe_3dc.tdf" "" { Text "C:/intelFPGA_lite/workary/ram2_1/pre/db/dffpipe_3dc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617540561139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617540561139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3dc fifoip_50_150:fifoip_ad_ram\|dcfifo:dcfifo_component\|dcfifo_e1k1:auto_generated\|dffpipe_3dc:wraclr " "Elaborating entity \"dffpipe_3dc\" for hierarchy \"fifoip_50_150:fifoip_ad_ram\|dcfifo:dcfifo_component\|dcfifo_e1k1:auto_generated\|dffpipe_3dc:wraclr\"" {  } { { "db/dcfifo_e1k1.tdf" "wraclr" { Text "C:/intelFPGA_lite/workary/ram2_1/pre/db/dcfifo_e1k1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617540561139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_snl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_snl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_snl " "Found entity 1: alt_synch_pipe_snl" {  } { { "db/alt_synch_pipe_snl.tdf" "" { Text "C:/intelFPGA_lite/workary/ram2_1/pre/db/alt_synch_pipe_snl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617540561152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617540561152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_snl fifoip_50_150:fifoip_ad_ram\|dcfifo:dcfifo_component\|dcfifo_e1k1:auto_generated\|alt_synch_pipe_snl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_snl\" for hierarchy \"fifoip_50_150:fifoip_ad_ram\|dcfifo:dcfifo_component\|dcfifo_e1k1:auto_generated\|alt_synch_pipe_snl:ws_dgrp\"" {  } { { "db/dcfifo_e1k1.tdf" "ws_dgrp" { Text "C:/intelFPGA_lite/workary/ram2_1/pre/db/dcfifo_e1k1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617540561153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_dd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_dd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_dd9 " "Found entity 1: dffpipe_dd9" {  } { { "db/dffpipe_dd9.tdf" "" { Text "C:/intelFPGA_lite/workary/ram2_1/pre/db/dffpipe_dd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617540561164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617540561164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_dd9 fifoip_50_150:fifoip_ad_ram\|dcfifo:dcfifo_component\|dcfifo_e1k1:auto_generated\|alt_synch_pipe_snl:ws_dgrp\|dffpipe_dd9:dffpipe15 " "Elaborating entity \"dffpipe_dd9\" for hierarchy \"fifoip_50_150:fifoip_ad_ram\|dcfifo:dcfifo_component\|dcfifo_e1k1:auto_generated\|alt_synch_pipe_snl:ws_dgrp\|dffpipe_dd9:dffpipe15\"" {  } { { "db/alt_synch_pipe_snl.tdf" "dffpipe15" { Text "C:/intelFPGA_lite/workary/ram2_1/pre/db/alt_synch_pipe_snl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617540561164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a66 " "Found entity 1: cmpr_a66" {  } { { "db/cmpr_a66.tdf" "" { Text "C:/intelFPGA_lite/workary/ram2_1/pre/db/cmpr_a66.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617540561208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617540561208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_a66 fifoip_50_150:fifoip_ad_ram\|dcfifo:dcfifo_component\|dcfifo_e1k1:auto_generated\|cmpr_a66:rdempty_eq_comp " "Elaborating entity \"cmpr_a66\" for hierarchy \"fifoip_50_150:fifoip_ad_ram\|dcfifo:dcfifo_component\|dcfifo_e1k1:auto_generated\|cmpr_a66:rdempty_eq_comp\"" {  } { { "db/dcfifo_e1k1.tdf" "rdempty_eq_comp" { Text "C:/intelFPGA_lite/workary/ram2_1/pre/db/dcfifo_e1k1.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617540561208 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/a_graycounter_o57.tdf" "" { Text "C:/intelFPGA_lite/workary/ram2_1/pre/db/a_graycounter_o57.tdf" 33 2 0 } } { "db/a_graycounter_kjc.tdf" "" { Text "C:/intelFPGA_lite/workary/ram2_1/pre/db/a_graycounter_kjc.tdf" 33 2 0 } } { "../gen/sirv_gnrl_dffs.v" "" { Text "C:/intelFPGA_lite/workary/ram2_1/gen/sirv_gnrl_dffs.v" 122 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1617540561760 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1617540561761 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dataflag GND " "Pin \"dataflag\" is stuck at GND" {  } { { "../rtl/top.v" "" { Text "C:/intelFPGA_lite/workary/ram2_1/rtl/top.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617540561807 "|top|dataflag"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1617540561807 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1617540561877 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1617540562269 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/workary/ram2_1/pre/output_files/shang.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/workary/ram2_1/pre/output_files/shang.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617540562324 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1617540562446 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617540562446 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "first_data " "No output dependent on input pin \"first_data\"" {  } { { "../rtl/top.v" "" { Text "C:/intelFPGA_lite/workary/ram2_1/rtl/top.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1617540562508 "|top|first_data"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "start " "No output dependent on input pin \"start\"" {  } { { "../rtl/top.v" "" { Text "C:/intelFPGA_lite/workary/ram2_1/rtl/top.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1617540562508 "|top|start"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1617540562508 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "216 " "Implemented 216 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1617540562508 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1617540562508 ""} { "Info" "ICUT_CUT_TM_LCELLS" "151 " "Implemented 151 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1617540562508 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1617540562508 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1617540562508 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1617540562508 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4786 " "Peak virtual memory: 4786 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1617540562536 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 04 20:49:22 2021 " "Processing ended: Sun Apr 04 20:49:22 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1617540562536 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1617540562536 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1617540562536 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1617540562536 ""}
