BGA: ball grid array
CAS: column address strobe -- see [DRAM](DRAM.md)
CBR: CAS-before-RAS -- convention to trigger burst DRAM refresh
CLB: configurable logic block; part of an [FPGA](FPGA.md)
DIP: dual inline package (?)
DRAM: dynamic RAM
EEPROM: electrically erasable PROM
EPROM: erasable PROM
FF:  [flip flop](flip-flop.md)
FPGA: field programable gate array
FSM: finite state machine
GAL: generic array logic; a PLD, more advanced than the PAL, having OLMC
IOB: input output buffer; part of an [FPGA](FPGA.md)
[JTAG](JTAG.md): joint test action group
LMR: load mode register
LSB: least significant bit
LUT: look-up table
MOSFET: metal–oxide–semiconductor field-effect transistor
MSB: most significant bit
OLMC: output logic macro cell -- mux allows: choice of combinational or registered output; choice of active high or low; choice of internal feedback
OTP: one time programable (PROM)
PAL: ???; a PLD
PCB: printed circuit board
PGA: pin grid array
PLCC: plastic leaded chip carrier
PLD: programmable logic device -- examples are PAL, GAL, FPGA
PROM: programable ROM
PSM: programmable switch matrix; part of an [FPGA](FPGA.md)
RAM: random access memory
RAS: row address strobe -- see [DRAM](DRAM.md)
RCO: ripple carry out
ROM: read only memory
SDRAM: synchronized dynamic RAM
SMD: surface mount device
SMT: surface mount technology
SOIC: small outline integrated circuit
SOP: small outline package
SRAM: static RAM
TAP: test access port
TCK: test clock (see [JTAG](JTAG.md))
TDI: test data in (see [JTAG](JTAG.md))
TDO: test data out (see [JTAG](JTAG.md))
TMS: test mode select (see [JTAG](JTAG.md))
VDD: alternate name for VCC
VSS: alternate name for 'ground'
ZIF: zero insertion force (socket for DIP)
