#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Mon Jul 15 18:53:06 2024
# Process ID: 8264
# Current directory: C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17424 C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.xpr
# Log file: C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/vivado.log
# Journal file: C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc\vivado.jou
# Running On        :Gabi
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :AMD Ryzen 5 7520U with Radeon Graphics         
# CPU Frequency     :2795 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :16363 MB
# Swap memory       :3221 MB
# Total Virtual     :19584 MB
# Available Virtual :8975 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.xpr}
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.2/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.2/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.gen/sources_1'.
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.ip_user_files'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 1502.375 ; gain = 417.254
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim/instr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/AddALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ExtSign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExtSign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MUX2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MainControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/RegistersBank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegistersBank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'A' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:29]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'ALUOP' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:33]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:35]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:38]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'sel' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:39]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.AddALU
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.MainControl
Compiling module xil_defaultlib.ExtSign
Compiling module xil_defaultlib.MUX2_1(N=5)
Compiling module xil_defaultlib.RegistersBank
Compiling module xil_defaultlib.MUX2_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1577.516 ; gain = 36.336
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim/instr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/AddALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ExtSign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExtSign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MUX2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MainControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/RegistersBank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegistersBank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'A' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:29]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'ALUOP' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:33]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:35]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:38]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'sel' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:39]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.AddALU
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.MainControl
Compiling module xil_defaultlib.ExtSign
Compiling module xil_defaultlib.MUX2_1(N=5)
Compiling module xil_defaultlib.RegistersBank
Compiling module xil_defaultlib.MUX2_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1578.734 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim/instr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'A' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:29]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'ALUOP' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:33]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:35]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:38]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'sel' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:39]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.AddALU
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.MainControl
Compiling module xil_defaultlib.ExtSign
Compiling module xil_defaultlib.MUX2_1(N=5)
Compiling module xil_defaultlib.RegistersBank
Compiling module xil_defaultlib.MUX2_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 510 ns : File "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" Line 53
xsim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2245.602 ; gain = 21.707
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2245.602 ; gain = 21.707
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim/instr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/AddALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ExtSign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExtSign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MUX2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MainControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/RegistersBank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegistersBank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'A' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:29]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'ALUOP' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:33]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:35]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:38]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'sel' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:39]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.AddALU
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.MainControl
Compiling module xil_defaultlib.ExtSign
Compiling module xil_defaultlib.MUX2_1(N=5)
Compiling module xil_defaultlib.RegistersBank
Compiling module xil_defaultlib.MUX2_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 510 ns : File "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" Line 53
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2245.602 ; gain = 0.000
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/tb/top_1/pc_1}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/tb/top_1/add_alu}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim/instr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/AddALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ExtSign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExtSign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MUX2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MainControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/RegistersBank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegistersBank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'A' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:29]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'ALUOP' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:33]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:35]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:38]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'sel' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:39]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.AddALU
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.MainControl
Compiling module xil_defaultlib.ExtSign
Compiling module xil_defaultlib.MUX2_1(N=5)
Compiling module xil_defaultlib.RegistersBank
Compiling module xil_defaultlib.MUX2_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 510 ns : File "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" Line 53
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2245.602 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim/instr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/AddALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ExtSign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExtSign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MUX2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MainControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/RegistersBank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegistersBank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'A' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:29]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'ALUOP' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:33]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:35]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:38]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'sel' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:39]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.AddALU
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.MainControl
Compiling module xil_defaultlib.ExtSign
Compiling module xil_defaultlib.MUX2_1(N=5)
Compiling module xil_defaultlib.RegistersBank
Compiling module xil_defaultlib.MUX2_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 510 ns : File "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" Line 53
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2245.602 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim/instr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/AddALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ExtSign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExtSign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MUX2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MainControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/RegistersBank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegistersBank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'A' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:31]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'ALUOP' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:35]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:38]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:40]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'sel' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:41]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.AddALU
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.MainControl
Compiling module xil_defaultlib.ExtSign
Compiling module xil_defaultlib.MUX2_1(N=5)
Compiling module xil_defaultlib.RegistersBank
Compiling module xil_defaultlib.MUX2_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 510 ns : File "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" Line 55
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2245.602 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim/instr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/AddALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ExtSign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExtSign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MUX2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MainControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/RegistersBank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegistersBank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'ALUOP' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:35]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:38]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:40]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'sel' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:41]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.AddALU
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.MainControl
Compiling module xil_defaultlib.ExtSign
Compiling module xil_defaultlib.MUX2_1(N=5)
Compiling module xil_defaultlib.RegistersBank
Compiling module xil_defaultlib.MUX2_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 510 ns : File "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" Line 55
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2245.602 ; gain = 0.000
current_wave_config {Untitled 8}
Untitled 8
log_wave {/tb/top_1/add_alu} 
current_wave_config {Untitled 8}
Untitled 8
log_wave -r {/tb/top_1/add_alu} 
current_wave_config {Untitled 8}
Untitled 8
add_wave {{/tb/top_1/add_alu}} 
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim/instr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/AddALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ExtSign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExtSign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MUX2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MainControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/RegistersBank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegistersBank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'ALUOP' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:35]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:38]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:40]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'sel' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:41]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.AddALU
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.MainControl
Compiling module xil_defaultlib.ExtSign
Compiling module xil_defaultlib.MUX2_1(N=5)
Compiling module xil_defaultlib.RegistersBank
Compiling module xil_defaultlib.MUX2_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 510 ns : File "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" Line 55
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2245.602 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim/instr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'ALUOP' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:35]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:38]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:40]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'sel' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:41]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:43]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 510 ns : File "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" Line 55
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2245.602 ; gain = 0.000
current_wave_config {Untitled 10}
Untitled 10
add_wave {{/tb/top_1/pc_1}} 
add_bp {C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/IM.v} 15
remove_bps -file {C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/IM.v} -line 15
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim/instr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/AddALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ExtSign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExtSign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MUX2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MainControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/RegistersBank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegistersBank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'ALUOP' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:35]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:38]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:40]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'sel' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:41]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.AddALU
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.MainControl
Compiling module xil_defaultlib.ExtSign
Compiling module xil_defaultlib.MUX2_1(N=5)
Compiling module xil_defaultlib.RegistersBank
Compiling module xil_defaultlib.MUX2_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 510 ns : File "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" Line 55
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2245.602 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim/instr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/AddALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ExtSign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExtSign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MUX2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MainControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/RegistersBank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegistersBank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'ALUOP' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:35]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:38]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:40]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'sel' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:41]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.AddALU
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.MainControl
Compiling module xil_defaultlib.ExtSign
Compiling module xil_defaultlib.MUX2_1(N=5)
Compiling module xil_defaultlib.RegistersBank
Compiling module xil_defaultlib.MUX2_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 510 ns : File "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" Line 55
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2245.602 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim/instr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/AddALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ExtSign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExtSign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MUX2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MainControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/RegistersBank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegistersBank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'ALUOP' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:35]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:38]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:40]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'sel' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:41]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.AddALU
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.MainControl
Compiling module xil_defaultlib.ExtSign
Compiling module xil_defaultlib.MUX2_1(N=5)
Compiling module xil_defaultlib.RegistersBank
Compiling module xil_defaultlib.MUX2_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 110 ns : File "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" Line 55
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2245.602 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MUX2_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim/instr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/AddALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ExtSign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExtSign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MUX2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MainControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/RegistersBank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegistersBank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'ALUOP' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:35]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:38]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:40]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'sel' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:41]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.AddALU
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.MainControl
Compiling module xil_defaultlib.ExtSign
Compiling module xil_defaultlib.MUX2_1(N=5)
Compiling module xil_defaultlib.RegistersBank
Compiling module xil_defaultlib.MUX2_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 110 ns : File "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" Line 55
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2245.602 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MUX2_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MUX2_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim/instr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'ALUOP' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:35]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:38]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:40]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'sel' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:41]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:43]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 110 ns : File "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" Line 55
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2245.602 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MUX2_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MUX2_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MUX2_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MUX2_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MUX2_1.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MUX2_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MUX2_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MUX2_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MUX2_1.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim/instr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'ALUOP' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:35]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:38]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:40]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'sel' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:41]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:43]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 110 ns : File "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" Line 55
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2245.602 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MUX2_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MUX2_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MUX2_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MUX2_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MUX2_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim/instr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/AddALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ExtSign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExtSign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MUX2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MainControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/RegistersBank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegistersBank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'ALUOP' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:35]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:38]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'sel' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.AddALU
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.MainControl
Compiling module xil_defaultlib.ExtSign
Compiling module xil_defaultlib.MUX2_1(N=5)
Compiling module xil_defaultlib.RegistersBank
Compiling module xil_defaultlib.MUX2_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 110 ns : File "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" Line 55
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2245.602 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim/instr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/AddALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ExtSign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExtSign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MUX2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MainControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/RegistersBank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegistersBank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.AddALU
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.MainControl
Compiling module xil_defaultlib.ExtSign
Compiling module xil_defaultlib.MUX2_1(N=5)
Compiling module xil_defaultlib.RegistersBank
Compiling module xil_defaultlib.MUX2_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 110 ns : File "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" Line 55
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2245.602 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim/instr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/AddALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ExtSign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExtSign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MUX2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MainControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/RegistersBank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegistersBank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.AddALU
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.MainControl
Compiling module xil_defaultlib.ExtSign
Compiling module xil_defaultlib.MUX2_1(N=5)
Compiling module xil_defaultlib.RegistersBank
Compiling module xil_defaultlib.MUX2_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 150 ns : File "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" Line 55
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2245.602 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\ALU.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim/instr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/AddALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ExtSign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExtSign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MUX2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MainControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/RegistersBank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegistersBank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.AddALU
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.MainControl
Compiling module xil_defaultlib.ExtSign
Compiling module xil_defaultlib.MUX2_1(N=5)
Compiling module xil_defaultlib.RegistersBank
Compiling module xil_defaultlib.MUX2_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 150 ns : File "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" Line 55
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2245.602 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\DM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\DM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\DM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\DM.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim/instr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/AddALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ExtSign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExtSign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MUX2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MainControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/RegistersBank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegistersBank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.AddALU
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.MainControl
Compiling module xil_defaultlib.ExtSign
Compiling module xil_defaultlib.MUX2_1(N=5)
Compiling module xil_defaultlib.RegistersBank
Compiling module xil_defaultlib.MUX2_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 150 ns : File "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" Line 55
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2245.602 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\DM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\DM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\DM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\DM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\ALU.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\DM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\DM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\DM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\DM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\DM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\DM.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim/instr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/AddALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ExtSign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExtSign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MUX2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MainControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/RegistersBank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegistersBank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.AddALU
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.MainControl
Compiling module xil_defaultlib.ExtSign
Compiling module xil_defaultlib.MUX2_1(N=5)
Compiling module xil_defaultlib.RegistersBank
Compiling module xil_defaultlib.MUX2_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 150 ns : File "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2245.602 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim/instr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/AddALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ExtSign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExtSign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MUX2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MainControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/RegistersBank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegistersBank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.AddALU
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.MainControl
Compiling module xil_defaultlib.ExtSign
Compiling module xil_defaultlib.MUX2_1(N=5)
Compiling module xil_defaultlib.RegistersBank
Compiling module xil_defaultlib.MUX2_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 30 ns : File "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2245.602 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim/instr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/AddALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ExtSign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExtSign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MUX2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MainControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/RegistersBank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegistersBank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.AddALU
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.MainControl
Compiling module xil_defaultlib.ExtSign
Compiling module xil_defaultlib.MUX2_1(N=5)
Compiling module xil_defaultlib.RegistersBank
Compiling module xil_defaultlib.MUX2_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 30 ns : File "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2245.602 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim/instr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/AddALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ExtSign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExtSign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MUX2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MainControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/RegistersBank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegistersBank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.AddALU
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.MainControl
Compiling module xil_defaultlib.ExtSign
Compiling module xil_defaultlib.MUX2_1(N=5)
Compiling module xil_defaultlib.RegistersBank
Compiling module xil_defaultlib.MUX2_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 30 ns : File "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2245.602 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim/instr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/AddALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ExtSign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExtSign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MUX2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MainControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/RegistersBank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegistersBank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.AddALU
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.MainControl
Compiling module xil_defaultlib.ExtSign
Compiling module xil_defaultlib.MUX2_1(N=5)
Compiling module xil_defaultlib.RegistersBank
Compiling module xil_defaultlib.MUX2_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 40 ns : File "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2245.602 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MUX2_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MUX2_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MUX2_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MUX2_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MUX2_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MUX2_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MUX2_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MUX2_1.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MUX2_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MUX2_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MUX2_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MUX2_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MUX2_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MUX2_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MUX2_1.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MUX2_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MUX2_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MUX2_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MUX2_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MUX2_1.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MUX2_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim/instr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/AddALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ExtSign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExtSign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MUX2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MainControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/RegistersBank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegistersBank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.AddALU
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.MainControl
Compiling module xil_defaultlib.ExtSign
Compiling module xil_defaultlib.MUX2_1(N=5)
Compiling module xil_defaultlib.RegistersBank
Compiling module xil_defaultlib.MUX2_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 20 ns : File "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2245.602 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MUX2_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MUX2_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MUX2_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MUX2_1.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MUX2_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MUX2_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MUX2_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MUX2_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MUX2_1.v:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim/instr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/AddALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ExtSign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExtSign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MUX2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MainControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/RegistersBank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegistersBank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.AddALU
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.MainControl
Compiling module xil_defaultlib.ExtSign
Compiling module xil_defaultlib.MUX2_1(N=5)
Compiling module xil_defaultlib.RegistersBank
Compiling module xil_defaultlib.MUX2_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 30 ns : File "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2245.602 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MUX2_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MUX2_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MUX2_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MUX2_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MUX2_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MUX2_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MUX2_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MUX2_1.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MUX2_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MUX2_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MUX2_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MUX2_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MUX2_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MUX2_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MUX2_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MUX2_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MUX2_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MUX2_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim/instr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/AddALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ExtSign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExtSign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MUX2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MainControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/RegistersBank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegistersBank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.AddALU
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.MainControl
Compiling module xil_defaultlib.ExtSign
Compiling module xil_defaultlib.MUX2_1(N=5)
Compiling module xil_defaultlib.RegistersBank
Compiling module xil_defaultlib.MUX2_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 30 ns : File "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2245.602 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MUX2_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MUX2_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MUX2_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MUX2_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MUX2_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MUX2_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MUX2_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim/instr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/AddALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ExtSign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExtSign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MUX2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MainControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/RegistersBank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegistersBank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.AddALU
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.MainControl
Compiling module xil_defaultlib.ExtSign
Compiling module xil_defaultlib.MUX2_1(N=5)
Compiling module xil_defaultlib.RegistersBank
Compiling module xil_defaultlib.MUX2_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 30 ns : File "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2245.602 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MUX2_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MUX2_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MUX2_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MUX2_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MUX2_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MUX2_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MUX2_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim/instr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/AddALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ExtSign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExtSign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MUX2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MainControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/RegistersBank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegistersBank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.AddALU
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.MainControl
Compiling module xil_defaultlib.ExtSign
Compiling module xil_defaultlib.MUX2_1(N=5)
Compiling module xil_defaultlib.RegistersBank
Compiling module xil_defaultlib.MUX2_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 40 ns : File "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2245.602 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MUX2_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MUX2_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MUX2_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MUX2_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MUX2_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MUX2_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MUX2_1.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim/instr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/AddALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ExtSign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExtSign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MUX2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MainControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/RegistersBank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegistersBank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.AddALU
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.MainControl
Compiling module xil_defaultlib.ExtSign
Compiling module xil_defaultlib.MUX2_1(N=5)
Compiling module xil_defaultlib.RegistersBank
Compiling module xil_defaultlib.MUX2_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 60 ns : File "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2245.602 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MUX2_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MUX2_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MUX2_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MUX2_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MUX2_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MUX2_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MUX2_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MUX2_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim/instr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/AddALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ExtSign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExtSign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MUX2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MainControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/RegistersBank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegistersBank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.AddALU
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.MainControl
Compiling module xil_defaultlib.ExtSign
Compiling module xil_defaultlib.MUX2_1(N=5)
Compiling module xil_defaultlib.RegistersBank
Compiling module xil_defaultlib.MUX2_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 60 ns : File "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2245.602 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
close_sim
ERROR: [Common 17-180] Spawn failed: No error
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-39] 'close_sim' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim/instr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/AddALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ExtSign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExtSign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MUX2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MainControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/RegistersBank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegistersBank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.AddALU
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.MainControl
Compiling module xil_defaultlib.ExtSign
Compiling module xil_defaultlib.MUX2_1(N=5)
Compiling module xil_defaultlib.RegistersBank
Compiling module xil_defaultlib.MUX2_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 20 ns : File "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2245.602 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim/instr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/AddALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ExtSign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExtSign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MUX2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MainControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/RegistersBank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegistersBank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.AddALU
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.MainControl
Compiling module xil_defaultlib.ExtSign
Compiling module xil_defaultlib.MUX2_1(N=5)
Compiling module xil_defaultlib.RegistersBank
Compiling module xil_defaultlib.MUX2_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 20 ns : File "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2245.602 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim/instr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/AddALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ExtSign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExtSign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MUX2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MainControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/RegistersBank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegistersBank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.AddALU
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.MainControl
Compiling module xil_defaultlib.ExtSign
Compiling module xil_defaultlib.MUX2_1(N=5)
Compiling module xil_defaultlib.RegistersBank
Compiling module xil_defaultlib.MUX2_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 20 ns : File "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2245.602 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim/instr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/AddALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ExtSign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExtSign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MUX2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MainControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/RegistersBank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegistersBank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.AddALU
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.MainControl
Compiling module xil_defaultlib.ExtSign
Compiling module xil_defaultlib.MUX2_1(N=5)
Compiling module xil_defaultlib.RegistersBank
Compiling module xil_defaultlib.MUX2_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 20 ns : File "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2245.602 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim/instr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/AddALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ExtSign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExtSign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MUX2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MainControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/RegistersBank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegistersBank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.AddALU
Compiling module xil_defaultlib.MainControl
Compiling module xil_defaultlib.ExtSign
Compiling module xil_defaultlib.MUX2_1(N=5)
Compiling module xil_defaultlib.RegistersBank
Compiling module xil_defaultlib.MUX2_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 20 ns : File "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2245.602 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim/instr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/AddALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ExtSign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExtSign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MUX2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MainControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/RegistersBank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegistersBank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.AddALU
Compiling module xil_defaultlib.MainControl
Compiling module xil_defaultlib.ExtSign
Compiling module xil_defaultlib.MUX2_1(N=5)
Compiling module xil_defaultlib.RegistersBank
Compiling module xil_defaultlib.MUX2_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 20 ns : File "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2245.602 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim/instr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/AddALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ExtSign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExtSign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MUX2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MainControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/RegistersBank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegistersBank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.AddALU
Compiling module xil_defaultlib.MainControl
Compiling module xil_defaultlib.ExtSign
Compiling module xil_defaultlib.MUX2_1(N=5)
Compiling module xil_defaultlib.RegistersBank
Compiling module xil_defaultlib.MUX2_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 20 ns : File "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2245.602 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
close_sim
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-39] 'close_sim' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim/instr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/AddALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ExtSign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExtSign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MUX2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MainControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/RegistersBank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegistersBank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.AddALU
Compiling module xil_defaultlib.MainControl
Compiling module xil_defaultlib.ExtSign
Compiling module xil_defaultlib.MUX2_1(N=5)
Compiling module xil_defaultlib.RegistersBank
Compiling module xil_defaultlib.MUX2_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 40 ns : File "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2245.602 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim/instr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/AddALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ExtSign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExtSign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MUX2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MainControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/RegistersBank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegistersBank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.AddALU
Compiling module xil_defaultlib.MainControl
Compiling module xil_defaultlib.ExtSign
Compiling module xil_defaultlib.MUX2_1(N=5)
Compiling module xil_defaultlib.RegistersBank
Compiling module xil_defaultlib.MUX2_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 40 ns : File "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2245.602 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim/instr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/AddALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ExtSign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExtSign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MUX2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MainControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/RegistersBank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegistersBank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.AddALU
Compiling module xil_defaultlib.MainControl
Compiling module xil_defaultlib.ExtSign
Compiling module xil_defaultlib.MUX2_1(N=5)
Compiling module xil_defaultlib.RegistersBank
Compiling module xil_defaultlib.MUX2_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 50 ns : File "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2245.602 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim/instr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/AddALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ExtSign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExtSign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MUX2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MainControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/RegistersBank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegistersBank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.AddALU
Compiling module xil_defaultlib.MainControl
Compiling module xil_defaultlib.ExtSign
Compiling module xil_defaultlib.MUX2_1(N=5)
Compiling module xil_defaultlib.RegistersBank
Compiling module xil_defaultlib.MUX2_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 20 ns : File "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2245.602 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim/instr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/AddALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ExtSign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExtSign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MUX2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MainControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/RegistersBank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegistersBank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.AddALU
Compiling module xil_defaultlib.MainControl
Compiling module xil_defaultlib.ExtSign
Compiling module xil_defaultlib.MUX2_1(N=5)
Compiling module xil_defaultlib.RegistersBank
Compiling module xil_defaultlib.MUX2_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 40 ns : File "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2245.602 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim/instr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:37]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 40 ns : File "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2245.602 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim/instr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/AddALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ExtSign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExtSign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MUX2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MainControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/RegistersBank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegistersBank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.AddALU
Compiling module xil_defaultlib.MainControl
Compiling module xil_defaultlib.ExtSign
Compiling module xil_defaultlib.MUX2_1(N=5)
Compiling module xil_defaultlib.RegistersBank
Compiling module xil_defaultlib.MUX2_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 40 ns : File "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2245.602 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim/instr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/AddALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ExtSign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExtSign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MUX2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MainControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/RegistersBank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegistersBank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.AddALU
Compiling module xil_defaultlib.MainControl
Compiling module xil_defaultlib.ExtSign
Compiling module xil_defaultlib.MUX2_1(N=5)
Compiling module xil_defaultlib.RegistersBank
Compiling module xil_defaultlib.MUX2_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 40 ns : File "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2245.602 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim/instr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/AddALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ExtSign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExtSign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MUX2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MainControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/RegistersBank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegistersBank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.AddALU
Compiling module xil_defaultlib.MainControl
Compiling module xil_defaultlib.ExtSign
Compiling module xil_defaultlib.MUX2_1(N=5)
Compiling module xil_defaultlib.RegistersBank
Compiling module xil_defaultlib.MUX2_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 40 ns : File "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2245.602 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim/instr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/AddALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ExtSign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExtSign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MUX2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MainControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/RegistersBank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegistersBank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.AddALU
Compiling module xil_defaultlib.MainControl
Compiling module xil_defaultlib.ExtSign
Compiling module xil_defaultlib.MUX2_1(N=5)
Compiling module xil_defaultlib.RegistersBank
Compiling module xil_defaultlib.MUX2_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 40 ns : File "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2245.602 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim/instr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/AddALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ExtSign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExtSign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MUX2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MainControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/RegistersBank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegistersBank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.AddALU
Compiling module xil_defaultlib.MainControl
Compiling module xil_defaultlib.ExtSign
Compiling module xil_defaultlib.MUX2_1(N=5)
Compiling module xil_defaultlib.RegistersBank
Compiling module xil_defaultlib.MUX2_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 140 ns : File "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2245.602 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim/instr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/AddALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ExtSign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExtSign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MUX2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MainControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/RegistersBank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegistersBank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.AddALU
Compiling module xil_defaultlib.MainControl
Compiling module xil_defaultlib.ExtSign
Compiling module xil_defaultlib.MUX2_1(N=5)
Compiling module xil_defaultlib.RegistersBank
Compiling module xil_defaultlib.MUX2_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim/instr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:37]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 160 ns : File "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2245.602 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim/instr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/AddALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ExtSign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExtSign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MUX2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MainControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/RegistersBank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegistersBank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.AddALU
Compiling module xil_defaultlib.MainControl
Compiling module xil_defaultlib.ExtSign
Compiling module xil_defaultlib.MUX2_1(N=5)
Compiling module xil_defaultlib.RegistersBank
Compiling module xil_defaultlib.MUX2_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 160 ns : File "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2245.602 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim/instr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/AddALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ExtSign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExtSign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MUX2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MainControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/RegistersBank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegistersBank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.AddALU
Compiling module xil_defaultlib.MainControl
Compiling module xil_defaultlib.ExtSign
Compiling module xil_defaultlib.MUX2_1(N=5)
Compiling module xil_defaultlib.RegistersBank
Compiling module xil_defaultlib.MUX2_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 140 ns : File "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2245.602 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim/instr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/AddALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ExtSign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExtSign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MUX2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MainControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/RegistersBank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegistersBank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.AddALU
Compiling module xil_defaultlib.MainControl
Compiling module xil_defaultlib.ExtSign
Compiling module xil_defaultlib.MUX2_1(N=5)
Compiling module xil_defaultlib.RegistersBank
Compiling module xil_defaultlib.MUX2_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 160 ns : File "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2245.602 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim/instr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/AddALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ExtSign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExtSign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MUX2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MainControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/RegistersBank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegistersBank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.AddALU
Compiling module xil_defaultlib.MainControl
Compiling module xil_defaultlib.ExtSign
Compiling module xil_defaultlib.MUX2_1(N=5)
Compiling module xil_defaultlib.RegistersBank
Compiling module xil_defaultlib.MUX2_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 160 ns : File "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2245.602 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\ALU.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim/instr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/AddALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ExtSign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExtSign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MUX2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MainControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/RegistersBank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegistersBank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.AddALU
Compiling module xil_defaultlib.MainControl
Compiling module xil_defaultlib.ExtSign
Compiling module xil_defaultlib.MUX2_1(N=5)
Compiling module xil_defaultlib.RegistersBank
Compiling module xil_defaultlib.MUX2_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 180 ns : File "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2245.602 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\ALU.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim/instr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/AddALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ExtSign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExtSign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MUX2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MainControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/RegistersBank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegistersBank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.AddALU
Compiling module xil_defaultlib.MainControl
Compiling module xil_defaultlib.ExtSign
Compiling module xil_defaultlib.MUX2_1(N=5)
Compiling module xil_defaultlib.RegistersBank
Compiling module xil_defaultlib.MUX2_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 160 ns : File "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2245.602 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim/instr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/AddALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ExtSign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExtSign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MUX2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MainControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/RegistersBank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegistersBank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.AddALU
Compiling module xil_defaultlib.MainControl
Compiling module xil_defaultlib.ExtSign
Compiling module xil_defaultlib.MUX2_1(N=5)
Compiling module xil_defaultlib.RegistersBank
Compiling module xil_defaultlib.MUX2_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 160 ns : File "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2245.602 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim/instr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/AddALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ExtSign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExtSign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MUX2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MainControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/RegistersBank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegistersBank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.AddALU
Compiling module xil_defaultlib.MainControl
Compiling module xil_defaultlib.ExtSign
Compiling module xil_defaultlib.MUX2_1(N=5)
Compiling module xil_defaultlib.RegistersBank
Compiling module xil_defaultlib.MUX2_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 180 ns : File "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2245.602 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim/instr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:37]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 180 ns : File "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2245.602 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim/instr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:37]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 180 ns : File "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2245.602 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\ALU.v:]
INFO: [Common 17-14] Message 'filemgmt 56-199' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim/instr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:37]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 180 ns : File "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2245.602 ; gain = 0.000
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim/instr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:37]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 180 ns : File "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2245.602 ; gain = 0.000
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim/instr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:37]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: Illegal binary digit '2' found in data of file "instr.mem"
$finish called at time : 180 ns : File "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2245.602 ; gain = 0.000
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim/instr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:37]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: Illegal binary digit '2' found in data of file "instr.mem"
$finish called at time : 180 ns : File "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2245.602 ; gain = 0.000
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim/instr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:37]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: Illegal binary digit '2' found in data of file "instr.mem"
$finish called at time : 180 ns : File "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2245.602 ; gain = 0.000
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim/instr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:37]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 180 ns : File "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2245.602 ; gain = 0.000
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim/instr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:37]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 180 ns : File "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2245.602 ; gain = 0.000
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim/instr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:37]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 180 ns : File "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2245.602 ; gain = 0.000
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim/instr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:37]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 180 ns : File "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2245.602 ; gain = 0.000
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim/instr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/AddALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ExtSign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExtSign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MUX2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MainControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/RegistersBank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegistersBank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.AddALU
Compiling module xil_defaultlib.MainControl
Compiling module xil_defaultlib.ExtSign
Compiling module xil_defaultlib.MUX2_1(N=5)
Compiling module xil_defaultlib.RegistersBank
Compiling module xil_defaultlib.MUX2_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 280 ns : File "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2245.602 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim/instr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:37]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 280 ns : File "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2245.602 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\ALU.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\ALU.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim/instr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:37]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 280 ns : File "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2245.602 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\ALU.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim/instr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/AddALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ExtSign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExtSign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MUX2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MainControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/RegistersBank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegistersBank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.AddALU
Compiling module xil_defaultlib.MainControl
Compiling module xil_defaultlib.ExtSign
Compiling module xil_defaultlib.MUX2_1(N=5)
Compiling module xil_defaultlib.RegistersBank
Compiling module xil_defaultlib.MUX2_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 20 ns : File "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2245.602 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim/instr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/AddALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ExtSign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExtSign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MUX2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MainControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/RegistersBank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegistersBank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.AddALU
Compiling module xil_defaultlib.MainControl
Compiling module xil_defaultlib.ExtSign
Compiling module xil_defaultlib.MUX2_1(N=5)
Compiling module xil_defaultlib.RegistersBank
Compiling module xil_defaultlib.MUX2_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 20 ns : File "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2245.602 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\ALU.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim/instr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/AddALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ExtSign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExtSign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MUX2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MainControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/RegistersBank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegistersBank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.AddALU
Compiling module xil_defaultlib.MainControl
Compiling module xil_defaultlib.ExtSign
Compiling module xil_defaultlib.MUX2_1(N=5)
Compiling module xil_defaultlib.RegistersBank
Compiling module xil_defaultlib.MUX2_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 20 ns : File "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2245.602 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim/instr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/AddALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ExtSign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExtSign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MUX2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MainControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/RegistersBank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegistersBank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.AddALU
Compiling module xil_defaultlib.MainControl
Compiling module xil_defaultlib.ExtSign
Compiling module xil_defaultlib.MUX2_1(N=5)
Compiling module xil_defaultlib.RegistersBank
Compiling module xil_defaultlib.MUX2_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 20 ns : File "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2245.602 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
ERROR: [Common 17-180] Spawn failed: No error
add_wave {{/tb}} 
current_wave_config {Untitled 79}
Untitled 79
add_wave {{/tb}} 
current_wave_config {Untitled 79}
Untitled 79
add_wave {{/tb/top_1}} 
add_wave {{/tb/top_1}} 
save_wave_config {C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/tb_behav.wcfg}
add_files -fileset sim_1 -norecurse {{C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/tb_behav.wcfg}}
set_property xsim.view {{C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/tb_behav.wcfg}} [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim/instr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/AddALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ExtSign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExtSign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MUX2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MainControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/RegistersBank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegistersBank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'O' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.AddALU
Compiling module xil_defaultlib.MainControl
Compiling module xil_defaultlib.ExtSign
Compiling module xil_defaultlib.MUX2_1(N=5)
Compiling module xil_defaultlib.RegistersBank
Compiling module xil_defaultlib.MUX2_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {{C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/tb_behav.wcfg}
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 20 ns : File "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2245.602 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim/instr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/AddALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ExtSign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExtSign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MUX2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MainControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/RegistersBank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegistersBank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.AddALU
Compiling module xil_defaultlib.MainControl
Compiling module xil_defaultlib.ExtSign
Compiling module xil_defaultlib.MUX2_1(N=5)
Compiling module xil_defaultlib.RegistersBank
Compiling module xil_defaultlib.MUX2_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {{C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/tb_behav.wcfg}
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 20 ns : File "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3479.016 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim/instr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/AddALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ExtSign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExtSign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MUX2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MainControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/RegistersBank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegistersBank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.AddALU
Compiling module xil_defaultlib.MainControl
Compiling module xil_defaultlib.ExtSign
Compiling module xil_defaultlib.MUX2_1(N=5)
Compiling module xil_defaultlib.RegistersBank
Compiling module xil_defaultlib.MUX2_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {{C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/tb_behav.wcfg}
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 140 ns : File "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3479.016 ; gain = 0.000
current_wave_config {tb_behav.wcfg}
tb_behav.wcfg
add_wave {{/tb/top_1/registers_bank_1/registers}} 
current_wave_config {tb_behav.wcfg}
tb_behav.wcfg
add_wave {{/tb/top_1/registers_bank_1}} 
save_wave_config {C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/tb_behav.wcfg}
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
save_wave_config {C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/tb_behav.wcfg}
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim/instr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {{C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/tb_behav.wcfg}
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 140 ns : File "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 4140.555 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
close_sim
ERROR: [Common 17-180] Spawn failed: No error
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-39] 'close_sim' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim/instr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/AddALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ExtSign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExtSign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MUX2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MainControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/RegistersBank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegistersBank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.AddALU
Compiling module xil_defaultlib.MainControl
Compiling module xil_defaultlib.ExtSign
Compiling module xil_defaultlib.MUX2_1(N=5)
Compiling module xil_defaultlib.RegistersBank
Compiling module xil_defaultlib.MUX2_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {{C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/tb_behav.wcfg}
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 180 ns : File "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 4140.555 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim/instr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/AddALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ExtSign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExtSign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MUX2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MainControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/RegistersBank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegistersBank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.AddALU
Compiling module xil_defaultlib.MainControl
Compiling module xil_defaultlib.ExtSign
Compiling module xil_defaultlib.MUX2_1(N=5)
Compiling module xil_defaultlib.RegistersBank
Compiling module xil_defaultlib.MUX2_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {{C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/tb_behav.wcfg}
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 4140.555 ; gain = 0.000
save_wave_config {C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/tb_behav.wcfg}
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim/instr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/AddALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ExtSign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExtSign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MUX2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MainControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/RegistersBank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegistersBank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.AddALU
Compiling module xil_defaultlib.MainControl
Compiling module xil_defaultlib.ExtSign
Compiling module xil_defaultlib.MUX2_1(N=5)
Compiling module xil_defaultlib.RegistersBank
Compiling module xil_defaultlib.MUX2_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {{C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/tb_behav.wcfg}
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 4140.555 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim/instr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/AddALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ExtSign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExtSign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MUX2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MainControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/RegistersBank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegistersBank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.AddALU
Compiling module xil_defaultlib.MainControl
Compiling module xil_defaultlib.ExtSign
Compiling module xil_defaultlib.MUX2_1(N=5)
Compiling module xil_defaultlib.RegistersBank
Compiling module xil_defaultlib.MUX2_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {{C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/tb_behav.wcfg}
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 4140.555 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
INFO: [Common 17-14] Message 'filemgmt 56-199' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim/instr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {{C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/tb_behav.wcfg}
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 4140.555 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim/instr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {{C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/tb_behav.wcfg}
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 4140.555 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim/instr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/AddALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ExtSign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExtSign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MUX2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MainControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/RegistersBank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegistersBank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.AddALU
Compiling module xil_defaultlib.MainControl
Compiling module xil_defaultlib.ExtSign
Compiling module xil_defaultlib.MUX2_1(N=5)
Compiling module xil_defaultlib.RegistersBank
Compiling module xil_defaultlib.MUX2_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {{C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/tb_behav.wcfg}
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 4140.555 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim/instr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {{C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/tb_behav.wcfg}
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 4140.555 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim/instr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/AddALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ExtSign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExtSign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MUX2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MainControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/RegistersBank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegistersBank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.AddALU
Compiling module xil_defaultlib.MainControl
Compiling module xil_defaultlib.ExtSign
Compiling module xil_defaultlib.MUX2_1(N=5)
Compiling module xil_defaultlib.RegistersBank
Compiling module xil_defaultlib.MUX2_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {{C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/tb_behav.wcfg}
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 4140.555 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim/instr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/AddALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ExtSign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExtSign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MUX2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MainControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/RegistersBank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegistersBank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.AddALU
Compiling module xil_defaultlib.MainControl
Compiling module xil_defaultlib.ExtSign
Compiling module xil_defaultlib.MUX2_1(N=5)
Compiling module xil_defaultlib.RegistersBank
Compiling module xil_defaultlib.MUX2_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {{C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/tb_behav.wcfg}
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 4140.555 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim/instr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/AddALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ExtSign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExtSign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MUX2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MainControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/RegistersBank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegistersBank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.AddALU
Compiling module xil_defaultlib.MainControl
Compiling module xil_defaultlib.ExtSign
Compiling module xil_defaultlib.MUX2_1(N=5)
Compiling module xil_defaultlib.RegistersBank
Compiling module xil_defaultlib.MUX2_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {{C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/tb_behav.wcfg}
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 4140.555 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim/instr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/AddALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ExtSign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExtSign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MUX2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MainControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/RegistersBank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegistersBank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.AddALU
Compiling module xil_defaultlib.MainControl
Compiling module xil_defaultlib.ExtSign
Compiling module xil_defaultlib.MUX2_1(N=5)
Compiling module xil_defaultlib.RegistersBank
Compiling module xil_defaultlib.MUX2_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {{C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/tb_behav.wcfg}
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 4140.555 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim/instr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/AddALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ExtSign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExtSign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MUX2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MainControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/RegistersBank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegistersBank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.AddALU
Compiling module xil_defaultlib.MainControl
Compiling module xil_defaultlib.ExtSign
Compiling module xil_defaultlib.MUX2_1(N=5)
Compiling module xil_defaultlib.RegistersBank
Compiling module xil_defaultlib.MUX2_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {{C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/tb_behav.wcfg}
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 4140.555 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim/instr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/AddALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ExtSign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExtSign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MUX2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MainControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/RegistersBank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegistersBank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.AddALU
Compiling module xil_defaultlib.MainControl
Compiling module xil_defaultlib.ExtSign
Compiling module xil_defaultlib.MUX2_1(N=5)
Compiling module xil_defaultlib.RegistersBank
Compiling module xil_defaultlib.MUX2_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {{C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/tb_behav.wcfg}
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 4140.555 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\AddALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\IM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim/instr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/AddALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ExtSign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExtSign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MUX2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MainControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/RegistersBank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegistersBank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.AddALU
Compiling module xil_defaultlib.MainControl
Compiling module xil_defaultlib.ExtSign
Compiling module xil_defaultlib.MUX2_1(N=5)
Compiling module xil_defaultlib.RegistersBank
Compiling module xil_defaultlib.MUX2_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {{C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/tb_behav.wcfg}
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 4140.555 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim/instr.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/AddALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/ExtSign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExtSign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MUX2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/MainControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/RegistersBank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegistersBank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.AddALU
Compiling module xil_defaultlib.MainControl
Compiling module xil_defaultlib.ExtSign
Compiling module xil_defaultlib.MUX2_1(N=5)
Compiling module xil_defaultlib.RegistersBank
Compiling module xil_defaultlib.MUX2_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {{C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/tb_behav.wcfg}
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/calc.srcs/sources_1/new/top.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 4140.555 ; gain = 0.000
save_wave_config {C:/Users/Gabi/Desktop/AMD/proiecte verilog/proiect-AMD/calc/tb_behav.wcfg}
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\MainControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\RegistersBank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Gabi\Desktop\AMD\proiecte verilog\proiect-AMD\calc\calc.srcs\sources_1\new\top.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jul 15 23:25:57 2024...
