-makelib ies_lib/xil_defaultlib \
  "../../../bd/UART2PWM/ip/UART2PWM_LUT_0_0/UART2PWM_LUT_0_0_sim_netlist.vhdl" \
  "../../../bd/UART2PWM/ip/UART2PWM_clk_divider_0_0/UART2PWM_clk_divider_0_0_sim_netlist.vhdl" \
  "../../../bd/UART2PWM/ip/UART2PWM_rx_mod_0_0/UART2PWM_rx_mod_0_0_sim_netlist.vhdl" \
  "../../../bd/UART2PWM/ip/UART2PWM_xl_slice_0_0/UART2PWM_xl_slice_0_0_sim_netlist.vhdl" \
  "../../../bd/UART2PWM/ip/UART2PWM_comparator_0_0/UART2PWM_comparator_0_0_sim_netlist.vhdl" \
  "../../../bd/UART2PWM/ip/UART2PWM_counter_0_0/UART2PWM_counter_0_0_sim_netlist.vhdl" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/UART2PWM/sim/UART2PWM.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  glbl.v
-endlib

