<root versionMajor="1" versionMinor="5">
    <kernel name="cluster" language="c" vlnv="xilinx.com:hls:cluster:1.0" attributes="" hash="" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="false" compileOptions="" profileType="none" hwControlProtocol="ap_ctrl_chain" interrupt="true" swReset="false" mailbox="none" countedAutoRestart="0" deadlockDetection="local">
        <ports>
            <port name="M_AXI_GMEM" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="64"/>
            <port name="S_AXI_CONTROL" portType="addressable" mode="slave" base="0x0" range="0xE4" dataWidth="32"/>
        </ports>
        <args>
            <arg id="0" name="Ileft_w" addressQualifier="0" port="S_AXI_CONTROL" hostOffset="0x0" hostSize="0x4" offset="0x10" size="0x4" type="unsigned int"/>
            <arg id="1" name="Ileft_h" addressQualifier="0" port="S_AXI_CONTROL" hostOffset="0x0" hostSize="0x4" offset="0x18" size="0x4" type="unsigned int"/>
            <arg id="2" name="Ileft_data" addressQualifier="1" port="M_AXI_GMEM" hostOffset="0x0" hostSize="0x8" offset="0x20" size="0x8" type="void*"/>
            <arg id="3" name="Iright_w" addressQualifier="0" port="S_AXI_CONTROL" hostOffset="0x0" hostSize="0x4" offset="0x2C" size="0x4" type="unsigned int"/>
            <arg id="4" name="Iright_h" addressQualifier="0" port="S_AXI_CONTROL" hostOffset="0x0" hostSize="0x4" offset="0x34" size="0x4" type="unsigned int"/>
            <arg id="5" name="Iright_data" addressQualifier="1" port="M_AXI_GMEM" hostOffset="0x0" hostSize="0x8" offset="0x3C" size="0x8" type="void*"/>
            <arg id="6" name="Iright_moved_w" addressQualifier="0" port="S_AXI_CONTROL" hostOffset="0x0" hostSize="0x4" offset="0x48" size="0x4" type="unsigned int"/>
            <arg id="7" name="Iright_moved_h" addressQualifier="0" port="S_AXI_CONTROL" hostOffset="0x0" hostSize="0x4" offset="0x50" size="0x4" type="unsigned int"/>
            <arg id="8" name="Iright_moved_data" addressQualifier="1" port="M_AXI_GMEM" hostOffset="0x0" hostSize="0x8" offset="0x58" size="0x8" type="void*"/>
            <arg id="9" name="win_sz" addressQualifier="0" port="S_AXI_CONTROL" hostOffset="0x0" hostSize="0x4" offset="0x64" size="0x4" type="unsigned int"/>
            <arg id="10" name="disparity" addressQualifier="0" port="S_AXI_CONTROL" hostOffset="0x0" hostSize="0x4" offset="0x6C" size="0x4" type="unsigned int"/>
            <arg id="11" name="SAD_w" addressQualifier="0" port="S_AXI_CONTROL" hostOffset="0x0" hostSize="0x4" offset="0x74" size="0x4" type="unsigned int"/>
            <arg id="12" name="SAD_h" addressQualifier="0" port="S_AXI_CONTROL" hostOffset="0x0" hostSize="0x4" offset="0x7C" size="0x4" type="unsigned int"/>
            <arg id="13" name="SAD_data" addressQualifier="1" port="M_AXI_GMEM" hostOffset="0x0" hostSize="0x8" offset="0x84" size="0x8" type="void*"/>
            <arg id="14" name="integralImg_w" addressQualifier="0" port="S_AXI_CONTROL" hostOffset="0x0" hostSize="0x4" offset="0x90" size="0x4" type="unsigned int"/>
            <arg id="15" name="integralImg_h" addressQualifier="0" port="S_AXI_CONTROL" hostOffset="0x0" hostSize="0x4" offset="0x98" size="0x4" type="unsigned int"/>
            <arg id="16" name="integralImg_data" addressQualifier="1" port="M_AXI_GMEM" hostOffset="0x0" hostSize="0x8" offset="0xA0" size="0x8" type="void*"/>
            <arg id="17" name="retSAD_w" addressQualifier="0" port="S_AXI_CONTROL" hostOffset="0x0" hostSize="0x4" offset="0xAC" size="0x4" type="unsigned int"/>
            <arg id="18" name="retSAD_h" addressQualifier="0" port="S_AXI_CONTROL" hostOffset="0x0" hostSize="0x4" offset="0xB4" size="0x4" type="unsigned int"/>
            <arg id="19" name="retSAD_data" addressQualifier="1" port="M_AXI_GMEM" hostOffset="0x0" hostSize="0x8" offset="0xBC" size="0x8" type="void*"/>
            <arg id="20" name="range_w" addressQualifier="0" port="S_AXI_CONTROL" hostOffset="0x0" hostSize="0x4" offset="0xC8" size="0x4" type="unsigned int"/>
            <arg id="21" name="range_h" addressQualifier="0" port="S_AXI_CONTROL" hostOffset="0x0" hostSize="0x4" offset="0xD0" size="0x4" type="unsigned int"/>
            <arg id="22" name="range_data" addressQualifier="1" port="M_AXI_GMEM" hostOffset="0x0" hostSize="0x8" offset="0xD8" size="0x8" type="void*"/>
        </args>
        <compileWorkGroupSize x="1" y="1" z="1"/>
        <maxWorkGroupSize x="1" y="1" z="1"/>
    </kernel>
</root>

