// Seed: 1499314697
module module_0 (
    input tri id_0,
    input tri id_1,
    output tri0 id_2,
    output supply1 id_3,
    input wor id_4,
    output tri id_5,
    output supply1 id_6,
    input uwire id_7,
    input supply0 id_8
    , id_15,
    output uwire id_9,
    output tri id_10,
    input tri1 id_11
    , id_16,
    output uwire id_12,
    output tri1 id_13
);
  wire id_17;
  assign id_2 = id_15;
endmodule
module module_1 (
    input wand id_0,
    output supply1 id_1,
    output logic id_2
);
  module_0 modCall_1 (
      id_0,
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1
  );
  assign id_1 = 1;
  initial id_2 <= -1'b0;
endmodule
