("MC_6TWrite_Test:/\tMC_6TWrite_Test 16nm_Tests adexl" (("open" (nil hierarchy "/{16nm_Tests MC_6TWrite_Test adexl }:a"))) nil)("MC_6TWrite_Test:/\tMC_6TWrite_Test 16nm_Tests config" (("cfgopen" (nil hierarchy "/{16nm_Tests MC_6TWrite_Test config}:a"))) nil)("DCache:/\tDCache 16nm schematic" (("open" (nil hierarchy "/{16nm DCache schematic }:a"))) (((-7.9875 -9.05) (22.125 7.8375)) "a" "Schematics" 3))("6T_BANK:/\t6T_BANK 16nm symbol3" (("open" (nil hierarchy "/{16nm 6T_BANK symbol3 }:a"))) (((-3.5125 -5.4125) (7.1625 2.8875)) "a" "Symbol" 19))("inv_4x_PWR:/\tinv_4x_PWR 16nm schematic" (("open" (nil hierarchy "/{16nm inv_4x_PWR schematic }:a"))) (((-2.05625 -1.2125) (1.80625 1.7125)) "a" "Schematics" 0))("inv_16x_PWR:/\tinv_16x_PWR 16nm schematic" (("open" (nil hierarchy "/{16nm inv_16x_PWR schematic }:a"))) (((-2.05625 -1.2125) (1.80625 1.7125)) "a" "Schematics" 0))("inv_4x_PWR:/\tinv_4x_PWR 16nm symbol" (("open" (nil hierarchy "/{16nm inv_4x_PWR symbol }:a"))) (((-0.125 -0.76875) (1.9 0.76875)) "a" "Symbol" 2))("6T_DataPathSimple_Test:/\t6T_DataPathSimple_Test 16nm_Tests schematic" (("open" (nil hierarchy "/{16nm_Tests 6T_DataPathSimple_Test schematic }:a"))) (((-30.0 -23.3125) (14.425 10.3375)) "a" "Schematics" 0))("MC_6TWrite_Test:/\tMC_6TWrite_Test 16nm_Tests schematic" (("open" (nil hierarchy "/{16nm_Tests MC_6TWrite_Test schematic }:a"))) (((-6.6375 -0.5125) (4.73125 7.91875)) "a" "adexl-schematic" 8))("Dual_Supply_Test:/\tDual_Supply_Test 16nm_Tests schematic" (("open" (nil hierarchy "/{16nm_Tests Dual_Supply_Test schematic }:a"))) (((-7.925 -2.03125) (4.2875 4.43125)) "a" "analogArtist-Schematic" 18))