// Seed: 560930957
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  tri0 id_7;
  wire id_8;
  assign id_7 = 1;
  tri0 id_9;
  wire id_10;
  assign id_3 = id_9;
endmodule
module module_1 (
    output uwire id_0,
    output tri0  id_1,
    input  tri   id_2,
    input  wor   id_3,
    output wor   id_4
);
  reg id_6;
  always @(posedge 1'b0 or posedge id_6) id_6 = #1 1;
  wire  id_7;
  uwire id_8;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7
  );
  initial
    forever begin : LABEL_0
      id_8 = id_2;
    end
  nand primCall (id_4, id_7, id_3, id_6, id_8, id_2);
endmodule
