// SV Test Driver Generated by SV Builder 2.9.6.

`timescale 1 ns / 1 ns

  //Test added by Xiaoqiang
  // Instantiate the interface
//`include "uvm_macros.svh"
  
module test_bench;

   // ----------------------------------------------------------------
   // -- Signal Declarations
   // ----------------------------------------------------------------
 //  wire clk;
 //  wire rst;


   // ----------------------------------------------------------------
   // -- Clock
   // ----------------------------------------------------------------
 //  clock_bfm u_clock(
//			.clk(clk),
//			.rst(rst));

   // ----------------------------------------------------------------
   // -- Sync Inputs
   // ----------------------------------------------------------------
   // ----------------------------------------------------------------
   // -- DUT (Design Under Test)
   // ----------------------------------------------------------------
   
   

   /*
   pcounter_wrapper dut(
			.clk(clk),
			.rst(rst),
			.data_in(dut_if1.data_in),
			.data_out(dut_if1.data_out)
			);

*/

endmodule

