#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Jun  1 12:05:01 2023
# Process ID: 9356
# Current directory: C:/Users/narehman/Desktop/cse100/lab6/project_6
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent828 C:\Users\narehman\Desktop\cse100\lab6\project_6\project_6.xpr
# Log file: C:/Users/narehman/Desktop/cse100/lab6/project_6/vivado.log
# Journal file: C:/Users/narehman/Desktop/cse100/lab6/project_6\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/narehman/Desktop/cse100/lab6/project_6/project_6.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/narehman/Desktop/cse100/Lab_6/project_6/.Xil/Vivado-7672-BELSPC0027/PrjAr/_X_' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 866.844 ; gain = 249.461
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 2
[Thu Jun  1 12:05:34 2023] Launched synth_1...
Run output will be captured here: C:/Users/narehman/Desktop/cse100/lab6/project_6/project_6.runs/synth_1/runme.log
[Thu Jun  1 12:05:34 2023] Launched impl_1...
Run output will be captured here: C:/Users/narehman/Desktop/cse100/lab6/project_6/project_6.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Jun  1 12:07:41 2023] Launched impl_1...
Run output will be captured here: C:/Users/narehman/Desktop/cse100/lab6/project_6/project_6.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A2829DA
set_property PROGRAM.FILE {C:/Users/narehman/Desktop/cse100/lab6/project_6/project_6.runs/impl_1/topL6S23.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/narehman/Desktop/cse100/lab6/project_6/project_6.runs/impl_1/topL6S23.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -jobs 2
[Thu Jun  1 12:09:18 2023] Launched synth_1...
Run output will be captured here: C:/Users/narehman/Desktop/cse100/lab6/project_6/project_6.runs/synth_1/runme.log
[Thu Jun  1 12:09:18 2023] Launched impl_1...
Run output will be captured here: C:/Users/narehman/Desktop/cse100/lab6/project_6/project_6.runs/impl_1/runme.log
close_hw
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Jun  1 12:11:24 2023] Launched impl_1...
Run output will be captured here: C:/Users/narehman/Desktop/cse100/lab6/project_6/project_6.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A2829DA
set_property PROGRAM.FILE {C:/Users/narehman/Desktop/cse100/lab6/project_6/project_6.runs/impl_1/topL6S23.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/narehman/Desktop/cse100/lab6/project_6/project_6.runs/impl_1/topL6S23.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -jobs 2
[Thu Jun  1 12:20:22 2023] Launched synth_1...
Run output will be captured here: C:/Users/narehman/Desktop/cse100/lab6/project_6/project_6.runs/synth_1/runme.log
[Thu Jun  1 12:20:22 2023] Launched impl_1...
Run output will be captured here: C:/Users/narehman/Desktop/cse100/lab6/project_6/project_6.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Jun  1 12:22:28 2023] Launched impl_1...
Run output will be captured here: C:/Users/narehman/Desktop/cse100/lab6/project_6/project_6.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/narehman/Desktop/cse100/lab6/project_6/project_6.runs/impl_1/topL6S23.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 2
[Thu Jun  1 12:37:23 2023] Launched synth_1...
Run output will be captured here: C:/Users/narehman/Desktop/cse100/lab6/project_6/project_6.runs/synth_1/runme.log
[Thu Jun  1 12:37:24 2023] Launched impl_1...
Run output will be captured here: C:/Users/narehman/Desktop/cse100/lab6/project_6/project_6.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Jun  1 12:39:27 2023] Launched impl_1...
Run output will be captured here: C:/Users/narehman/Desktop/cse100/lab6/project_6/project_6.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A2829DA
set_property PROGRAM.FILE {C:/Users/narehman/Desktop/cse100/lab6/project_6/project_6.runs/impl_1/topL6S23.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/narehman/Desktop/cse100/lab6/project_6/project_6.runs/impl_1/topL6S23.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -jobs 2
[Thu Jun  1 12:42:51 2023] Launched synth_1...
Run output will be captured here: C:/Users/narehman/Desktop/cse100/lab6/project_6/project_6.runs/synth_1/runme.log
[Thu Jun  1 12:42:51 2023] Launched impl_1...
Run output will be captured here: C:/Users/narehman/Desktop/cse100/lab6/project_6/project_6.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Jun  1 12:44:57 2023] Launched impl_1...
Run output will be captured here: C:/Users/narehman/Desktop/cse100/lab6/project_6/project_6.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/narehman/Desktop/cse100/lab6/project_6/project_6.runs/impl_1/topL6S23.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -jobs 2
[Thu Jun  1 12:47:31 2023] Launched synth_1...
Run output will be captured here: C:/Users/narehman/Desktop/cse100/lab6/project_6/project_6.runs/synth_1/runme.log
[Thu Jun  1 12:47:31 2023] Launched impl_1...
Run output will be captured here: C:/Users/narehman/Desktop/cse100/lab6/project_6/project_6.runs/impl_1/runme.log
reset_run impl_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

archive_project C:/Users/narehman/Desktop/cse100/lab6/project_6_6120231248.xpr.zip -temp_dir C:/Users/narehman/Desktop/cse100/lab6/project_6/.Xil/Vivado-9356-BELSPC0011 -force -include_local_ip_cache
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/narehman/Desktop/cse100/lab6/project_6/.Xil/Vivado-9356-BELSPC0011' for archiving project
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'C:/Users/narehman/Desktop/cse100/lab6/project_6/.Xil/Vivado-9356-BELSPC0011/PrjAr/_X_'.
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
