VERILOG_SOURCES += $(SPINALROOT)/AhbLite3InterconnectTester.v
TOPLEVEL=AhbLite3InterconnectTester
MODULE=AhbLite3InterconnectTester

include ../common/Makefile.sim