#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x28ccc80 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x28cce10 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x28d6bc0 .functor NOT 1, L_0x2900d00, C4<0>, C4<0>, C4<0>;
L_0x2900a60 .functor XOR 1, L_0x2900900, L_0x29009c0, C4<0>, C4<0>;
L_0x2900bf0 .functor XOR 1, L_0x2900a60, L_0x2900b20, C4<0>, C4<0>;
v0x28fd370_0 .net *"_ivl_10", 0 0, L_0x2900b20;  1 drivers
v0x28fd470_0 .net *"_ivl_12", 0 0, L_0x2900bf0;  1 drivers
v0x28fd550_0 .net *"_ivl_2", 0 0, L_0x2900090;  1 drivers
v0x28fd610_0 .net *"_ivl_4", 0 0, L_0x2900900;  1 drivers
v0x28fd6f0_0 .net *"_ivl_6", 0 0, L_0x29009c0;  1 drivers
v0x28fd820_0 .net *"_ivl_8", 0 0, L_0x2900a60;  1 drivers
v0x28fd900_0 .var "clk", 0 0;
v0x28fd9a0_0 .net "f_dut", 0 0, L_0x29007a0;  1 drivers
v0x28fda40_0 .net "f_ref", 0 0, L_0x28feb20;  1 drivers
v0x28fdae0_0 .var/2u "stats1", 159 0;
v0x28fdb80_0 .var/2u "strobe", 0 0;
v0x28fdc20_0 .net "tb_match", 0 0, L_0x2900d00;  1 drivers
v0x28fdce0_0 .net "tb_mismatch", 0 0, L_0x28d6bc0;  1 drivers
v0x28fdda0_0 .net "wavedrom_enable", 0 0, v0x28fb070_0;  1 drivers
v0x28fde40_0 .net "wavedrom_title", 511 0, v0x28fb130_0;  1 drivers
v0x28fdf10_0 .net "x1", 0 0, v0x28fb1f0_0;  1 drivers
v0x28fdfb0_0 .net "x2", 0 0, v0x28fb290_0;  1 drivers
v0x28fe160_0 .net "x3", 0 0, v0x28fb380_0;  1 drivers
L_0x2900090 .concat [ 1 0 0 0], L_0x28feb20;
L_0x2900900 .concat [ 1 0 0 0], L_0x28feb20;
L_0x29009c0 .concat [ 1 0 0 0], L_0x29007a0;
L_0x2900b20 .concat [ 1 0 0 0], L_0x28feb20;
L_0x2900d00 .cmp/eeq 1, L_0x2900090, L_0x2900bf0;
S_0x28ccfa0 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0x28cce10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x28b8e70 .functor NOT 1, v0x28fb380_0, C4<0>, C4<0>, C4<0>;
L_0x28cd6c0 .functor AND 1, L_0x28b8e70, v0x28fb290_0, C4<1>, C4<1>;
L_0x28d6c30 .functor NOT 1, v0x28fb1f0_0, C4<0>, C4<0>, C4<0>;
L_0x28fe400 .functor AND 1, L_0x28cd6c0, L_0x28d6c30, C4<1>, C4<1>;
L_0x28fe4d0 .functor NOT 1, v0x28fb380_0, C4<0>, C4<0>, C4<0>;
L_0x28fe540 .functor AND 1, L_0x28fe4d0, v0x28fb290_0, C4<1>, C4<1>;
L_0x28fe5f0 .functor AND 1, L_0x28fe540, v0x28fb1f0_0, C4<1>, C4<1>;
L_0x28fe6b0 .functor OR 1, L_0x28fe400, L_0x28fe5f0, C4<0>, C4<0>;
L_0x28fe810 .functor NOT 1, v0x28fb290_0, C4<0>, C4<0>, C4<0>;
L_0x28fe880 .functor AND 1, v0x28fb380_0, L_0x28fe810, C4<1>, C4<1>;
L_0x28fe9a0 .functor AND 1, L_0x28fe880, v0x28fb1f0_0, C4<1>, C4<1>;
L_0x28fea10 .functor OR 1, L_0x28fe6b0, L_0x28fe9a0, C4<0>, C4<0>;
L_0x28feb90 .functor AND 1, v0x28fb380_0, v0x28fb290_0, C4<1>, C4<1>;
L_0x28fec00 .functor AND 1, L_0x28feb90, v0x28fb1f0_0, C4<1>, C4<1>;
L_0x28feb20 .functor OR 1, L_0x28fea10, L_0x28fec00, C4<0>, C4<0>;
v0x28d6e30_0 .net *"_ivl_0", 0 0, L_0x28b8e70;  1 drivers
v0x28d6ed0_0 .net *"_ivl_10", 0 0, L_0x28fe540;  1 drivers
v0x28b8ee0_0 .net *"_ivl_12", 0 0, L_0x28fe5f0;  1 drivers
v0x28f99d0_0 .net *"_ivl_14", 0 0, L_0x28fe6b0;  1 drivers
v0x28f9ab0_0 .net *"_ivl_16", 0 0, L_0x28fe810;  1 drivers
v0x28f9be0_0 .net *"_ivl_18", 0 0, L_0x28fe880;  1 drivers
v0x28f9cc0_0 .net *"_ivl_2", 0 0, L_0x28cd6c0;  1 drivers
v0x28f9da0_0 .net *"_ivl_20", 0 0, L_0x28fe9a0;  1 drivers
v0x28f9e80_0 .net *"_ivl_22", 0 0, L_0x28fea10;  1 drivers
v0x28f9ff0_0 .net *"_ivl_24", 0 0, L_0x28feb90;  1 drivers
v0x28fa0d0_0 .net *"_ivl_26", 0 0, L_0x28fec00;  1 drivers
v0x28fa1b0_0 .net *"_ivl_4", 0 0, L_0x28d6c30;  1 drivers
v0x28fa290_0 .net *"_ivl_6", 0 0, L_0x28fe400;  1 drivers
v0x28fa370_0 .net *"_ivl_8", 0 0, L_0x28fe4d0;  1 drivers
v0x28fa450_0 .net "f", 0 0, L_0x28feb20;  alias, 1 drivers
v0x28fa510_0 .net "x1", 0 0, v0x28fb1f0_0;  alias, 1 drivers
v0x28fa5d0_0 .net "x2", 0 0, v0x28fb290_0;  alias, 1 drivers
v0x28fa690_0 .net "x3", 0 0, v0x28fb380_0;  alias, 1 drivers
S_0x28fa7d0 .scope module, "stim1" "stimulus_gen" 3 89, 3 19 0, S_0x28cce10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x3";
    .port_info 2 /OUTPUT 1 "x2";
    .port_info 3 /OUTPUT 1 "x1";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x28fafb0_0 .net "clk", 0 0, v0x28fd900_0;  1 drivers
v0x28fb070_0 .var "wavedrom_enable", 0 0;
v0x28fb130_0 .var "wavedrom_title", 511 0;
v0x28fb1f0_0 .var "x1", 0 0;
v0x28fb290_0 .var "x2", 0 0;
v0x28fb380_0 .var "x3", 0 0;
E_0x28c7b60/0 .event negedge, v0x28fafb0_0;
E_0x28c7b60/1 .event posedge, v0x28fafb0_0;
E_0x28c7b60 .event/or E_0x28c7b60/0, E_0x28c7b60/1;
E_0x28c78f0 .event negedge, v0x28fafb0_0;
E_0x28b29f0 .event posedge, v0x28fafb0_0;
S_0x28faab0 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x28fa7d0;
 .timescale -12 -12;
v0x28facb0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x28fadb0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x28fa7d0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x28fb480 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x28cce10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x28fee30 .functor NOT 1, v0x28fb380_0, C4<0>, C4<0>, C4<0>;
L_0x28fefb0 .functor NOT 1, v0x28fb290_0, C4<0>, C4<0>, C4<0>;
L_0x28ff150 .functor AND 1, L_0x28fee30, L_0x28fefb0, C4<1>, C4<1>;
L_0x28ff260 .functor NOT 1, v0x28fb1f0_0, C4<0>, C4<0>, C4<0>;
L_0x28ff410 .functor AND 1, L_0x28ff150, L_0x28ff260, C4<1>, C4<1>;
L_0x28ff520 .functor NOT 1, v0x28fb380_0, C4<0>, C4<0>, C4<0>;
L_0x28ff5d0 .functor NOT 1, v0x28fb290_0, C4<0>, C4<0>, C4<0>;
L_0x28ff640 .functor AND 1, L_0x28ff520, L_0x28ff5d0, C4<1>, C4<1>;
L_0x28ff7a0 .functor AND 1, L_0x28ff640, v0x28fb1f0_0, C4<1>, C4<1>;
L_0x28ff860 .functor OR 1, L_0x28ff410, L_0x28ff7a0, C4<0>, C4<0>;
L_0x28ff9d0 .functor NOT 1, v0x28fb380_0, C4<0>, C4<0>, C4<0>;
L_0x28ffa40 .functor AND 1, L_0x28ff9d0, v0x28fb290_0, C4<1>, C4<1>;
L_0x28ffb20 .functor AND 1, L_0x28ffa40, v0x28fb1f0_0, C4<1>, C4<1>;
L_0x28ffbe0 .functor OR 1, L_0x28ff860, L_0x28ffb20, C4<0>, C4<0>;
L_0x28ffab0 .functor NOT 1, v0x28fb290_0, C4<0>, C4<0>, C4<0>;
L_0x28ffd70 .functor AND 1, v0x28fb380_0, L_0x28ffab0, C4<1>, C4<1>;
L_0x28ffec0 .functor AND 1, L_0x28ffd70, v0x28fb1f0_0, C4<1>, C4<1>;
L_0x28fff80 .functor OR 1, L_0x28ffbe0, L_0x28ffec0, C4<0>, C4<0>;
L_0x2900130 .functor AND 1, v0x28fb380_0, v0x28fb290_0, C4<1>, C4<1>;
L_0x29001a0 .functor NOT 1, v0x28fb1f0_0, C4<0>, C4<0>, C4<0>;
L_0x29002c0 .functor AND 1, L_0x2900130, L_0x29001a0, C4<1>, C4<1>;
L_0x29003d0 .functor OR 1, L_0x28fff80, L_0x29002c0, C4<0>, C4<0>;
L_0x29005a0 .functor AND 1, v0x28fb380_0, v0x28fb290_0, C4<1>, C4<1>;
L_0x2900610 .functor AND 1, L_0x29005a0, v0x28fb1f0_0, C4<1>, C4<1>;
L_0x29007a0 .functor OR 1, L_0x29003d0, L_0x2900610, C4<0>, C4<0>;
v0x28fb690_0 .net *"_ivl_0", 0 0, L_0x28fee30;  1 drivers
v0x28fb770_0 .net *"_ivl_10", 0 0, L_0x28ff520;  1 drivers
v0x28fb850_0 .net *"_ivl_12", 0 0, L_0x28ff5d0;  1 drivers
v0x28fb940_0 .net *"_ivl_14", 0 0, L_0x28ff640;  1 drivers
v0x28fba20_0 .net *"_ivl_16", 0 0, L_0x28ff7a0;  1 drivers
v0x28fbb50_0 .net *"_ivl_18", 0 0, L_0x28ff860;  1 drivers
v0x28fbc30_0 .net *"_ivl_2", 0 0, L_0x28fefb0;  1 drivers
v0x28fbd10_0 .net *"_ivl_20", 0 0, L_0x28ff9d0;  1 drivers
v0x28fbdf0_0 .net *"_ivl_22", 0 0, L_0x28ffa40;  1 drivers
v0x28fbf60_0 .net *"_ivl_24", 0 0, L_0x28ffb20;  1 drivers
v0x28fc040_0 .net *"_ivl_26", 0 0, L_0x28ffbe0;  1 drivers
v0x28fc120_0 .net *"_ivl_28", 0 0, L_0x28ffab0;  1 drivers
v0x28fc200_0 .net *"_ivl_30", 0 0, L_0x28ffd70;  1 drivers
v0x28fc2e0_0 .net *"_ivl_32", 0 0, L_0x28ffec0;  1 drivers
v0x28fc3c0_0 .net *"_ivl_34", 0 0, L_0x28fff80;  1 drivers
v0x28fc4a0_0 .net *"_ivl_36", 0 0, L_0x2900130;  1 drivers
v0x28fc580_0 .net *"_ivl_38", 0 0, L_0x29001a0;  1 drivers
v0x28fc770_0 .net *"_ivl_4", 0 0, L_0x28ff150;  1 drivers
v0x28fc850_0 .net *"_ivl_40", 0 0, L_0x29002c0;  1 drivers
v0x28fc930_0 .net *"_ivl_42", 0 0, L_0x29003d0;  1 drivers
v0x28fca10_0 .net *"_ivl_44", 0 0, L_0x29005a0;  1 drivers
v0x28fcaf0_0 .net *"_ivl_46", 0 0, L_0x2900610;  1 drivers
v0x28fcbd0_0 .net *"_ivl_6", 0 0, L_0x28ff260;  1 drivers
v0x28fccb0_0 .net *"_ivl_8", 0 0, L_0x28ff410;  1 drivers
v0x28fcd90_0 .net "f", 0 0, L_0x29007a0;  alias, 1 drivers
v0x28fce50_0 .net "x1", 0 0, v0x28fb1f0_0;  alias, 1 drivers
v0x28fcef0_0 .net "x2", 0 0, v0x28fb290_0;  alias, 1 drivers
v0x28fcfe0_0 .net "x3", 0 0, v0x28fb380_0;  alias, 1 drivers
S_0x28fd150 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_0x28cce10;
 .timescale -12 -12;
E_0x28c7db0 .event anyedge, v0x28fdb80_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x28fdb80_0;
    %nor/r;
    %assign/vec4 v0x28fdb80_0, 0;
    %wait E_0x28c7db0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x28fa7d0;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x28fb1f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28fb290_0, 0;
    %assign/vec4 v0x28fb380_0, 0;
    %wait E_0x28c78f0;
    %pushi/vec4 8, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x28b29f0;
    %load/vec4 v0x28fb380_0;
    %load/vec4 v0x28fb290_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x28fb1f0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x28fb1f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28fb290_0, 0;
    %assign/vec4 v0x28fb380_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x28c78f0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x28fadb0;
    %join;
    %pushi/vec4 40, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x28c7b60;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_func 3 46 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x28fb1f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28fb290_0, 0;
    %assign/vec4 v0x28fb380_0, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x28cce10;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28fd900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28fdb80_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x28cce10;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x28fd900_0;
    %inv;
    %store/vec4 v0x28fd900_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x28cce10;
T_6 ;
    %vpi_call/w 3 81 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 82 "$dumpvars", 32'sb00000000000000000000000000000001, v0x28fafb0_0, v0x28fdce0_0, v0x28fe160_0, v0x28fdfb0_0, v0x28fdf10_0, v0x28fda40_0, v0x28fd9a0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x28cce10;
T_7 ;
    %load/vec4 v0x28fdae0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x28fdae0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x28fdae0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_7.1 ;
    %load/vec4 v0x28fdae0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x28fdae0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 122 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x28fdae0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x28fdae0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 123 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x28cce10;
T_8 ;
    %wait E_0x28c7b60;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28fdae0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28fdae0_0, 4, 32;
    %load/vec4 v0x28fdc20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x28fdae0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28fdae0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28fdae0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28fdae0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x28fda40_0;
    %load/vec4 v0x28fda40_0;
    %load/vec4 v0x28fd9a0_0;
    %xor;
    %load/vec4 v0x28fda40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x28fdae0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28fdae0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x28fdae0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28fdae0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/truthtable1/truthtable1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth1/human/truthtable1/iter0/response0/top_module.sv";
