Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Aug 14 15:52:06 2019
| Host         : Steven-F running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_control_sets -verbose -file bare_wrapper_control_sets_placed.rpt
| Design       : bare_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   775 |
| Unused register locations in slices containing registers |  3098 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            4 |
|      2 |           24 |
|      3 |           15 |
|      4 |           48 |
|      5 |           48 |
|      6 |           17 |
|      7 |           19 |
|      8 |           35 |
|      9 |           64 |
|     10 |          154 |
|     11 |            6 |
|     12 |           14 |
|     13 |           19 |
|     14 |           13 |
|     15 |            5 |
|    16+ |          290 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1605 |          526 |
| No           | No                    | Yes                    |             222 |           78 |
| No           | Yes                   | No                     |            1392 |          563 |
| Yes          | No                    | No                     |            5793 |         1383 |
| Yes          | No                    | Yes                    |             280 |           64 |
| Yes          | Yes                   | No                     |            7170 |         2143 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|         Clock Signal         |                                                                                                                           Enable Signal                                                                                                                          |                                                                                                                                 Set/Reset Signal                                                                                                                                | Slice Load Count | Bel Load Count |
+------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/MLP_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                1 |              1 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_M_AXI_GP0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_1                                                                                                                        | bare_i/axi_ic_ps7_0_M_AXI_GP0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                                                       |                1 |              1 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                  | bare_i/axi_ic_ps7_0_S_AXI_ACP/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i[63]_i_1_n_0                                                                                                                                                |                1 |              1 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[5].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                |                                                                                                                                                                                                                                                                                 |                1 |              1 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/axi_ic_ps7_0_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                                                                 |                1 |              2 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                    |                                                                                                                                                                                                                                                                                 |                1 |              2 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/E[1]                                                                                                                  | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0[0]                                                                                                                                                     |                1 |              2 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                           |                                                                                                                                                                                                                                                                                 |                1 |              2 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/axi_ic_ps7_0_S_AXI_ACP/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                               |                1 |              2 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/axi_ic_ps7_0_S_AXI_ACP/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                                                                |                1 |              2 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/axi_ic_ps7_0_S_AXI_ACP/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                     |                1 |              2 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/axi_ic_ps7_0_S_AXI_ACP/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                                                                 |                1 |              2 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/axi_ic_ps7_0_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                     |                1 |              2 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/axi_ic_ps7_0_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                                                                 |                1 |              2 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/axi_ic_ps7_0_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                     |                1 |              2 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                     |                1 |              2 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/MLP_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                        |                                                                                                                                                                                                                                                                                 |                1 |              2 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                                                                 |                1 |              2 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/axi_ic_ps7_0_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                     |                1 |              2 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/axi_ic_ps7_0_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                                                                 |                1 |              2 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                               |                1 |              2 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/axi_ic_ps7_0_S_AXI_ACP/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/gen_master_slots[1].reg_slice_mi/reset                                                                                                                                 |                1 |              2 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                                                                |                1 |              2 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                     |                1 |              2 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                                                                 |                1 |              2 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_M_AXI_GP0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                1 |              2 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/push                                                                                            |                                                                                                                                                                                                                                                                                 |                1 |              2 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/push                                                                                            |                                                                                                                                                                                                                                                                                 |                1 |              2 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                  |                1 |              3 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                   |                1 |              3 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                |                1 |              3 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/axi_ic_ps7_0_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                   |                1 |              3 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                   |                1 |              3 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/axi_ic_ps7_0_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                   |                2 |              3 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                  |                1 |              3 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/axi_ic_ps7_0_S_AXI_ACP/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                   |                1 |              3 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                          |                1 |              3 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/axi_ic_ps7_0_S_AXI_ACP/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                  |                2 |              3 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/dm_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                          |                1 |              3 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/dm_4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                          |                1 |              3 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                          |                1 |              3 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/axi_ic_ps7_0_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                   |                1 |              3 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                          |                1 |              3 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                    | bare_i/axi_ic_ps7_0_S_AXI_ACP/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                            |                1 |              4 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/gen_master_slots[0].r_issuing_cnt_reg[3][0]                                                                                                             | bare_i/axi_ic_ps7_0_S_AXI_ACP/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                            |                2 |              4 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                                         | bare_i/dm_4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                       |                2 |              4 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                      | bare_i/axi_ic_ps7_0_S_AXI_ACP/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[5].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                           | bare_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                       |                1 |              4 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                            | bare_i/dm_4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_reg_full_i_1_n_0                                                                                                                                                                   |                1 |              4 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[5].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                          | bare_i/axi_ic_ps7_0_S_AXI_ACP/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[5].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/SR[0]                                                                                                                 |                2 |              4 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                1 |              4 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                1 |              4 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/SR[0]                                                                                                                  |                2 |              4 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                               |                                                                                                                                                                                                                                                                                 |                1 |              4 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                           | bare_i/dm_4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                       |                1 |              4 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                               |                                                                                                                                                                                                                                                                                 |                1 |              4 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/dm_0/U0/I_RST_MODULE/s_axi_lite_awaddr[6]                                                                                                                                                                                                                                |                1 |              4 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                                         | bare_i/dm_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                       |                2 |              4 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                                         | bare_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                       |                2 |              4 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                            | bare_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_reg_full_i_1_n_0                                                                                                                                                                   |                2 |              4 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                                         | bare_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                       |                2 |              4 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                          | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                       |                2 |              4 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                 | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                       |                2 |              4 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                          | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                               |                3 |              4 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                            | bare_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_reg_full_i_1_n_0                                                                                                                                                                   |                2 |              4 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/MLP_1/inst/grp_output_results_fu_339/output_results_Loop_U0/i_0_i_i_reg_540                                                                                                                                                                               | bare_i/MLP_1/inst/grp_output_results_fu_339/output_results_Loop_U0/i_0_i_i_reg_54                                                                                                                                                                                               |                1 |              4 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                            | bare_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_reg_full_i_1_n_0                                                                                                                                                                   |                2 |              4 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/MLP_1/inst/grp_read_from_ddr_fu_346/read_from_ddr_Loop_1_U0/grp_read_from_ddr_fu_346_buffer_r_we0                                                                                                                                                         | bare_i/MLP_1/inst/grp_read_from_ddr_fu_346/read_from_ddr_Loop_1_U0/i_reg_54                                                                                                                                                                                                     |                1 |              4 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                               |                                                                                                                                                                                                                                                                                 |                1 |              4 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                           | bare_i/dm_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                       |                1 |              4 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/axi_ic_ps7_0_S_AXI_ACP/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/SR[0]                                                                                                                 |                2 |              4 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/axi_ic_ps7_0_S_AXI_ACP/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/src_arst                                                                                           |                1 |              4 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                                 | bare_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                2 |              4 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/MLP_1/inst/grp_read_from_ddr_fu_346/read_from_ddr_Loop_1_U0/i_1_reg_870                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              4 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                            | bare_i/dm_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_reg_full_i_1_n_0                                                                                                                                                                   |                2 |              4 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                                              | bare_i/axi_ic_ps7_0_S_AXI_ACP/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[5].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                         | bare_i/axi_ic_ps7_0_S_AXI_ACP/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                            |                1 |              4 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                       | bare_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                          |                1 |              4 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                           | bare_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                       |                1 |              4 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/dm_2/U0/I_RST_MODULE/s_axi_lite_awaddr[6]                                                                                                                                                                                                                                |                1 |              4 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/dm_4/U0/I_RST_MODULE/s_axi_lite_awaddr[6]                                                                                                                                                                                                                                |                1 |              4 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/dm_1/U0/I_RST_MODULE/s_axi_lite_awaddr[6]                                                                                                                                                                                                                                |                1 |              4 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                           | bare_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                       |                1 |              4 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/MLP_1_if/inst/adapter_i/axi_lite_if_i/slv_reg_rden                                                                                                                                                                                                        | bare_i/MLP_1_if/inst/adapter_i/axi_lite_if_i/p_0_in                                                                                                                                                                                                                             |                2 |              4 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                               |                                                                                                                                                                                                                                                                                 |                1 |              4 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                                         | bare_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                       |                2 |              4 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/axi_ic_ps7_0_M_AXI_GP0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                           |                3 |              4 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/axi_ic_ps7_0_M_AXI_GP0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                               |                3 |              4 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                               |                                                                                                                                                                                                                                                                                 |                1 |              4 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/dm_3/U0/I_RST_MODULE/s_axi_lite_awaddr[6]                                                                                                                                                                                                                                |                1 |              4 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_M_AXI_GP0/m05_couplers/m05_regslice/inst/aw.aw_pipe/m_payload_i[9]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              5 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/MLP_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                   |                2 |              5 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/MLP_1/inst/l1_output_buf_U/a0_MLP_l1_output_buf_ram_U/ram_reg_0_15_0_0_i_1_n_3                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                2 |              5 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/MLP_1_if/inst/adapter_i/axi_lite_if_i/p_0_in                                                                                                                                                                                                                             |                3 |              5 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i[4]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                1 |              5 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                   |                3 |              5 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/MLP_1/inst/l1_output_buf_U/a0_MLP_l1_output_buf_ram_U/ram_reg_0_31_0_0_i_1_n_3                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                2 |              5 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_M_AXI_GP0/m06_couplers/m06_regslice/inst/aw.aw_pipe/m_payload_i[9]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                1 |              5 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/MLP_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                  |                1 |              5 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/MLP_1/inst/ap_CS_fsm_state14                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                2 |              5 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/MLP_1/inst/grp_output_results_fu_339/output_results_Loop_U0/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                2 |              5 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_M_AXI_GP0/m04_couplers/m04_regslice/inst/aw.aw_pipe/m_payload_i[9]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                1 |              5 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_M_AXI_GP0/m03_couplers/m03_regslice/inst/aw.aw_pipe/m_payload_i[9]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |              5 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_M_AXI_GP0/m02_couplers/m02_regslice/inst/aw.aw_pipe/m_payload_i[9]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                1 |              5 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/m00_regslice/inst/b.b_pipe/m_payload_i[4]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                2 |              5 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_M_AXI_GP0/m01_couplers/m01_regslice/inst/aw.aw_pipe/m_payload_i[9]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                1 |              5 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/MLP_1/inst/l1_output_buf_U/a0_MLP_l1_output_buf_ram_U/ram_reg_0_63_0_0_i_2__0_n_3                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                2 |              5 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                            | bare_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1                                                                                                                   |                1 |              5 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                            | bare_i/dm_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1                                                                                                                   |                1 |              5 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                            | bare_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1                                                                                                                   |                1 |              5 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/rst_ps7_0_fclk0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                       |                2 |              5 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                            | bare_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1                                                                                                                   |                2 |              5 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                    |                                                                                                                                                                                                                                                                                 |                1 |              5 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/axi_ic_ps7_0_M_AXI_GP0/s00_couplers/s00_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                  |                3 |              5 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                        |                                                                                                                                                                                                                                                                                 |                1 |              5 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/m00_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                  |                1 |              5 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/axi_ic_ps7_0_M_AXI_GP0/m02_couplers/m02_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                  |                3 |              5 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/m00_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                    |                3 |              5 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/axi_ic_ps7_0_M_AXI_GP0/m02_couplers/m02_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                    |                2 |              5 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                            | bare_i/dm_4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1                                                                                                                   |                2 |              5 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_M_AXI_GP0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/E[0]                                                                                                                                  | bare_i/axi_ic_ps7_0_M_AXI_GP0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/axi_ic_ps7_0_M_AXI_GP0/m03_couplers/m03_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                    |                2 |              5 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/axi_ic_ps7_0_M_AXI_GP0/m04_couplers/m04_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                  |                3 |              5 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/axi_ic_ps7_0_M_AXI_GP0/m04_couplers/m04_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                    |                4 |              5 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/axi_ic_ps7_0_M_AXI_GP0/m03_couplers/m03_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                  |                2 |              5 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/axi_ic_ps7_0_M_AXI_GP0/m05_couplers/m05_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                  |                2 |              5 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/axi_ic_ps7_0_M_AXI_GP0/m05_couplers/m05_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                    |                2 |              5 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/axi_ic_ps7_0_M_AXI_GP0/m06_couplers/m06_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                  |                2 |              5 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_read.si_transactor_ar/E[0]                                                                                                                                              | bare_i/axi_ic_ps7_0_S_AXI_ACP/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.grant_hot[4]_i_1_n_0                                                                                                                                                                 |                2 |              5 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/axi_ic_ps7_0_M_AXI_GP0/m06_couplers/m06_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                    |                3 |              5 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/axi_ic_ps7_0_S_AXI_ACP/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.s_ready_i[4]_i_1_n_0                                                                                                                                                                 |                2 |              5 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/axi_ic_ps7_0_M_AXI_GP0/s00_couplers/s00_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                    |                3 |              5 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/axi_ic_ps7_0_M_AXI_GP0/m01_couplers/m01_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                    |                2 |              5 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_M_AXI_GP0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg                                                                                                                          | bare_i/axi_ic_ps7_0_M_AXI_GP0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                                                         |                2 |              5 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/axi_ic_ps7_0_M_AXI_GP0/m01_couplers/m01_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                  |                4 |              5 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_M_AXI_GP0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                   | bare_i/axi_ic_ps7_0_M_AXI_GP0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/axi_ic_ps7_0_M_AXI_GP0/m00_couplers/m00_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                    |                4 |              5 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/axi_ic_ps7_0_M_AXI_GP0/m00_couplers/m00_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                  |                4 |              5 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/axi_ic_ps7_0_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/src_arst                                                                                                 |                3 |              6 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/E[1]                                                                                                                  | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_dre_tvalid_i_reg_1[0]                                                                                                            |                2 |              6 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                               | bare_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[15]_i_1_n_0                                                                                                                                         |                2 |              6 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/src_arst                                                                                                 |                2 |              6 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/empty_fwft_i_reg[0]                                                                                        | bare_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/axi_ic_ps7_0_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/src_arst                                                                                                 |                2 |              6 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/rst_ps7_0_fclk0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                         | bare_i/rst_ps7_0_fclk0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                 |                1 |              6 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/axis_dwc_dm_0_tx_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r_1                                                                                                                                                                                   |                2 |              6 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/axi_ic_ps7_0_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/src_arst                                                                                                 |                1 |              6 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/axis_dwc_dm_4_tx_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r_1                                                                                                                                                                                   |                2 |              6 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/axis_dwc_dm_3_tx_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r_1                                                                                                                                                                                   |                2 |              6 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/axi_ic_ps7_0_S_AXI_ACP/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/src_arst                                                                                                 |                1 |              6 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/m_axi_wready_0[0]                                                                                                                                 | bare_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/axis_dwc_dm_1_tx_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r_1                                                                                                                                                                                   |                2 |              6 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/axis_dwc_dm_2_tx_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r_1                                                                                                                                                                                   |                2 |              6 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/axis_dwc_dm_5_rx_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data                                                                                                                                                                                                  |                2 |              6 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_3/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/p_10_out                                                                                                                                                                              | bare_i/dm_3/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                        |                1 |              7 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_1/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/p_10_out                                                                                                                                                                              | bare_i/dm_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                        |                1 |              7 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/MLP_1/inst/grp_read_from_ddr_2_fu_331/read_from_ddr_2_Loop_U0/i_1_reg_870                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                5 |              7 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/MLP_1/inst/ap_CS_fsm_state12                                                                                                                                                                                                                              | bare_i/MLP_1/inst/ap_NS_fsm11_out                                                                                                                                                                                                                                               |                2 |              7 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_5/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/dmacr_i_reg[0]                                                                                                                             | bare_i/dm_5/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                        |                2 |              7 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/MLP_1/inst/ap_CS_fsm_state10                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                2 |              7 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/MLP_1/inst/grp_read_from_ddr_2_fu_331/read_from_ddr_2_Loop_U0/grp_read_from_ddr_2_fu_331_buffer_r_we0                                                                                                                                                     | bare_i/MLP_1/inst/grp_read_from_ddr_2_fu_331/read_from_ddr_2_Loop_U0/i_reg_54                                                                                                                                                                                                   |                1 |              7 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_4/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/p_10_out                                                                                                                                                                              | bare_i/dm_4/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                        |                2 |              7 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axis_dwc_dm_1_tx_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_is_null_r_0                                                                                                                                                                         | bare_i/axis_dwc_dm_1_tx_0/inst/areset_r                                                                                                                                                                                                                                         |                2 |              7 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_2/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/p_10_out                                                                                                                                                                              | bare_i/dm_2/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                        |                2 |              7 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axis_dwc_dm_5_rx_0/inst/gen_upsizer_conversion.axisc_upsizer_0/p_1_in[7]                                                                                                                                                                                  | bare_i/axis_dwc_dm_5_rx_0/inst/gen_upsizer_conversion.axisc_upsizer_0/p_0_in[7]                                                                                                                                                                                                 |                2 |              7 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                  | bare_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              7 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                         |                                                                                                                                                                                                                                                                                 |                2 |              7 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axis_dwc_dm_0_tx_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_is_null_r_0                                                                                                                                                                         | bare_i/axis_dwc_dm_0_tx_0/inst/areset_r                                                                                                                                                                                                                                         |                3 |              7 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axis_dwc_dm_4_tx_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_is_null_r_0                                                                                                                                                                         | bare_i/axis_dwc_dm_4_tx_0/inst/areset_r                                                                                                                                                                                                                                         |                2 |              7 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axis_dwc_dm_3_tx_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_is_null_r_0                                                                                                                                                                         | bare_i/axis_dwc_dm_3_tx_0/inst/areset_r                                                                                                                                                                                                                                         |                2 |              7 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                             |                                                                                                                                                                                                                                                                                 |                3 |              7 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axis_dwc_dm_2_tx_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_is_null_r_0                                                                                                                                                                         | bare_i/axis_dwc_dm_2_tx_0/inst/areset_r                                                                                                                                                                                                                                         |                2 |              7 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/p_10_out                                                                                                                                                                              | bare_i/dm_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                        |                1 |              7 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/E[0]                                                                                                                  | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                                                                          |                2 |              8 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_5/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[0]                                                                                                                                                                                     | bare_i/dm_5/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/SS[0]                                                                                                                                                                                                         |                2 |              8 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axis_dwc_dm_5_rx_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[3].acc_data[31]_i_1_n_0                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                4 |              8 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axis_dwc_dm_5_rx_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[2].acc_data[23]_i_1_n_0                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axis_dwc_dm_5_rx_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[1].acc_data[15]_i_1_n_0                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                     | bare_i/dm_4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                       |                4 |              8 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axis_dwc_dm_5_rx_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[4].acc_data[39]_i_1_n_0                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                1 |              8 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/MLP_1/inst/grp_read_from_ddr_2_fu_331/read_from_ddr_2_Loop_U0/ap_CS_fsm_reg[1]_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axis_dwc_dm_5_rx_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[5].acc_data[47]_i_1_n_0                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                1 |              8 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axis_dwc_dm_5_rx_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[6].acc_data[55]_i_1_n_0                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                3 |              8 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axis_dwc_dm_5_rx_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data[63]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                            |                                                                                                                                                                                                                                                                                 |                1 |              8 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                    | bare_i/axi_ic_ps7_0_S_AXI_ACP/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                            |                3 |              8 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_1[0]                                                                                            | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                                                       |                2 |              8 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                     | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                       |                3 |              8 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/MLP_1/inst/grp_read_from_ddr_2_fu_331/read_from_ddr_2_Loop_U0/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |                4 |              8 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_4/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[0]                                                                                                                                                                                     | bare_i/dm_4/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[0]_0[0]                                                                                                                                                                        |                2 |              8 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/MLP_1/inst/grp_read_from_ddr_2_fu_331/read_from_ddr_2_Loop_U0/ap_CS_fsm_reg[1]_1                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                     | bare_i/dm_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                       |                3 |              8 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_M_AXI_GP0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                         | bare_i/axi_ic_ps7_0_M_AXI_GP0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                    |                3 |              8 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/MLP_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/E[0]                                                                                                                                                                               | bare_i/MLP_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[0].fifo2axis_i/SS[0]                                                                                                                                                                                                          |                2 |              8 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/MLP_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                  | bare_i/MLP_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                             |                3 |              8 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_2/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[0]                                                                                                                                                                                     | bare_i/dm_2/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[0]_0[0]                                                                                                                                                                        |                3 |              8 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[0]                                                                                                                                                                                     | bare_i/dm_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[0]_0[0]                                                                                                                                                                        |                2 |              8 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/MLP_1/inst/grp_read_from_ddr_2_fu_331/read_from_ddr_2_Loop_U0/l1_b_empty_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                     | bare_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                       |                3 |              8 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/MLP_1/inst/grp_read_from_ddr_fu_346/read_from_ddr_Loop_1_U0/ap_CS_fsm_reg[1]_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/MLP_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                            |                3 |              8 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[0]                                                                                                                                                                                     | bare_i/dm_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[0]_0[0]                                                                                                                                                                        |                2 |              8 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_3/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[0]                                                                                                                                                                                     | bare_i/dm_3/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[0]_0[0]                                                                                                                                                                        |                1 |              8 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                     | bare_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                       |                3 |              8 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/MLP_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                             |                2 |              8 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/MLP_1/inst/grp_read_from_ddr_fu_346/read_from_ddr_Loop_1_U0/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/MLP_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                 | bare_i/MLP_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                            |                2 |              8 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                     | bare_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                       |                4 |              8 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_2_n_0                                                                                                       | bare_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0                                                                                                                      |                2 |              9 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_2_n_0                                                                                                       | bare_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0                                                                                                                      |                3 |              9 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axis_dwc_dm_1_tx_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                9 |              9 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axis_dwc_dm_5_rx_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                4 |              9 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_2_n_0                                                                                                       | bare_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0                                                                                                                      |                3 |              9 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_2_n_0                                                                                                       | bare_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_1_n_0                                                                                                                      |                5 |              9 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_2_n_0                                                                                                       | bare_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_1_n_0                                                                                                                      |                7 |              9 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_48_out                                                                                                                                                  | bare_i/dm_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0                                                                                                                      |                3 |              9 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_2_n_0                                                                                                       | bare_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0                                                                                                                      |                4 |              9 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_2_n_0                                                                                                       | bare_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_1_n_0                                                                                                                      |                5 |              9 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_2_n_0                                                                                                       | bare_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_1_n_0                                                                                                                      |                7 |              9 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_40_out                                                                                                                                                  | bare_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_1_n_0                                                                                                                      |                5 |              9 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_36_out                                                                                                                                                  | bare_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_1_n_0                                                                                                                      |                5 |              9 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_48_out                                                                                                                                                  | bare_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0                                                                                                                      |                2 |              9 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_56_out                                                                                                                                                  | bare_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0                                                                                                                      |                3 |              9 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axis_dwc_dm_2_tx_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                7 |              9 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_48_out                                                                                                                                                  | bare_i/dm_4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0                                                                                                                      |                3 |              9 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_56_out                                                                                                                                                  | bare_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0                                                                                                                      |                5 |              9 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_51_out                                                                                                              | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0                                                                                  |                5 |              9 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_27_out                                                                                                              | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_1_n_0                                                                                  |                9 |              9 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_2_n_0                                                                   | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_1_n_0                                                                                  |                6 |              9 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_2_n_0                                                                   | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_1_n_0                                                                                  |                5 |              9 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_2_n_0                                                                   | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0                                                                                  |                3 |              9 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_39_out                                                                                                              | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_1_n_0                                                                                  |                3 |              9 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_43_out                                                                                                              | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0                                                                                  |                4 |              9 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                    | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                       |                4 |              9 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                          | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                       |                2 |              9 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                 |                2 |              9 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__1_n_0                                                                                                                                          | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                       |                3 |              9 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_40_out                                                                                                                                                  | bare_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_1_n_0                                                                                                                      |                3 |              9 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_2_n_0                                                                                                       | bare_i/dm_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0                                                                                                                      |                5 |              9 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_48_out                                                                                                                                                  | bare_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0                                                                                                                      |                4 |              9 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_2_n_0                                                                                                       | bare_i/dm_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0                                                                                                                      |                2 |              9 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                           | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                 |                4 |              9 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_2_n_0                                                                                                       | bare_i/dm_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_1_n_0                                                                                                                      |                7 |              9 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_2_n_0                                                                                                       | bare_i/dm_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_1_n_0                                                                                                                      |                7 |              9 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_40_out                                                                                                                                                  | bare_i/dm_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_1_n_0                                                                                                                      |                4 |              9 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_36_out                                                                                                                                                  | bare_i/dm_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_1_n_0                                                                                                                      |                4 |              9 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_55_out                                                                                                              | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0                                                                                  |                3 |              9 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_56_out                                                                                                                                                  | bare_i/dm_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0                                                                                                                      |                5 |              9 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_36_out                                                                                                                                                  | bare_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_1_n_0                                                                                                                      |                6 |              9 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_36_out                                                                                                                                                  | bare_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_1_n_0                                                                                                                      |                3 |              9 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                           |                5 |              9 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/dm_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                           |                4 |              9 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                           |                5 |              9 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                           |                5 |              9 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axis_dwc_dm_4_tx_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                7 |              9 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axis_dwc_dm_3_tx_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                8 |              9 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_2_n_0                                                                                                       | bare_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0                                                                                                                      |                5 |              9 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_2_n_0                                                                                                       | bare_i/dm_4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0                                                                                                                      |                5 |              9 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_2_n_0                                                                                                       | bare_i/dm_4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0                                                                                                                      |                5 |              9 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_2_n_0                                                                                                       | bare_i/dm_4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_1_n_0                                                                                                                      |                4 |              9 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_2_n_0                                                                                                       | bare_i/dm_4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_1_n_0                                                                                                                      |                7 |              9 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_56_out                                                                                                                                                  | bare_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0                                                                                                                      |                5 |              9 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_48_out                                                                                                                                                  | bare_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0                                                                                                                      |                5 |              9 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_40_out                                                                                                                                                  | bare_i/dm_4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_1_n_0                                                                                                                      |                4 |              9 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_36_out                                                                                                                                                  | bare_i/dm_4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_1_n_0                                                                                                                      |                4 |              9 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_56_out                                                                                                                                                  | bare_i/dm_4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0                                                                                                                      |                5 |              9 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axis_dwc_dm_0_tx_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                9 |              9 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/dm_4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                           |                5 |              9 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_2_n_0                                                                                                       | bare_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_1_n_0                                                                                                                      |                7 |              9 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_2_n_0                                                                                                       | bare_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_1_n_0                                                                                                                      |                4 |              9 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_2_n_0                                                                                                       | bare_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0                                                                                                                      |                4 |              9 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_40_out                                                                                                                                                  | bare_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_1_n_0                                                                                                                      |                4 |              9 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_72_out                                                                                                                                                  | bare_i/dm_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_1_n_0                                                                                                                        |                4 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/axi_ic_ps7_0_S_AXI_ACP/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                                                 |                2 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/axi_ic_ps7_0_S_AXI_ACP/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                                  |                2 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_68_out                                                                                                                                                  | bare_i/dm_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_1_n_0                                                                                                                        |                4 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/axi_ic_ps7_0_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                                  |                2 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/axi_ic_ps7_0_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                                  |                3 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_64_out                                                                                                                                                  | bare_i/dm_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_1_n_0                                                                                                                        |                2 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_2_n_0                                                                                                         | bare_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_1_n_0                                                                                                                        |                2 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_76_out                                                                                                                                                  | bare_i/dm_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0                                                                                                                        |                5 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                                                 |                4 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                                  |                2 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/axi_ic_ps7_0_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                                  |                5 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0[0]                                                                                     | bare_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[6].sig_input_data_reg[6][9]_i_1_n_0                                                                                                                        |                2 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                                     | bare_i/dm_1/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                               |                2 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_3[0]                                                                                   | bare_i/dm_4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_26_out27_out                                                                                                                                                           |                3 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_0[0]                                                                                   | bare_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[5].sig_input_data_reg[5][9]_i_1_n_0                                                                                                                        |                2 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_2[0]                                                                                   | bare_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_1_n_0                                                                                                                        |                2 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_3[0]                                                                                   | bare_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_26_out27_out                                                                                                                                                           |                2 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_4[0]                                                                                   | bare_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_1_n_0                                                                                                                        |                2 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_5[0]                                                                                   | bare_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1_n_0                                                                                                                        |                5 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                               | bare_i/axi_ic_ps7_0_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                                  |                2 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                        | bare_i/axi_ic_ps7_0_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                                  |                2 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/E[0]                                                                                     | bare_i/axi_ic_ps7_0_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/AR[0]                                                                                                                                                 |                2 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                               | bare_i/axi_ic_ps7_0_S_AXI_ACP/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                                  |                3 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                        | bare_i/axi_ic_ps7_0_S_AXI_ACP/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                                  |                2 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_2_n_0                                                                                                         | bare_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_1_n_0                                                                                                                        |                3 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/E[0]                                                                                     | bare_i/axi_ic_ps7_0_S_AXI_ACP/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/AR[0]                                                                                                                                                 |                2 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gfwd_rev_pipeline1.s_ready_i_reg[0]                                | bare_i/axi_ic_ps7_0_S_AXI_ACP/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                                                 |                2 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                       | bare_i/axi_ic_ps7_0_S_AXI_ACP/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                                                 |                2 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                       | bare_i/axi_ic_ps7_0_S_AXI_ACP/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/SR[0]                                                                                                                 |                4 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/MLP_1/inst/grp_read_image_from_ddr_fu_315/read_image_from_ddr_U0/grp_read_image_from_ddr_fu_315_buffer_r_we0                                                                                                                                              | bare_i/MLP_1/inst/grp_read_image_from_ddr_fu_315/read_image_from_ddr_U0/i_0_i_i_reg_54_0                                                                                                                                                                                        |                4 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/MLP_1/inst/grp_read_image_from_ddr_fu_315/read_image_from_ddr_U0/i_reg_870                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                8 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_2_n_0                                                                                                         | bare_i/dm_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_1_n_0                                                                                                                        |                2 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                                     | bare_i/dm_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                               |                2 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_84_out                                                                                                                                                  | bare_i/dm_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0                                                                                                                        |                9 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_80_out                                                                                                                                                  | bare_i/dm_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0                                                                                                                        |                7 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[25]_i_1_n_0                                                                                                                                         |                2 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_72_out                                                                                                                                                  | bare_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_1_n_0                                                                                                                        |                6 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_76_out                                                                                                                                                  | bare_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0                                                                                                                        |                5 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_1[0]                                                                                   | bare_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[4].sig_input_data_reg[4][9]_i_1_n_0                                                                                                                        |                3 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                                      | bare_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_16_out                                                                                                                                                                 |                2 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0[0]                                                                                     | bare_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[6].sig_input_data_reg[6][9]_i_1_n_0                                                                                                                        |                2 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_1[0]                                                                                   | bare_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[4].sig_input_data_reg[4][9]_i_1_n_0                                                                                                                        |                2 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                                      | bare_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_16_out                                                                                                                                                                 |                2 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                | bare_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                                  |                2 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/MLP_1/inst/grp_read_from_ddr_1_fu_323/read_from_ddr_1_Loop_U0/grp_read_from_ddr_1_fu_323_buffer_r_we0                                                                                                                                                     | bare_i/MLP_1/inst/grp_read_from_ddr_1_fu_323/read_from_ddr_1_Loop_U0/i_reg_54                                                                                                                                                                                                   |                3 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_3/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                                     | bare_i/dm_3/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                               |                2 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_68_out                                                                                                                                                  | bare_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_1_n_0                                                                                                                        |                5 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                 |                6 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/MLP_1/inst/grp_read_from_ddr_1_fu_323/read_from_ddr_1_Loop_U0/i_1_reg_870                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                6 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_0[0]                                                                                   | bare_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[5].sig_input_data_reg[5][9]_i_1_n_0                                                                                                                        |                3 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_2[0]                                                                                   | bare_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_1_n_0                                                                                                                        |                2 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axis_dwc_dm_5_rx_0/inst/gen_upsizer_conversion.axisc_upsizer_0/state_reg[0]_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                2 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_3[0]                                                                                   | bare_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_26_out27_out                                                                                                                                                           |                2 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_4[0]                                                                                   | bare_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_1_n_0                                                                                                                        |                4 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_5[0]                                                                                   | bare_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1_n_0                                                                                                                        |                3 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/MLP_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[0].fifo2axis_i/SS[0]                                                                                                                                                                                                          |                6 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_80_out                                                                                                                                                  | bare_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0                                                                                                                        |               10 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_80_out                                                                                                                                                  | bare_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0                                                                                                                        |                8 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/src_arst                                                                                                 |                4 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                                  |                4 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_64_out                                                                                                                                                  | bare_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_1_n_0                                                                                                                        |                5 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_68_out                                                                                                                                                  | bare_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_1_n_0                                                                                                                        |                5 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_72_out                                                                                                                                                  | bare_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_1_n_0                                                                                                                        |                5 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_76_out                                                                                                                                                  | bare_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0                                                                                                                        |                4 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_84_out                                                                                                                                                  | bare_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0                                                                                                                        |                9 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/axi_ic_ps7_0_M_AXI_GP0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                4 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_2/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                                     | bare_i/dm_2/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                               |                3 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_84_out                                                                                                                                                  | bare_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0                                                                                                                        |                8 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_64_out                                                                                                                                                  | bare_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_1_n_0                                                                                                                        |                3 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_68_out                                                                                                                                                  | bare_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_1_n_0                                                                                                                        |                4 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_2_n_0                                                                                                         | bare_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_1_n_0                                                                                                                        |                3 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/MLP_1/inst/grp_read_from_ddr_1_fu_323/read_from_ddr_1_Loop_U0/ap_sync_reg_grp_read_image_from_ddr_fu_315_ap_ready                                                                                                                                                        |                5 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_84_out                                                                                                                                                  | bare_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0                                                                                                                        |                8 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_80_out                                                                                                                                                  | bare_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0                                                                                                                        |                6 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_72_out                                                                                                                                                  | bare_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_1_n_0                                                                                                                        |                4 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_76_out                                                                                                                                                  | bare_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0                                                                                                                        |                4 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_64_out                                                                                                                                                  | bare_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_1_n_0                                                                                                                        |                3 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_71_out                                                                                                              | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_1_n_0                                                                                    |                6 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                            | bare_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_5[0]                                                                                   | bare_i/dm_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1_n_0                                                                                                                        |                2 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_4[0]                                                                                   | bare_i/dm_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_1_n_0                                                                                                                        |                2 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_3[0]                                                                                   | bare_i/dm_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_26_out27_out                                                                                                                                                           |                3 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_2[0]                                                                                   | bare_i/dm_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_1_n_0                                                                                                                        |                2 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_0[0]                                                                                   | bare_i/dm_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[5].sig_input_data_reg[5][9]_i_1_n_0                                                                                                                        |                2 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0[0]                                                                                     | bare_i/dm_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[6].sig_input_data_reg[6][9]_i_1_n_0                                                                                                                        |                3 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                                      | bare_i/dm_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_16_out                                                                                                                                                                 |                2 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_1[0]                                                                                   | bare_i/dm_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[4].sig_input_data_reg[4][9]_i_1_n_0                                                                                                                        |                2 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_83_out                                                                                                              | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0                                                                                    |                7 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_75_out                                                                                                              | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0                                                                                    |                7 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]   | bare_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_67_out                                                                                                              | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_1_n_0                                                                                    |                4 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_63_out                                                                                                              | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_1_n_0                                                                                    |                2 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_59_out                                                                                                              | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_1_n_0                                                                                    |                2 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                        | bare_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                                  |                3 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                               | bare_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                                                 |                2 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                       | bare_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                                                 |                3 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                       | bare_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/SR[0]                                                                                                                 |                4 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                               | bare_i/axi_ic_ps7_0_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                                  |                3 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                        | bare_i/axi_ic_ps7_0_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                                  |                2 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/E[0]                                                                                     | bare_i/axi_ic_ps7_0_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/AR[0]                                                                                                                                                 |                2 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_72_out                                                                                                                                                  | bare_i/dm_4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_1_n_0                                                                                                                        |                3 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_2[0]                                                                                   | bare_i/dm_4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_1_n_0                                                                                                                        |                3 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_4[0]                                                                                   | bare_i/dm_4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_1_n_0                                                                                                                        |                2 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_5[0]                                                                                   | bare_i/dm_4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1_n_0                                                                                                                        |                3 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_0[0]                                                                                   | bare_i/dm_4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[5].sig_input_data_reg[5][9]_i_1_n_0                                                                                                                        |                2 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0[0]                                                                                     | bare_i/dm_4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[6].sig_input_data_reg[6][9]_i_1_n_0                                                                                                                        |                2 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                                      | bare_i/dm_4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_16_out                                                                                                                                                                 |                2 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg_0[0]                                               | bare_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/AR[0]                                                                                                                                                 |                3 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_1[0]                                                                                   | bare_i/dm_4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[4].sig_input_data_reg[4][9]_i_1_n_0                                                                                                                        |                2 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_read.si_transactor_ar/E[0]                                                                                                                                              | bare_i/axi_ic_ps7_0_S_AXI_ACP/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                            |                4 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                    | bare_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_76_out                                                                                                                                                  | bare_i/dm_4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0                                                                                                                        |                6 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_79_out                                                                                                              | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0                                                                                    |                9 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_68_out                                                                                                                                                  | bare_i/dm_4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_1_n_0                                                                                                                        |                5 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_64_out                                                                                                                                                  | bare_i/dm_4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_1_n_0                                                                                                                        |                2 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]            | bare_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_80_out                                                                                                                                                  | bare_i/dm_4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0                                                                                                                        |                7 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_5/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                                     | bare_i/dm_5/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                               |                2 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_84_out                                                                                                                                                  | bare_i/dm_4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0                                                                                                                        |                8 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_2_n_0                                                                                                         | bare_i/dm_4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_1_n_0                                                                                                                        |                5 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]        | bare_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                 | bare_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_4/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                                     | bare_i/dm_4/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                               |                2 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_1[0]                                                                                   | bare_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[4].sig_input_data_reg[4][9]_i_1_n_0                                                                                                                        |                2 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/MLP_1/inst/ap_CS_fsm_state4                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                2 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                        | bare_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                                  |                2 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                        | bare_i/axi_ic_ps7_0_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                                  |                2 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_M_AXI_GP0/m01_couplers/m01_regslice/inst/ar.ar_pipe/m_payload_i[9]_i_1__0_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                2 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/E[0]                                                                                     | bare_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/AR[0]                                                                                                                                                 |                2 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_5[0]                                                                                   | bare_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1_n_0                                                                                                                        |                2 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_4[0]                                                                                   | bare_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_1_n_0                                                                                                                        |                2 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_3[0]                                                                                   | bare_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_26_out27_out                                                                                                                                                           |                2 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_M_AXI_GP0/m06_couplers/m06_regslice/inst/ar.ar_pipe/m_payload_i[9]_i_1__0_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                3 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                               | bare_i/axi_ic_ps7_0_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                                  |                3 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_M_AXI_GP0/m02_couplers/m02_regslice/inst/ar.ar_pipe/m_payload_i[9]_i_1__0_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                2 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_2[0]                                                                                   | bare_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_1_n_0                                                                                                                        |                3 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                                      | bare_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_16_out                                                                                                                                                                 |                3 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/MLP_1/inst/ap_CS_fsm_state6                                                                                                                                                                                                                               | bare_i/MLP_1/inst/j_i_reg_2500                                                                                                                                                                                                                                                  |                4 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_M_AXI_GP0/m03_couplers/m03_regslice/inst/ar.ar_pipe/m_payload_i[9]_i_1__0_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                3 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_M_AXI_GP0/m05_couplers/m05_regslice/inst/ar.ar_pipe/m_payload_i[9]_i_1__0_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                2 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_0[0]                                                                                   | bare_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[5].sig_input_data_reg[5][9]_i_1_n_0                                                                                                                        |                2 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0[0]                                                                                     | bare_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[6].sig_input_data_reg[6][9]_i_1_n_0                                                                                                                        |                3 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_M_AXI_GP0/m04_couplers/m04_regslice/inst/ar.ar_pipe/m_payload_i[9]_i_1__0_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                3 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                               | bare_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                                  |                2 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/E[0]                                                                                     | bare_i/axi_ic_ps7_0_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/AR[0]                                                                                                                                                 |                2 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[0]_0[0]                                                                       | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_flush_db1_reg_3[0]                                         |                4 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[1]_0[0]                                                                       | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_flush_db1_reg_1[0]                                         |                3 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[2]_0[0]                                                                       | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_flush_db1_reg_4[0]                                         |                5 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[3]_0[0]                                                                       | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_flush_db1_reg_0[0]                                         |                4 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[4]_0[0]                                                                       | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_flush_db1_reg_5[0]                                         |                3 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[5]_0[0]                                                                       | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_flush_db1_reg[0]                                           |                2 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[6]_0[0]                                                                       | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_flush_db1_reg_6[0]                                         |                3 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[7]_0[0]                                                                       | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_flush_db1_reg_2[0]                                         |                4 |             10 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/MLP_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[2].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                |                4 |             11 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/MLP_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                              |                6 |             11 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/MLP_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[4].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                |                5 |             11 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/MLP_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[1].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                |                5 |             11 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/MLP_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[3].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                |                5 |             11 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/MLP_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                |                4 |             11 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_M_AXI_GP0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                6 |             12 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/MLP_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                        | bare_i/MLP_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                  |                3 |             12 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                               |                5 |             12 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                            | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                       |                7 |             12 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             12 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                5 |             12 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_M_AXI_GP0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                       |                                                                                                                                                                                                                                                                                 |                2 |             12 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/MLP_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                         | bare_i/MLP_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                   |                3 |             12 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                4 |             12 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                           |                                                                                                                                                                                                                                                                                 |                2 |             12 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/MLP_1/inst/ap_CS_fsm_state14                                                                                                                                                                                                                              | bare_i/MLP_1/inst/ap_NS_fsm13_out                                                                                                                                                                                                                                               |                3 |             12 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                  | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                 |                2 |             12 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_M_AXI_GP0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                5 |             12 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_M_AXI_GP0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                 |                                                                                                                                                                                                                                                                                 |                2 |             12 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                      |                6 |             13 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                |                6 |             13 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[0]                                                                                                                                                                                     | bare_i/dm_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                    |                2 |             13 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                         |                                                                                                                                                                                                                                                                                 |                2 |             13 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/dm_4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                |                5 |             13 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_reg                                              | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_reg_1                                                           |                4 |             13 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/dm_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                |                4 |             13 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_3/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[0]                                                                                                                                                                                     | bare_i/dm_3/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                    |                2 |             13 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/axi_ic_ps7_0_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                      |                5 |             13 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[0]                                                                                                                                                                                     | bare_i/dm_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                    |                6 |             13 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_5/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[0]                                                                                                                                                                                     | bare_i/dm_5/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                    |                5 |             13 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_4/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[0]                                                                                                                                                                                     | bare_i/dm_4/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                    |                3 |             13 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/axi_ic_ps7_0_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                      |                6 |             13 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                |                5 |             13 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                |                4 |             13 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/axi_ic_ps7_0_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                      |                3 |             13 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_M_AXI_GP0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                4 |             13 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_2/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[0]                                                                                                                                                                                     | bare_i/dm_2/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                    |                6 |             13 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/axi_ic_ps7_0_S_AXI_ACP/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                      |                5 |             13 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_M_AXI_GP0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                2 |             14 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_M_AXI_GP0/m00_couplers/m00_regslice/inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                3 |             14 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_M_AXI_GP0/m00_couplers/m00_regslice/inst/ar.ar_pipe/m_payload_i[31]_i_1__1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                3 |             14 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_M_AXI_GP0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                3 |             14 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_M_AXI_GP0/s00_couplers/s00_regslice/inst/b.b_pipe/m_payload_i[13]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                3 |             14 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                             |                                                                                                                                                                                                                                                                                 |                5 |             14 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/MLP_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[2].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                          |                6 |             14 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/MLP_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                        |                6 |             14 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/MLP_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[4].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                          |                6 |             14 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/MLP_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[1].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                          |                6 |             14 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/MLP_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[3].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                          |                6 |             14 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/MLP_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                          |                7 |             14 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                     |                                                                                                                                                                                                                                                                                 |                2 |             14 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                             | bare_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                |                6 |             15 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                             | bare_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                |                5 |             15 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                             | bare_i/dm_4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                |                6 |             15 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                             | bare_i/dm_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                |                8 |             15 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                             | bare_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                |                8 |             15 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                 |                                                                                                                                                                                                                                                                                 |                2 |             16 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                   | bare_i/dm_4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                |                4 |             16 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                   | bare_i/dm_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                |                4 |             16 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                |                                                                                                                                                                                                                                                                                 |                2 |             16 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                                      | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                     |                4 |             16 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                                      | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                     |                4 |             16 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_M_AXI_GP0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                3 |             16 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/MLP_1/inst/ap_CS_fsm_state9                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                4 |             16 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                   | bare_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                |                4 |             16 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                   | bare_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                |                4 |             16 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                   | bare_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                |                4 |             16 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_M_AXI_GP0/m00_couplers/m00_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__2_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                7 |             17 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/MLP_1/inst/grp_read_from_ddr_3_fu_307/read_from_ddr_3_Loop_U0/i_1_reg_870                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                5 |             17 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/MLP_1/inst/grp_read_from_ddr_3_fu_307/read_from_ddr_3_Loop_U0/grp_read_from_ddr_3_fu_307_buffer_r_we0                                                                                                                                                     | bare_i/MLP_1/inst/grp_read_from_ddr_3_fu_307/read_from_ddr_3_Loop_U0/i_reg_54_1                                                                                                                                                                                                 |                4 |             17 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                               | bare_i/axi_ic_ps7_0_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                      |                3 |             18 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_1[1]                                                                                            | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                |                5 |             18 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                | bare_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/SR[0]                                                                                                                  |                5 |             18 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                        | bare_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/SR[0]                                                                                                                  |                5 |             18 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                               | bare_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/SR[0]                                                                                                                 |                4 |             18 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_axi_wvalid_0[0]                                                          | bare_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/SR[0]                                                                                                                 |                7 |             18 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                             | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                   |                6 |             18 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                               | bare_i/axi_ic_ps7_0_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                      |                6 |             18 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                        | bare_i/axi_ic_ps7_0_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                      |                4 |             18 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                               | bare_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                      |                5 |             18 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                        | bare_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                      |                5 |             18 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                        | bare_i/axi_ic_ps7_0_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                      |                5 |             18 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                               | bare_i/axi_ic_ps7_0_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                      |                5 |             18 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                        | bare_i/axi_ic_ps7_0_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                      |                4 |             18 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                               | bare_i/axi_ic_ps7_0_S_AXI_ACP/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                      |                5 |             18 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                        | bare_i/axi_ic_ps7_0_S_AXI_ACP/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                      |                5 |             18 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                               | bare_i/axi_ic_ps7_0_S_AXI_ACP/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/SR[0]                                                                                                                 |                5 |             18 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_axi_wvalid_0[0]                                                          | bare_i/axi_ic_ps7_0_S_AXI_ACP/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/SR[0]                                                                                                                 |                5 |             18 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                    | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                   |                4 |             18 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/axi_ic_ps7_0_M_AXI_GP0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |                7 |             18 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                     | bare_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                           |                6 |             19 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                            | bare_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                           |                5 |             19 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                            | bare_i/dm_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                           |                6 |             19 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                            | bare_i/dm_4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                           |                5 |             19 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                     | bare_i/dm_4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                           |                7 |             19 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                     | bare_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                           |                5 |             19 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                            | bare_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                           |                5 |             19 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                     | bare_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                           |                6 |             19 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                            | bare_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                           |                4 |             19 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                     | bare_i/dm_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                           |                7 |             19 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/dm_3/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                    |                6 |             20 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/dm_4/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                    |                7 |             20 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/dm_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                    |                7 |             20 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/dm_2/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                    |                4 |             20 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/dm_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                    |                6 |             20 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/MLP_1/inst/ap_CS_fsm_state13                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                5 |             20 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/MLP_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[1].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]                                                                                                             | bare_i/MLP_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[1].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                          |                6 |             21 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/MLP_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]                                                                                                             | bare_i/MLP_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                          |                6 |             21 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/MLP_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[3].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]                                                                                                             | bare_i/MLP_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[3].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                          |                6 |             21 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/MLP_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[2].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]                                                                                                             | bare_i/MLP_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[2].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                          |                6 |             21 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/MLP_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]                                                                                                           | bare_i/MLP_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                        |                6 |             21 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_M_AXI_GP0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg                                                                                                                          |                                                                                                                                                                                                                                                                                 |                9 |             21 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/MLP_1/inst/ap_CS_fsm_state8                                                                                                                                                                                                                               | bare_i/MLP_1/inst/grp_read_from_ddr_3_fu_307/read_from_ddr_3_Loop_U0/SR[0]                                                                                                                                                                                                      |                6 |             21 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/MLP_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[4].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]                                                                                                             | bare_i/MLP_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[4].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                          |                7 |             21 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg                                              | bare_i/dm_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0                                                                      |                4 |             22 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg                                              | bare_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0                                                                      |                5 |             22 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg                                              | bare_i/dm_4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0                                                                      |                4 |             22 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg                                              | bare_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0                                                                      |                4 |             22 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg                                              | bare_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0                                                                      |                5 |             22 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                | bare_i/dm_4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                |                7 |             25 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                | bare_i/dm_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                |               11 |             25 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                | bare_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                |                7 |             25 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                | bare_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                |                7 |             25 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_M_AXI_GP0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_1                                                                                                                        |                                                                                                                                                                                                                                                                                 |                9 |             25 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/dm_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                               |                7 |             25 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/dm_5/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                               |                7 |             25 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/dm_2/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                               |                7 |             25 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                | bare_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                |                7 |             25 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/dm_1/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                               |                6 |             25 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/dm_4/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                               |                6 |             25 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/dm_3/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                               |                8 |             25 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_5/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/E[0]                                                                                                                                                            | bare_i/dm_5/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                    |                6 |             26 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                         |                                                                                                                                                                                                                                                                                 |                4 |             26 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_3/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[1]                                                                                                                                                                                     | bare_i/dm_3/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                    |                6 |             26 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_2/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[1]                                                                                                                                                                                     | bare_i/dm_2/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                    |                7 |             26 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_4/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[1]                                                                                                                                                                                     | bare_i/dm_4/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                    |                5 |             26 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                         |                                                                                                                                                                                                                                                                                 |                4 |             26 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                         |                                                                                                                                                                                                                                                                                 |                4 |             26 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[1]                                                                                                                                                                                     | bare_i/dm_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                    |                4 |             26 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                         |                                                                                                                                                                                                                                                                                 |                4 |             26 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[1]                                                                                                                                                                                     | bare_i/dm_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                    |                6 |             26 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                         |                                                                                                                                                                                                                                                                                 |                4 |             26 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/MLP_1/inst/ap_CS_fsm_state7                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                8 |             26 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[25]_i_1_n_0                                                                                                                                | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                     |                7 |             26 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               15 |             28 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/MLP_1/inst/ap_CS_fsm_state3                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                9 |             28 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_to_wsc_reg                                                  |                                                                                                                                                                                                                                                                                 |                4 |             29 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                     |                9 |             30 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/MLP_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[4].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                    | bare_i/MLP_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[4].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                |                8 |             31 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/MLP_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                  | bare_i/MLP_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                              |                8 |             31 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/MLP_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[2].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                    | bare_i/MLP_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[2].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                |                9 |             31 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0[0]                                                                                                                           | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                       |                5 |             31 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/MLP_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[3].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                    | bare_i/MLP_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[3].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                |                8 |             31 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/MLP_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                    | bare_i/MLP_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                |                8 |             31 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/MLP_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[1].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                    | bare_i/MLP_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[1].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                |                8 |             31 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                         | bare_i/dm_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                                    |               11 |             32 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                           | bare_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                |               10 |             32 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                     |                                                                                                                                                                                                                                                                                 |                5 |             32 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                           | bare_i/dm_4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                |                9 |             32 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_M_AXI_GP0/m02_couplers/m02_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |               11 |             32 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_M_AXI_GP0/m06_couplers/m06_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                7 |             32 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_M_AXI_GP0/m02_couplers/m02_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                5 |             32 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_2/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                           | bare_i/dm_2/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                    |                7 |             32 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                           | bare_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                |               10 |             32 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                           | bare_i/dm_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                    |                5 |             32 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_M_AXI_GP0/m06_couplers/m06_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                6 |             32 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_2/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                         | bare_i/dm_2/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                                    |               11 |             32 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                         | bare_i/dm_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                                    |               12 |             32 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_4/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                           | bare_i/dm_4/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                    |                6 |             32 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                           | bare_i/dm_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                    |                5 |             32 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_4/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                         | bare_i/dm_4/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                                    |               14 |             32 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_M_AXI_GP0/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                5 |             32 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_M_AXI_GP0/s00_couplers/s00_regslice/inst/w.w_pipe/p_1_in_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                5 |             32 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_M_AXI_GP0/s00_couplers/s00_regslice/inst/w.w_pipe/s_ready_i_reg_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                5 |             32 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_M_AXI_GP0/m04_couplers/m04_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                6 |             32 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_M_AXI_GP0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                    | bare_i/axi_ic_ps7_0_M_AXI_GP0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |               14 |             32 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_M_AXI_GP0/m04_couplers/m04_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                8 |             32 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                           | bare_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                |                8 |             32 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_M_AXI_GP0/m01_couplers/m01_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                8 |             32 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_M_AXI_GP0/m03_couplers/m03_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                8 |             32 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_5/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                           | bare_i/dm_5/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                    |                7 |             32 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_5/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                         | bare_i/dm_5/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                                    |                8 |             32 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_M_AXI_GP0/m05_couplers/m05_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |               10 |             32 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_M_AXI_GP0/m05_couplers/m05_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                8 |             32 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_3/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                         | bare_i/dm_3/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                                    |               12 |             32 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                           | bare_i/dm_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                |               10 |             32 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_M_AXI_GP0/m03_couplers/m03_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                6 |             32 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_3/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                           | bare_i/dm_3/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                    |                6 |             32 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                              | bare_i/dm_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                |               11 |             33 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                                 | bare_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                9 |             33 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                              | bare_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                |               10 |             33 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.cnt_i_reg[3]                                            | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1                                                                                                                   |                6 |             33 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                              | bare_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                |               10 |             33 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                       | bare_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                9 |             33 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                              | bare_i/dm_4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                |               10 |             33 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                              | bare_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                |               12 |             33 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_M_AXI_GP0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                |                                                                                                                                                                                                                                                                                 |                9 |             34 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_M_AXI_GP0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                6 |             34 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                                   |               13 |             34 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_M_AXI_GP0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                7 |             35 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg13_out                                                                                                                                | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                                                              |                8 |             35 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                    | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/SR[0]                                                                                                                                                                  |                8 |             36 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/MLP_1/inst/grp_read_from_ddr_fu_346/read_from_ddr_Loop_1_U0/SS[0]                                                                                                                                                                                                        |               22 |             39 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                               |                                                                                                                                                                                                                                                                                 |                6 |             42 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                  | bare_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                |               13 |             42 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                               |                                                                                                                                                                                                                                                                                 |                6 |             42 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                  | bare_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                |               12 |             42 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                  | bare_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                |               13 |             42 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                  | bare_i/dm_4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                |               12 |             42 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                               |                                                                                                                                                                                                                                                                                 |                6 |             42 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                               |                                                                                                                                                                                                                                                                                 |                6 |             42 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                               |                                                                                                                                                                                                                                                                                 |                6 |             42 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                  | bare_i/dm_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                |               14 |             42 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/dm_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                       |               18 |             43 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/dm_4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                       |               19 |             43 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                       |               18 |             43 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                       |               17 |             43 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                         | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                                    |               11 |             43 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                 |                                                                                                                                                                                                                                                                                 |                6 |             43 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                       |               22 |             43 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/s03_couplers/s03_regslice/inst/ar.ar_pipe/m_payload_i[53]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |               10 |             44 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/s00_couplers/s00_regslice/inst/ar.ar_pipe/m_payload_i[53]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                9 |             44 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/s02_couplers/s02_regslice/inst/ar.ar_pipe/m_payload_i[53]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |               11 |             44 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/s04_couplers/s04_regslice/inst/ar.ar_pipe/m_payload_i[53]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |               13 |             44 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_regslice/inst/ar.ar_pipe/m_payload_i[53]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |               11 |             44 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_ok_to_post_rd_addr_reg                                                       | bare_i/dm_4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                                    |                7 |             45 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_ok_to_post_rd_addr_reg                                                       | bare_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                                    |                9 |             45 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/s05_couplers/s05_regslice/inst/aw.aw_pipe/m_payload_i[53]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                8 |             45 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_ok_to_post_rd_addr_reg                                                       | bare_i/dm_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                                    |                7 |             45 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_ok_to_post_rd_addr_reg                                                       | bare_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                                    |                7 |             45 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_ok_to_post_rd_addr_reg                                                       | bare_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                                    |                7 |             45 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                                 | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                                    |                8 |             46 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_M_AXI_GP0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                              |                                                                                                                                                                                                                                                                                 |               10 |             47 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_M_AXI_GP0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                     |                                                                                                                                                                                                                                                                                 |               12 |             47 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_M_AXI_GP0/s00_couplers/s00_regslice/inst/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                8 |             47 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_M_AXI_GP0/s00_couplers/s00_regslice/inst/r.r_pipe/p_1_in_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                9 |             47 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/dm_5/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                    |               12 |             48 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_M_AXI_GP0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                9 |             52 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_M_AXI_GP0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                       |                                                                                                                                                                                                                                                                                 |                8 |             52 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_M_AXI_GP0/s00_couplers/s00_regslice/inst/ar.ar_pipe/m_payload_i[61]_i_1__0_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |               15 |             52 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_M_AXI_GP0/s00_couplers/s00_regslice/inst/aw.aw_pipe/m_payload_i[61]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |               10 |             52 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_M_AXI_GP0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                       |                                                                                                                                                                                                                                                                                 |               10 |             52 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_M_AXI_GP0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                9 |             52 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/SR[0]                                                          |               14 |             52 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/m00_regslice/inst/aw.aw_pipe/m_payload_i[52]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |               16 |             55 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/m00_regslice/inst/ar.ar_pipe/m_payload_i[52]_i_1__0_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |               15 |             55 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/E[0]                                                                                                   |                                                                                                                                                                                                                                                                                 |               14 |             57 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]_0[0]                                |                                                                                                                                                                                                                                                                                 |               11 |             57 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1[62]_i_1_n_0                                                     |                                                                                                                                                                                                                                                                                 |                9 |             57 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                |                                                                                                                                                                                                                                                                                 |               13 |             57 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                |                                                                                                                                                                                                                                                                                 |               15 |             57 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]_0[0]                                |                                                                                                                                                                                                                                                                                 |               11 |             57 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]_0[0]                                |                                                                                                                                                                                                                                                                                 |               11 |             57 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                |                                                                                                                                                                                                                                                                                 |               12 |             57 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1[62]_i_1_n_0                                                     |                                                                                                                                                                                                                                                                                 |               14 |             57 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                               |                                                                                                                                                                                                                                                                                 |               11 |             57 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1[62]_i_1_n_0                                                     |                                                                                                                                                                                                                                                                                 |               20 |             57 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1[62]_i_1_n_0                                               |                                                                                                                                                                                                                                                                                 |               11 |             57 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1[62]_i_1_n_0                                                     |                                                                                                                                                                                                                                                                                 |               12 |             57 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1[62]_i_1_n_0                                                     |                                                                                                                                                                                                                                                                                 |               18 |             57 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]_0[0]                                |                                                                                                                                                                                                                                                                                 |               11 |             57 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                |                                                                                                                                                                                                                                                                                 |               18 |             57 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]_0[0]                                |                                                                                                                                                                                                                                                                                 |               11 |             57 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                |                                                                                                                                                                                                                                                                                 |               16 |             57 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_3/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0                                                                                                   | bare_i/dm_3/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                    |               11 |             59 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_1/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0                                                                                                   | bare_i/dm_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                    |               10 |             59 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0                                                                                                   | bare_i/dm_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                    |               11 |             59 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_2/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0                                                                                                   | bare_i/dm_2/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                    |               13 |             59 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_4/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0                                                                                                   | bare_i/dm_4/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                    |               12 |             59 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_5/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg_2                                                                                                                   | bare_i/dm_5/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                    |               10 |             59 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                            | bare_i/axi_ic_ps7_0_S_AXI_ACP/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                            |               11 |             59 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_4/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/E[0]                                                                                                                                                            | bare_i/dm_4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                       |               12 |             60 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                               |                                                                                                                                                                                                                                                                                 |               11 |             60 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/E[0]                                                                                                   |                                                                                                                                                                                                                                                                                 |               12 |             60 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1[64]_i_1_n_0                                               |                                                                                                                                                                                                                                                                                 |               13 |             60 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg_1[0]                                               |                                                                                                                                                                                                                                                                                 |               11 |             60 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1[64]_i_1__0_n_0                                                  |                                                                                                                                                                                                                                                                                 |               17 |             60 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_5/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg_1[0]                                                                                                                | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                       |               11 |             60 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_2/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/E[0]                                                                                                                                                            | bare_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                       |               15 |             60 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_1/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/E[0]                                                                                                                                                            | bare_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                       |               12 |             60 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                |                                                                                                                                                                                                                                                                                 |               16 |             60 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/E[0]                                                                                                                                                            | bare_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                       |               14 |             60 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_3/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/E[0]                                                                                                                                                            | bare_i/dm_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                       |               12 |             60 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                            | bare_i/axi_ic_ps7_0_S_AXI_ACP/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                            |               20 |             61 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                            |                                                                                                                                                                                                                                                                                 |               20 |             64 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                    |                                                                                                                                                                                                                                                                                 |               13 |             64 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |               21 |             64 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__1_n_0                                                                                                                                          |                                                                                                                                                                                                                                                                                 |               26 |             64 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axis_dwc_dm_4_tx_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |               20 |             65 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axis_dwc_dm_0_tx_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |               16 |             65 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axis_dwc_dm_2_tx_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |               15 |             65 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axis_dwc_dm_3_tx_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |               13 |             65 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axis_dwc_dm_1_tx_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |               18 |             65 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                |                                                                                                                                                                                                                                                                                 |               18 |             67 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                |                                                                                                                                                                                                                                                                                 |               25 |             67 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_regslice/inst/r.r_pipe/p_1_in                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |               12 |             67 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/s00_couplers/s00_regslice/inst/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |               13 |             67 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/s03_couplers/s03_regslice/inst/r.r_pipe/p_1_in                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |               15 |             67 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_regslice/inst/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |               13 |             67 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/s00_couplers/s00_regslice/inst/r.r_pipe/p_1_in                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |               13 |             67 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/s02_couplers/s02_regslice/inst/r.r_pipe/p_1_in                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |               11 |             67 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                |                                                                                                                                                                                                                                                                                 |               16 |             67 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/s02_couplers/s02_regslice/inst/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |               11 |             67 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                |                                                                                                                                                                                                                                                                                 |               18 |             67 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/s03_couplers/s03_regslice/inst/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |               18 |             67 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                |                                                                                                                                                                                                                                                                                 |               18 |             67 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/s04_couplers/s04_regslice/inst/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |               12 |             67 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/s04_couplers/s04_regslice/inst/r.r_pipe/p_1_in                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |               10 |             67 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                         |                                                                                                                                                                                                                                                                                 |               12 |             70 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0][0]  |                                                                                                                                                                                                                                                                                 |               16 |             70 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |               12 |             70 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/m00_regslice/inst/r.r_pipe/p_1_in_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |               11 |             70 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/m00_regslice/inst/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |               12 |             70 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                       |               36 |             70 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0][0] |                                                                                                                                                                                                                                                                                 |               18 |             72 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                          | bare_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                                                           |               23 |             72 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                          | bare_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                                                           |               22 |             72 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                          | bare_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                                                           |               27 |             72 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                              | bare_i/dm_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                       |               17 |             72 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                          | bare_i/dm_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                                                           |               26 |             72 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                          | bare_i/dm_4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                                                           |               23 |             72 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                              | bare_i/dm_4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                       |               16 |             72 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                              | bare_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                       |               23 |             72 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                              | bare_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                       |               21 |             72 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                              | bare_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                       |               19 |             72 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  | bare_i/axi_ic_ps7_0_S_AXI_ACP/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                            |               27 |             72 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/s05_couplers/s05_regslice/inst/w.w_pipe/s_ready_i_reg_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |               13 |             73 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/s05_couplers/s05_regslice/inst/w.w_pipe/p_1_in                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |               12 |             73 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                         | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                       |               20 |             73 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0][0] |                                                                                                                                                                                                                                                                                 |               19 |             73 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_out_reg_1[0]                                                                           | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out[63]_i_1__2_n_0                                                                                                                                        |               27 |             73 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/m00_regslice/inst/w.w_pipe/p_1_in_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |               15 |             76 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/m00_regslice/inst/w.w_pipe/s_ready_i_reg_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |               14 |             76 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_m_valid_dup_reg[0]                                                                                                                                                         | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                       |               24 |             78 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                     | bare_i/dm_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                       |               21 |             78 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                              | bare_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               20 |             88 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                       |                                                                                                                                                                                                                                                                                 |               11 |             88 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                        |                                                                                                                                                                                                                                                                                 |               11 |             88 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                        |                                                                                                                                                                                                                                                                                 |               11 |             88 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                        |                                                                                                                                                                                                                                                                                 |               11 |             88 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                        |                                                                                                                                                                                                                                                                                 |               11 |             88 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                        |                                                                                                                                                                                                                                                                                 |               11 |             88 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                       |                                                                                                                                                                                                                                                                                 |               11 |             88 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                    | bare_i/axi_ic_ps7_0_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               16 |             88 |
|  bare_i/ps7_0/inst/FCLK_CLK0 | bare_i/axi_ic_ps7_0_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                        |                                                                                                                                                                                                                                                                                 |               11 |             88 |
|  bare_i/ps7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |              527 |           1613 |
+------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


