Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Jul  7 13:32:16 2020
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file project_final_timing_summary_routed.rpt -pb project_final_timing_summary_routed.pb -rpx project_final_timing_summary_routed.rpx -warn_on_violation
| Design       : project_final
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.077        0.000                      0                 1334        0.097        0.000                      0                 1334        4.500        0.000                       0                   694  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.077        0.000                      0                 1334        0.097        0.000                      0                 1334        4.500        0.000                       0                   694  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.077ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.077ns  (required time - arrival time)
  Source:                 octave_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freqs_reg[6][25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.906ns  (logic 1.677ns (24.285%)  route 5.229ns (75.715%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         1.622     5.143    clk_IBUF_BUFG
    SLICE_X7Y20          FDRE                                         r  octave_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y20          FDRE (Prop_fdre_C_Q)         0.456     5.599 f  octave_reg[2]/Q
                         net (fo=4, routed)           0.655     6.255    octave_reg_n_0_[2]
    SLICE_X7Y20          LUT4 (Prop_lut4_I1_O)        0.124     6.379 f  FSM_sequential_state[1]_i_2/O
                         net (fo=630, routed)         4.573    10.952    state10_out
    SLICE_X12Y47         LUT2 (Prop_lut2_I1_O)        0.124    11.076 r  freqs[6][19]_i_8/O
                         net (fo=1, routed)           0.000    11.076    freqs[6][19]_i_8_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.609 r  freqs_reg[6][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.609    freqs_reg[6][19]_i_1_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.726 r  freqs_reg[6][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.726    freqs_reg[6][23]_i_1_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.049 r  freqs_reg[6][26]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.049    freqs_reg[6][26]_i_1_n_6
    SLICE_X12Y49         FDRE                                         r  freqs_reg[6][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         1.451    14.792    clk_IBUF_BUFG
    SLICE_X12Y49         FDRE                                         r  freqs_reg[6][25]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X12Y49         FDRE (Setup_fdre_C_D)        0.109    15.126    freqs_reg[6][25]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                         -12.049    
  -------------------------------------------------------------------
                         slack                                  3.077    

Slack (MET) :             3.161ns  (required time - arrival time)
  Source:                 octave_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freqs_reg[6][26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.822ns  (logic 1.593ns (23.352%)  route 5.229ns (76.648%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         1.622     5.143    clk_IBUF_BUFG
    SLICE_X7Y20          FDRE                                         r  octave_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y20          FDRE (Prop_fdre_C_Q)         0.456     5.599 f  octave_reg[2]/Q
                         net (fo=4, routed)           0.655     6.255    octave_reg_n_0_[2]
    SLICE_X7Y20          LUT4 (Prop_lut4_I1_O)        0.124     6.379 f  FSM_sequential_state[1]_i_2/O
                         net (fo=630, routed)         4.573    10.952    state10_out
    SLICE_X12Y47         LUT2 (Prop_lut2_I1_O)        0.124    11.076 r  freqs[6][19]_i_8/O
                         net (fo=1, routed)           0.000    11.076    freqs[6][19]_i_8_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.609 r  freqs_reg[6][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.609    freqs_reg[6][19]_i_1_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.726 r  freqs_reg[6][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.726    freqs_reg[6][23]_i_1_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.965 r  freqs_reg[6][26]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.965    freqs_reg[6][26]_i_1_n_5
    SLICE_X12Y49         FDRE                                         r  freqs_reg[6][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         1.451    14.792    clk_IBUF_BUFG
    SLICE_X12Y49         FDRE                                         r  freqs_reg[6][26]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X12Y49         FDRE (Setup_fdre_C_D)        0.109    15.126    freqs_reg[6][26]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                         -11.965    
  -------------------------------------------------------------------
                         slack                                  3.161    

Slack (MET) :             3.181ns  (required time - arrival time)
  Source:                 octave_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freqs_reg[6][24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.802ns  (logic 1.573ns (23.127%)  route 5.229ns (76.873%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         1.622     5.143    clk_IBUF_BUFG
    SLICE_X7Y20          FDRE                                         r  octave_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y20          FDRE (Prop_fdre_C_Q)         0.456     5.599 f  octave_reg[2]/Q
                         net (fo=4, routed)           0.655     6.255    octave_reg_n_0_[2]
    SLICE_X7Y20          LUT4 (Prop_lut4_I1_O)        0.124     6.379 f  FSM_sequential_state[1]_i_2/O
                         net (fo=630, routed)         4.573    10.952    state10_out
    SLICE_X12Y47         LUT2 (Prop_lut2_I1_O)        0.124    11.076 r  freqs[6][19]_i_8/O
                         net (fo=1, routed)           0.000    11.076    freqs[6][19]_i_8_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.609 r  freqs_reg[6][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.609    freqs_reg[6][19]_i_1_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.726 r  freqs_reg[6][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.726    freqs_reg[6][23]_i_1_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.945 r  freqs_reg[6][26]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.945    freqs_reg[6][26]_i_1_n_7
    SLICE_X12Y49         FDRE                                         r  freqs_reg[6][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         1.451    14.792    clk_IBUF_BUFG
    SLICE_X12Y49         FDRE                                         r  freqs_reg[6][24]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X12Y49         FDRE (Setup_fdre_C_D)        0.109    15.126    freqs_reg[6][24]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                         -11.945    
  -------------------------------------------------------------------
                         slack                                  3.181    

Slack (MET) :             3.194ns  (required time - arrival time)
  Source:                 octave_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freqs_reg[6][21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.789ns  (logic 1.560ns (22.980%)  route 5.229ns (77.020%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         1.622     5.143    clk_IBUF_BUFG
    SLICE_X7Y20          FDRE                                         r  octave_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y20          FDRE (Prop_fdre_C_Q)         0.456     5.599 f  octave_reg[2]/Q
                         net (fo=4, routed)           0.655     6.255    octave_reg_n_0_[2]
    SLICE_X7Y20          LUT4 (Prop_lut4_I1_O)        0.124     6.379 f  FSM_sequential_state[1]_i_2/O
                         net (fo=630, routed)         4.573    10.952    state10_out
    SLICE_X12Y47         LUT2 (Prop_lut2_I1_O)        0.124    11.076 r  freqs[6][19]_i_8/O
                         net (fo=1, routed)           0.000    11.076    freqs[6][19]_i_8_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.609 r  freqs_reg[6][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.609    freqs_reg[6][19]_i_1_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.932 r  freqs_reg[6][23]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.932    freqs_reg[6][23]_i_1_n_6
    SLICE_X12Y48         FDRE                                         r  freqs_reg[6][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         1.451    14.792    clk_IBUF_BUFG
    SLICE_X12Y48         FDRE                                         r  freqs_reg[6][21]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X12Y48         FDRE (Setup_fdre_C_D)        0.109    15.126    freqs_reg[6][21]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                         -11.932    
  -------------------------------------------------------------------
                         slack                                  3.194    

Slack (MET) :             3.202ns  (required time - arrival time)
  Source:                 octave_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freqs_reg[6][23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.781ns  (logic 1.552ns (22.889%)  route 5.229ns (77.111%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         1.622     5.143    clk_IBUF_BUFG
    SLICE_X7Y20          FDRE                                         r  octave_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y20          FDRE (Prop_fdre_C_Q)         0.456     5.599 f  octave_reg[2]/Q
                         net (fo=4, routed)           0.655     6.255    octave_reg_n_0_[2]
    SLICE_X7Y20          LUT4 (Prop_lut4_I1_O)        0.124     6.379 f  FSM_sequential_state[1]_i_2/O
                         net (fo=630, routed)         4.573    10.952    state10_out
    SLICE_X12Y47         LUT2 (Prop_lut2_I1_O)        0.124    11.076 r  freqs[6][19]_i_8/O
                         net (fo=1, routed)           0.000    11.076    freqs[6][19]_i_8_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.609 r  freqs_reg[6][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.609    freqs_reg[6][19]_i_1_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.924 r  freqs_reg[6][23]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.924    freqs_reg[6][23]_i_1_n_4
    SLICE_X12Y48         FDRE                                         r  freqs_reg[6][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         1.451    14.792    clk_IBUF_BUFG
    SLICE_X12Y48         FDRE                                         r  freqs_reg[6][23]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X12Y48         FDRE (Setup_fdre_C_D)        0.109    15.126    freqs_reg[6][23]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                         -11.924    
  -------------------------------------------------------------------
                         slack                                  3.202    

Slack (MET) :             3.278ns  (required time - arrival time)
  Source:                 octave_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freqs_reg[6][22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.705ns  (logic 1.476ns (22.015%)  route 5.229ns (77.985%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         1.622     5.143    clk_IBUF_BUFG
    SLICE_X7Y20          FDRE                                         r  octave_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y20          FDRE (Prop_fdre_C_Q)         0.456     5.599 f  octave_reg[2]/Q
                         net (fo=4, routed)           0.655     6.255    octave_reg_n_0_[2]
    SLICE_X7Y20          LUT4 (Prop_lut4_I1_O)        0.124     6.379 f  FSM_sequential_state[1]_i_2/O
                         net (fo=630, routed)         4.573    10.952    state10_out
    SLICE_X12Y47         LUT2 (Prop_lut2_I1_O)        0.124    11.076 r  freqs[6][19]_i_8/O
                         net (fo=1, routed)           0.000    11.076    freqs[6][19]_i_8_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.609 r  freqs_reg[6][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.609    freqs_reg[6][19]_i_1_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.848 r  freqs_reg[6][23]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.848    freqs_reg[6][23]_i_1_n_5
    SLICE_X12Y48         FDRE                                         r  freqs_reg[6][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         1.451    14.792    clk_IBUF_BUFG
    SLICE_X12Y48         FDRE                                         r  freqs_reg[6][22]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X12Y48         FDRE (Setup_fdre_C_D)        0.109    15.126    freqs_reg[6][22]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                         -11.848    
  -------------------------------------------------------------------
                         slack                                  3.278    

Slack (MET) :             3.298ns  (required time - arrival time)
  Source:                 octave_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freqs_reg[6][20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.685ns  (logic 1.456ns (21.781%)  route 5.229ns (78.219%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         1.622     5.143    clk_IBUF_BUFG
    SLICE_X7Y20          FDRE                                         r  octave_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y20          FDRE (Prop_fdre_C_Q)         0.456     5.599 f  octave_reg[2]/Q
                         net (fo=4, routed)           0.655     6.255    octave_reg_n_0_[2]
    SLICE_X7Y20          LUT4 (Prop_lut4_I1_O)        0.124     6.379 f  FSM_sequential_state[1]_i_2/O
                         net (fo=630, routed)         4.573    10.952    state10_out
    SLICE_X12Y47         LUT2 (Prop_lut2_I1_O)        0.124    11.076 r  freqs[6][19]_i_8/O
                         net (fo=1, routed)           0.000    11.076    freqs[6][19]_i_8_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.609 r  freqs_reg[6][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.609    freqs_reg[6][19]_i_1_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.828 r  freqs_reg[6][23]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.828    freqs_reg[6][23]_i_1_n_7
    SLICE_X12Y48         FDRE                                         r  freqs_reg[6][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         1.451    14.792    clk_IBUF_BUFG
    SLICE_X12Y48         FDRE                                         r  freqs_reg[6][20]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X12Y48         FDRE (Setup_fdre_C_D)        0.109    15.126    freqs_reg[6][20]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                         -11.828    
  -------------------------------------------------------------------
                         slack                                  3.298    

Slack (MET) :             3.346ns  (required time - arrival time)
  Source:                 octave_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freqs_reg[4][25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.657ns  (logic 2.158ns (32.419%)  route 4.499ns (67.581%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         1.622     5.143    clk_IBUF_BUFG
    SLICE_X7Y20          FDRE                                         r  octave_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y20          FDRE (Prop_fdre_C_Q)         0.456     5.599 f  octave_reg[2]/Q
                         net (fo=4, routed)           0.655     6.255    octave_reg_n_0_[2]
    SLICE_X7Y20          LUT4 (Prop_lut4_I1_O)        0.124     6.379 f  FSM_sequential_state[1]_i_2/O
                         net (fo=630, routed)         3.843    10.222    state10_out
    SLICE_X4Y41          LUT2 (Prop_lut2_I1_O)        0.124    10.346 r  freqs[4][3]_i_8/O
                         net (fo=1, routed)           0.000    10.346    freqs[4][3]_i_8_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.896 r  freqs_reg[4][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.896    freqs_reg[4][3]_i_1_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.010 r  freqs_reg[4][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.010    freqs_reg[4][7]_i_1_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.124 r  freqs_reg[4][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.124    freqs_reg[4][11]_i_1_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.238 r  freqs_reg[4][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.238    freqs_reg[4][15]_i_1_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.352 r  freqs_reg[4][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.352    freqs_reg[4][19]_i_1_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.466 r  freqs_reg[4][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.466    freqs_reg[4][23]_i_1_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.800 r  freqs_reg[4][26]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.800    freqs_reg[4][26]_i_1_n_6
    SLICE_X4Y47          FDRE                                         r  freqs_reg[4][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         1.518    14.859    clk_IBUF_BUFG
    SLICE_X4Y47          FDRE                                         r  freqs_reg[4][25]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X4Y47          FDRE (Setup_fdre_C_D)        0.062    15.146    freqs_reg[4][25]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                         -11.800    
  -------------------------------------------------------------------
                         slack                                  3.346    

Slack (MET) :             3.392ns  (required time - arrival time)
  Source:                 octave_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freqs_reg[8][25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.500ns  (logic 1.520ns (23.385%)  route 4.980ns (76.615%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         1.622     5.143    clk_IBUF_BUFG
    SLICE_X7Y20          FDRE                                         r  octave_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y20          FDRE (Prop_fdre_C_Q)         0.456     5.599 f  octave_reg[2]/Q
                         net (fo=4, routed)           0.655     6.255    octave_reg_n_0_[2]
    SLICE_X7Y20          LUT4 (Prop_lut4_I1_O)        0.124     6.379 f  FSM_sequential_state[1]_i_2/O
                         net (fo=630, routed)         4.324    10.703    state10_out
    SLICE_X8Y49          LUT2 (Prop_lut2_I1_O)        0.124    10.827 r  freqs[8][19]_i_6/O
                         net (fo=1, routed)           0.000    10.827    freqs[8][19]_i_6_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.203 r  freqs_reg[8][19]_i_1/CO[3]
                         net (fo=1, routed)           0.001    11.203    freqs_reg[8][19]_i_1_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.320 r  freqs_reg[8][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.320    freqs_reg[8][23]_i_1_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.643 r  freqs_reg[8][26]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.643    freqs_reg[8][26]_i_1_n_6
    SLICE_X8Y51          FDRE                                         r  freqs_reg[8][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         1.441    14.782    clk_IBUF_BUFG
    SLICE_X8Y51          FDRE                                         r  freqs_reg[8][25]/C
                         clock pessimism              0.180    14.962    
                         clock uncertainty           -0.035    14.926    
    SLICE_X8Y51          FDRE (Setup_fdre_C_D)        0.109    15.035    freqs_reg[8][25]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -11.643    
  -------------------------------------------------------------------
                         slack                                  3.392    

Slack (MET) :             3.407ns  (required time - arrival time)
  Source:                 octave_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freqs_reg[6][19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.576ns  (logic 1.347ns (20.485%)  route 5.229ns (79.515%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         1.622     5.143    clk_IBUF_BUFG
    SLICE_X7Y20          FDRE                                         r  octave_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y20          FDRE (Prop_fdre_C_Q)         0.456     5.599 f  octave_reg[2]/Q
                         net (fo=4, routed)           0.655     6.255    octave_reg_n_0_[2]
    SLICE_X7Y20          LUT4 (Prop_lut4_I1_O)        0.124     6.379 f  FSM_sequential_state[1]_i_2/O
                         net (fo=630, routed)         4.573    10.952    state10_out
    SLICE_X12Y47         LUT2 (Prop_lut2_I1_O)        0.124    11.076 r  freqs[6][19]_i_8/O
                         net (fo=1, routed)           0.000    11.076    freqs[6][19]_i_8_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.719 r  freqs_reg[6][19]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.719    freqs_reg[6][19]_i_1_n_4
    SLICE_X12Y47         FDRE                                         r  freqs_reg[6][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         1.451    14.792    clk_IBUF_BUFG
    SLICE_X12Y47         FDRE                                         r  freqs_reg[6][19]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X12Y47         FDRE (Setup_fdre_C_D)        0.109    15.126    freqs_reg[6][19]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                         -11.719    
  -------------------------------------------------------------------
                         slack                                  3.407    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 key8/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key8/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.569%)  route 0.127ns (25.431%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         0.594     1.477    key8/CLK
    SLICE_X6Y49          FDRE                                         r  key8/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  key8/counter_reg[18]/Q
                         net (fo=2, routed)           0.127     1.768    key8/counter_reg[18]
    SLICE_X6Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.924 r  key8/counter_reg[16]_i_1__7/CO[3]
                         net (fo=1, routed)           0.001     1.924    key8/counter_reg[16]_i_1__7_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.977 r  key8/counter_reg[20]_i_1__7/O[0]
                         net (fo=1, routed)           0.000     1.977    key8/counter_reg[20]_i_1__7_n_7
    SLICE_X6Y50          FDRE                                         r  key8/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         0.863     1.990    key8/CLK
    SLICE_X6Y50          FDRE                                         r  key8/counter_reg[20]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X6Y50          FDRE (Hold_fdre_C_D)         0.134     1.880    key8/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 key8/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key8/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.213%)  route 0.127ns (24.787%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         0.594     1.477    key8/CLK
    SLICE_X6Y49          FDRE                                         r  key8/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  key8/counter_reg[18]/Q
                         net (fo=2, routed)           0.127     1.768    key8/counter_reg[18]
    SLICE_X6Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.924 r  key8/counter_reg[16]_i_1__7/CO[3]
                         net (fo=1, routed)           0.001     1.924    key8/counter_reg[16]_i_1__7_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.990 r  key8/counter_reg[20]_i_1__7/O[2]
                         net (fo=1, routed)           0.000     1.990    key8/counter_reg[20]_i_1__7_n_5
    SLICE_X6Y50          FDRE                                         r  key8/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         0.863     1.990    key8/CLK
    SLICE_X6Y50          FDRE                                         r  key8/counter_reg[22]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X6Y50          FDRE (Hold_fdre_C_D)         0.134     1.880    key8/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 freqs_reg[8][19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freqs_reg[8][20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.352ns (68.611%)  route 0.161ns (31.389%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         0.567     1.450    clk_IBUF_BUFG
    SLICE_X8Y49          FDRE                                         r  freqs_reg[8][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.164     1.614 r  freqs_reg[8][19]/Q
                         net (fo=3, routed)           0.160     1.774    freqs_reg_n_0_[8][19]
    SLICE_X8Y49          LUT2 (Prop_lut2_I0_O)        0.044     1.818 r  freqs[8][19]_i_2/O
                         net (fo=1, routed)           0.000     1.818    freqs[8][19]_i_2_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.091     1.909 r  freqs_reg[8][19]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.910    freqs_reg[8][19]_i_1_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.963 r  freqs_reg[8][23]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.963    freqs_reg[8][23]_i_1_n_7
    SLICE_X8Y50          FDRE                                         r  freqs_reg[8][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         0.834     1.962    clk_IBUF_BUFG
    SLICE_X8Y50          FDRE                                         r  freqs_reg[8][20]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X8Y50          FDRE (Hold_fdre_C_D)         0.134     1.852    freqs_reg[8][20]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 freqs_reg[8][19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freqs_reg[8][22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.365ns (69.387%)  route 0.161ns (30.613%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         0.567     1.450    clk_IBUF_BUFG
    SLICE_X8Y49          FDRE                                         r  freqs_reg[8][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.164     1.614 r  freqs_reg[8][19]/Q
                         net (fo=3, routed)           0.160     1.774    freqs_reg_n_0_[8][19]
    SLICE_X8Y49          LUT2 (Prop_lut2_I0_O)        0.044     1.818 r  freqs[8][19]_i_2/O
                         net (fo=1, routed)           0.000     1.818    freqs[8][19]_i_2_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.091     1.909 r  freqs_reg[8][19]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.910    freqs_reg[8][19]_i_1_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.976 r  freqs_reg[8][23]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.976    freqs_reg[8][23]_i_1_n_5
    SLICE_X8Y50          FDRE                                         r  freqs_reg[8][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         0.834     1.962    clk_IBUF_BUFG
    SLICE_X8Y50          FDRE                                         r  freqs_reg[8][22]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X8Y50          FDRE (Hold_fdre_C_D)         0.134     1.852    freqs_reg[8][22]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 key8/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key8/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.276%)  route 0.127ns (23.724%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         0.594     1.477    key8/CLK
    SLICE_X6Y49          FDRE                                         r  key8/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  key8/counter_reg[18]/Q
                         net (fo=2, routed)           0.127     1.768    key8/counter_reg[18]
    SLICE_X6Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.924 r  key8/counter_reg[16]_i_1__7/CO[3]
                         net (fo=1, routed)           0.001     1.924    key8/counter_reg[16]_i_1__7_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.013 r  key8/counter_reg[20]_i_1__7/O[1]
                         net (fo=1, routed)           0.000     2.013    key8/counter_reg[20]_i_1__7_n_6
    SLICE_X6Y50          FDRE                                         r  key8/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         0.863     1.990    key8/CLK
    SLICE_X6Y50          FDRE                                         r  key8/counter_reg[21]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X6Y50          FDRE (Hold_fdre_C_D)         0.134     1.880    key8/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 key8/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key8/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.411ns (76.365%)  route 0.127ns (23.635%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         0.594     1.477    key8/CLK
    SLICE_X6Y49          FDRE                                         r  key8/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  key8/counter_reg[18]/Q
                         net (fo=2, routed)           0.127     1.768    key8/counter_reg[18]
    SLICE_X6Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.924 r  key8/counter_reg[16]_i_1__7/CO[3]
                         net (fo=1, routed)           0.001     1.924    key8/counter_reg[16]_i_1__7_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.015 r  key8/counter_reg[20]_i_1__7/O[3]
                         net (fo=1, routed)           0.000     2.015    key8/counter_reg[20]_i_1__7_n_4
    SLICE_X6Y50          FDRE                                         r  key8/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         0.863     1.990    key8/CLK
    SLICE_X6Y50          FDRE                                         r  key8/counter_reg[23]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X6Y50          FDRE (Hold_fdre_C_D)         0.134     1.880    key8/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 key8/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key8/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.452%)  route 0.127ns (23.548%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         0.594     1.477    key8/CLK
    SLICE_X6Y49          FDRE                                         r  key8/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  key8/counter_reg[18]/Q
                         net (fo=2, routed)           0.127     1.768    key8/counter_reg[18]
    SLICE_X6Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.924 r  key8/counter_reg[16]_i_1__7/CO[3]
                         net (fo=1, routed)           0.001     1.924    key8/counter_reg[16]_i_1__7_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.964 r  key8/counter_reg[20]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000     1.964    key8/counter_reg[20]_i_1__7_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.017 r  key8/counter_reg[24]_i_1__7/O[0]
                         net (fo=1, routed)           0.000     2.017    key8/counter_reg[24]_i_1__7_n_7
    SLICE_X6Y51          FDRE                                         r  key8/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         0.863     1.990    key8/CLK
    SLICE_X6Y51          FDRE                                         r  key8/counter_reg[24]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X6Y51          FDRE (Hold_fdre_C_D)         0.134     1.880    key8/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 key6/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key6/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.452%)  route 0.127ns (23.548%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         0.567     1.450    key6/CLK
    SLICE_X14Y48         FDRE                                         r  key6/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y48         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  key6/counter_reg[18]/Q
                         net (fo=2, routed)           0.127     1.741    key6/counter_reg[18]
    SLICE_X14Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.897 r  key6/counter_reg[16]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     1.897    key6/counter_reg[16]_i_1__5_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.937 r  key6/counter_reg[20]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001     1.937    key6/counter_reg[20]_i_1__5_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.990 r  key6/counter_reg[24]_i_1__5/O[0]
                         net (fo=1, routed)           0.000     1.990    key6/counter_reg[24]_i_1__5_n_7
    SLICE_X14Y50         FDRE                                         r  key6/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         0.834     1.962    key6/CLK
    SLICE_X14Y50         FDRE                                         r  key6/counter_reg[24]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X14Y50         FDRE (Hold_fdre_C_D)         0.134     1.852    key6/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 freqs_reg[8][20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freqs_reg[8][19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.273ns (49.808%)  route 0.275ns (50.192%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         0.565     1.448    clk_IBUF_BUFG
    SLICE_X8Y50          FDRE                                         r  freqs_reg[8][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDRE (Prop_fdre_C_Q)         0.164     1.612 r  freqs_reg[8][20]/Q
                         net (fo=3, routed)           0.275     1.887    freqs_reg_n_0_[8][20]
    SLICE_X8Y49          LUT2 (Prop_lut2_I0_O)        0.045     1.932 r  freqs[8][19]_i_6/O
                         net (fo=1, routed)           0.000     1.932    freqs[8][19]_i_6_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.996 r  freqs_reg[8][19]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.996    freqs_reg[8][19]_i_1_n_4
    SLICE_X8Y49          FDRE                                         r  freqs_reg[8][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         0.837     1.964    clk_IBUF_BUFG
    SLICE_X8Y49          FDRE                                         r  freqs_reg[8][19]/C
                         clock pessimism             -0.244     1.720    
    SLICE_X8Y49          FDRE (Hold_fdre_C_D)         0.134     1.854    freqs_reg[8][19]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 freqs_reg[8][19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freqs_reg[8][21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.388ns (70.669%)  route 0.161ns (29.331%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         0.567     1.450    clk_IBUF_BUFG
    SLICE_X8Y49          FDRE                                         r  freqs_reg[8][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.164     1.614 r  freqs_reg[8][19]/Q
                         net (fo=3, routed)           0.160     1.774    freqs_reg_n_0_[8][19]
    SLICE_X8Y49          LUT2 (Prop_lut2_I0_O)        0.044     1.818 r  freqs[8][19]_i_2/O
                         net (fo=1, routed)           0.000     1.818    freqs[8][19]_i_2_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.091     1.909 r  freqs_reg[8][19]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.910    freqs_reg[8][19]_i_1_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.999 r  freqs_reg[8][23]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.999    freqs_reg[8][23]_i_1_n_6
    SLICE_X8Y50          FDRE                                         r  freqs_reg[8][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         0.834     1.962    clk_IBUF_BUFG
    SLICE_X8Y50          FDRE                                         r  freqs_reg[8][21]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X8Y50          FDRE (Hold_fdre_C_D)         0.134     1.852    freqs_reg[8][21]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.147    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y20    FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y20    FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y25   freqs_reg[10][3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y26   freqs_reg[10][4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y26   freqs_reg[10][5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y26   freqs_reg[10][6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y26   freqs_reg[10][7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y27   freqs_reg[10][8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y27   freqs_reg[10][9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y37    freqs_reg[11][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y35   key7/counter_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y35   key7/counter_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y37    freqs_reg[11][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y37    freqs_reg[11][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y37    freqs_reg[11][3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y38    freqs_reg[11][4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y38    freqs_reg[11][5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y38    freqs_reg[11][6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y38    freqs_reg[11][7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y25   freqs_reg[10][3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y23    freqs_reg[2][0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y25    freqs_reg[2][10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y25    freqs_reg[2][11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y26    freqs_reg[2][12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y26    freqs_reg[2][13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y26    freqs_reg[2][14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y26    freqs_reg[2][15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y23    freqs_reg[5][8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y23    freqs_reg[5][9]/C



