/dts-v1/;

/ {
	#address-cells = <0x02>;
	#size-cells = <0x02>;
	model = "CEPHEUS";
	compatible = "qcom,sm8150-cdp\0qcom,sm8150\0qcom,cdp";
	qcom,msm-name = "SM8150 V2";
	qcom,msm-id = <0x153 0x20000>;
	interrupt-parent = <0x01>;
	qcom,pmic-name = "PM8150";
	qcom,board-id = <0x25 0x00>;

	cpus {
		#address-cells = <0x02>;
		#size-cells = <0x00>;

		cpu@0 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x00 0x00>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x400>;
			cache-size = <0x8000>;
			next-level-cache = <0x02>;
			sched-energy-costs = <0x03 0x04>;
			qcom,lmh-dcvs = <0x05>;
			#cooling-cells = <0x02>;
			phandle = <0x13>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-size = <0x20000>;
				cache-level = <0x02>;
				next-level-cache = <0x06>;
				phandle = <0x02>;

				l3-cache {
					compatible = "arm,arch-cache";
					cache-size = <0x200000>;
					cache-level = <0x03>;
					phandle = <0x06>;
				};
			};

			l1-icache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x8800>;
				phandle = <0x86>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x9000>;
				phandle = <0x8e>;
			};

			l2-tlb {
				qcom,dump-size = <0x5000>;
				phandle = <0x9e>;
			};
		};

		cpu@100 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x00 0x100>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x400>;
			cache-size = <0x8000>;
			next-level-cache = <0x07>;
			sched-energy-costs = <0x03 0x04>;
			qcom,lmh-dcvs = <0x05>;
			#cooling-cells = <0x02>;
			phandle = <0x14>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-size = <0x20000>;
				cache-level = <0x02>;
				next-level-cache = <0x06>;
				phandle = <0x07>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x8800>;
				phandle = <0x87>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x9000>;
				phandle = <0x8f>;
			};

			l2-tlb {
				qcom,dump-size = <0x5000>;
				phandle = <0x9f>;
			};
		};

		cpu@200 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x00 0x200>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x400>;
			cache-size = <0x8000>;
			next-level-cache = <0x08>;
			sched-energy-costs = <0x03 0x04>;
			qcom,lmh-dcvs = <0x05>;
			#cooling-cells = <0x02>;
			phandle = <0x15>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-size = <0x20000>;
				cache-level = <0x02>;
				next-level-cache = <0x06>;
				phandle = <0x08>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x8800>;
				phandle = <0x88>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x9000>;
				phandle = <0x90>;
			};

			l2-tlb {
				qcom,dump-size = <0x5000>;
				phandle = <0xa0>;
			};
		};

		cpu@300 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x00 0x300>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x400>;
			cache-size = <0x8000>;
			next-level-cache = <0x09>;
			sched-energy-costs = <0x03 0x04>;
			qcom,lmh-dcvs = <0x05>;
			#cooling-cells = <0x02>;
			phandle = <0x16>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-size = <0x20000>;
				cache-level = <0x02>;
				next-level-cache = <0x06>;
				phandle = <0x09>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x8800>;
				phandle = <0x89>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x9000>;
				phandle = <0x91>;
			};

			l2-tlb {
				qcom,dump-size = <0x5000>;
				phandle = <0xa1>;
			};
		};

		cpu@400 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x00 0x400>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x6cc>;
			cache-size = <0x20000>;
			next-level-cache = <0x0a>;
			sched-energy-costs = <0x0b 0x0c>;
			qcom,lmh-dcvs = <0x0d>;
			#cooling-cells = <0x02>;
			phandle = <0x17>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-size = <0x40000>;
				cache-level = <0x02>;
				next-level-cache = <0x06>;
				qcom,dump-size = <0x88000>;
				phandle = <0x0a>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x11000>;
				phandle = <0x8a>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x12000>;
				phandle = <0x92>;
			};

			l1-itlb {
				qcom,dump-size = <0x300>;
				phandle = <0x96>;
			};

			l1-dtlb {
				qcom,dump-size = <0x480>;
				phandle = <0x9a>;
			};

			l2-tlb {
				qcom,dump-size = <0x7800>;
				phandle = <0xa2>;
			};
		};

		cpu@500 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x00 0x500>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x6cc>;
			cache-size = <0x20000>;
			next-level-cache = <0x0e>;
			sched-energy-costs = <0x0b 0x0c>;
			qcom,lmh-dcvs = <0x0d>;
			#cooling-cells = <0x02>;
			phandle = <0x18>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-size = <0x40000>;
				cache-level = <0x02>;
				next-level-cache = <0x06>;
				qcom,dump-size = <0x88000>;
				phandle = <0x0e>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x11000>;
				phandle = <0x8b>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x12000>;
				phandle = <0x93>;
			};

			l1-itlb {
				qcom,dump-size = <0x300>;
				phandle = <0x97>;
			};

			l1-dtlb {
				qcom,dump-size = <0x480>;
				phandle = <0x9b>;
			};

			l2-tlb {
				qcom,dump-size = <0x7800>;
				phandle = <0xa3>;
			};
		};

		cpu@600 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x00 0x600>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x6cc>;
			cache-size = <0x20000>;
			next-level-cache = <0x0f>;
			sched-energy-costs = <0x0b 0x0c>;
			qcom,lmh-dcvs = <0x0d>;
			#cooling-cells = <0x02>;
			phandle = <0x19>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-size = <0x40000>;
				cache-level = <0x02>;
				next-level-cache = <0x06>;
				qcom,dump-size = <0x88000>;
				phandle = <0x0f>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x11000>;
				phandle = <0x8c>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x12000>;
				phandle = <0x94>;
			};

			l1-itlb {
				qcom,dump-size = <0x300>;
				phandle = <0x98>;
			};

			l1-dtlb {
				qcom,dump-size = <0x480>;
				phandle = <0x9c>;
			};

			l2-tlb {
				qcom,dump-size = <0x7800>;
				phandle = <0xa4>;
			};
		};

		cpu@700 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x00 0x700>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x6cc>;
			cache-size = <0x20000>;
			next-level-cache = <0x10>;
			sched-energy-costs = <0x11 0x12>;
			qcom,lmh-dcvs = <0x0d>;
			#cooling-cells = <0x02>;
			phandle = <0x1a>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-size = <0x80000>;
				cache-level = <0x02>;
				next-level-cache = <0x06>;
				qcom,dump-size = <0x110000>;
				phandle = <0x10>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x11000>;
				phandle = <0x8d>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x12000>;
				phandle = <0x95>;
			};

			l1-itlb {
				qcom,dump-size = <0x300>;
				phandle = <0x99>;
			};

			l1-dtlb {
				qcom,dump-size = <0x480>;
				phandle = <0x9d>;
			};

			l2-tlb {
				qcom,dump-size = <0x7800>;
				phandle = <0xa5>;
			};
		};

		cpu-map {

			cluster0 {

				core0 {
					cpu = <0x13>;
				};

				core1 {
					cpu = <0x14>;
				};

				core2 {
					cpu = <0x15>;
				};

				core3 {
					cpu = <0x16>;
				};
			};

			cluster1 {

				core0 {
					cpu = <0x17>;
				};

				core1 {
					cpu = <0x18>;
				};

				core2 {
					cpu = <0x19>;
				};
			};

			cluster2 {

				core0 {
					cpu = <0x1a>;
				};
			};
		};
	};

	soc {
		#address-cells = <0x01>;
		#size-cells = <0x01>;
		ranges = <0x00 0x00 0x00 0xffffffff>;
		compatible = "simple-bus";
		phandle = <0x2ec>;

		qcom,gdsc@0x106004 {
			compatible = "qcom,gdsc";
			regulator-name = "emac_gdsc";
			reg = <0x106004 0x04>;
			status = "ok";
			phandle = <0x2ed>;
		};

		qcom,gdsc@0x16b004 {
			compatible = "qcom,gdsc";
			regulator-name = "pcie_0_gdsc";
			reg = <0x16b004 0x04>;
			status = "ok";
			phandle = <0x19d>;
		};

		qcom,gdsc@0x18d004 {
			compatible = "qcom,gdsc";
			regulator-name = "pcie_1_gdsc";
			reg = <0x18d004 0x04>;
			status = "ok";
			phandle = <0x1a2>;
		};

		qcom,gdsc@0x175004 {
			compatible = "qcom,gdsc";
			regulator-name = "ufs_card_gdsc";
			reg = <0x175004 0x04>;
			status = "disabled";
			phandle = <0x2ee>;
		};

		qcom,gdsc@0x177004 {
			compatible = "qcom,gdsc";
			regulator-name = "ufs_phy_gdsc";
			reg = <0x177004 0x04>;
			status = "ok";
			phandle = <0xa9>;
		};

		qcom,gdsc@0x10f004 {
			compatible = "qcom,gdsc";
			regulator-name = "usb30_prim_gdsc";
			reg = <0x10f004 0x04>;
			status = "ok";
			phandle = <0x2e0>;
		};

		qcom,gdsc@0x110004 {
			compatible = "qcom,gdsc";
			regulator-name = "usb30_sec_gdsc";
			reg = <0x110004 0x04>;
			status = "ok";
			phandle = <0x2e5>;
		};

		qcom,gdsc@0x17d040 {
			compatible = "qcom,gdsc";
			regulator-name = "hlos1_vote_aggre_noc_mmu_audio_tbu_gdsc";
			reg = <0x17d040 0x04>;
			qcom,no-status-check-on-disable;
			qcom,gds-timeout = <0x1f4>;
			status = "ok";
			phandle = <0x234>;
		};

		qcom,gdsc@0x17d044 {
			compatible = "qcom,gdsc";
			regulator-name = "hlos1_vote_aggre_noc_mmu_tbu1_gdsc";
			reg = <0x17d044 0x04>;
			qcom,no-status-check-on-disable;
			qcom,gds-timeout = <0x1f4>;
			status = "ok";
			phandle = <0x230>;
		};

		qcom,gdsc@0x17d048 {
			compatible = "qcom,gdsc";
			regulator-name = "hlos1_vote_aggre_noc_mmu_tbu2_gdsc";
			reg = <0x17d048 0x04>;
			qcom,no-status-check-on-disable;
			qcom,gds-timeout = <0x1f4>;
			status = "ok";
			phandle = <0x231>;
		};

		qcom,gdsc@0x17d04c {
			compatible = "qcom,gdsc";
			regulator-name = "hlos1_vote_aggre_noc_mmu_pcie_tbu_gdsc";
			reg = <0x17d04c 0x04>;
			qcom,no-status-check-on-disable;
			qcom,gds-timeout = <0x1f4>;
			status = "ok";
			phandle = <0x235>;
		};

		qcom,gdsc@0x17d050 {
			compatible = "qcom,gdsc";
			regulator-name = "hlos1_vote_mmnoc_mmu_tbu_hf0_gdsc";
			reg = <0x17d050 0x04>;
			qcom,no-status-check-on-disable;
			qcom,gds-timeout = <0x1f4>;
			status = "ok";
			phandle = <0x233>;
		};

		qcom,gdsc@0x17d054 {
			compatible = "qcom,gdsc";
			regulator-name = "hlos1_vote_mmnoc_mmu_tbu_sf_gdsc";
			reg = <0x17d054 0x04>;
			qcom,no-status-check-on-disable;
			qcom,gds-timeout = <0x1f4>;
			status = "ok";
			phandle = <0x236>;
		};

		qcom,gdsc@0x17d058 {
			compatible = "qcom,gdsc";
			regulator-name = "hlos1_vote_mmnoc_mmu_tbu_hf1_gdsc";
			reg = <0x17d058 0x04>;
			qcom,no-status-check-on-disable;
			qcom,gds-timeout = <0x1f4>;
			status = "ok";
			phandle = <0x232>;
		};

		qcom,gdsc@0x17d05c {
			compatible = "qcom,gdsc";
			regulator-name = "hlos1_vote_turing_mmu_tbu0_gdsc";
			reg = <0x17d05c 0x04>;
			qcom,no-status-check-on-disable;
			qcom,gds-timeout = <0x1f4>;
			status = "ok";
			phandle = <0x2ef>;
		};

		qcom,gdsc@0x17d060 {
			compatible = "qcom,gdsc";
			regulator-name = "hlos1_vote_turing_mmu_tbu1_gdsc";
			reg = <0x17d060 0x04>;
			qcom,no-status-check-on-disable;
			qcom,gds-timeout = <0x1f4>;
			status = "ok";
			phandle = <0x2f0>;
		};

		qcom,gdsc@0xad07004 {
			compatible = "qcom,gdsc";
			regulator-name = "bps_gdsc";
			reg = <0xad07004 0x04>;
			status = "ok";
			clock-names = "ahb_clk";
			clocks = <0x1b 0x08>;
			parent-supply = <0x1c>;
			vdd_parent-supply = <0x1c>;
			qcom,msm-bus,name = "bps_gdsc_ahb";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x01 0x24d 0x00 0x00 0x01 0x24d 0x00 0x01>;
			qcom,support-hw-trigger;
			phandle = <0x41>;
		};

		qcom,gdsc@0xad08004 {
			compatible = "qcom,gdsc";
			regulator-name = "ipe_0_gdsc";
			reg = <0xad08004 0x04>;
			status = "ok";
			clock-names = "ahb_clk";
			clocks = <0x1b 0x08>;
			parent-supply = <0x1c>;
			vdd_parent-supply = <0x1c>;
			qcom,msm-bus,name = "ipe_0_gdsc_ahb";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x01 0x24d 0x00 0x00 0x01 0x24d 0x00 0x01>;
			qcom,support-hw-trigger;
			phandle = <0x3f>;
		};

		qcom,gdsc@0xad09004 {
			compatible = "qcom,gdsc";
			regulator-name = "ipe_1_gdsc";
			reg = <0xad09004 0x04>;
			status = "ok";
			clock-names = "ahb_clk";
			clocks = <0x1b 0x08>;
			parent-supply = <0x1c>;
			vdd_parent-supply = <0x1c>;
			qcom,msm-bus,name = "ipe_1_gdsc_ahb";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x01 0x24d 0x00 0x00 0x01 0x24d 0x00 0x01>;
			qcom,support-hw-trigger;
			phandle = <0x40>;
		};

		qcom,gdsc@0xad0a004 {
			compatible = "qcom,gdsc";
			regulator-name = "ife_0_gdsc";
			reg = <0xad0a004 0x04>;
			status = "ok";
			clock-names = "ahb_clk";
			clocks = <0x1b 0x08>;
			parent-supply = <0x1c>;
			vdd_parent-supply = <0x1c>;
			qcom,msm-bus,name = "ife_0_gdsc_ahb";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x01 0x24d 0x00 0x00 0x01 0x24d 0x00 0x01>;
			phandle = <0x3d>;
		};

		qcom,gdsc@0xad0b004 {
			compatible = "qcom,gdsc";
			regulator-name = "ife_1_gdsc";
			reg = <0xad0b004 0x04>;
			status = "ok";
			clock-names = "ahb_clk";
			clocks = <0x1b 0x08>;
			parent-supply = <0x1c>;
			vdd_parent-supply = <0x1c>;
			qcom,msm-bus,name = "ife_1_gdsc_ahb";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x01 0x24d 0x00 0x00 0x01 0x24d 0x00 0x01>;
			phandle = <0x3e>;
		};

		qcom,gdsc@0xad0c1bc {
			compatible = "qcom,gdsc";
			regulator-name = "titan_top_gdsc";
			reg = <0xad0c1bc 0x04>;
			status = "ok";
			clock-names = "ahb_clk";
			clocks = <0x1b 0x08>;
			parent-supply = <0x1c>;
			vdd_parent-supply = <0x1c>;
			qcom,msm-bus,name = "titan_top_gdsc_ahb";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x01 0x24d 0x00 0x00 0x01 0x24d 0x00 0x01>;
			phandle = <0x31>;
		};

		qcom,gdsc@0xaf03000 {
			compatible = "qcom,gdsc";
			regulator-name = "mdss_core_gdsc";
			reg = <0xaf03000 0x04>;
			qcom,support-hw-trigger;
			status = "ok";
			proxy-supply = <0x1d>;
			qcom,proxy-consumer-enable;
			clock-names = "ahb_clk";
			clocks = <0x1b 0x14>;
			parent-supply = <0x1c>;
			vdd_parent-supply = <0x1c>;
			qcom,msm-bus,name = "mdss_core_gdsc_ahb";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x01 0x24e 0x00 0x00 0x01 0x24e 0x00 0x01>;
			phandle = <0x1d>;
		};

		syscon@0x2c91540 {
			compatible = "syscon";
			reg = <0x2c91540 0x04>;
			phandle = <0x1e>;
		};

		qcom,gdsc@0x2c9106c {
			compatible = "qcom,gdsc";
			regulator-name = "gpu_cx_gdsc";
			reg = <0x2c9106c 0x04>;
			hw-ctrl-addr = <0x1e>;
			qcom,skip-disable;
			qcom,gds-timeout = <0x1f4>;
			qcom,clk-dis-wait-val = <0x08>;
			mboxes = <0x1f 0x00>;
			status = "ok";
			parent-supply = <0x20>;
			phandle = <0x2e9>;
		};

		syscon@0x2c91508 {
			compatible = "syscon";
			reg = <0x2c91508 0x04>;
			phandle = <0x21>;
		};

		syscon@0x2c91008 {
			compatible = "syscon";
			reg = <0x2c91008 0x04>;
			phandle = <0x22>;
		};

		qcom,gdsc@0x2c9100c {
			compatible = "qcom,gdsc";
			regulator-name = "gpu_gx_gdsc";
			reg = <0x2c9100c 0x04>;
			domain-addr = <0x21>;
			sw-reset = <0x22>;
			qcom,reset-aon-logic;
			status = "ok";
			parent-supply = <0x23>;
			vdd_parent-supply = <0x23>;
			phandle = <0x2ea>;
		};

		qcom,gdsc@0xab00814 {
			compatible = "qcom,gdsc";
			regulator-name = "mvsc_gdsc";
			reg = <0xab00814 0x04>;
			status = "ok";
			clock-names = "ahb_clk";
			clocks = <0x1b 0xc0>;
			parent-supply = <0x1c>;
			vdd_parent-supply = <0x1c>;
			qcom,msm-bus,name = "mvsc_gdsc_ahb";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x01 0x254 0x00 0x00 0x01 0x254 0x00 0x01>;
			phandle = <0x84>;
		};

		qcom,gdsc@0xab00874 {
			compatible = "qcom,gdsc";
			regulator-name = "mvs0_gdsc";
			reg = <0xab00874 0x04>;
			status = "ok";
			clock-names = "ahb_clk";
			clocks = <0x1b 0xc0>;
			parent-supply = <0x1c>;
			vdd_parent-supply = <0x1c>;
			qcom,msm-bus,name = "mvs0_gdsc_ahb";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x01 0x254 0x00 0x00 0x01 0x254 0x00 0x01>;
			qcom,support-hw-trigger;
			phandle = <0x2dd>;
		};

		qcom,gdsc@0xab008b4 {
			compatible = "qcom,gdsc";
			regulator-name = "mvs1_gdsc";
			reg = <0xab008b4 0x04>;
			status = "ok";
			clock-names = "ahb_clk";
			clocks = <0x1b 0xc0>;
			parent-supply = <0x1c>;
			vdd_parent-supply = <0x1c>;
			qcom,msm-bus,name = "mvs1_gdsc_ahb";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x01 0x254 0x00 0x00 0x01 0x254 0x00 0x01>;
			qcom,support-hw-trigger;
			phandle = <0x2de>;
		};

		qcom,gdsc@0x9911028 {
			compatible = "qcom,gdsc";
			regulator-name = "npu_core_gdsc";
			reg = <0x9911028 0x04>;
			status = "ok";
			clock-names = "ahb_clk";
			clocks = <0x1b 0x2c>;
			phandle = <0x69>;
		};

		qcom,mdss_dsi_pll@ae94900 {
			compatible = "qcom,mdss_dsi_pll_7nm";
			label = "MDSS DSI 0 PLL";
			cell-index = <0x00>;
			#clock-cells = <0x01>;
			reg = <0xae94900 0x260 0xae94400 0x800 0xaf03000 0x08>;
			reg-names = "pll_base\0phy_base\0gdsc_base";
			clocks = <0x24 0x00>;
			clock-names = "iface_clk";
			clock-rate = <0x00>;
			gdsc-supply = <0x1d>;
			qcom,dsi-pll-ssc-en;
			qcom,dsi-pll-ssc-mode = "down-spread";
			phandle = <0x2f1>;

			qcom,platform-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,platform-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "gdsc";
					qcom,supply-min-voltage = <0x00>;
					qcom,supply-max-voltage = <0x00>;
					qcom,supply-enable-load = <0x00>;
					qcom,supply-disable-load = <0x00>;
				};
			};
		};

		qcom,mdss_dsi_pll@ae96900 {
			compatible = "qcom,mdss_dsi_pll_7nm";
			label = "MDSS DSI 1 PLL";
			cell-index = <0x01>;
			#clock-cells = <0x01>;
			reg = <0xae96900 0x260 0xae96400 0x800 0xaf03000 0x08>;
			reg-names = "pll_base\0phy_base\0gdsc_base";
			clocks = <0x24 0x00>;
			clock-names = "iface_clk";
			clock-rate = <0x00>;
			gdsc-supply = <0x1d>;
			qcom,dsi-pll-ssc-en;
			qcom,dsi-pll-ssc-mode = "down-spread";
			phandle = <0x2f2>;

			qcom,platform-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,platform-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "gdsc";
					qcom,supply-min-voltage = <0x00>;
					qcom,supply-max-voltage = <0x00>;
					qcom,supply-enable-load = <0x00>;
					qcom,supply-disable-load = <0x00>;
				};
			};
		};

		qcom,mdss_dp_pll@c011000 {
			compatible = "qcom,mdss_dp_pll_7nm";
			label = "MDSS DP PLL";
			cell-index = <0x00>;
			#clock-cells = <0x01>;
			reg = <0x88ea000 0x200 0x88eaa00 0x200 0x88ea200 0x200 0x88ea600 0x200 0xaf03000 0x08>;
			reg-names = "pll_base\0phy_base\0ln_tx0_base\0ln_tx1_base\0gdsc_base";
			clocks = <0x24 0x00 0x25 0x00 0x1b 0x14 0x1b 0xb6 0x1b 0xba>;
			clock-names = "iface_clk\0ref_clk_src\0gcc_iface\0ref_clk\0pipe_clk";
			clock-rate = <0x00>;
			phandle = <0x2c>;
		};

		qcom,mdss_mdp@ae00000 {
			compatible = "qcom,sde-kms";
			reg = <0xae00000 0x84208 0xaeb0000 0x2008 0xaeac000 0x214>;
			reg-names = "mdp_phys\0vbif_phys\0regdma_phys";
			clocks = <0x1b 0x14 0x1b 0x15 0x1b 0x16 0x24 0x00 0x24 0x2b 0x24 0x37 0x24 0x2d 0x24 0x33>;
			clock-names = "gcc_iface\0gcc_bus\0gcc_nrt_bus\0iface_clk\0core_clk\0vsync_clk\0lut_clk\0rot_clk";
			clock-rate = <0x00 0x00 0x00 0x00 0x11e1a300 0x124f800 0x11e1a300 0x124f800>;
			clock-max-rate = <0x00 0x00 0x00 0x00 0x1b6b0b00 0x124f800 0x1b6b0b00 0x1b6b0b00>;
			sde-vdd-supply = <0x1d>;
			mmcx-supply = <0x1c>;
			interrupts = <0x00 0x53 0x00>;
			interrupt-controller;
			#interrupt-cells = <0x01>;
			iommus = <0x26 0x800 0x420>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			#power-domain-cells = <0x00>;
			qcom,sde-off = <0x1000>;
			qcom,sde-len = <0x45c>;
			qcom,sde-ctl-off = <0x2000 0x2200 0x2400 0x2600 0x2800 0x2a00>;
			qcom,sde-ctl-size = <0x1e0>;
			qcom,sde-ctl-display-pref = "primary\0none\0none\0none\0none";
			qcom,sde-mixer-off = <0x45000 0x46000 0x47000 0x48000 0x49000 0x4a000>;
			qcom,sde-mixer-size = <0x320>;
			qcom,sde-mixer-display-pref = "primary\0primary\0none\0none\0none\0none";
			qcom,sde-mixer-cwb-pref = "none\0none\0cwb\0cwb\0cwb\0cwb";
			qcom,sde-dspp-top-off = <0x1300>;
			qcom,sde-dspp-top-size = <0x80>;
			qcom,sde-dspp-off = <0x55000 0x57000 0x59000 0x5b000>;
			qcom,sde-dspp-size = <0x1800>;
			qcom,sde-dest-scaler-top-off = <0x61000>;
			qcom,sde-dest-scaler-top-size = <0x1c>;
			qcom,sde-dest-scaler-off = <0x800 0x1000>;
			qcom,sde-dest-scaler-size = <0xa0>;
			qcom,sde-wb-off = <0x66000>;
			qcom,sde-wb-size = <0x2c8>;
			qcom,sde-wb-xin-id = <0x06>;
			qcom,sde-wb-id = <0x02>;
			qcom,sde-wb-clk-ctrl = <0x3b8 0x18>;
			qcom,sde-intf-off = <0x6b000 0x6b800 0x6c000 0x6c800>;
			qcom,sde-intf-size = <0x2b8>;
			qcom,sde-intf-type = "dp\0dsi\0dsi\0dp";
			qcom,sde-pp-off = <0x71000 0x71800 0x72000 0x72800 0x73000 0x73800>;
			qcom,sde-pp-slave = <0x00 0x00 0x00 0x00 0x00 0x00>;
			qcom,sde-pp-size = <0xd4>;
			qcom,sde-pp-merge-3d-id = <0x00 0x00 0x01 0x01 0x02 0x02>;
			qcom,sde-merge-3d-off = "\0\b@\0\0\bA\0\0\bB";
			qcom,sde-merge-3d-size = <0x100>;
			qcom,sde-te2-off = <0x2000 0x2000 0x00 0x00 0x00 0x00>;
			qcom,sde-cdm-off = <0x7a200>;
			qcom,sde-cdm-size = <0x224>;
			qcom,sde-dsc-off = <0x81000 0x81400 0x81800 0x81c00>;
			qcom,sde-dsc-size = <0x140>;
			qcom,sde-dither-off = <0x30e0 0x30e0 0x30e0 0x30e0 0x30e0 0x30e0>;
			qcom,sde-dither-version = <0x10000>;
			qcom,sde-dither-size = <0x20>;
			qcom,sde-sspp-type = "vig\0vig\0vig\0vig\0dma\0dma\0dma\0dma";
			qcom,sde-sspp-off = <0x5000 0x7000 0x9000 0xb000 0x25000 0x27000 0x29000 0x2b000>;
			qcom,sde-sspp-src-size = <0x1f0>;
			qcom,sde-sspp-xin-id = <0x00 0x04 0x08 0x0c 0x01 0x05 0x09 0x0d>;
			qcom,sde-sspp-excl-rect = <0x01 0x01 0x01 0x01 0x01 0x01 0x01 0x01>;
			qcom,sde-sspp-smart-dma-priority = <0x05 0x06 0x07 0x08 0x01 0x02 0x03 0x04>;
			qcom,sde-smart-dma-rev = "smart_dma_v2p5";
			qcom,sde-mixer-pair-mask = <0x02 0x01 0x04 0x03 0x06 0x05>;
			qcom,sde-mixer-blend-op-off = <0x20 0x38 0x50 0x68 0x80 0x98 0xb0 0xc8 0xe0 0xf8 0x110>;
			qcom,sde-max-per-pipe-bw-kbps = <0x44aa20 0x44aa20 0x44aa20 0x44aa20 0x44aa20 0x44aa20 0x44aa20 0x44aa20>;
			qcom,sde-sspp-clk-ctrl = <0x2ac 0x00 0x2b4 0x00 0x2bc 0x00 0x2c4 0x00 0x2ac 0x08 0x2b4 0x08 0x2bc 0x08 0x2c4 0x08>;
			qcom,sde-sspp-csc-off = <0x1a00>;
			qcom,sde-csc-type = "csc-10bit";
			qcom,sde-qseed-type = "qseedv3";
			qcom,sde-sspp-qseed-off = <0xa00>;
			qcom,sde-mixer-linewidth = <0xa00>;
			qcom,sde-sspp-linewidth = <0x1000>;
			qcom,sde-wb-linewidth = <0x1000>;
			qcom,sde-mixer-blendstages = <0x0b>;
			qcom,sde-highest-bank-bit = <0x02>;
			qcom,sde-ubwc-version = <0x300>;
			qcom,sde-ubwc-bw-calc-version = <0x01>;
			qcom,sde-smart-panel-align-mode = <0x0c>;
			qcom,sde-panic-per-pipe;
			qcom,sde-has-cdp;
			qcom,sde-has-src-split;
			qcom,sde-pipe-order-version = <0x01>;
			qcom,sde-has-dim-layer;
			qcom,sde-has-idle-pc;
			qcom,sde-has-dest-scaler;
			qcom,sde-max-dest-scaler-input-linewidth = <0x800>;
			qcom,sde-max-dest-scaler-output-linewidth = <0xa00>;
			qcom,sde-max-bw-low-kbps = <0xc35000>;
			qcom,sde-max-bw-high-kbps = <0xc35000>;
			qcom,sde-min-core-ib-kbps = <0x00>;
			qcom,sde-min-llcc-ib-kbps = <0x00>;
			qcom,sde-min-dram-ib-kbps = "\0\f5";
			qcom,sde-dram-channels = <0x02>;
			qcom,sde-num-nrt-paths = <0x00>;
			qcom,sde-dspp-ad-version = <0x40000>;
			qcom,sde-dspp-ad-off = <0x28000 0x27000>;
			qcom,sde-vbif-off = <0x00>;
			qcom,sde-vbif-size = <0x1040>;
			qcom,sde-vbif-id = <0x00>;
			qcom,sde-vbif-memtype-0 = <0x03 0x03 0x03 0x03 0x03 0x03 0x03 0x03>;
			qcom,sde-vbif-memtype-1 = <0x03 0x03 0x03 0x03 0x03 0x03>;
			qcom,sde-vbif-qos-rt-remap = <0x03 0x03 0x04 0x04 0x05 0x05 0x06 0x06>;
			qcom,sde-vbif-qos-nrt-remap = <0x03 0x03 0x03 0x03 0x03 0x03 0x03 0x03>;
			qcom,sde-danger-lut = <0x0f 0xffff 0x00 0x00 0xffff>;
			qcom,sde-safe-lut-linear = <0x00 0xfff8>;
			qcom,sde-safe-lut-macrotile = <0x00 0xf000>;
			qcom,sde-safe-lut-macrotile-qseed = <0x00 0xf000>;
			qcom,sde-safe-lut-nrt = <0x00 0xffff>;
			qcom,sde-safe-lut-cwb = <0x00 0xffff>;
			qcom,sde-qos-lut-linear = <0x00 0x112222 0x22223357>;
			qcom,sde-qos-lut-macrotile = <0x00 0x112233 0x44556677>;
			qcom,sde-qos-lut-macrotile-qseed = <0x00 0x112233 0x66777777>;
			qcom,sde-qos-lut-nrt = <0x00 0x00 0x00>;
			qcom,sde-qos-lut-cwb = <0x00 0x75300000 0x00>;
			qcom,sde-cdp-setting = <0x01 0x01 0x01 0x00>;
			qcom,sde-qos-cpu-mask = <0x03>;
			qcom,sde-qos-cpu-dma-latency = <0x2c>;
			qcom,sde-reg-dma-off = <0x00>;
			qcom,sde-reg-dma-version = <0x10001>;
			qcom,sde-reg-dma-trigger-off = <0x119c>;
			qcom,sde-secure-sid-mask = <0x4200801>;
			qcom,fullsize-va-map;
			phandle = <0x28>;
			connectors = <0x2f4 0x5ef 0x2fd 0x5f0 0x5f1>;
			#cooling-cells = <0x02>;

			qcom,sde-sspp-vig-blocks {
				qcom,sde-vig-csc-off = <0x1a00>;
				qcom,sde-vig-qseed-off = <0xa00>;
				qcom,sde-vig-qseed-size = <0xa0>;
				qcom,sde-vig-gamut = <0x1d00 0x50000>;
				qcom,sde-vig-igc = <0x1d00 0x50000>;
				qcom,sde-vig-inverse-pma;
			};

			qcom,sde-sspp-dma-blocks {

				dgm@0 {
					qcom,sde-dma-igc = <0x400 0x50000>;
					qcom,sde-dma-gc = <0x600 0x50000>;
					qcom,sde-dma-inverse-pma;
					qcom,sde-dma-csc-off = <0x200>;
				};

				dgm@1 {
					qcom,sde-dma-igc = <0x1400 0x50000>;
					qcom,sde-dma-gc = <0x600 0x50000>;
					qcom,sde-dma-inverse-pma;
					qcom,sde-dma-csc-off = <0x1200>;
				};
			};

			qcom,sde-dspp-blocks {
				qcom,sde-dspp-igc = <0x00 0x30001>;
				qcom,sde-dspp-hsic = <0x800 0x10007>;
				qcom,sde-dspp-memcolor = <0x880 0x10007>;
				qcom,sde-dspp-hist = <0x800 0x10007>;
				qcom,sde-dspp-sixzone = <0x900 0x10007>;
				qcom,sde-dspp-vlut = <0xa00 0x10008>;
				qcom,sde-dspp-gamut = <0x1000 0x40001>;
				qcom,sde-dspp-pcc = <0x1700 0x40000>;
				qcom,sde-dspp-gc = <0x17c0 0x10008>;
				qcom,sde-dspp-dither = <0x82c 0x10007>;
			};

			qcom,platform-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,platform-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "mmcx";
					qcom,supply-min-voltage = <0x00>;
					qcom,supply-max-voltage = <0x00>;
					qcom,supply-enable-load = <0x00>;
					qcom,supply-disable-load = <0x00>;
				};
			};

			qcom,smmu_sde_sec_cb {
				compatible = "qcom,smmu_sde_sec";
				iommus = <0x26 0x801 0x420>;
				phandle = <0x2f3>;
			};

			qcom,sde-data-bus {
				qcom,msm-bus,name = "mdss_sde";
				qcom,msm-bus,num-cases = <0x03>;
				qcom,msm-bus,num-paths = <0x02>;
				qcom,msm-bus,vectors-KBps = <0x16 0x200 0x00 0x00 0x17 0x200 0x00 0x00 0x16 0x200 0x00 0x61a800 0x17 0x200 0x00 0x61a800 0x16 0x200 0x00 0x61a800 0x17 0x200 0x00 0x61a800>;
			};

			qcom,sde-reg-bus {
				qcom,msm-bus,name = "mdss_reg";
				qcom,msm-bus,num-cases = <0x04>;
				qcom,msm-bus,num-paths = <0x01>;
				qcom,msm-bus,vectors-KBps = <0x01 0x24e 0x00 0x00 0x01 0x24e 0x00 0x12c00 0x01 0x24e 0x00 0x249f0 0x01 0x24e 0x00 0x493e0>;
			};

			qcom,mdss_dsi_sim_video {
				qcom,mdss-dsi-panel-name = "Simulator video mode dsi panel";
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-t-clk-post = <0x04>;
				qcom,mdss-dsi-t-clk-pre = <0x1b>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-reset-sequence = <0x01 0x00 0x00 0x00 0x01 0x00>;
				qcom,panel-ack-disabled;
				qcom,panel-supply-entries = <0x5ac>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,platform-reset-gpio = <0x37 0x06 0x00>;
				phandle = <0x5b7>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-width = <0x280>;
						qcom,mdss-dsi-panel-height = <0x1e0>;
						qcom,mdss-dsi-h-front-porch = <0x08>;
						qcom,mdss-dsi-h-back-porch = <0x08>;
						qcom,mdss-dsi-h-pulse-width = <0x08>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x06>;
						qcom,mdss-dsi-v-front-porch = <0x06>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-panel-timings = <0x00 0x00 0x00>;
						qcom,mdss-dsi-on-command = [32 01 00 00 00 00 02 00 00];
						qcom,mdss-dsi-off-command = [22 01 00 00 00 00 02 00 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-panel-phy-timings = [00 1c 08 07 23 22 07 07 05 02 04 00 18 17];
						qcom,display-topology = <0x01 0x00 0x01 0x02 0x00 0x01>;
						qcom,default-topology-index = <0x00>;
					};
				};
			};

			qcom,mdss_dsi_sim_cmd {
				qcom,mdss-dsi-panel-name = "Simulator cmd mode dsi panel";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-t-clk-post = <0x03>;
				qcom,mdss-dsi-t-clk-pre = <0x27>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-wd;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,panel-ack-disabled;
				qcom,ulps-enabled;
				qcom,panel-supply-entries = <0x5ac>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,platform-reset-gpio = <0x37 0x06 0x00>;
				phandle = <0x5b9>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-width = <0x5a0>;
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsi-h-front-porch = <0x78>;
						qcom,mdss-dsi-h-back-porch = <0x64>;
						qcom,mdss-dsi-h-pulse-width = <0x28>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x64>;
						qcom,mdss-dsi-v-front-porch = <0x64>;
						qcom,mdss-dsi-v-pulse-width = <0x28>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-panel-timings = <0x210909 0x24230808 0x8030400>;
						qcom,mdss-dsi-on-command = <0x29010000 0x2b0 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500 0x5010000 0x78000111 0x5010000 0x10000129>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x28>;
						qcom,mdss-dsc-slice-width = <0x2d0>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 1c 08 07 23 22 07 07 05 02 04 00 18 17];
						qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
						qcom,default-topology-index = <0x01>;
						qcom,panel-roi-alignment = <0x2d0 0x28 0x2d0 0x28 0x2d0 0x28>;
						qcom,partial-update-enabled = "single_roi";
					};

					timing@1 {
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0x780>;
						qcom,mdss-dsi-h-front-porch = <0x78>;
						qcom,mdss-dsi-h-back-porch = <0x1cc>;
						qcom,mdss-dsi-h-pulse-width = <0x28>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x64>;
						qcom,mdss-dsi-v-front-porch = <0x2e4>;
						qcom,mdss-dsi-v-pulse-width = <0x28>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-panel-timings = <0x210909 0x24230808 0x8030400>;
						qcom,mdss-dsi-on-command = <0x29010000 0x2b0 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500 0x5010000 0x78000111 0x5010000 0x10000129>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x28>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 1c 08 07 23 22 07 07 05 02 04 00 18 17];
						qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
						qcom,default-topology-index = <0x01>;
						qcom,panel-roi-alignment = <0x21c 0x28 0x21c 0x28 0x21c 0x28>;
						qcom,partial-update-enabled = "single_roi";
					};

					timing@2 {
						qcom,mdss-dsi-panel-width = <0x2d0>;
						qcom,mdss-dsi-panel-height = <0x500>;
						qcom,mdss-dsi-h-front-porch = <0x64>;
						qcom,mdss-dsi-h-back-porch = <0x348>;
						qcom,mdss-dsi-h-pulse-width = <0x28>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x64>;
						qcom,mdss-dsi-v-front-porch = <0x564>;
						qcom,mdss-dsi-v-pulse-width = <0x28>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-panel-timings = <0x210909 0x24230808 0x8030400>;
						qcom,mdss-dsi-on-command = <0x29010000 0x2b0 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500 0x5010000 0x78000111 0x5010000 0x10000129>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x28>;
						qcom,mdss-dsc-slice-width = <0x168>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 1c 08 07 23 22 07 07 05 02 04 00 18 17];
						qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
						qcom,default-topology-index = <0x01>;
						qcom,panel-roi-alignment = <0x168 0x28 0x168 0x28 0x168 0x28>;
						qcom,partial-update-enabled = "single_roi";
					};
				};
			};

			qcom,mdss_dsi_sim_dsc_375_cmd {
				qcom,mdss-dsi-panel-name = "Simulator cmd mode DSC 3.75:1 dsi panel";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,adjust-timer-wakeup-ms = <0x01>;
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-wd;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,panel-ack-disabled;
				qcom,ulps-enabled;
				qcom,panel-supply-entries = <0x5ac>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,platform-reset-gpio = <0x37 0x06 0x00>;
				phandle = <0x5bb>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-panel-width = <0x5a0>;
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsi-h-front-porch = <0x64>;
						qcom,mdss-dsi-h-back-porch = <0x20>;
						qcom,mdss-dsi-h-pulse-width = <0x10>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x08>;
						qcom,mdss-dsi-v-front-porch = <0x0a>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-on-command = <0x15010000 0x2ff 0x20150100 0x02 0xfb011501 0x00 0x2000115 0x1000000 0x20155 0x15010000 0x202 0x45150100 0x02 0x5401501 0x00 0x2061915 0x1000000 0x2071e 0x15010000 0x20b 0x73150100 0x02 0xc731501 0x00 0x20eb015 0x1000000 0x20fae 0x15010000 0x211 0xb8150100 0x02 0x13001501 0x00 0x2588015 0x1000000 0x25901 0x15010000 0x25a 0x150100 0x02 0x5b011501 0x00 0x25c8015 0x1000000 0x25d81 0x15010000 0x25e 0x150100 0x02 0x5f011501 0x00 0x2723115 0x1000000 0x26803 0x15010000 0x2ff 0x24150100 0x02 0xfb011501 0x00 0x2001c15 0x1000000 0x2010b 0x15010000 0x202 0xc150100 0x02 0x3011501 0x00 0x2040f15 0x1000000 0x20510 0x15010000 0x206 0x10150100 0x02 0x7101501 0x00 0x2088915 0x1000000 0x2098a 0x15010000 0x20a 0x13150100 0x02 0xb131501 0x00 0x20c1515 0x1000000 0x20d15 0x15010000 0x20e 0x17150100 0x02 0xf171501 0x00 0x2101c15 0x1000000 0x2110b 0x15010000 0x212 0xc150100 0x02 0x13011501 0x00 0x2140f15 0x1000000 0x21510 0x15010000 0x216 0x10150100 0x02 0x17101501 0x00 0x2188915 0x1000000 0x2198a 0x15010000 0x21a 0x13150100 0x02 0x1b131501 0x00 0x21c1515 0x1000000 0x21d15 0x15010000 0x21e 0x17150100 0x02 0x1f171501 0x00 0x2204015 0x1000000 0x22101 0x15010000 0x222 0x150100 0x02 0x23401501 0x00 0x2244015 0x1000000 0x2256d 0x15010000 0x226 0x40150100 0x02 0x27401501 0x00 0x2e00015 0x1000000 0x2dc21 0x15010000 0x2dd 0x22150100 0x02 0xde071501 0x00 0x2df0715 0x1000000 0x2e36d 0x15010000 0x2e1 0x7150100 0x02 0xe2071501 0x00 0x229d815 0x1000000 0x22a2a 0x15010000 0x24b 0x3150100 0x02 0x4c111501 0x00 0x24d1015 0x1000000 0x24e01 0x15010000 0x24f 0x1150100 0x02 0x50101501 0x00 0x2510015 0x1000000 0x25280 0x15010000 0x253 0x150100 0x02 0x56001501 0x00 0x2540715 0x1000000 0x25807 0x15010000 0x255 0x25150100 0x02 0x5b431501 0x00 0x25c0015 0x1000000 0x25f73 0x15010000 0x260 0x73150100 0x02 0x63221501 0x00 0x2640015 0x1000000 0x26708 0x15010000 0x268 0x4150100 0x02 0x72021501 0x00 0x27a8015 0x1000000 0x27b91 0x15010000 0x27c 0xd8150100 0x02 0x7d601501 0x00 0x27f1515 0x1000000 0x27515 0x15010000 0x2b3 0xc0150100 0x02 0xb4001501 0x00 0x2b50015 0x1000000 0x27800 0x15010000 0x279 0x150100 0x02 0x80001501 0x00 0x2830015 0x1000000 0x2930a 0x15010000 0x294 0xa150100 0x02 0x8a001501 0x00 0x29bff15 0x1000000 0x29db0 0x15010000 0x29f 0x63150100 0x02 0x98101501 0x00 0x2ec0015 0x1000000 0x2ff10 0x39010000 0x11c1 0x9200010 0x2000268 0x1bb000a 0x66704c5 0x39010000 0x3c2 0x10f01501 0x00 0x2c00315 0x1000000 0x43b03 0xa0a1501 0x00 0x2350015 0x1000000 0x2e501 0x15010000 0x2bb 0x10150100 0x02 0xfb010501 0x7800 0x2110005 0x1000078 0x22900>;
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x10>;
						qcom,mdss-dsc-slice-width = <0x2d0>;
						qcom,mdss-dsc-slice-per-pkt = <0x02>;
						qcom,mdss-dsc-bit-per-component = <0x0a>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 1c 08 07 23 22 07 07 05 02 04 00 18 17];
						qcom,display-topology = <0x01 0x01 0x01>;
						qcom,default-topology-index = <0x00>;
					};

					timing@1 {
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0x780>;
						qcom,mdss-dsi-h-front-porch = <0x00>;
						qcom,mdss-dsi-h-back-porch = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x00>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x00>;
						qcom,mdss-dsi-v-front-porch = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x00>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-on-command = <0x15010000 0x2bb 0x10150100 0x02 0xb0030501 0x7800 0x1111501 0x00 0x251ff15 0x1000000 0x25324 0x15010000 0x2ff 0x23150100 0x02 0x8051501 0x00 0x2469015 0x1000000 0x2ff10 0x15010000 0x2ff 0xf0150100 0x02 0x92011501 0x00 0x2ff1015 0x1000000 0x23500 0x5010000 0x28000129>;
						qcom,mdss-dsi-off-command = <0x5010000 0x10000128 0x5010000 0x40000110>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x10>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-per-pkt = <0x02>;
						qcom,mdss-dsc-bit-per-component = <0x0a>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 1e 08 07 24 22 08 08 05 02 04 00 19 18];
						qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01 0x02 0x01 0x01>;
						qcom,default-topology-index = <0x00>;
					};
				};
			};

			qcom,mdss_dsi_dual_sim_video {
				qcom,mdss-dsi-panel-name = "Sim dual video mode dsi panel";
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-panel-broadcast-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-reset-sequence = <0x01 0x14 0x00 0xc8 0x01 0x14>;
				qcom,panel-ack-disabled;
				qcom,mdss-dsi-qsync-min-refresh-rate = <0x2d>;
				qcom,panel-supply-entries = <0x5ac>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,platform-reset-gpio = <0x37 0x06 0x00>;
				phandle = <0x5b8>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-width = <0x500>;
						qcom,mdss-dsi-panel-height = <0x5a0>;
						qcom,mdss-dsi-h-front-porch = <0x78>;
						qcom,mdss-dsi-h-back-porch = <0x2c>;
						qcom,mdss-dsi-h-pulse-width = <0x10>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x04>;
						qcom,mdss-dsi-v-front-porch = <0x08>;
						qcom,mdss-dsi-v-pulse-width = <0x04>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-qsync-on-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-qsync-on-commands-state = "dsi_hs_mode";
						qcom,mdss-dsi-qsync-off-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-qsync-off-commands-state = "dsi_hs_mode";
						qcom,mdss-dsi-panel-phy-timings = [00 1c 08 07 23 22 07 07 05 02 04 00 18 17];
						qcom,display-topology = <0x02 0x00 0x02 0x01 0x00 0x02>;
						qcom,default-topology-index = <0x00>;
					};
				};
			};

			qcom,mdss_dsi_dual_sim_cmd {
				qcom,mdss-dsi-panel-name = "Sim dual cmd mode dsi panel";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,cmd-sync-wait-broadcast;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-hor-line-idle = <0x00 0x28 0x100 0x28 0x78 0x80 0x78 0xf0 0x40>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-wd;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,panel-ack-disabled;
				qcom,mdss-dsi-qsync-min-refresh-rate = <0x2d>;
				qcom,ulps-enabled;
				qcom,panel-supply-entries = <0x5ac>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,platform-reset-gpio = <0x37 0x06 0x00>;
				phandle = <0x5ba>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-width = <0x21c>;
						qcom,mdss-dsi-panel-height = <0x780>;
						qcom,mdss-dsi-h-front-porch = <0x1c>;
						qcom,mdss-dsi-h-back-porch = <0x04>;
						qcom,mdss-dsi-h-pulse-width = <0x04>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x0c>;
						qcom,mdss-dsi-v-front-porch = <0x0c>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x78>;
						qcom,mdss-dsi-on-command = <0x5010000 0x129>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 00 00 02 28 00 05 01 00 00 00 00 02 10 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-qsync-on-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-qsync-on-commands-state = "dsi_hs_mode";
						qcom,mdss-dsi-qsync-off-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-qsync-off-commands-state = "dsi_hs_mode";
						qcom,mdss-dsi-panel-phy-timings = [00 24 09 09 26 24 09 09 06 02 04 00 18 17];
						qcom,display-topology = <0x02 0x00 0x02>;
						qcom,default-topology-index = <0x00>;
					};

					timing@1 {
						qcom,mdss-dsi-panel-width = <0x500>;
						qcom,mdss-dsi-panel-height = <0x5a0>;
						qcom,mdss-dsi-h-front-porch = <0x78>;
						qcom,mdss-dsi-h-back-porch = <0x2c>;
						qcom,mdss-dsi-h-pulse-width = <0x10>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x04>;
						qcom,mdss-dsi-v-front-porch = <0x08>;
						qcom,mdss-dsi-v-pulse-width = <0x04>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-on-command = <0x5010000 0x129>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 00 00 02 28 00 05 01 00 00 00 00 02 10 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-qsync-on-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-qsync-on-commands-state = "dsi_hs_mode";
						qcom,mdss-dsi-qsync-off-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-qsync-off-commands-state = "dsi_hs_mode";
						qcom,mdss-dsi-panel-phy-timings = [00 1c 08 07 23 22 07 07 05 02 04 00 18 17];
						qcom,display-topology = <0x02 0x00 0x02 0x01 0x00 0x02>;
						qcom,default-topology-index = <0x00>;
					};

					timing@2 {
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0xf00>;
						qcom,mdss-dsi-h-front-porch = <0x1e>;
						qcom,mdss-dsi-h-back-porch = <0x64>;
						qcom,mdss-dsi-h-pulse-width = <0x04>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x07>;
						qcom,mdss-dsi-v-front-porch = <0x08>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x28>;
						qcom,mdss-dsi-on-command = <0x5010000 0x129>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 00 00 02 28 00 05 01 00 00 00 00 02 10 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-qsync-on-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-qsync-on-commands-state = "dsi_hs_mode";
						qcom,mdss-dsi-qsync-off-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-qsync-off-commands-state = "dsi_hs_mode";
						qcom,mdss-dsi-panel-phy-timings = [00 1e 08 07 24 22 08 08 05 02 04 00 19 18];
						qcom,display-topology = <0x02 0x00 0x02>;
						qcom,default-topology-index = <0x00>;
					};
				};
			};

			qcom,mdss_dsi_dual_sim_dsc_375_cmd {
				qcom,mdss-dsi-panel-name = "Sim dual cmd mode DSC 3.75:1 dsi panel";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,cmd-sync-wait-broadcast;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-hor-line-idle = <0x00 0x28 0x100 0x28 0x78 0x80 0x78 0xf0 0x40>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-wd;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,panel-ack-disabled;
				qcom,ulps-enabled;
				qcom,panel-supply-entries = <0x5ac>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,platform-reset-gpio = <0x37 0x06 0x00>;
				phandle = <0x5bc>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0xf00>;
						qcom,mdss-dsi-h-front-porch = <0x1e>;
						qcom,mdss-dsi-h-back-porch = <0x64>;
						qcom,mdss-dsi-h-pulse-width = <0x04>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x07>;
						qcom,mdss-dsi-v-front-porch = <0x08>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 11 91 09 20 00 20 02 00 03 1c 04 21 00 0f 03 19 01 97 39 01 00 00 00 00 03 92 10 f0 15 01 00 00 00 00 02 90 03 15 01 00 00 00 00 02 03 01 39 01 00 00 00 00 06 f0 55 aa 52 08 04 15 01 00 00 00 00 02 c0 03 39 01 00 00 00 00 06 f0 55 aa 52 08 07 15 01 00 00 00 00 02 ef 01 39 01 00 00 00 00 06 f0 55 aa 52 08 00 15 01 00 00 00 00 02 b4 01 15 01 00 00 00 00 02 35 00 39 01 00 00 00 00 06 f0 55 aa 52 08 01 39 01 00 00 00 00 05 ff aa 55 a5 80 15 01 00 00 00 00 02 6f 01 15 01 00 00 00 00 02 f3 10 39 01 00 00 00 00 05 ff aa 55 a5 00 05 01 00 00 78 00 01 11 05 01 00 00 78 00 01 29];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x20>;
						qcom,mdss-dsc-slice-width = <0x438>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x0a>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 1c 08 07 23 22 07 07 05 02 04 00 18 17];
						qcom,display-topology = <0x02 0x02 0x02>;
						qcom,default-topology-index = <0x00>;
					};

					timing@1 {
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-panel-width = <0x2d0>;
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsi-h-front-porch = <0x64>;
						qcom,mdss-dsi-h-back-porch = <0x20>;
						qcom,mdss-dsi-h-pulse-width = <0x10>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x07>;
						qcom,mdss-dsi-v-front-porch = <0x08>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 ff 20 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 55 15 01 00 00 00 00 02 02 45 15 01 00 00 00 00 02 05 40 15 01 00 00 00 00 02 06 19 15 01 00 00 00 00 02 07 1e 15 01 00 00 00 00 02 0b 73 15 01 00 00 00 00 02 0c 73 15 01 00 00 00 00 02 0e b0 15 01 00 00 00 00 02 0f ae 15 01 00 00 00 00 02 11 b8 15 01 00 00 00 00 02 13 00 15 01 00 00 00 00 02 58 80 15 01 00 00 00 00 02 59 01 15 01 00 00 00 00 02 5a 00 15 01 00 00 00 00 02 5b 01 15 01 00 00 00 00 02 5c 80 15 01 00 00 00 00 02 5d 81 15 01 00 00 00 00 02 5e 00 15 01 00 00 00 00 02 5f 01 15 01 00 00 00 00 02 72 31 15 01 00 00 00 00 02 68 03 15 01 00 00 00 00 02 ff 24 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 1c 15 01 00 00 00 00 02 01 0b 15 01 00 00 00 00 02 02 0c 15 01 00 00 00 00 02 03 01 15 01 00 00 00 00 02 04 0f 15 01 00 00 00 00 02 05 10 15 01 00 00 00 00 02 06 10 15 01 00 00 00 00 02 07 10 15 01 00 00 00 00 02 08 89 15 01 00 00 00 00 02 09 8a 15 01 00 00 00 00 02 0a 13 15 01 00 00 00 00 02 0b 13 15 01 00 00 00 00 02 0c 15 15 01 00 00 00 00 02 0d 15 15 01 00 00 00 00 02 0e 17 15 01 00 00 00 00 02 0f 17 15 01 00 00 00 00 02 10 1c 15 01 00 00 00 00 02 11 0b 15 01 00 00 00 00 02 12 0c 15 01 00 00 00 00 02 13 01 15 01 00 00 00 00 02 14 0f 15 01 00 00 00 00 02 15 10 15 01 00 00 00 00 02 16 10 15 01 00 00 00 00 02 17 10 15 01 00 00 00 00 02 18 89 15 01 00 00 00 00 02 19 8a 15 01 00 00 00 00 02 1a 13 15 01 00 00 00 00 02 1b 13 15 01 00 00 00 00 02 1c 15 15 01 00 00 00 00 02 1d 15 15 01 00 00 00 00 02 1e 17 15 01 00 00 00 00 02 1f 17 15 01 00 00 00 00 02 20 40 15 01 00 00 00 00 02 21 01 15 01 00 00 00 00 02 22 00 15 01 00 00 00 00 02 23 40 15 01 00 00 00 00 02 24 40 15 01 00 00 00 00 02 25 6d 15 01 00 00 00 00 02 26 40 15 01 00 00 00 00 02 27 40 15 01 00 00 00 00 02 e0 00 15 01 00 00 00 00 02 dc 21 15 01 00 00 00 00 02 dd 22 15 01 00 00 00 00 02 de 07 15 01 00 00 00 00 02 df 07 15 01 00 00 00 00 02 e3 6d 15 01 00 00 00 00 02 e1 07 15 01 00 00 00 00 02 e2 07 15 01 00 00 00 00 02 29 d8 15 01 00 00 00 00 02 2a 2a 15 01 00 00 00 00 02 4b 03 15 01 00 00 00 00 02 4c 11 15 01 00 00 00 00 02 4d 10 15 01 00 00 00 00 02 4e 01 15 01 00 00 00 00 02 4f 01 15 01 00 00 00 00 02 50 10 15 01 00 00 00 00 02 51 00 15 01 00 00 00 00 02 52 80 15 01 00 00 00 00 02 53 00 15 01 00 00 00 00 02 56 00 15 01 00 00 00 00 02 54 07 15 01 00 00 00 00 02 58 07 15 01 00 00 00 00 02 55 25 15 01 00 00 00 00 02 5b 43 15 01 00 00 00 00 02 5c 00 15 01 00 00 00 00 02 5f 73 15 01 00 00 00 00 02 60 73 15 01 00 00 00 00 02 63 22 15 01 00 00 00 00 02 64 00 15 01 00 00 00 00 02 67 08 15 01 00 00 00 00 02 68 04 15 01 00 00 00 00 02 72 02 15 01 00 00 00 00 02 7a 80 15 01 00 00 00 00 02 7b 91 15 01 00 00 00 00 02 7c d8 15 01 00 00 00 00 02 7d 60 15 01 00 00 00 00 02 7f 15 15 01 00 00 00 00 02 75 15 15 01 00 00 00 00 02 b3 c0 15 01 00 00 00 00 02 b4 00 15 01 00 00 00 00 02 b5 00 15 01 00 00 00 00 02 78 00 15 01 00 00 00 00 02 79 00 15 01 00 00 00 00 02 80 00 15 01 00 00 00 00 02 83 00 15 01 00 00 00 00 02 93 0a 15 01 00 00 00 00 02 94 0a 15 01 00 00 00 00 02 8a 00 15 01 00 00 00 00 02 9b ff 15 01 00 00 00 00 02 9d b0 15 01 00 00 00 00 02 9f 63 15 01 00 00 00 00 02 98 10 15 01 00 00 00 00 02 ec 00 15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 04 3b 03 0a 0a 15 01 00 00 00 00 02 35 00 15 01 00 00 00 00 02 e5 01 15 01 00 00 00 00 02 bb 10 15 01 00 00 00 00 02 fb 01 05 01 00 00 78 00 02 11 00 05 01 00 00 78 00 02 29 00];
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x10>;
						qcom,mdss-dsc-slice-width = <0x2d0>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x0a>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 1e 08 07 24 22 08 08 05 02 04 00 19 18];
						qcom,display-topology = <0x02 0x02 0x02>;
						qcom,default-topology-index = <0x00>;
					};
				};
			};

			qcom,mdss_dsi_sim_sec_hd_cmd {
				qcom,mdss-dsi-panel-name = "sim hd command mode secondary dsi panel";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,panel-ack-disabled;
				qcom,mdss-dsi-te-using-wd;
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-post-init-delay = <0x01>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,ulps-enabled;
				phandle = <0x5ca>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-width = <0x2d0>;
						qcom,mdss-dsi-panel-height = <0x500>;
						qcom,mdss-dsi-h-front-porch = <0x78>;
						qcom,mdss-dsi-h-back-porch = <0x3c>;
						qcom,mdss-dsi-h-pulse-width = <0x0c>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x02>;
						qcom,mdss-dsi-v-front-porch = <0x0c>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-on-command = <0x5010000 0x78000111 0x5010000 0x78000129>;
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-panel-phy-timings = [00 1e 08 07 24 22 08 08 05 02 04 00 19 17];
						qcom,display-topology = <0x01 0x00 0x01>;
						qcom,default-topology-index = <0x00>;
						qcom,panel-roi-alignment = <0x2d0 0x28 0x2d0 0x28 0x2d0 0x28>;
						qcom,partial-update-enabled = "single_roi";
					};
				};
			};

			qcom,mdss_dsi_sharp_4k_dsc_video {
				qcom,mdss-dsi-panel-name = "Sharp 4k video mode dsc dsi panel";
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-reset-sequence = <0x01 0x64 0x00 0x64 0x01 0x64>;
				qcom,mdss-pan-physical-width-dimension = <0x47>;
				qcom,mdss-pan-physical-height-dimension = <0x81>;
				qcom,mdss-dsi-tx-eot-append;
				qcom,adjust-timer-wakeup-ms = <0x01>;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,esd-check-enabled;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10c>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-value = <0x77>;
				qcom,mdss-dsi-panel-on-check-value = <0x77>;
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,mdss-dsi-qsync-min-refresh-rate = <0x37>;
				qcom,panel-supply-entries = <0x5ac>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-mode-sel-gpio-state = "dual_port";
				qcom,panel-mode-gpio = <0x37 0x07 0x00>;
				qcom,platform-te-gpio = <0x37 0x08 0x00>;
				qcom,platform-reset-gpio = <0x37 0x06 0x00>;
				phandle = <0x5af>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0xf00>;
						qcom,mdss-dsi-h-front-porch = <0x1e>;
						qcom,mdss-dsi-h-back-porch = <0x64>;
						qcom,mdss-dsi-h-pulse-width = <0x04>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x07>;
						qcom,mdss-dsi-v-front-porch = <0x08>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 11 91 09 20 00 20 02 00 03 1c 04 21 00 0f 03 19 01 97 39 01 00 00 00 00 03 92 10 f0 15 01 00 00 00 00 02 90 03 15 01 00 00 00 00 02 03 01 39 01 00 00 00 00 06 f0 55 aa 52 08 04 15 01 00 00 00 00 02 c0 03 39 01 00 00 00 00 06 f0 55 aa 52 08 07 15 01 00 00 00 00 02 ef 01 39 01 00 00 00 00 06 f0 55 aa 52 08 00 15 01 00 00 00 00 02 b4 10 15 01 00 00 00 00 02 35 00 39 01 00 00 00 00 06 f0 55 aa 52 08 01 39 01 00 00 00 00 05 ff aa 55 a5 80 15 01 00 00 00 00 02 6f 01 15 01 00 00 00 00 02 f3 10 39 01 00 00 00 00 05 ff aa 55 a5 00 05 01 00 00 78 00 01 11 05 01 00 00 78 00 01 29];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x20>;
						qcom,mdss-dsc-slice-width = <0x438>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 1e 08 07 24 22 08 08 05 02 04 00 19 18];
						qcom,display-topology = <0x02 0x02 0x02>;
						qcom,default-topology-index = <0x00>;
					};
				};
			};

			qcom,mdss_dsi_sharp_4k_dsc_cmd {
				qcom,mdss-dsi-panel-name = "Sharp 4k cmd mode dsc dsi panel";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-reset-sequence = <0x01 0x64 0x00 0x64 0x01 0x64>;
				qcom,mdss-pan-physical-width-dimension = <0x47>;
				qcom,mdss-pan-physical-height-dimension = <0x81>;
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,dcs-cmd-by-left;
				qcom,mdss-dsi-tx-eot-append;
				qcom,adjust-timer-wakeup-ms = <0x01>;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,ulps-enabled;
				qcom,esd-check-enabled;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10c>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_hs_mode";
				qcom,mdss-dsi-panel-status-value = <0x77>;
				qcom,mdss-dsi-panel-on-check-value = <0x77>;
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,panel-supply-entries = <0x5ac>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-mode-sel-gpio-state = "dual_port";
				qcom,panel-mode-gpio = <0x37 0x07 0x00>;
				qcom,platform-te-gpio = <0x37 0x08 0x00>;
				qcom,platform-reset-gpio = <0x37 0x06 0x00>;
				phandle = <0x5b0>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0xf00>;
						qcom,mdss-dsi-h-front-porch = <0x1e>;
						qcom,mdss-dsi-h-back-porch = <0x64>;
						qcom,mdss-dsi-h-pulse-width = <0x04>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x07>;
						qcom,mdss-dsi-v-front-porch = <0x08>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-panel-jitter = <0x08 0x0a>;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 11 91 09 20 00 20 02 00 03 1c 04 21 00 0f 03 19 01 97 39 01 00 00 00 00 03 92 10 f0 15 01 00 00 00 00 02 90 03 15 01 00 00 00 00 02 03 01 39 01 00 00 00 00 06 f0 55 aa 52 08 04 15 01 00 00 00 00 02 c0 03 39 01 00 00 00 00 06 f0 55 aa 52 08 07 15 01 00 00 00 00 02 ef 01 39 01 00 00 00 00 06 f0 55 aa 52 08 00 15 01 00 00 00 00 02 b4 01 15 01 00 00 00 00 02 35 00 39 01 00 00 00 00 06 f0 55 aa 52 08 01 39 01 00 00 00 00 05 ff aa 55 a5 80 15 01 00 00 00 00 02 6f 01 15 01 00 00 00 00 02 f3 10 39 01 00 00 00 00 05 ff aa 55 a5 00 05 01 00 00 78 00 01 11 05 01 00 00 78 00 01 29];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x20>;
						qcom,mdss-dsc-slice-width = <0x438>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 1e 08 07 24 22 08 08 05 02 04 00 19 18];
						qcom,display-topology = <0x02 0x02 0x02>;
						qcom,default-topology-index = <0x00>;
					};
				};
			};

			qcom,mdss_dsi_nt35597_wqxga_video_truly {
				qcom,mdss-dsi-panel-name = "Dual nt35597 video mode dsi truly panel without DSC";
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-reset-sequence = <0x01 0x14 0x00 0x14 0x01 0x32>;
				qcom,mdss-pan-physical-width-dimension = <0x4a>;
				qcom,mdss-pan-physical-height-dimension = <0x83>;
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-underflow-color = <0x3ff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-min-refresh-rate = <0x35>;
				qcom,mdss-dsi-max-refresh-rate = <0x3c>;
				qcom,mdss-dsi-pan-enable-dynamic-fps;
				qcom,mdss-dsi-pan-fps-update = "dfps_immediate_porch_mode_vfp";
				qcom,esd-check-enabled;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_hs_mode";
				qcom,mdss-dsi-panel-status-value = <0x9c>;
				qcom,mdss-dsi-panel-on-check-value = <0x9c>;
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,panel-supply-entries = <0x5ac>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-mode-sel-gpio-state = "dual_port";
				qcom,panel-mode-gpio = <0x37 0x07 0x00>;
				qcom,platform-te-gpio = <0x37 0x08 0x00>;
				qcom,platform-reset-gpio = <0x37 0x06 0x00>;
				phandle = <0x5b3>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-width = <0x2d0>;
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsi-h-front-porch = <0x64>;
						qcom,mdss-dsi-h-back-porch = <0x20>;
						qcom,mdss-dsi-h-pulse-width = <0x10>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x07>;
						qcom,mdss-dsi-v-front-porch = <0x08>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 ff 20 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 55 15 01 00 00 00 00 02 02 45 15 01 00 00 00 00 02 05 40 15 01 00 00 00 00 02 06 19 15 01 00 00 00 00 02 07 1e 15 01 00 00 00 00 02 0b 73 15 01 00 00 00 00 02 0c 73 15 01 00 00 00 00 02 0e b0 15 01 00 00 00 00 02 0f ae 15 01 00 00 00 00 02 11 b8 15 01 00 00 00 00 02 13 00 15 01 00 00 00 00 02 58 80 15 01 00 00 00 00 02 59 01 15 01 00 00 00 00 02 5a 00 15 01 00 00 00 00 02 5b 01 15 01 00 00 00 00 02 5c 80 15 01 00 00 00 00 02 5d 81 15 01 00 00 00 00 02 5e 00 15 01 00 00 00 00 02 5f 01 15 01 00 00 00 00 02 72 31 15 01 00 00 00 00 02 68 03 15 01 00 00 00 00 02 ff 24 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 1c 15 01 00 00 00 00 02 01 0b 15 01 00 00 00 00 02 02 0c 15 01 00 00 00 00 02 03 01 15 01 00 00 00 00 02 04 0f 15 01 00 00 00 00 02 05 10 15 01 00 00 00 00 02 06 10 15 01 00 00 00 00 02 07 10 15 01 00 00 00 00 02 08 89 15 01 00 00 00 00 02 09 8a 15 01 00 00 00 00 02 0a 13 15 01 00 00 00 00 02 0b 13 15 01 00 00 00 00 02 0c 15 15 01 00 00 00 00 02 0d 15 15 01 00 00 00 00 02 0e 17 15 01 00 00 00 00 02 0f 17 15 01 00 00 00 00 02 10 1c 15 01 00 00 00 00 02 11 0b 15 01 00 00 00 00 02 12 0c 15 01 00 00 00 00 02 13 01 15 01 00 00 00 00 02 14 0f 15 01 00 00 00 00 02 15 10 15 01 00 00 00 00 02 16 10 15 01 00 00 00 00 02 17 10 15 01 00 00 00 00 02 18 89 15 01 00 00 00 00 02 19 8a 15 01 00 00 00 00 02 1a 13 15 01 00 00 00 00 02 1b 13 15 01 00 00 00 00 02 1c 15 15 01 00 00 00 00 02 1d 15 15 01 00 00 00 00 02 1e 17 15 01 00 00 00 00 02 1f 17 15 01 00 00 00 00 02 20 40 15 01 00 00 00 00 02 21 01 15 01 00 00 00 00 02 22 00 15 01 00 00 00 00 02 23 40 15 01 00 00 00 00 02 24 40 15 01 00 00 00 00 02 25 6d 15 01 00 00 00 00 02 26 40 15 01 00 00 00 00 02 27 40 15 01 00 00 00 00 02 e0 00 15 01 00 00 00 00 02 dc 21 15 01 00 00 00 00 02 dd 22 15 01 00 00 00 00 02 de 07 15 01 00 00 00 00 02 df 07 15 01 00 00 00 00 02 e3 6d 15 01 00 00 00 00 02 e1 07 15 01 00 00 00 00 02 e2 07 15 01 00 00 00 00 02 29 d8 15 01 00 00 00 00 02 2a 2a 15 01 00 00 00 00 02 4b 03 15 01 00 00 00 00 02 4c 11 15 01 00 00 00 00 02 4d 10 15 01 00 00 00 00 02 4e 01 15 01 00 00 00 00 02 4f 01 15 01 00 00 00 00 02 50 10 15 01 00 00 00 00 02 51 00 15 01 00 00 00 00 02 52 80 15 01 00 00 00 00 02 53 00 15 01 00 00 00 00 02 56 00 15 01 00 00 00 00 02 54 07 15 01 00 00 00 00 02 58 07 15 01 00 00 00 00 02 55 25 15 01 00 00 00 00 02 5b 43 15 01 00 00 00 00 02 5c 00 15 01 00 00 00 00 02 5f 73 15 01 00 00 00 00 02 60 73 15 01 00 00 00 00 02 63 22 15 01 00 00 00 00 02 64 00 15 01 00 00 00 00 02 67 08 15 01 00 00 00 00 02 68 04 15 01 00 00 00 00 02 72 02 15 01 00 00 00 00 02 7a 80 15 01 00 00 00 00 02 7b 91 15 01 00 00 00 00 02 7c d8 15 01 00 00 00 00 02 7d 60 15 01 00 00 00 00 02 7f 15 15 01 00 00 00 00 02 75 15 15 01 00 00 00 00 02 b3 c0 15 01 00 00 00 00 02 b4 00 15 01 00 00 00 00 02 b5 00 15 01 00 00 00 00 02 78 00 15 01 00 00 00 00 02 79 00 15 01 00 00 00 00 02 80 00 15 01 00 00 00 00 02 83 00 15 01 00 00 00 00 02 93 0a 15 01 00 00 00 00 02 94 0a 15 01 00 00 00 00 02 8a 00 15 01 00 00 00 00 02 9b ff 15 01 00 00 00 00 02 9d b0 15 01 00 00 00 00 02 9f 63 15 01 00 00 00 00 02 98 10 15 01 00 00 00 00 02 ec 00 15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 04 3b 03 0a 0a 15 01 00 00 00 00 02 35 00 15 01 00 00 00 00 02 e5 01 15 01 00 00 00 00 02 bb 03 15 01 00 00 00 00 02 fb 01 05 01 00 00 78 00 02 11 00 05 01 00 00 78 00 02 29 00];
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-panel-phy-timings = [00 1c 08 07 23 22 07 07 05 02 04 00 18 17];
						qcom,display-topology = <0x02 0x00 0x02 0x01 0x00 0x02>;
						qcom,default-topology-index = <0x00>;
					};
				};
			};

			qcom,mdss_dsi_nt35597_truly_wqxga_cmd {
				qcom,mdss-dsi-panel-name = "Dual nt35597 cmd mode dsi truly panel without DSC";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,adjust-timer-wakeup-ms = <0x01>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-pan-physical-width-dimension = <0x4a>;
				qcom,mdss-pan-physical-height-dimension = <0x83>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,ulps-enabled;
				qcom,esd-check-enabled;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_hs_mode";
				qcom,mdss-dsi-panel-status-value = <0x9c>;
				qcom,mdss-dsi-panel-on-check-value = <0x9c>;
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,panel-supply-entries = <0x5ac>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,mdss-dsi-mode-sel-gpio-state = "dual_port";
				qcom,panel-mode-gpio = <0x37 0x07 0x00>;
				qcom,platform-te-gpio = <0x37 0x08 0x00>;
				qcom,platform-reset-gpio = <0x37 0x06 0x00>;
				phandle = <0x5b4>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-panel-width = <0x2d0>;
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsi-h-front-porch = <0x64>;
						qcom,mdss-dsi-h-back-porch = <0x20>;
						qcom,mdss-dsi-h-pulse-width = <0x10>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x07>;
						qcom,mdss-dsi-v-front-porch = <0x08>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-panel-jitter = <0x01 0x01>;
						qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 ff 20 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 55 15 01 00 00 00 00 02 02 45 15 01 00 00 00 00 02 05 40 15 01 00 00 00 00 02 06 19 15 01 00 00 00 00 02 07 1e 15 01 00 00 00 00 02 0b 73 15 01 00 00 00 00 02 0c 73 15 01 00 00 00 00 02 0e b0 15 01 00 00 00 00 02 0f ae 15 01 00 00 00 00 02 11 b8 15 01 00 00 00 00 02 13 00 15 01 00 00 00 00 02 58 80 15 01 00 00 00 00 02 59 01 15 01 00 00 00 00 02 5a 00 15 01 00 00 00 00 02 5b 01 15 01 00 00 00 00 02 5c 80 15 01 00 00 00 00 02 5d 81 15 01 00 00 00 00 02 5e 00 15 01 00 00 00 00 02 5f 01 15 01 00 00 00 00 02 72 31 15 01 00 00 00 00 02 68 03 15 01 00 00 00 00 02 ff 24 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 1c 15 01 00 00 00 00 02 01 0b 15 01 00 00 00 00 02 02 0c 15 01 00 00 00 00 02 03 01 15 01 00 00 00 00 02 04 0f 15 01 00 00 00 00 02 05 10 15 01 00 00 00 00 02 06 10 15 01 00 00 00 00 02 07 10 15 01 00 00 00 00 02 08 89 15 01 00 00 00 00 02 09 8a 15 01 00 00 00 00 02 0a 13 15 01 00 00 00 00 02 0b 13 15 01 00 00 00 00 02 0c 15 15 01 00 00 00 00 02 0d 15 15 01 00 00 00 00 02 0e 17 15 01 00 00 00 00 02 0f 17 15 01 00 00 00 00 02 10 1c 15 01 00 00 00 00 02 11 0b 15 01 00 00 00 00 02 12 0c 15 01 00 00 00 00 02 13 01 15 01 00 00 00 00 02 14 0f 15 01 00 00 00 00 02 15 10 15 01 00 00 00 00 02 16 10 15 01 00 00 00 00 02 17 10 15 01 00 00 00 00 02 18 89 15 01 00 00 00 00 02 19 8a 15 01 00 00 00 00 02 1a 13 15 01 00 00 00 00 02 1b 13 15 01 00 00 00 00 02 1c 15 15 01 00 00 00 00 02 1d 15 15 01 00 00 00 00 02 1e 17 15 01 00 00 00 00 02 1f 17 15 01 00 00 00 00 02 20 40 15 01 00 00 00 00 02 21 01 15 01 00 00 00 00 02 22 00 15 01 00 00 00 00 02 23 40 15 01 00 00 00 00 02 24 40 15 01 00 00 00 00 02 25 6d 15 01 00 00 00 00 02 26 40 15 01 00 00 00 00 02 27 40 15 01 00 00 00 00 02 e0 00 15 01 00 00 00 00 02 dc 21 15 01 00 00 00 00 02 dd 22 15 01 00 00 00 00 02 de 07 15 01 00 00 00 00 02 df 07 15 01 00 00 00 00 02 e3 6d 15 01 00 00 00 00 02 e1 07 15 01 00 00 00 00 02 e2 07 15 01 00 00 00 00 02 29 d8 15 01 00 00 00 00 02 2a 2a 15 01 00 00 00 00 02 4b 03 15 01 00 00 00 00 02 4c 11 15 01 00 00 00 00 02 4d 10 15 01 00 00 00 00 02 4e 01 15 01 00 00 00 00 02 4f 01 15 01 00 00 00 00 02 50 10 15 01 00 00 00 00 02 51 00 15 01 00 00 00 00 02 52 80 15 01 00 00 00 00 02 53 00 15 01 00 00 00 00 02 56 00 15 01 00 00 00 00 02 54 07 15 01 00 00 00 00 02 58 07 15 01 00 00 00 00 02 55 25 15 01 00 00 00 00 02 5b 43 15 01 00 00 00 00 02 5c 00 15 01 00 00 00 00 02 5f 73 15 01 00 00 00 00 02 60 73 15 01 00 00 00 00 02 63 22 15 01 00 00 00 00 02 64 00 15 01 00 00 00 00 02 67 08 15 01 00 00 00 00 02 68 04 15 01 00 00 00 00 02 72 02 15 01 00 00 00 00 02 7a 80 15 01 00 00 00 00 02 7b 91 15 01 00 00 00 00 02 7c d8 15 01 00 00 00 00 02 7d 60 15 01 00 00 00 00 02 7f 15 15 01 00 00 00 00 02 75 15 15 01 00 00 00 00 02 b3 c0 15 01 00 00 00 00 02 b4 00 15 01 00 00 00 00 02 b5 00 15 01 00 00 00 00 02 78 00 15 01 00 00 00 00 02 79 00 15 01 00 00 00 00 02 80 00 15 01 00 00 00 00 02 83 00 15 01 00 00 00 00 02 93 0a 15 01 00 00 00 00 02 94 0a 15 01 00 00 00 00 02 8a 00 15 01 00 00 00 00 02 9b ff 15 01 00 00 00 00 02 9d b0 15 01 00 00 00 00 02 9f 63 15 01 00 00 00 00 02 98 10 15 01 00 00 00 00 02 ec 00 15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 04 3b 03 0a 0a 15 01 00 00 00 00 02 35 00 15 01 00 00 00 00 02 e5 01 15 01 00 00 00 00 02 bb 10 15 01 00 00 00 00 02 fb 01 05 01 00 00 78 00 02 11 00 05 01 00 00 78 00 02 29 00];
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-panel-phy-timings = [00 1c 08 07 23 22 07 07 05 02 04 00 18 17];
						qcom,display-topology = <0x02 0x00 0x02 0x01 0x00 0x02>;
						qcom,default-topology-index = <0x00>;
					};
				};
			};

			qcom,mdss_dsi_nt35597_dsc_cmd_truly {
				qcom,mdss-dsi-panel-name = "nt35597 cmd mode dsi truly panel with DSC";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-pan-physical-width-dimension = <0x4a>;
				qcom,mdss-pan-physical-height-dimension = <0x83>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,adjust-timer-wakeup-ms = <0x01>;
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,esd-check-enabled;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_hs_mode";
				qcom,mdss-dsi-panel-status-value = <0x9c>;
				qcom,mdss-dsi-panel-on-check-value = <0x9c>;
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,panel-supply-entries = <0x5ac>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,mdss-dsi-mode-sel-gpio-state = "single_port";
				qcom,panel-mode-gpio = <0x37 0x07 0x00>;
				qcom,platform-te-gpio = <0x37 0x08 0x00>;
				qcom,platform-reset-gpio = <0x37 0x06 0x00>;
				phandle = <0x5b5>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-panel-width = <0x5a0>;
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsi-h-front-porch = <0x64>;
						qcom,mdss-dsi-h-back-porch = <0x20>;
						qcom,mdss-dsi-h-pulse-width = <0x10>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x08>;
						qcom,mdss-dsi-v-front-porch = <0x0a>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-panel-jitter = <0x01 0x01>;
						qcom,mdss-dsi-on-command = <0x15010000 0x2ff 0x20150100 0x02 0xfb011501 0x00 0x2000115 0x1000000 0x20155 0x15010000 0x202 0x45150100 0x02 0x5401501 0x00 0x2061915 0x1000000 0x2071e 0x15010000 0x20b 0x73150100 0x02 0xc731501 0x00 0x20eb015 0x1000000 0x20fae 0x15010000 0x211 0xb8150100 0x02 0x13001501 0x00 0x2588015 0x1000000 0x25901 0x15010000 0x25a 0x150100 0x02 0x5b011501 0x00 0x25c8015 0x1000000 0x25d81 0x15010000 0x25e 0x150100 0x02 0x5f011501 0x00 0x2723115 0x1000000 0x26803 0x15010000 0x2ff 0x24150100 0x02 0xfb011501 0x00 0x2001c15 0x1000000 0x2010b 0x15010000 0x202 0xc150100 0x02 0x3011501 0x00 0x2040f15 0x1000000 0x20510 0x15010000 0x206 0x10150100 0x02 0x7101501 0x00 0x2088915 0x1000000 0x2098a 0x15010000 0x20a 0x13150100 0x02 0xb131501 0x00 0x20c1515 0x1000000 0x20d15 0x15010000 0x20e 0x17150100 0x02 0xf171501 0x00 0x2101c15 0x1000000 0x2110b 0x15010000 0x212 0xc150100 0x02 0x13011501 0x00 0x2140f15 0x1000000 0x21510 0x15010000 0x216 0x10150100 0x02 0x17101501 0x00 0x2188915 0x1000000 0x2198a 0x15010000 0x21a 0x13150100 0x02 0x1b131501 0x00 0x21c1515 0x1000000 0x21d15 0x15010000 0x21e 0x17150100 0x02 0x1f171501 0x00 0x2204015 0x1000000 0x22101 0x15010000 0x222 0x150100 0x02 0x23401501 0x00 0x2244015 0x1000000 0x2256d 0x15010000 0x226 0x40150100 0x02 0x27401501 0x00 0x2e00015 0x1000000 0x2dc21 0x15010000 0x2dd 0x22150100 0x02 0xde071501 0x00 0x2df0715 0x1000000 0x2e36d 0x15010000 0x2e1 0x7150100 0x02 0xe2071501 0x00 0x229d815 0x1000000 0x22a2a 0x15010000 0x24b 0x3150100 0x02 0x4c111501 0x00 0x24d1015 0x1000000 0x24e01 0x15010000 0x24f 0x1150100 0x02 0x50101501 0x00 0x2510015 0x1000000 0x25280 0x15010000 0x253 0x150100 0x02 0x56001501 0x00 0x2540715 0x1000000 0x25807 0x15010000 0x255 0x25150100 0x02 0x5b431501 0x00 0x25c0015 0x1000000 0x25f73 0x15010000 0x260 0x73150100 0x02 0x63221501 0x00 0x2640015 0x1000000 0x26708 0x15010000 0x268 0x4150100 0x02 0x72021501 0x00 0x27a8015 0x1000000 0x27b91 0x15010000 0x27c 0xd8150100 0x02 0x7d601501 0x00 0x27f1515 0x1000000 0x27515 0x15010000 0x2b3 0xc0150100 0x02 0xb4001501 0x00 0x2b50015 0x1000000 0x27800 0x15010000 0x279 0x150100 0x02 0x80001501 0x00 0x2830015 0x1000000 0x2930a 0x15010000 0x294 0xa150100 0x02 0x8a001501 0x00 0x29bff15 0x1000000 0x29db0 0x15010000 0x29f 0x63150100 0x02 0x98101501 0x00 0x2ec0015 0x1000000 0x2ff10 0x39010000 0x11c1 0x9200010 0x2000268 0x1bb000a 0x66704c5 0x39010000 0x3c2 0x10f01501 0x00 0x2c00315 0x1000000 0x43b03 0xa0a1501 0x00 0x2350015 0x1000000 0x2e501 0x15010000 0x2bb 0x10150100 0x02 0xfb010501 0x7800 0x2110005 0x1000078 0x22900>;
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x10>;
						qcom,mdss-dsc-slice-width = <0x2d0>;
						qcom,mdss-dsc-slice-per-pkt = <0x02>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 15 05 05 20 1f 05 05 03 02 04 00 12 15];
						qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01 0x02 0x01 0x01>;
						qcom,default-topology-index = <0x01>;
					};
				};
			};

			qcom,mdss_dsi_nt35597_dsc_video_truly {
				qcom,mdss-dsi-panel-name = "nt35597 video mode dsi truly panel with DSC";
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-pan-physical-width-dimension = <0x4a>;
				qcom,mdss-pan-physical-height-dimension = <0x83>;
				qcom,mdss-dsi-dma-schedule-line = <0x05>;
				qcom,esd-check-enabled;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_hs_mode";
				qcom,mdss-dsi-panel-status-value = <0x9c>;
				qcom,mdss-dsi-panel-on-check-value = <0x9c>;
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,panel-supply-entries = <0x5ac>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-mode-sel-gpio-state = "single_port";
				qcom,panel-mode-gpio = <0x37 0x07 0x00>;
				qcom,platform-te-gpio = <0x37 0x08 0x00>;
				qcom,platform-reset-gpio = <0x37 0x06 0x00>;
				phandle = <0x5b6>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-width = <0x5a0>;
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsi-h-front-porch = <0x64>;
						qcom,mdss-dsi-h-back-porch = <0x20>;
						qcom,mdss-dsi-h-pulse-width = <0x10>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x08>;
						qcom,mdss-dsi-v-front-porch = <0x0a>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-on-command = <0x15010000 0x2ff 0x20150100 0x02 0xfb011501 0x00 0x2000115 0x1000000 0x20155 0x15010000 0x202 0x45150100 0x02 0x5401501 0x00 0x2061915 0x1000000 0x2071e 0x15010000 0x20b 0x73150100 0x02 0xc731501 0x00 0x20eb015 0x1000000 0x20fae 0x15010000 0x211 0xb8150100 0x02 0x13001501 0x00 0x2588015 0x1000000 0x25901 0x15010000 0x25a 0x150100 0x02 0x5b011501 0x00 0x25c8015 0x1000000 0x25d81 0x15010000 0x25e 0x150100 0x02 0x5f011501 0x00 0x2723115 0x1000000 0x26803 0x15010000 0x2ff 0x24150100 0x02 0xfb011501 0x00 0x2001c15 0x1000000 0x2010b 0x15010000 0x202 0xc150100 0x02 0x3011501 0x00 0x2040f15 0x1000000 0x20510 0x15010000 0x206 0x10150100 0x02 0x7101501 0x00 0x2088915 0x1000000 0x2098a 0x15010000 0x20a 0x13150100 0x02 0xb131501 0x00 0x20c1515 0x1000000 0x20d15 0x15010000 0x20e 0x17150100 0x02 0xf171501 0x00 0x2101c15 0x1000000 0x2110b 0x15010000 0x212 0xc150100 0x02 0x13011501 0x00 0x2140f15 0x1000000 0x21510 0x15010000 0x216 0x10150100 0x02 0x17101501 0x00 0x2188915 0x1000000 0x2198a 0x15010000 0x21a 0x13150100 0x02 0x1b131501 0x00 0x21c1515 0x1000000 0x21d15 0x15010000 0x21e 0x17150100 0x02 0x1f171501 0x00 0x2204015 0x1000000 0x22101 0x15010000 0x222 0x150100 0x02 0x23401501 0x00 0x2244015 0x1000000 0x2256d 0x15010000 0x226 0x40150100 0x02 0x27401501 0x00 0x2e00015 0x1000000 0x2dc21 0x15010000 0x2dd 0x22150100 0x02 0xde071501 0x00 0x2df0715 0x1000000 0x2e36d 0x15010000 0x2e1 0x7150100 0x02 0xe2071501 0x00 0x229d815 0x1000000 0x22a2a 0x15010000 0x24b 0x3150100 0x02 0x4c111501 0x00 0x24d1015 0x1000000 0x24e01 0x15010000 0x24f 0x1150100 0x02 0x50101501 0x00 0x2510015 0x1000000 0x25280 0x15010000 0x253 0x150100 0x02 0x56001501 0x00 0x2540715 0x1000000 0x25807 0x15010000 0x255 0x25150100 0x02 0x5b431501 0x00 0x25c0015 0x1000000 0x25f73 0x15010000 0x260 0x73150100 0x02 0x63221501 0x00 0x2640015 0x1000000 0x26708 0x15010000 0x268 0x4150100 0x02 0x72021501 0x00 0x27a8015 0x1000000 0x27b91 0x15010000 0x27c 0xd8150100 0x02 0x7d601501 0x00 0x27f1515 0x1000000 0x27515 0x15010000 0x2b3 0xc0150100 0x02 0xb4001501 0x00 0x2b50015 0x1000000 0x27800 0x15010000 0x279 0x150100 0x02 0x80001501 0x00 0x2830015 0x1000000 0x2930a 0x15010000 0x294 0xa150100 0x02 0x8a001501 0x00 0x29bff15 0x1000000 0x29db0 0x15010000 0x29f 0x63150100 0x02 0x98101501 0x00 0x2ec0015 0x1000000 0x2ff10 0x39010000 0x11c1 0x9200010 0x2000268 0x1bb000a 0x66704c5 0x39010000 0x3c2 0x10f01501 0x00 0x2c00339 0x1000000 0x43b03 0xa0a1501 0x00 0x2350015 0x1000000 0x2e501 0x15010000 0x2bb 0x3150100 0x02 0xfb010501 0x7800 0x2110005 0x1000078 0x22900>;
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x10>;
						qcom,mdss-dsc-slice-width = <0x2d0>;
						qcom,mdss-dsc-slice-per-pkt = <0x02>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 15 05 05 20 1f 05 05 03 02 04 00 12 15];
						qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01 0x02 0x01 0x01>;
						qcom,default-topology-index = <0x01>;
					};
				};
			};

			qcom,mdss_dsi_nt35695b_truly_fhd_video {
				qcom,mdss-dsi-panel-name = "nt35695b truly fhd video mode dsi panel";
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-post-init-delay = <0x01>;
				qcom,panel-supply-entries = <0x5ac>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-mode-sel-gpio-state = "single_port";
				qcom,platform-te-gpio = <0x37 0x08 0x00>;
				qcom,platform-reset-gpio = <0x37 0x06 0x00>;
				phandle = <0x5bf>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0x780>;
						qcom,mdss-dsi-h-front-porch = <0x78>;
						qcom,mdss-dsi-h-back-porch = <0x3c>;
						qcom,mdss-dsi-h-pulse-width = <0x0c>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x02>;
						qcom,mdss-dsi-v-front-porch = <0x0c>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-on-command = [15 01 00 00 10 00 02 ff 20 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 55 15 01 00 00 00 00 02 02 45 15 01 00 00 00 00 02 03 55 15 01 00 00 00 00 02 05 50 15 01 00 00 00 00 02 06 a8 15 01 00 00 00 00 02 07 ad 15 01 00 00 00 00 02 08 0c 15 01 00 00 00 00 02 0b aa 15 01 00 00 00 00 02 0c aa 15 01 00 00 00 00 02 0e b0 15 01 00 00 00 00 02 0f b3 15 01 00 00 00 00 02 11 28 15 01 00 00 00 00 02 12 10 15 01 00 00 00 00 02 13 01 15 01 00 00 00 00 02 14 4a 15 01 00 00 00 00 02 15 12 15 01 00 00 00 00 02 16 12 15 01 00 00 00 00 02 30 01 15 01 00 00 00 00 02 72 11 15 01 00 00 00 00 02 58 82 15 01 00 00 00 00 02 59 00 15 01 00 00 00 00 02 5a 02 15 01 00 00 00 00 02 5b 00 15 01 00 00 00 00 02 5c 82 15 01 00 00 00 00 02 5d 80 15 01 00 00 00 00 02 5e 02 15 01 00 00 00 00 02 5f 00 15 01 00 00 00 00 02 ff 24 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 0b 15 01 00 00 00 00 02 02 0c 15 01 00 00 00 00 02 03 89 15 01 00 00 00 00 02 04 8a 15 01 00 00 00 00 02 05 0f 15 01 00 00 00 00 02 06 10 15 01 00 00 00 00 02 07 10 15 01 00 00 00 00 02 08 1c 15 01 00 00 00 00 02 09 00 15 01 00 00 00 00 02 0a 00 15 01 00 00 00 00 02 0b 00 15 01 00 00 00 00 02 0c 00 15 01 00 00 00 00 02 0d 13 15 01 00 00 00 00 02 0e 15 15 01 00 00 00 00 02 0f 17 15 01 00 00 00 00 02 10 01 15 01 00 00 00 00 02 11 0b 15 01 00 00 00 00 02 12 0c 15 01 00 00 00 00 02 13 89 15 01 00 00 00 00 02 14 8a 15 01 00 00 00 00 02 15 0f 15 01 00 00 00 00 02 16 10 15 01 00 00 00 00 02 17 10 15 01 00 00 00 00 02 18 1c 15 01 00 00 00 00 02 19 00 15 01 00 00 00 00 02 1a 00 15 01 00 00 00 00 02 1b 00 15 01 00 00 00 00 02 1c 00 15 01 00 00 00 00 02 1d 13 15 01 00 00 00 00 02 1e 15 15 01 00 00 00 00 02 1f 17 15 01 00 00 00 00 02 20 00 15 01 00 00 00 00 02 21 01 15 01 00 00 00 00 02 22 00 15 01 00 00 00 00 02 23 40 15 01 00 00 00 00 02 24 40 15 01 00 00 00 00 02 25 6d 15 01 00 00 00 00 02 26 40 15 01 00 00 00 00 02 27 40 15 01 00 00 00 00 02 29 d8 15 01 00 00 00 00 02 2a 2a 15 01 00 00 00 00 02 4b 03 15 01 00 00 00 00 02 4c 11 15 01 00 00 00 00 02 4d 10 15 01 00 00 00 00 02 4e 01 15 01 00 00 00 00 02 4f 01 15 01 00 00 00 00 02 50 10 15 01 00 00 00 00 02 51 00 15 01 00 00 00 00 02 52 80 15 01 00 00 00 00 02 53 00 15 01 00 00 00 00 02 54 07 15 01 00 00 00 00 02 55 25 15 01 00 00 00 00 02 56 00 15 01 00 00 00 00 02 58 07 15 01 00 00 00 00 02 5b 43 15 01 00 00 00 00 02 5c 00 15 01 00 00 00 00 02 5f 73 15 01 00 00 00 00 02 60 73 15 01 00 00 00 00 02 63 22 15 01 00 00 00 00 02 64 00 15 01 00 00 00 00 02 67 08 15 01 00 00 00 00 02 68 04 15 01 00 00 00 00 02 7a 80 15 01 00 00 00 00 02 7b 91 15 01 00 00 00 00 02 7c d8 15 01 00 00 00 00 02 7d 60 15 01 00 00 00 00 02 93 06 15 01 00 00 00 00 02 94 06 15 01 00 00 00 00 02 8a 00 15 01 00 00 00 00 02 9b 0f 15 01 00 00 00 00 02 b3 c0 15 01 00 00 00 00 02 b4 00 15 01 00 00 00 00 02 b5 00 15 01 00 00 00 00 02 b6 21 15 01 00 00 00 00 02 b7 22 15 01 00 00 00 00 02 b8 07 15 01 00 00 00 00 02 b9 07 15 01 00 00 00 00 02 ba 22 15 01 00 00 00 00 02 bd 20 15 01 00 00 00 00 02 be 07 15 01 00 00 00 00 02 bf 07 15 01 00 00 00 00 02 c1 6d 15 01 00 00 00 00 02 c4 24 15 01 00 00 00 00 02 e3 00 15 01 00 00 00 00 02 ec 00 15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 02 bb 03 05 01 00 00 78 00 02 11 00 05 01 00 00 78 00 02 29 00];
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-panel-phy-timings = [00 1e 08 07 24 22 08 08 05 02 04 00 19 17];
						qcom,display-topology = <0x01 0x00 0x01>;
						qcom,default-topology-index = <0x00>;
					};
				};
			};

			qcom,mdss_dsi_nt35695b_truly_fhd_cmd {
				qcom,mdss-dsi-panel-name = "nt35695b truly fhd command mode dsi panel";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-post-init-delay = <0x01>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,ulps-enabled;
				qcom,esd-check-enabled;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_hs_mode";
				qcom,mdss-dsi-panel-status-value = <0x9c>;
				qcom,mdss-dsi-panel-on-check-value = <0x9c>;
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,panel-supply-entries = <0x5ac>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-mode-sel-gpio-state = "single_port";
				qcom,panel-mode-gpio = <0x37 0x07 0x00>;
				qcom,platform-te-gpio = <0x37 0x08 0x00>;
				qcom,platform-reset-gpio = <0x37 0x06 0x00>;
				phandle = <0x5be>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0x780>;
						qcom,mdss-dsi-h-front-porch = <0x78>;
						qcom,mdss-dsi-h-back-porch = <0x3c>;
						qcom,mdss-dsi-h-pulse-width = <0x0c>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x02>;
						qcom,mdss-dsi-v-front-porch = <0x0c>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-on-command = [15 01 00 00 10 00 02 ff 20 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 55 15 01 00 00 00 00 02 02 45 15 01 00 00 00 00 02 03 55 15 01 00 00 00 00 02 05 50 15 01 00 00 00 00 02 06 a8 15 01 00 00 00 00 02 07 ad 15 01 00 00 00 00 02 08 0c 15 01 00 00 00 00 02 0b aa 15 01 00 00 00 00 02 0c aa 15 01 00 00 00 00 02 0e b0 15 01 00 00 00 00 02 0f b3 15 01 00 00 00 00 02 11 28 15 01 00 00 00 00 02 12 10 15 01 00 00 00 00 02 13 01 15 01 00 00 00 00 02 14 4a 15 01 00 00 00 00 02 15 12 15 01 00 00 00 00 02 16 12 15 01 00 00 00 00 02 30 01 15 01 00 00 00 00 02 72 11 15 01 00 00 00 00 02 58 82 15 01 00 00 00 00 02 59 00 15 01 00 00 00 00 02 5a 02 15 01 00 00 00 00 02 5b 00 15 01 00 00 00 00 02 5c 82 15 01 00 00 00 00 02 5d 80 15 01 00 00 00 00 02 5e 02 15 01 00 00 00 00 02 5f 00 15 01 00 00 00 00 02 ff 24 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 0b 15 01 00 00 00 00 02 02 0c 15 01 00 00 00 00 02 03 89 15 01 00 00 00 00 02 04 8a 15 01 00 00 00 00 02 05 0f 15 01 00 00 00 00 02 06 10 15 01 00 00 00 00 02 07 10 15 01 00 00 00 00 02 08 1c 15 01 00 00 00 00 02 09 00 15 01 00 00 00 00 02 0a 00 15 01 00 00 00 00 02 0b 00 15 01 00 00 00 00 02 0c 00 15 01 00 00 00 00 02 0d 13 15 01 00 00 00 00 02 0e 15 15 01 00 00 00 00 02 0f 17 15 01 00 00 00 00 02 10 01 15 01 00 00 00 00 02 11 0b 15 01 00 00 00 00 02 12 0c 15 01 00 00 00 00 02 13 89 15 01 00 00 00 00 02 14 8a 15 01 00 00 00 00 02 15 0f 15 01 00 00 00 00 02 16 10 15 01 00 00 00 00 02 17 10 15 01 00 00 00 00 02 18 1c 15 01 00 00 00 00 02 19 00 15 01 00 00 00 00 02 1a 00 15 01 00 00 00 00 02 1b 00 15 01 00 00 00 00 02 1c 00 15 01 00 00 00 00 02 1d 13 15 01 00 00 00 00 02 1e 15 15 01 00 00 00 00 02 1f 17 15 01 00 00 00 00 02 20 00 15 01 00 00 00 00 02 21 01 15 01 00 00 00 00 02 22 00 15 01 00 00 00 00 02 23 40 15 01 00 00 00 00 02 24 40 15 01 00 00 00 00 02 25 6d 15 01 00 00 00 00 02 26 40 15 01 00 00 00 00 02 27 40 15 01 00 00 00 00 02 29 d8 15 01 00 00 00 00 02 2a 2a 15 01 00 00 00 00 02 4b 03 15 01 00 00 00 00 02 4c 11 15 01 00 00 00 00 02 4d 10 15 01 00 00 00 00 02 4e 01 15 01 00 00 00 00 02 4f 01 15 01 00 00 00 00 02 50 10 15 01 00 00 00 00 02 51 00 15 01 00 00 00 00 02 52 80 15 01 00 00 00 00 02 53 00 15 01 00 00 00 00 02 54 07 15 01 00 00 00 00 02 55 25 15 01 00 00 00 00 02 56 00 15 01 00 00 00 00 02 58 07 15 01 00 00 00 00 02 5b 43 15 01 00 00 00 00 02 5c 00 15 01 00 00 00 00 02 5f 73 15 01 00 00 00 00 02 60 73 15 01 00 00 00 00 02 63 22 15 01 00 00 00 00 02 64 00 15 01 00 00 00 00 02 67 08 15 01 00 00 00 00 02 68 04 15 01 00 00 00 00 02 7a 80 15 01 00 00 00 00 02 7b 91 15 01 00 00 00 00 02 7c d8 15 01 00 00 00 00 02 7d 60 15 01 00 00 00 00 02 93 06 15 01 00 00 00 00 02 94 06 15 01 00 00 00 00 02 8a 00 15 01 00 00 00 00 02 9b 0f 15 01 00 00 00 00 02 b3 c0 15 01 00 00 00 00 02 b4 00 15 01 00 00 00 00 02 b5 00 15 01 00 00 00 00 02 b6 21 15 01 00 00 00 00 02 b7 22 15 01 00 00 00 00 02 b8 07 15 01 00 00 00 00 02 b9 07 15 01 00 00 00 00 02 ba 22 15 01 00 00 00 00 02 bd 20 15 01 00 00 00 00 02 be 07 15 01 00 00 00 00 02 bf 07 15 01 00 00 00 00 02 c1 6d 15 01 00 00 00 00 02 c4 24 15 01 00 00 00 00 02 e3 00 15 01 00 00 00 00 02 ec 00 15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 02 bb 10 15 01 00 00 00 00 02 35 00 05 01 00 00 78 00 02 11 00 05 01 00 00 78 00 02 29 00];
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-panel-phy-timings = [00 1e 08 07 24 22 08 08 05 02 04 00 19 17];
						qcom,display-topology = <0x01 0x00 0x01>;
						qcom,default-topology-index = <0x00>;
					};
				};
			};

			qcom,mdss_dsi_sharp_1080p_cmd {
				qcom,mdss-dsi-panel-name = "sharp 1080p cmd mode dsi panel";
				qcom,mdss-dsi-panel-controller = <0x2f9>;
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-panel-destination = "display_1";
				qcom,mdss-dsi-panel-clockrate = <0x32a9f880>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-pan-physical-width-dimension = <0x40>;
				qcom,mdss-pan-physical-height-dimension = <0x75>;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,ulps-enabled;
				qcom,esd-check-enabled;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_hs_mode";
				qcom,mdss-dsi-panel-status-value = <0x9c>;
				qcom,mdss-dsi-panel-on-check-value = <0x9c>;
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,mdss-dsi-t-clk-post = <0x18>;
				qcom,mdss-dsi-t-clk-pre = <0x19>;
				qcom,panel-supply-entries = <0x5ac>;
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-mode-sel-gpio-state = "dual_port";
				qcom,panel-mode-gpio = <0x37 0x07 0x00>;
				qcom,platform-te-gpio = <0x37 0x08 0x00>;
				qcom,platform-reset-gpio = <0x37 0x06 0x00>;
				phandle = <0x5b1>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0x780>;
						qcom,mdss-dsi-h-front-porch = <0x00>;
						qcom,mdss-dsi-h-back-porch = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x00>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x00>;
						qcom,mdss-dsi-v-front-porch = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x00>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-on-command = <0x15010000 0x2bb 0x10150100 0x02 0xb0030501 0x7800 0x1111501 0x00 0x251ff15 0x1000000 0x25324 0x15010000 0x2ff 0x23150100 0x02 0x8051501 0x00 0x2469015 0x1000000 0x2ff10 0x15010000 0x2ff 0xf0150100 0x02 0x92011501 0x00 0x2ff1015 0x1000000 0x23500 0x5010000 0x28000129>;
						qcom,mdss-dsi-off-command = <0x5010000 0x10000128 0x5010000 0x40000110>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-panel-phy-timings = [00 1a 06 06 22 20 07 07 04 03 04 00 16 16];
						qcom,display-topology = <0x01 0x00 0x01>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsi-panel-clockrate = <0x35a4e900>;
					};
				};
			};

			qcom,mdss_dual_sharp_1080p_120hz_cmd {
				qcom,mdss-dsi-panel-name = "sharp 1080p 120hz dual dsi cmd mode panel";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x14 0x00 0x01 0x01 0x0a>;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,cmd-sync-wait-broadcast;
				qcom,cmd-sync-wait-trigger;
				qcom,mdss-tear-check-frame-rate = <0x2ee0>;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-te-pin;
				phandle = <0x5b2>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-width = <0x21c>;
						qcom,mdss-dsi-panel-height = <0x780>;
						qcom,mdss-dsi-h-front-porch = <0x1c>;
						qcom,mdss-dsi-h-back-porch = <0x04>;
						qcom,mdss-dsi-h-pulse-width = <0x04>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x0c>;
						qcom,mdss-dsi-v-front-porch = <0x0c>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x78>;
						qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 ba 07 15 01 00 00 00 00 02 c0 00 15 01 00 00 00 00 02 bb 10 15 01 00 00 00 00 02 d9 00 15 01 00 00 00 00 02 ef 70 15 01 00 00 00 00 02 f7 80 39 01 00 00 00 00 06 3b 03 0e 0c 08 1c 15 01 00 00 00 00 02 e9 0e 15 01 00 00 00 00 02 ea 0c 15 01 00 00 00 00 02 35 00 15 01 00 00 00 00 02 c0 00 15 01 00 00 00 00 02 ff 20 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 59 6a 15 01 00 00 00 00 02 0b 1b 15 01 00 00 00 00 02 61 f7 15 01 00 00 00 00 02 62 6c 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 55 15 01 00 00 00 00 02 04 c8 15 01 00 00 00 00 02 05 1a 15 01 00 00 00 00 02 0d 93 15 01 00 00 00 00 02 0e 93 15 01 00 00 00 00 02 0f 7e 15 01 00 00 00 00 02 06 69 15 01 00 00 00 00 02 07 bc 15 01 00 00 00 00 02 10 03 15 01 00 00 00 00 02 11 64 15 01 00 00 00 00 02 12 5a 15 01 00 00 00 00 02 13 40 15 01 00 00 00 00 02 14 40 15 01 00 00 00 00 02 15 00 15 01 00 00 00 00 02 33 13 15 01 00 00 00 00 02 5a 40 15 01 00 00 00 00 02 5b 40 15 01 00 00 00 00 02 5e 80 15 01 00 00 00 00 02 ff 24 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 80 15 01 00 00 00 00 02 14 80 15 01 00 00 00 00 02 01 80 15 01 00 00 00 00 02 15 80 15 01 00 00 00 00 02 02 80 15 01 00 00 00 00 02 16 80 15 01 00 00 00 00 02 03 0a 15 01 00 00 00 00 02 17 0c 15 01 00 00 00 00 02 04 06 15 01 00 00 00 00 02 18 08 15 01 00 00 00 00 02 05 80 15 01 00 00 00 00 02 19 80 15 01 00 00 00 00 02 06 80 15 01 00 00 00 00 02 1a 80 15 01 00 00 00 00 02 07 80 15 01 00 00 00 00 02 1b 80 15 01 00 00 00 00 02 08 80 15 01 00 00 00 00 02 1c 80 15 01 00 00 00 00 02 09 80 15 01 00 00 00 00 02 1d 80 15 01 00 00 00 00 02 0a 80 15 01 00 00 00 00 02 1e 80 15 01 00 00 00 00 02 0b 1a 15 01 00 00 00 00 02 1f 1b 15 01 00 00 00 00 02 0c 16 15 01 00 00 00 00 02 20 17 15 01 00 00 00 00 02 0d 1c 15 01 00 00 00 00 02 21 1d 15 01 00 00 00 00 02 0e 18 15 01 00 00 00 00 02 22 19 15 01 00 00 00 00 02 0f 0e 15 01 00 00 00 00 02 23 10 15 01 00 00 00 00 02 10 80 15 01 00 00 00 00 02 24 80 15 01 00 00 00 00 02 11 80 15 01 00 00 00 00 02 25 80 15 01 00 00 00 00 02 12 80 15 01 00 00 00 00 02 26 80 15 01 00 00 00 00 02 13 80 15 01 00 00 00 00 02 27 80 15 01 00 00 00 00 02 74 ff 15 01 00 00 00 00 02 75 ff 15 01 00 00 00 00 02 8d 00 15 01 00 00 00 00 02 8e 00 15 01 00 00 00 00 02 8f 9c 15 01 00 00 00 00 02 90 0c 15 01 00 00 00 00 02 91 0e 15 01 00 00 00 00 02 d6 00 15 01 00 00 00 00 02 d7 20 15 01 00 00 00 00 02 d8 00 15 01 00 00 00 00 02 d9 88 15 01 00 00 00 00 02 e5 05 15 01 00 00 00 00 02 e6 10 15 01 00 00 00 00 02 54 06 15 01 00 00 00 00 02 55 05 15 01 00 00 00 00 02 56 04 15 01 00 00 00 00 02 58 03 15 01 00 00 00 00 02 59 33 15 01 00 00 00 00 02 5a 33 15 01 00 00 00 00 02 5b 01 15 01 00 00 00 00 02 5c 00 15 01 00 00 00 00 02 5d 01 15 01 00 00 00 00 02 5e 0a 15 01 00 00 00 00 02 5f 0a 15 01 00 00 00 00 02 60 0a 15 01 00 00 00 00 02 61 0a 15 01 00 00 00 00 02 62 10 15 01 00 00 00 00 02 63 01 15 01 00 00 00 00 02 64 00 15 01 00 00 00 00 02 65 00 15 01 00 00 00 00 02 ef 00 15 01 00 00 00 00 02 f0 00 15 01 00 00 00 00 02 6d 20 15 01 00 00 00 00 02 66 44 15 01 00 00 00 00 02 68 01 15 01 00 00 00 00 02 69 00 15 01 00 00 00 00 02 67 11 15 01 00 00 00 00 02 6a 06 15 01 00 00 00 00 02 6b 31 15 01 00 00 00 00 02 6c 90 15 01 00 00 00 00 02 ab c3 15 01 00 00 00 00 02 b1 49 15 01 00 00 00 00 02 aa 80 15 01 00 00 00 00 02 b0 90 15 01 00 00 00 00 02 b2 a4 15 01 00 00 00 00 02 b3 00 15 01 00 00 00 00 02 b4 23 15 01 00 00 00 00 02 b5 00 15 01 00 00 00 00 02 b6 00 15 01 00 00 00 00 02 b7 00 15 01 00 00 00 00 02 b8 00 15 01 00 00 00 00 02 b9 00 15 01 00 00 00 00 02 ba 00 15 01 00 00 00 00 02 bb 00 15 01 00 00 00 00 02 bc 00 15 01 00 00 00 00 02 bd 00 15 01 00 00 00 00 02 be 00 15 01 00 00 00 00 02 bf 00 15 01 00 00 00 00 02 c0 00 15 01 00 00 00 00 02 c7 40 15 01 00 00 00 00 02 c9 00 15 01 00 00 00 00 02 c1 2a 15 01 00 00 00 00 02 c2 2a 15 01 00 00 00 00 02 c3 00 15 01 00 00 00 00 02 c4 00 15 01 00 00 00 00 02 c5 00 15 01 00 00 00 00 02 c6 00 15 01 00 00 00 00 02 c8 ab 15 01 00 00 00 00 02 ca 00 15 01 00 00 00 00 02 cb 00 15 01 00 00 00 00 02 cc 20 15 01 00 00 00 00 02 cd 40 15 01 00 00 00 00 02 ce a8 15 01 00 00 00 00 02 cf a8 15 01 00 00 00 00 02 d0 00 15 01 00 00 00 00 02 d1 00 15 01 00 00 00 00 02 d2 00 15 01 00 00 00 00 02 d3 00 15 01 00 00 00 00 02 af 01 15 01 00 00 00 00 02 a4 1e 15 01 00 00 00 00 02 95 41 15 01 00 00 00 00 02 96 03 15 01 00 00 00 00 02 98 00 15 01 00 00 00 00 02 9a 9a 15 01 00 00 00 00 02 9b 03 15 01 00 00 00 00 02 9d 80 15 01 00 00 00 00 02 ff 26 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 fa d0 15 01 00 00 00 00 02 6b 80 15 01 00 00 00 00 02 6c 5c 15 01 00 00 00 00 02 6d 0c 15 01 00 00 00 00 02 6e 0e 15 01 00 00 00 00 02 58 01 15 01 00 00 00 00 02 59 15 15 01 00 00 00 00 02 5a 01 15 01 00 00 00 00 02 5b 00 15 01 00 00 00 00 02 5c 01 15 01 00 00 00 00 02 5d 2b 15 01 00 00 00 00 02 74 00 15 01 00 00 00 00 02 75 ba 15 01 00 00 00 00 02 81 0a 15 01 00 00 00 00 02 4e 81 15 01 00 00 00 00 02 4f 83 15 01 00 00 00 00 02 51 00 15 01 00 00 00 00 02 53 4d 15 01 00 00 00 00 02 54 03 15 01 00 00 00 00 02 ff e0 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 b2 81 15 01 00 00 00 00 02 62 28 15 01 00 00 00 00 02 a2 09 15 01 00 00 00 00 02 b3 01 15 01 00 00 00 00 02 ed 00 15 01 00 00 00 00 02 ff 10 05 01 00 00 78 00 01 11 15 01 00 00 00 00 02 ff 20 15 01 00 00 00 00 02 75 00 15 01 00 00 00 00 02 76 71 15 01 00 00 00 00 02 77 00 15 01 00 00 00 00 02 78 84 15 01 00 00 00 00 02 79 00 15 01 00 00 00 00 02 7a a5 15 01 00 00 00 00 02 7b 00 15 01 00 00 00 00 02 7c bb 15 01 00 00 00 00 02 7d 00 15 01 00 00 00 00 02 7e ce 15 01 00 00 00 00 02 7f 00 15 01 00 00 00 00 02 80 e0 15 01 00 00 00 00 02 81 00 15 01 00 00 00 00 02 82 ef 15 01 00 00 00 00 02 83 00 15 01 00 00 00 00 02 84 ff 15 01 00 00 00 00 02 85 01 15 01 00 00 00 00 02 86 0b 15 01 00 00 00 00 02 87 01 15 01 00 00 00 00 02 88 38 15 01 00 00 00 00 02 89 01 15 01 00 00 00 00 02 8a 5b 15 01 00 00 00 00 02 8b 01 15 01 00 00 00 00 02 8c 95 15 01 00 00 00 00 02 8d 01 15 01 00 00 00 00 02 8e c4 15 01 00 00 00 00 02 8f 02 15 01 00 00 00 00 02 90 0d 15 01 00 00 00 00 02 91 02 15 01 00 00 00 00 02 92 4a 15 01 00 00 00 00 02 93 02 15 01 00 00 00 00 02 94 4c 15 01 00 00 00 00 02 95 02 15 01 00 00 00 00 02 96 85 15 01 00 00 00 00 02 97 02 15 01 00 00 00 00 02 98 c3 15 01 00 00 00 00 02 99 02 15 01 00 00 00 00 02 9a e9 15 01 00 00 00 00 02 9b 03 15 01 00 00 00 00 02 9c 16 15 01 00 00 00 00 02 9d 03 15 01 00 00 00 00 02 9e 34 15 01 00 00 00 00 02 9f 03 15 01 00 00 00 00 02 a0 56 15 01 00 00 00 00 02 a2 03 15 01 00 00 00 00 02 a3 62 15 01 00 00 00 00 02 a4 03 15 01 00 00 00 00 02 a5 6c 15 01 00 00 00 00 02 a6 03 15 01 00 00 00 00 02 a7 74 15 01 00 00 00 00 02 a9 03 15 01 00 00 00 00 02 aa 80 15 01 00 00 00 00 02 ab 03 15 01 00 00 00 00 02 ac 89 15 01 00 00 00 00 02 ad 03 15 01 00 00 00 00 02 ae 8b 15 01 00 00 00 00 02 af 03 15 01 00 00 00 00 02 b0 8d 15 01 00 00 00 00 02 b1 03 15 01 00 00 00 00 02 b2 8e 15 01 00 00 00 00 02 b3 00 15 01 00 00 00 00 02 b4 71 15 01 00 00 00 00 02 b5 00 15 01 00 00 00 00 02 b6 84 15 01 00 00 00 00 02 b7 00 15 01 00 00 00 00 02 b8 a5 15 01 00 00 00 00 02 b9 00 15 01 00 00 00 00 02 ba bb 15 01 00 00 00 00 02 bb 00 15 01 00 00 00 00 02 bc ce 15 01 00 00 00 00 02 bd 00 15 01 00 00 00 00 02 be e0 15 01 00 00 00 00 02 bf 00 15 01 00 00 00 00 02 c0 ef 15 01 00 00 00 00 02 c1 00 15 01 00 00 00 00 02 c2 ff 15 01 00 00 00 00 02 c3 01 15 01 00 00 00 00 02 c4 0b 15 01 00 00 00 00 02 c5 01 15 01 00 00 00 00 02 c6 38 15 01 00 00 00 00 02 c7 01 15 01 00 00 00 00 02 c8 5b 15 01 00 00 00 00 02 c9 01 15 01 00 00 00 00 02 ca 95 15 01 00 00 00 00 02 cb 01 15 01 00 00 00 00 02 cc c4 15 01 00 00 00 00 02 cd 02 15 01 00 00 00 00 02 ce 0d 15 01 00 00 00 00 02 cf 02 15 01 00 00 00 00 02 d0 4a 15 01 00 00 00 00 02 d1 02 15 01 00 00 00 00 02 d2 4c 15 01 00 00 00 00 02 d3 02 15 01 00 00 00 00 02 d4 85 15 01 00 00 00 00 02 d5 02 15 01 00 00 00 00 02 d6 c3 15 01 00 00 00 00 02 d7 02 15 01 00 00 00 00 02 d8 e9 15 01 00 00 00 00 02 d9 03 15 01 00 00 00 00 02 da 16 15 01 00 00 00 00 02 db 03 15 01 00 00 00 00 02 dc 34 15 01 00 00 00 00 02 dd 03 15 01 00 00 00 00 02 de 56 15 01 00 00 00 00 02 df 03 15 01 00 00 00 00 02 e0 62 15 01 00 00 00 00 02 e1 03 15 01 00 00 00 00 02 e2 6c 15 01 00 00 00 00 02 e3 03 15 01 00 00 00 00 02 e4 74 15 01 00 00 00 00 02 e5 03 15 01 00 00 00 00 02 e6 80 15 01 00 00 00 00 02 e7 03 15 01 00 00 00 00 02 e8 89 15 01 00 00 00 00 02 e9 03 15 01 00 00 00 00 02 ea 8b 15 01 00 00 00 00 02 eb 03 15 01 00 00 00 00 02 ec 8d 15 01 00 00 00 00 02 ed 03 15 01 00 00 00 00 02 ee 8e 15 01 00 00 00 00 02 ef 00 15 01 00 00 00 00 02 f0 71 15 01 00 00 00 00 02 f1 00 15 01 00 00 00 00 02 f2 84 15 01 00 00 00 00 02 f3 00 15 01 00 00 00 00 02 f4 a5 15 01 00 00 00 00 02 f5 00 15 01 00 00 00 00 02 f6 bb 15 01 00 00 00 00 02 f7 00 15 01 00 00 00 00 02 f8 ce 15 01 00 00 00 00 02 f9 00 15 01 00 00 00 00 02 fa e0 15 01 00 00 00 00 02 ff 21 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 00 15 01 00 00 00 00 02 01 ef 15 01 00 00 00 00 02 02 00 15 01 00 00 00 00 02 03 ff 15 01 00 00 00 00 02 04 01 15 01 00 00 00 00 02 05 0b 15 01 00 00 00 00 02 06 01 15 01 00 00 00 00 02 07 38 15 01 00 00 00 00 02 08 01 15 01 00 00 00 00 02 09 5b 15 01 00 00 00 00 02 0a 01 15 01 00 00 00 00 02 0b 95 15 01 00 00 00 00 02 0c 01 15 01 00 00 00 00 02 0d c4 15 01 00 00 00 00 02 0e 02 15 01 00 00 00 00 02 0f 0d 15 01 00 00 00 00 02 10 02 15 01 00 00 00 00 02 11 4a 15 01 00 00 00 00 02 12 02 15 01 00 00 00 00 02 13 4c 15 01 00 00 00 00 02 14 02 15 01 00 00 00 00 02 15 85 15 01 00 00 00 00 02 16 02 15 01 00 00 00 00 02 17 c3 15 01 00 00 00 00 02 18 02 15 01 00 00 00 00 02 19 e9 15 01 00 00 00 00 02 1a 03 15 01 00 00 00 00 02 1b 16 15 01 00 00 00 00 02 1c 03 15 01 00 00 00 00 02 1d 34 15 01 00 00 00 00 02 1e 03 15 01 00 00 00 00 02 1f 56 15 01 00 00 00 00 02 20 03 15 01 00 00 00 00 02 21 62 15 01 00 00 00 00 02 22 03 15 01 00 00 00 00 02 23 6c 15 01 00 00 00 00 02 24 03 15 01 00 00 00 00 02 25 74 15 01 00 00 00 00 02 26 03 15 01 00 00 00 00 02 27 80 15 01 00 00 00 00 02 28 03 15 01 00 00 00 00 02 29 89 15 01 00 00 00 00 02 2a 03 15 01 00 00 00 00 02 2b 8b 15 01 00 00 00 00 02 2d 03 15 01 00 00 00 00 02 2f 8d 15 01 00 00 00 00 02 30 03 15 01 00 00 00 00 02 31 8e 15 01 00 00 00 00 02 32 00 15 01 00 00 00 00 02 33 71 15 01 00 00 00 00 02 34 00 15 01 00 00 00 00 02 35 84 15 01 00 00 00 00 02 36 00 15 01 00 00 00 00 02 37 a5 15 01 00 00 00 00 02 38 00 15 01 00 00 00 00 02 39 bb 15 01 00 00 00 00 02 3a 00 15 01 00 00 00 00 02 3b ce 15 01 00 00 00 00 02 3d 00 15 01 00 00 00 00 02 3f e0 15 01 00 00 00 00 02 40 00 15 01 00 00 00 00 02 41 ef 15 01 00 00 00 00 02 42 00 15 01 00 00 00 00 02 43 ff 15 01 00 00 00 00 02 44 01 15 01 00 00 00 00 02 45 0b 15 01 00 00 00 00 02 46 01 15 01 00 00 00 00 02 47 38 15 01 00 00 00 00 02 48 01 15 01 00 00 00 00 02 49 5b 15 01 00 00 00 00 02 4a 01 15 01 00 00 00 00 02 4b 95 15 01 00 00 00 00 02 4c 01 15 01 00 00 00 00 02 4d c4 15 01 00 00 00 00 02 4e 02 15 01 00 00 00 00 02 4f 0d 15 01 00 00 00 00 02 50 02 15 01 00 00 00 00 02 51 4a 15 01 00 00 00 00 02 52 02 15 01 00 00 00 00 02 53 4c 15 01 00 00 00 00 02 54 02 15 01 00 00 00 00 02 55 85 15 01 00 00 00 00 02 56 02 15 01 00 00 00 00 02 58 c3 15 01 00 00 00 00 02 59 02 15 01 00 00 00 00 02 5a e9 15 01 00 00 00 00 02 5b 03 15 01 00 00 00 00 02 5c 16 15 01 00 00 00 00 02 5d 03 15 01 00 00 00 00 02 5e 34 15 01 00 00 00 00 02 5f 03 15 01 00 00 00 00 02 60 56 15 01 00 00 00 00 02 61 03 15 01 00 00 00 00 02 62 62 15 01 00 00 00 00 02 63 03 15 01 00 00 00 00 02 64 6c 15 01 00 00 00 00 02 65 03 15 01 00 00 00 00 02 66 74 15 01 00 00 00 00 02 67 03 15 01 00 00 00 00 02 68 80 15 01 00 00 00 00 02 69 03 15 01 00 00 00 00 02 6a 89 15 01 00 00 00 00 02 6b 03 15 01 00 00 00 00 02 6c 8b 15 01 00 00 00 00 02 6d 03 15 01 00 00 00 00 02 6e 8d 15 01 00 00 00 00 02 6f 03 15 01 00 00 00 00 02 70 8e 15 01 00 00 00 00 02 71 00 15 01 00 00 00 00 02 72 71 15 01 00 00 00 00 02 73 00 15 01 00 00 00 00 02 74 84 15 01 00 00 00 00 02 75 00 15 01 00 00 00 00 02 76 a5 15 01 00 00 00 00 02 77 00 15 01 00 00 00 00 02 78 bb 15 01 00 00 00 00 02 79 00 15 01 00 00 00 00 02 7a ce 15 01 00 00 00 00 02 7b 00 15 01 00 00 00 00 02 7c e0 15 01 00 00 00 00 02 7d 00 15 01 00 00 00 00 02 7e ef 15 01 00 00 00 00 02 7f 00 15 01 00 00 00 00 02 80 ff 15 01 00 00 00 00 02 81 01 15 01 00 00 00 00 02 82 0b 15 01 00 00 00 00 02 83 01 15 01 00 00 00 00 02 84 38 15 01 00 00 00 00 02 85 01 15 01 00 00 00 00 02 86 5b 15 01 00 00 00 00 02 87 01 15 01 00 00 00 00 02 88 95 15 01 00 00 00 00 02 89 01 15 01 00 00 00 00 02 8a c4 15 01 00 00 00 00 02 8b 02 15 01 00 00 00 00 02 8c 0d 15 01 00 00 00 00 02 8d 02 15 01 00 00 00 00 02 8e 4a 15 01 00 00 00 00 02 8f 02 15 01 00 00 00 00 02 90 4c 15 01 00 00 00 00 02 91 02 15 01 00 00 00 00 02 92 85 15 01 00 00 00 00 02 93 02 15 01 00 00 00 00 02 94 c3 15 01 00 00 00 00 02 95 02 15 01 00 00 00 00 02 96 e9 15 01 00 00 00 00 02 97 03 15 01 00 00 00 00 02 98 16 15 01 00 00 00 00 02 99 03 15 01 00 00 00 00 02 9a 34 15 01 00 00 00 00 02 9b 03 15 01 00 00 00 00 02 9c 56 15 01 00 00 00 00 02 9d 03 15 01 00 00 00 00 02 9e 62 15 01 00 00 00 00 02 9f 03 15 01 00 00 00 00 02 a0 6c 15 01 00 00 00 00 02 a2 03 15 01 00 00 00 00 02 a3 74 15 01 00 00 00 00 02 a4 03 15 01 00 00 00 00 02 a5 80 15 01 00 00 00 00 02 a6 03 15 01 00 00 00 00 02 a7 89 15 01 00 00 00 00 02 a9 03 15 01 00 00 00 00 02 aa 8b 15 01 00 00 00 00 02 ab 03 15 01 00 00 00 00 02 ac 8d 15 01 00 00 00 00 02 ad 03 15 01 00 00 00 00 02 ae 8e 15 01 00 00 00 00 02 af 00 15 01 00 00 00 00 02 b0 71 15 01 00 00 00 00 02 b1 00 15 01 00 00 00 00 02 b2 84 15 01 00 00 00 00 02 b3 00 15 01 00 00 00 00 02 b4 a5 15 01 00 00 00 00 02 b5 00 15 01 00 00 00 00 02 b6 bb 15 01 00 00 00 00 02 b7 00 15 01 00 00 00 00 02 b8 ce 15 01 00 00 00 00 02 b9 00 15 01 00 00 00 00 02 ba e0 15 01 00 00 00 00 02 bb 00 15 01 00 00 00 00 02 bc ef 15 01 00 00 00 00 02 bd 00 15 01 00 00 00 00 02 be ff 15 01 00 00 00 00 02 bf 01 15 01 00 00 00 00 02 c0 0b 15 01 00 00 00 00 02 c1 01 15 01 00 00 00 00 02 c2 38 15 01 00 00 00 00 02 c3 01 15 01 00 00 00 00 02 c4 5b 15 01 00 00 00 00 02 c5 01 15 01 00 00 00 00 02 c6 95 15 01 00 00 00 00 02 c7 01 15 01 00 00 00 00 02 c8 c4 15 01 00 00 00 00 02 c9 02 15 01 00 00 00 00 02 ca 0d 15 01 00 00 00 00 02 cb 02 15 01 00 00 00 00 02 cc 4a 15 01 00 00 00 00 02 cd 02 15 01 00 00 00 00 02 ce 4c 15 01 00 00 00 00 02 cf 02 15 01 00 00 00 00 02 d0 85 15 01 00 00 00 00 02 d1 02 15 01 00 00 00 00 02 d2 c3 15 01 00 00 00 00 02 d3 02 15 01 00 00 00 00 02 d4 e9 15 01 00 00 00 00 02 d5 03 15 01 00 00 00 00 02 d6 16 15 01 00 00 00 00 02 d7 03 15 01 00 00 00 00 02 d8 34 15 01 00 00 00 00 02 d9 03 15 01 00 00 00 00 02 da 56 15 01 00 00 00 00 02 db 03 15 01 00 00 00 00 02 dc 62 15 01 00 00 00 00 02 dd 03 15 01 00 00 00 00 02 de 6c 15 01 00 00 00 00 02 df 03 15 01 00 00 00 00 02 e0 74 15 01 00 00 00 00 02 e1 03 15 01 00 00 00 00 02 e2 80 15 01 00 00 00 00 02 e3 03 15 01 00 00 00 00 02 e4 89 15 01 00 00 00 00 02 e5 03 15 01 00 00 00 00 02 e6 8b 15 01 00 00 00 00 02 e7 03 15 01 00 00 00 00 02 e8 8d 15 01 00 00 00 00 02 e9 03 15 01 00 00 00 00 02 ea 8e 15 01 00 00 00 00 02 ff 10 05 01 00 00 00 00 01 29];
						qcom,mdss-dsi-off-command = [15 01 00 00 00 00 02 ff 10 05 01 00 00 10 00 01 28 15 01 00 00 00 00 02 b0 00 05 01 00 00 40 00 01 10 15 01 00 00 00 00 02 4f 01];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-panel-phy-timings = <0x240909 0x26240909 0x6020400>;
						qcom,display-topology = <0x02 0x00 0x02 0x01 0x00 0x02>;
						qcom,default-topology-index = <0x00>;
					};
				};
			};

			qcom,mdss_dsi_s6e3ha3_amoled_wqhd_cmd {
				qcom,mdss-dsi-panel-name = "Dual s6e3ha3 amoled cmd mode dsi panel";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-panel-framerate = <0x3c>;
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-panel-width = <0x2d0>;
				qcom,mdss-dsi-panel-height = <0xa00>;
				qcom,mdss-dsi-h-front-porch = <0x64>;
				qcom,mdss-dsi-h-back-porch = <0x64>;
				qcom,mdss-dsi-h-pulse-width = <0x28>;
				qcom,mdss-dsi-h-sync-skew = <0x00>;
				qcom,mdss-dsi-v-back-porch = <0x1f>;
				qcom,mdss-dsi-v-front-porch = <0x1e>;
				qcom,mdss-dsi-v-pulse-width = <0x08>;
				qcom,mdss-dsi-h-left-border = <0x00>;
				qcom,mdss-dsi-h-right-border = <0x00>;
				qcom,mdss-dsi-v-top-border = <0x00>;
				qcom,mdss-dsi-v-bottom-border = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-on-command = [05 01 00 00 05 00 02 11 00 39 01 00 00 00 00 05 2a 00 00 05 9f 39 01 00 00 00 00 05 2b 00 00 09 ff 39 01 00 00 00 00 03 f0 5a 5a 39 01 00 00 00 00 02 b0 10 39 01 00 00 00 00 02 b5 a0 39 01 00 00 00 00 02 c4 03 39 01 00 00 00 00 0a f6 42 57 37 00 aa cc d0 00 00 39 01 00 00 00 00 02 f9 03 39 01 00 00 00 00 14 c2 00 00 d8 d8 00 80 2b 05 08 0e 07 0b 05 0d 0a 15 13 20 1e 39 01 00 00 78 00 03 f0 a5 a5 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 02 53 20 39 01 00 00 00 00 02 51 60 05 01 00 00 05 00 02 29 00];
				qcom,mdss-dsi-off-command = [05 01 00 00 3c 00 02 28 00 05 01 00 00 b4 00 02 10 00];
				qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
				qcom,mdss-dsi-lp-mode-on = [39 00 00 00 05 00 03 f0 5a 5a 39 00 00 00 05 00 03 f1 5a 5a 39 00 00 00 05 00 03 fc 5a 5a 39 00 00 00 05 00 02 b0 17 39 00 00 00 05 00 02 cb 10 39 00 00 00 05 00 02 b0 2d 39 00 00 00 05 00 02 cb cd 39 00 00 00 05 00 02 b0 0e 39 00 00 00 05 00 02 cb 02 39 00 00 00 05 00 02 b0 0f 39 00 00 00 05 00 02 cb 09 39 00 00 00 05 00 02 b0 02 39 00 00 00 05 00 02 f2 c9 39 00 00 00 05 00 02 b0 03 39 00 00 00 05 00 02 f2 c0 39 00 00 00 05 00 02 b0 03 39 00 00 00 05 00 02 f4 aa 39 00 00 00 05 00 02 b0 08 39 00 00 00 05 00 02 b1 30 39 00 00 00 05 00 02 b0 09 39 00 00 00 05 00 02 b1 0a 39 00 00 00 05 00 02 b0 0d 39 00 00 00 05 00 02 b1 10 39 00 00 00 05 00 02 b0 00 39 00 00 00 05 00 02 f7 03 39 00 00 00 05 00 02 fe 30 39 01 00 00 05 00 02 fe b0];
				qcom,mdss-dsi-lp-mode-off = [39 00 00 00 05 00 03 f0 5a 5a 39 00 00 00 05 00 03 f1 5a 5a 39 00 00 00 05 00 03 fc 5a 5a 39 00 00 00 05 00 02 b0 2d 39 00 00 00 05 00 02 cb 4d 39 00 00 00 05 00 02 b0 17 39 00 00 00 05 00 02 cb 04 39 00 00 00 05 00 02 b0 0e 39 00 00 00 05 00 02 cb 06 39 00 00 00 05 00 02 b0 0f 39 00 00 00 05 00 02 cb 05 39 00 00 00 05 00 02 b0 02 39 00 00 00 05 00 02 f2 b8 39 00 00 00 05 00 02 b0 03 39 00 00 00 05 00 02 f2 80 39 00 00 00 05 00 02 b0 03 39 00 00 00 05 00 02 f4 8a 39 00 00 00 05 00 02 b0 08 39 00 00 00 05 00 02 b1 10 39 00 00 00 05 00 02 b0 09 39 00 00 00 05 00 02 b1 0a 39 00 00 00 05 00 02 b0 0d 39 00 00 00 05 00 02 b1 80 39 00 00 00 05 00 02 b0 00 39 00 00 00 05 00 02 f7 03 39 00 00 00 05 00 02 fe 30 39 01 00 00 05 00 02 fe b0];
				qcom,mdss-dsi-h-sync-pulse = <0x00>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-lane-map = "lane_map_0123";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-tx-eot-append;
				qcom,dcs-cmd-by-left;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-lp11-init;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,mdss-dsi-bl-max-level = <0xff>;
				qcom,mdss-pan-physical-width-dimension = <0x44>;
				qcom,mdss-pan-physical-height-dimension = <0x7a>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				phandle = <0x67e>;
			};

			qcom,mdss_dsi_sw43404_amoled_wqhd_cmd {
				qcom,mdss-dsi-panel-name = "sw43404 amoled cmd mode dsi boe panel with DSC";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-lane-map = "lane_map_0123";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-bl-max-level = <0x3ff>;
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,mdss-dsi-qsync-min-refresh-rate = <0x37>;
				qcom,esd-check-enabled;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-value = <0x9c>;
				qcom,mdss-dsi-panel-on-check-value = <0x9c>;
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				phandle = <0x5bd>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-panel-width = <0x5a0>;
						qcom,mdss-dsi-panel-height = <0xb40>;
						qcom,mdss-dsi-h-front-porch = <0x3c>;
						qcom,mdss-dsi-h-back-porch = <0x1e>;
						qcom,mdss-dsi-h-pulse-width = <0x0c>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x08>;
						qcom,mdss-dsi-v-front-porch = <0x08>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-panel-jitter = <0x04 0x01>;
						qcom,mdss-dsi-on-command = <0x39010000 0x3b0 0xa5003901 0x00 0x35c4200 0x7010000 0x201 0xa0100 0x80 0x11000089 0x30800b40 0x5a005a0 0x2d002d0 0x2000268 0x209adb 0xa000c 0x12000e 0x180010f0 0x30c2000 0x60b0b33 0xe1c2a38 0x46546269 0x7077797b 0x7d7e0102 0x1000940 0x9be19fc 0x19fa19f8 0x1a381a78 0x1ab62af6 0x2b342b74 0x3b746bf4 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x39010000 0x3b0 0xa5003901 0x00 0x9f80008 0x10082d00 0x2d1501 0x00 0x2550c05 0x100001e 0x21100 0x39010000 0x3b0 0xa5001501 0x00 0x2e01839 0x1000000 0xcc000 0x536f5150 0x51344f5a 0x33190501 0x7800 0x2350005 0x100003c 0x22900>;
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-qsync-on-commands = [15 01 00 00 00 00 02 5a 01];
						qcom,mdss-dsi-qsync-on-commands-state = "dsi_lp_mode";
						qcom,mdss-dsi-qsync-off-commands = [15 01 00 00 00 00 02 5a 00];
						qcom,mdss-dsi-qsync-off-commands-state = "dsi_lp_mode";
						qcom,mdss-dsi-lp1-command = [05 01 00 00 00 00 02 39 00];
						qcom,mdss-dsi-lp1-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-nolp-command = [05 01 00 00 00 00 02 38 00];
						qcom,mdss-dsi-nolp-command-state = "dsi_lp_mode";
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0xb4>;
						qcom,mdss-dsc-slice-width = <0x2d0>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 16 05 05 20 1f 06 06 03 03 04 00 13 15];
						qcom,display-topology = <0x02 0x02 0x01>;
						qcom,default-topology-index = <0x00>;
					};
				};
			};

			qcom,mdss_dsi_sw43404_amoled_wqhd_video {
				qcom,mdss-dsi-panel-name = "sw43404 amoled video mode dsi boe panel with DSC";
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,adjust-timer-wakeup-ms = <0x01>;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,esd-check-enabled;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-value = <0x9c>;
				qcom,mdss-dsi-panel-on-check-value = <0x9c>;
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				phandle = <0x5c0>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-width = <0x5a0>;
						qcom,mdss-dsi-panel-height = <0xb40>;
						qcom,mdss-dsi-h-front-porch = <0x0a>;
						qcom,mdss-dsi-h-back-porch = <0x0a>;
						qcom,mdss-dsi-h-pulse-width = <0x0c>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x0a>;
						qcom,mdss-dsi-v-front-porch = <0x0a>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 03 b0 a5 00 07 01 00 00 00 00 02 01 00 39 01 00 00 00 00 06 b2 00 5d 04 80 49 15 01 00 00 00 00 02 3d 10 15 01 00 00 00 00 02 36 00 15 01 00 00 00 00 02 55 0c 39 01 00 00 00 00 09 f8 00 08 10 08 2d 00 00 2d 39 01 00 00 3c 00 03 51 00 00 05 01 00 00 50 00 02 11 00 39 01 00 00 00 00 03 b0 34 04 39 01 00 00 00 00 05 c1 00 00 00 46 39 01 00 00 00 00 03 b0 a5 00 0a 01 00 00 00 00 80 11 00 00 89 30 80 0b 40 05 a0 02 d0 02 d0 02 d0 02 00 02 68 00 20 4e a8 00 0a 00 0c 00 23 00 1c 18 00 10 f0 03 0c 20 00 06 0b 0b 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 01 02 01 00 09 40 09 be 19 fc 19 fa 19 f8 1a 38 1a 78 1a b6 2a f6 2b 34 2b 74 3b 74 6b f4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 05 01 00 00 78 00 02 29 00];
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x2d0>;
						qcom,mdss-dsc-slice-width = <0x2d0>;
						qcom,mdss-dsc-slice-per-pkt = <0x02>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 1a 07 06 22 21 07 07 04 02 04 00 16 16];
						qcom,display-topology = <0x02 0x02 0x01>;
						qcom,default-topology-index = <0x00>;
					};
				};
			};

			qcom,mdss_dsi_sw43404_fhd_plus_cmd {
				qcom,mdss-dsi-panel-name = "sw43404 amoled boe fhd+ panel with DSC";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-lane-map = "lane_map_0123";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-bl-max-level = <0x3ff>;
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-pan-physical-width-dimension = <0x44>;
				qcom,mdss-pan-physical-height-dimension = <0x8a>;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				phandle = <0x5c1>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0x870>;
						qcom,mdss-dsi-h-front-porch = <0xa0>;
						qcom,mdss-dsi-h-back-porch = <0x48>;
						qcom,mdss-dsi-h-pulse-width = <0x10>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x08>;
						qcom,mdss-dsi-v-front-porch = <0x08>;
						qcom,mdss-dsi-v-pulse-width = <0x01>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-panel-jitter = <0x01 0x01>;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 03 b0 a5 00 07 01 00 00 00 00 02 01 00 0a 01 00 00 00 00 80 11 00 00 89 30 80 08 70 04 38 02 1c 02 1c 02 1c 02 00 02 0e 00 20 34 29 00 07 00 0c 00 2e 00 31 18 00 10 f0 03 0c 20 00 06 0b 0b 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 01 02 01 00 09 40 09 be 19 fc 19 fa 19 f8 1a 38 1a 78 1a b6 2a f6 2b 34 2b 74 3b 74 6b f4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 39 01 00 00 00 00 03 b0 a5 00 15 01 00 00 00 00 02 5e 10 39 01 00 00 00 00 06 b9 bf 11 40 00 30 39 01 00 00 00 00 09 f8 00 08 10 08 2d 00 00 2d 15 01 00 00 00 00 02 55 0c 05 01 00 00 1e 00 02 11 00 15 01 00 00 78 00 02 3d 01 39 01 00 00 00 00 03 b0 a5 00 05 01 00 00 78 00 02 35 00 05 01 00 00 3c 00 02 29 00];
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x10e>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = [00 12 04 04 1e 1e 04 05 02 03 04 00 11 14];
						qcom,display-topology = <0x02 0x02 0x01>;
						qcom,default-topology-index = <0x00>;
					};
				};
			};

			qcom,mdss_dsi_nt36850_truly_wqhd_cmd {
				qcom,mdss-dsi-panel-name = "Dual nt36850 cmd mode dsi truly panel without DSC";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-lane-map = "lane_map_0123";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-lp11-init;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x32>;
				phandle = <0x5c9>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-panel-width = <0x2d0>;
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsi-h-front-porch = <0x78>;
						qcom,mdss-dsi-h-back-porch = <0x8c>;
						qcom,mdss-dsi-h-pulse-width = <0x14>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x14>;
						qcom,mdss-dsi-v-front-porch = <0x08>;
						qcom,mdss-dsi-v-pulse-width = <0x04>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 36 00 15 01 00 00 00 00 02 35 00 39 01 00 00 00 00 03 44 03 e8 15 01 00 00 00 00 02 51 ff 15 01 00 00 00 00 02 53 2c 15 01 00 00 00 00 02 55 01 05 01 00 00 0a 00 02 20 00 15 01 00 00 00 00 02 bb 10 05 01 00 00 78 00 02 11 00 05 01 00 00 78 00 02 29 00];
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,mdss-dsi-panel-phy-timings = [00 1f 08 08 24 23 08 08 05 03 04 00 1a 18];
						qcom,display-topology = <0x02 0x00 0x02>;
						qcom,default-topology-index = <0x00>;
					};
				};
			};
		};

		qcom,sde_rscc@af20000 {
			cell-index = <0x00>;
			compatible = "qcom,sde-rsc";
			reg = <0xaf20000 0x1c44 0xaf30000 0x3fd4>;
			reg-names = "drv\0wrapper";
			qcom,sde-rsc-version = <0x02>;
			vdd-supply = <0x1d>;
			clocks = <0x24 0x36 0x24 0x2e 0x24 0x35>;
			clock-names = "vsync_clk\0gdsc_clk\0iface_clk";
			clock-rate = <0x00 0x00 0x00>;
			qcom,sde-dram-channels = <0x02>;
			mboxes = <0x27 0x00>;
			mbox-names = "disp_rsc";
			phandle = <0x2f4>;

			qcom,sde-data-bus {
				qcom,msm-bus,name = "disp_rsc_mnoc";
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-cases = <0x03>;
				qcom,msm-bus,num-paths = <0x02>;
				qcom,msm-bus,vectors-KBps = <0x4e23 0x5023 0x00 0x00 0x4e24 0x5023 0x00 0x00 0x4e23 0x5023 0x00 0x61a800 0x4e24 0x5023 0x00 0x61a800 0x4e23 0x5023 0x00 0x61a800 0x4e24 0x5023 0x00 0x61a800>;
			};

			qcom,sde-llcc-bus {
				qcom,msm-bus,name = "disp_rsc_llcc";
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-cases = <0x03>;
				qcom,msm-bus,num-paths = <0x01>;
				qcom,msm-bus,vectors-KBps = <0x4e21 0x5021 0x00 0x00 0x4e21 0x5021 0x00 0x61a800 0x4e21 0x5021 0x00 0x61a800>;
			};

			qcom,sde-ebi-bus {
				qcom,msm-bus,name = "disp_rsc_ebi";
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-cases = <0x03>;
				qcom,msm-bus,num-paths = <0x01>;
				qcom,msm-bus,vectors-KBps = <0x4e20 0x5020 0x00 0x00 0x4e20 0x5020 0x00 0x61a800 0x4e20 0x5020 0x00 0x61a800>;
			};
		};

		qcom,mdss_rotator@ae00000 {
			compatible = "qcom,sde_rotator";
			reg = <0xae00000 0xac000 0xaeb8000 0x3000>;
			reg-names = "mdp_phys\0rot_vbif_phys";
			#list-cells = <0x01>;
			qcom,mdss-rot-mode = <0x01>;
			qcom,mdss-highest-bank-bit = <0x02>;
			qcom,msm-bus,name = "mdss_rotator";
			qcom,msm-bus,num-cases = <0x03>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x19 0x200 0x00 0x00 0x19 0x200 0x00 0x61a800 0x19 0x200 0x00 0x61a800>;
			rot-vdd-supply = <0x1d>;
			qcom,supply-names = "rot-vdd";
			clocks = <0x1b 0x14 0x1b 0x16 0x24 0x00 0x24 0x33>;
			clock-names = "gcc_iface\0gcc_bus\0iface_clk\0rot_clk";
			interrupt-parent = <0x28>;
			interrupts = <0x02 0x00>;
			power-domains = <0x28>;
			qcom,mdss-rot-vbif-qos-setting = <0x03 0x03 0x03 0x03 0x03 0x03 0x03 0x03>;
			qcom,mdss-rot-vbif-memtype = <0x03 0x03>;
			qcom,mdss-rot-cdp-setting = <0x01 0x01>;
			qcom,mdss-rot-qos-lut = <0x00 0x00 0x00 0x00>;
			qcom,mdss-rot-danger-lut = <0x00 0x00>;
			qcom,mdss-rot-safe-lut = <0xffff 0xffff>;
			qcom,mdss-default-ot-rd-limit = <0x20>;
			qcom,mdss-default-ot-wr-limit = <0x20>;
			qcom,mdss-sbuf-headroom = <0x14>;
			cache-slice-names = "rotator";
			cache-slices = <0x29 0x04>;
			phandle = <0x2f5>;

			qcom,rot-reg-bus {
				qcom,msm-bus,name = "mdss_rot_reg";
				qcom,msm-bus,num-cases = <0x02>;
				qcom,msm-bus,num-paths = <0x01>;
				qcom,msm-bus,vectors-KBps = <0x01 0x24e 0x00 0x00 0x01 0x24e 0x00 0x12c00>;
				phandle = <0x2f6>;
			};

			qcom,smmu_rot_unsec_cb {
				compatible = "qcom,smmu_sde_rot_unsec";
				iommus = <0x26 0x2040 0x00>;
				qcom,fullsize-va-map;
				phandle = <0x2f7>;
			};

			qcom,smmu_rot_sec_cb {
				compatible = "qcom,smmu_sde_rot_sec";
				iommus = <0x26 0x2041 0x00>;
				qcom,fullsize-va-map;
				phandle = <0x2f8>;
			};
		};

		qcom,mdss_dsi_ctrl0@ae94000 {
			compatible = "qcom,dsi-ctrl-hw-v2.3";
			label = "dsi-ctrl-0";
			cell-index = <0x00>;
			reg = <0xae94000 0x400 0xaf08000 0x04>;
			reg-names = "dsi_ctrl\0disp_cc_base";
			interrupt-parent = <0x28>;
			interrupts = <0x04 0x00>;
			vdda-1p2-supply = <0x2a>;
			clocks = <0x24 0x02 0x24 0x03 0x24 0x05 0x24 0x2f 0x24 0x30 0x24 0x27>;
			clock-names = "byte_clk\0byte_clk_rcg\0byte_intf_clk\0pixel_clk\0pixel_clk_rcg\0esc_clk";
			phandle = <0x2f9>;

			qcom,ctrl-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,ctrl-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "vdda-1p2";
					qcom,supply-min-voltage = <0x124f80>;
					qcom,supply-max-voltage = <0x124f80>;
					qcom,supply-enable-load = <0x5528>;
					qcom,supply-disable-load = <0x00>;
				};
			};

			qcom,core-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,core-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "refgen";
					qcom,supply-min-voltage = <0x00>;
					qcom,supply-max-voltage = <0x00>;
					qcom,supply-enable-load = <0x00>;
					qcom,supply-disable-load = <0x00>;
				};
			};
		};

		qcom,mdss_dsi_ctrl1@ae96000 {
			compatible = "qcom,dsi-ctrl-hw-v2.3";
			label = "dsi-ctrl-1";
			cell-index = <0x01>;
			reg = <0xae96000 0x400 0xaf08000 0x04>;
			reg-names = "dsi_ctrl\0disp_cc_base";
			interrupt-parent = <0x28>;
			interrupts = <0x05 0x00>;
			vdda-1p2-supply = <0x2a>;
			clocks = <0x24 0x06 0x24 0x07 0x24 0x09 0x24 0x31 0x24 0x32 0x24 0x29>;
			clock-names = "byte_clk\0byte_clk_rcg\0byte_intf_clk\0pixel_clk\0pixel_clk_rcg\0esc_clk";
			phandle = <0x2fa>;

			qcom,ctrl-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,ctrl-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "vdda-1p2";
					qcom,supply-min-voltage = <0x124f80>;
					qcom,supply-max-voltage = <0x124f80>;
					qcom,supply-enable-load = <0x5528>;
					qcom,supply-disable-load = <0x00>;
				};
			};

			qcom,core-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,core-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "refgen";
					qcom,supply-min-voltage = <0x00>;
					qcom,supply-max-voltage = <0x00>;
					qcom,supply-enable-load = <0x00>;
					qcom,supply-disable-load = <0x00>;
				};
			};
		};

		qcom,mdss_dsi_phy0@ae94400 {
			compatible = "qcom,dsi-phy-v4.0";
			label = "dsi-phy-0";
			cell-index = <0x00>;
			reg = <0xae94400 0x760>;
			reg-names = "dsi_phy";
			vdda-0p9-supply = <0x2b>;
			qcom,platform-strength-ctrl = [55 03 55 03 55 03 55 03 55 00];
			qcom,platform-lane-config = <0xa0a 0xa0a 0xa0a 0xa0a 0x8a8a>;
			qcom,platform-regulator-settings = [1d 1d 1d 1d 1d];
			phandle = <0x2fb>;

			qcom,phy-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,phy-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "vdda-0p9";
					qcom,supply-min-voltage = <0xd6d80>;
					qcom,supply-max-voltage = <0xd6d80>;
					qcom,supply-enable-load = <0x8ca0>;
					qcom,supply-disable-load = <0x00>;
				};
			};
		};

		qcom,mdss_dsi_phy0@ae96400 {
			compatible = "qcom,dsi-phy-v4.0";
			label = "dsi-phy-1";
			cell-index = <0x01>;
			reg = <0xae96400 0x760>;
			reg-names = "dsi_phy";
			vdda-0p9-supply = <0x2b>;
			qcom,platform-strength-ctrl = [55 03 55 03 55 03 55 03 55 00];
			qcom,platform-regulator-settings = [1d 1d 1d 1d 1d];
			qcom,platform-lane-config = <0xa0a 0xa0a 0xa0a 0xa0a 0x8a8a>;
			phandle = <0x2fc>;

			qcom,phy-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,phy-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "vdda-0p9";
					qcom,supply-min-voltage = <0xd6d80>;
					qcom,supply-max-voltage = <0xd6d80>;
					qcom,supply-enable-load = <0x8ca0>;
					qcom,supply-disable-load = <0x00>;
				};
			};
		};

		qcom,dp_display@0 {
			cell-index = <0x00>;
			compatible = "qcom,dp-display";
			vdda-1p2-supply = <0x2a>;
			vdda-0p9-supply = <0x2b>;
			reg = <0xae90000 0xdc 0xae90200 0xc0 0xae90400 0x508 0xae90a00 0x94 0x88eaa00 0x200 0x88ea200 0x200 0x88ea600 0x200 0xaf02000 0x1a0 0x780000 0x621c 0x88ea040 0x10 0x88e8000 0x20 0xaee1000 0x34 0xae91000 0x94>;
			reg-names = "dp_ahb\0dp_aux\0dp_link\0dp_p0\0dp_phy\0dp_ln_tx0\0dp_ln_tx1\0dp_mmss_cc\0qfprom_physical\0dp_pll\0usb3_dp_com\0hdcp_physical\0dp_p1";
			interrupt-parent = <0x28>;
			interrupts = <0x0c 0x00>;
			clocks = <0x24 0x0c 0x25 0x00 0x1b 0xb6 0x1b 0xba 0x24 0x15 0x24 0x17 0x24 0x10 0x24 0x1d 0x2c 0x05 0x24 0x19 0x2c 0x05 0x24 0x1c 0x24 0x18>;
			clock-names = "core_aux_clk\0core_usb_ref_clk_src\0core_usb_ref_clk\0core_usb_pipe_clk\0link_clk\0link_iface_clk\0crypto_clk\0pixel_clk_rcg\0pixel_parent\0pixel1_clk_rcg\0pixel1_parent\0strm0_pixel_clk\0strm1_pixel_clk";
			qcom,phy-version = <0x420>;
			qcom,aux-cfg0-settings = " ";
			qcom,aux-cfg1-settings = [24 13];
			qcom,aux-cfg2-settings = [28 24];
			qcom,aux-cfg3-settings = ",";
			qcom,aux-cfg4-settings = [30 0a];
			qcom,aux-cfg5-settings = [34 26];
			qcom,aux-cfg6-settings = [38 0a];
			qcom,aux-cfg7-settings = [3c 03];
			qcom,aux-cfg8-settings = [40 b7];
			qcom,aux-cfg9-settings = [44 03];
			qcom,max-pclk-frequency-khz = <0xa4cb8>;
			qcom,mst-enable;
			qcom,dsc-feature-enable;
			qcom,fec-feature-enable;
			phandle = <0x2fd>;
			extcon = <0x5ab>;
			qcom,dp-usbpd-detection = <0x5ab>;
			qcom,ext-disp = <0x5ee>;
			qcom,usbplug-cc-gpio = <0x37 0x26 0x00>;
			pinctrl-names = "mdss_dp_active\0mdss_dp_sleep";
			pinctrl-0 = <0x417>;
			pinctrl-1 = <0x418>;

			qcom,ctrl-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,ctrl-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "vdda-1p2";
					qcom,supply-min-voltage = <0x124f80>;
					qcom,supply-max-voltage = <0x124f80>;
					qcom,supply-enable-load = <0x5528>;
					qcom,supply-disable-load = <0x00>;
				};
			};

			qcom,phy-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,phy-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "vdda-0p9";
					qcom,supply-min-voltage = <0xd6d80>;
					qcom,supply-max-voltage = <0xd6d80>;
					qcom,supply-enable-load = <0x8ca0>;
					qcom,supply-disable-load = <0x00>;
				};
			};

			qcom,core-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,core-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "refgen";
					qcom,supply-min-voltage = <0x00>;
					qcom,supply-max-voltage = <0x00>;
					qcom,supply-enable-load = <0x00>;
					qcom,supply-disable-load = <0x00>;
				};
			};
		};

		qcom,smp2p_interrupt_rdbg_2_out {
			compatible = "qcom,smp2p-interrupt-rdbg-2-out";
			qcom,smem-states = <0x2d 0x00>;
			qcom,smem-state-names = "rdbg-smp2p-out";
		};

		qcom,smp2p_interrupt_rdbg_2_in {
			compatible = "qcom,smp2p-interrupt-rdbg-2-in";
			interrupts-extended = <0x2e 0x00 0x00>;
			interrupt-names = "rdbg-smp2p-in";
		};

		qcom,smp2p_interrupt_rdbg_5_out {
			compatible = "qcom,smp2p-interrupt-rdbg-5-out";
			qcom,smem-states = <0x2f 0x00>;
			qcom,smem-state-names = "rdbg-smp2p-out";
		};

		qcom,smp2p_interrupt_rdbg_5_in {
			compatible = "qcom,smp2p-interrupt-rdbg-5-in";
			interrupts-extended = <0x30 0x00 0x00>;
			interrupt-names = "rdbg-smp2p-in";
		};

		qcom,cam-req-mgr {
			compatible = "qcom,cam-req-mgr";
			status = "ok";
		};

		qcom,csiphy@ac65000 {
			cell-index = <0x00>;
			compatible = "qcom,csiphy-v1.1\0qcom,csiphy";
			reg = <0xac65000 0x1000>;
			reg-names = "csiphy";
			reg-cam-base = <0x65000>;
			interrupts = <0x00 0x1dd 0x00>;
			interrupt-names = "csiphy";
			gdscr-supply = <0x31>;
			regulator-names = "gdscr";
			csi-vdd-voltage = <0x124f80>;
			mipi-csi-vdd-supply = <0x2a>;
			clocks = <0x32 0x0e 0x32 0x17 0x32 0x10 0x32 0x0f>;
			clock-names = "cphy_rx_clk_src\0csiphy0_clk\0csi0phytimer_clk_src\0csi0phytimer_clk";
			src-clock-name = "csi0phytimer_clk_src";
			clock-cntl-level = "turbo";
			clock-rates = <0x17d78400 0x00 0x11e1a300 0x00>;
			status = "ok";
			phandle = <0x58>;
		};

		qcom,csiphy@ac66000 {
			cell-index = <0x01>;
			compatible = "qcom,csiphy-v1.1\0qcom,csiphy";
			reg = <0xac66000 0x1000>;
			reg-names = "csiphy";
			reg-cam-base = <0x66000>;
			interrupts = <0x00 0x1de 0x00>;
			interrupt-names = "csiphy";
			gdscr-supply = <0x31>;
			regulator-names = "gdscr";
			csi-vdd-voltage = <0x124f80>;
			mipi-csi-vdd-supply = <0x2a>;
			clocks = <0x32 0x0e 0x32 0x18 0x32 0x12 0x32 0x11>;
			clock-names = "cphy_rx_clk_src\0csiphy1_clk\0csi1phytimer_clk_src\0csi1phytimer_clk";
			src-clock-name = "csi1phytimer_clk_src";
			clock-cntl-level = "turbo";
			clock-rates = <0x17d78400 0x00 0x11e1a300 0x00>;
			status = "ok";
			phandle = <0x59>;
		};

		qcom,csiphy@ac67000 {
			cell-index = <0x02>;
			compatible = "qcom,csiphy-v1.1\0qcom,csiphy";
			reg = <0xac67000 0x1000>;
			reg-names = "csiphy";
			reg-cam-base = <0x67000>;
			interrupts = <0x00 0x1df 0x00>;
			interrupt-names = "csiphy";
			gdscr-supply = <0x31>;
			regulator-names = "gdscr";
			csi-vdd-voltage = <0x124f80>;
			mipi-csi-vdd-supply = <0x2a>;
			clocks = <0x32 0x0e 0x32 0x19 0x32 0x14 0x32 0x13>;
			clock-names = "cphy_rx_clk_src\0csiphy2_clk\0csi2phytimer_clk_src\0csi2phytimer_clk";
			src-clock-name = "csi2phytimer_clk_src";
			clock-cntl-level = "turbo";
			clock-rates = <0x17d78400 0x00 0x11e1a300 0x00>;
			status = "ok";
			phandle = <0x5a>;
		};

		qcom,csiphy@ac68000 {
			cell-index = <0x03>;
			compatible = "qcom,csiphy-v1.1\0qcom,csiphy";
			reg = <0xac68000 0x1000>;
			reg-names = "csiphy";
			reg-cam-base = <0x68000>;
			interrupts = <0x00 0x1c0 0x00>;
			interrupt-names = "csiphy";
			gdscr-supply = <0x31>;
			regulator-names = "gdscr";
			csi-vdd-voltage = <0x124f80>;
			mipi-csi-vdd-supply = <0x2a>;
			clocks = <0x32 0x0e 0x32 0x1a 0x32 0x16 0x32 0x15>;
			clock-names = "cphy_rx_clk_src\0csiphy3_clk\0csi3phytimer_clk_src\0csi3phytimer_clk";
			src-clock-name = "csi3phytimer_clk_src";
			clock-cntl-level = "turbo";
			clock-rates = <0x17d78400 0x00 0x11e1a300 0x00>;
			status = "ok";
			phandle = <0x5b>;
		};

		qcom,cci@ac4a000 {
			cell-index = <0x00>;
			compatible = "qcom,cci";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0xac4a000 0x1000>;
			reg-names = "cci";
			reg-cam-base = <0x4a000>;
			interrupt-names = "cci";
			interrupts = <0x00 0x1cc 0x00>;
			status = "ok";
			gdscr-supply = <0x31>;
			regulator-names = "gdscr";
			clocks = <0x32 0x09 0x32 0x08>;
			clock-names = "cci_0_clk_src\0cci_0_clk";
			src-clock-name = "cci_0_clk_src";
			clock-cntl-level = "lowsvs";
			clock-rates = <0x23c3460 0x00>;
			pinctrl-names = "cam_default\0cam_suspend";
			pinctrl-0 = <0x33 0x34>;
			pinctrl-1 = <0x35 0x36>;
			gpios = <0x37 0x11 0x00 0x37 0x12 0x00 0x37 0x13 0x00 0x37 0x14 0x00>;
			gpio-req-tbl-num = <0x00 0x01 0x02 0x03>;
			gpio-req-tbl-flags = <0x01 0x01 0x01 0x01>;
			gpio-req-tbl-label = "CCI_I2C_DATA0\0CCI_I2C_CLK0\0CCI_I2C_DATA1\0CCI_I2C_CLK1";
			phandle = <0x5c>;

			qcom,i2c_standard_mode {
				hw-thigh = <0xc9>;
				hw-tlow = <0xae>;
				hw-tsu-sto = <0xcc>;
				hw-tsu-sta = <0xe7>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0xa2>;
				hw-tbuf = <0xe3>;
				hw-scl-stretch-en = <0x01>;
				hw-trdhld = <0x06>;
				hw-tsp = <0x03>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x2fe>;
			};

			qcom,i2c_fast_mode {
				hw-thigh = <0x26>;
				hw-tlow = <0x38>;
				hw-tsu-sto = <0x28>;
				hw-tsu-sta = <0x28>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0x23>;
				hw-tbuf = <0x3e>;
				hw-scl-stretch-en = <0x01>;
				hw-trdhld = <0x06>;
				hw-tsp = <0x03>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x2ff>;
			};

			qcom,i2c_custom_mode {
				hw-thigh = <0x26>;
				hw-tlow = <0x38>;
				hw-tsu-sto = <0x28>;
				hw-tsu-sta = <0x28>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0x23>;
				hw-tbuf = <0x3e>;
				hw-scl-stretch-en = <0x00>;
				hw-trdhld = <0x06>;
				hw-tsp = <0x03>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x300>;
			};

			qcom,i2c_fast_plus_mode {
				hw-thigh = <0x10>;
				hw-tlow = <0x16>;
				hw-tsu-sto = <0x11>;
				hw-tsu-sta = <0x12>;
				hw-thd-dat = <0x10>;
				hw-thd-sta = <0x0f>;
				hw-tbuf = <0x18>;
				hw-scl-stretch-en = <0x00>;
				hw-trdhld = <0x03>;
				hw-tsp = <0x03>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x301>;
			};
		};

		qcom,cci@ac4b000 {
			cell-index = <0x01>;
			compatible = "qcom,cci";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0xac4b000 0x1000>;
			reg-names = "cci";
			reg-cam-base = <0x4b000>;
			interrupt-names = "cci";
			interrupts = <0x00 0x10f 0x00>;
			status = "ok";
			gdscr-supply = <0x31>;
			regulator-names = "gdscr";
			clocks = <0x32 0x0b 0x32 0x0a>;
			clock-names = "cci_1_clk_src\0cci_1_clk";
			src-clock-name = "cci_1_clk_src";
			clock-cntl-level = "lowsvs";
			clock-rates = <0x23c3460 0x00>;
			pinctrl-names = "cam_default\0cam_suspend";
			pinctrl-0 = <0x38 0x39>;
			pinctrl-1 = <0x3a 0x3b>;
			gpios = <0x37 0x1f 0x00 0x37 0x20 0x00 0x37 0x21 0x00 0x37 0x22 0x00>;
			gpio-req-tbl-num = <0x00 0x01 0x02 0x03>;
			gpio-req-tbl-flags = <0x01 0x01 0x01 0x01>;
			gpio-req-tbl-label = "CCI_I2C_DATA2\0CCI_I2C_CLK2\0CCI_I2C_DATA3\0CCI_I2C_CLK3";
			phandle = <0x5d>;

			qcom,i2c_standard_mode {
				hw-thigh = <0xc9>;
				hw-tlow = <0xae>;
				hw-tsu-sto = <0xcc>;
				hw-tsu-sta = <0xe7>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0xa2>;
				hw-tbuf = <0xe3>;
				hw-scl-stretch-en = <0x01>;
				hw-trdhld = <0x06>;
				hw-tsp = <0x03>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x302>;
			};

			qcom,i2c_fast_mode {
				hw-thigh = <0x26>;
				hw-tlow = <0x38>;
				hw-tsu-sto = <0x28>;
				hw-tsu-sta = <0x28>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0x23>;
				hw-tbuf = <0x3e>;
				hw-scl-stretch-en = <0x01>;
				hw-trdhld = <0x06>;
				hw-tsp = <0x03>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x303>;
			};

			qcom,i2c_custom_mode {
				hw-thigh = <0x26>;
				hw-tlow = <0x38>;
				hw-tsu-sto = <0x28>;
				hw-tsu-sta = <0x28>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0x23>;
				hw-tbuf = <0x3e>;
				hw-scl-stretch-en = <0x00>;
				hw-trdhld = <0x06>;
				hw-tsp = <0x03>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x304>;
			};

			qcom,i2c_fast_plus_mode {
				hw-thigh = <0x10>;
				hw-tlow = <0x16>;
				hw-tsu-sto = <0x11>;
				hw-tsu-sta = <0x12>;
				hw-thd-dat = <0x10>;
				hw-thd-sta = <0x0f>;
				hw-tbuf = <0x18>;
				hw-scl-stretch-en = <0x00>;
				hw-trdhld = <0x03>;
				hw-tsp = <0x03>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x305>;
			};

			qcom,cam-res-mgr {
				compatible = "qcom,cam-res-mgr";
				status = "ok";
			};

			qcom,actuator@0 {
				cell-index = <0x00>;
				reg = <0x00>;
				compatible = "qcom,actuator";
				cci-device = <0x00>;
				cci-master = <0x01>;
				cam_vaf-supply = <0x616>;
				regulator-names = "cam_vaf";
				rgltr-cntrl-support;
				rgltr-min-voltage = <0x2ab980>;
				rgltr-max-voltage = <0x2ab980>;
				rgltr-load-current = <0x00>;
				phandle = <0x61b>;
			};

			qcom,actuator@1 {
				cell-index = <0x01>;
				reg = <0x01>;
				compatible = "qcom,actuator";
				cci-device = <0x01>;
				cci-master = <0x01>;
				cam_vaf-supply = <0x617>;
				regulator-names = "cam_vaf";
				rgltr-cntrl-support;
				rgltr-min-voltage = <0x2ab980>;
				rgltr-max-voltage = <0x2ab980>;
				rgltr-load-current = <0x00>;
				phandle = <0x61d>;
			};

			qcom,actuator@2 {
				cell-index = <0x02>;
				reg = <0x02>;
				compatible = "qcom,actuator";
				cci-master = <0x01>;
				cam_vaf-supply = <0x617>;
				regulator-names = "cam_vaf";
				rgltr-cntrl-support;
				rgltr-min-voltage = <0x2ab980>;
				rgltr-max-voltage = <0x2ab980>;
				rgltr-load-current = <0x00>;
				phandle = <0x621>;
			};

			qcom,actuator@3 {
				cell-index = <0x03>;
				reg = <0x03>;
				compatible = "qcom,actuator";
				cci-master = <0x00>;
				cam_vaf-supply = <0x618>;
				regulator-names = "cam_vaf";
				rgltr-cntrl-support;
				rgltr-min-voltage = <0x2ab980>;
				rgltr-max-voltage = <0x2ab980>;
				rgltr-load-current = <0x00>;
				phandle = <0x622>;
			};

			qcom,eeprom@0 {
				cell-index = <0x00>;
				reg = <0x00>;
				compatible = "qcom,eeprom";
				cam_vio-supply = <0x619>;
				cam_vana-supply = <0xf0>;
				cam_vdig-supply = <0x45c>;
				cam_clk-supply = <0x31>;
				regulator-names = "cam_vio\0cam_vana\0cam_vdig\0cam_clk";
				rgltr-cntrl-support;
				pwm-switch;
				rgltr-min-voltage = <0x1b7740 0x1d0d80 0x2b9440 0x00>;
				rgltr-max-voltage = <0x1b7740 0x1f20c0 0x2de600 0x00>;
				rgltr-load-current = <0x2bf20 0x1b580 0x7eb58 0x00>;
				gpio-no-mux = <0x00>;
				pinctrl-names = "cam_default\0cam_suspend";
				pinctrl-0 = <0x423 0x42c>;
				pinctrl-1 = <0x424 0x42d>;
				gpios = <0x37 0x0e 0x00 0x37 0x1e 0x00 0x37 0x3b 0x00>;
				gpio-reset = <0x01>;
				gpio-vdig = <0x02>;
				gpio-req-tbl-num = <0x00 0x01 0x02>;
				gpio-req-tbl-flags = <0x01 0x00 0x00>;
				gpio-req-tbl-label = "CAMIF_MCLK0\0CAM_RESET0\0CAM_VDIG0";
				sensor-mode = <0x00>;
				cci-master = <0x01>;
				status = "ok";
				clocks = <0x32 0x4a>;
				clock-names = "cam_clk";
				clock-cntl-level = "turbo";
				clock-rates = <0x124f800>;
				phandle = <0x61c>;
			};

			qcom,eeprom@1 {
				cell-index = <0x01>;
				reg = <0x01>;
				compatible = "qcom,eeprom";
				cam_vio-supply = <0x619>;
				cam_vana-supply = <0xf0>;
				cam_vdig-supply = <0x45c>;
				cam_clk-supply = <0x31>;
				regulator-names = "cam_vio\0cam_vana\0cam_vdig\0cam_clk";
				rgltr-cntrl-support;
				pwm-switch;
				rgltr-min-voltage = <0x1b7740 0x1d0d80 0x2b9440 0x00>;
				rgltr-max-voltage = <0x1b7740 0x1f20c0 0x2de600 0x00>;
				rgltr-load-current = <0x2bf20 0x1b580 0x7eb58 0x00>;
				gpio-no-mux = <0x00>;
				pinctrl-names = "cam_default\0cam_suspend";
				pinctrl-0 = <0x423 0x42c>;
				pinctrl-1 = <0x424 0x42d>;
				gpios = <0x37 0x0e 0x00 0x37 0x1e 0x00 0x37 0x3b 0x00>;
				gpio-reset = <0x01>;
				gpio-vdig = <0x02>;
				gpio-req-tbl-num = <0x00 0x01 0x02>;
				gpio-req-tbl-flags = <0x01 0x00 0x00>;
				gpio-req-tbl-label = "CAMIF_MCLK0\0CAM_RESET0\0CAM_VDIG0";
				sensor-mode = <0x00>;
				cci-master = <0x01>;
				status = "ok";
				clocks = <0x32 0x4a>;
				clock-names = "cam_clk";
				clock-cntl-level = "turbo";
				clock-rates = <0x124f800>;
				phandle = <0x61f>;
			};

			qcom,eeprom@3 {
				cell-index = <0x03>;
				reg = <0x03>;
				compatible = "qcom,eeprom";
				qcom,slave-addr = <0xa0>;
				qcom,num-blocks = <0x01>;
				qcom,page0 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				qcom,poll0 = <0x00 0x00 0x00 0x00 0x00 0x00>;
				qcom,mem0 = <0x2000 0x00 0x02 0x00 0x01 0x00>;
				qcom,cam-power-seq-type = "cam_vio";
				qcom,cam-power-seq-val = <0x01>;
				qcom,cam-power-seq-cfg-val = <0x01>;
				cam_vio-supply = <0x619>;
				cam_vana-supply = <0x468>;
				cam_vdig-supply = <0x45c>;
				cam_clk-supply = <0x31>;
				regulator-names = "cam_vio\0cam_vana\0cam_vdig\0cam_clk";
				rgltr-cntrl-support;
				rgltr-min-voltage = <0x1b7740 0x2de600 0x2b9440 0x00>;
				rgltr-max-voltage = <0x1b7740 0x3d0900 0x2dc6c0 0x00>;
				rgltr-load-current = <0x2bf20 0x1e8480 0x493e0 0x00>;
				gpio-no-mux = <0x00>;
				pinctrl-names = "cam_default\0cam_suspend";
				pinctrl-0 = <0x421 0x432>;
				pinctrl-1 = <0x422 0x433>;
				gpios = <0x37 0x0d 0x00 0x37 0x1c 0x00 0x37 0x5e 0x00>;
				gpio-reset = <0x01>;
				gpio-vana = <0x02>;
				gpio-req-tbl-num = <0x00 0x01 0x02>;
				gpio-req-tbl-flags = <0x01 0x00 0x00>;
				gpio-req-tbl-label = "CAMIF_MCLK3\0CAM_RESET3\0CAM_VDIG3";
				sensor-position = <0x00>;
				sensor-mode = <0x00>;
				cci-device = <0x00>;
				cci-master = <0x00>;
				status = "ok";
				clocks = <0x32 0x48>;
				clock-names = "cam_clk";
				clock-cntl-level = "turbo";
				clock-rates = <0x124f800>;
				phandle = <0x623>;
			};

			qcom,eeprom@2 {
				cell-index = <0x02>;
				reg = <0x02>;
				compatible = "qcom,eeprom";
				cam_vio-supply = <0x619>;
				cam_vana-supply = <0x468>;
				cam_vdig-supply = <0x45c>;
				cam_clk-supply = <0x31>;
				regulator-names = "cam_vio\0cam_vana\0cam_vdig\0cam_clk";
				rgltr-cntrl-support;
				rgltr-min-voltage = <0x1b7740 0x2de600 0x2dc6c0 0x00>;
				rgltr-max-voltage = <0x1b7740 0x3d0900 0x2dc6c0 0x00>;
				rgltr-load-current = <0x2bf20 0x1e8480 0x7530 0x00>;
				gpio-no-mux = <0x00>;
				pinctrl-names = "cam_default\0cam_suspend";
				pinctrl-0 = <0x425 0x430>;
				pinctrl-1 = <0x426 0x431>;
				gpios = <0x37 0x0f 0x00 0x37 0x36 0x00 0x37 0x76 0x00>;
				gpio-reset = <0x01>;
				gpio-req-tbl-num = <0x00 0x01>;
				gpio-req-tbl-flags = <0x01 0x00>;
				gpio-req-tbl-label = "CAMIF_MCLK2\0CAM_RESET2";
				sensor-position = <0x01>;
				sensor-mode = <0x00>;
				cci-device = <0x01>;
				cci-master = <0x01>;
				status = "ok";
				clocks = <0x32 0x4c>;
				clock-names = "cam_clk";
				clock-cntl-level = "turbo";
				clock-rates = <0x124f800>;
				phandle = <0x620>;
			};

			qcom,cam-sensor@0 {
				cell-index = <0x00>;
				compatible = "qcom,cam-sensor";
				reg = <0x00>;
				csiphy-sd-index = <0x01>;
				sensor-position-roll = <0x5a>;
				sensor-position-pitch = <0x00>;
				sensor-position-yaw = <0xb4>;
				led-flash-src = <0x61a>;
				actuator-src = <0x61b>;
				eeprom-src = <0x61c>;
				cam_vio-supply = <0x619>;
				cam_vana-supply = <0xf0>;
				cam_vdig-supply = <0x45c>;
				cam_clk-supply = <0x31>;
				regulator-names = "cam_vio\0cam_vana\0cam_vdig\0cam_clk";
				rgltr-cntrl-support;
				pwm-switch;
				rgltr-min-voltage = <0x1b7740 0x1d0d80 0x2b9440 0x00>;
				rgltr-max-voltage = <0x1b7740 0x1f20c0 0x2de600 0x00>;
				rgltr-load-current = <0x2bf20 0x1b580 0x7eb58 0x00>;
				gpio-no-mux = <0x00>;
				pinctrl-names = "cam_default\0cam_suspend";
				pinctrl-0 = <0x423 0x42c>;
				pinctrl-1 = <0x424 0x42d>;
				gpios = <0x37 0x0e 0x00 0x37 0x1e 0x00 0x37 0x3b 0x00>;
				gpio-reset = <0x01>;
				gpio-vdig = <0x02>;
				gpio-req-tbl-num = <0x00 0x01 0x02>;
				gpio-req-tbl-flags = <0x01 0x00 0x00>;
				gpio-req-tbl-label = "CAMIF_MCLK0\0CAM_RESET0\0CAM_VDIG0";
				sensor-mode = <0x00>;
				cci-master = <0x01>;
				status = "ok";
				clocks = <0x32 0x4a>;
				clock-names = "cam_clk";
				clock-cntl-level = "turbo";
				clock-rates = <0x124f800>;
			};

			qcom,cam-sensor@1 {
				cell-index = <0x01>;
				compatible = "qcom,cam-sensor";
				reg = <0x01>;
				csiphy-sd-index = <0x03>;
				sensor-position-roll = <0x5a>;
				sensor-position-pitch = <0x00>;
				sensor-position-yaw = <0xb4>;
				actuator-src = <0x61d>;
				led-flash-src = <0x61e>;
				eeprom-src = <0x61f>;
				cam_vio-supply = <0x619>;
				cam_vdig-supply = <0x45c>;
				cam_vana-supply = <0x468>;
				cam_clk-supply = <0x31>;
				regulator-names = "cam_vio\0cam_vana\0cam_vdig\0cam_clk";
				rgltr-cntrl-support;
				pwm-switch;
				rgltr-min-voltage = <0x1b7740 0x2de600 0x2dc6c0 0x00>;
				rgltr-max-voltage = <0x1b7740 0x3d0900 0x2dc6c0 0x00>;
				rgltr-load-current = <0x2bf20 0x1e8480 0x493e0 0x00>;
				gpio-no-mux = <0x00>;
				pinctrl-names = "cam_default\0cam_suspend";
				pinctrl-0 = <0x427 0x42e>;
				pinctrl-1 = <0x428 0x42f>;
				gpios = <0x37 0x10 0x00 0x37 0x17 0x00 0x37 0x1d 0x00>;
				gpio-reset = <0x01>;
				gpio-vana = <0x02>;
				gpio-req-tbl-num = <0x00 0x01 0x02>;
				gpio-req-tbl-flags = <0x01 0x00 0x00>;
				gpio-req-tbl-label = "CAMIF_MCLK1\0CAM_RESET1\0CAM_VANA1";
				sensor-mode = <0x00>;
				cci-device = <0x01>;
				cci-master = <0x01>;
				status = "ok";
				clocks = <0x32 0x4e>;
				clock-names = "cam_clk";
				clock-cntl-level = "turbo";
				clock-rates = <0x124f800>;
			};

			qcom,cam-sensor@2 {
				cell-index = <0x02>;
				compatible = "qcom,cam-sensor";
				reg = <0x02>;
				csiphy-sd-index = <0x02>;
				sensor-position-roll = <0x10e>;
				sensor-position-pitch = <0x00>;
				sensor-position-yaw = <0x00>;
				eeprom-src = <0x620>;
				actuator-src = <0x621>;
				cam_vio-supply = <0x619>;
				cam_vana-supply = <0x468>;
				cam_vdig-supply = <0x45c>;
				cam_clk-supply = <0x31>;
				regulator-names = "cam_vio\0cam_vana\0cam_vdig\0cam_clk";
				rgltr-cntrl-support;
				pwm-switch;
				rgltr-min-voltage = <0x1b7740 0x2de600 0x2dc6c0 0x00>;
				rgltr-max-voltage = <0x1b7740 0x3d0900 0x2dc6c0 0x00>;
				rgltr-load-current = <0x2bf20 0x1e8480 0x7530 0x00>;
				gpio-no-mux = <0x00>;
				pinctrl-names = "cam_default\0cam_suspend";
				pinctrl-0 = <0x425 0x430>;
				pinctrl-1 = <0x426 0x431>;
				gpios = <0x37 0x0f 0x00 0x37 0x36 0x00 0x37 0x76 0x00>;
				gpio-reset = <0x01>;
				gpio-vana = <0x02>;
				gpio-req-tbl-num = <0x00 0x01 0x02>;
				gpio-req-tbl-flags = <0x01 0x00 0x00>;
				gpio-req-tbl-label = "CAMIF_MCLK2\0CAM_RESET2\0CAM_VANA2";
				sensor-mode = <0x00>;
				cci-device = <0x01>;
				cci-master = <0x01>;
				status = "ok";
				clocks = <0x32 0x4c>;
				clock-names = "cam_clk";
				clock-cntl-level = "turbo";
				clock-rates = <0x124f800>;
			};

			qcom,cam-sensor@3 {
				cell-index = <0x03>;
				compatible = "qcom,cam-sensor";
				reg = <0x03>;
				csiphy-sd-index = <0x00>;
				sensor-position-roll = <0x5a>;
				sensor-position-pitch = <0x00>;
				sensor-position-yaw = <0xb4>;
				actuator-src = <0x622>;
				eeprom-src = <0x623>;
				cam_vio-supply = <0x619>;
				cam_vana-supply = <0x468>;
				cam_vdig-supply = <0x45c>;
				cam_clk-supply = <0x31>;
				regulator-names = "cam_vio\0cam_vana\0cam_vdig\0cam_clk";
				rgltr-cntrl-support;
				pwm-switch;
				rgltr-min-voltage = <0x1b7740 0x2de600 0x2b9440 0x00>;
				rgltr-max-voltage = <0x1b7740 0x3d0900 0x2dc6c0 0x00>;
				rgltr-load-current = <0x2bf20 0x1e8480 0x493e0 0x00>;
				gpio-no-mux = <0x00>;
				pinctrl-names = "cam_default\0cam_suspend";
				pinctrl-0 = <0x421 0x432>;
				pinctrl-1 = <0x422 0x433>;
				gpios = <0x37 0x0d 0x00 0x37 0x1c 0x00 0x37 0x5e 0x00>;
				gpio-reset = <0x01>;
				gpio-vana = <0x02>;
				gpio-req-tbl-num = <0x00 0x01 0x02>;
				gpio-req-tbl-flags = <0x01 0x00 0x00>;
				gpio-req-tbl-label = "CAMIF_MCLK3\0CAM_RESET3\0CAM_VDIG3";
				sensor-mode = <0x00>;
				cci-device = <0x00>;
				cci-master = <0x00>;
				status = "ok";
				clocks = <0x32 0x48>;
				clock-names = "cam_clk";
				clock-cntl-level = "turbo";
				clock-rates = <0x124f800>;
			};
		};

		qcom,cam_smmu {
			compatible = "qcom,msm-cam-smmu";
			status = "ok";

			msm_cam_smmu_ife {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x26 0x840 0x620 0x26 0x860 0x620 0x26 0xa40 0x620 0x26 0xa60 0x620 0x26 0xc40 0x620 0x26 0xc60 0x620 0x26 0xe40 0x620 0x26 0xe60 0x620>;
				label = "ife";

				iova-mem-map {
					phandle = <0x306>;

					iova-mem-region-io {
						iova-region-name = "io";
						iova-region-start = "\a@\0";
						iova-region-len = <0xd8c00000>;
						iova-region-id = <0x03>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_jpeg {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x26 0x2180 0x20 0x26 0x21a0 0x20>;
				label = "jpeg";

				iova-mem-map {
					phandle = <0x307>;

					iova-mem-region-io {
						iova-region-name = "io";
						iova-region-start = "\a@\0";
						iova-region-len = <0xd8c00000>;
						iova-region-id = <0x03>;
						status = "ok";
					};
				};
			};

			msm_cam_icp_fw {
				compatible = "qcom,msm-cam-smmu-fw-dev";
				label = "icp";
				memory-region = <0x3c>;
			};

			msm_cam_smmu_icp {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x26 0x2222 0x00 0x26 0x2080 0x20 0x26 0x20a0 0x20 0x26 0x2100 0x20 0x26 0x2120 0x20 0x26 0x20c0 0x00 0x26 0x2140 0x00>;
				label = "icp";

				iova-mem-map {
					phandle = <0x308>;

					iova-mem-region-firmware {
						iova-region-name = "firmware";
						iova-region-start = <0x00>;
						iova-region-len = <0x500000>;
						iova-region-id = <0x00>;
						status = "ok";
					};

					iova-mem-region-shared {
						iova-region-name = "shared";
						iova-region-start = "\a@\0";
						iova-region-len = <0x6400000>;
						iova-region-id = <0x01>;
						status = "ok";
					};

					iova-mem-region-secondary-heap {
						iova-region-name = "secheap";
						iova-region-start = <0xd800000>;
						iova-region-len = <0x100000>;
						iova-region-id = <0x04>;
						status = "ok";
					};

					iova-mem-region-io {
						iova-region-name = "io";
						iova-region-start = <0xda00000>;
						iova-region-len = <0xd2500000>;
						iova-region-id = <0x03>;
						status = "ok";
					};

					iova-mem-qdss-region {
						iova-region-name = "qdss";
						iova-region-start = <0xd900000>;
						iova-region-len = <0x100000>;
						iova-region-id = <0x05>;
						qdss-phy-addr = <0x16790000>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_cpas_cdm {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x26 0x2000 0x00>;
				label = "cpas-cdm0";

				iova-mem-map {
					phandle = <0x309>;

					iova-mem-region-io {
						iova-region-name = "io";
						iova-region-start = "\a@\0";
						iova-region-len = <0xd8c00000>;
						iova-region-id = <0x03>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_secure {
				compatible = "qcom,msm-cam-smmu-cb";
				label = "cam-secure";
				qcom,secure-cb;
			};

			msm_cam_smmu_fd {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x26 0x21c0 0x20 0x26 0x21e0 0x20>;
				label = "fd";

				iova-mem-map {
					phandle = <0x30a>;

					iova-mem-region-io {
						iova-region-name = "io";
						iova-region-start = "\a@\0";
						iova-region-len = <0xd8c00000>;
						iova-region-id = <0x03>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_lrme {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x26 0x20e0 0x00 0x26 0x2160 0x00>;
				label = "lrme";

				iova-mem-map {
					phandle = <0x30b>;

					iova-mem-region-shared {
						iova-region-name = "shared";
						iova-region-start = "\a@\0";
						iova-region-len = <0x6400000>;
						iova-region-id = <0x01>;
						status = "ok";
					};

					iova-mem-region-io {
						iova-region-name = "io";
						iova-region-start = <0xd800000>;
						iova-region-len = <0xd2800000>;
						iova-region-id = <0x03>;
						status = "ok";
					};
				};
			};
		};

		qcom,cam-cpas@ac40000 {
			cell-index = <0x00>;
			compatible = "qcom,cam-cpas";
			label = "cpas";
			arch-compat = "cpas_top";
			status = "ok";
			reg-names = "cam_cpas_top\0cam_camnoc";
			reg = <0xac40000 0x1000 0xac42000 0x5000>;
			reg-cam-base = <0x40000 0x42000>;
			interrupt-names = "cpas_camnoc";
			interrupts = <0x00 0x1cb 0x00>;
			camnoc-axi-min-ib-bw = <0xb2d05e00>;
			regulator-names = "camss-vdd";
			camss-vdd-supply = <0x31>;
			clock-names = "gcc_ahb_clk\0gcc_axi_hf_clk\0gcc_axi_sf_clk\0slow_ahb_clk_src\0cpas_ahb_clk\0camnoc_axi_clk_src\0camnoc_axi_clk";
			clocks = <0x1b 0x08 0x1b 0x09 0x1b 0x0a 0x32 0x5f 0x32 0x0d 0x32 0x06 0x32 0x05>;
			src-clock-name = "camnoc_axi_clk_src";
			clock-rates = <0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x124f800 0x00 0x124f800 0x00 0x00 0x00 0x00 0x4c4b400 0x00 0x8f0d180 0x00 0x00 0x00 0x00 0x4c4b400 0x00 0xfe50fb0 0x00 0x00 0x00 0x00 0x4c4b400 0x00 0x1312d000 0x00 0x00 0x00 0x00 0x4c4b400 0x00 0x17d78400 0x00 0x00 0x00 0x00 0x4c4b400 0x00 0x1c9c3800 0x00>;
			clock-cntl-level = "suspend\0minsvs\0lowsvs\0svs\0svs_l1\0nominal\0turbo";
			control-camnoc-axi-clk;
			camnoc-bus-width = <0x20>;
			camnoc-axi-clk-bw-margin-perc = <0x14>;
			qcom,msm-bus,name = "cam_ahb";
			qcom,msm-bus,num-cases = <0x07>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x01 0x24d 0x00 0x00 0x01 0x24d 0x00 0x12c00 0x01 0x24d 0x00 0x12c00 0x01 0x24d 0x00 0x249f0 0x01 0x24d 0x00 0x249f0 0x01 0x24d 0x00 0x493e0 0x01 0x24d 0x00 0x493e0>;
			vdd-corners = <0x01 0x11 0x31 0x41 0x81 0xc1 0x101 0x141 0x151 0x181 0x1a1>;
			vdd-corner-ahb-mapping = "suspend\0suspend\0minsvs\0lowsvs\0svs\0svs_l1\0nominal\0nominal\0nominal\0turbo\0turbo";
			client-id-based;
			client-names = "csiphy0\0csiphy1\0csiphy2\0csiphy3\0cci0\0cci1\0csid0\0csid1\0csid2\0csid3\0ife0\0ife1\0ife2\0ife3\0ipe0\0ipe1\0cam-cdm-intf0\0cpas-cdm0\0bps0\0icp0\0jpeg-dma0\0jpeg-enc0\0fd0\0lrmecpas0";
			client-axi-port-names = "cam_hf_1\0cam_hf_2\0cam_hf_1\0cam_hf_2\0cam_sf_1\0cam_sf_1\0cam_hf_1\0cam_hf_2\0cam_hf_1\0cam_hf_2\0cam_hf_1\0cam_hf_2\0cam_hf_1\0cam_hf_2\0cam_sf_1\0cam_sf_1\0cam_sf_1\0cam_sf_1\0cam_sf_1\0cam_sf_1\0cam_sf_1\0cam_sf_1\0cam_sf_1\0cam_sf_1";
			client-bus-camnoc-based;

			qcom,axi-port-list {

				qcom,axi-port1 {
					qcom,axi-port-name = "cam_hf_1";

					qcom,axi-port-mnoc {
						qcom,msm-bus,name = "cam_hf_1_mnoc";
						qcom,msm-bus-vector-dyn-vote;
						qcom,msm-bus,num-cases = <0x02>;
						qcom,msm-bus,num-paths = <0x01>;
						qcom,msm-bus,vectors-KBps = <0x88 0x200 0x00 0x00 0x88 0x200 0x00 0x00>;
					};

					qcom,axi-port-camnoc {
						qcom,msm-bus,name = "cam_hf_1_camnoc";
						qcom,msm-bus-vector-dyn-vote;
						qcom,msm-bus,num-cases = <0x02>;
						qcom,msm-bus,num-paths = <0x01>;
						qcom,msm-bus,vectors-KBps = <0x92 0x30a 0x00 0x00 0x92 0x30a 0x00 0x00>;
					};
				};

				qcom,axi-port2 {
					qcom,axi-port-name = "cam_hf_2";

					qcom,axi-port-mnoc {
						qcom,msm-bus,name = "cam_hf_2_mnoc";
						qcom,msm-bus-vector-dyn-vote;
						qcom,msm-bus,num-cases = <0x02>;
						qcom,msm-bus,num-paths = <0x01>;
						qcom,msm-bus,vectors-KBps = <0x91 0x200 0x00 0x00 0x91 0x200 0x00 0x00>;
					};

					qcom,axi-port-camnoc {
						qcom,msm-bus,name = "cam_hf_2_camnoc";
						qcom,msm-bus-vector-dyn-vote;
						qcom,msm-bus,num-cases = <0x02>;
						qcom,msm-bus,num-paths = <0x01>;
						qcom,msm-bus,vectors-KBps = <0x93 0x30a 0x00 0x00 0x93 0x30a 0x00 0x00>;
					};
				};

				qcom,axi-port3 {
					qcom,axi-port-name = "cam_sf_1";

					qcom,axi-port-mnoc {
						qcom,msm-bus,name = "cam_sf_1_mnoc";
						qcom,msm-bus-vector-dyn-vote;
						qcom,msm-bus,num-cases = <0x02>;
						qcom,msm-bus,num-paths = <0x01>;
						qcom,msm-bus,vectors-KBps = <0x89 0x200 0x00 0x00 0x89 0x200 0x00 0x00>;
					};

					qcom,axi-port-camnoc {
						qcom,msm-bus,name = "cam_sf_1_camnoc";
						qcom,msm-bus-vector-dyn-vote;
						qcom,msm-bus,num-cases = <0x02>;
						qcom,msm-bus,num-paths = <0x01>;
						qcom,msm-bus,vectors-KBps = <0x94 0x30a 0x00 0x00 0x94 0x30a 0x00 0x00>;
					};
				};
			};
		};

		qcom,cam-cdm-intf {
			compatible = "qcom,cam-cdm-intf";
			cell-index = <0x00>;
			label = "cam-cdm-intf";
			num-hw-cdm = <0x01>;
			cdm-client-names = "vfe\0jpegdma\0jpegenc\0fd\0lrmecdm";
			status = "ok";
		};

		qcom,cpas-cdm0@ac48000 {
			cell-index = <0x00>;
			compatible = "qcom,cam170-cpas-cdm0";
			label = "cpas-cdm";
			reg = <0xac48000 0x1000>;
			reg-names = "cpas-cdm";
			reg-cam-base = <0x48000>;
			interrupts = <0x00 0x1cd 0x00>;
			interrupt-names = "cpas-cdm";
			regulator-names = "camss";
			camss-supply = <0x31>;
			clock-names = "cam_cc_cpas_slow_ahb_clk\0cam_cc_cpas_ahb_clk";
			clocks = <0x32 0x5f 0x32 0x0d>;
			clock-rates = <0x00 0x00>;
			clock-cntl-level = "svs";
			cdm-client-names = "ife";
			status = "ok";
		};

		qcom,cam-isp {
			compatible = "qcom,cam-isp";
			arch-compat = "ife";
			status = "ok";
		};

		qcom,csid0@acb3000 {
			cell-index = <0x00>;
			compatible = "qcom,csid175";
			reg-names = "csid";
			reg = <0xacb3000 0x1000>;
			reg-cam-base = "\0\v0";
			interrupt-names = "csid";
			interrupts = <0x00 0x1d0 0x00>;
			regulator-names = "camss\0ife0";
			camss-supply = <0x31>;
			ife0-supply = <0x3d>;
			clock-names = "ife_csid_clk_src\0ife_csid_clk\0cphy_rx_clk_src\0ife_cphy_rx_clk\0ife_clk_src\0ife_clk\0ife_axi_clk";
			clocks = <0x32 0x28 0x32 0x27 0x32 0x0e 0x32 0x26 0x32 0x25 0x32 0x24 0x32 0x23>;
			clock-rates = <0x17d78400 0x00 0x00 0x00 0x17d78400 0x00 0x00 0x17d78400 0x00 0x00 0x00 0x21426780 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x25f7d940 0x00 0x00 0x23c34600 0x00 0x00 0x00 0x327c31c0 0x00 0x00 0x23c34600 0x00 0x00 0x00 0x389fd980 0x00 0x00>;
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0nominal\0turbo";
			src-clock-name = "ife_csid_clk_src";
			clock-control-debugfs = "true";
			status = "ok";
			phandle = <0x5e>;
		};

		qcom,vfe0@acaf000 {
			cell-index = <0x00>;
			compatible = "qcom,vfe175";
			reg-names = "ife\0cam_camnoc";
			reg = <0xacaf000 0x4000 0xac42000 0x5000>;
			reg-cam-base = <0xaf000 0x42000>;
			interrupt-names = "ife";
			interrupts = <0x00 0x1d1 0x00>;
			regulator-names = "camss\0ife0";
			camss-supply = <0x31>;
			ife0-supply = <0x3d>;
			clock-names = "ife_clk_src\0ife_clk\0ife_axi_clk";
			clocks = <0x32 0x25 0x32 0x24 0x32 0x23>;
			clock-rates = <0x17d78400 0x00 0x00 0x21426780 0x00 0x00 0x25f7d940 0x00 0x00 0x327c31c0 0x00 0x00 0x389fd980 0x00 0x00>;
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0nominal\0turbo";
			src-clock-name = "ife_clk_src";
			clock-control-debugfs = "true";
			clock-names-option = "ife_dsp_clk";
			clocks-option = <0x32 0x29>;
			clock-rates-option = <0x2d4cae00>;
			status = "ok";
			phandle = <0x5f>;
		};

		qcom,csid1@acba000 {
			cell-index = <0x01>;
			compatible = "qcom,csid175";
			reg-names = "csid";
			reg = <0xacba000 0x1000>;
			reg-cam-base = <0xba000>;
			interrupt-names = "csid";
			interrupts = <0x00 0x1d2 0x00>;
			regulator-names = "camss\0ife1";
			camss-supply = <0x31>;
			ife1-supply = <0x3e>;
			clock-names = "ife_csid_clk_src\0ife_csid_clk\0cphy_rx_clk_src\0ife_cphy_rx_clk\0ife_clk_src\0ife_clk\0ife_axi_clk";
			clocks = <0x32 0x2f 0x32 0x2e 0x32 0x0e 0x32 0x2d 0x32 0x2c 0x32 0x2b 0x32 0x2a>;
			clock-rates = <0x17d78400 0x00 0x00 0x00 0x17d78400 0x00 0x00 0x17d78400 0x00 0x00 0x00 0x21426780 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x25f7d940 0x00 0x00 0x23c34600 0x00 0x00 0x00 0x327c31c0 0x00 0x00 0x23c34600 0x00 0x00 0x00 0x389fd980 0x00 0x00>;
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0nominal\0turbo";
			src-clock-name = "ife_csid_clk_src";
			clock-control-debugfs = "true";
			status = "ok";
			phandle = <0x60>;
		};

		qcom,vfe1@acb6000 {
			cell-index = <0x01>;
			compatible = "qcom,vfe175";
			reg-names = "ife\0cam_camnoc";
			reg = <0xacb6000 0x4000 0xac42000 0x5000>;
			reg-cam-base = <0xb6000 0x42000>;
			interrupt-names = "ife";
			interrupts = <0x00 0x1d3 0x00>;
			regulator-names = "camss\0ife1";
			camss-supply = <0x31>;
			ife1-supply = <0x3e>;
			clock-names = "ife_clk_src\0ife_clk\0ife_axi_clk";
			clocks = <0x32 0x2c 0x32 0x2b 0x32 0x2a>;
			clock-rates = <0x17d78400 0x00 0x00 0x21426780 0x00 0x00 0x25f7d940 0x00 0x00 0x327c31c0 0x00 0x00 0x389fd980 0x00 0x00>;
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0nominal\0turbo";
			src-clock-name = "ife_clk_src";
			clock-control-debugfs = "true";
			clock-names-option = "ife_dsp_clk";
			clocks-option = <0x32 0x30>;
			clock-rates-option = <0x2d4cae00>;
			status = "ok";
			phandle = <0x61>;
		};

		qcom,csid-lite0@acc8000 {
			cell-index = <0x02>;
			compatible = "qcom,csid-lite175";
			reg-names = "csid-lite";
			reg = <0xacc8000 0x1000>;
			reg-cam-base = <0xc8000>;
			interrupt-names = "csid-lite";
			interrupts = <0x00 0x1d4 0x00>;
			regulator-names = "camss";
			camss-supply = <0x31>;
			clock-names = "ife_csid_clk_src\0ife_csid_clk\0cphy_rx_clk_src\0ife_cphy_rx_clk\0ife_clk_src\0ife_clk";
			clocks = <0x32 0x35 0x32 0x34 0x32 0x0e 0x32 0x33 0x32 0x32 0x32 0x31>;
			clock-rates = <0x17d78400 0x00 0x00 0x00 0x1312d000 0x00 0x17d78400 0x00 0x00 0x00 0x17d78400 0x00 0x1c9c3800 0x00 0x00 0x00 0x1c9c3800 0x00 0x23c34600 0x00 0x00 0x00 0x23c34600 0x00>;
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0turbo";
			src-clock-name = "ife_csid_clk_src";
			clock-control-debugfs = "true";
			status = "ok";
			phandle = <0x62>;
		};

		qcom,vfe-lite0@acc4000 {
			cell-index = <0x02>;
			compatible = "qcom,vfe-lite175";
			reg-names = "ife-lite";
			reg = <0xacc4000 0x4000>;
			reg-cam-base = "\0\f@";
			interrupt-names = "ife-lite";
			interrupts = <0x00 0x1d5 0x00>;
			regulator-names = "camss";
			camss-supply = <0x31>;
			clock-names = "ife_clk_src\0ife_clk";
			clocks = <0x32 0x32 0x32 0x31>;
			clock-rates = <0x1312d000 0x00 0x17d78400 0x00 0x1c9c3800 0x00 0x23c34600 0x00>;
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0turbo";
			src-clock-name = "ife_clk_src";
			clock-control-debugfs = "true";
			status = "ok";
			phandle = <0x64>;
		};

		qcom,csid-lite1@accf000 {
			cell-index = <0x03>;
			compatible = "qcom,csid-lite175";
			reg-names = "csid-lite";
			reg = <0xaccf000 0x1000>;
			reg-cam-base = <0xcf000>;
			interrupt-names = "csid-lite";
			interrupts = <0x00 0x167 0x00>;
			regulator-names = "camss";
			camss-supply = <0x31>;
			clock-names = "ife_csid_clk_src\0ife_csid_clk\0cphy_rx_clk_src\0ife_cphy_rx_clk\0ife_clk_src\0ife_clk";
			clocks = <0x32 0x3a 0x32 0x39 0x32 0x0e 0x32 0x38 0x32 0x37 0x32 0x36>;
			clock-rates = <0x17d78400 0x00 0x00 0x00 0x1312d000 0x00 0x17d78400 0x00 0x00 0x00 0x17d78400 0x00 0x1c9c3800 0x00 0x00 0x00 0x1c9c3800 0x00 0x23c34600 0x00 0x00 0x00 0x23c34600 0x00>;
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0turbo";
			src-clock-name = "ife_csid_clk_src";
			clock-control-debugfs = "true";
			status = "ok";
			phandle = <0x63>;
		};

		qcom,vfe-lite1@accb000 {
			cell-index = <0x03>;
			compatible = "qcom,vfe-lite175";
			reg-names = "ife-lite";
			reg = <0xaccb000 0x4000>;
			reg-cam-base = <0xcb000>;
			interrupt-names = "ife-lite";
			interrupts = <0x00 0x168 0x00>;
			regulator-names = "camss";
			camss-supply = <0x31>;
			clock-names = "ife_clk_src\0ife_clk";
			clocks = <0x32 0x37 0x32 0x36>;
			clock-rates = <0x1312d000 0x00 0x17d78400 0x00 0x1c9c3800 0x00 0x23c34600 0x00>;
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0turbo";
			src-clock-name = "ife_clk_src";
			clock-control-debugfs = "true";
			status = "ok";
			phandle = <0x65>;
		};

		qcom,cam-icp {
			compatible = "qcom,cam-icp";
			compat-hw-name = "qcom,a5\0qcom,ipe0\0qcom,ipe1\0qcom,bps";
			num-a5 = <0x01>;
			num-ipe = <0x02>;
			num-bps = <0x01>;
			icp_pc_en;
			ipe_bps_pc_en;
			status = "ok";
		};

		qcom,a5@ac00000 {
			cell-index = <0x00>;
			compatible = "qcom,cam-a5";
			reg = <0xac00000 0x6000 0xac10000 0x8000 0xac18000 0x3000>;
			reg-names = "a5_qgic\0a5_sierra\0a5_csr";
			reg-cam-base = <0x00 0x10000 0x18000>;
			interrupts = <0x00 0x1cf 0x00>;
			interrupt-names = "a5";
			regulator-names = "camss-vdd";
			camss-vdd-supply = <0x31>;
			clock-names = "soc_fast_ahb\0icp_ahb_clk\0icp_clk_src\0icp_clk";
			clocks = <0x32 0x1b 0x32 0x20 0x32 0x22 0x32 0x21>;
			clock-rates = <0xbebc200 0x00 0x17d78400 0x00 0x17d78400 0x00 0x23c34600 0x00>;
			clock-cntl-level = "svs\0turbo";
			fw_name = "CAMERA_ICP.elf";
			ubwc-cfg = <0x7b 0x1ef>;
			status = "ok";
			phandle = <0x66>;
		};

		qcom,ipe0 {
			cell-index = <0x00>;
			compatible = "qcom,cam-ipe";
			reg = <0xac87000 0x3000>;
			reg-names = "ipe0_top";
			reg-cam-base = "\0\bp";
			regulator-names = "ipe0-vdd";
			ipe0-vdd-supply = <0x3f>;
			clock-names = "ipe_0_ahb_clk\0ipe_0_areg_clk\0ipe_0_axi_clk\0ipe_0_clk_src\0ipe_0_clk";
			src-clock-name = "ipe_0_clk_src";
			clock-control-debugfs = "true";
			clocks = <0x32 0x3b 0x32 0x3c 0x32 0x3d 0x32 0x3f 0x32 0x3e>;
			clock-rates = <0x00 0x00 0x00 0x11e1a300 0x00 0x00 0x00 0x00 0x1c4fecc0 0x00 0x00 0x00 0x00 0x1efe9200 0x00 0x00 0x00 0x00 0x23c34600 0x00 0x00 0x00 0x00 0x23c34600 0x00>;
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0nominal\0turbo";
			status = "ok";
			phandle = <0x67>;
		};

		qcom,ipe1 {
			cell-index = <0x01>;
			compatible = "qcom,cam-ipe";
			reg = <0xac91000 0x3000>;
			reg-names = "ipe1_top";
			reg-cam-base = <0x91000>;
			regulator-names = "ipe1-vdd";
			ipe1-vdd-supply = <0x40>;
			clock-names = "ipe_1_ahb_clk\0ipe_1_areg_clk\0ipe_1_axi_clk\0ipe_1_clk_src\0ipe_1_clk";
			src-clock-name = "ipe_1_clk_src";
			clock-control-debugfs = "true";
			clocks = <0x32 0x40 0x32 0x41 0x32 0x42 0x32 0x3f 0x32 0x43>;
			clock-rates = <0x00 0x00 0x00 0x11e1a300 0x00 0x00 0x00 0x00 0x1c4fecc0 0x00 0x00 0x00 0x00 0x1efe9200 0x00 0x00 0x00 0x00 0x23c34600 0x00 0x00 0x00 0x00 0x23c34600 0x00>;
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0nominal\0turbo";
			status = "ok";
			phandle = <0x30c>;
		};

		qcom,bps {
			cell-index = <0x00>;
			compatible = "qcom,cam-bps";
			reg = <0xac6f000 0x3000>;
			reg-names = "bps_top";
			reg-cam-base = <0x6f000>;
			regulator-names = "bps-vdd";
			bps-vdd-supply = <0x41>;
			clock-names = "bps_ahb_clk\0bps_areg_clk\0bps_axi_clk\0bps_clk_src\0bps_clk";
			src-clock-name = "bps_clk_src";
			clock-control-debugfs = "true";
			clocks = <0x32 0x00 0x32 0x01 0x32 0x02 0x32 0x04 0x32 0x03>;
			clock-rates = <0x00 0x00 0x00 0xbebc200 0x00 0x00 0x00 0x00 0x17d78400 0x00 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x00 0x23c34600 0x00 0x00 0x00 0x00 0x23c34600 0x00>;
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0nominal\0turbo";
			status = "ok";
			phandle = <0x68>;
		};

		qcom,cam-jpeg {
			compatible = "qcom,cam-jpeg";
			compat-hw-name = "qcom,jpegenc\0qcom,jpegdma";
			num-jpeg-enc = <0x01>;
			num-jpeg-dma = <0x01>;
			status = "ok";
		};

		qcom,jpegenc@ac4e000 {
			cell-index = <0x00>;
			compatible = "qcom,cam_jpeg_enc";
			reg-names = "jpege_hw";
			reg = <0xac4e000 0x4000>;
			reg-cam-base = <0x4e000>;
			interrupt-names = "jpeg";
			interrupts = <0x00 0x1da 0x00>;
			regulator-names = "camss-vdd";
			camss-vdd-supply = <0x31>;
			clock-names = "jpegenc_clk_src\0jpegenc_clk";
			clocks = <0x32 0x45 0x32 0x44>;
			clock-rates = <0x23c34600 0x00>;
			src-clock-name = "jpegenc_clk_src";
			clock-cntl-level = "nominal";
			status = "ok";
			phandle = <0x30d>;
		};

		qcom,jpegdma@0xac52000 {
			cell-index = <0x00>;
			compatible = "qcom,cam_jpeg_dma";
			reg-names = "jpegdma_hw";
			reg = <0xac52000 0x4000>;
			reg-cam-base = <0x52000>;
			interrupt-names = "jpegdma";
			interrupts = <0x00 0x1db 0x00>;
			regulator-names = "camss-vdd";
			camss-vdd-supply = <0x31>;
			clock-names = "jpegdma_clk_src\0jpegdma_clk";
			clocks = <0x32 0x45 0x32 0x44>;
			clock-rates = <0x23c34600 0x00>;
			src-clock-name = "jpegdma_clk_src";
			clock-cntl-level = "nominal";
			status = "ok";
			phandle = <0x30e>;
		};

		qcom,cam-fd {
			compatible = "qcom,cam-fd";
			compat-hw-name = "qcom,fd";
			num-fd = <0x01>;
			status = "ok";
		};

		qcom,fd@ac5a000 {
			cell-index = <0x00>;
			compatible = "qcom,fd501";
			reg-names = "fd_core\0fd_wrapper";
			reg = <0xac5a000 0x1000 0xac5b000 0x400>;
			reg-cam-base = <0x5a000 0x5b000>;
			interrupt-names = "fd";
			interrupts = <0x00 0x1ce 0x00>;
			regulator-names = "camss-vdd";
			camss-vdd-supply = <0x31>;
			clock-names = "fd_core_clk_src\0fd_core_clk\0fd_core_uar_clk";
			clocks = <0x32 0x1d 0x32 0x1c 0x32 0x1e>;
			src-clock-name = "fd_core_clk_src";
			clock-control-debugfs = "true";
			clock-cntl-level = "svs\0svs_l1\0turbo";
			clock-rates = <0x17d78400 0x00 0x00 0x1c9c3800 0x00 0x00 0x23c34600 0x00 0x00>;
			status = "ok";
			phandle = <0x30f>;
		};

		qcom,cam-lrme {
			compatible = "qcom,cam-lrme";
			arch-compat = "lrme";
			status = "ok";
		};

		qcom,lrme@ac6b000 {
			cell-index = <0x00>;
			compatible = "qcom,lrme";
			reg-names = "lrme";
			reg = <0xac6b000 0xa00>;
			reg-cam-base = <0x6b000>;
			interrupt-names = "lrme";
			interrupts = <0x00 0x1dc 0x00>;
			regulator-names = "camss";
			camss-supply = <0x31>;
			clock-names = "lrme_clk_src\0lrme_clk";
			clocks = <0x32 0x47 0x32 0x46>;
			clock-rates = <0xe4e1c00 0x00 0x11e1a300 0x00 0x1312d000 0x00 0x17d78400 0x00>;
			clock-cntl-level = "lowsvs\0svs\0svs_l1\0turbo";
			src-clock-name = "lrme_clk_src";
			status = "ok";
			phandle = <0x310>;
		};

		qcom,smp2p_interrupt_qvrexternal_5_out {
			compatible = "qcom,smp2p-interrupt-qvrexternal-5-out";
			qcom,smem-states = <0x42 0x00>;
			qcom,smem-state-names = "qvrexternal-smp2p-out";
		};

		qcom,spss_utils {
			compatible = "qcom,spss-utils";
			qcom,spss-fuse1-addr = <0x7841c4>;
			qcom,spss-fuse1-bit = <0x1b>;
			qcom,spss-fuse2-addr = <0x7841c4>;
			qcom,spss-fuse2-bit = <0x1a>;
			qcom,spss-dev-firmware-name = "spss2d";
			qcom,spss-test-firmware-name = "spss2t";
			qcom,spss-prod-firmware-name = "spss2p";
			qcom,spss-debug-reg-addr = <0x1886020>;
			qcom,spss-emul-type-reg-addr = <0x1fc8004>;
			status = "ok";
			phandle = <0x311>;
		};

		qcom,spcom {
			compatible = "qcom,spcom";
			qcom,spcom-ch-names = "sp_kernel\0sp_ssr";
			status = "ok";
		};

		jtagmm@7040000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x7040000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x43 0x00>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x13>;
			phandle = <0x312>;
		};

		jtagmm@7140000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x7140000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x43 0x00>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x14>;
			phandle = <0x313>;
		};

		jtagmm@7240000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x7240000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x43 0x00>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x15>;
			phandle = <0x314>;
		};

		jtagmm@7340000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x7340000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x43 0x00>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x16>;
			phandle = <0x315>;
		};

		jtagmm@7440000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x7440000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x43 0x00>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x17>;
			phandle = <0x316>;
		};

		jtagmm@7540000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x7540000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x43 0x00>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x18>;
			phandle = <0x317>;
		};

		jtagmm@7640000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x7640000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x43 0x00>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x19>;
			phandle = <0x318>;
		};

		jtagmm@7740000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x7740000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x43 0x00>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x1a>;
			phandle = <0x319>;
		};

		interrupt-controller@17a00000 {
			compatible = "arm,gic-v3";
			#interrupt-cells = <0x03>;
			interrupt-controller;
			#redistributor-regions = <0x01>;
			redistributor-stride = <0x00 0x20000>;
			reg = <0x17a00000 0x10000 0x17a60000 0x100000>;
			interrupts = <0x01 0x09 0x04>;
			interrupt-parent = <0x44>;
			phandle = <0x44>;
		};

		gict@17a20000 {
			compatible = "arm,gic-600-erp";
			reg = <0x17a20000 0x10000>;
			reg-names = "gict-base";
			interrupt-config = <0x2e 0x11>;
			interrupt-names = "gict-fault\0gict-err";
			interrupts = <0x00 0x2e 0x04 0x00 0x11 0x04>;
			phandle = <0x31a>;
		};

		interrupt-controller@0xb220000 {
			compatible = "qcom,pdc-sm8150";
			reg = <0xb220000 0x400>;
			#interrupt-cells = <0x03>;
			interrupt-parent = <0x44>;
			interrupt-controller;
			phandle = <0x01>;
		};

		timer {
			compatible = "arm,armv8-timer";
			interrupts = <0x01 0x01 0xf08 0x01 0x02 0xf08 0x01 0x03 0xf08 0x01 0x00 0xf08>;
			clock-frequency = <0x124f800>;
		};

		timer@0x17c20000 {
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			ranges;
			compatible = "arm,armv7-timer-mem";
			reg = <0x17c20000 0x1000>;
			clock-frequency = <0x124f800>;

			frame@0x17c21000 {
				frame-number = <0x00>;
				interrupts = <0x00 0x08 0x04 0x00 0x06 0x04>;
				reg = <0x17c21000 0x1000 0x17c22000 0x1000>;
			};

			frame@17c23000 {
				frame-number = <0x01>;
				interrupts = <0x00 0x09 0x04>;
				reg = <0x17c23000 0x1000>;
				status = "disabled";
			};

			frame@17c25000 {
				frame-number = <0x02>;
				interrupts = <0x00 0x0a 0x04>;
				reg = <0x17c25000 0x1000>;
				status = "disabled";
			};

			frame@17c27000 {
				frame-number = <0x03>;
				interrupts = <0x00 0x0b 0x04>;
				reg = <0x17c26000 0x1000>;
				status = "disabled";
			};

			frame@17c29000 {
				frame-number = <0x04>;
				interrupts = <0x00 0x0c 0x04>;
				reg = <0x17c29000 0x1000>;
				status = "disabled";
			};

			frame@17c2b000 {
				frame-number = <0x05>;
				interrupts = <0x00 0x0d 0x04>;
				reg = <0x17c2b000 0x1000>;
				status = "disabled";
			};

			frame@17c2d000 {
				frame-number = <0x06>;
				interrupts = <0x00 0x0e 0x04>;
				reg = <0x17c2d000 0x1000>;
				status = "disabled";
			};
		};

		llcc-pmu@90cc000 {
			compatible = "qcom,qcom-llcc-pmu";
			reg = <0x90cc000 0x300>;
			reg-names = "lagg-base";
			phandle = <0x31b>;
		};

		llcc-bw-opp-table {
			compatible = "operating-points-v2";
			phandle = <0x45>;

			opp-150 {
				opp-hz = <0x00 0x8f0>;
			};

			opp-300 {
				opp-hz = <0x00 0x11e1>;
			};

			opp-466 {
				opp-hz = <0x00 0x1bc6>;
			};

			opp-600 {
				opp-hz = <0x00 0x23c3>;
			};

			opp-806 {
				opp-hz = <0x00 0x300a>;
			};

			opp-933 {
				opp-hz = <0x00 0x379c>;
			};

			opp-1000 {
				opp-hz = <0x00 0x3b9a>;
			};
		};

		qcom,cpu-cpu-llcc-bw {
			compatible = "qcom,devbw";
			governor = "performance";
			qcom,src-dst-ports = <0x01 0x302>;
			qcom,active-only;
			operating-points-v2 = <0x45>;
			phandle = <0x46>;
		};

		qcom,cpu-cpu-llcc-bwmon@90b6400 {
			compatible = "qcom,bimc-bwmon4";
			reg = <0x90b6400 0x300 0x90b6300 0x200>;
			reg-names = "base\0global_base";
			interrupts = <0x00 0x245 0x04>;
			qcom,mport = <0x00>;
			qcom,hw-timer-hz = <0x124f800>;
			qcom,target-dev = <0x46>;
			qcom,count-unit = <0x10000>;
			phandle = <0x31c>;
		};

		ddr-bw-opp-table {
			compatible = "operating-points-v2";
			phandle = <0x47>;

			opp-200 {
				opp-hz = <0x00 0x2fa>;
			};

			opp-300 {
				opp-hz = <0x00 0x478>;
			};

			opp-451 {
				opp-hz = <0x00 0x6b8>;
			};

			opp-547 {
				opp-hz = <0x00 0x826>;
			};

			opp-681 {
				opp-hz = <0x00 0xa25>;
			};

			opp-768 {
				opp-hz = <0x00 0xb71>;
			};

			opp-1017 {
				opp-hz = <0x00 0xf27>;
			};

			opp-1555 {
				opp-hz = <0x00 0x172b>;
			};

			opp-1804 {
				opp-hz = <0x00 0x1ae1>;
			};

			opp-2092 {
				opp-hz = <0x00 0x1f2c>;
			};

			opp-1353 {
				opp-hz = <0x00 0x1429>;
			};
		};

		qcom,cpu-llcc-ddr-bw {
			compatible = "qcom,devbw";
			governor = "performance";
			qcom,src-dst-ports = <0x81 0x200>;
			qcom,active-only;
			operating-points-v2 = <0x47>;
			phandle = <0x48>;
		};

		qcom,cpu-llcc-ddr-bwmon@90cd000 {
			compatible = "qcom,bimc-bwmon5";
			reg = <0x90cd000 0x1000>;
			reg-names = "base";
			interrupts = <0x00 0x51 0x04>;
			qcom,hw-timer-hz = <0x124f800>;
			qcom,target-dev = <0x48>;
			qcom,count-unit = <0x10000>;
			phandle = <0x31d>;
		};

		suspendable-ddr-bw-opp-table {
			compatible = "operating-points-v2";
			phandle = <0x49>;

			opp-0 {
				opp-hz = <0x00 0x00>;
			};

			opp-200 {
				opp-hz = <0x00 0x2fa>;
			};

			opp-300 {
				opp-hz = <0x00 0x478>;
			};

			opp-451 {
				opp-hz = <0x00 0x6b8>;
			};

			opp-547 {
				opp-hz = <0x00 0x826>;
			};

			opp-681 {
				opp-hz = <0x00 0xa25>;
			};

			opp-768 {
				opp-hz = <0x00 0xb71>;
			};

			opp-1017 {
				opp-hz = <0x00 0xf27>;
			};

			opp-1555 {
				opp-hz = <0x00 0x172b>;
			};

			opp-1804 {
				opp-hz = <0x00 0x1ae1>;
			};

			opp-2092 {
				opp-hz = <0x00 0x1f2c>;
			};

			opp-1353 {
				opp-hz = <0x00 0x1429>;
			};
		};

		qcom,npu-npu-ddr-bw {
			compatible = "qcom,devbw";
			governor = "performance";
			qcom,src-dst-ports = <0x9a 0x200>;
			operating-points-v2 = <0x49>;
			phandle = <0x4a>;
		};

		qcom,npu-npu-ddr-bwmon@9960300 {
			compatible = "qcom,bimc-bwmon4";
			reg = <0x9960300 0x300 0x9960200 0x200>;
			reg-names = "base\0global_base";
			interrupts = <0x00 0x16d 0x04>;
			qcom,mport = <0x00>;
			qcom,hw-timer-hz = <0x124f800>;
			qcom,target-dev = <0x4a>;
			qcom,count-unit = <0x10000>;
			phandle = <0x31e>;
		};

		qcom,cdsp-cdsp-l3-lat {
			compatible = "devfreq-simple-dev";
			clock-names = "devfreq_clk";
			clocks = <0x4b 0x03>;
			governor = "powersave";
			phandle = <0x6c>;
		};

		qcom,cpu0-cpu-l3-lat {
			compatible = "devfreq-simple-dev";
			clock-names = "devfreq_clk";
			clocks = <0x4b 0x00>;
			governor = "performance";
			phandle = <0x4c>;
		};

		qcom,cpu0-cpu-l3-latmon {
			compatible = "qcom,arm-memlat-mon";
			qcom,cpulist = <0x13 0x14 0x15 0x16>;
			qcom,target-dev = <0x4c>;
			qcom,cachemiss-ev = <0x17>;
			qcom,core-dev-table = <0x493e0 0x11e1a300 0x79e00 0x18085800 0x8ca00 0x1dc13000 0xa4100 0x249f0000 0xbb800 0x2a57d800 0xe5b00 0x3010b000 0xfd200 0x35c98800 0x10fe00 0x3b826000 0x127500 0x40177880 0x13ec00 0x45cf1800 0x151800 0x4b87f000 0x168f00 0x501bd000 0x18e700 0x5b8d8000 0x1b3f00 0x60216000>;
			phandle = <0x31f>;
		};

		qcom,cpu4-cpu-l3-lat {
			compatible = "devfreq-simple-dev";
			clock-names = "devfreq_clk";
			clocks = <0x4b 0x01>;
			governor = "performance";
			phandle = <0x4d>;
		};

		qcom,cpu4-cpu-l3-latmon {
			compatible = "qcom,arm-memlat-mon";
			qcom,cpulist = <0x17 0x18 0x19>;
			qcom,target-dev = <0x4d>;
			qcom,cachemiss-ev = <0x17>;
			qcom,core-dev-table = <0x493e0 0x11e1a300 0xc9900 0x249f0000 0x11df00 0x3010b000 0x156300 0x3b826000 0x1a1300 0x4b87f000 0x1ec300 0x501bd000 0x24ea00 0x5b8d8000 0x2b5c00 0x60216000>;
			phandle = <0x320>;
		};

		qcom,cpu7-cpu-l3-lat {
			compatible = "devfreq-simple-dev";
			clock-names = "devfreq_clk";
			clocks = <0x4b 0x02>;
			governor = "performance";
			phandle = <0x4e>;
		};

		qcom,cpu7-cpu-l3-latmon {
			compatible = "qcom,arm-memlat-mon";
			qcom,cpulist = <0x1a>;
			qcom,target-dev = <0x4e>;
			qcom,cachemiss-ev = <0x17>;
			qcom,core-dev-table = <0x493e0 0x11e1a300 0xc9900 0x249f0000 0x11df00 0x3010b000 0x156300 0x3b826000 0x1a1300 0x4b87f000 0x1ec300 0x501bd000 0x24ea00 0x5b8d8000 0x2b5c00 0x60152b00>;
			phandle = <0x321>;
		};

		qcom,cpu0-cpu-llcc-lat {
			compatible = "qcom,devbw";
			governor = "performance";
			qcom,src-dst-ports = <0x01 0x302>;
			qcom,active-only;
			operating-points-v2 = <0x45>;
			phandle = <0x4f>;
		};

		qcom,cpu0-cpu-llcc-latmon {
			compatible = "qcom,arm-memlat-mon";
			qcom,cpulist = <0x13 0x14 0x15 0x16>;
			qcom,target-dev = <0x4f>;
			qcom,cachemiss-ev = <0x2a>;
			qcom,core-dev-table = <0x493e0 0x8f0 0xbb800 0x11e1 0x168f00 0x1bc6 0x18e700 0x23c3>;
			phandle = <0x322>;
		};

		qcom,cpu4-cpu-llcc-lat {
			compatible = "qcom,devbw";
			governor = "performance";
			qcom,src-dst-ports = <0x01 0x302>;
			qcom,active-only;
			operating-points-v2 = <0x45>;
			phandle = <0x50>;
		};

		qcom,cpu4-cpu-llcc-latmon {
			compatible = "qcom,arm-memlat-mon";
			qcom,cpulist = <0x17 0x18 0x19 0x1a>;
			qcom,target-dev = <0x50>;
			qcom,cachemiss-ev = <0x2a>;
			qcom,core-dev-table = <0x493e0 0x8f0 0xad700 0x11e1 0x101d00 0x1bc6 0x13a100 0x23c3 0x1b8a00 0x300a 0x286e00 0x379c 0x2dc6c0 0x3b9a>;
			phandle = <0x323>;
		};

		qcom,cpu0-llcc-ddr-lat {
			compatible = "qcom,devbw";
			governor = "performance";
			qcom,src-dst-ports = <0x81 0x200>;
			qcom,active-only;
			operating-points-v2 = <0x47>;
			phandle = <0x51>;
		};

		qcom,cpu0-llcc-ddr-latmon {
			compatible = "qcom,arm-memlat-mon";
			qcom,cpulist = <0x13 0x14 0x15 0x16>;
			qcom,target-dev = <0x51>;
			qcom,cachemiss-ev = <0x1000>;
			qcom,core-dev-table = <0x493e0 0x2fa 0xbb800 0x6b8 0x10fe00 0x826 0x168f00 0xb71 0x18e700 0xf27>;
			phandle = <0x324>;
		};

		qcom,cpu4-llcc-ddr-lat {
			compatible = "qcom,devbw";
			governor = "performance";
			qcom,src-dst-ports = <0x81 0x200>;
			qcom,active-only;
			operating-points-v2 = <0x47>;
			phandle = <0x52>;
		};

		qcom,cpu4-llcc-ddr-latmon {
			compatible = "qcom,arm-memlat-mon";
			qcom,cpulist = <0x17 0x18 0x19 0x1a>;
			qcom,target-dev = <0x52>;
			qcom,cachemiss-ev = <0x1000>;
			qcom,core-dev-table = <0x493e0 0x2fa 0xad700 0x6b8 0xc9900 0x826 0x101d00 0xb71 0x13a100 0xf27 0x189c00 0x1429 0x1b8a00 0x172b 0x286e00 0x1ae1 0x2dc6c0 0x1f2c>;
			phandle = <0x325>;
		};

		qcom,cpu4-cpu-ddr-latfloor {
			compatible = "qcom,devbw";
			governor = "performance";
			qcom,src-dst-ports = <0x81 0x200>;
			qcom,active-only;
			operating-points-v2 = <0x47>;
			phandle = <0x53>;
		};

		qcom,cpu4-computemon {
			compatible = "qcom,arm-cpu-mon";
			qcom,cpulist = <0x17 0x18 0x19 0x1a>;
			qcom,target-dev = <0x53>;
			qcom,core-dev-table = <0x1d4c00 0x2fa 0x2aa080 0xf27 0x2dc6c0 0x1f2c>;
			phandle = <0x326>;
		};

		cpu-pmu {
			compatible = "arm,armv8-pmuv3";
			qcom,irq-is-percpu;
			interrupts = <0x01 0x05 0x04>;
			phandle = <0x327>;
		};

		qcom,msm-imem@146bf000 {
			compatible = "qcom,msm-imem";
			reg = <0x146bf000 0x1000>;
			ranges = <0x00 0x146bf000 0x1000>;
			#address-cells = <0x01>;
			#size-cells = <0x01>;

			mem_dump_table@10 {
				compatible = "qcom,msm-imem-mem_dump_table";
				reg = <0x10 0x08>;
			};

			restart_reason@65c {
				compatible = "qcom,msm-imem-restart_reason";
				reg = <0x65c 0x04>;
			};

			dload_type@1c {
				compatible = "qcom,msm-imem-dload-type";
				reg = <0x1c 0x04>;
			};

			boot_stats@6b0 {
				compatible = "qcom,msm-imem-boot_stats";
				reg = <0x6b0 0x20>;
			};

			kaslr_offset@6d0 {
				compatible = "qcom,msm-imem-kaslr_offset";
				reg = <0x6d0 0x0c>;
			};

			pil@94c {
				compatible = "qcom,msm-imem-pil";
				reg = <0x94c 0xc8>;
			};

			diag_dload@c8 {
				compatible = "qcom,msm-imem-diag-dload";
				reg = <0xc8 0xc8>;
			};
		};

		restart@c264000 {
			compatible = "qcom,pshold";
			reg = <0xc264000 0x04 0x1fd3000 0x04>;
			reg-names = "pshold-base\0tcsr-boot-misc-detect";
		};

		qcom,msm-rtb {
			compatible = "qcom,msm-rtb";
			qcom,rtb-size = <0x100000>;
		};

		qcom,aop-ddr-msgs {
			compatible = "qcom,aop-ddr-msgs";
			mboxes = <0x1f 0x00>;
			mbox-name = "restart-ddr-mbox";
		};

		qcom,mpm2-sleep-counter@0xc221000 {
			compatible = "qcom,mpm2-sleep-counter";
			reg = <0xc221000 0x1000>;
			clock-frequency = <0x8000>;
		};

		qcom,bus_proxy_client {
			compatible = "qcom,bus-proxy-client";
			qcom,msm-bus,name = "bus-proxy-client";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x03>;
			qcom,msm-bus,vectors-KBps = <0x01 0x24e 0x00 0x00 0x01 0x24d 0x00 0x00 0x01 0x254 0x00 0x00 0x01 0x24e 0x00 0x01 0x01 0x24d 0x00 0x01 0x01 0x254 0x00 0x01>;
			status = "ok";
			phandle = <0x328>;
		};

		keepalive-opp-table {
			compatible = "operating-points-v2";
			phandle = <0x54>;

			opp-1 {
				opp-hz = <0x00 0x01>;
			};
		};

		qcom,snoc_cnoc_keepalive {
			compatible = "qcom,devbw";
			governor = "powersave";
			qcom,src-dst-ports = <0x01 0x273>;
			qcom,active-only;
			status = "ok";
			operating-points-v2 = <0x54>;
			phandle = <0x329>;
		};

		qcom,cdsp_keepalive {
			compatible = "qcom,devbw";
			governor = "powersave";
			qcom,src-dst-ports = <0x9a 0x2756>;
			qcom,active-only;
			status = "ok";
			operating-points-v2 = <0x54>;
			phandle = <0x32a>;
		};

		qcom,rpmhclk {
			compatible = "qcom,rpmh-clk-sm8150";
			mboxes = <0x55 0x00>;
			mbox-names = "apps";
			#clock-cells = <0x01>;
			phandle = <0x25>;
		};

		qcom,aopclk {
			compatible = "qcom,aop-qmp-clk";
			#clock-cells = <0x01>;
			mboxes = <0x1f 0x00>;
			mbox-names = "qdss_clk";
			phandle = <0x43>;
		};

		qcom,gcc {
			compatible = "qcom,gcc-sm8150-v2\0syscon";
			reg = <0x100000 0x1f0000>;
			reg-names = "cc_base";
			vdd_cx-supply = <0x20>;
			vdd_cx_ao-supply = <0x56>;
			vdd_mm-supply = <0x1c>;
			#clock-cells = <0x01>;
			#reset-cells = <0x01>;
			phandle = <0x1b>;
		};

		qcom,videocc@ab00000 {
			compatible = "qcom,videocc-sm8150-v2\0syscon";
			reg = <0xab00000 0x10000>;
			reg-names = "cc_base";
			vdd_mm-supply = <0x1c>;
			clock-names = "cfg_ahb_clk";
			clocks = <0x1b 0xc0>;
			#clock-cells = <0x01>;
			#reset-cells = <0x01>;
			phandle = <0x6f>;
		};

		qcom,camcc {
			compatible = "qcom,camcc-sm8150-v2\0syscon";
			reg = <0xad00000 0x10000>;
			reg-names = "cc_base";
			vdd_mx-supply = <0x57>;
			vdd_mm-supply = <0x1c>;
			clock-names = "cfg_ahb_clk";
			clocks = <0x1b 0x08>;
			qcom,cam_cc_csi0phytimer_clk_src-opp-handle = <0x58>;
			qcom,cam_cc_csi1phytimer_clk_src-opp-handle = <0x59>;
			qcom,cam_cc_csi2phytimer_clk_src-opp-handle = <0x5a>;
			qcom,cam_cc_csi3phytimer_clk_src-opp-handle = <0x5b>;
			qcom,cam_cc_cci_0_clk_src-opp-handle = <0x5c>;
			qcom,cam_cc_cci_1_clk_src-opp-handle = <0x5d>;
			qcom,cam_cc_ife_0_csid_clk_src-opp-handle = <0x5e>;
			qcom,cam_cc_ife_0_clk_src-opp-handle = <0x5f>;
			qcom,cam_cc_ife_1_csid_clk_src-opp-handle = <0x60>;
			qcom,cam_cc_ife_1_clk_src-opp-handle = <0x61>;
			qcom,cam_cc_ife_lite_0_csid_clk_src-opp-handle = <0x62>;
			qcom,cam_cc_ife_lite_1_csid_clk_src-opp-handle = <0x63>;
			qcom,cam_cc_ife_lite_0_clk_src-opp-handle = <0x64>;
			qcom,cam_cc_ife_lite_1_clk_src-opp-handle = <0x65>;
			qcom,cam_cc_icp_clk_src-opp-handle = <0x66>;
			qcom,cam_cc_ipe_0_clk_src-opp-handle = <0x67>;
			qcom,cam_cc_bps_clk_src-opp-handle = <0x68>;
			#clock-cells = <0x01>;
			phandle = <0x32>;
		};

		qcom,dispcc {
			compatible = "qcom,dispcc-sm8150-v2\0syscon";
			reg = <0xaf00000 0x20000>;
			reg-names = "cc_base";
			vdd_mm-supply = <0x1c>;
			clock-names = "cfg_ahb_clk";
			clocks = <0x1b 0x14>;
			#clock-cells = <0x01>;
			#reset-cells = <0x01>;
			phandle = <0x24>;
		};

		qcom,npucc {
			compatible = "qcom,npucc-sm8150-v2\0syscon";
			reg = <0x9910000 0x10000>;
			reg-names = "cc_base";
			vdd_cx-supply = <0x20>;
			vdd_gdsc-supply = <0x69>;
			#clock-cells = <0x01>;
			#reset-cells = <0x01>;
			phandle = <0x70>;
		};

		qcom,gpucc {
			compatible = "qcom,gpucc-sm8150\0syscon";
			reg = <0x2c90000 0x9000>;
			reg-names = "cc_base";
			vdd_cx-supply = <0x20>;
			vdd_mx-supply = <0x57>;
			qcom,gpu_cc_gmu_clk_src-opp-handle = <0x6a>;
			#clock-cells = <0x01>;
			#reset-cells = <0x01>;
			phandle = <0x71>;
		};

		qcom,scc@2b10000 {
			compatible = "qcom,scc-sm8150-v2";
			reg = <0x2b10000 0x30000>;
			vdd_scc_cx-supply = <0x6b>;
			#clock-cells = <0x01>;
			status = "disabled";
			phandle = <0x292>;
		};

		syscon@182a0018 {
			compatible = "syscon";
			reg = <0x182a0018 0x04>;
			phandle = <0x72>;
		};

		syscon@90b0000 {
			compatible = "syscon";
			reg = <0x90b0000 0x1000>;
			phandle = <0x73>;
		};

		qcom,cpucc {
			compatible = "qcom,clk-cpu-osm";
			reg = <0x18321000 0x1400 0x18323000 0x1400 0x18325800 0x1400 0x18327800 0x1400>;
			reg-names = "osm_l3_base\0osm_pwrcl_base\0osm_perfcl_base\0osm_perfpcl_base";
			l3-devs = <0x4c 0x4d 0x6c 0x4e>;
			#clock-cells = <0x01>;
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			phandle = <0x4b>;

			qcom,limits-dcvs@18358800 {
				compatible = "qcom,msm-hw-limits";
				interrupts = <0x00 0x20 0x04>;
				qcom,affinity = <0x00>;
				reg = <0x18358800 0x1000 0x18323000 0x1000>;
				#thermal-sensor-cells = <0x00>;
				phandle = <0x05>;
			};

			qcom,limits-dcvs@18350800 {
				compatible = "qcom,msm-hw-limits";
				interrupts = <0x00 0x21 0x04>;
				qcom,affinity = <0x01>;
				reg = <0x18350800 0x1000 0x18325800 0x1000>;
				#thermal-sensor-cells = <0x00>;
				isens_vref_0p8-supply = <0x6d>;
				isens-vref-0p8-settings = <0xd6d80 0xd6d80 0x4e20>;
				isens_vref_1p8-supply = <0x6e>;
				isens-vref-1p8-settings = <0x1b7740 0x1b7740 0x4e20>;
				phandle = <0x0d>;
			};
		};

		qcom,cc-debug {
			compatible = "qcom,debugcc-sm8150";
			qcom,gcc = <0x1b>;
			qcom,videocc = <0x6f>;
			qcom,camcc = <0x32>;
			qcom,dispcc = <0x24>;
			qcom,npucc = <0x70>;
			qcom,gpucc = <0x71>;
			qcom,cpucc = <0x72>;
			qcom,mccc = <0x73>;
			clock-names = "xo_clk_src";
			clocks = <0x25 0x00>;
			#clock-cells = <0x01>;
			phandle = <0x32b>;
		};

		qcom,spmi@c440000 {
			compatible = "qcom,spmi-pmic-arb";
			reg = <0xc440000 0x1100 0xc600000 0x2000000 0xe600000 0x100000 0xe700000 0xa0000 0xc40a000 0x26000>;
			reg-names = "core\0chnls\0obsrvr\0intr\0cnfg";
			interrupt-names = "periph_irq";
			interrupts = <0x00 0x1e1 0x00>;
			qcom,ee = <0x00>;
			qcom,channel = <0x00>;
			#address-cells = <0x02>;
			#size-cells = <0x00>;
			interrupt-controller;
			#interrupt-cells = <0x04>;
			cell-index = <0x00>;
			phandle = <0x32c>;

			qcom,pm8150@0 {
				compatible = "qcom,spmi-pmic";
				reg = <0x00 0x00>;
				#address-cells = <0x02>;
				#size-cells = <0x00>;

				qcom,temp-alarm@2400 {
					compatible = "qcom,spmi-temp-alarm";
					reg = <0x2400 0x100>;
					interrupts = <0x00 0x24 0x00 0x01>;
					#thermal-sensor-cells = <0x00>;
					qcom,temperature-threshold-set = <0x01>;
					phandle = <0x59a>;
				};

				qcom,power-on@800 {
					compatible = "qcom,qpnp-power-on";
					reg = <0x800 0x100>;
					interrupts = <0x00 0x08 0x00 0x00 0x00 0x08 0x01 0x00 0x00 0x08 0x04 0x00 0x00 0x08 0x05 0x00>;
					interrupt-names = "kpdpwr\0resin\0resin-bark\0kpdpwr-resin-bark";
					qcom,pon-dbc-delay = <0xf424>;
					qcom,kpdpwr-sw-debounce;
					qcom,system-reset;
					qcom,store-hard-reset-reason;

					qcom,pon_1 {
						qcom,pon-type = <0x00>;
						qcom,support-reset = <0x01>;
						qcom,pull-up = <0x01>;
						linux,code = <0x74>;
						qcom,s1-timer = <0x1180>;
						qcom,s2-timer = <0x7d0>;
						qcom,s2-type = <0x07>;
					};

					qcom,pon_2 {
						qcom,pon-type = <0x01>;
						qcom,pull-up;
						linux,code = <0x72>;
					};

					qcom,pon_3 {
						qcom,pon-type = <0x03>;
						qcom,support-reset = <0x01>;
						qcom,pull-up = <0x01>;
						qcom,s1-timer = <0x548>;
						qcom,s2-timer = <0x7d0>;
						qcom,s2-type = <0x01>;
						qcom,use-bark;
					};
				};

				clock-controller@5b00 {
					compatible = "qcom,spmi-clkdiv";
					reg = <0x5b00 0x200>;
					#clock-cells = <0x01>;
					qcom,num-clkdivs = <0x02>;
					clock-output-names = "pm8150_div_clk1\0pm8150_div_clk2";
					clocks = <0x25 0x00>;
					clock-names = "xo";
					phandle = <0x661>;
				};

				qcom,pm8150_rtc {
					compatible = "qcom,qpnp-rtc";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					qcom,qpnp-rtc-write = <0x00>;
					qcom,qpnp-rtc-alarm-pwrup = <0x01>;
					phandle = <0x662>;

					qcom,pm8150_rtc_rw@6000 {
						reg = <0x6000 0x100>;
					};

					qcom,pm8150_rtc_alarm@6100 {
						reg = <0x6100 0x100>;
						interrupts = <0x00 0x61 0x01 0x00>;
					};
				};

				pinctrl@c000 {
					compatible = "qcom,spmi-gpio";
					reg = <0xc000 0xa00>;
					interrupts = <0x00 0xc0 0x00 0x00 0x00 0xc2 0x00 0x00 0x00 0xc3 0x00 0x00 0x00 0xc5 0x00 0x00 0x00 0xc8 0x00 0x00 0x00 0xc9 0x00 0x00>;
					interrupt-names = "pm8150_gpio1\0pm8150_gpio3\0pm8150_gpio4\0pm8150_gpio6\0pm8150_gpio9\0pm8150_gpio10";
					gpio-controller;
					#gpio-cells = <0x02>;
					qcom,gpios-disallowed = <0x02 0x05 0x07 0x08>;
					phandle = <0x600>;

					key_home {

						key_home_default {
							pins = "gpio1";
							function = "normal";
							input-enable;
							bias-pull-up;
							power-source = <0x00>;
							phandle = <0x663>;
						};
					};

					key_vol_up {

						key_vol_up_default {
							pins = "gpio6";
							function = "normal";
							input-enable;
							bias-pull-up;
							power-source = <0x01>;
							phandle = <0x603>;
						};
					};

					usb2_vbus_boost {

						usb2_vbus_boost_default {
							pins = "gpio9";
							function = "normal";
							output-low;
							power-source = <0x01>;
							phandle = <0x602>;
						};
					};

					usb2_vbus_det {

						usb2_vbus_det_default {
							pins = "gpio10";
							function = "normal";
							input-enable;
							bias-pull-down;
							power-source = <0x01>;
							phandle = <0x601>;
						};
					};
				};

				sdam@b100 {
					compatible = "qcom,spmi-sdam";
					reg = <0xb100 0x100>;
					phandle = <0x5a0>;
				};

				vadc@3100 {
					compatible = "qcom,spmi-adc5";
					reg = <0x3100 0x100>;
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					interrupts = <0x00 0x31 0x00 0x01>;
					interrupt-names = "eoc-int-en-set";
					qcom,adc-vdd-reference = <0x753>;
					#io-channel-cells = <0x01>;
					io-channel-ranges;
					phandle = <0x599>;

					ref_gnd {
						reg = <0x00>;
						label = "ref_gnd";
						qcom,pre-scaling = <0x01 0x01>;
					};

					vref_1p25 {
						reg = <0x01>;
						label = "vref_1p25";
						qcom,pre-scaling = <0x01 0x01>;
					};

					die_temp {
						reg = <0x06>;
						label = "die_temp";
						qcom,pre-scaling = <0x01 0x01>;
					};

					vph_pwr {
						reg = <0x83>;
						label = "vph_pwr";
						qcom,pre-scaling = <0x01 0x03>;
					};

					vcoin {
						reg = <0x85>;
						label = "vcoin";
						qcom,pre-scaling = <0x01 0x03>;
					};

					xo_therm {
						reg = <0x4c>;
						label = "xo_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x01 0x01>;
					};

					quiet_therm {
						reg = <0x4d>;
						label = "quiet_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x01 0x01>;
					};

					pa_therm0 {
						reg = <0x4e>;
						label = "pa_therm0";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x01 0x01>;
					};
				};

				adc_tm@3500 {
					compatible = "qcom,adc-tm5";
					reg = <0x3500 0x100>;
					interrupts = <0x00 0x35 0x00 0x01>;
					interrupt-names = "thr-int-en";
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					#thermal-sensor-cells = <0x01>;
					io-channels = <0x599 0x4c 0x599 0x4d 0x599 0x4e>;
					phandle = <0x631>;

					xo_therm {
						reg = <0x4c>;
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
					};

					quiet_therm {
						reg = <0x4d>;
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
					};

					pa_therm0 {
						reg = <0x4e>;
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
					};
				};
			};

			qcom,pm8150@1 {
				compatible = "qcom,spmi-pmic";
				reg = <0x01 0x00>;
				#address-cells = <0x02>;
				#size-cells = <0x00>;
			};

			qcom,pm8150b@2 {
				compatible = "qcom,spmi-pmic";
				reg = <0x02 0x00>;
				#address-cells = <0x02>;
				#size-cells = <0x00>;

				qcom,revid@100 {
					compatible = "qcom,qpnp-revid";
					reg = <0x100 0x100>;
					phandle = <0x59c>;
				};

				qcom,power-on@800 {
					compatible = "qcom,qpnp-power-on";
					reg = <0x800 0x100>;
				};

				qcom,temp-alarm@2400 {
					compatible = "qcom,spmi-temp-alarm";
					reg = <0x2400 0x100>;
					interrupts = <0x02 0x24 0x00 0x01>;
					#thermal-sensor-cells = <0x00>;
					qcom,temperature-threshold-set = <0x01>;
					phandle = <0x5a3>;
				};

				clock-controller@6000 {
					compatible = "qcom,spmi-clkdiv";
					reg = <0x6000 0x100>;
					#clock-cells = <0x01>;
					qcom,num-clkdivs = <0x01>;
					clock-output-names = "pm8150b_div_clk1";
					clocks = <0x25 0x00>;
					clock-names = "xo";
					phandle = <0x665>;
				};

				qcom,sdam-qnovo@b000 {
					compatible = "qcom,qpnp-qnovo5";
					reg = <0xb000 0x100>;
					interrupts = <0x02 0xb0 0x01 0x01>;
					interrupt-names = "ptrain-done";
					phandle = <0x666>;
				};

				pinctrl@c000 {
					compatible = "qcom,spmi-gpio";
					reg = <0xc000 0xc00>;
					interrupts = <0x02 0xc0 0x00 0x00 0x02 0xc1 0x00 0x00 0x02 0xc4 0x00 0x00 0x02 0xc5 0x00 0x00 0x02 0xc6 0x00 0x00 0x02 0xc7 0x00 0x00 0x02 0xc8 0x00 0x00 0x02 0xc9 0x00 0x00 0x02 0xca 0x00 0x00 0x02 0xcb 0x00 0x00>;
					interrupt-names = "pm8150b_gpio1\0pm8150b_gpio2\0pm8150b_gpio5\0pm8150b_gpio6\0pm8150b_gpio7\0pm8150b_gpio8\0pm8150b_gpio9\0pm8150b_gpio10\0pm8150b_gpio11\0pm8150b_gpio12";
					gpio-controller;
					#gpio-cells = <0x02>;
					qcom,gpios-disallowed = <0x03 0x04>;
					phandle = <0x604>;

					smb_stat {

						smb_stat_default {
							pins = "gpio6";
							function = "normal";
							input-enable;
							bias-pull-up;
							qcom,pull-up-strength = <0x00>;
							power-source = <0x00>;
							phandle = <0x624>;
						};
					};

					otg_vbus_boost {

						otg_vbus_boost_default {
							pins = "gpio12";
							function = "normal";
							output-low;
							power-source = <0x00>;
							phandle = <0x605>;
						};
					};

					power_good {

						power_good_default {
							pins = "gpio7";
							function = "normal";
							qcom,drive-strength = <0x02>;
							bias-disable;
							power-source = <0x01>;
							input-enable;
							phandle = <0x62c>;
						};
					};
				};

				vadc@3100 {
					compatible = "qcom,spmi-adc5";
					reg = <0x3100 0x100 0x3700 0x100>;
					reg-names = "adc5-usr-base\0adc5-cal-base";
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					interrupts = <0x02 0x31 0x00 0x01>;
					interrupt-names = "eoc-int-en-set";
					qcom,adc-vdd-reference = <0x753>;
					#io-channel-cells = <0x01>;
					io-channel-ranges;
					phandle = <0x59b>;

					ref_gnd {
						reg = <0x00>;
						label = "ref_gnd";
						qcom,pre-scaling = <0x01 0x01>;
					};

					vref_1p25 {
						reg = <0x01>;
						label = "vref_1p25";
						qcom,pre-scaling = <0x01 0x01>;
					};

					die_temp {
						reg = <0x06>;
						label = "die_temp";
						qcom,pre-scaling = <0x01 0x01>;
					};

					chg_temp {
						reg = <0x09>;
						label = "chg_temp";
						qcom,pre-scaling = <0x01 0x01>;
					};

					v_i_int_ext {
						reg = <0xb0>;
						label = "v_i_int_vbat_vdata";
						qcom,pre-scaling = <0x01 0x01>;
					};

					v_i_ext {
						reg = <0xb2>;
						label = "v_i_int_ext_vbat_vdata";
						qcom,pre-scaling = <0x01 0x01>;
					};

					v_i_parallel {
						reg = <0xb4>;
						label = "v_i_parallel_vbat_vdata";
						qcom,pre-scaling = <0x01 0x01>;
					};

					smb1390_therm {
						reg = <0x0e>;
						label = "smb1390_therm";
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x01 0x01>;
					};

					smb1355_therm {
						reg = <0x4e>;
						label = "smb1355_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x01 0x01>;
					};

					vph_pwr {
						reg = <0x83>;
						label = "vph_pwr";
						qcom,pre-scaling = <0x01 0x03>;
					};

					wp_therm {
						reg = <0x4d>;
						label = "wp_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x01 0x01>;
					};

					vcoin {
						reg = <0x85>;
						label = "vcoin";
						qcom,pre-scaling = <0x01 0x03>;
					};

					conn_therm {
						reg = <0x4f>;
						label = "conn_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x01 0x01>;
					};

					chg_sbux {
						reg = <0x99>;
						label = "chg_sbux";
						qcom,pre-scaling = <0x01 0x03>;
					};

					mid_chg_div6 {
						reg = <0x1e>;
						label = "chg_mid";
						qcom,pre-scaling = <0x01 0x06>;
					};

					usb_in_i_uv {
						reg = <0x07>;
						label = "usb_in_i_uv";
						qcom,pre-scaling = <0x01 0x01>;
					};

					usb_in_v_div_16 {
						reg = <0x08>;
						label = "usb_in_v_div_16";
						qcom,pre-scaling = <0x01 0x10>;
					};
				};

				adc_tm@3500 {
					compatible = "qcom,adc-tm5";
					reg = <0x3500 0x100>;
					interrupts = <0x02 0x35 0x00 0x01>;
					interrupt-names = "thr-int-en";
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					#thermal-sensor-cells = <0x01>;
					io-channels = <0x59b 0x4d>;
					qcom,pmic-revid = <0x59c>;
					phandle = <0x5a2>;

					wp_therm {
						reg = <0x4d>;
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
					};
				};

				qcom,qpnp-smb5 {
					compatible = "qcom,qpnp-smb5";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					#cooling-cells = <0x02>;
					qcom,pmic-revid = <0x59c>;
					qcom,thermal-mitigation = <0x2dc6c0 0x2ab980 0x27ac40 0x249f00 0x2191c0 0x200b20 0x1e8480 0x1b7740 0x186a00 0x16e360 0x155cc0 0x124f80 0xf4240 0xdbba0 0xc3500 0x7a120>;
					qcom,charger-temp-max = <0x320>;
					qcom,smb-temp-max = <0x320>;
					dpdm-supply = <0x2e1>;
					io-channels = <0x59b 0x1e 0x59b 0x08 0x59b 0x07 0x59b 0x99 0x59b 0x83 0x59b 0x09>;
					io-channel-names = "mid_voltage\0usb_in_voltage\0usb_in_current\0sbux_res\0vph_voltage\0chg_temp";
					qcom,sec-charger-config = <0x01>;
					qcom,usb-icl-ua = <0x2ab980>;
					qcom,fcc-max-ua = "\0I>";
					qcom,fv-max-uv = <0x432380>;
					qcom,dc-icl-ua = <0xf4240>;
					qcom,auto-recharge-soc = <0x63>;
					qcom,chg-term-src = <0x01>;
					qcom,chg-term-current-ma = <0xffffff24>;
					qcom,chg-term-base-current-ma = <0xffffff4c>;
					qcom,thermal-mitigation-icl = <0x2ab980 0x2932e0 0x27ac40 0x249f00 0x249f00 0x249f00 0x249f00 0x249f00 0x249f00 0x200b20 0x1cfde0 0x19f0a0 0x16e360 0x13d620 0xf4240 0xb71b0>;
					qcom,thermal-mitigation-dcp = <0x1b7740 0x1b7740 0x1b7740 0x1b7740 0x1b7740 0x1b7740 0x1b7740 0x1b7740 0x1b7740 0x19f0a0 0x186a00 0x155cc0 0x124f80 0x10c8e0 0x10c8e0 0xf4240>;
					qcom,thermal-mitigation-qc2 = <0x16e360 0x16e360 0x16e360 0x16e360 0x162010 0x155cc0 0x149970 0x13d620 0x13d620 0x124f80 0xf4240 0xdbba0 0xcf850 0xb71b0 0x9eb10 0x7a120>;
					qcom,thermal-fcc-qc3-normal = <0x30d400 0x2dc6c0 0x2ab980 0x27ac40 0x2625a0 0x249f00 0x231860 0x2191c0 0x200b20 0x1b7740 0x186a00 0x155cc0 0x124f80 0xf4240 0xb71b0 0xb71b0>;
					qcom,thermal-fcc-qc3-cp = <0x36ee80 0x36ee80 0x36ee80 0x36ee80 0x30d400 0x30d400 0x30d400 0x30d400 0x2f4d60 0x2ab980 0x249f00 0x2191c0 0x1e8480 0x13d620 0xb71b0 0xaae60>;
					qcom,thermal-fcc-qc3-classb-cp = <0x493e00 0x47b760 0x4630c0 0x44aa20 0x432380 0x401640 0x401640 0x401640 0x3d0900 0x36ee80 0x33e140 0x30d400 0x2dc6c0 0x2191c0 0xf4240 0xaae60>;
					qcom,thermal-mitigation-pd-base = <0x2dc6c0 0x2ab980 0x27ac40 0x2625a0 0x2625a0 0x2625a0 0x2625a0 0x2625a0 0x2625a0 0x249f00 0x2191c0 0x1e8480 0x186a00 0x13d620 0xf4240 0x7a120>;
					qcom,thermal-fcc-pps-cp = <0x493e00 0x47b760 0x4630c0 0x44aa20 0x432380 0x401640 0x401640 0x401640 0x3d0900 0x36ee80 0x33e140 0x30d400 0x2dc6c0 0x2191c0 0xf4240 0xb71b0>;
					qcom,thermal-mitigation-dc = <0x200b20 0x1e8480 0x1b7740 0x186a00 0x155cc0 0x124f80 0x10c8e0 0xf4240 0xdbba0 0xc3500 0xaae60 0x927c0 0x7a120 0x61a80 0x493e0 0x30d40>;
					qcom,thermal-mitigation-epp = <0x124f80 0x124f80 0x124f80 0x10c8e0 0x10c8e0 0xf4240 0xf4240 0xf4240 0xdbba0 0xaae60 0xaae60 0x927c0 0x7a120 0x61a80 0x493e0 0x30d40>;
					qcom,thermal-mitigation-bpp-qc3 = <0x155cc0 0x13d620 0x124f80 0x124f80 0x10c8e0 0xf4240 0xdbba0 0xc3500 0xaae60 0xaae60 0xaae60 0x927c0 0x7a120 0x61a80 0x493e0 0x30d40>;
					qcom,thermal-mitigation-bpp-qc2 = <0x10c8e0 0x10c8e0 0x10c8e0 0x10c8e0 0x10c8e0 0xf4240 0xf4240 0xf4240 0xaae60 0xaae60 0xaae60 0x927c0 0x7a120 0x61a80 0x493e0 0x30d40>;
					qcom,thermal-mitigation-bpp = <0xf4240 0xf4240 0xf4240 0xf4240 0xf4240 0xf4240 0xf4240 0xf4240 0xdbba0 0xaae60 0xaae60 0x927c0 0x7a120 0x61a80 0x493e0 0x30d40>;
					qcom,battery-data = <0x59d>;
					qcom,distinguish-qc-class-ab;
					qcom,sw-jeita-enable;
					qcom,wd-bark-time-secs = <0x10>;
					phandle = <0x5f3>;

					qcom,chgr@1000 {
						reg = <0x1000 0x100>;
						interrupts = <0x02 0x10 0x00 0x01 0x02 0x10 0x01 0x01 0x02 0x10 0x02 0x01 0x02 0x10 0x03 0x01 0x02 0x10 0x04 0x01 0x02 0x10 0x06 0x03 0x02 0x10 0x07 0x03>;
						interrupt-names = "chgr-error\0chg-state-change\0step-chg-state-change\0step-chg-soc-update-fail\0step-chg-soc-update-req\0vph-alarm\0vph-drop-prechg";
					};

					qcom,dcdc@1100 {
						reg = <0x1100 0x100>;
						interrupts = <0x02 0x11 0x00 0x03 0x02 0x11 0x01 0x03 0x02 0x11 0x02 0x03 0x02 0x11 0x04 0x03 0x02 0x11 0x05 0x03 0x02 0x11 0x06 0x03 0x02 0x11 0x07 0x03>;
						interrupt-names = "otg-fail\0otg-oc-disable-sw\0otg-oc-hiccup\0high-duty-cycle\0input-current-limiting\0concurrent-mode-disable\0switcher-power-ok";
					};

					qcom,batif@1200 {
						reg = <0x1200 0x100>;
						interrupts = <0x02 0x12 0x00 0x01 0x02 0x12 0x02 0x03 0x02 0x12 0x03 0x03 0x02 0x12 0x04 0x03 0x02 0x12 0x05 0x03 0x02 0x12 0x06 0x03 0x02 0x12 0x07 0x03>;
						interrupt-names = "bat-temp\0bat-ov\0bat-low\0bat-therm-or-id-missing\0bat-terminal-missing\0buck-oc\0vph-ov";
					};

					qcom,usb@1300 {
						reg = <0x1300 0x100>;
						interrupts = <0x02 0x13 0x00 0x03 0x02 0x13 0x01 0x03 0x02 0x13 0x02 0x03 0x02 0x13 0x03 0x03 0x02 0x13 0x04 0x03 0x02 0x13 0x05 0x03 0x02 0x13 0x06 0x01 0x02 0x13 0x07 0x01>;
						interrupt-names = "usbin-collapse\0usbin-vashdn\0usbin-uv\0usbin-ov\0usbin-plugin\0usbin-revi-change\0usbin-src-change\0usbin-icl-change";
					};

					qcom,dc@1400 {
						reg = <0x1400 0x100>;
						interrupts = <0x02 0x14 0x01 0x03 0x02 0x14 0x02 0x03 0x02 0x14 0x03 0x03 0x02 0x14 0x04 0x03 0x02 0x14 0x05 0x03 0x02 0x14 0x06 0x03 0x02 0x14 0x07 0x03>;
						interrupt-names = "dcin-vashdn\0dcin-uv\0dcin-ov\0dcin-plugin\0dcin-revi\0dcin-pon\0dcin-en";
					};

					qcom,typec@1500 {
						reg = <0x1500 0x100>;
						interrupts = <0x02 0x15 0x00 0x01 0x02 0x15 0x01 0x03 0x02 0x15 0x02 0x01 0x02 0x15 0x03 0x03 0x02 0x15 0x04 0x01 0x02 0x15 0x05 0x01 0x02 0x15 0x06 0x03 0x02 0x15 0x07 0x01>;
						interrupt-names = "typec-or-rid-detect-change\0typec-vpd-detect\0typec-cc-state-change\0typec-vconn-oc\0typec-vbus-change\0typec-attach-detach\0typec-legacy-cable-detect\0typec-try-snk-src-detect";
					};

					qcom,misc@1600 {
						reg = <0x1600 0x100>;
						interrupts = <0x02 0x16 0x00 0x01 0x02 0x16 0x01 0x01 0x02 0x16 0x02 0x03 0x02 0x16 0x03 0x03 0x02 0x16 0x04 0x03 0x02 0x16 0x06 0x03 0x02 0x16 0x07 0x03>;
						interrupt-names = "wdog-snarl\0wdog-bark\0aicl-fail\0aicl-done\0smb-en\0temp-change\0temp-change-smb";
					};

					qcom,smb5-vconn {
						regulator-name = "smb5-vconn";
						phandle = <0x59f>;
					};

					qcom,smb5-vbus {
						regulator-name = "smb5-vbus";
						phandle = <0x667>;
					};
				};

				qcom,usb-pdphy@1700 {
					compatible = "qcom,qpnp-pdphy";
					reg = <0x1700 0x100>;
					vdd-pdphy-supply = <0x2e4>;
					vbus-supply = <0x59e>;
					vconn-supply = <0x59f>;
					interrupts = <0x02 0x17 0x00 0x01 0x02 0x17 0x01 0x01 0x02 0x17 0x02 0x01 0x02 0x17 0x03 0x01 0x02 0x17 0x04 0x01 0x02 0x17 0x05 0x01 0x02 0x17 0x06 0x01 0x02 0x17 0x07 0x01>;
					interrupt-names = "sig-tx\0sig-rx\0msg-tx\0msg-rx\0msg-tx-failed\0msg-tx-discarded\0msg-rx-discarded\0fr-swap";
					qcom,default-sink-caps = <0x1388 0xbb8 0x2328 0xbb8 0x2ee0 0x8ca>;
					phandle = <0x5ab>;
				};

				bcl@1d00 {
					compatible = "qcom,bcl-v5";
					reg = <0x1d00 0x100>;
					interrupts = <0x02 0x1d 0x00 0x00 0x02 0x1d 0x01 0x00 0x02 0x1d 0x00 0x00 0x02 0x1d 0x01 0x00 0x02 0x1d 0x02 0x00>;
					interrupt-names = "bcl-ibat-lvl0\0bcl-ibat-lvl1\0bcl-vbat-lvl0\0bcl-vbat-lvl1\0bcl-vbat-lvl2";
					#thermal-sensor-cells = <0x01>;
					phandle = <0x5a4>;
				};

				bcl-soc {
					compatible = "qcom,msm-bcl-soc";
					#thermal-sensor-cells = <0x00>;
					phandle = <0x5a5>;
				};

				qpnp,fg {
					compatible = "qcom,fg-gen4";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					qcom,pmic-revid = <0x59c>;
					status = "okay";
					qcom,battery-data = <0x59d>;
					qcom,rapid-soc-dec-en;
					qcom,fg-sys-term-current = <0xfffffe70>;
					qcom,fg-cutoff-voltage = <0xd48>;
					qcom,fg-cutoff-current = <0xc8>;
					qcom,fg-empty-voltage = <0xc1c>;
					qcom,fg-batt-temp-delta = <0x06>;
					qcom,fg-force-load-profile;
					qcom,fg-esr-timer-chg-fast = <0x00 0x07>;
					qcom,fg-esr-timer-dischg-fast = <0x00 0x07>;
					qcom,fg-esr-timer-chg-slow = <0x00 0x60>;
					qcom,fg-esr-timer-dischg-slow = <0x00 0x60>;
					qcom,fg-esr-cal-soc-thresh = <0x1a 0xe6>;
					qcom,fg-esr-cal-temp-thresh = <0x0a 0x28>;
					phandle = <0x668>;

					qcom,fg-batt-soc@4000 {
						status = "okay";
						reg = <0x4000 0x100>;
						interrupts = <0x02 0x40 0x00 0x03 0x02 0x40 0x01 0x03 0x02 0x40 0x02 0x01 0x02 0x40 0x03 0x01 0x02 0x40 0x04 0x03 0x02 0x40 0x05 0x01 0x02 0x40 0x06 0x03 0x02 0x40 0x07 0x03>;
						interrupt-names = "soc-update\0soc-ready\0bsoc-delta\0msoc-delta\0msoc-low\0msoc-empty\0msoc-high\0msoc-full";
					};

					qcom,fg-batt-info@4100 {
						status = "okay";
						reg = <0x4100 0x100>;
						interrupts = <0x02 0x41 0x00 0x03 0x02 0x41 0x01 0x03 0x02 0x41 0x03 0x01>;
						interrupt-names = "vbatt-low\0vbatt-pred-delta\0esr-delta";
					};

					qcom,fg-rradc@4200 {
						status = "okay";
						reg = <0x4200 0x100>;
						interrupts = <0x02 0x42 0x00 0x03 0x02 0x42 0x01 0x03 0x02 0x42 0x02 0x03 0x02 0x42 0x03 0x03 0x02 0x42 0x04 0x03>;
						interrupt-names = "batt-missing\0batt-id\0batt-temp-delta\0batt-temp-hot\0batt-temp-cold";
					};

					qcom,fg-memif@4300 {
						status = "okay";
						reg = <0x4300 0x100>;
						interrupts = <0x02 0x43 0x00 0x03 0x02 0x43 0x01 0x03 0x02 0x43 0x02 0x03 0x02 0x43 0x03 0x01 0x02 0x43 0x04 0x02>;
						interrupt-names = "ima-rdy\0ima-xcp\0dma-xcp\0dma-grant\0mem-attn";
					};
				};
			};

			qcom,pm8150b@3 {
				compatible = "qcom,spmi-pmic";
				reg = <0x03 0x00>;
				#address-cells = <0x02>;
				#size-cells = <0x00>;

				qcom,pwms@b100 {
					compatible = "qcom,pwm-lpg";
					reg = <0xb100 0x200>;
					reg-names = "lpg-base";
					#pwm-cells = <0x02>;
					qcom,num-lpg-channels = <0x02>;
					phandle = <0x5a1>;
				};

				qcom,leds@d000 {
					compatible = "qcom,tri-led";
					reg = <0xd000 0x100>;
					nvmem-names = "pbs_sdam";
					nvmem = <0x5a0>;
					phandle = <0x669>;

					hr_led1 {
						label = "hr_led1";
						pwms = <0x5a1 0x00 0xf4240>;
						led-sources = <0x00>;
					};

					hr_led2 {
						label = "hr_led2";
						pwms = <0x5a1 0x01 0xf4240>;
						led-sources = <0x01>;
					};
				};

				qcom,haptics@c000 {
					compatible = "qcom,haptics";
					reg = <0xc000 0x100>;
					interrupts = <0x03 0xc0 0x00 0x03 0x03 0xc0 0x01 0x03>;
					interrupt-names = "hap-sc-irq\0hap-play-irq";
					qcom,actuator-type = "lra";
					qcom,vmax-mv = <0xaf0>;
					qcom,play-rate-us = <0x13ee>;
					qcom,lra-resonance-sig-shape = "sine";
					qcom,lra-auto-resonance-mode = "qwd";
					qcom,lra-allow-variable-play-rate;
					phandle = <0x66a>;

					wf_0 {
						qcom,effect-id = <0x00>;
						qcom,wf-vmax-mv = <0xe10>;
						qcom,wf-pattern = [3e 3e];
						qcom,wf-play-rate-us = <0x13ee>;
						qcom,wf-brake-pattern = <0x2010000>;
						qcom,lra-auto-resonance-disable;
					};

					wf_1 {
						qcom,effect-id = <0x01>;
						qcom,wf-vmax-mv = <0xe10>;
						qcom,wf-pattern = [7e 3e];
						qcom,wf-play-rate-us = <0x13ee>;
						qcom,wf-repeat-count = <0x02>;
						qcom,wf-s-repeat-count = <0x01>;
						qcom,lra-auto-resonance-disable;
						qcom,wf-brake-pattern = <0x3010100>;
					};

					wf_2 {
						qcom,effect-id = <0x02>;
						qcom,wf-vmax-mv = <0xe10>;
						qcom,wf-pattern = [7e 3e];
						qcom,wf-play-rate-us = <0x13ee>;
						qcom,lra-auto-resonance-disable;
						qcom,wf-brake-pattern = <0x3010100>;
					};

					wf_3 {
						qcom,effect-id = <0x03>;
						qcom,wf-vmax-mv = <0xe10>;
						qcom,wf-pattern = [3e 3e];
						qcom,wf-play-rate-us = <0x13ee>;
						qcom,lra-auto-resonance-disable;
						qcom,wf-brake-pattern = <0x2010000>;
					};

					wf_4 {
						qcom,effect-id = <0x04>;
						qcom,wf-vmax-mv = <0xe10>;
						qcom,wf-pattern = [3e 3e];
						qcom,wf-play-rate-us = <0x13ee>;
						qcom,lra-auto-resonance-disable;
						qcom,wf-brake-pattern = <0x2010000>;
					};

					wf_5 {
						qcom,effect-id = <0x05>;
						qcom,wf-vmax-mv = <0xe10>;
						qcom,wf-pattern = [7e 7e 7e];
						qcom,wf-play-rate-us = <0x13ee>;
						qcom,wf-brake-pattern = <0x3030100>;
						qcom,lra-auto-resonance-disable;
					};
				};
			};

			qcom,pm8150l@4 {
				compatible = "qcom,spmi-pmic";
				reg = <0x04 0x00>;
				#address-cells = <0x02>;
				#size-cells = <0x00>;

				qcom,revid@100 {
					compatible = "qcom,qpnp-revid";
					reg = <0x100 0x100>;
					phandle = <0x5a7>;
				};

				qcom,power-on@800 {
					compatible = "qcom,qpnp-power-on";
					reg = <0x800 0x100>;
				};

				qcom,temp-alarm@2400 {
					compatible = "qcom,spmi-temp-alarm";
					reg = <0x2400 0x100>;
					interrupts = <0x04 0x24 0x00 0x01>;
					#thermal-sensor-cells = <0x00>;
					qcom,temperature-threshold-set = <0x01>;
					phandle = <0x5a9>;
				};

				clock-controller@5b00 {
					compatible = "qcom,spmi-clkdiv";
					reg = <0x5b00 0x100>;
					#clock-cells = <0x01>;
					qcom,num-clkdivs = <0x01>;
					clock-output-names = "pm8150l_div_clk1";
					clocks = <0x25 0x00>;
					clock-names = "xo";
					phandle = <0x66c>;
				};

				pinctrl@c000 {
					compatible = "qcom,spmi-gpio";
					reg = <0xc000 0xc00>;
					interrupts = <0x04 0xc0 0x00 0x00 0x04 0xc1 0x00 0x00 0x04 0xc2 0x00 0x00 0x04 0xc3 0x00 0x00 0x04 0xc4 0x00 0x00 0x04 0xc5 0x00 0x00 0x04 0xc7 0x00 0x00 0x04 0xc8 0x00 0x00 0x04 0xc9 0x00 0x00 0x04 0xca 0x00 0x00 0x04 0xcb 0x00 0x00>;
					interrupt-names = "pm8150l_gpio1\0pm8150l_gpio2\0pm8150l_gpio3\0pm8150l_gpio4\0pm8150l_gpio5\0pm8150l_gpio6\0pm8150l_gpio8\0pm8150l_gpio9\0pm8150l_gpio10\0pm8150l_gpio11\0pm8150l_gpio12";
					gpio-controller;
					#gpio-cells = <0x02>;
					qcom,gpios-disallowed = <0x07>;
					phandle = <0x66d>;

					cam_sensor_eldo4 {

						cam_sensor_eldo4_default {
							pins = "gpio3";
							function = "normal";
							power-source = <0x00>;
							output-low;
							phandle = <0x66e>;
						};
					};

					cam_sensor_eldo3 {

						cam_sensor_eldo3_default {
							pins = "gpio4";
							function = "normal";
							power-source = <0x00>;
							output-low;
							phandle = <0x66f>;
						};
					};
				};

				vadc@3100 {
					compatible = "qcom,spmi-adc5";
					reg = <0x3100 0x100>;
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					interrupts = <0x04 0x31 0x00 0x01>;
					interrupt-names = "eoc-int-en-set";
					qcom,adc-vdd-reference = <0x753>;
					#io-channel-cells = <0x01>;
					io-channel-ranges;
					phandle = <0x5a6>;

					ref_gnd {
						reg = <0x00>;
						label = "ref_gnd";
						qcom,pre-scaling = <0x01 0x01>;
					};

					vref_1p25 {
						reg = <0x01>;
						label = "vref_1p25";
						qcom,pre-scaling = <0x01 0x01>;
					};

					die_temp {
						reg = <0x06>;
						label = "die_temp";
						qcom,pre-scaling = <0x01 0x01>;
					};

					vph_pwr {
						reg = <0x83>;
						label = "vph_pwr";
						qcom,pre-scaling = <0x01 0x03>;
					};

					cam_therm0 {
						reg = <0x4d>;
						label = "cam_therm0";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x01 0x01>;
					};

					cam_therm1 {
						reg = <0x4e>;
						label = "cam_therm1";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x01 0x01>;
					};

					pa_therm1 {
						reg = <0x4f>;
						label = "pa_therm1";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x01 0x01>;
					};
				};

				bcl@3d00 {
					compatible = "qcom,bcl-v5";
					reg = <0x3d00 0x100>;
					interrupts = <0x04 0x3d 0x00 0x00 0x04 0x3d 0x01 0x00 0x04 0x3d 0x02 0x00>;
					interrupt-names = "bcl-vbat-lvl0\0bcl-vbat-lvl1\0bcl-vbat-lvl2";
					#thermal-sensor-cells = <0x01>;
					phandle = <0x5aa>;
				};

				adc_tm@3500 {
					compatible = "qcom,adc-tm5";
					reg = <0x3500 0x100>;
					interrupts = <0x04 0x35 0x00 0x01>;
					interrupt-names = "thr-int-en";
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					#thermal-sensor-cells = <0x01>;
					io-channels = <0x5a6 0x4d 0x5a6 0x4e 0x5a6 0x4f>;
					phandle = <0x632>;

					cam_therm0 {
						reg = <0x4d>;
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
					};

					cam_therm1 {
						reg = <0x4e>;
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
					};

					pa_therm1 {
						reg = <0x4f>;
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
					};
				};
			};

			qcom,pm8150l@5 {
				compatible = "qcom,spmi-pmic";
				reg = <0x05 0x00>;
				#address-cells = <0x02>;
				#size-cells = <0x00>;

				qcom,lcdb@ec00 {
					compatible = "qcom,qpnp-lcdb-regulator";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					reg = <0xec00 0x100>;
					interrupts = <0x05 0xec 0x01 0x01>;
					interrupt-names = "sc-irq";
					qcom,pmic-revid = <0x5a7>;
					qcom,voltage-step-ramp;
					status = "ok";
					phandle = <0x670>;

					ldo {
						label = "ldo";
						regulator-name = "lcdb_ldo";
						regulator-min-microvolt = "\0=\t";
						regulator-max-microvolt = <0x5b8d80>;
						phandle = <0x5cc>;
					};

					ncp {
						label = "ncp";
						regulator-name = "lcdb_ncp";
						regulator-min-microvolt = "\0=\t";
						regulator-max-microvolt = <0x5b8d80>;
						phandle = <0x5cd>;
					};

					bst {
						label = "bst";
						regulator-name = "lcdb_bst";
						regulator-min-microvolt = <0x47b760>;
						regulator-max-microvolt = <0x5fbfb8>;
						phandle = <0x671>;
					};
				};

				qcom,leds@d300 {
					compatible = "qcom,qpnp-flash-led-v2";
					status = "okay";
					reg = <0xd300 0x100>;
					label = "flash";
					interrupts = <0x05 0xd3 0x00 0x01 0x05 0xd3 0x03 0x01 0x05 0xd3 0x04 0x01>;
					interrupt-names = "led-fault-irq\0all-ramp-down-done-irq\0all-ramp-up-done-irq";
					qcom,hdrm-auto-mode;
					qcom,short-circuit-det;
					qcom,open-circuit-det;
					qcom,vph-droop-det;
					qcom,thermal-derate-en;
					qcom,thermal-derate-current = <0xc8 0x1f4 0x3e8>;
					qcom,isc-delay = <0xc0>;
					qcom,pmic-revid = <0x5a7>;
					phandle = <0x672>;

					qcom,flash_0 {
						label = "flash";
						qcom,led-name = "led:flash_0";
						qcom,max-current = <0x5dc>;
						qcom,default-led-trigger = "flash0_trigger";
						qcom,id = <0x00>;
						qcom,current-ma = <0x3e8>;
						qcom,duration-ms = <0x500>;
						qcom,ires-ua = <0x30d4>;
						qcom,hdrm-voltage-mv = <0x145>;
						qcom,hdrm-vol-hi-lo-win-mv = <0x64>;
						phandle = <0x60d>;
					};

					qcom,flash_1 {
						label = "flash";
						qcom,led-name = "led:flash_1";
						qcom,max-current = <0x5dc>;
						qcom,default-led-trigger = "flash1_trigger";
						qcom,id = <0x01>;
						qcom,current-ma = <0x3e8>;
						qcom,duration-ms = <0x500>;
						qcom,ires-ua = <0x30d4>;
						qcom,hdrm-voltage-mv = <0x145>;
						qcom,hdrm-vol-hi-lo-win-mv = <0x64>;
						phandle = <0x60e>;
					};

					qcom,flash_2 {
						label = "flash";
						qcom,led-name = "led:flash_2";
						qcom,max-current = <0x2ee>;
						qcom,default-led-trigger = "flash2_trigger";
						qcom,id = <0x02>;
						qcom,current-ma = <0x1f4>;
						qcom,duration-ms = <0x500>;
						qcom,ires-ua = <0x30d4>;
						qcom,hdrm-voltage-mv = <0x145>;
						qcom,hdrm-vol-hi-lo-win-mv = <0x64>;
						phandle = <0x673>;
					};

					qcom,torch_0 {
						label = "torch";
						qcom,led-name = "led:torch_0";
						qcom,max-current = <0x1f4>;
						qcom,default-led-trigger = "torch0_trigger";
						qcom,id = <0x00>;
						qcom,current-ma = <0x12c>;
						qcom,ires-ua = <0x30d4>;
						qcom,hdrm-voltage-mv = <0x145>;
						qcom,hdrm-vol-hi-lo-win-mv = <0x64>;
						phandle = <0x60f>;
					};

					qcom,torch_1 {
						label = "torch";
						qcom,led-name = "led:torch_1";
						qcom,max-current = <0x1f4>;
						qcom,default-led-trigger = "torch1_trigger";
						qcom,id = <0x01>;
						qcom,current-ma = <0x12c>;
						qcom,ires-ua = <0x30d4>;
						qcom,hdrm-voltage-mv = <0x145>;
						qcom,hdrm-vol-hi-lo-win-mv = <0x64>;
						phandle = <0x610>;
					};

					qcom,torch_2 {
						label = "torch";
						qcom,led-name = "led:torch_2";
						qcom,max-current = <0x1f4>;
						qcom,default-led-trigger = "torch2_trigger";
						qcom,id = <0x02>;
						qcom,current-ma = <0x12c>;
						qcom,ires-ua = <0x30d4>;
						qcom,hdrm-voltage-mv = <0x145>;
						qcom,hdrm-vol-hi-lo-win-mv = <0x64>;
						phandle = <0x674>;
					};

					qcom,led_switch_0 {
						label = "switch";
						qcom,led-name = "led:switch_0";
						qcom,led-mask = <0x01>;
						qcom,default-led-trigger = "switch0_trigger";
						phandle = <0x615>;
					};

					qcom,led_switch_1 {
						label = "switch";
						qcom,led-name = "led:switch_1";
						qcom,led-mask = <0x02>;
						qcom,default-led-trigger = "switch1_trigger";
						phandle = <0x675>;
					};

					qcom,led_switch_2 {
						label = "switch";
						qcom,led-name = "led:switch_2";
						qcom,led-mask = <0x03>;
						qcom,default-led-trigger = "switch2_trigger";
						phandle = <0x611>;
					};

					qcom,flashlight {
						label = "flash";
						qcom,led-name = "flashlight";
						qcom,max-current = <0x2ee>;
						qcom,default-led-trigger = "flashlight_trigger";
						qcom,id = <0x03>;
						qcom,current-ma = <0x1f4>;
						qcom,duration-ms = <0x500>;
						qcom,ires-ua = <0x30d4>;
						qcom,hdrm-voltage-mv = <0x145>;
						qcom,hdrm-vol-hi-lo-win-mv = <0x64>;
						phandle = <0x676>;
					};
				};

				qcom,wled@d800 {
					compatible = "qcom,pm8150l-spmi-wled";
					reg = <0xd800 0x100 0xd900 0x100>;
					reg-names = "wled-ctrl-base\0wled-sink-base";
					label = "backlight";
					interrupts = <0x05 0xd8 0x01 0x01 0x05 0xd8 0x04 0x03 0x05 0xd8 0x05 0x03>;
					interrupt-names = "ovp-irq\0pre-flash-irq\0flash-irq";
					qcom,pmic-revid = <0x5a7>;
					qcom,auto-calibration;
					status = "ok";
					qcom,string-cfg = <0x07>;
					qcom,leds-per-string = <0x06>;
					phandle = <0x677>;

					qcom,wled-flash {
						label = "flash";
						qcom,default-led-trigger = "wled_flash";
						phandle = <0x612>;
					};

					qcom,wled-torch {
						label = "torch";
						qcom,default-led-trigger = "wled_torch";
						qcom,wled-torch-timer = <0x4b0>;
						phandle = <0x613>;
					};

					qcom,wled-switch {
						label = "switch";
						qcom,default-led-trigger = "wled_switch";
						phandle = <0x614>;
					};
				};

				qcom,pwms@b100 {
					compatible = "qcom,pwm-lpg";
					reg = <0xb100 0x300 0xb000 0x100>;
					reg-names = "lpg-base\0lut-base";
					#pwm-cells = <0x02>;
					qcom,num-lpg-channels = <0x03>;
					qcom,lut-patterns = <0x00 0x01 0x02 0x03 0x04 0x05 0x07 0x09 0x0b 0x0d 0x0f 0x0d 0x0b 0x09 0x07 0x05 0x04 0x03 0x02 0x01 0x00>;
					phandle = <0x5a8>;

					lpg1 {
						qcom,lpg-chan-id = <0x01>;
						qcom,ramp-step-ms = <0x64>;
						qcom,ramp-pause-hi-count = <0x02>;
						qcom,ramp-pause-lo-count = <0x02>;
						qcom,ramp-low-index = <0x00>;
						qcom,ramp-high-index = <0x14>;
						qcom,ramp-from-low-to-high;
						qcom,ramp-pattern-repeat;
						phandle = <0x678>;
					};

					lpg2 {
						qcom,lpg-chan-id = <0x02>;
						qcom,ramp-step-ms = <0x64>;
						qcom,ramp-pause-hi-count = <0x02>;
						qcom,ramp-pause-lo-count = <0x02>;
						qcom,ramp-low-index = <0x00>;
						qcom,ramp-high-index = <0x14>;
						qcom,ramp-from-low-to-high;
						qcom,ramp-pattern-repeat;
					};

					lpg3 {
						qcom,lpg-chan-id = <0x03>;
						qcom,ramp-step-ms = <0x64>;
						qcom,ramp-pause-hi-count = <0x02>;
						qcom,ramp-pause-lo-count = <0x02>;
						qcom,ramp-low-index = <0x00>;
						qcom,ramp-high-index = <0x14>;
						qcom,ramp-from-low-to-high;
						qcom,ramp-pattern-repeat;
					};
				};

				qcom,leds@d000 {
					compatible = "qcom,tri-led";
					reg = <0xd000 0x100>;
					phandle = <0x679>;

					red {
						label = "white";
						pwms = <0x5a8 0x00 0xf4240>;
						led-sources = <0x00>;
						phandle = <0x67a>;
					};

					green {
						label = "green";
						pwms = <0x5a8 0x01 0xf4240>;
						led-sources = <0x01>;
						linux,default-trigger = "timer";
						status = "disabled";
						phandle = <0x67b>;
					};

					blue {
						label = "blue";
						pwms = <0x5a8 0x02 0xf4240>;
						led-sources = <0x02>;
						linux,default-trigger = "timer";
						status = "disabled";
						phandle = <0x67c>;
					};
				};
			};
		};

		qcom,spmi-debug@6b22000 {
			compatible = "qcom,spmi-pmic-arb-debug";
			reg = <0x6b22000 0x60 0x7820a8 0x04>;
			reg-names = "core\0fuse";
			clocks = <0x43 0x00>;
			clock-names = "core_clk";
			qcom,fuse-disable-bit = <0x18>;
			#address-cells = <0x02>;
			#size-cells = <0x00>;
			status = "ok";
			phandle = <0x32d>;

			qcom,pm8150-debug@0 {
				compatible = "qcom,spmi-pmic";
				reg = <0x00 0x00>;
				#address-cells = <0x02>;
				#size-cells = <0x00>;
				qcom,can-sleep;
			};

			qcom,pm8150-debug@1 {
				compatible = "qcom,spmi-pmic";
				reg = <0x01 0x00>;
				#address-cells = <0x02>;
				#size-cells = <0x00>;
				qcom,can-sleep;
			};

			qcom,pm8150b-debug@2 {
				compatible = "qcom,spmi-pmic";
				reg = <0x02 0x00>;
				#address-cells = <0x02>;
				#size-cells = <0x00>;
				qcom,can-sleep;
			};

			qcom,pm8150b-debug@3 {
				compatible = "qcom,spmi-pmic";
				reg = <0x03 0x00>;
				#address-cells = <0x02>;
				#size-cells = <0x00>;
				qcom,can-sleep;
			};

			qcom,pm8150l-debug@4 {
				compatible = "qcom,spmi-pmic";
				reg = <0x04 0x00>;
				#address-cells = <0x02>;
				#size-cells = <0x00>;
				qcom,can-sleep;
			};

			qcom,pm8150l-debug@5 {
				compatible = "qcom,spmi-pmic";
				reg = <0x05 0x00>;
				#address-cells = <0x02>;
				#size-cells = <0x00>;
				qcom,can-sleep;
			};
		};

		qcom,msm-eud@88e0000 {
			compatible = "qcom,msm-eud";
			interrupt-names = "eud_irq";
			interrupts = <0x00 0x1ec 0x04>;
			reg = <0x88e0000 0x2000>;
			reg-names = "eud_base";
			status = "ok";
			phandle = <0x32e>;
		};

		qcom,mss@4080000 {
			compatible = "qcom,pil-tz-generic";
			reg = <0x4080000 0x100>;
			clocks = <0x25 0x00>;
			clock-names = "xo";
			qcom,proxy-clock-names = "xo";
			vdd_cx-supply = <0x20>;
			qcom,vdd_cx-uV-uA = <0x181 0x186a0>;
			vdd_mss-supply = <0x74>;
			qcom,vdd_mss-uV-uA = <0x181 0x186a0>;
			qcom,proxy-reg-names = "vdd_cx\0vdd_mss";
			qcom,firmware-name = "modem";
			memory-region = <0x75>;
			qcom,proxy-timeout-ms = <0x2710>;
			qcom,sysmon-id = <0x00>;
			qcom,ssctl-instance-id = <0x12>;
			qcom,pas-id = <0x04>;
			qcom,smem-id = <0x1a5>;
			qcom,signal-aop;
			qcom,complete-ramdump;
			interrupts-extended = <0x01 0x00 0x10a 0x01 0x76 0x00 0x00 0x76 0x02 0x00 0x76 0x01 0x00 0x76 0x03 0x00 0x76 0x07 0x00>;
			interrupt-names = "qcom,wdog\0qcom,err-fatal\0qcom,proxy-unvote\0qcom,err-ready\0qcom,stop-ack\0qcom,shutdown-ack";
			qcom,smem-states = <0x77 0x00>;
			qcom,smem-state-names = "qcom,force-stop";
			mboxes = <0x1f 0x00>;
			mbox-names = "mss-pil";
			phandle = <0x32f>;
		};

		qcom,lpass@17300000 {
			compatible = "qcom,pil-tz-generic";
			reg = <0x17300000 0x100>;
			vdd_cx-supply = <0x20>;
			qcom,vdd_cx-uV-uA = <0x181 0x00>;
			qcom,proxy-reg-names = "vdd_cx";
			clocks = <0x25 0x00>;
			clock-names = "xo";
			qcom,proxy-clock-names = "xo";
			qcom,pas-id = <0x01>;
			qcom,proxy-timeout-ms = <0x2710>;
			qcom,smem-id = <0x1a7>;
			qcom,sysmon-id = <0x01>;
			qcom,ssctl-instance-id = <0x14>;
			qcom,firmware-name = "adsp";
			memory-region = <0x78>;
			qcom,signal-aop;
			qcom,complete-ramdump;
			interrupts-extended = <0x01 0x00 0xa2 0x01 0x79 0x00 0x00 0x79 0x02 0x00 0x79 0x01 0x00 0x79 0x03 0x00>;
			interrupt-names = "qcom,wdog\0qcom,err-fatal\0qcom,proxy-unvote\0qcom,err-ready\0qcom,stop-ack";
			qcom,smem-states = <0x7a 0x00>;
			qcom,smem-state-names = "qcom,force-stop";
			mboxes = <0x1f 0x00>;
			mbox-names = "adsp-pil";
		};

		qcom,ssc@5c00000 {
			compatible = "qcom,pil-tz-generic";
			reg = <0x5c00000 0x4000>;
			vdd_cx-supply = <0x6b>;
			qcom,vdd_cx-uV-uA = <0x181 0x00>;
			vdd_mx-supply = <0x7b>;
			qcom,vdd_mx-uV-uA = <0x181 0x00>;
			qcom,proxy-reg-names = "vdd_cx\0vdd_mx";
			qcom,keep-proxy-regs-on;
			clocks = <0x25 0x00>;
			clock-names = "xo";
			qcom,proxy-clock-names = "xo";
			qcom,pas-id = <0x0c>;
			qcom,proxy-timeout-ms = <0x2710>;
			qcom,smem-id = <0x1a8>;
			qcom,sysmon-id = <0x03>;
			qcom,ssctl-instance-id = <0x16>;
			qcom,firmware-name = "slpi";
			status = "ok";
			memory-region = <0x7c>;
			qcom,signal-aop;
			qcom,complete-ramdump;
			interrupts-extended = <0x01 0x00 0x1ee 0x01 0x7d 0x00 0x00 0x7d 0x02 0x00 0x7d 0x01 0x00 0x7d 0x03 0x00>;
			interrupt-names = "qcom,wdog\0qcom,err-fatal\0qcom,proxy-unvote\0qcom,err-ready\0qcom,stop-ack";
			qcom,smem-states = <0x7e 0x00>;
			qcom,smem-state-names = "qcom,force-stop";
			mboxes = <0x1f 0x00>;
			mbox-names = "slpi-pil";
			phandle = <0x330>;
		};

		qcom,spss@1880000 {
			compatible = "qcom,pil-tz-generic";
			reg = <0x188101c 0x04 0x1881024 0x04 0x1881028 0x04 0x188103c 0x04 0x1882014 0x04>;
			reg-names = "sp2soc_irq_status\0sp2soc_irq_clr\0sp2soc_irq_mask\0rmb_err\0rmb_err_spare2";
			interrupts = <0x00 0x160 0x01>;
			vdd_cx-supply = <0x20>;
			qcom,proxy-reg-names = "vdd_cx";
			qcom,vdd_cx-uV-uA = <0x181 0x186a0>;
			vdd_mx-supply = <0x57>;
			vdd_mx-uV = <0x181 0x186a0>;
			clocks = <0x25 0x00>;
			clock-names = "xo";
			qcom,proxy-clock-names = "xo";
			qcom,pil-generic-irq-handler;
			status = "ok";
			qcom,signal-aop;
			qcom,complete-ramdump;
			qcom,pas-id = <0x0e>;
			qcom,proxy-timeout-ms = <0x2710>;
			qcom,firmware-name = "spss";
			memory-region = <0x7f>;
			qcom,spss-scsr-bits = <0x18 0x19>;
			mboxes = <0x1f 0x00>;
			mbox-names = "spss-pil";
		};

		qcom,wdt@17c10000 {
			compatible = "qcom,msm-watchdog";
			reg = <0x17c10000 0x1000>;
			reg-names = "wdt-base";
			interrupts = <0x00 0x00 0x00 0x00 0x01 0x00>;
			qcom,bark-time = <0x4e20>;
			qcom,pet-time = <0x3a98>;
			qcom,ipi-ping;
			qcom,wakeup-enable;
			qcom,scandump-sizes = <0x10100 0x10100 0x10100 0x10100 0x18100 0x18100 0x18100 0x18100>;
			phandle = <0x682>;
		};

		qcom,npu@0x9800000 {
			compatible = "qcom,pil-tz-generic";
			reg = <0x9800000 0x800000>;
			status = "ok";
			qcom,pas-id = <0x17>;
			qcom,firmware-name = "npu";
			memory-region = <0x80>;
		};

		qcom,turing@8300000 {
			compatible = "qcom,pil-tz-generic";
			reg = <0x8300000 0x100000>;
			vdd_cx-supply = <0x20>;
			qcom,proxy-reg-names = "vdd_cx";
			qcom,vdd_cx-uV-uA = <0x181 0x186a0>;
			clocks = <0x25 0x00>;
			clock-names = "xo";
			qcom,proxy-clock-names = "xo";
			qcom,pas-id = <0x12>;
			qcom,proxy-timeout-ms = <0x2710>;
			qcom,smem-id = <0x259>;
			qcom,sysmon-id = <0x07>;
			qcom,ssctl-instance-id = <0x17>;
			qcom,firmware-name = "cdsp";
			memory-region = <0x81>;
			qcom,signal-aop;
			qcom,complete-ramdump;
			qcom,msm-bus,name = "pil-cdsp";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x9a 0x2756 0x00 0x00 0x9a 0x2756 0x00 0x01>;
			interrupts-extended = <0x01 0x00 0x242 0x01 0x82 0x00 0x00 0x82 0x02 0x00 0x82 0x01 0x00 0x82 0x03 0x00>;
			interrupt-names = "qcom,wdog\0qcom,err-fatal\0qcom,proxy-unvote\0qcom,err-ready\0qcom,stop-ack";
			qcom,smem-states = <0x83 0x00>;
			qcom,smem-state-names = "qcom,force-stop";
			mboxes = <0x1f 0x00>;
			mbox-names = "cdsp-pil";
		};

		qcom,venus@aae0000 {
			compatible = "qcom,pil-tz-generic";
			reg = <0xaae0000 0x4000>;
			vdd-supply = <0x84>;
			qcom,proxy-reg-names = "vdd";
			qcom,complete-ramdump;
			clocks = <0x6f 0x05 0x6f 0x04 0x6f 0x00>;
			clock-names = "xo\0core\0ahb";
			qcom,proxy-clock-names = "xo\0core\0ahb";
			qcom,core-freq = <0xbebc200>;
			qcom,ahb-freq = <0xbebc200>;
			qcom,pas-id = <0x09>;
			qcom,msm-bus,name = "pil-venus";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x3f 0x200 0x00 0x00 0x3f 0x200 0x00 0x4a380>;
			qcom,proxy-timeout-ms = <0x64>;
			qcom,firmware-name = "venus";
			memory-region = <0x85>;
		};

		kryo-erp {
			compatible = "arm,arm64-kryo-cpu-erp";
			interrupts = <0x01 0x06 0x04 0x01 0x07 0x04 0x00 0x22 0x04 0x00 0x23 0x04>;
			interrupt-names = "l1-l2-faultirq\0l1-l2-errirq\0l3-scu-errirq\0l3-scu-faultirq";
		};

		qcom,chd_sliver {
			compatible = "qcom,core-hang-detect";
			label = "silver";
			qcom,threshold-arr = <0x18000058 0x18010058 0x18020058 0x18030058>;
			qcom,config-arr = <0x18000060 0x18010060 0x18020060 0x18030060>;
		};

		qcom,chd_gold {
			compatible = "qcom,core-hang-detect";
			label = "gold";
			qcom,threshold-arr = <0x18040058 0x18050058 0x18060058 0x18070058>;
			qcom,config-arr = <0x18040060 0x18050060 0x18060060 0x18070060>;
		};

		qcom,ghd {
			compatible = "qcom,gladiator-hang-detect-v3";
			qcom,threshold-arr = <0x17e0041c>;
			qcom,config-reg = <0x17e00434>;
		};

		qcom,llcc@9200000 {
			compatible = "qcom,llcc-core\0syscon\0simple-mfd";
			reg = <0x9200000 0x450000>;
			reg-names = "llcc_base";
			qcom,llcc-banks-off = <0x00 0x80000 0x100000 0x180000>;
			qcom,llcc-broadcast-off = <0x400000>;

			qcom,sm8150-llcc {
				compatible = "qcom,sm8150-llcc";
				#cache-cells = <0x01>;
				max-slices = <0x20>;
				cap-based-alloc-and-pwr-collapse;
				phandle = <0x29>;
			};

			qcom,llcc-perfmon {
				compatible = "qcom,llcc-perfmon";
				clocks = <0x43 0x00>;
				clock-names = "qdss_clk";
			};

			qcom,llcc-erp {
				compatible = "qcom,llcc-erp";
			};

			qcom,llcc-amon {
				compatible = "qcom,llcc-amon";
			};
		};

		qcom,msm-ssc-sensors {
			compatible = "qcom,msm-ssc-sensors";
			status = "ok";
			qcom,firmware-name = "slpi_cp";
			phandle = <0x689>;
		};

		cpuss_dump {
			compatible = "qcom,cpuss-dump";

			qcom,l1_i_cache0 {
				qcom,dump-node = <0x86>;
				qcom,dump-id = <0x60>;
			};

			qcom,l1_i_cache1 {
				qcom,dump-node = <0x87>;
				qcom,dump-id = <0x61>;
			};

			qcom,l1_i_cache2 {
				qcom,dump-node = <0x88>;
				qcom,dump-id = <0x62>;
			};

			qcom,l1_i_cache3 {
				qcom,dump-node = <0x89>;
				qcom,dump-id = <0x63>;
			};

			qcom,l1_i_cache100 {
				qcom,dump-node = <0x8a>;
				qcom,dump-id = <0x64>;
			};

			qcom,l1_i_cache101 {
				qcom,dump-node = <0x8b>;
				qcom,dump-id = <0x65>;
			};

			qcom,l1_i_cache102 {
				qcom,dump-node = <0x8c>;
				qcom,dump-id = <0x66>;
			};

			qcom,l1_i_cache103 {
				qcom,dump-node = <0x8d>;
				qcom,dump-id = <0x67>;
			};

			qcom,l1_d_cache0 {
				qcom,dump-node = <0x8e>;
				qcom,dump-id = <0x80>;
			};

			qcom,l1_d_cache1 {
				qcom,dump-node = <0x8f>;
				qcom,dump-id = <0x81>;
			};

			qcom,l1_d_cache2 {
				qcom,dump-node = <0x90>;
				qcom,dump-id = <0x82>;
			};

			qcom,l1_d_cache3 {
				qcom,dump-node = <0x91>;
				qcom,dump-id = <0x83>;
			};

			qcom,l1_d_cache100 {
				qcom,dump-node = <0x92>;
				qcom,dump-id = <0x84>;
			};

			qcom,l1_d_cache101 {
				qcom,dump-node = <0x93>;
				qcom,dump-id = <0x85>;
			};

			qcom,l1_d_cache102 {
				qcom,dump-node = <0x94>;
				qcom,dump-id = <0x86>;
			};

			qcom,l1_d_cache103 {
				qcom,dump-node = <0x95>;
				qcom,dump-id = <0x87>;
			};

			qcom,l1_i_tlb_dump400 {
				qcom,dump-node = <0x96>;
				qcom,dump-id = <0x24>;
			};

			qcom,l1_i_tlb_dump500 {
				qcom,dump-node = <0x97>;
				qcom,dump-id = <0x25>;
			};

			qcom,l1_i_tlb_dump600 {
				qcom,dump-node = <0x98>;
				qcom,dump-id = <0x26>;
			};

			qcom,l1_i_tlb_dump700 {
				qcom,dump-node = <0x99>;
				qcom,dump-id = <0x27>;
			};

			qcom,l1_d_tlb_dump400 {
				qcom,dump-node = <0x9a>;
				qcom,dump-id = <0x44>;
			};

			qcom,l1_d_tlb_dump500 {
				qcom,dump-node = <0x9b>;
				qcom,dump-id = <0x45>;
			};

			qcom,l1_d_tlb_dump600 {
				qcom,dump-node = <0x9c>;
				qcom,dump-id = <0x46>;
			};

			qcom,l1_d_tlb_dump700 {
				qcom,dump-node = <0x9d>;
				qcom,dump-id = <0x47>;
			};

			qcom,l2_cache_dump400 {
				qcom,dump-node = <0x0a>;
				qcom,dump-id = <0xc4>;
			};

			qcom,l2_cache_dump500 {
				qcom,dump-node = <0x0e>;
				qcom,dump-id = <0xc5>;
			};

			qcom,l2_cache_dump600 {
				qcom,dump-node = <0x0f>;
				qcom,dump-id = <0xc6>;
			};

			qcom,l2_cache_dump700 {
				qcom,dump-node = <0x10>;
				qcom,dump-id = <0xc7>;
			};

			qcom,l2_tlb_dump0 {
				qcom,dump-node = <0x9e>;
				qcom,dump-id = <0x120>;
			};

			qcom,l2_tlb_dump100 {
				qcom,dump-node = <0x9f>;
				qcom,dump-id = <0x121>;
			};

			qcom,l2_tlb_dump200 {
				qcom,dump-node = <0xa0>;
				qcom,dump-id = <0x122>;
			};

			qcom,l2_tlb_dump300 {
				qcom,dump-node = <0xa1>;
				qcom,dump-id = <0x123>;
			};

			qcom,l2_tlb_dump400 {
				qcom,dump-node = <0xa2>;
				qcom,dump-id = <0x124>;
			};

			qcom,l2_tlb_dump500 {
				qcom,dump-node = <0xa3>;
				qcom,dump-id = <0x125>;
			};

			qcom,l2_tlb_dump600 {
				qcom,dump-node = <0xa4>;
				qcom,dump-id = <0x126>;
			};

			qcom,l2_tlb_dump700 {
				qcom,dump-node = <0xa5>;
				qcom,dump-id = <0x127>;
			};
		};

		qcom,memshare {
			compatible = "qcom,memshare";

			qcom,client_1 {
				compatible = "qcom,memshare-peripheral";
				qcom,peripheral-size = <0x00>;
				qcom,client-id = <0x00>;
				qcom,allocate-boot-time;
				label = "modem";
			};

			qcom,client_2 {
				compatible = "qcom,memshare-peripheral";
				qcom,peripheral-size = <0x00>;
				qcom,client-id = <0x02>;
				label = "modem";
			};

			qcom,client_3 {
				compatible = "qcom,memshare-peripheral";
				qcom,peripheral-size = <0x500000>;
				qcom,client-id = <0x01>;
				qcom,allocate-boot-time;
				label = "modem";
				phandle = <0x333>;
			};
		};

		qcom,sps {
			compatible = "qcom,msm-sps-4k";
			qcom,pipe-attr-ee;
		};

		syscon@1f40000 {
			compatible = "syscon";
			reg = <0x1f40000 0x20000>;
			phandle = <0xa6>;
		};

		hwlock@1f40000 {
			compatible = "qcom,tcsr-mutex";
			syscon = <0xa6 0x00 0x1000>;
			#hwlock-cells = <0x01>;
			phandle = <0xa8>;
		};

		qcom,smem@8600000 {
			compatible = "qcom,smem";
			memory-region = <0xa7>;
			hwlocks = <0xa8 0x03>;
			phandle = <0x334>;
		};

		syscon@17c0000c {
			compatible = "syscon";
			reg = <0x17c0000c 0x04>;
			phandle = <0x1a4>;
		};

		ufsice@1d90000 {
			compatible = "qcom,ice";
			reg = <0x1d90000 0x8000>;
			qcom,enable-ice-clk;
			clock-names = "ufs_core_clk\0bus_clk\0iface_clk\0ice_core_clk";
			clocks = <0x1b 0x9d 0x1b 0x9b 0x1b 0x9c 0x1b 0xa0>;
			qcom,op-freq-hz = <0x00 0x00 0x00 0x11e1a300>;
			vdd-hba-supply = <0xa9>;
			qcom,msm-bus,name = "ufs_ice_noc";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x01 0x28a 0x00 0x00 0x01 0x28a 0x3e8 0x00>;
			qcom,bus-vector-names = "MIN\0MAX";
			qcom,instance-type = "ufs";
			phandle = <0xaa>;
		};

		ufsphy_mem@1d87000 {
			reg = <0x1d87000 0xda8>;
			reg-names = "phy_mem";
			#phy-cells = <0x00>;
			ufs-qcom-crypto = <0xaa>;
			lanes-per-direction = <0x02>;
			clock-names = "ref_clk_src\0ref_clk\0ref_aux_clk";
			clocks = <0x25 0x00 0x1b 0x9b 0x1b 0xa3>;
			status = "ok";
			phandle = <0xab>;
			compatible = "qcom,ufs-phy-qmp-v4";
			vdda-phy-supply = <0x2b>;
			vdda-pll-supply = <0x2a>;
			vdda-phy-max-microamp = <0x16058>;
			vdda-pll-max-microamp = <0x4a38>;
		};

		ufshc@1d84000 {
			compatible = "qcom,ufshc";
			reg = <0x1d84000 0x2500>;
			interrupts = <0x00 0x109 0x00>;
			phys = <0xab>;
			phy-names = "ufsphy";
			ufs-qcom-crypto = <0xaa>;
			lanes-per-direction = <0x02>;
			dev-ref-clk-freq = <0x00>;
			clock-names = "core_clk\0bus_aggr_clk\0iface_clk\0core_clk_unipro\0core_clk_ice\0ref_clk\0tx_lane0_sync_clk\0rx_lane0_sync_clk\0rx_lane1_sync_clk";
			clocks = <0x1b 0x9d 0x1b 0x03 0x1b 0x9c 0x1b 0xa9 0x1b 0xa0 0x25 0x00 0x1b 0xa8 0x1b 0xa6 0x1b 0xa7>;
			freq-table-hz = <0x23c3460 0x11e1a300 0x00 0x00 0x00 0x00 0x23c3460 0x11e1a300 0x23c3460 0x11e1a300 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
			qcom,msm-bus,name = "ufshc_mem";
			qcom,msm-bus,num-cases = <0x16>;
			qcom,msm-bus,num-paths = <0x02>;
			qcom,msm-bus,vectors-KBps = <0x7b 0x200 0x00 0x00 0x01 0x2f5 0x00 0x00 0x7b 0x200 0x39a 0x00 0x01 0x2f5 0x3e8 0x00 0x7b 0x200 0x734 0x00 0x01 0x2f5 0x3e8 0x00 0x7b 0x200 0xe68 0x00 0x01 0x2f5 0x3e8 0x00 0x7b 0x200 0x1cd0 0x00 0x01 0x2f5 0x3e8 0x00 0x7b 0x200 0x734 0x00 0x01 0x2f5 0x3e8 0x00 0x7b 0x200 0xe68 0x00 0x01 0x2f5 0x3e8 0x00 0x7b 0x200 0x1cd0 0x00 0x01 0x2f5 0x3e8 0x00 0x7b 0x200 0x39a0 0x00 0x01 0x2f5 0x3e8 0x00 0x7b 0x200 0x1f334 0x00 0x01 0x2f5 0x3e8 0x00 0x7b 0x200 0x3e667 0x00 0x01 0x2f5 0x3e8 0x00 0x7b 0x200 0x200000 0x00 0x01 0x2f5 0x19000 0x00 0x7b 0x200 0x3e667 0x00 0x01 0x2f5 0x3e8 0x00 0x7b 0x200 0x7cccd 0x00 0x01 0x2f5 0x3e8 0x00 0x7b 0x200 0x400000 0x00 0x01 0x2f5 0x32000 0x00 0x7b 0x200 0x247ae 0x00 0x01 0x2f5 0x3e8 0x00 0x7b 0x200 0x48ccd 0x00 0x01 0x2f5 0x3e8 0x00 0x7b 0x200 0x200000 0x00 0x01 0x2f5 0x19000 0x00 0x7b 0x200 0x48ccd 0x00 0x01 0x2f5 0x3e8 0x00 0x7b 0x200 0x9199a 0x00 0x01 0x2f5 0x3e8 0x00 0x7b 0x200 0x400000 0x00 0x01 0x2f5 0x32000 0x64000 0x7b 0x200 0x74a000 0x00 0x01 0x2f5 0x4b000 0x00>;
			qcom,bus-vector-names = "MIN\0PWM_G1_L1\0PWM_G2_L1\0PWM_G3_L1\0PWM_G4_L1\0PWM_G1_L2\0PWM_G2_L2\0PWM_G3_L2\0PWM_G4_L2\0HS_RA_G1_L1\0HS_RA_G2_L1\0HS_RA_G3_L1\0HS_RA_G1_L2\0HS_RA_G2_L2\0HS_RA_G3_L2\0HS_RB_G1_L1\0HS_RB_G2_L1\0HS_RB_G3_L1\0HS_RB_G1_L2\0HS_RB_G2_L2\0HS_RB_G3_L2\0MAX";
			qcom,pm-qos-cpu-groups = <0x0f 0xf0>;
			qcom,pm-qos-cpu-group-latency-us = <0x2c 0x2c>;
			qcom,pm-qos-default-cpu = <0x00>;
			pinctrl-names = "dev-reset-assert\0dev-reset-deassert";
			pinctrl-0 = <0xac>;
			pinctrl-1 = <0xad>;
			resets = <0x1b 0x19>;
			reset-names = "core_reset";
			status = "ok";
			phandle = <0x335>;
			vdd-hba-supply = <0xa9>;
			vdd-hba-fixed-regulator;
			vcc-supply = <0x457>;
			vcc-voltage-level = <0x2d0370 0x2d2a80>;
			vccq2-supply = <0x450>;
			vcc-max-microamp = <0xb71b0>;
			vccq2-max-microamp = <0xb71b0>;
			qcom,vddp-ref-clk-supply = <0x456>;
			qcom,vddp-ref-clk-max-microamp = <0x64>;
		};

		qcom,msm-cdsp-loader {
			compatible = "qcom,cdsp-loader";
			qcom,proc-img-to-load = "cdsp";
		};

		qcom,msm-adsprpc-mem {
			compatible = "qcom,msm-adsprpc-mem-region";
			memory-region = <0xae>;
		};

		qcom,msm_fastrpc {
			compatible = "qcom,msm-fastrpc-compute";
			qcom,fastrpc-adsp-audio-pdr;
			qcom,rpc-latency-us = <0xeb>;
			phandle = <0x336>;

			qcom,msm_fastrpc_compute_cb1 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x26 0x1001 0x460>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb4 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x26 0x1004 0x460>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb5 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x26 0x1005 0x460>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb6 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x26 0x1006 0x460>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb7 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x26 0x1007 0x460>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb8 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x26 0x1008 0x460>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb2 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x26 0x1002 0x460>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb3 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x26 0x1003 0x460>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb9 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				qcom,secure-context-bank;
				iommus = <0x26 0x1009 0x460>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb10 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "adsprpc-smd";
				iommus = <0x26 0x1b23 0x00>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb11 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "adsprpc-smd";
				iommus = <0x26 0x1b24 0x00>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb12 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "adsprpc-smd";
				iommus = <0x26 0x1b25 0x00>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb13 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "sdsprpc-smd";
				iommus = <0x26 0x5a1 0x00>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb14 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "sdsprpc-smd";
				iommus = <0x26 0x5a2 0x00>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb15 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "sdsprpc-smd";
				iommus = <0x26 0x5a3 0x00>;
				shared-cb = <0x04>;
				dma-coherent;
			};
		};

		sdhci@8804000 {
			compatible = "qcom,sdhci-msm-v5";
			reg = <0x8804000 0x1000>;
			reg-names = "hc_mem";
			interrupts = <0x00 0xcc 0x00 0x00 0xde 0x00>;
			interrupt-names = "hc_irq\0pwr_irq";
			qcom,bus-width = <0x04>;
			qcom,large-address-bus;
			qcom,msm-bus,name = "sdhc2";
			qcom,msm-bus,num-cases = <0x08>;
			qcom,msm-bus,num-paths = <0x02>;
			qcom,msm-bus,vectors-KBps = <0x51 0x200 0x00 0x00 0x01 0x260 0x00 0x00 0x51 0x200 0x416 0x640 0x01 0x260 0x640 0x640 0x51 0x200 0xcc3e 0x13880 0x01 0x260 0x13880 0x13880 0x51 0x200 0xff50 0x186a0 0x01 0x260 0x186a0 0x186a0 0x51 0x200 0x1fe9e 0x30d40 0x01 0x260 0x208c8 0x208c8 0x51 0x200 0x3fd3e 0x30d40 0x01 0x260 0x249f0 0x249f0 0x51 0x200 0x3fd3e 0x61a80 0x01 0x260 0x493e0 0x493e0 0x51 0x200 0x146cc2 0x3e8000 0x01 0x260 0x146cc2 0x3e8000>;
			qcom,bus-bw-vectors-bps = <0x00 0x61a80 0x1312d00 0x17d7840 0x2faf080 0x60152b0 0xbebc200 0xffffffff>;
			qcom,restore-after-cx-collapse;
			qcom,clk-rates = <0x61a80 0x1312d00 0x17d7840 0x2faf080 0x5f5e100 0xc02a560>;
			qcom,bus-speed-mode = "SDR12\0SDR25\0SDR50\0DDR50\0SDR104";
			qcom,devfreq,freq-table = <0x2faf080 0xc02a560>;
			clocks = <0x1b 0x7f 0x1b 0x80>;
			clock-names = "iface_clk\0core_clk";
			qcom,pm-qos-irq-type = "affine_irq";
			qcom,pm-qos-irq-latency = <0x2c 0x2c>;
			qcom,pm-qos-cpu-groups = <0x3f 0xc0>;
			qcom,pm-qos-legacy-latency-us = <0x2c 0x2c 0x2c 0x2c>;
			status = "disabled";
			phandle = <0x337>;
			vdd-supply = <0x466>;
			qcom,vdd-voltage-level = <0x2d0370 0x2d2a80>;
			qcom,vdd-current-level = <0xc8 0xc3500>;
			vdd-io-supply = <0x463>;
			qcom,vdd-io-voltage-level = <0x1b9680 0x2d2a80>;
			qcom,vdd-io-current-level = <0xc8 0x55f0>;
			pinctrl-names = "active\0sleep";
			pinctrl-0 = <0x353 0x359 0x35f 0x352>;
			pinctrl-1 = <0x354 0x35a 0x360 0x352>;
			cd-gpios = <0x37 0x60 0x01>;
		};

		mailbox@18220000 {
			compatible = "qcom,tcs-drv";
			label = "apps_rsc";
			reg = <0x18220000 0x100 0x18220d00 0x3000>;
			interrupts = <0x00 0x05 0x00>;
			#mbox-cells = <0x01>;
			qcom,drv-id = <0x02>;
			qcom,tcs-config = <0x02 0x02 0x00 0x03 0x01 0x03 0x03 0x01>;
			phandle = <0x55>;
		};

		mailbox@af20000 {
			compatible = "qcom,tcs-drv";
			label = "display_rsc";
			reg = <0xaf20000 0x100 0xaf21c00 0x3000>;
			interrupts = <0x00 0x81 0x00>;
			#mbox-cells = <0x01>;
			qcom,drv-id = <0x00>;
			qcom,tcs-config = <0x00 0x01 0x01 0x01 0x02 0x02 0x03 0x00>;
			phandle = <0x27>;
		};

		mailbox@17c00000 {
			compatible = "qcom,sm8150-apcs-hmss-global";
			reg = <0x17c00000 0x1000>;
			#mbox-cells = <0x01>;
			phandle = <0xb1>;
		};

		mailbox@188501c {
			compatible = "qcom,sm8150-spcs-global";
			reg = <0x188501c 0x04>;
			#mbox-cells = <0x01>;
			phandle = <0xb7>;
		};

		syscon@1880000 {
			compatible = "syscon";
			reg = <0x1880000 0x10000>;
			phandle = <0xaf>;
		};

		qcom,qsee_irq {
			compatible = "qcom,sm8150-qsee-irq";
			syscon = <0xaf>;
			interrupts = <0x00 0x15c 0x04 0x00 0x15d 0x04>;
			interrupt-names = "sp_ipc0\0sp_ipc1";
			interrupt-controller;
			#interrupt-cells = <0x03>;
			phandle = <0xb0>;
		};

		qcom,qsee_irq_bridge {
			compatible = "qcom,qsee-ipc-irq-bridge";

			qcom,qsee-ipc-irq-spss {
				qcom,dev-name = "qsee_ipc_irq_spss";
				label = "spss";
				interrupt-parent = <0xb0>;
				interrupts = <0x01 0x00 0x04>;
			};
		};

		qcom,glink {
			compatible = "qcom,glink";
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			ranges;

			modem {
				qcom,remote-pid = <0x01>;
				transport = "smem";
				mboxes = <0xb1 0x0c>;
				mbox-names = "mpss_smem";
				interrupts = <0x00 0x1c1 0x01>;
				label = "modem";
				qcom,glink-label = "mpss";
				phandle = <0xb6>;

				qcom,modem_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,intents = <0x800 0x05 0x2000 0x03 0x4400 0x02>;
				};

				qcom,msm_fastrpc_rpmsg {
					compatible = "qcom,msm-fastrpc-rpmsg";
					qcom,glink-channels = "fastrpcglink-apps-dsp";
					qcom,intents = <0x64 0x40>;
				};

				qcom,modem_ds {
					qcom,glink-channels = "DS";
					qcom,intents = <0x4000 0x02>;
				};

				qcom,modem_glink_ssr {
					qcom,glink-channels = "glink_ssr";
					qcom,notify-edges = <0xb2 0xb3 0xb4 0xb5>;
				};
			};

			adsp {
				qcom,remote-pid = <0x02>;
				transport = "smem";
				mboxes = <0xb1 0x08>;
				mbox-names = "adsp_smem";
				interrupts = <0x00 0x9c 0x01>;
				label = "adsp";
				qcom,glink-label = "lpass";
				cpu-affinity = <0x01 0x02>;
				phandle = <0xb2>;

				qcom,adsp_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,intents = <0x800 0x05 0x2000 0x03 0x4400 0x02>;
				};

				qcom,apr_tal_rpmsg {
					qcom,glink-channels = "apr_audio_svc";
					qcom,intents = <0x200 0x14>;
				};

				qcom,msm_fastrpc_rpmsg {
					compatible = "qcom,msm-fastrpc-rpmsg";
					qcom,glink-channels = "fastrpcglink-apps-dsp";
					qcom,intents = <0x64 0x40>;
				};

				qcom,adsp_glink_ssr {
					qcom,glink-channels = "glink_ssr";
					qcom,notify-edges = <0xb6 0xb3 0xb4>;
				};
			};

			dsps {
				qcom,remote-pid = <0x03>;
				transport = "smem";
				mboxes = <0xb1 0x18>;
				mbox-names = "dsps_smem";
				interrupts = <0x00 0xaa 0x01>;
				label = "slpi";
				qcom,glink-label = "dsps";
				phandle = <0xb3>;

				qcom,slpi_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,intents = <0x800 0x05 0x2000 0x03 0x4400 0x02>;
				};

				qcom,msm_fastrpc_rpmsg {
					compatible = "qcom,msm-fastrpc-rpmsg";
					qcom,glink-channels = "fastrpcglink-apps-dsp";
					qcom,intents = <0x64 0x40>;
				};

				qcom,slpi_glink_ssr {
					qcom,glink-channels = "glink_ssr";
					qcom,notify-edges = <0xb6 0xb2 0xb4>;
				};
			};

			cdsp {
				qcom,remote-pid = <0x05>;
				transport = "smem";
				mboxes = <0xb1 0x04>;
				mbox-names = "cdsp_smem";
				interrupts = <0x00 0x23e 0x01>;
				label = "cdsp";
				qcom,glink-label = "cdsp";
				phandle = <0xb4>;

				qcom,cdsp_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,intents = <0x800 0x05 0x2000 0x03 0x4400 0x02>;
				};

				qcom,msm_fastrpc_rpmsg {
					compatible = "qcom,msm-fastrpc-rpmsg";
					qcom,glink-channels = "fastrpcglink-apps-dsp";
					qcom,intents = <0x64 0x40>;
				};

				qcom,msm_cdsprm_rpmsg {
					compatible = "qcom,msm-cdsprm-rpmsg";
					qcom,glink-channels = "cdsprmglink-apps-dsp";
					qcom,intents = <0x20 0x0c>;

					qcom,cdsp-cdsp-l3-gov {
						compatible = "qcom,cdsp-l3";
						qcom,target-dev = <0x6c>;
					};

					qcom,msm_cdsp_rm {
						compatible = "qcom,msm-cdsp-rm";
						qcom,qos-latency-us = <0x2c>;
						qcom,qos-maxhold-ms = <0x14>;
						qcom,compute-cx-limit-en;
						qcom,compute-priority-mode = <0x02>;
						#cooling-cells = <0x02>;
						phandle = <0xe1>;
					};

					qcom,msm_hvx_rm {
						compatible = "qcom,msm-hvx-rm";
						#cooling-cells = <0x02>;
						phandle = <0x338>;
					};
				};

				qcom,cdsp_glink_ssr {
					qcom,glink-channels = "glink_ssr";
					qcom,notify-edges = <0xb6 0xb2 0xb3>;
				};
			};

			spss {
				qcom,remote-pid = <0x08>;
				transport = "spss";
				mboxes = <0xb7 0x00>;
				mbox-names = "spss_spss";
				interrupt-parent = <0xb0>;
				interrupts = <0x00 0x00 0x04>;
				reg = <0x1885008 0x08 0x1885010 0x04>;
				reg-names = "qcom,spss-addr\0qcom,spss-size";
				label = "spss";
				qcom,glink-label = "spss";
				phandle = <0xb5>;

				qcom,spss_glink_ssr {
					qcom,glink-channels = "glink_ssr";
					qcom,notify-edges = <0xb6>;
				};
			};

			wdsp {
				transport = "spi";
				tx-descriptors = <0x12000 0x12004>;
				rx-descriptors = <0x1200c 0x12010>;
				label = "wdsp";
				qcom,glink-label = "wdsp";
				phandle = <0x339>;

				qcom,wdsp_ctrl {
					qcom,glink-channels = "g_glink_ctrl";
					qcom,intents = <0x400 0x01>;
				};

				qcom,wdsp_ild {
					qcom,glink-channels = "g_glink_persistent_data_ild";
				};

				qcom,wdsp_nild {
					qcom,glink-channels = "g_glink_persistent_data_nild";
				};

				qcom,wdsp_data {
					qcom,glink-channels = "g_glink_audio_data";
					qcom,intents = <0x1000 0x02>;
				};

				qcom,diag_data {
					qcom,glink-channels = "DIAG_DATA";
					qcom,intents = <0x4000 0x02>;
				};

				qcom,diag_ctrl {
					qcom,glink-channels = "DIAG_CTRL";
					qcom,intents = <0x4000 0x01>;
				};

				qcom,diag_cmd {
					qcom,glink-channels = "DIAG_CMD";
					qcom,intents = <0x4000 0x01>;
				};
			};
		};

		qcom,glinkpkt {
			compatible = "qcom,glinkpkt";

			qcom,glinkpkt-at-mdm0 {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DS";
				qcom,glinkpkt-dev-name = "at_mdm0";
			};

			qcom,glinkpkt-apr-apps2 {
				qcom,glinkpkt-edge = "adsp";
				qcom,glinkpkt-ch-name = "apr_apps2";
				qcom,glinkpkt-dev-name = "apr_apps2";
			};

			qcom,glinkpkt-data40-cntl {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DATA40_CNTL";
				qcom,glinkpkt-dev-name = "smdcntl8";
			};

			qcom,glinkpkt-data1 {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DATA1";
				qcom,glinkpkt-dev-name = "smd7";
			};

			qcom,glinkpkt-data4 {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DATA4";
				qcom,glinkpkt-dev-name = "smd8";
			};

			qcom,glinkpkt-data11 {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DATA11";
				qcom,glinkpkt-dev-name = "smd11";
			};
		};

		qcom,qmp-aop@c300000 {
			compatible = "qcom,qmp-mbox";
			reg = <0xc300000 0x1000 0x17c0000c 0x04>;
			reg-names = "msgram\0irq-reg-base";
			qcom,irq-mask = <0x01>;
			interrupts = <0x00 0x185 0x01>;
			label = "aop";
			qcom,early-boot;
			priority = <0x00>;
			mbox-desc-offset = <0x00>;
			#mbox-cells = <0x01>;
			phandle = <0x1f>;
		};

		qcom,qmp-npu-low@9818000 {
			compatible = "qcom,qmp-mbox";
			reg = <0x9818000 0x8000 0x9901008 0x04>;
			reg-names = "msgram\0irq-reg-base";
			qcom,irq-mask = <0x12>;
			interrupts = <0x00 0x171 0x01>;
			label = "npu_qmp_low";
			priority = <0x00>;
			mbox-desc-offset = <0x00>;
			#mbox-cells = <0x01>;
			phandle = <0x33a>;
		};

		qcom,qmp-npu-high@9818000 {
			compatible = "qcom,qmp-mbox";
			reg = <0x9818000 0x8000 0x9901008 0x04>;
			reg-names = "msgram\0irq-reg-base";
			qcom,irq-mask = <0x14>;
			interrupts = <0x00 0x172 0x01>;
			label = "npu_qmp_high";
			priority = <0x01>;
			mbox-desc-offset = <0x2000>;
			#mbox-cells = <0x01>;
			phandle = <0x33b>;
		};

		qcom,smp2p_sleepstate {
			compatible = "qcom,smp2p-sleepstate";
			qcom,smem-states = <0xb8 0x00>;
			interrupt-parent = <0xb9>;
			interrupts = <0x00 0x00>;
			interrupt-names = "smp2p-sleepstate-in";
		};

		system_pm {
			compatible = "qcom,system-pm";
			mboxes = <0x55 0x00>;
		};

		qcom,cmd-db@c3f000c {
			compatible = "qcom,cmd-db";
			reg = <0xc3f000c 0x08>;
			phandle = <0x33c>;
		};

		qseecom@87900000 {
			compatible = "qcom,qseecom";
			reg = <0x87900000 0x3e00000>;
			reg-names = "secapp-region";
			memory-region = <0xba>;
			qcom,hlos-num-ce-hw-instances = <0x01>;
			qcom,hlos-ce-hw-instance = <0x00>;
			qcom,qsee-ce-hw-instance = <0x00>;
			qcom,disk-encrypt-pipe-pair = <0x02>;
			qcom,support-fde;
			qcom,no-clock-support;
			qcom,fde-key-size;
			qcom,appsbl-qseecom-support;
			qcom,commonlib64-loaded-by-uefi;
			qcom,qsee-reentrancy-support = <0x02>;
			phandle = <0x33d>;
		};

		smcinvoke@87900000 {
			compatible = "qcom,smcinvoke";
			reg = <0x87900000 0x3e00000>;
			reg-names = "secapp-region";
			phandle = <0x33e>;
		};

		qrng@793000 {
			compatible = "qcom,msm-rng";
			reg = <0x793000 0x1000>;
			qcom,msm-rng-iface-clk;
			qcom,no-qrng-config;
			qcom,msm-bus,name = "msm-rng-noc";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x01 0x26a 0x00 0x00 0x01 0x26a 0x00 0x493e0>;
			clocks = <0x1b 0x48>;
			clock-names = "iface_clk";
			phandle = <0x33f>;
		};

		qcedev@1de0000 {
			compatible = "qcom,qcedev";
			reg = <0x1de0000 0x20000 0x1dc4000 0x24000>;
			reg-names = "crypto-base\0crypto-bam-base";
			interrupts = <0x00 0x110 0x00>;
			qcom,bam-pipe-pair = <0x03>;
			qcom,ce-hw-instance = <0x00>;
			qcom,ce-device = <0x00>;
			qcom,ce-hw-shared;
			qcom,bam-ee = <0x00>;
			qcom,msm-bus,name = "qcedev-noc";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x7d 0x200 0x00 0x00 0x7d 0x200 0x60180 0x60180>;
			qcom,smmu-s1-enable;
			qcom,no-clock-support;
			iommus = <0x26 0x506 0x11 0x26 0x516 0x11>;
			phandle = <0x340>;

			qcom_cedev_ns_cb {
				compatible = "qcom,qcedev,context-bank";
				label = "ns_context";
				iommus = <0x26 0x512 0x00 0x26 0x518 0x00 0x26 0x519 0x00 0x26 0x51f 0x00>;
				virtual-addr = <0x60000000>;
				virtual-size = <0x40000000>;
			};

			qcom_cedev_s_cb {
				compatible = "qcom,qcedev,context-bank";
				label = "secure_context";
				iommus = <0x26 0x513 0x00 0x26 0x51c 0x00 0x26 0x51d 0x00 0x26 0x51e 0x00>;
				virtual-addr = <0xa0000000>;
				virtual-size = <0x40000000>;
				qcom,secure-context-bank;
			};
		};

		qcom,msm_hdcp {
			compatible = "qcom,msm-hdcp";
			phandle = <0x341>;
		};

		qcrypto@1de0000 {
			compatible = "qcom,qcrypto";
			reg = <0x1de0000 0x20000 0x1dc4000 0x24000>;
			reg-names = "crypto-base\0crypto-bam-base";
			interrupts = <0x00 0x110 0x00>;
			qcom,bam-pipe-pair = <0x02>;
			qcom,ce-hw-instance = <0x00>;
			qcom,ce-device = <0x00>;
			qcom,bam-ee = <0x00>;
			qcom,ce-hw-shared;
			qcom,clk-mgmt-sus-res;
			qcom,msm-bus,name = "qcrypto-noc";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x7d 0x200 0x00 0x00 0x7d 0x200 0x60180 0x60180>;
			qcom,use-sw-aes-cbc-ecb-ctr-algo;
			qcom,use-sw-aes-xts-algo;
			qcom,use-sw-aes-ccm-algo;
			qcom,use-sw-ahash-algo;
			qcom,use-sw-aead-algo;
			qcom,use-sw-hmac-algo;
			qcom,smmu-s1-enable;
			qcom,no-clock-support;
			iommus = <0x26 0x504 0x11 0x26 0x514 0x11>;
			phandle = <0x342>;
		};

		mem_dump {
			compatible = "qcom,mem-dump";
			memory-region = <0xbb>;

			rpmh {
				qcom,dump-size = <0x2000000>;
				qcom,dump-id = <0xec>;
			};

			rpm_sw {
				qcom,dump-size = <0x28000>;
				qcom,dump-id = <0xea>;
			};

			pmic {
				qcom,dump-size = <0x80000>;
				qcom,dump-id = <0xe4>;
			};

			fcm {
				qcom,dump-size = <0x8400>;
				qcom,dump-id = <0xee>;
			};

			tmc_etf {
				qcom,dump-size = <0x10000>;
				qcom,dump-id = <0xf0>;
			};

			etf_swao {
				qcom,dump-size = <0x8400>;
				qcom,dump-id = <0xf1>;
			};

			etr_reg {
				qcom,dump-size = <0x1000>;
				qcom,dump-id = <0x100>;
			};

			etf_reg {
				qcom,dump-size = <0x1000>;
				qcom,dump-id = <0x101>;
			};

			etfswao_reg {
				qcom,dump-size = <0x1000>;
				qcom,dump-id = <0x102>;
			};

			misc_data {
				qcom,dump-size = <0x1000>;
				qcom,dump-id = <0xe8>;
			};
		};

		tz-log@146bf720 {
			compatible = "qcom,tz-log";
			reg = <0x146bf720 0x3000>;
			qcom,hyplog-enabled;
			hyplog-address-offset = <0x410>;
			hyplog-size-offset = <0x414>;
			phandle = <0x343>;
		};

		dcc_v2@10a2000 {
			compatible = "qcom,dcc-v2";
			reg = <0x10a2000 0x1000 0x10ad000 0x3000>;
			reg-names = "dcc-base\0dcc-ram-base";
			dcc-ram-offset = <0x5000>;
			qcom,curr-link-list = <0x03>;
			qcom,link-list = <0x00 0x18220d14 0x03 0x00 0x00 0x18220d30 0x04 0x00 0x00 0x18220d44 0x04 0x00 0x00 0x18220d58 0x04 0x00 0x00 0x18220fb4 0x03 0x00 0x00 0x18220fd0 0x04 0x00 0x00 0x18220fe4 0x04 0x00 0x00 0x18220ff8 0x04 0x00 0x00 0x18220d04 0x01 0x00 0x00 0x18220d00 0x01 0x00 0x00 0x18000024 0x01 0x00 0x00 0x18000040 0x03 0x00 0x00 0x18010024 0x01 0x00 0x00 0x18010040 0x03 0x00 0x00 0x18020024 0x01 0x00 0x00 0x18020040 0x03 0x00 0x00 0x18030024 0x01 0x00 0x00 0x18030040 0x03 0x00 0x00 0x18040024 0x01 0x00 0x00 0x18040040 0x03 0x00 0x00 0x18050024 0x01 0x00 0x00 0x18050040 0x03 0x00 0x00 0x18060024 0x01 0x00 0x00 0x18060040 0x03 0x00 0x00 0x18070024 0x01 0x00 0x00 0x18070040 0x03 0x00 0x00 0x18080104 0x01 0x00 0x00 0x18080168 0x01 0x00 0x00 0x18080198 0x01 0x00 0x00 0x18080128 0x01 0x00 0x00 0x18080024 0x01 0x00 0x00 0x18080040 0x03 0x00 0x00 0x18200400 0x03 0x00 0x00 0xb201020 0x02 0x00 0x00 0x18101908 0x01 0x00 0x00 0x18101c18 0x01 0x00 0x00 0x18390810 0x01 0x00 0x00 0x18390c50 0x01 0x00 0x00 0x18390814 0x01 0x00 0x00 0x18390c54 0x01 0x00 0x00 0x18390818 0x01 0x00 0x00 0x18390c58 0x01 0x00 0x00 0x18393a84 0x02 0x00 0x00 0x18100908 0x01 0x00 0x00 0x18100c18 0x01 0x00 0x00 0x183a0810 0x01 0x00 0x00 0x183a0c50 0x01 0x00 0x00 0x183a0814 0x01 0x00 0x00 0x183a0c54 0x01 0x00 0x00 0x183a0818 0x01 0x00 0x00 0x183a0c58 0x01 0x00 0x00 0x183a3a84 0x02 0x00 0x00 0x18393500 0x50 0x00 0x00 0x183a3500 0x50 0x00 0x00 0x9050008 0x01 0x00 0x00 0x9050078 0x01 0x00 0x00 0x9601000 0x01 0x00 0x00 0x9601004 0x01 0x00 0x00 0x9602000 0x01 0x00 0x00 0x9602004 0x01 0x00 0x00 0x9603000 0x01 0x00 0x00 0x9603004 0x01 0x00 0x00 0x9604000 0x01 0x00 0x00 0x9604004 0x01 0x00 0x00 0x9605000 0x01 0x00 0x00 0x9605004 0x01 0x00 0x00 0x9606000 0x01 0x00 0x00 0x9606004 0x01 0x00 0x00 0x9607000 0x01 0x00 0x00 0x9607004 0x01 0x00 0x00 0x9608000 0x01 0x00 0x00 0x9608004 0x01 0x00 0x00 0x9609000 0x01 0x00 0x00 0x9609004 0x01 0x00 0x00 0x960a000 0x01 0x00 0x00 0x960a004 0x01 0x00 0x00 0x960b000 0x01 0x00 0x00 0x960b004 0x01 0x00 0x00 0x960c000 0x01 0x00 0x00 0x960c004 0x01 0x00 0x00 0x960d000 0x01 0x00 0x00 0x960d004 0x01 0x00 0x00 0x960e000 0x01 0x00 0x00 0x960e004 0x01 0x00 0x00 0x960f000 0x01 0x00 0x00 0x960f004 0x01 0x00 0x00 0x9610000 0x01 0x00 0x00 0x9610004 0x01 0x00 0x00 0x9611000 0x01 0x00 0x00 0x9611004 0x01 0x00 0x00 0x9612000 0x01 0x00 0x00 0x9612004 0x01 0x00 0x00 0x9613000 0x01 0x00 0x00 0x9613004 0x01 0x00 0x00 0x9614000 0x01 0x00 0x00 0x9614004 0x01 0x00 0x00 0x9615000 0x01 0x00 0x00 0x9615004 0x01 0x00 0x00 0x9616000 0x01 0x00 0x00 0x9616004 0x01 0x00 0x00 0x9617000 0x01 0x00 0x00 0x9617004 0x01 0x00 0x00 0x9618000 0x01 0x00 0x00 0x9618004 0x01 0x00 0x00 0x9619000 0x01 0x00 0x00 0x9619004 0x01 0x00 0x00 0x961a000 0x01 0x00 0x00 0x961a004 0x01 0x00 0x00 0x961b000 0x01 0x00 0x00 0x961b004 0x01 0x00 0x00 0x961c000 0x01 0x00 0x00 0x961c004 0x01 0x00 0x00 0x961d000 0x01 0x00 0x00 0x961d004 0x01 0x00 0x00 0x961e000 0x01 0x00 0x00 0x961e004 0x01 0x00 0x00 0x961f000 0x01 0x00 0x00 0x961f004 0x01 0x00 0x01 0x6a0e00c 0x600007 0x01 0x01 0x6a0e01c 0x136800 0x01 0x00 0x6a0e014 0x01 0x01 0x01 0x6a0e01c 0x136810 0x01 0x00 0x6a0e014 0x01 0x01 0x01 0x6a0e01c 0x136820 0x01 0x00 0x6a0e014 0x01 0x01 0x01 0x6a0e01c 0x136830 0x01 0x00 0x6a0e014 0x01 0x01 0x01 0x6a0e01c 0x136840 0x01 0x00 0x6a0e014 0x01 0x01 0x01 0x6a0e01c 0x136850 0x01 0x00 0x6a0e014 0x01 0x01 0x01 0x6a0e01c 0x136860 0x01 0x00 0x6a0e014 0x01 0x01 0x01 0x6a0e01c 0x136870 0x01 0x00 0x6a0e014 0x01 0x01 0x01 0x6a0e01c 0x3e9a0 0x01 0x01 0x6a0e01c 0x1368a0 0x01 0x00 0x6a0e014 0x01 0x01 0x01 0x6a0e01c 0x3c0a0 0x01 0x01 0x6a0e01c 0x1368a0 0x01 0x00 0x6a0e014 0x01 0x01 0x01 0x6a0e01c 0x3d1a0 0x01 0x01 0x6a0e01c 0x1368a0 0x01 0x00 0x6a0e014 0x01 0x01 0x01 0x6a0e01c 0x3d2a0 0x01 0x01 0x6a0e01c 0x1368a0 0x01 0x00 0x6a0e014 0x01 0x01 0x01 0x6a0e01c 0x3d5a0 0x01 0x01 0x6a0e01c 0x1368a0 0x01 0x00 0x6a0e014 0x01 0x01 0x01 0x6a0e01c 0x3d6a0 0x01 0x01 0x6a0e01c 0x1368a0 0x01 0x00 0x6a0e014 0x01 0x01 0x01 0x6a0e01c 0x3e8a0 0x01 0x01 0x6a0e01c 0x1368a0 0x01 0x00 0x6a0e014 0x01 0x01 0x01 0x6a0e01c 0x3eea0 0x01 0x01 0x6a0e01c 0x1368a0 0x01 0x00 0x6a0e014 0x01 0x01 0x01 0x6a0e01c 0x3b1a0 0x01 0x01 0x6a0e01c 0x1368a0 0x01 0x00 0x6a0e014 0x01 0x01 0x01 0x6a0e01c 0x3b2a0 0x01 0x01 0x6a0e01c 0x1368a0 0x01 0x00 0x6a0e014 0x01 0x01 0x01 0x6a0e01c 0x3b5a0 0x01 0x01 0x6a0e01c 0x1368a0 0x01 0x00 0x6a0e014 0x01 0x01 0x01 0x6a0e01c 0x3b6a0 0x01 0x01 0x6a0e01c 0x1368a0 0x01 0x00 0x6a0e014 0x01 0x01 0x01 0x6a0e01c 0x3c2a0 0x01 0x01 0x6a0e01c 0x1368a0 0x01 0x00 0x6a0e014 0x01 0x01 0x01 0x6a0e01c 0x3c5a0 0x01 0x01 0x6a0e01c 0x1368a0 0x01 0x00 0x6a0e014 0x01 0x01 0x01 0x6a0e01c 0x3c6a0 0x01 0x01 0x6a0e01c 0x1368a0 0x01 0x00 0x6a0e014 0x01 0x01 0x01 0x6a0e014 0x20b38 0x01 0x01 0x6a0e01c 0x368b0 0x01 0x01 0x6a0e01c 0xba8 0x01 0x01 0x6a0e01c 0x13b6a0 0x01 0x01 0x6a0e01c 0xf1e000 0x01 0x01 0x6a0e008 0x07 0x01 0x00 0x906e7e00 0x7c 0x00 0x01 0x90c80f8 0x01 0x01 0x00 0x91800c8 0x01 0x00 0x00 0x9180740 0x01 0x00 0x00 0x9183740 0x01 0x00 0x00 0x91900c8 0x01 0x00 0x00 0x9190740 0x01 0x00 0x00 0x9193740 0x01 0x00 0x00 0x9181254 0x02 0x00 0x00 0x9181624 0x01 0x00 0x00 0x9181740 0x01 0x00 0x00 0x9181768 0x01 0x00 0x00 0x918182c 0x01 0x00 0x00 0x9182254 0x02 0x00 0x00 0x9182624 0x01 0x00 0x00 0x9182740 0x01 0x00 0x00 0x9182768 0x01 0x00 0x00 0x918282c 0x01 0x00 0x00 0x9184254 0x02 0x00 0x00 0x9184624 0x01 0x00 0x00 0x9184740 0x01 0x00 0x00 0x9184768 0x01 0x00 0x00 0x918482c 0x01 0x00 0x00 0x9185254 0x02 0x00 0x00 0x9185624 0x01 0x00 0x00 0x9185740 0x01 0x00 0x00 0x9185768 0x01 0x00 0x00 0x918582c 0x01 0x00 0x00 0x9191254 0x02 0x00 0x00 0x9191624 0x01 0x00 0x00 0x9191740 0x01 0x00 0x00 0x9191768 0x01 0x00 0x00 0x919182c 0x01 0x00 0x00 0x9192254 0x02 0x00 0x00 0x9192624 0x01 0x00 0x00 0x9192740 0x01 0x00 0x00 0x9192768 0x01 0x00 0x00 0x919282c 0x01 0x00 0x00 0x9194254 0x02 0x00 0x00 0x9194624 0x01 0x00 0x00 0x9194740 0x01 0x00 0x00 0x9194768 0x01 0x00 0x00 0x919482c 0x01 0x00 0x00 0x9195254 0x02 0x00 0x00 0x9195624 0x01 0x00 0x00 0x9195740 0x01 0x00 0x00 0x9195768 0x01 0x00 0x00 0x919582c 0x01 0x00 0x00 0x9186048 0x01 0x00 0x00 0x9186054 0x01 0x00 0x00 0x9186164 0x01 0x00 0x00 0x9186170 0x01 0x00 0x00 0x9186410 0x01 0x00 0x00 0x9186618 0x04 0x00 0x00 0x91866e0 0x01 0x00 0x00 0x9186700 0x02 0x00 0x00 0x9196048 0x01 0x00 0x00 0x9196054 0x01 0x00 0x00 0x9196164 0x01 0x00 0x00 0x9196170 0x01 0x00 0x00 0x9196410 0x01 0x00 0x00 0x9196618 0x04 0x00 0x00 0x91966e0 0x01 0x00 0x00 0x9196700 0x02 0x00>;
			phandle = <0x344>;
		};

		tsens@c222000 {
			compatible = "qcom,tsens24xx";
			reg = <0xc222000 0x04 0xc263000 0x1ff>;
			reg-names = "tsens_srot_physical\0tsens_tm_physical";
			interrupts = <0x00 0x1fa 0x00 0x00 0x1fc 0x00>;
			interrupt-names = "tsens-upper-lower\0tsens-critical";
			#thermal-sensor-cells = <0x01>;
			phandle = <0xbc>;
		};

		tsens@c223000 {
			compatible = "qcom,tsens24xx";
			reg = <0xc223000 0x04 0xc265000 0x1ff>;
			reg-names = "tsens_srot_physical\0tsens_tm_physical";
			interrupts = <0x00 0x1fb 0x00 0x00 0x1fd 0x00>;
			interrupt-names = "tsens-upper-lower\0tsens-critical";
			#thermal-sensor-cells = <0x01>;
			phandle = <0xbd>;
		};

		thermal-zones {
			phandle = <0x345>;

			aoss0-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0xbc 0x00>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			cpu-0-0-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0xbc 0x01>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			cpu-0-1-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0xbc 0x02>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			cpu-0-2-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0xbc 0x03>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			cpu-0-3-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0xbc 0x04>;
				thermal-governor = "user_space";

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			cpuss-0-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0xbc 0x05>;
				thermal-governor = "user_space";

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			cpuss-1-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0xbc 0x06>;
				thermal-governor = "user_space";

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			cpu-1-0-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0xbc 0x07>;
				thermal-governor = "user_space";

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			cpu-1-1-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0xbc 0x08>;
				thermal-governor = "user_space";

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			cpu-1-2-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0xbc 0x09>;
				thermal-governor = "user_space";

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			cpu-1-3-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0xbc 0x0a>;
				thermal-governor = "user_space";

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			cpu-1-4-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0xbc 0x0b>;
				thermal-governor = "user_space";

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			cpu-1-5-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0xbc 0x0c>;
				thermal-governor = "user_space";

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			cpu-1-6-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0xbc 0x0d>;
				thermal-governor = "user_space";

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			cpu-1-7-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0xbc 0x0e>;
				thermal-governor = "user_space";

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			gpuss-0-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0xbc 0x0f>;
				thermal-governor = "user_space";

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			aoss-1-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0xbd 0x00>;
				thermal-governor = "user_space";

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			cwlan-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0xbd 0x01>;
				thermal-governor = "user_space";

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			video-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0xbd 0x02>;
				thermal-governor = "user_space";

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			ddr-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0xbd 0x03>;
				thermal-governor = "user_space";

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			q6-hvx-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0xbd 0x04>;
				thermal-governor = "user_space";

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			camera-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0xbd 0x05>;
				thermal-governor = "user_space";

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			cmpss-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0xbd 0x06>;
				thermal-governor = "user_space";

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			mdm-core-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0xbd 0x07>;
				thermal-governor = "user_space";

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			npu-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0xbd 0x08>;
				thermal-governor = "user_space";

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			mdm-vec-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0xbd 0x09>;
				thermal-governor = "user_space";

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			mdm-scl-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0xbd 0x0a>;
				thermal-governor = "user_space";

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			gpuss-1-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0xbd 0x0b>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			cpu-1-7-lowf {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0xbc 0x0e>;
				thermal-governor = "low_limits_floor";
				tracks-low;

				trips {

					cpu17-trip {
						temperature = <0x1388>;
						hysteresis = <0x1388>;
						type = "passive";
						phandle = <0xbe>;
					};
				};

				cooling-maps {

					cpu0_cdev {
						trip = <0xbe>;
						cooling-device = <0x13 0x01 0x01>;
					};

					cpu1_cdev {
						trip = <0xbe>;
						cooling-device = <0x17 0x05 0x05>;
					};

					cx_vdd_cdev {
						trip = <0xbe>;
						cooling-device = <0xbf 0x00 0x00>;
					};

					mx_vdd_cdev {
						trip = <0xbe>;
						cooling-device = <0xc0 0x00 0x00>;
					};

					ebi_vdd_cdev {
						trip = <0xbe>;
						cooling-device = <0xc1 0x00 0x00>;
					};

					mmcx_vdd_cdev {
						trip = <0xbe>;
						cooling-device = <0xc2 0x00 0x00>;
					};

					modem_vdd_cdev {
						trip = <0xbe>;
						cooling-device = <0xc3 0x00 0x00>;
					};

					adsp_vdd_cdev {
						trip = <0xbe>;
						cooling-device = <0xc4 0x00 0x00>;
					};

					cdsp_vdd_cdev {
						trip = <0xbe>;
						cooling-device = <0xc5 0x00 0x00>;
					};

					slpi_vdd_cdev {
						trip = <0xbe>;
						cooling-device = <0xc6 0x00 0x00>;
					};

					gpu_vdd_cdev {
						trip = <0xbe>;
						cooling-device = <0xc7 0xfffffffc 0xfffffffc>;
					};
				};
			};

			gpuss-0-lowf {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0xbc 0x0f>;
				thermal-governor = "low_limits_floor";
				tracks-low;

				trips {

					gpuss0-trip {
						temperature = <0x1388>;
						hysteresis = <0x1388>;
						type = "passive";
						phandle = <0xc8>;
					};
				};

				cooling-maps {

					cpu0_cdev {
						trip = <0xc8>;
						cooling-device = <0x13 0x01 0x01>;
					};

					cpu1_cdev {
						trip = <0xc8>;
						cooling-device = <0x17 0x05 0x05>;
					};

					cx_vdd_cdev {
						trip = <0xc8>;
						cooling-device = <0xbf 0x00 0x00>;
					};

					mx_vdd_cdev {
						trip = <0xc8>;
						cooling-device = <0xc0 0x00 0x00>;
					};

					ebi_vdd_cdev {
						trip = <0xc8>;
						cooling-device = <0xc1 0x00 0x00>;
					};

					mmcx_vdd_cdev {
						trip = <0xc8>;
						cooling-device = <0xc2 0x00 0x00>;
					};

					modem_vdd_cdev {
						trip = <0xc8>;
						cooling-device = <0xc3 0x00 0x00>;
					};

					adsp_vdd_cdev {
						trip = <0xc8>;
						cooling-device = <0xc4 0x00 0x00>;
					};

					cdsp_vdd_cdev {
						trip = <0xc8>;
						cooling-device = <0xc5 0x00 0x00>;
					};

					slpi_vdd_cdev {
						trip = <0xc8>;
						cooling-device = <0xc6 0x00 0x00>;
					};

					gpu_vdd_cdev {
						trip = <0xc8>;
						cooling-device = <0xc7 0xfffffffc 0xfffffffc>;
					};
				};
			};

			camera-lowf {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0xbd 0x05>;
				thermal-governor = "low_limits_floor";
				tracks-low;

				trips {

					camera-trip {
						temperature = <0x1388>;
						hysteresis = <0x1388>;
						type = "passive";
						phandle = <0xc9>;
					};
				};

				cooling-maps {

					cpu0_cdev {
						trip = <0xc9>;
						cooling-device = <0x13 0x01 0x01>;
					};

					cpu1_cdev {
						trip = <0xc9>;
						cooling-device = <0x17 0x05 0x05>;
					};

					cx_vdd_cdev {
						trip = <0xc9>;
						cooling-device = <0xbf 0x00 0x00>;
					};

					mx_vdd_cdev {
						trip = <0xc9>;
						cooling-device = <0xc0 0x00 0x00>;
					};

					ebi_vdd_cdev {
						trip = <0xc9>;
						cooling-device = <0xc1 0x00 0x00>;
					};

					mmcx_vdd_cdev {
						trip = <0xc9>;
						cooling-device = <0xc2 0x00 0x00>;
					};

					modem_vdd_cdev {
						trip = <0xc9>;
						cooling-device = <0xc3 0x00 0x00>;
					};

					adsp_vdd_cdev {
						trip = <0xc9>;
						cooling-device = <0xc4 0x00 0x00>;
					};

					cdsp_vdd_cdev {
						trip = <0xc9>;
						cooling-device = <0xc5 0x00 0x00>;
					};

					slpi_vdd_cdev {
						trip = <0xc9>;
						cooling-device = <0xc6 0x00 0x00>;
					};

					gpu_vdd_cdev {
						trip = <0xc9>;
						cooling-device = <0xc7 0xfffffffc 0xfffffffc>;
					};
				};
			};

			mdm-scl-lowf {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0xbd 0x0a>;
				thermal-governor = "low_limits_floor";
				tracks-low;

				trips {

					mdms-trip {
						temperature = <0x1388>;
						hysteresis = <0x1388>;
						type = "passive";
						phandle = <0xca>;
					};
				};

				cooling-maps {

					cpu0_cdev {
						trip = <0xca>;
						cooling-device = <0x13 0x01 0x01>;
					};

					cpu1_cdev {
						trip = <0xca>;
						cooling-device = <0x17 0x05 0x05>;
					};

					cx_vdd_cdev {
						trip = <0xca>;
						cooling-device = <0xbf 0x00 0x00>;
					};

					mx_vdd_cdev {
						trip = <0xca>;
						cooling-device = <0xc0 0x00 0x00>;
					};

					ebi_vdd_cdev {
						trip = <0xca>;
						cooling-device = <0xc1 0x00 0x00>;
					};

					mmcx_vdd_cdev {
						trip = <0xca>;
						cooling-device = <0xc2 0x00 0x00>;
					};

					modem_vdd_cdev {
						trip = <0xca>;
						cooling-device = <0xc3 0x00 0x00>;
					};

					adsp_vdd_cdev {
						trip = <0xca>;
						cooling-device = <0xc4 0x00 0x00>;
					};

					cdsp_vdd_cdev {
						trip = <0xca>;
						cooling-device = <0xc5 0x00 0x00>;
					};

					slpi_vdd_cdev {
						trip = <0xca>;
						cooling-device = <0xc6 0x00 0x00>;
					};

					gpu_vdd_cdev {
						trip = <0xca>;
						cooling-device = <0xc7 0xfffffffc 0xfffffffc>;
					};
				};
			};

			gpuss-max-step {
				polling-delay-passive = <0x0a>;
				polling-delay = <0x64>;
				thermal-governor = "step_wise";

				trips {

					gpu-trip0 {
						temperature = <0x17318>;
						hysteresis = <0x00>;
						type = "passive";
						phandle = <0xcb>;
					};
				};

				cooling-maps {

					gpu_cdev {
						trip = <0xcb>;
						cooling-device = <0xc7 0xffffffff 0xffffffff>;
					};
				};
			};

			apc-0-max-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";

				trips {

					silver-trip {
						temperature = <0x1d4c0>;
						hysteresis = <0x00>;
						type = "passive";
					};
				};
			};

			apc-1-max-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";

				trips {

					gold-trip {
						temperature = <0x1d4c0>;
						hysteresis = <0x00>;
						type = "passive";
					};
				};
			};

			pop-mem-step {
				polling-delay-passive = <0x0a>;
				polling-delay = <0x00>;
				thermal-sensors = <0xbd 0x03>;
				thermal-governor = "step_wise";

				trips {

					pop-trip {
						temperature = <0x17318>;
						hysteresis = <0x00>;
						type = "passive";
						phandle = <0xcc>;
					};
				};

				cooling-maps {

					pop_cdev4 {
						trip = <0xcc>;
						cooling-device = <0x17 0xffffffff 0xfffffffd>;
					};

					pop_cdev5 {
						trip = <0xcc>;
						cooling-device = <0x18 0xffffffff 0xfffffffd>;
					};

					pop_cdev6 {
						trip = <0xcc>;
						cooling-device = <0x19 0xffffffff 0xfffffffd>;
					};

					pop_cdev7 {
						trip = <0xcc>;
						cooling-device = <0x1a 0xffffffff 0xfffffffd>;
					};
				};
			};

			lmh-dcvs-01 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x0d>;

				trips {

					active-config {
						temperature = <0x14c08>;
						hysteresis = <0x61a8>;
						type = "passive";
					};
				};
			};

			lmh-dcvs-00 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x05>;

				trips {

					active-config {
						temperature = <0x14c08>;
						hysteresis = <0x61a8>;
						type = "passive";
					};
				};
			};

			npu-step {
				polling-delay-passive = <0x0a>;
				polling-delay = <0x00>;
				thermal-sensors = <0xbd 0x08>;
				thermal-governor = "step_wise";

				trips {

					npu-trip0 {
						temperature = <0x17318>;
						hysteresis = <0x00>;
						type = "passive";
						phandle = <0xcd>;
					};
				};

				cooling-maps {

					npu_cdev {
						trip = <0xcd>;
						cooling-device = <0xce 0xffffffff 0xffffffff>;
					};
				};
			};

			cpu-0-0-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0xbc 0x01>;

				trips {

					cpu00-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0xcf>;
					};
				};

				cooling-maps {

					cpu00_cdev {
						trip = <0xcf>;
						cooling-device = <0x13 0xfffffffe 0xfffffffe>;
					};
				};
			};

			cpu-0-1-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0xbc 0x02>;

				trips {

					cpu01-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0xd0>;
					};
				};

				cooling-maps {

					cpu01_cdev {
						trip = <0xd0>;
						cooling-device = <0x14 0xfffffffe 0xfffffffe>;
					};
				};
			};

			cpu-0-2-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0xbc 0x03>;

				trips {

					cpu02-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0xd1>;
					};
				};

				cooling-maps {

					cpu02_cdev {
						trip = <0xd1>;
						cooling-device = <0x15 0xfffffffe 0xfffffffe>;
					};
				};
			};

			cpu-0-3-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0xbc 0x04>;
				thermal-governor = "step_wise";

				trips {

					cpu03-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0xd2>;
					};
				};

				cooling-maps {

					cpu03_cdev {
						trip = <0xd2>;
						cooling-device = <0x16 0xfffffffe 0xfffffffe>;
					};
				};
			};

			cpu-1-0-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0xbc 0x07>;
				thermal-governor = "step_wise";

				trips {

					cpu10-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0xd3>;
					};
				};

				cooling-maps {

					cpu10_cdev {
						trip = <0xd3>;
						cooling-device = <0x17 0xfffffffe 0xfffffffe>;
					};
				};
			};

			cpu-1-1-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0xbc 0x08>;
				thermal-governor = "step_wise";

				trips {

					cpu11-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0xd4>;
					};
				};

				cooling-maps {

					cpu11_cdev {
						trip = <0xd4>;
						cooling-device = <0x18 0xfffffffe 0xfffffffe>;
					};
				};
			};

			cpu-1-2-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0xbc 0x09>;
				thermal-governor = "step_wise";

				trips {

					cpu12-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0xd5>;
					};
				};

				cooling-maps {

					cpu12_cdev {
						trip = <0xd5>;
						cooling-device = <0x19 0xfffffffe 0xfffffffe>;
					};
				};
			};

			cpu-1-3-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0xbc 0x0a>;
				thermal-governor = "step_wise";

				trips {

					cpu13-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0xd6>;
					};
				};

				cooling-maps {

					cpu13_cdev {
						trip = <0xd6>;
						cooling-device = <0x1a 0xfffffffe 0xfffffffe>;
					};
				};
			};

			cpu-1-4-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0xbc 0x0b>;
				thermal-governor = "step_wise";

				trips {

					cpu14-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0xd7>;
					};
				};

				cooling-maps {

					cpu14_cdev {
						trip = <0xd7>;
						cooling-device = <0x17 0xfffffffe 0xfffffffe>;
					};
				};
			};

			cpu-1-5-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0xbc 0x0c>;
				thermal-governor = "step_wise";

				trips {

					cpu15-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0xd8>;
					};
				};

				cooling-maps {

					cpu15_cdev {
						trip = <0xd8>;
						cooling-device = <0x18 0xfffffffe 0xfffffffe>;
					};
				};
			};

			cpu-1-6-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0xbc 0x0d>;
				thermal-governor = "step_wise";

				trips {

					cpu16-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0xd9>;
					};
				};

				cooling-maps {

					cpu16_cdev {
						trip = <0xd9>;
						cooling-device = <0x19 0xfffffffe 0xfffffffe>;
					};
				};
			};

			cpu-1-7-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0xbc 0x0e>;
				thermal-governor = "step_wise";

				trips {

					cpu17-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0xda>;
					};
				};

				cooling-maps {

					cpu17_cdev {
						trip = <0xda>;
						cooling-device = <0x1a 0xfffffffe 0xfffffffe>;
					};
				};
			};

			pop-mem-test {
				polling-delay-passive = <0x0a>;
				polling-delay = <0x00>;
				thermal-sensors = <0xbd 0x03>;
				thermal-governor = "step_wise";

				trips {

					pop-test-trip {
						temperature = <0x1e848>;
						hysteresis = <0x00>;
						type = "passive";
						phandle = <0xdb>;
					};
				};

				cooling-maps {

					pop_test_cdev0 {
						trip = <0xdb>;
						cooling-device = <0xdc 0xffffffff 0xffffffff>;
					};

					pop_test_cdev1 {
						trip = <0xdb>;
						cooling-device = <0xdd 0xffffffff 0xffffffff>;
					};

					pop_test_cdev2 {
						trip = <0xdb>;
						cooling-device = <0xde 0xffffffff 0xffffffff>;
					};

					pop_test_cdev3 {
						trip = <0xdb>;
						cooling-device = <0xdf 0xffffffff 0xffffffff>;
					};

					pop_test_cdev4 {
						trip = <0xdb>;
						cooling-device = <0x28 0xffffffff 0xffffffff>;
					};
				};
			};

			q6-hvx-step {
				polling-delay-passive = <0x0a>;
				polling-delay = <0x00>;
				thermal-sensors = <0xbd 0x04>;
				thermal-governor = "step_wise";

				trips {

					q6-hvx-step0 {
						temperature = <0x17318>;
						hysteresis = <0x00>;
						type = "passive";
						phandle = <0xe0>;
					};

					q6-hvx-step1 {
						temperature = <0x19a28>;
						hysteresis = <0x1388>;
						type = "passive";
						phandle = <0xe2>;
					};
				};

				cooling-maps {

					hvx_cdev_lvl0 {
						trip = <0xe0>;
						cooling-device = <0xe1 0xffffffff 0x06>;
					};

					hvx_cdev_lvl1 {
						trip = <0xe2>;
						cooling-device = <0xe1 0x06 0x06>;
					};
				};
			};

			pm8150_tz {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x59a>;
				phandle = <0x664>;

				trips {

					trip0 {
						temperature = <0x17318>;
						hysteresis = <0x00>;
						type = "passive";
						phandle = <0x5f5>;
					};

					trip1 {
						temperature = <0x1c138>;
						hysteresis = <0x00>;
						type = "passive";
						phandle = <0x5f6>;
					};

					trip2 {
						temperature = <0x23668>;
						hysteresis = <0x00>;
						type = "passive";
					};
				};

				cooling-maps {

					trip0_cpu0 {
						trip = <0x5f5>;
						cooling-device = <0x13 0xfffffffd 0xfffffffd>;
					};

					trip0_cpu1 {
						trip = <0x5f5>;
						cooling-device = <0x14 0xfffffffd 0xfffffffd>;
					};

					trip0_cpu2 {
						trip = <0x5f5>;
						cooling-device = <0x15 0xfffffffd 0xfffffffd>;
					};

					trip0_cpu3 {
						trip = <0x5f5>;
						cooling-device = <0x16 0xfffffffd 0xfffffffd>;
					};

					trip0_cpu4 {
						trip = <0x5f5>;
						cooling-device = <0x17 0xfffffffd 0xfffffffd>;
					};

					trip0_cpu5 {
						trip = <0x5f5>;
						cooling-device = <0x18 0xfffffffd 0xfffffffd>;
					};

					trip0_cpu6 {
						trip = <0x5f5>;
						cooling-device = <0x19 0xfffffffd 0xfffffffd>;
					};

					trip0_cpu7 {
						trip = <0x5f5>;
						cooling-device = <0x1a 0xfffffffd 0xfffffffd>;
					};

					trip1_cpu1 {
						trip = <0x5f6>;
						cooling-device = <0x14 0xfffffffe 0xfffffffe>;
					};

					trip1_cpu2 {
						trip = <0x5f6>;
						cooling-device = <0x15 0xfffffffe 0xfffffffe>;
					};

					trip1_cpu3 {
						trip = <0x5f6>;
						cooling-device = <0x16 0xfffffffe 0xfffffffe>;
					};

					trip1_cpu4 {
						trip = <0x5f6>;
						cooling-device = <0x17 0xfffffffe 0xfffffffe>;
					};

					trip1_cpu5 {
						trip = <0x5f6>;
						cooling-device = <0x18 0xfffffffe 0xfffffffe>;
					};

					trip1_cpu6 {
						trip = <0x5f6>;
						cooling-device = <0x19 0xfffffffe 0xfffffffe>;
					};

					trip1_cpu7 {
						trip = <0x5f6>;
						cooling-device = <0x1a 0xfffffffe 0xfffffffe>;
					};
				};
			};

			pm8150b-wp-therm {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x5a2 0x4e>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			pm8150b_tz {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x5a3>;
				phandle = <0x66b>;

				trips {

					trip0 {
						temperature = <0x17318>;
						hysteresis = <0x00>;
						type = "passive";
						phandle = <0x5f2>;
					};

					trip1 {
						temperature = <0x1c138>;
						hysteresis = <0x00>;
						type = "passive";
						phandle = <0x5f4>;
					};

					trip2 {
						temperature = <0x23668>;
						hysteresis = <0x00>;
						type = "passive";
					};
				};

				cooling-maps {

					trip0_bat {
						trip = <0x5f2>;
						cooling-device = <0x5f3 0xfffffffd 0xfffffffd>;
					};

					trip1_bat {
						trip = <0x5f4>;
						cooling-device = <0x5f3 0xfffffffe 0xfffffffe>;
					};
				};
			};

			pm8150b-ibat-lvl0 {
				polling-delay-passive = <0x64>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x5a4 0x00>;

				trips {

					ibat-lvl0 {
						temperature = <0x1194>;
						hysteresis = <0xc8>;
						type = "passive";
						phandle = <0x5fb>;
					};
				};

				cooling-maps {

					ibat_cpu4 {
						trip = <0x5fb>;
						cooling-device = <0x17 0xfffffffe 0xfffffffe>;
					};

					ibat_cpu5 {
						trip = <0x5fb>;
						cooling-device = <0x18 0xfffffffe 0xfffffffe>;
					};

					ibat_gpu0 {
						trip = <0x5fb>;
						cooling-device = <0xc7 0x02 0x02>;
					};
				};
			};

			pm8150b-ibat-lvl1 {
				polling-delay-passive = <0x64>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x5a4 0x01>;

				trips {

					ibat-lvl1 {
						temperature = <0x1388>;
						hysteresis = <0xc8>;
						type = "passive";
						phandle = <0x5fc>;
					};
				};

				cooling-maps {

					ibat_cpu6 {
						trip = <0x5fc>;
						cooling-device = <0x19 0xfffffffe 0xfffffffe>;
					};

					ibat_cpu7 {
						trip = <0x5fc>;
						cooling-device = <0x1a 0xfffffffe 0xfffffffe>;
					};

					ibat_gpu1 {
						trip = <0x5fc>;
						cooling-device = <0xc7 0x04 0x04>;
					};
				};
			};

			pm8150b-vbat-lvl0 {
				polling-delay-passive = <0x64>;
				polling-delay = <0x00>;
				thermal-governor = "low_limits_cap";
				thermal-sensors = <0x5a4 0x02>;
				tracks-low;

				trips {

					vbat-lvl0 {
						temperature = <0xbb8>;
						hysteresis = <0xc8>;
						type = "passive";
						phandle = <0x5f8>;
					};
				};

				cooling-maps {

					vbat_cpu4 {
						trip = <0x5f8>;
						cooling-device = <0x17 0xfffffffe 0xfffffffe>;
					};

					vbat_cpu5 {
						trip = <0x5f8>;
						cooling-device = <0x18 0xfffffffe 0xfffffffe>;
					};

					vbat_gpu0 {
						trip = <0x5f8>;
						cooling-device = <0xc7 0x02 0x02>;
					};
				};
			};

			pm8150b-vbat-lvl1 {
				polling-delay-passive = <0x64>;
				polling-delay = <0x00>;
				thermal-governor = "low_limits_cap";
				thermal-sensors = <0x5a4 0x03>;
				tracks-low;

				trips {

					vbat-lvl1 {
						temperature = <0xaf0>;
						hysteresis = <0xc8>;
						type = "passive";
						phandle = <0x5f9>;
					};
				};

				cooling-maps {

					vbat_cpu6 {
						trip = <0x5f9>;
						cooling-device = <0x19 0xfffffffe 0xfffffffe>;
					};

					vbat_cpu7 {
						trip = <0x5f9>;
						cooling-device = <0x1a 0xfffffffe 0xfffffffe>;
					};

					vbat_gpu1 {
						trip = <0x5f9>;
						cooling-device = <0xc7 0x04 0x04>;
					};
				};
			};

			pm8150b-vbat-lvl2 {
				polling-delay-passive = <0x64>;
				polling-delay = <0x00>;
				thermal-governor = "low_limits_cap";
				thermal-sensors = <0x5a4 0x04>;
				tracks-low;

				trips {

					vbat-lvl2 {
						temperature = <0xa28>;
						hysteresis = <0xc8>;
						type = "passive";
						phandle = <0x5fa>;
					};
				};

				cooling-maps {

					vbat_gpu2 {
						trip = <0x5fa>;
						cooling-device = <0xc7 0xfffffffe 0xfffffffe>;
					};
				};
			};

			soc {
				polling-delay-passive = <0x64>;
				polling-delay = <0x00>;
				thermal-governor = "low_limits_cap";
				thermal-sensors = <0x5a5>;
				tracks-low;
				disable-thermal-zone;

				trips {

					soc-trip {
						temperature = <0x0a>;
						hysteresis = <0x00>;
						type = "passive";
						phandle = <0x5f7>;
					};
				};

				cooling-maps {

					soc_cpu4 {
						trip = <0x5f7>;
						cooling-device = <0x17 0xfffffffe 0xfffffffe>;
					};

					soc_cpu5 {
						trip = <0x5f7>;
						cooling-device = <0x18 0xfffffffe 0xfffffffe>;
					};

					soc_cpu6 {
						trip = <0x5f7>;
						cooling-device = <0x19 0xfffffffe 0xfffffffe>;
					};

					soc_cpu7 {
						trip = <0x5f7>;
						cooling-device = <0x1a 0xfffffffe 0xfffffffe>;
					};
				};
			};

			pm8150l_tz {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x5a9>;
				phandle = <0x67d>;

				trips {

					trip0 {
						temperature = <0x17318>;
						hysteresis = <0x00>;
						type = "passive";
					};

					trip1 {
						temperature = <0x1c138>;
						hysteresis = <0x00>;
						type = "passive";
					};

					trip2 {
						temperature = <0x23668>;
						hysteresis = <0x00>;
						type = "passive";
					};
				};
			};

			pm8150l-vph-lvl0 {
				polling-delay-passive = <0x64>;
				polling-delay = <0x00>;
				thermal-governor = "low_limits_cap";
				thermal-sensors = <0x5aa 0x02>;
				tracks-low;
				disable-thermal-zone;

				trips {

					vph-lvl0 {
						temperature = <0xbb8>;
						hysteresis = <0xc8>;
						type = "passive";
						phandle = <0x5fd>;
					};
				};

				cooling-maps {

					vph_cpu4 {
						trip = <0x5fd>;
						cooling-device = <0x17 0xfffffffe 0xfffffffe>;
					};

					vph_cpu5 {
						trip = <0x5fd>;
						cooling-device = <0x18 0xfffffffe 0xfffffffe>;
					};

					vph_gpu0 {
						trip = <0x5fd>;
						cooling-device = <0xc7 0x02 0x02>;
					};
				};
			};

			pm8150l-vph-lvl1 {
				polling-delay-passive = <0x64>;
				polling-delay = <0x00>;
				thermal-governor = "low_limits_cap";
				thermal-sensors = <0x5aa 0x03>;
				tracks-low;
				disable-thermal-zone;

				trips {

					vph-lvl1 {
						temperature = <0xabe>;
						hysteresis = <0xc8>;
						type = "passive";
						phandle = <0x5fe>;
					};
				};

				cooling-maps {

					vph_cpu6 {
						trip = <0x5fe>;
						cooling-device = <0x19 0xfffffffe 0xfffffffe>;
					};

					vph_cpu7 {
						trip = <0x5fe>;
						cooling-device = <0x1a 0xfffffffe 0xfffffffe>;
					};

					vph_gpu1 {
						trip = <0x5fe>;
						cooling-device = <0xc7 0x04 0x04>;
					};
				};
			};

			pm8150l-vph-lvl2 {
				polling-delay-passive = <0x64>;
				polling-delay = <0x00>;
				thermal-governor = "low_limits_cap";
				thermal-sensors = <0x5aa 0x04>;
				tracks-low;
				disable-thermal-zone;

				trips {

					vph-lvl2 {
						temperature = <0x9c4>;
						hysteresis = <0xc8>;
						type = "passive";
						phandle = <0x5ff>;
					};
				};

				cooling-maps {

					vph_gpu2 {
						trip = <0x5ff>;
						cooling-device = <0xc7 0xfffffffe 0xfffffffe>;
					};
				};
			};

			wp_therm {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x5a2 0x4d>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			xo_therm {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x631 0x4c>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			quiet_therm {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x631 0x4d>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			pa_therm0 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x631 0x4e>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			cam_therm0 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x632 0x4d>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			cam_therm1 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x632 0x4e>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			pa_therm1 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0x632 0x4f>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};
		};

		slim@171c0000 {
			cell-index = <0x01>;
			compatible = "qcom,slim-ngd";
			reg = <0x171c0000 0x2c000 0x17184000 0x2c000>;
			reg-names = "slimbus_physical\0slimbus_bam_physical";
			interrupts = <0x00 0xa3 0x00 0x00 0xa4 0x00>;
			interrupt-names = "slimbus_irq\0slimbus_bam_irq";
			qcom,apps-ch-pipes = <0x780000>;
			qcom,ea-pc = <0x2a0>;
			qcom,iommu-s1-bypass;
			phandle = <0x346>;

			qcom,iommu_slim_ctrl_cb {
				compatible = "qcom,iommu-slim-ctrl-cb";
				iommus = <0x26 0x1b46 0x08 0x26 0x1b4d 0x02 0x26 0x1b50 0x01>;
				phandle = <0x347>;
			};

			msm_dai_slim {
				compatible = "qcom,msm-dai-slim";
				elemental-addr = [ff ff ff fe 17 02];
			};

			tavil_codec {
				compatible = "qcom,tavil-slim-pgd";
				elemental-addr = [00 01 50 02 17 02];
				interrupt-parent = <0x654>;
				interrupts = <0x00 0x01 0x02 0x03 0x04 0x05 0x06 0x07 0x08 0x09 0x0a 0x0b 0x0c 0x0d 0x0e 0x0f 0x10 0x11 0x12 0x13 0x14 0x15 0x16 0x17 0x18 0x19 0x1a 0x1b 0x1c 0x1d 0x1e 0x1f>;
				qcom,wcd-rst-gpio-node = <0x655>;
				clock-names = "wcd_clk";
				clocks = <0x657 0x00>;
				cdc-vdd-buck-supply = <0x450>;
				qcom,cdc-vdd-buck-voltage = <0x1b7740 0x1b7740>;
				qcom,cdc-vdd-buck-current = <0x9eb10>;
				cdc-buck-sido-supply = <0x450>;
				qcom,cdc-buck-sido-voltage = <0x1b7740 0x1b7740>;
				qcom,cdc-buck-sido-current = <0x7a120>;
				cdc-vdd-tx-h-supply = <0x450>;
				qcom,cdc-vdd-tx-h-voltage = <0x1b7740 0x1b7740>;
				qcom,cdc-vdd-tx-h-current = <0x61a8>;
				cdc-vdd-rx-h-supply = <0x450>;
				qcom,cdc-vdd-rx-h-voltage = <0x1b7740 0x1b7740>;
				qcom,cdc-vdd-rx-h-current = <0x61a8>;
				cdc-vddpx-1-supply = <0x450>;
				qcom,cdc-vddpx-1-voltage = <0x1b7740 0x1b7740>;
				qcom,cdc-vddpx-1-current = <0x2710>;
				cdc-vdd-3v3-supply = <0x468>;
				qcom,cdc-vdd-3v3-voltage = <0x325aa0 0x325aa0>;
				qcom,cdc-vdd-3v3-current = <0x41a0>;
				qcom,cdc-static-supplies = "cdc-vdd-buck\0cdc-buck-sido\0cdc-vdd-tx-h\0cdc-vdd-rx-h\0cdc-vddpx-1\0cdc-vdd-3v3";
				qcom,cdc-micbias1-mv = <0xa8c>;
				qcom,cdc-micbias2-mv = <0x708>;
				qcom,cdc-micbias3-mv = <0xa8c>;
				qcom,cdc-micbias4-mv = <0xa8c>;
				qcom,cdc-mclk-clk-rate = <0x927c00>;
				qcom,cdc-slim-ifd = "tavil-slim-ifd";
				qcom,cdc-slim-ifd-elemental-addr = [00 00 50 02 17 02];
				qcom,cdc-dmic-sample-rate = "\0I>";
				qcom,cdc-mad-dmic-rate = <0x927c0>;
				qcom,wdsp-cmpnt-dev-name = "tavil_codec";
				phandle = <0x652>;

				wcd_pinctrl@5 {
					compatible = "qcom,wcd-pinctrl";
					qcom,num-gpios = <0x05>;
					gpio-controller;
					#gpio-cells = <0x02>;
					phandle = <0x68a>;

					us_euro_sw_wcd_active {
						phandle = <0x637>;

						mux {
							pins = "gpio1";
						};

						config {
							pins = "gpio1";
							output-high;
						};
					};

					us_euro_sw_wcd_sleep {
						phandle = <0x638>;

						mux {
							pins = "gpio1";
						};

						config {
							pins = "gpio1";
							output-low;
						};
					};

					spkr_1_wcd_en_active {
						phandle = <0x633>;

						mux {
							pins = "gpio2";
						};

						config {
							pins = "gpio2";
							output-high;
						};
					};

					spkr_1_wcd_en_sleep {
						phandle = <0x634>;

						mux {
							pins = "gpio2";
						};

						config {
							pins = "gpio2";
							input-enable;
						};
					};

					spkr_2_sd_n_active {
						phandle = <0x635>;

						mux {
							pins = "gpio3";
						};

						config {
							pins = "gpio3";
							output-high;
						};
					};

					spkr_2_sd_n_sleep {
						phandle = <0x636>;

						mux {
							pins = "gpio3";
						};

						config {
							pins = "gpio3";
							input-enable;
						};
					};

					hph_en0_wcd_active {
						phandle = <0x639>;

						mux {
							pins = "gpio4";
						};

						config {
							pins = "gpio4";
							output-high;
						};
					};

					hph_en0_wcd_sleep {
						phandle = <0x63a>;

						mux {
							pins = "gpio4";
						};

						config {
							pins = "gpio4";
							output-low;
						};
					};

					hph_en1_wcd_active {
						phandle = <0x63b>;

						mux {
							pins = "gpio5";
						};

						config {
							pins = "gpio5";
							output-high;
						};
					};

					hph_en1_wcd_sleep {
						phandle = <0x63c>;

						mux {
							pins = "gpio5";
						};

						config {
							pins = "gpio5";
							output-low;
						};
					};
				};

				msm_cdc_pinctrll {
					compatible = "qcom,msm-cdc-pinctrl";
					pinctrl-names = "aud_active\0aud_sleep";
					pinctrl-0 = <0x633>;
					pinctrl-1 = <0x634>;
					phandle = <0x643>;
				};

				msm_cdc_pinctrlr {
					compatible = "qcom,msm-cdc-pinctrl";
					pinctrl-names = "aud_active\0aud_sleep";
					pinctrl-0 = <0x635>;
					pinctrl-1 = <0x636>;
					phandle = <0x644>;
				};

				msm_cdc_pinctrl_us_euro_sw {
					compatible = "qcom,msm-cdc-pinctrl";
					pinctrl-names = "aud_active\0aud_sleep";
					pinctrl-0 = <0x637>;
					pinctrl-1 = <0x638>;
					phandle = <0x68b>;
				};

				msm_cdc_pinctrl_hph_en0 {
					compatible = "qcom,msm-cdc-pinctrl";
					pinctrl-names = "aud_active\0aud_sleep";
					pinctrl-0 = <0x639>;
					pinctrl-1 = <0x63a>;
					phandle = <0x64a>;
				};

				msm_cdc_pinctrl_hph_en1 {
					compatible = "qcom,msm-cdc-pinctrl";
					pinctrl-names = "aud_active\0aud_sleep";
					pinctrl-0 = <0x63b>;
					pinctrl-1 = <0x63c>;
					phandle = <0x64b>;
				};

				swr_master {
					compatible = "qcom,swr-wcd";
					#address-cells = <0x02>;
					#size-cells = <0x00>;

					wsa881x@20170211 {
						compatible = "qcom,wsa881x";
						reg = <0x00 0x20170211>;
						qcom,spkr-sd-n-node = <0x643>;
						phandle = <0x64c>;
					};

					wsa881x@20170212 {
						compatible = "qcom,wsa881x";
						reg = <0x00 0x20170212>;
						qcom,spkr-sd-n-node = <0x644>;
						phandle = <0x64d>;
					};

					wsa881x@21170213 {
						compatible = "qcom,wsa881x";
						reg = <0x00 0x21170213>;
						qcom,spkr-sd-n-node = <0x643>;
						phandle = <0x64e>;
					};

					wsa881x@21170214 {
						compatible = "qcom,wsa881x";
						reg = <0x00 0x21170214>;
						qcom,spkr-sd-n-node = <0x644>;
						phandle = <0x64f>;
					};
				};

				wcd_spi {
					compatible = "qcom,wcd-spi-v2";
					qcom,master-bus-num = <0x00>;
					qcom,chip-select = <0x00>;
					qcom,max-frequency = <0x16e3600>;
					qcom,mem-base-addr = <0x100000>;
					phandle = <0x653>;
				};
			};

			pahu_codec {
				compatible = "qcom,pahu-slim-pgd";
				elemental-addr = [00 01 c0 02 17 02];
				interrupt-parent = <0x654>;
				interrupts = <0x00 0x01 0x02 0x03 0x04 0x05 0x06 0x07 0x08 0x09 0x0a 0x0b 0x0c 0x0d 0x0e 0x0f 0x10 0x11 0x12 0x13 0x14 0x15 0x16 0x17 0x18 0x19 0x1a 0x1b 0x1c 0x1d 0x1e 0x1f>;
				qcom,wcd-rst-gpio-node = <0x655>;
				clock-names = "wcd_clk";
				clocks = <0x656 0x00>;
				cdc-vdd-ldo-rxtx-supply = <0xf0>;
				qcom,cdc-vdd-ldo-rxtx-voltage = <0x1f20c0 0x1f20c0>;
				qcom,cdc-vdd-ldo-rxtx-current = <0x7530>;
				cdc-vdd-buck-sido-supply = <0x450>;
				qcom,cdc-vdd-buck-sido-voltage = <0x1b7740 0x1b7740>;
				qcom,cdc-vdd-buck-sido-current = <0x37aa0>;
				cdc-vdd-px-supply = <0x450>;
				qcom,cdc-vdd-px-voltage = <0x1b7740 0x1b7740>;
				qcom,cdc-vdd-px-current = <0x3a98>;
				cdc-vdd-mic-bias-supply = <0x468>;
				qcom,cdc-vdd-mic-bias-voltage = <0x325aa0 0x325aa0>;
				qcom,cdc-vdd-mic-bias-current = <0x41a0>;
				cdc-vdd-pa-supply = <0x468>;
				qcom,cdc-vdd-pa-voltage = <0x325aa0 0x325aa0>;
				qcom,cdc-vdd-pa-current = <0xf4240>;
				qcom,cdc-static-supplies = "cdc-vdd-buck-sido\0cdc-vdd-px\0cdc-vdd-mic-bias\0cdc-vdd-pa";
				qcom,cdc-on-demand-supplies = "cdc-vdd-ldo-rxtx";
				qcom,cdc-micbias1-mv = <0x708>;
				qcom,cdc-micbias2-mv = <0x708>;
				qcom,cdc-micbias3-mv = <0x708>;
				qcom,cdc-micbias4-mv = <0x708>;
				qcom,cdc-mclk-clk-rate = <0x927c00>;
				qcom,cdc-slim-ifd = "pahu-slim-ifd";
				qcom,cdc-slim-ifd-elemental-addr = [00 00 c0 02 17 02];
				qcom,cdc-dmic-sample-rate = "\0I>";
				qcom,cdc-mad-dmic-rate = <0x927c0>;
				qcom,wdsp-cmpnt-dev-name = "pahu_codec";
				phandle = <0x650>;

				wcd_pinctrl {
					compatible = "qcom,wcd-pinctrl";
					qcom,num-gpios = <0x05>;
					gpio-controller;
					#gpio-cells = <0x02>;
					phandle = <0x68c>;

					spkr_1_wcd_en_active {
						phandle = <0x63d>;

						mux {
							pins = "gpio2";
						};

						config {
							pins = "gpio2";
							output-high;
						};
					};

					spkr_1_wcd_en_sleep {
						phandle = <0x63e>;

						mux {
							pins = "gpio2";
						};

						config {
							pins = "gpio2";
							input-enable;
						};
					};

					spkr_2_sd_n_active {
						phandle = <0x63f>;

						mux {
							pins = "gpio3";
						};

						config {
							pins = "gpio3";
							output-high;
						};
					};

					spkr_2_sd_n_sleep {
						phandle = <0x640>;

						mux {
							pins = "gpio3";
						};

						config {
							pins = "gpio3";
							input-enable;
						};
					};
				};

				msm_cdc_pinctrll {
					compatible = "qcom,msm-cdc-pinctrl";
					pinctrl-names = "aud_active\0aud_sleep";
					pinctrl-0 = <0x63d>;
					pinctrl-1 = <0x63e>;
					phandle = <0x641>;
				};

				msm_cdc_pinctrlr {
					compatible = "qcom,msm-cdc-pinctrl";
					pinctrl-names = "aud_active\0aud_sleep";
					pinctrl-0 = <0x63f>;
					pinctrl-1 = <0x640>;
					phandle = <0x642>;
				};

				swr_master {
					compatible = "qcom,swr-wcd";
					#address-cells = <0x02>;
					#size-cells = <0x00>;

					wsa881x@20170211 {
						compatible = "qcom,wsa881x";
						reg = <0x00 0x20170211>;
						qcom,spkr-sd-n-node = <0x641>;
						phandle = <0x646>;
					};

					wsa881x@20170212 {
						compatible = "qcom,wsa881x";
						reg = <0x00 0x20170212>;
						qcom,spkr-sd-n-node = <0x642>;
						phandle = <0x647>;
					};

					wsa881x@21170213 {
						compatible = "qcom,wsa881x";
						reg = <0x00 0x21170213>;
						qcom,spkr-sd-n-node = <0x641>;
						phandle = <0x648>;
					};

					wsa881x@21170214 {
						compatible = "qcom,wsa881x";
						reg = <0x00 0x21170214>;
						qcom,spkr-sd-n-node = <0x642>;
						phandle = <0x649>;
					};
				};

				wcd_spi {
					compatible = "qcom,wcd-spi-v2";
					qcom,master-bus-num = <0x00>;
					qcom,chip-select = <0x00>;
					qcom,max-frequency = <0x16e3600>;
					qcom,mem-base-addr = <0x100000>;
					phandle = <0x651>;
				};
			};
		};

		slim@17240000 {
			status = "ok";
			cell-index = <0x03>;
			compatible = "qcom,slim-ngd";
			reg = <0x17240000 0x2c000 0x17204000 0x20000>;
			reg-names = "slimbus_physical\0slimbus_bam_physical";
			interrupts = <0x00 0x123 0x00 0x00 0x124 0x00>;
			interrupt-names = "slimbus_irq\0slimbus_bam_irq";
			qcom,iommu-s1-bypass;
			phandle = <0x348>;

			qcom,iommu_slim_ctrl_cb {
				compatible = "qcom,iommu-slim-ctrl-cb";
				iommus = <0x26 0x1b53 0x00>;
				phandle = <0x349>;
			};

			wcn3990 {
				compatible = "qcom,btfmslim_slave";
				elemental-addr = [00 01 20 02 17 02];
				qcom,btfm-slim-ifd = "btfmslim_slave_ifd";
				qcom,btfm-slim-ifd-elemental-addr = [00 00 20 02 17 02];
				phandle = <0x34a>;
			};
		};

		qcom,gpi-dma@0x800000 {
			#dma-cells = <0x05>;
			compatible = "qcom,gpi-dma";
			reg = <0x800000 0x60000>;
			reg-names = "gpi-top";
			interrupts = <0x00 0xf4 0x00 0x00 0xf5 0x00 0x00 0xf6 0x00 0x00 0xf7 0x00 0x00 0xf8 0x00 0x00 0xf9 0x00 0x00 0xfa 0x00 0x00 0xfb 0x00 0x00 0xfc 0x00 0x00 0xfd 0x00 0x00 0xfe 0x00 0x00 0xff 0x00 0x00 0x100 0x00>;
			qcom,max-num-gpii = <0x0d>;
			qcom,gpii-mask = <0xfa>;
			qcom,ev-factor = <0x02>;
			iommus = <0x26 0xd6 0x00>;
			qcom,smmu-cfg = <0x01>;
			qcom,iova-range = <0x00 0x100000 0x00 0x100000>;
			status = "ok";
			phandle = <0x238>;
		};

		qcom,gpi-dma@0xa00000 {
			#dma-cells = <0x05>;
			compatible = "qcom,gpi-dma";
			reg = <0xa00000 0x60000>;
			reg-names = "gpi-top";
			interrupts = <0x00 0x117 0x00 0x00 0x118 0x00 0x00 0x119 0x00 0x00 0x11a 0x00 0x00 0x11b 0x00 0x00 0x11c 0x00 0x00 0x125 0x00 0x00 0x126 0x00 0x00 0x127 0x00 0x00 0x128 0x00 0x00 0x129 0x00 0x00 0x12a 0x00 0x00 0x12b 0x00>;
			qcom,max-num-gpii = <0x0d>;
			qcom,gpii-mask = <0xfa>;
			qcom,ev-factor = <0x02>;
			iommus = <0x26 0x616 0x00>;
			qcom,smmu-cfg = <0x01>;
			qcom,iova-range = <0x00 0x100000 0x00 0x100000>;
			status = "ok";
			phandle = <0x263>;
		};

		qcom,gpi-dma@0xc00000 {
			#dma-cells = <0x05>;
			compatible = "qcom,gpi-dma";
			reg = <0xc00000 0x60000>;
			reg-names = "gpi-top";
			interrupts = <0x00 0x24c 0x00 0x00 0x24d 0x00 0x00 0x24e 0x00 0x00 0x24f 0x00 0x00 0x250 0x00 0x00 0x251 0x00 0x00 0x252 0x00 0x00 0x253 0x00 0x00 0x254 0x00 0x00 0x255 0x00 0x00 0x256 0x00 0x00 0x257 0x00 0x00 0x258 0x00>;
			qcom,max-num-gpii = <0x0d>;
			qcom,gpii-mask = <0xfa>;
			qcom,ev-factor = <0x02>;
			iommus = <0x26 0x7b6 0x00>;
			qcom,smmu-cfg = <0x01>;
			qcom,iova-range = <0x00 0x100000 0x00 0x100000>;
			status = "ok";
			phandle = <0x26e>;
		};

		qcom,rmtfs_sharedmem@0 {
			compatible = "qcom,sharedmem-uio";
			reg = <0x00 0x300000>;
			reg-names = "rmtfs";
			qcom,client-id = <0x01>;
			qcom,guard-memory;
		};

		qcom,msm_gsi {
			compatible = "qcom,msm_gsi";
		};

		qcom,rmnet-ipa {
			compatible = "qcom,rmnet-ipa3";
			qcom,rmnet-ipa-ssr;
			qcom,ipa-platform-type-msm;
			qcom,ipa-advertise-sg-support;
			qcom,ipa-napi-enable;
		};

		qcom,ipa@1e00000 {
			compatible = "qcom,ipa";
			mboxes = <0x1f 0x00>;
			reg = <0x1e00000 0x34000 0x1e04000 0x28000>;
			reg-names = "ipa-base\0gsi-base";
			interrupts = <0x00 0x137 0x00 0x00 0x1b0 0x00>;
			interrupt-names = "ipa-irq\0gsi-irq";
			qcom,ipa-hw-ver = <0x0f>;
			qcom,ipa-hw-mode = <0x00>;
			qcom,ee = <0x00>;
			qcom,use-ipa-tethering-bridge;
			qcom,modem-cfg-emb-pipe-flt;
			qcom,ipa-wdi2;
			qcom,use-64-bit-dma-mask;
			qcom,arm-smmu;
			qcom,smmu-fast-map;
			qcom,use-ipa-pm;
			qcom,bandwidth-vote-for-ipa;
			qcom,msm-bus,name = "ipa";
			qcom,msm-bus,num-cases = <0x05>;
			qcom,msm-bus,num-paths = <0x04>;
			qcom,msm-bus,vectors-KBps = <0x5a 0x200 0x00 0x00 0x5a 0x249 0x00 0x00 0x01 0x2a4 0x00 0x00 0x8f 0x309 0x00 0x00 0x5a 0x200 0x13880 0x927c0 0x5a 0x249 0x13880 0x55730 0x01 0x2a4 0x9c40 0x9c40 0x8f 0x309 0x00 0x7d 0x5a 0x200 0x13880 0x9c400 0x5a 0x249 0x13880 0x9c400 0x01 0x2a4 0x13880 0x13880 0x8f 0x309 0x00 0xfa 0x5a 0x200 0x324b0 0xea600 0x5a 0x249 0x324b0 0xea600 0x01 0x2a4 0x324b0 0x27100 0x8f 0x309 0x00 0x1f4 0x5a 0x200 0x324b0 0x36ee80 0x5a 0x249 0x324b0 0x36ee80 0x01 0x2a4 0x324b0 0x493e0 0x8f 0x309 0x00 0x258>;
			qcom,bus-vector-names = "MIN\0SVS2\0SVS\0NOMINAL\0TURBO";
			qcom,throughput-threshold = <0x136 0x258 0x3e8>;
			qcom,scaling-exceptions;
			phandle = <0x34b>;

			qcom,smp2p_map_ipa_1_out {
				compatible = "qcom,smp2p-map-ipa-1-out";
				qcom,smem-states = <0xe3 0x00>;
				qcom,smem-state-names = "ipa-smp2p-out";
			};

			qcom,smp2p_map_ipa_1_in {
				compatible = "qcom,smp2p-map-ipa-1-in";
				interrupts-extended = <0xe4 0x00 0x00>;
				interrupt-names = "ipa-smp2p-in";
			};
		};

		ipa_smmu_ap {
			compatible = "qcom,ipa-smmu-ap-cb";
			iommus = <0x26 0x520 0x00>;
			qcom,iova-mapping = <0x20000000 0x40000000>;
			qcom,additional-mapping = <0x146bd000 0x146bd000 0x2000>;
			dma-coherent;
			phandle = <0x34c>;
		};

		ipa_smmu_wlan {
			compatible = "qcom,ipa-smmu-wlan-cb";
			iommus = <0x26 0x521 0x00>;
			qcom,additional-mapping = <0x1e60000 0x1e60000 0x80000>;
			phandle = <0x34d>;
		};

		ipa_smmu_uc {
			compatible = "qcom,ipa-smmu-uc-cb";
			iommus = <0x26 0x522 0x00>;
			qcom,iova-mapping = <0x40400000 0x1fc00000>;
			phandle = <0x34e>;
		};

		qcom,ipa_fws {
			compatible = "qcom,pil-tz-generic";
			qcom,pas-id = <0x0f>;
			qcom,firmware-name = "ipa_fws";
			qcom,pil-force-shutdown;
			memory-region = <0xe5>;
		};

		aop-msg-client {
			compatible = "qcom,debugfs-qmp-client";
			mboxes = <0x1f 0x00>;
			mbox-names = "aop";
		};

		qcom,cnss-qca6390@a0000000 {
			compatible = "qcom,cnss-qca6390";
			reg = <0xa0000000 0x10000000 0xb0000000 0x10000>;
			reg-names = "smmu_iova_base\0smmu_iova_ipa";
			wlan-en-gpio = <0x37 0xa9 0x00>;
			pinctrl-names = "wlan_en_active\0wlan_en_sleep";
			pinctrl-0 = <0xe6>;
			pinctrl-1 = <0xe7>;
			qcom,wlan-rc-num = <0x00>;
			qcom,wlan-ramdump-dynamic = <0x400000>;
			mhi,max-channels = <0x1e>;
			mhi,timeout = <0x2710>;

			mhi_chan@0 {
				reg = <0x00>;
				label = "LOOPBACK";
				mhi,num-elements = <0x20>;
				mhi,event-ring = <0x01>;
				mhi,chan-dir = <0x01>;
				mhi,data-type = <0x00>;
				mhi,doorbell-mode = <0x02>;
				mhi,ee = <0x14>;
			};

			mhi_chan@1 {
				reg = <0x01>;
				label = "LOOPBACK";
				mhi,num-elements = <0x20>;
				mhi,event-ring = <0x01>;
				mhi,chan-dir = <0x02>;
				mhi,data-type = <0x00>;
				mhi,doorbell-mode = <0x02>;
				mhi,ee = <0x14>;
			};

			mhi_chan@4 {
				reg = <0x04>;
				label = "DIAG";
				mhi,num-elements = <0x20>;
				mhi,event-ring = <0x01>;
				mhi,chan-dir = <0x01>;
				mhi,data-type = <0x00>;
				mhi,doorbell-mode = <0x02>;
				mhi,ee = <0x14>;
			};

			mhi_chan@5 {
				reg = <0x05>;
				label = "DIAG";
				mhi,num-elements = <0x20>;
				mhi,event-ring = <0x01>;
				mhi,chan-dir = <0x02>;
				mhi,data-type = <0x00>;
				mhi,doorbell-mode = <0x02>;
				mhi,ee = <0x14>;
			};

			mhi_chan@20 {
				reg = <0x14>;
				label = "IPCR";
				mhi,num-elements = <0x20>;
				mhi,event-ring = <0x01>;
				mhi,chan-dir = <0x01>;
				mhi,data-type = <0x01>;
				mhi,doorbell-mode = <0x02>;
				mhi,ee = <0x14>;
				mhi,auto-start;
			};

			mhi_chan@21 {
				reg = <0x15>;
				label = "IPCR";
				mhi,num-elements = <0x20>;
				mhi,event-ring = <0x01>;
				mhi,chan-dir = <0x02>;
				mhi,data-type = <0x00>;
				mhi,doorbell-mode = <0x02>;
				mhi,ee = <0x14>;
				mhi,auto-queue;
				mhi,auto-start;
			};

			mhi_event@0 {
				mhi,num-elements = <0x20>;
				mhi,intmod = <0x01>;
				mhi,msi = <0x01>;
				mhi,priority = <0x01>;
				mhi,brstmode = <0x02>;
				mhi,data-type = <0x01>;
			};

			mhi_event@1 {
				mhi,num-elements = <0x100>;
				mhi,intmod = <0x01>;
				mhi,msi = <0x02>;
				mhi,priority = <0x01>;
				mhi,brstmode = <0x02>;
			};
		};

		qcom,icnss@18800000 {
			compatible = "qcom,icnss";
			reg = <0x18800000 0x800000 0xa0000000 0x10000000 0xb0000000 0x10000>;
			reg-names = "membase\0smmu_iova_base\0smmu_iova_ipa";
			iommus = <0x26 0x640 0x01>;
			interrupts = <0x00 0x19e 0x00 0x00 0x19f 0x00 0x00 0x1a0 0x00 0x00 0x1a1 0x00 0x00 0x1a2 0x00 0x00 0x1a3 0x00 0x00 0x1a4 0x00 0x00 0x1a5 0x00 0x00 0x1a6 0x00 0x00 0x1a7 0x00 0x00 0x1a8 0x00 0x00 0x1a9 0x00>;
			qcom,wlan-msa-memory = <0x100000>;
			qcom,wlan-msa-fixed-region = <0xe8>;
			vdd-cx-mx-supply = <0xe9>;
			vdd-1.8-xo-supply = <0xea>;
			vdd-1.3-rfa-supply = <0xeb>;
			vdd-3.3-ch0-supply = <0xec>;
			qcom,vdd-cx-mx-config = <0xb7980 0xb7980>;
			qcom,vdd-3.3-ch0-config = <0x2f5d00 0x328980>;
			phandle = <0x34f>;

			qcom,smp2p_map_wlan_1_in {
				interrupts-extended = <0xed 0x00 0x00 0xed 0x01 0x00>;
				interrupt-names = "qcom,smp2p-force-fatal-error\0qcom,smp2p-early-crash-ind";
			};
		};

		qcom,wil6210 {
			compatible = "qcom,wil6210";
			qcom,pcie-parent = <0xee>;
			pinctrl-names = "default";
			pinctrl-0 = <0xef>;
			qcom,wigig-en = <0x37 0x83 0x00>;
			qcom,msm-bus,name = "wil6210";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x64 0x200 0x00 0x00 0x64 0x200 0x927c0 0xc3500>;
			qcom,use-ext-supply;
			vddio-supply = <0xf0>;
			qcom,use-ext-clocks;
			clocks = <0x25 0x0a>;
			clock-names = "rf_clk3_clk";
			qcom,smmu-support;
			qcom,smmu-mapping = <0x20000000 0xe0000000>;
			qcom,smmu-s1-en;
			qcom,smmu-fast-map;
			qcom,smmu-coherent;
			qcom,keep-radio-on-during-sleep;
			status = "ok";
			phandle = <0x350>;
		};

		msm_tspp@0x8880000 {
			compatible = "qcom,msm_tspp";
			reg = <0x88a7000 0x200 0x88a8000 0x200 0x88a9000 0x1000 0x8884000 0x23000>;
			reg-names = "MSM_TSIF0_PHYS\0MSM_TSIF1_PHYS\0MSM_TSPP_PHYS\0MSM_TSPP_BAM_PHYS";
			interrupts = <0x00 0x79 0x00 0x00 0x77 0x00 0x00 0x78 0x00 0x00 0x7a 0x00>;
			interrupt-names = "TSIF_TSPP_IRQ\0TSIF0_IRQ\0TSIF1_IRQ\0TSIF_BAM_IRQ";
			clock-names = "iface_clk\0ref_clk";
			clocks = <0x1b 0x86 0x1b 0x88>;
			qcom,msm-bus,name = "tsif";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x52 0x200 0x00 0x00 0x52 0x200 0x3000 0x6000>;
			pinctrl-names = "disabled\0tsif0-mode1\0tsif0-mode2\0tsif1-mode1\0tsif1-mode2\0dual-tsif-mode1\0dual-tsif-mode2";
			pinctrl-0;
			pinctrl-1 = <0xf1>;
			pinctrl-2 = <0xf1 0xf2>;
			pinctrl-3 = <0xf3>;
			pinctrl-4 = <0xf3 0xf4>;
			pinctrl-5 = <0xf1 0xf3>;
			pinctrl-6 = <0xf1 0xf2 0xf3 0xf4>;
			memory-region = <0xba>;
			qcom,smmu-s1-bypass;
			iommus = <0x26 0x620 0x00>;
			phandle = <0x351>;
		};

		demux {
			compatible = "qcom,demux";
		};

		pinctrl@03000000 {
			compatible = "qcom,sm8150-pinctrl";
			reg = <0x3000000 0xdc2000 0x17c000f0 0x60>;
			reg-names = "pinctrl\0spi_cfg";
			interrupts = <0x00 0xd0 0x00>;
			gpio-controller;
			#gpio-cells = <0x02>;
			interrupt-controller;
			#interrupt-cells = <0x02>;
			phandle = <0x37>;

			ufs_dev_reset_assert {
				phandle = <0xac>;

				config {
					pins = "ufs_reset";
					bias-pull-down;
					drive-strength = <0x08>;
					output-low;
				};
			};

			ufs_dev_reset_deassert {
				phandle = <0xad>;

				config {
					pins = "ufs_reset";
					bias-pull-down;
					drive-strength = <0x08>;
					output-high;
				};
			};

			storage_cd {
				phandle = <0x352>;

				mux {
					pins = "gpio96";
					function = "gpio";
				};

				config {
					pins = "gpio96";
					bias-pull-up;
					drive-strength = <0x02>;
				};
			};

			sdc2_clk_on {
				phandle = <0x353>;

				config {
					pins = "sdc2_clk";
					bias-disable;
					drive-strength = <0x10>;
				};
			};

			sdc2_clk_off {
				phandle = <0x354>;

				config {
					pins = "sdc2_clk";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			sdc2_clk_ds_400KHz {
				phandle = <0x355>;

				config {
					pins = "sdc2_clk";
					bias-disable;
					drive-strength = <0x10>;
				};
			};

			sdc2_clk_ds_50MHz {
				phandle = <0x356>;

				config {
					pins = "sdc2_clk";
					bias-disable;
					drive-strength = <0x10>;
				};
			};

			sdc2_clk_ds_100MHz {
				phandle = <0x357>;

				config {
					pins = "sdc2_clk";
					bias-disable;
					drive-strength = <0x10>;
				};
			};

			sdc2_clk_ds_200MHz {
				phandle = <0x358>;

				config {
					pins = "sdc2_clk";
					bias-disable;
					drive-strength = <0x10>;
				};
			};

			sdc2_cmd_on {
				phandle = <0x359>;

				config {
					pins = "sdc2_cmd";
					bias-pull-up;
					drive-strength = <0x10>;
				};
			};

			sdc2_cmd_off {
				phandle = <0x35a>;

				config {
					pins = "sdc2_cmd";
					bias-pull-up;
					drive-strength = <0x02>;
				};
			};

			sdc2_cmd_ds_400KHz {
				phandle = <0x35b>;

				config {
					pins = "sdc2_cmd";
					bias-pull-up;
					drive-strength = <0x10>;
				};
			};

			sdc2_cmd_ds_50MHz {
				phandle = <0x35c>;

				config {
					pins = "sdc2_cmd";
					bias-pull-up;
					drive-strength = <0x10>;
				};
			};

			sdc2_cmd_ds_100MHz {
				phandle = <0x35d>;

				config {
					pins = "sdc2_cmd";
					bias-pull-up;
					drive-strength = <0x10>;
				};
			};

			sdc2_cmd_ds_200MHz {
				phandle = <0x35e>;

				config {
					pins = "sdc2_cmd";
					bias-pull-up;
					drive-strength = <0x10>;
				};
			};

			sdc2_data_on {
				phandle = <0x35f>;

				config {
					pins = "sdc2_data";
					bias-pull-up;
					drive-strength = <0x10>;
				};
			};

			sdc2_data_off {
				phandle = <0x360>;

				config {
					pins = "sdc2_data";
					bias-pull-up;
					drive-strength = <0x02>;
				};
			};

			sdc2_data_ds_400KHz {
				phandle = <0x361>;

				config {
					pins = "sdc2_data";
					bias-pull-up;
					drive-strength = <0x10>;
				};
			};

			sdc2_data_ds_50MHz {
				phandle = <0x362>;

				config {
					pins = "sdc2_data";
					bias-pull-up;
					drive-strength = <0x10>;
				};
			};

			sdc2_data_ds_100MHz {
				phandle = <0x363>;

				config {
					pins = "sdc2_data";
					bias-pull-up;
					drive-strength = <0x10>;
				};
			};

			sdc2_data_ds_200MHz {
				phandle = <0x364>;

				config {
					pins = "sdc2_data";
					bias-pull-up;
					drive-strength = <0x10>;
				};
			};

			qupv3_se12_2uart_pins {
				phandle = <0x365>;

				qupv3_se12_2uart_active {
					phandle = <0x25c>;

					mux {
						pins = "gpio85\0gpio86";
						function = "qup12";
					};

					config {
						pins = "gpio85\0gpio86";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se12_2uart_sleep {
					phandle = <0x25d>;

					mux {
						pins = "gpio85\0gpio86";
						function = "gpio";
					};

					config {
						pins = "gpio85\0gpio86";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};
			};

			qupv3_se13_4uart_pins {
				phandle = <0x366>;

				qupv3_se13_ctsrx {
					phandle = <0x25f>;

					mux {
						pins = "gpio43\0gpio46";
						function = "qup13";
					};

					config {
						pins = "gpio43\0gpio46";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se13_rts {
					phandle = <0x260>;

					mux {
						pins = "gpio44";
						function = "qup13";
					};

					config {
						pins = "gpio44";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				qupv3_se13_tx {
					phandle = <0x261>;

					mux {
						pins = "gpio45";
						function = "qup13";
					};

					config {
						pins = "gpio45";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			pmx_ts_active {

				ts_active {
					phandle = <0x628>;

					mux {
						pins = "gpio122\0gpio12";
						function = "gpio";
					};

					config {
						pins = "gpio122\0gpio12";
						drive-strength = <0x08>;
						bias-pull-up;
					};
				};
			};

			pmx_ts_int_suspend {

				ts_int_suspend {
					phandle = <0x629>;

					mux {
						pins = "gpio122";
						function = "gpio";
					};

					config {
						pins = "gpio122";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};
			};

			pmx_ts_reset_suspend {

				ts_reset_suspend {
					phandle = <0x62a>;

					mux {
						pins = "gpio12";
						function = "gpio";
					};

					config {
						pins = "gpio12";
						drive-strength = <0x02>;
						bias-disable;
						output-low;
					};
				};
			};

			pcie0 {

				pcie0_clkreq_default {
					phandle = <0x19c>;

					mux {
						pins = "gpio36";
						function = "pci_e0";
					};

					config {
						pins = "gpio36";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			pcie1 {

				pcie1_clkreq_default {
					phandle = <0x19f>;

					mux {
						pins = "gpio103";
						function = "pci_e1";
					};

					config {
						pins = "gpio103";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				pcie1_perst_default {
					phandle = <0x1a0>;

					mux {
						pins = "gpio102";
						function = "gpio";
					};

					config {
						pins = "gpio102";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				pcie1_wake_default {
					phandle = <0x660>;

					mux {
						pins = "gpio114";
						function = "gpio";
					};

					config {
						pins = "gpio114";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			cnss_pins {

				cnss_wlan_en_active {
					phandle = <0xe6>;

					mux {
						pins = "gpio169";
						function = "gpio";
					};

					config {
						pins = "gpio169";
						drive-strength = <0x10>;
						output-high;
						bias-pull-up;
					};
				};

				cnss_wlan_en_sleep {
					phandle = <0xe7>;

					mux {
						pins = "gpio169";
						function = "gpio";
					};

					config {
						pins = "gpio169";
						drive-strength = <0x02>;
						output-low;
						bias-pull-down;
					};
				};
			};

			wil6210_refclk3_en_pin {
				phandle = <0xef>;

				mux {
					pins = "gpio87";
					function = "gpio";
				};

				config {
					pins = "gpio87";
					bias-pull-down;
					drive-strength = <0x02>;
				};
			};

			qupv3_se0_i2c_pins {
				phandle = <0x36a>;

				qupv3_se0_i2c_active {
					phandle = <0x239>;

					mux {
						pins = "gpio0\0gpio1";
						function = "qup0";
					};

					config {
						pins = "gpio0\0gpio1";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se0_i2c_sleep {
					phandle = <0x23a>;

					mux {
						pins = "gpio0\0gpio1";
						function = "gpio";
					};

					config {
						pins = "gpio0\0gpio1";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			qupv3_se0_spi_pins {
				phandle = <0x36b>;

				qupv3_se0_spi_active {
					phandle = <0x24b>;

					mux {
						pins = "gpio0\0gpio1\0gpio2\0gpio3";
						function = "qup0";
					};

					config {
						pins = "gpio0\0gpio1\0gpio2\0gpio3";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se0_spi_sleep {
					phandle = <0x24c>;

					mux {
						pins = "gpio0\0gpio1\0gpio2\0gpio3";
						function = "gpio";
					};

					config {
						pins = "gpio0\0gpio1\0gpio2\0gpio3";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se1_i2c_pins {
				phandle = <0x36c>;

				qupv3_se1_i2c_active {
					phandle = <0x23c>;

					mux {
						pins = "gpio114\0gpio115";
						function = "qup1";
					};

					config {
						pins = "gpio114\0gpio115";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se1_i2c_sleep {
					phandle = <0x23d>;

					mux {
						pins = "gpio114\0gpio115";
						function = "gpio";
					};

					config {
						pins = "gpio114\0gpio115";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			qupv3_se1_spi_pins {
				phandle = <0x36d>;

				qupv3_se1_spi_active {
					phandle = <0x24d>;

					mux {
						pins = "gpio114\0gpio115\0gpio116\0gpio117";
						function = "qup1";
					};

					config {
						pins = "gpio114\0gpio115\0gpio116\0gpio117";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se1_spi_sleep {
					phandle = <0x24e>;

					mux {
						pins = "gpio114\0gpio115\0gpio116\0gpio117";
						function = "gpio";
					};

					config {
						pins = "gpio114\0gpio115\0gpio116\0gpio117";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se2_i2c_pins {
				phandle = <0x36e>;

				qupv3_se2_i2c_active {
					phandle = <0x23e>;

					mux {
						pins = "gpio126\0gpio127";
						function = "qup2";
					};

					config {
						pins = "gpio126\0gpio127";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se2_i2c_sleep {
					phandle = <0x23f>;

					mux {
						pins = "gpio126\0gpio127";
						function = "gpio";
					};

					config {
						pins = "gpio126\0gpio127";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			qupv3_se2_spi_pins {
				phandle = <0x36f>;

				qupv3_se2_spi_active {
					phandle = <0x24f>;

					mux {
						pins = "gpio126\0gpio127\0gpio128\0gpio129";
						function = "qup2";
					};

					config {
						pins = "gpio126\0gpio127\0gpio128\0gpio129";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se2_spi_sleep {
					phandle = <0x250>;

					mux {
						pins = "gpio126\0gpio127\0gpio128\0gpio129";
						function = "gpio";
					};

					config {
						pins = "gpio126\0gpio127\0gpio128\0gpio129";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se3_i2c_pins {
				phandle = <0x370>;

				qupv3_se3_i2c_active {
					phandle = <0x240>;

					mux {
						pins = "gpio144\0gpio145";
						function = "qup3";
					};

					config {
						pins = "gpio144\0gpio145";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se3_i2c_sleep {
					phandle = <0x241>;

					mux {
						pins = "gpio144\0gpio145";
						function = "gpio";
					};

					config {
						pins = "gpio144\0gpio145";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			qupv3_se3_spi_pins {
				phandle = <0x371>;

				qupv3_se3_spi_active {
					phandle = <0x251>;

					mux {
						pins = "gpio144\0gpio145\0gpio146\0gpio147";
						function = "qup3";
					};

					config {
						pins = "gpio144\0gpio145\0gpio146\0gpio147";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se3_spi_sleep {
					phandle = <0x252>;

					mux {
						pins = "gpio145\0gpio146\0gpio147";
						function = "qup3";
					};

					config {
						pins = "gpio145\0gpio146\0gpio147";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se3_spi_miso_sleep {
					phandle = <0x253>;

					mux {
						pins = "gpio144";
						function = "qup3";
					};

					config {
						pins = "gpio144";
						drive-strength = <0x06>;
						bias-pull-down;
					};
				};
			};

			qupv3_se4_i2c_pins {
				phandle = <0x372>;

				qupv3_se4_i2c_active {
					phandle = <0x242>;

					mux {
						pins = "gpio51\0gpio52";
						function = "qup4";
					};

					config {
						pins = "gpio51\0gpio52";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se4_i2c_sleep {
					phandle = <0x243>;

					mux {
						pins = "gpio51\0gpio52";
						function = "gpio";
					};

					config {
						pins = "gpio51\0gpio52";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			qupv3_se4_spi_pins {
				phandle = <0x373>;

				qupv3_se4_spi_active {
					phandle = <0x254>;

					mux {
						pins = "gpio51\0gpio52\0gpio53\0gpio54";
						function = "qup4";
					};

					config {
						pins = "gpio51\0gpio52\0gpio53\0gpio54";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se4_spi_sleep {
					phandle = <0x255>;

					mux {
						pins = "gpio51\0gpio52\0gpio53\0gpio54";
						function = "gpio";
					};

					config {
						pins = "gpio51\0gpio52\0gpio53\0gpio54";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se5_i2c_pins {
				phandle = <0x374>;

				qupv3_se5_i2c_active {
					phandle = <0x245>;

					mux {
						pins = "gpio121\0gpio122";
						function = "qup5";
					};

					config {
						pins = "gpio121\0gpio122";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se5_i2c_sleep {
					phandle = <0x246>;

					mux {
						pins = "gpio121\0gpio122";
						function = "gpio";
					};

					config {
						pins = "gpio121\0gpio122";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			qupv3_se5_spi_pins {
				phandle = <0x375>;

				qupv3_se5_spi_active {
					phandle = <0x256>;

					mux {
						pins = "gpio119\0gpio120\0gpio121\0gpio122";
						function = "qup5";
					};

					config {
						pins = "gpio119\0gpio120\0gpio121\0gpio122";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se5_spi_sleep {
					phandle = <0x257>;

					mux {
						pins = "gpio119\0gpio120\0gpio121\0gpio122";
						function = "gpio";
					};

					config {
						pins = "gpio119\0gpio120\0gpio121\0gpio122";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se6_i2c_pins {
				phandle = <0x376>;

				qupv3_se6_i2c_active {
					phandle = <0x247>;

					mux {
						pins = "gpio6\0gpio7";
						function = "qup6";
					};

					config {
						pins = "gpio6\0gpio7";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se6_i2c_sleep {
					phandle = <0x248>;

					mux {
						pins = "gpio6\0gpio7";
						function = "gpio";
					};

					config {
						pins = "gpio6\0gpio7";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			qupv3_se6_spi_pins {
				phandle = <0x377>;

				qupv3_se6_spi_active {
					phandle = <0x258>;

					mux {
						pins = "gpio4\0gpio5\0gpio6\0gpio7";
						function = "qup6";
					};

					config {
						pins = "gpio4\0gpio5\0gpio6\0gpio7";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se6_spi_sleep {
					phandle = <0x259>;

					mux {
						pins = "gpio4\0gpio5\0gpio6\0gpio7";
						function = "gpio";
					};

					config {
						pins = "gpio4\0gpio5\0gpio6\0gpio7";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se7_i2c_pins {
				phandle = <0x378>;

				qupv3_se7_i2c_active {
					phandle = <0x249>;

					mux {
						pins = "gpio98\0gpio99";
						function = "qup7";
					};

					config {
						pins = "gpio98\0gpio99";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se7_i2c_sleep {
					phandle = <0x24a>;

					mux {
						pins = "gpio98\0gpio99";
						function = "gpio";
					};

					config {
						pins = "gpio98\0gpio99";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			qupv3_se7_spi_pins {
				phandle = <0x379>;

				qupv3_se7_spi_active {
					phandle = <0x25a>;

					mux {
						pins = "gpio98\0gpio99\0gpio100\0gpio101";
						function = "qup7";
					};

					config {
						pins = "gpio98\0gpio99\0gpio100\0gpio101";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se7_spi_sleep {
					phandle = <0x25b>;

					mux {
						pins = "gpio98\0gpio99\0gpio100\0gpio101";
						function = "gpio";
					};

					config {
						pins = "gpio98\0gpio99\0gpio100\0gpio101";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se8_i2c_pins {
				phandle = <0x37a>;

				qupv3_se8_i2c_active {
					phandle = <0x264>;

					mux {
						pins = "gpio88\0gpio89";
						function = "qup8";
					};

					config {
						pins = "gpio88\0gpio89";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se8_i2c_sleep {
					phandle = <0x265>;

					mux {
						pins = "gpio88\0gpio89";
						function = "gpio";
					};

					config {
						pins = "gpio88\0gpio89";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			qupv3_se8_spi_pins {
				phandle = <0x37b>;

				qupv3_se8_spi_active {
					phandle = <0x271>;

					mux {
						pins = "gpio88\0gpio89\0gpio90\0gpio91";
						function = "qup8";
					};

					config {
						pins = "gpio88\0gpio89\0gpio90\0gpio91";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se8_spi_sleep {
					phandle = <0x37c>;

					mux {
						pins = "gpio88\0gpio89\0gpio90\0gpio91";
						function = "gpio";
					};

					config {
						pins = "gpio88\0gpio89\0gpio90\0gpio91";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se9_i2c_pins {
				phandle = <0x37d>;

				qupv3_se9_i2c_active {
					phandle = <0x266>;

					mux {
						pins = "gpio39\0gpio40";
						function = "qup9";
					};

					config {
						pins = "gpio39\0gpio40";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se9_i2c_sleep {
					phandle = <0x267>;

					mux {
						pins = "gpio39\0gpio40";
						function = "gpio";
					};

					config {
						pins = "gpio39\0gpio40";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			nfc {

				nfc_int_active {
					phandle = <0x606>;

					mux {
						pins = "gpio47";
						function = "gpio";
					};

					config {
						pins = "gpio47";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				nfc_int_suspend {
					phandle = <0x609>;

					mux {
						pins = "gpio47";
						function = "gpio";
					};

					config {
						pins = "gpio47";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				nfc_enable_active {
					phandle = <0x607>;

					mux {
						pins = "gpio48\0gpio103";
						function = "gpio";
					};

					config {
						pins = "gpio48\0gpio103";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				nfc_enable_suspend {
					phandle = <0x60a>;

					mux {
						pins = "gpio48\0gpio103";
						function = "gpio";
					};

					config {
						pins = "gpio48\0gpio103";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				nfc_clk_req_active {
					phandle = <0x608>;

					mux {
						pins = "gpio113";
						function = "gpio";
					};

					config {
						pins = "gpio113";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				nfc_clk_req_suspend {
					phandle = <0x60b>;

					mux {
						pins = "gpio113";
						function = "gpio";
					};

					config {
						pins = "gpio113";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se9_spi_pins {
				phandle = <0x384>;

				qupv3_se9_spi_active {
					phandle = <0x272>;

					mux {
						pins = "gpio38\0gpio39\0gpio40\0gpio41";
						function = "qup9";
					};

					config {
						pins = "gpio38\0gpio39\0gpio40\0gpio41";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se9_spi_sleep {
					phandle = <0x273>;

					mux {
						pins = "gpio38\0gpio39\0gpio40\0gpio41";
						function = "gpio";
					};

					config {
						pins = "gpio38\0gpio39\0gpio40\0gpio41";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se10_i2c_pins {
				phandle = <0x385>;

				qupv3_se10_i2c_active {
					phandle = <0x268>;

					mux {
						pins = "gpio9\0gpio10";
						function = "qup10";
					};

					config {
						pins = "gpio9\0gpio10";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se10_i2c_sleep {
					phandle = <0x269>;

					mux {
						pins = "gpio9\0gpio10";
						function = "gpio";
					};

					config {
						pins = "gpio9\0gpio10";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			qupv3_se10_spi_pins {
				phandle = <0x386>;

				qupv3_se10_spi_active {
					phandle = <0x274>;

					mux {
						pins = "gpio9\0gpio10\0gpio11\0gpio12";
						function = "qup10";
					};

					config {
						pins = "gpio9\0gpio10\0gpio11\0gpio12";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se10_spi_sleep {
					phandle = <0x275>;

					mux {
						pins = "gpio9\0gpio10\0gpio11\0gpio12";
						function = "gpio";
					};

					config {
						pins = "gpio9\0gpio10\0gpio11\0gpio12";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se11_i2c_pins {
				phandle = <0x387>;

				qupv3_se11_i2c_active {
					phandle = <0x26a>;

					mux {
						pins = "gpio94\0gpio95";
						function = "qup11";
					};

					config {
						pins = "gpio94\0gpio95";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se11_i2c_sleep {
					phandle = <0x26b>;

					mux {
						pins = "gpio94\0gpio95";
						function = "gpio";
					};

					config {
						pins = "gpio94\0gpio95";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			qupv3_se11_spi_pins {
				phandle = <0x388>;

				qupv3_se11_spi_active {
					phandle = <0x276>;

					mux {
						pins = "gpio92\0gpio93\0gpio94\0gpio95";
						function = "qup11";
					};

					config {
						pins = "gpio92\0gpio93\0gpio94\0gpio95";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se11_spi_sleep {
					phandle = <0x277>;

					mux {
						pins = "gpio92\0gpio93\0gpio94\0gpio95";
						function = "gpio";
					};

					config {
						pins = "gpio92\0gpio93\0gpio94\0gpio95";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se12_i2c_pins {
				phandle = <0x389>;

				qupv3_se12_i2c_active {
					phandle = <0x26c>;

					mux {
						pins = "gpio83\0gpio84";
						function = "qup12";
					};

					config {
						pins = "gpio83\0gpio84";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se12_i2c_sleep {
					phandle = <0x26d>;

					mux {
						pins = "gpio83\0gpio84";
						function = "gpio";
					};

					config {
						pins = "gpio83\0gpio84";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			qupv3_se12_spi_pins {
				phandle = <0x38a>;

				qupv3_se12_spi_active {
					phandle = <0x278>;

					mux {
						pins = "gpio83\0gpio84\0gpio85\0gpio86";
						function = "qup12";
					};

					config {
						pins = "gpio83\0gpio84\0gpio85\0gpio86";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se12_spi_sleep {
					phandle = <0x279>;

					mux {
						pins = "gpio83\0gpio84\0gpio85\0gpio86";
						function = "gpio";
					};

					config {
						pins = "gpio83\0gpio84\0gpio85\0gpio86";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se13_i2c_pins {
				phandle = <0x38b>;

				qupv3_se13_i2c_active {
					phandle = <0x26f>;

					mux {
						pins = "gpio43\0gpio44";
						function = "qup13";
					};

					config {
						pins = "gpio43\0gpio44";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se13_i2c_sleep {
					phandle = <0x270>;

					mux {
						pins = "gpio43\0gpio44";
						function = "gpio";
					};

					config {
						pins = "gpio43\0gpio44";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			qupv3_se13_spi_pins {
				phandle = <0x38c>;

				qupv3_se13_spi_active {
					phandle = <0x27a>;

					mux {
						pins = "gpio43\0gpio44\0gpio45\0gpio46";
						function = "qup13";
					};

					config {
						pins = "gpio43\0gpio44\0gpio45\0gpio46";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se13_spi_sleep {
					phandle = <0x27b>;

					mux {
						pins = "gpio43\0gpio44\0gpio45\0gpio46";
						function = "gpio";
					};

					config {
						pins = "gpio43\0gpio44\0gpio45\0gpio46";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se14_i2c_pins {
				phandle = <0x38d>;

				qupv3_se14_i2c_active {
					phandle = <0x27c>;

					mux {
						pins = "gpio47\0gpio48";
						function = "qup14";
					};

					config {
						pins = "gpio47\0gpio48";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se14_i2c_sleep {
					phandle = <0x27d>;

					mux {
						pins = "gpio47\0gpio48";
						function = "gpio";
					};

					config {
						pins = "gpio47\0gpio48";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			qupv3_se14_spi_pins {
				phandle = <0x38e>;

				qupv3_se14_spi_active {
					phandle = <0x38f>;

					mux {
						pins = "gpio47\0gpio48\0gpio49\0gpio50";
						function = "qup14";
					};

					config {
						pins = "gpio47\0gpio48\0gpio49\0gpio50";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se14_spi_sleep {
					phandle = <0x390>;

					mux {
						pins = "gpio47\0gpio48\0gpio49\0gpio50";
						function = "gpio";
					};

					config {
						pins = "gpio47\0gpio48\0gpio49\0gpio50";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se15_i2c_pins {
				phandle = <0x391>;

				qupv3_se15_i2c_active {
					phandle = <0x27e>;

					mux {
						pins = "gpio27\0gpio28";
						function = "qup15";
					};

					config {
						pins = "gpio27\0gpio28";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se15_i2c_sleep {
					phandle = <0x27f>;

					mux {
						pins = "gpio27\0gpio28";
						function = "gpio";
					};

					config {
						pins = "gpio27\0gpio28";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			qupv3_se15_spi_pins {
				phandle = <0x392>;

				qupv3_se15_spi_active {
					phandle = <0x288>;

					mux {
						pins = "gpio27\0gpio28\0gpio29\0gpio30";
						function = "qup15";
					};

					config {
						pins = "gpio27\0gpio28\0gpio29\0gpio30";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se15_spi_sleep {
					phandle = <0x289>;

					mux {
						pins = "gpio27\0gpio28\0gpio29\0gpio30";
						function = "gpio";
					};

					config {
						pins = "gpio27\0gpio28\0gpio29\0gpio30";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se16_i2c_pins {
				phandle = <0x393>;

				qupv3_se16_i2c_active {
					phandle = <0x280>;

					mux {
						pins = "gpio86\0gpio85";
						function = "qup16";
					};

					config {
						pins = "gpio86\0gpio85";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se16_i2c_sleep {
					phandle = <0x281>;

					mux {
						pins = "gpio86\0gpio85";
						function = "gpio";
					};

					config {
						pins = "gpio86\0gpio85";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			qupv3_se16_spi_pins {
				phandle = <0x394>;

				qupv3_se16_spi_active {
					phandle = <0x28a>;

					mux {
						pins = "gpio83\0gpio84\0gpio85\0gpio86";
						function = "qup16";
					};

					config {
						pins = "gpio83\0gpio84\0gpio85\0gpio86";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se16_spi_sleep {
					phandle = <0x28b>;

					mux {
						pins = "gpio83\0gpio84\0gpio85\0gpio86";
						function = "gpio";
					};

					config {
						pins = "gpio83\0gpio84\0gpio85\0gpio86";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se17_i2c_pins {
				phandle = <0x395>;

				qupv3_se17_i2c_active {
					phandle = <0x282>;

					mux {
						pins = "gpio55\0gpio56";
						function = "qup17";
					};

					config {
						pins = "gpio55\0gpio56";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se17_i2c_sleep {
					phandle = <0x283>;

					mux {
						pins = "gpio55\0gpio56";
						function = "gpio";
					};

					config {
						pins = "gpio55\0gpio56";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			qupv3_se17_spi_pins {
				phandle = <0x396>;

				qupv3_se17_spi_active {
					phandle = <0x28c>;

					mux {
						pins = "gpio55\0gpio56\0gpio57\0gpio58";
						function = "qup17";
					};

					config {
						pins = "gpio55\0gpio56\0gpio57\0gpio58";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se17_spi_sleep {
					phandle = <0x28d>;

					mux {
						pins = "gpio55\0gpio56\0gpio57\0gpio58";
						function = "gpio";
					};

					config {
						pins = "gpio55\0gpio56\0gpio57\0gpio58";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se18_i2c_pins {
				phandle = <0x397>;

				qupv3_se18_i2c_active {
					phandle = <0x284>;

					mux {
						pins = "gpio23\0gpio24";
						function = "qup18";
					};

					config {
						pins = "gpio23\0gpio24";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se18_i2c_sleep {
					phandle = <0x285>;

					mux {
						pins = "gpio23\0gpio24";
						function = "gpio";
					};

					config {
						pins = "gpio23\0gpio24";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			qupv3_se18_spi_pins {
				phandle = <0x398>;

				qupv3_se18_spi_active {
					phandle = <0x28e>;

					mux {
						pins = "gpio23\0gpio24\0gpio25\0gpio26";
						function = "qup18";
					};

					config {
						pins = "gpio23\0gpio24\0gpio25\0gpio26";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se18_spi_sleep {
					phandle = <0x28f>;

					mux {
						pins = "gpio23\0gpio24\0gpio25\0gpio26";
						function = "gpio";
					};

					config {
						pins = "gpio23\0gpio24\0gpio25\0gpio26";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se19_i2c_pins {
				phandle = <0x399>;

				qupv3_se19_i2c_active {
					phandle = <0x286>;

					mux {
						pins = "gpio57\0gpio58";
						function = "qup19";
					};

					config {
						pins = "gpio57\0gpio58";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se19_i2c_sleep {
					phandle = <0x287>;

					mux {
						pins = "gpio57\0gpio58";
						function = "gpio";
					};

					config {
						pins = "gpio57\0gpio58";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			qupv3_se19_spi_pins {
				phandle = <0x39a>;

				qupv3_se19_spi_active {
					phandle = <0x290>;

					mux {
						pins = "gpio55\0gpio56\0gpio57\0gpio58";
						function = "qup19";
					};

					config {
						pins = "gpio55\0gpio56\0gpio57\0gpio58";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se19_spi_sleep {
					phandle = <0x291>;

					mux {
						pins = "gpio55\0gpio56\0gpio57\0gpio58";
						function = "gpio";
					};

					config {
						pins = "gpio55\0gpio56\0gpio57\0gpio58";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			aqt_intr {

				aqt_intr_default {
					phandle = <0x39b>;

					mux {
						pins = "gpio125";
						function = "gpio";
					};

					config {
						pins = "gpio125";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};
			};

			wcd9xxx_intr {

				wcd_intr_default {
					phandle = <0x39c>;

					mux {
						pins = "gpio123";
						function = "gpio";
					};

					config {
						pins = "gpio123";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};
			};

			cdc_reset_ctrl {

				cdc_reset_sleep {
					phandle = <0x39d>;

					mux {
						pins = "gpio143";
						function = "gpio";
					};

					config {
						pins = "gpio143";
						drive-strength = <0x02>;
						bias-disable;
						output-low;
					};
				};

				cdc_reset_active {
					phandle = <0x39e>;

					mux {
						pins = "gpio143";
						function = "gpio";
					};

					config {
						pins = "gpio143";
						drive-strength = <0x08>;
						bias-pull-down;
						output-high;
					};
				};
			};

			sec_aux_pcm {

				sec_aux_pcm_sleep {
					phandle = <0x39f>;

					mux {
						pins = "gpio126\0gpio127";
						function = "gpio";
					};

					config {
						pins = "gpio126\0gpio127";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				sec_aux_pcm_active {
					phandle = <0x3a0>;

					mux {
						pins = "gpio126\0gpio127";
						function = "sec_mi2s";
					};

					config {
						pins = "gpio126\0gpio127";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			sec_aux_pcm_din {

				sec_aux_pcm_din_sleep {
					phandle = <0x3a1>;

					mux {
						pins = "gpio128";
						function = "gpio";
					};

					config {
						pins = "gpio128";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				sec_aux_pcm_din_active {
					phandle = <0x3a2>;

					mux {
						pins = "gpio128";
						function = "sec_mi2s";
					};

					config {
						pins = "gpio128";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			sec_aux_pcm_dout {

				sec_aux_pcm_dout_sleep {
					phandle = <0x3a3>;

					mux {
						pins = "gpio129";
						function = "gpio";
					};

					config {
						pins = "gpio129";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				sec_aux_pcm_dout_active {
					phandle = <0x3a4>;

					mux {
						pins = "gpio129";
						function = "sec_mi2s";
					};

					config {
						pins = "gpio129";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			tert_aux_pcm {

				tert_aux_pcm_sleep {
					phandle = <0x3a5>;

					mux {
						pins = "gpio133\0gpio134";
						function = "gpio";
					};

					config {
						pins = "gpio133\0gpio134";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_aux_pcm_active {
					phandle = <0x3a6>;

					mux {
						pins = "gpio133\0gpio134";
						function = "ter_mi2s";
					};

					config {
						pins = "gpio133\0gpio134";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			tert_aux_pcm_din {

				tert_aux_pcm_din_sleep {
					phandle = <0x3a7>;

					mux {
						pins = "gpio135";
						function = "gpio";
					};

					config {
						pins = "gpio135";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_aux_pcm_din_active {
					phandle = <0x3a8>;

					mux {
						pins = "gpio135";
						function = "ter_mi2s";
					};

					config {
						pins = "gpio135";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			tert_aux_pcm_dout {

				tert_aux_pcm_dout_sleep {
					phandle = <0x3a9>;

					mux {
						pins = "gpio131";
						function = "gpio";
					};

					config {
						pins = "gpio131";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_aux_pcm_dout_active {
					phandle = <0x3aa>;

					mux {
						pins = "gpio131";
						function = "ter_mi2s";
					};

					config {
						pins = "gpio131";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			quat_aux_pcm {

				quat_aux_pcm_sleep {
					phandle = <0x3ab>;

					mux {
						pins = "gpio137\0gpio138";
						function = "gpio";
					};

					config {
						pins = "gpio137\0gpio138";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				quat_aux_pcm_active {
					phandle = <0x3ac>;

					mux {
						pins = "gpio137\0gpio138";
						function = "qua_mi2s";
					};

					config {
						pins = "gpio137\0gpio138";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			quat_aux_pcm_din {

				quat_aux_pcm_din_sleep {
					phandle = <0x3ad>;

					mux {
						pins = "gpio139";
						function = "gpio";
					};

					config {
						pins = "gpio139";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				quat_aux_pcm_din_active {
					phandle = <0x3ae>;

					mux {
						pins = "gpio139";
						function = "qua_mi2s";
					};

					config {
						pins = "gpio139";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			quat_aux_pcm_dout {

				quat_aux_pcm_dout_sleep {
					phandle = <0x3af>;

					mux {
						pins = "gpio140";
						function = "gpio";
					};

					config {
						pins = "gpio140";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				quat_aux_pcm_dout_active {
					phandle = <0x3b0>;

					mux {
						pins = "gpio140";
						function = "qua_mi2s";
					};

					config {
						pins = "gpio140";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			pri_aux_pcm_clk {

				pri_aux_pcm_clk_sleep {
					phandle = <0x3b1>;

					mux {
						pins = "gpio144";
						function = "gpio";
					};

					config {
						pins = "gpio144";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_aux_pcm_clk_active {
					phandle = <0x3b2>;

					mux {
						pins = "gpio144";
						function = "pri_mi2s";
					};

					config {
						pins = "gpio144";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			pri_aux_pcm_sync {

				pri_aux_pcm_sync_sleep {
					phandle = <0x3b3>;

					mux {
						pins = "gpio145";
						function = "gpio";
					};

					config {
						pins = "gpio145";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_aux_pcm_sync_active {
					phandle = <0x3b4>;

					mux {
						pins = "gpio145";
						function = "pri_mi2s_ws";
					};

					config {
						pins = "gpio145";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			pri_aux_pcm_din {

				pri_aux_pcm_din_sleep {
					phandle = <0x3b5>;

					mux {
						pins = "gpio146";
						function = "gpio";
					};

					config {
						pins = "gpio146";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_aux_pcm_din_active {
					phandle = <0x3b6>;

					mux {
						pins = "gpio146";
						function = "pri_mi2s";
					};

					config {
						pins = "gpio146";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			pri_aux_pcm_dout {

				pri_aux_pcm_dout_sleep {
					phandle = <0x3b7>;

					mux {
						pins = "gpio147";
						function = "gpio";
					};

					config {
						pins = "gpio147";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_aux_pcm_dout_active {
					phandle = <0x3b8>;

					mux {
						pins = "gpio147";
						function = "pri_mi2s";
					};

					config {
						pins = "gpio147";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			quin_aux_pcm {

				quin_aux_pcm_sleep {
					phandle = <0x3b9>;

					mux {
						pins = "gpio149\0gpio151";
						function = "gpio";
					};

					config {
						pins = "gpio149\0gpio151";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				quin_aux_pcm_active {
					phandle = <0x3ba>;

					mux {
						pins = "gpio149\0gpio151";
						function = "spkr_i2s";
					};

					config {
						pins = "gpio149\0gpio151";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			quin_aux_pcm_din {

				quin_aux_pcm_din_sleep {
					phandle = <0x3bb>;

					mux {
						pins = "gpio150";
						function = "gpio";
					};

					config {
						pins = "gpio150";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				quin_aux_pcm_din_active {
					phandle = <0x3bc>;

					mux {
						pins = "gpio150";
						function = "spkr_i2s";
					};

					config {
						pins = "gpio150";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			quin_aux_pcm_dout {

				quin_aux_pcm_dout_sleep {
					phandle = <0x3bd>;

					mux {
						pins = "gpio152";
						function = "gpio";
					};

					config {
						pins = "gpio152";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				quin_aux_pcm_dout_active {
					phandle = <0x3be>;

					mux {
						pins = "gpio152";
						function = "spkr_i2s";
					};

					config {
						pins = "gpio152";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			sec_tdm {

				sec_tdm_sleep {
					phandle = <0x3bf>;

					mux {
						pins = "gpio126\0gpio127";
						function = "gpio";
					};

					config {
						pins = "gpio126\0gpio127";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				sec_tdm_active {
					phandle = <0x3c0>;

					mux {
						pins = "gpio126\0gpio127";
						function = "sec_mi2s";
					};

					config {
						pins = "gpio126\0gpio127";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			sec_tdm_din {

				sec_tdm_din_sleep {
					phandle = <0x3c1>;

					mux {
						pins = "gpio128";
						function = "gpio";
					};

					config {
						pins = "gpio128";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				sec_tdm_din_active {
					phandle = <0x3c2>;

					mux {
						pins = "gpio128";
						function = "sec_mi2s";
					};

					config {
						pins = "gpio128";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			sec_tdm_dout {

				sec_tdm_dout_sleep {
					phandle = <0x3c3>;

					mux {
						pins = "gpio129";
						function = "gpio";
					};

					config {
						pins = "gpio129";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				sec_tdm_dout_active {
					phandle = <0x3c4>;

					mux {
						pins = "gpio129";
						function = "sec_mi2s";
					};

					config {
						pins = "gpio129";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			tert_tdm {

				cs35l41_int_default {
					phandle = <0x3c5>;

					mux {
						pins = "gpio10";
						function = "gpio";
					};

					config {
						pins = "gpio10";
						bias-pull-up;
						drive-strength = <0x08>;
						input-enable;
					};
				};

				tert_tdm_sleep {
					phandle = <0x3c6>;

					mux {
						pins = "gpio133\0gpio134";
						function = "gpio";
					};

					config {
						pins = "gpio133\0gpio134";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_tdm_active {
					phandle = <0x3c7>;

					mux {
						pins = "gpio133\0gpio134";
						function = "ter_mi2s";
					};

					config {
						pins = "gpio133\0gpio134";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			tert_tdm_din {

				tert_tdm_din_sleep {
					phandle = <0x3c8>;

					mux {
						pins = "gpio135";
						function = "gpio";
					};

					config {
						pins = "gpio135";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_tdm_din_active {
					phandle = <0x3c9>;

					mux {
						pins = "gpio135";
						function = "ter_mi2s";
					};

					config {
						pins = "gpio135";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			tert_tdm_dout {

				tert_tdm_dout_sleep {
					phandle = <0x3ca>;

					mux {
						pins = "gpio131";
						function = "gpio";
					};

					config {
						pins = "gpio131";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_tdm_dout_active {
					phandle = <0x3cb>;

					mux {
						pins = "gpio131";
						function = "ter_mi2s";
					};

					config {
						pins = "gpio131";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			quat_tdm {

				quat_tdm_sleep {
					phandle = <0x3cc>;

					mux {
						pins = "gpio137\0gpio138";
						function = "gpio";
					};

					config {
						pins = "gpio137\0gpio138";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				quat_tdm_active {
					phandle = <0x3cd>;

					mux {
						pins = "gpio137\0gpio138";
						function = "qua_mi2s";
					};

					config {
						pins = "gpio137\0gpio138";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			quat_tdm_din {

				quat_tdm_din_sleep {
					phandle = <0x3ce>;

					mux {
						pins = "gpio139";
						function = "gpio";
					};

					config {
						pins = "gpio139";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				quat_tdm_din_active {
					phandle = <0x3cf>;

					mux {
						pins = "gpio139";
						function = "qua_mi2s";
					};

					config {
						pins = "gpio139";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			quat_tdm_dout {

				quat_tdm_dout_sleep {
					phandle = <0x3d0>;

					mux {
						pins = "gpio140";
						function = "gpio";
					};

					config {
						pins = "gpio140";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				quat_tdm_dout_active {
					phandle = <0x3d1>;

					mux {
						pins = "gpio140";
						function = "qua_mi2s";
					};

					config {
						pins = "gpio140";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			pri_tdm_clk {

				pri_tdm_clk_sleep {
					phandle = <0x3d2>;

					mux {
						pins = "gpio144";
						function = "gpio";
					};

					config {
						pins = "gpio144";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_tdm_clk_active {
					phandle = <0x3d3>;

					mux {
						pins = "gpio144";
						function = "pri_mi2s";
					};

					config {
						pins = "gpio144";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			pri_tdm_sync {

				pri_tdm_sync_sleep {
					phandle = <0x3d4>;

					mux {
						pins = "gpio145";
						function = "gpio";
					};

					config {
						pins = "gpio145";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_tdm_sync_active {
					phandle = <0x3d5>;

					mux {
						pins = "gpio145";
						function = "pri_mi2s_ws";
					};

					config {
						pins = "gpio145";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			pri_tdm_din {

				pri_tdm_din_sleep {
					phandle = <0x3d6>;

					mux {
						pins = "gpio146";
						function = "gpio";
					};

					config {
						pins = "gpio146";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_tdm_din_active {
					phandle = <0x3d7>;

					mux {
						pins = "gpio146";
						function = "pri_mi2s";
					};

					config {
						pins = "gpio146";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			pri_tdm_dout {

				pri_tdm_dout_sleep {
					phandle = <0x3d8>;

					mux {
						pins = "gpio147";
						function = "gpio";
					};

					config {
						pins = "gpio147";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_tdm_dout_active {
					phandle = <0x3d9>;

					mux {
						pins = "gpio147";
						function = "pri_mi2s";
					};

					config {
						pins = "gpio147";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			quin_tdm {

				quin_tdm_sleep {
					phandle = <0x3da>;

					mux {
						pins = "gpio149\0gpio151";
						function = "gpio";
					};

					config {
						pins = "gpio149\0gpio151";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				quin_tdm_active {
					phandle = <0x3db>;

					mux {
						pins = "gpio149\0gpio151";
						function = "spkr_i2s";
					};

					config {
						pins = "gpio149\0gpio151";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			quin_tdm_din {

				quin_tdm_din_sleep {
					phandle = <0x3dc>;

					mux {
						pins = "gpio150";
						function = "gpio";
					};

					config {
						pins = "gpio150";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				quin_tdm_din_active {
					phandle = <0x3dd>;

					mux {
						pins = "gpio150";
						function = "spkr_i2s";
					};

					config {
						pins = "gpio150";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			quin_tdm_dout {

				quin_tdm_dout_sleep {
					phandle = <0x3de>;

					mux {
						pins = "gpio152";
						function = "gpio";
					};

					config {
						pins = "gpio152";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				quin_tdm_dout_active {
					phandle = <0x3df>;

					mux {
						pins = "gpio152";
						function = "spkr_i2s";
					};

					config {
						pins = "gpio152";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			sec_mi2s_mclk {

				sec_mi2s_mclk_sleep {
					phandle = <0x3e0>;

					mux {
						pins = "gpio130";
						function = "gpio";
					};

					config {
						pins = "gpio130";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				sec_mi2s_mclk_active {
					phandle = <0x3e1>;

					mux {
						pins = "gpio130";
						function = "sec_mi2s";
					};

					config {
						pins = "gpio130";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			sec_mi2s {

				sec_mi2s_sleep {
					phandle = <0x3e2>;

					mux {
						pins = "gpio126\0gpio127";
						function = "gpio";
					};

					config {
						pins = "gpio126\0gpio127";
						drive-strength = <0x02>;
						bias-disable;
						input-enable;
					};
				};

				sec_mi2s_active {
					phandle = <0x3e3>;

					mux {
						pins = "gpio126\0gpio127";
						function = "sec_mi2s";
					};

					config {
						pins = "gpio126\0gpio127";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			sec_mi2s_sd0 {

				sec_mi2s_sd0_sleep {
					phandle = <0x3e4>;

					mux {
						pins = "gpio128";
						function = "gpio";
					};

					config {
						pins = "gpio128";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				sec_mi2s_sd0_active {
					phandle = <0x3e5>;

					mux {
						pins = "gpio128";
						function = "sec_mi2s";
					};

					config {
						pins = "gpio128";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			sec_mi2s_sd1 {

				sec_mi2s_sd1_sleep {
					phandle = <0x3e6>;

					mux {
						pins = "gpio129";
						function = "gpio";
					};

					config {
						pins = "gpio129";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				sec_mi2s_sd1_active {
					phandle = <0x3e7>;

					mux {
						pins = "gpio129";
						function = "sec_mi2s";
					};

					config {
						pins = "gpio129";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			tert_mi2s_mclk {

				tert_mi2s_mclk_sleep {
					phandle = <0x3e8>;

					mux {
						pins = "gpio132";
						function = "gpio";
					};

					config {
						pins = "gpio132";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_mi2s_mclk_active {
					phandle = <0x3e9>;

					mux {
						pins = "gpio132";
						function = "ter_mi2s";
					};

					config {
						pins = "gpio132";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			tert_mi2s {

				tert_mi2s_sleep {
					phandle = <0x3ea>;

					mux {
						pins = "gpio133\0gpio134";
						function = "gpio";
					};

					config {
						pins = "gpio133\0gpio134";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_mi2s_active {
					phandle = <0x3eb>;

					mux {
						pins = "gpio133\0gpio134";
						function = "ter_mi2s";
					};

					config {
						pins = "gpio133\0gpio134";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			tert_mi2s_sd0 {

				tert_mi2s_sd0_sleep {
					phandle = <0x3ec>;

					mux {
						pins = "gpio135";
						function = "gpio";
					};

					config {
						pins = "gpio135";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_mi2s_sd0_active {
					phandle = <0x3ed>;

					mux {
						pins = "gpio135";
						function = "ter_mi2s";
					};

					config {
						pins = "gpio135";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			tert_mi2s_sd1 {

				tert_mi2s_sd1_sleep {
					phandle = <0x3ee>;

					mux {
						pins = "gpio131";
						function = "gpio";
					};

					config {
						pins = "gpio131";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_mi2s_sd1_active {
					phandle = <0x3ef>;

					mux {
						pins = "gpio131";
						function = "ter_mi2s";
					};

					config {
						pins = "gpio131";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			quat_mi2s_mclk {

				quat_mi2s_mclk_sleep {
					phandle = <0x3f0>;

					mux {
						pins = "gpio136";
						function = "gpio";
					};

					config {
						pins = "gpio136";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				quat_mi2s_mclk_active {
					phandle = <0x3f1>;

					mux {
						pins = "gpio136";
						function = "qua_mi2s";
					};

					config {
						pins = "gpio136";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			quat_mi2s {

				quat_mi2s_sleep {
					phandle = <0x3f2>;

					mux {
						pins = "gpio137\0gpio138";
						function = "gpio";
					};

					config {
						pins = "gpio137\0gpio138";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				quat_mi2s_active {
					phandle = <0x3f3>;

					mux {
						pins = "gpio137\0gpio138";
						function = "qua_mi2s";
					};

					config {
						pins = "gpio137\0gpio138";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			quat_mi2s_sd0 {

				quat_mi2s_sd0_sleep {
					phandle = <0x3f4>;

					mux {
						pins = "gpio139";
						function = "gpio";
					};

					config {
						pins = "gpio139";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				quat_mi2s_sd0_active {
					phandle = <0x3f5>;

					mux {
						pins = "gpio139";
						function = "qua_mi2s";
					};

					config {
						pins = "gpio139";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			quat_mi2s_sd1 {

				quat_mi2s_sd1_sleep {
					phandle = <0x3f6>;

					mux {
						pins = "gpio140";
						function = "gpio";
					};

					config {
						pins = "gpio140";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				quat_mi2s_sd1_active {
					phandle = <0x3f7>;

					mux {
						pins = "gpio140";
						function = "qua_mi2s";
					};

					config {
						pins = "gpio140";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			quat_mi2s_sd2 {

				quat_mi2s_sd2_sleep {
					phandle = <0x3f8>;

					mux {
						pins = "gpio141";
						function = "gpio";
					};

					config {
						pins = "gpio141";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				quat_mi2s_sd2_active {
					phandle = <0x3f9>;

					mux {
						pins = "gpio141";
						function = "qua_mi2s";
					};

					config {
						pins = "gpio141";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			quat_mi2s_sd3 {

				quat_mi2s_sd3_sleep {
					phandle = <0x3fa>;

					mux {
						pins = "gpio142";
						function = "gpio";
					};

					config {
						pins = "gpio142";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				quat_mi2s_sd3_active {
					phandle = <0x3fb>;

					mux {
						pins = "gpio142";
						function = "qua_mi2s";
					};

					config {
						pins = "gpio142";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			pri_mi2s_mclk {

				pri_mi2s_mclk_sleep {
					phandle = <0x3fc>;

					mux {
						pins = "gpio143";
						function = "gpio";
					};

					config {
						pins = "gpio143";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_mi2s_mclk_active {
					phandle = <0x3fd>;

					mux {
						pins = "gpio143";
						function = "pri_mi2s";
					};

					config {
						pins = "gpio143";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			pri_mi2s_sck {

				pri_mi2s_sck_sleep {
					phandle = <0x3fe>;

					mux {
						pins = "gpio144";
						function = "gpio";
					};

					config {
						pins = "gpio144";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_mi2s_sck_active {
					phandle = <0x3ff>;

					mux {
						pins = "gpio144";
						function = "pri_mi2s";
					};

					config {
						pins = "gpio144";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			pri_mi2s_ws {

				pri_mi2s_ws_sleep {
					phandle = <0x400>;

					mux {
						pins = "gpio145";
						function = "gpio";
					};

					config {
						pins = "gpio145";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_mi2s_ws_active {
					phandle = <0x401>;

					mux {
						pins = "gpio145";
						function = "pri_mi2s_ws";
					};

					config {
						pins = "gpio145";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			pri_mi2s_sd0 {

				pri_mi2s_sd0_sleep {
					phandle = <0x402>;

					mux {
						pins = "gpio146";
						function = "gpio";
					};

					config {
						pins = "gpio146";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_mi2s_sd0_active {
					phandle = <0x403>;

					mux {
						pins = "gpio146";
						function = "pri_mi2s";
					};

					config {
						pins = "gpio146";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			pri_mi2s_sd1 {

				pri_mi2s_sd1_sleep {
					phandle = <0x404>;

					mux {
						pins = "gpio147";
						function = "gpio";
					};

					config {
						pins = "gpio147";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_mi2s_sd1_active {
					phandle = <0x405>;

					mux {
						pins = "gpio147";
						function = "pri_mi2s";
					};

					config {
						pins = "gpio147";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			quin_mi2s_mclk {

				quin_mi2s_mclk_sleep {
					phandle = <0x406>;

					mux {
						pins = "gpio148";
						function = "gpio";
					};

					config {
						pins = "gpio148";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				quin_mi2s_mclk_active {
					phandle = <0x407>;

					mux {
						pins = "gpio148";
						function = "spkr_i2s";
					};

					config {
						pins = "gpio148";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			quin_mi2s {

				quin_mi2s_sleep {
					phandle = <0x408>;

					mux {
						pins = "gpio149\0gpio151";
						function = "gpio";
					};

					config {
						pins = "gpio149\0gpio151";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				quin_mi2s_active {
					phandle = <0x409>;

					mux {
						pins = "gpio149\0gpio151";
						function = "spkr_i2s";
					};

					config {
						pins = "gpio149\0gpio151";
						drive-strength = <0x08>;
						bias-disable;
						output-high;
					};
				};
			};

			quin_mi2s_sd0 {

				quin_mi2s_sd0_sleep {
					phandle = <0x40a>;

					mux {
						pins = "gpio150";
						function = "gpio";
					};

					config {
						pins = "gpio150";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				quin_mi2s_sd0_active {
					phandle = <0x40b>;

					mux {
						pins = "gpio150";
						function = "spkr_i2s";
					};

					config {
						pins = "gpio150";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			quin_mi2s_sd1 {

				quin_mi2s_sd1_sleep {
					phandle = <0x40c>;

					mux {
						pins = "gpio152";
						function = "gpio";
					};

					config {
						pins = "gpio152";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				quin_mi2s_sd1_active {
					phandle = <0x40d>;

					mux {
						pins = "gpio152";
						function = "spkr_i2s";
					};

					config {
						pins = "gpio152";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			pmx_sde {
				phandle = <0x40e>;

				sde_dsi_active {
					phandle = <0x40f>;

					mux {
						pins = "gpio6\0gpio7";
						function = "gpio";
					};

					config {
						pins = "gpio6\0gpio7";
						drive-strength = <0x08>;
						bias-disable = <0x00>;
					};
				};

				sde_dsi_suspend {
					phandle = <0x410>;

					mux {
						pins = "gpio6\0gpio7";
						function = "gpio";
					};

					config {
						pins = "gpio6\0gpio7";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				sde_dsi1_active {
					phandle = <0x411>;

					mux {
						pins = "gpio130";
						function = "gpio";
					};

					config {
						pins = "gpio130";
						drive-strength = <0x08>;
						bias-disable = <0x00>;
					};
				};

				sde_dsi1_suspend {
					phandle = <0x412>;

					mux {
						pins = "gpio130";
						function = "gpio";
					};

					config {
						pins = "gpio130";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};
			};

			pmx_sde_te {

				sde_te_active {
					phandle = <0x413>;

					mux {
						pins = "gpio8";
						function = "mdp_vsync";
					};

					config {
						pins = "gpio8";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				sde_te_suspend {
					phandle = <0x414>;

					mux {
						pins = "gpio8";
						function = "mdp_vsync";
					};

					config {
						pins = "gpio8";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				sde_te1_active {
					phandle = <0x415>;

					mux {
						pins = "gpio9";
						function = "mdp_vsync";
					};

					config {
						pins = "gpio9";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				sde_te1_suspend {
					phandle = <0x416>;

					mux {
						pins = "gpio9";
						function = "mdp_vsync";
					};

					config {
						pins = "gpio9";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};
			};

			sde_dp_usbplug_cc_active {
				phandle = <0x417>;

				mux {
					pins = "gpio38";
					function = "gpio";
				};

				config {
					pins = "gpio38";
					bias-disable;
					drive-strength = <0x10>;
				};
			};

			sde_dp_usbplug_cc_suspend {
				phandle = <0x418>;

				mux {
					pins = "gpio38";
					function = "gpio";
				};

				config {
					pins = "gpio38";
					bias-pull-down;
					drive-strength = <0x02>;
				};
			};

			ap2mdm {

				ap2mdm_active {
					phandle = <0x419>;

					mux {
						pins = "gpio135\0gpio141";
						function = "gpio";
					};

					config {
						pins = "gpio135\0gpio141";
						drive-strength = <0x10>;
						bias-disable;
					};
				};

				ap2mdm_sleep {
					phandle = <0x41a>;

					mux {
						pins = "gpio135\0gpio141";
						function = "gpio";
					};

					config {
						pins = "gpio135\0gpio141";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			mdm2ap {

				mdm2ap_active {
					phandle = <0x41b>;

					mux {
						pins = "gpio142\0gpio53";
						function = "gpio";
					};

					config {
						pins = "gpio142\0gpio53";
						drive-strength = <0x08>;
						bias-disable;
					};
				};

				mdm2ap_sleep {
					phandle = <0x41c>;

					mux {
						pins = "gpio142\0gpio53";
						function = "gpio";
					};

					config {
						pins = "gpio142\0gpio53";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			wcd_usbc_analog_en1 {

				wcd_usbc_ana_en1_idle {
					phandle = <0x41d>;

					mux {
						pins = "gpio35";
						function = "gpio";
					};

					config {
						pins = "gpio35";
						drive-strength = <0x02>;
						bias-pull-down;
						output-low;
					};
				};

				wcd_usbc_ana_en1_active {
					phandle = <0x41e>;

					mux {
						pins = "gpio35";
						function = "gpio";
					};

					config {
						pins = "gpio35";
						drive-strength = <0x02>;
						bias-disable;
						output-high;
					};
				};
			};

			wcd_usbc_analog_en2 {

				wcd_usbc_ana_en2_idle {
					phandle = <0x41f>;

					mux {
						pins = "gpio58";
						function = "gpio";
					};

					config {
						pins = "gpio58";
						drive-strength = <0x02>;
						bias-pull-down;
						output-low;
					};
				};

				wcd_usbc_ana_en2_active {
					phandle = <0x420>;

					mux {
						pins = "gpio58";
						function = "gpio";
					};

					config {
						pins = "gpio58";
						drive-strength = <0x02>;
						bias-disable;
						output-high;
					};
				};
			};

			fsa_usbc_ana_en_n@100 {

				fsa_usbc_ana_en {
					phandle = <0x244>;

					mux {
						pins = "gpio100";
						function = "gpio";
					};

					config {
						pins = "gpio100";
						drive-strength = <0x02>;
						bias-disable;
						output-low;
					};
				};
			};

			cam_sensor_mclk0_active {
				phandle = <0x421>;

				mux {
					pins = "gpio13";
					function = "cam_mclk";
				};

				config {
					pins = "gpio13";
					bias-disable;
					drive-strength = <0x04>;
				};
			};

			cam_sensor_mclk0_suspend {
				phandle = <0x422>;

				mux {
					pins = "gpio13";
					function = "cam_mclk";
				};

				config {
					pins = "gpio13";
					bias-pull-down;
					drive-strength = <0x04>;
				};
			};

			cam_sensor_mclk1_active {
				phandle = <0x423>;

				mux {
					pins = "gpio14";
					function = "cam_mclk";
				};

				config {
					pins = "gpio14";
					bias-disable;
					drive-strength = <0x04>;
				};
			};

			cam_sensor_mclk1_suspend {
				phandle = <0x424>;

				mux {
					pins = "gpio14";
					function = "cam_mclk";
				};

				config {
					pins = "gpio14";
					bias-pull-down;
					drive-strength = <0x04>;
				};
			};

			cam_sensor_mclk2_active {
				phandle = <0x425>;

				mux {
					pins = "gpio15";
					function = "cam_mclk";
				};

				config {
					pins = "gpio15";
					bias-disable;
					drive-strength = <0x04>;
				};
			};

			cam_sensor_mclk2_suspend {
				phandle = <0x426>;

				mux {
					pins = "gpio15";
					function = "cam_mclk";
				};

				config {
					pins = "gpio15";
					bias-pull-down;
					drive-strength = <0x04>;
				};
			};

			cam_sensor_mclk3_active {
				phandle = <0x427>;

				mux {
					pins = "gpio16";
					function = "cam_mclk";
				};

				config {
					pins = "gpio16";
					bias-disable;
					drive-strength = <0x04>;
				};
			};

			cam_sensor_mclk3_suspend {
				phandle = <0x428>;

				mux {
					pins = "gpio16";
					function = "cam_mclk";
				};

				config {
					pins = "gpio16";
					bias-pull-down;
					drive-strength = <0x04>;
				};
			};

			cam_sensor_eldo2_default {
				phandle = <0x429>;

				mux {
					pins = "gpio11";
					function = "gpio";
				};

				config {
					pins = "gpio11";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			camera_vaf_en_default {
				phandle = <0x42a>;

				mux {
					pins = "gpio29";
					function = "gpio";
				};

				config {
					pins = "gpio29";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			camera_vana_en_default {
				phandle = <0x42b>;

				mux {
					pins = "gpio11";
					function = "gpio";
				};

				config {
					pins = "gpio11";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_active_rear {
				phandle = <0x42c>;

				mux {
					pins = "gpio30\0gpio59";
					function = "gpio";
				};

				config {
					pins = "gpio30\0gpio59";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_suspend_rear {
				phandle = <0x42d>;

				mux {
					pins = "gpio30\0gpio59";
					function = "gpio";
				};

				config {
					pins = "gpio30\0gpio59";
					bias-pull-down;
					drive-strength = <0x02>;
					output-low;
				};
			};

			cam_sensor_active_rear_aux {
				phandle = <0x42e>;

				mux {
					pins = "gpio23\0gpio29";
					function = "gpio";
				};

				config {
					pins = "gpio23\0gpio29";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_suspend_rear_aux {
				phandle = <0x42f>;

				mux {
					pins = "gpio23\0gpio29";
					function = "gpio";
				};

				config {
					pins = "gpio23\0gpio29";
					bias-pull-down;
					drive-strength = <0x02>;
					output-low;
				};
			};

			cam_sensor_active_front {
				phandle = <0x430>;

				mux {
					pins = "gpio54\0gpio118";
					function = "gpio";
				};

				config {
					pins = "gpio54\0gpio118";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_suspend_front {
				phandle = <0x431>;

				mux {
					pins = "gpio54\0gpio118";
					function = "gpio";
				};

				config {
					pins = "gpio54\0gpio118";
					bias-pull-down;
					drive-strength = <0x02>;
					output-low;
				};
			};

			cam_sensor_active_iris {
				phandle = <0x432>;

				mux {
					pins = "gpio28\0gpio94";
					function = "gpio";
				};

				config {
					pins = "gpio28\0gpio94";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_suspend_iris {
				phandle = <0x433>;

				mux {
					pins = "gpio28\0gpio94";
					function = "gpio";
				};

				config {
					pins = "gpio28\0gpio94";
					bias-pull-down;
					drive-strength = <0x02>;
					output-low;
				};
			};

			cci0_active {
				phandle = <0x33>;

				mux {
					pins = "gpio17\0gpio18";
					function = "cci_i2c";
				};

				config {
					pins = "gpio17\0gpio18";
					bias-pull-up;
					drive-strength = <0x02>;
				};
			};

			cci0_suspend {
				phandle = <0x35>;

				mux {
					pins = "gpio17\0gpio18";
					function = "cci_i2c";
				};

				config {
					pins = "gpio17\0gpio18";
					bias-pull-down;
					drive-strength = <0x02>;
				};
			};

			cci1_active {
				phandle = <0x34>;

				mux {
					pins = "gpio19\0gpio20";
					function = "cci_i2c";
				};

				config {
					pins = "gpio19\0gpio20";
					bias-pull-up;
					drive-strength = <0x02>;
				};
			};

			cci1_suspend {
				phandle = <0x36>;

				mux {
					pins = "gpio19\0gpio20";
					function = "cci_i2c";
				};

				config {
					pins = "gpio19\0gpio20";
					bias-pull-down;
					drive-strength = <0x02>;
				};
			};

			cci2_active {
				phandle = <0x38>;

				mux {
					pins = "gpio31\0gpio32";
					function = "cci_i2c";
				};

				config {
					pins = "gpio31\0gpio32";
					bias-pull-up;
					drive-strength = <0x02>;
				};
			};

			cci2_suspend {
				phandle = <0x3a>;

				mux {
					pins = "gpio31\0gpio32";
					function = "cci_i2c";
				};

				config {
					pins = "gpio31\0gpio32";
					bias-pull-down;
					drive-strength = <0x02>;
				};
			};

			cci3_active {
				phandle = <0x39>;

				mux {
					pins = "gpio33\0gpio34";
					function = "cci_i2c";
				};

				config {
					pins = "gpio33\0gpio34";
					bias-pull-up;
					drive-strength = <0x02>;
				};
			};

			cci3_suspend {
				phandle = <0x3b>;

				mux {
					pins = "gpio33\0gpio34";
					function = "cci_i2c";
				};

				config {
					pins = "gpio33\0gpio34";
					bias-pull-down;
					drive-strength = <0x02>;
				};
			};

			tsif0_signals_active {
				phandle = <0xf1>;

				tsif1_clk {
					pins = "gpio88";
					function = "tsif1_clk";
				};

				tsif1_en {
					pins = "gpio89";
					function = "tsif1_en";
				};

				tsif1_data {
					pins = "gpio90";
					function = "tsif1_data";
				};

				signals_cfg {
					pins = "gpio88\0gpio89\0gpio90";
					drive_strength = <0x02>;
					bias-pull-down;
				};
			};

			tsif0_sync_active {
				phandle = <0xf2>;

				tsif1_sync {
					pins = "gpio91";
					function = "tsif1_sync";
					drive_strength = <0x02>;
					bias-pull-down;
				};
			};

			tsif1_signals_active {
				phandle = <0xf3>;

				tsif2_clk {
					pins = "gpio92";
					function = "tsif2_clk";
				};

				tsif2_en {
					pins = "gpio93";
					function = "tsif2_en";
				};

				tsif2_data {
					pins = "gpio94";
					function = "tsif2_data";
				};

				signals_cfg {
					pins = "gpio92\0gpio93\0gpio94";
					drive_strength = <0x02>;
					bias-pull-down;
				};
			};

			tsif1_sync_active {
				phandle = <0xf4>;

				tsif2_sync {
					pins = "gpio95";
					function = "tsif2_sync";
					drive_strength = <0x02>;
					bias-pull-down;
				};
			};

			trigout_a {
				phandle = <0x213>;

				mux {
					pins = "gpio49";
					function = "qdss_cti";
				};

				config {
					pins = "gpio49";
					drive-strength = <0x02>;
					bias-disable;
				};
			};

			usb2_id_det_default {
				phandle = <0x434>;

				config {
					pins = "gpio101";
					function = "gpio";
					input-enable;
					bias-pull-up;
				};
			};

			emac {

				emac_mdc {
					phandle = <0x435>;

					mux {
						pins = "gpio7";
						function = "rgmii_mdc";
					};

					config {
						pins = "gpio7";
						bias-pull-up;
					};
				};

				emac_mdio {
					phandle = <0x436>;

					mux {
						pins = "gpio59";
						function = "rgmii_mdio";
					};

					config {
						pins = "gpio59";
						bias-pull-up;
					};
				};

				emac_rgmii_txd0 {
					phandle = <0x437>;

					mux {
						pins = "gpio122";
						function = "rgmii_txd0";
					};

					config {
						pins = "gpio122";
						bias-pull-up;
						drive-strength = <0x10>;
					};
				};

				emac_rgmii_txd1 {
					phandle = <0x438>;

					mux {
						pins = "gpio4";
						function = "rgmii_txd1";
					};

					config {
						pins = "gpio4";
						bias-pull-up;
						drive-strength = <0x10>;
					};
				};

				emac_rgmii_txd2 {
					phandle = <0x439>;

					mux {
						pins = "gpio5";
						function = "rgmii_txd2";
					};

					config {
						pins = "gpio5";
						bias-pull-up;
						drive-strength = <0x10>;
					};
				};

				emac_rgmii_txd3 {
					phandle = <0x43a>;

					mux {
						pins = "gpio6";
						function = "rgmii_txd3";
					};

					config {
						pins = "gpio6";
						bias-pull-up;
						drive-strength = <0x10>;
					};
				};

				emac_rgmii_txc {
					phandle = <0x43b>;

					mux {
						pins = "gpio114";
						function = "rgmii_txc";
					};

					config {
						pins = "gpio114";
						bias-pull-up;
						drive-strength = <0x10>;
					};
				};

				emac_rgmii_tx_ctl {
					phandle = <0x43c>;

					mux {
						pins = "gpio121";
						function = "rgmii_tx";
					};

					config {
						pins = "gpio121";
						bias-pull-up;
						drive-strength = <0x10>;
					};
				};

				emac_rgmii_rxd0 {
					phandle = <0x43d>;

					mux {
						pins = "gpio117";
						function = "rgmii_rxd0";
					};

					config {
						pins = "gpio117";
						bias-disable;
						drive-strength = <0x02>;
					};
				};

				emac_rgmii_rxd1 {
					phandle = <0x43e>;

					mux {
						pins = "gpio118";
						function = "rgmii_rxd1";
					};

					config {
						pins = "gpio118";
						bias-disable;
						drive-strength = <0x02>;
					};
				};

				emac_rgmii_rxd2 {
					phandle = <0x43f>;

					mux {
						pins = "gpio119";
						function = "rgmii_rxd2";
					};

					config {
						pins = "gpio119";
						bias-disable;
						drive-strength = <0x02>;
					};
				};

				emac_rgmii_rxd3 {
					phandle = <0x440>;

					mux {
						pins = "gpio120";
						function = "rgmii_rxd3";
					};

					config {
						pins = "gpio120";
						bias-disable;
						drive-strength = <0x02>;
					};
				};

				emac_rgmii_rxc {
					phandle = <0x441>;

					mux {
						pins = "gpio115";
						function = "rgmii_rxc";
					};

					config {
						pins = "gpio115";
						bias-disable;
						drive-strength = <0x02>;
					};
				};

				emac_rgmii_rx_ctl {
					phandle = <0x442>;

					mux {
						pins = "gpio116";
						function = "rgmii_rx";
					};

					config {
						pins = "gpio116";
						bias-disable;
						drive-strength = <0x02>;
					};
				};

				emac_phy_intr {
					phandle = <0x443>;

					mux {
						pins = "gpio124";
						function = "emac_phy";
					};

					config {
						pins = "gpio124";
						bias-disable;
						drive-strength = <0x08>;
					};
				};

				emac_phy_reset_state {
					phandle = <0x444>;

					mux {
						pins = "gpio79";
						function = "gpio";
					};

					config {
						pins = "gpio79";
						bias-pull-up;
						drive-strength = <0x10>;
					};
				};

				emac_pin_pps_0 {
					phandle = <0x445>;

					mux {
						pins = "gpio81";
						function = "emac_pps";
					};

					config {
						pins = "gpio81";
						drive-strength = <0x08>;
						bias-disable;
					};
				};
			};

			bt_en_active {
				phandle = <0x446>;

				mux {
					pins = "gpio172";
					function = "gpio";
				};

				config {
					pins = "gpio172";
					drive-strength = <0x02>;
					bias-pull-down;
				};
			};

			conn_power_1p8_active {
				phandle = <0x447>;

				mux {
					pins = "gpio173";
					function = "gpio";
				};

				config {
					pins = "gpio173";
					drive-strength = <0x02>;
					bias-pull-up;
				};
			};

			conn_power_pa_active {
				phandle = <0x448>;

				mux {
					pins = "gpio174";
					function = "gpio";
				};

				config {
					pins = "gpio174";
					drive-strength = <0x02>;
					bias-pull-up;
				};
			};

			idt {

				idt_int_active {
					phandle = <0x62d>;

					mux {
						pins = "gpio90";
						function = "gpio";
					};

					config {
						pins = "gpio90";
						drive-strength = <0x02>;
						bias-pull-up;
						input-enable;
					};
				};

				idt_int_suspend {
					phandle = <0x62f>;

					mux {
						pins = "gpio90";
						function = "gpio";
					};

					config {
						pins = "gpio90";
						drive-strength = <0x02>;
						bias-pull-up;
						input-enable;
					};
				};

				idt_enable_active {
					phandle = <0x62e>;

					mux {
						pins = "gpio104";
						function = "gpio";
					};

					config {
						pins = "gpio104";
						drive-strength = <0x02>;
						bias-disable;
						bias-pull-down;
						output-low;
					};
				};

				idt_enable_suspend {
					phandle = <0x630>;

					mux {
						pins = "gpio104";
						function = "gpio";
					};

					config {
						pins = "gpio104";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			adc2_switch_gpio_ctrl {

				adc2_switch_idle {
					phandle = <0x65e>;

					mux {
						pins = "gpio142";
						function = "gpio";
					};

					config {
						pins = "gpio142";
						drive-strength = <0x02>;
						bias-pull-down;
						output-low;
					};
				};

				adc2_switch_active {
					phandle = <0x65d>;

					mux {
						pins = "gpio142";
						function = "gpio";
					};

					config {
						pins = "gpio142";
						drive-strength = <0x02>;
						bias-disable;
						output-high;
					};
				};
			};

			sbu_uart_en_ctrl {

				uart_audio_en_idle {
					phandle = <0x65c>;

					mux {
						pins = "gpio25";
						function = "gpio";
					};

					config {
						pins = "gpio25";
						drive-strength = <0x02>;
						bias-pull-down;
						output-low;
					};
				};

				uart_audio_en_active {
					phandle = <0x65b>;

					mux {
						pins = "gpio25";
						function = "gpio";
					};

					config {
						pins = "gpio25";
						drive-strength = <0x02>;
						bias-disable;
						output-high;
					};
				};
			};

			ai_key_ctrl {

				ai_key_active {
					phandle = <0x627>;

					mux {
						pins = "gpio97";
						function = "gpio";
					};

					config {
						pins = "gpio97";
						drive-strength = <0x02>;
						bias-pull-up;
						input-enable;
					};
				};

				ai_key_idle {
					phandle = <0x65f>;

					mux {
						pins = "gpio97";
						function = "gpio";
					};

					config {
						pins = "gpio97";
						drive-strength = <0x02>;
						bias-pull-up;
						input-enable;
					};
				};
			};
		};

		slpi_pinctrl@02B40000 {
			compatible = "qcom,slpi-pinctrl";
			reg = <0x2b40000 0x20000>;
			qcom,num-pins = <0x0e>;
			status = "disabled";
			phandle = <0x449>;

			qupv3_se20_i2c_pins {
				phandle = <0x44a>;

				qupv3_se20_i2c_active {
					phandle = <0x293>;

					mux {
						pins = "gpio0\0gpio1";
						function = "func1";
					};

					config {
						pins = "gpio0\0gpio1";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se20_i2c_sleep {
					phandle = <0x294>;

					mux {
						pins = "gpio0\0gpio1";
						function = "gpio";
					};

					config {
						pins = "gpio0\0gpio1";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			qupv3_se21_i2c_pins {
				phandle = <0x44b>;

				qupv3_se21_i2c_active {
					phandle = <0x296>;

					mux {
						pins = "gpi2\0gpio3";
						function = "func1";
					};

					config {
						pins = "gpio2\0gpio3";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se21_i2c_sleep {
					phandle = <0x297>;

					mux {
						pins = "gpio2\0gpio3";
						function = "gpio";
					};

					config {
						pins = "gpio2\0gpio3";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			qupv3_se22_i2c_pins {
				phandle = <0x44c>;

				qupv3_se22_i2c_active {
					phandle = <0x298>;

					mux {
						pins = "gpio6\0gpio7";
						function = "func1";
					};

					config {
						pins = "gpio6\0gpio7";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se22_i2c_sleep {
					phandle = <0x299>;

					mux {
						pins = "gpio6\0gpio7";
						function = "gpio";
					};

					config {
						pins = "gpio6\0gpio7";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			qupv3_se23_i2c_pins {
				phandle = <0x44d>;

				qupv3_se23_i2c_active {
					phandle = <0x29a>;

					mux {
						pins = "gpio8\0gpio9";
						function = "func3";
					};

					config {
						pins = "gpio8\0gpio9";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se23_i2c_sleep {
					phandle = <0x29b>;

					mux {
						pins = "gpio8\0gpio9";
						function = "gpio";
					};

					config {
						pins = "gpio8\0gpio9";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			qupv3_se21_spi_pins {
				phandle = <0x44e>;

				qupv3_se21_spi_active {
					phandle = <0x29c>;

					mux {
						pins = "gpio2\0gpio3\0gpio4\0gpio5";
						function = "func1";
					};

					config {
						pins = "gpio2\0gpio3\0gpio4\0gpio5";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se21_spi_sleep {
					phandle = <0x29d>;

					mux {
						pins = "gpio2\0gpio3\0gpio4\0gpio5";
						function = "gpio";
					};

					config {
						pins = "gpio2\0gpio3\0gpio4\0gpio5";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se22_spi_pins {
				phandle = <0x44f>;

				qupv3_se22_spi_active {
					phandle = <0x29e>;

					mux {
						pins = "gpio6\0gpio7\0gpio8\0gpio9";
						function = "func1";
					};

					config {
						pins = "gpio6\0gpio7\0gpio8\0gpio9";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se22_spi_sleep {
					phandle = <0x29f>;

					mux {
						pins = "gpio6\0gpio7\0gpio8\0gpio9";
						function = "gpio";
					};

					config {
						pins = "gpio6\0gpio7\0gpio8\0gpio9";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};
		};

		regulator-pm8150-s4 {
			compatible = "qcom,stub-regulator";
			regulator-name = "pm8150_s4";
			qcom,hpm-min-load = <0x186a0>;
			regulator-min-microvolt = <0x1b7740>;
			regulator-max-microvolt = <0x1b7740>;
			phandle = <0x450>;
		};

		rpmh-regulator-msslvl {
			compatible = "qcom,rpmh-arc-regulator";
			mboxes = <0x55 0x00>;
			qcom,resource-name = "mss.lvl";

			regulator-pm8150-s1-level {
				regulator-name = "pm8150_s1_level";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x11>;
				regulator-max-microvolt = <0x10000>;
				qcom,init-voltage-level = <0x11>;
				phandle = <0x74>;
			};
		};

		rpmh-regulator-smpa2 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x55 0x00>;
			qcom,resource-name = "smpa2";

			regulator-pm8150-s2 {
				regulator-name = "pm8150_s2";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x927c0>;
				regulator-max-microvolt = <0x927c0>;
				qcom,init-voltage = <0x927c0>;
				phandle = <0x451>;
			};
		};

		rpmh-regulator-ebilvl {
			compatible = "qcom,rpmh-arc-regulator";
			mboxes = <0x55 0x00>;
			qcom,resource-name = "ebi.lvl";

			regulator-pm8150-s3-level {
				regulator-name = "pm8150_s3_level";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x11>;
				regulator-max-microvolt = <0x10000>;
				qcom,init-voltage-level = <0x11>;
				phandle = <0x452>;
			};

			regulator-cdev {
				compatible = "qcom,rpmh-reg-cdev";
				mboxes = <0x1f 0x00>;
				qcom,reg-resource-name = "ebi";
				#cooling-cells = <0x02>;
				phandle = <0xc1>;
			};
		};

		rpmh-regulator-smpa5 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x55 0x00>;
			qcom,resource-name = "smpa5";

			regulator-pm8150-s5 {
				regulator-name = "pm8150_s5";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x1d0d80>;
				regulator-max-microvolt = <0x1f20c0>;
				qcom,init-voltage = <0x1d0d80>;
				phandle = <0xf0>;
			};
		};

		rpmh-regulator-smpa6 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x55 0x00>;
			qcom,resource-name = "smpa6";

			regulator-pm8150-s6 {
				regulator-name = "pm8150_s6";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0xe09c0>;
				regulator-max-microvolt = <0x113640>;
				qcom,init-voltage = <0xe09c0>;
				phandle = <0x453>;
			};
		};

		rpmh-regulator-ldoa1 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x55 0x00>;
			qcom,resource-name = "ldoa1";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm8150-l1 {
				regulator-name = "pm8150_l1";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0xb7980>;
				regulator-max-microvolt = <0xb7980>;
				qcom,init-voltage = <0xb7980>;
				qcom,init-mode = <0x02>;
				phandle = <0xe9>;
			};
		};

		rpmh-regulator-ldoa2 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x55 0x00>;
			qcom,resource-name = "ldoa2";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x2710>;

			regulator-pm8150-l2 {
				regulator-name = "pm8150_l2";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x2ee000>;
				regulator-max-microvolt = <0x2ee000>;
				qcom,init-voltage = <0x2ee000>;
				qcom,init-mode = <0x02>;
				phandle = <0x2e4>;
			};
		};

		rpmh-regulator-ldoa3 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x55 0x00>;
			qcom,resource-name = "ldoa3";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm8150-l3 {
				regulator-name = "pm8150_l3";
				qcom,set = <0x03>;
				regulator-min-microvolt = "\0\aS";
				regulator-max-microvolt = <0xe38a0>;
				qcom,init-voltage = "\0\aS";
				qcom,init-mode = <0x02>;
				phandle = <0x454>;
			};
		};

		rpmh-regulator-lmxlvl {
			compatible = "qcom,rpmh-arc-regulator";
			mboxes = <0x55 0x00>;
			qcom,resource-name = "lmx.lvl";

			regulator-pm8150-l4-level {
				regulator-name = "pm8150_l4_level";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x11>;
				regulator-max-microvolt = <0x10000>;
				qcom,init-voltage-level = <0x11>;
				phandle = <0x7b>;
			};
		};

		rpmh-regulator-ldoa5 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x55 0x00>;
			qcom,resource-name = "ldoa5";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;
			proxy-supply = <0x2b>;

			regulator-pm8150-l5 {
				regulator-name = "pm8150_l5";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0xd6d80>;
				regulator-max-microvolt = <0xd6d80>;
				qcom,proxy-consumer-enable;
				qcom,proxy-consumer-current = <0x5cf8>;
				qcom,init-voltage = <0xd6d80>;
				qcom,init-mode = <0x02>;
				phandle = <0x2b>;
			};

			regulator-pm8150-l5-ao {
				regulator-name = "pm8150_l5_ao";
				qcom,set = <0x01>;
				regulator-min-microvolt = <0xd6d80>;
				regulator-max-microvolt = <0xd6d80>;
				qcom,init-voltage = <0xd6d80>;
				qcom,init-mode = <0x02>;
				phandle = <0x6d>;
			};

			regulator-pm8150-l5-so {
				regulator-name = "pm8150_l5_so";
				qcom,set = <0x02>;
				regulator-min-microvolt = <0xd6d80>;
				regulator-max-microvolt = <0xd6d80>;
				qcom,init-voltage = <0xd6d80>;
				qcom,init-mode = <0x02>;
				qcom,init-enable = <0x00>;
			};
		};

		rpmh-regulator-ldoa6 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x55 0x00>;
			qcom,resource-name = "ldoa6";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x2710>;

			regulator-pm8150-l6 {
				regulator-name = "pm8150_l6";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x124f80>;
				regulator-max-microvolt = <0x124f80>;
				qcom,init-voltage = <0x124f80>;
				qcom,init-mode = <0x02>;
				phandle = <0x455>;
			};
		};

		rpmh-regulator-ldoa7 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x55 0x00>;
			qcom,resource-name = "ldoa7";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm8150-l7 {
				regulator-name = "pm8150_l7";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x1b7740>;
				regulator-max-microvolt = <0x1b7740>;
				qcom,init-voltage = <0x1b7740>;
				qcom,init-mode = <0x02>;
				phandle = <0xea>;
			};
		};

		rpmh-regulator-lcxlvl {
			compatible = "qcom,rpmh-arc-regulator";
			mboxes = <0x55 0x00>;
			qcom,resource-name = "lcx.lvl";

			regulator-pm8150-l8-level {
				regulator-name = "pm8150_l8_level";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x11>;
				regulator-max-microvolt = <0x10000>;
				qcom,init-voltage-level = <0x11>;
				phandle = <0x6b>;
			};
		};

		rpmh-regulator-ldoa9 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x55 0x00>;
			qcom,resource-name = "ldoa9";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x7530>;

			regulator-pm8150-l9 {
				regulator-name = "pm8150_l9";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x124f80>;
				regulator-max-microvolt = <0x124f80>;
				qcom,init-voltage = <0x124f80>;
				qcom,init-mode = <0x02>;
				phandle = <0x456>;
			};
		};

		rpmh-regulator-ldoa10 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x55 0x00>;
			qcom,resource-name = "ldoa10";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x2710>;

			regulator-pm8150-l10 {
				regulator-name = "pm8150_l10";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x263540>;
				regulator-max-microvolt = <0x2d2a80>;
				qcom,init-voltage = <0x263540>;
				qcom,init-mode = <0x02>;
				phandle = <0x457>;
			};
		};

		rpmh-regulator-ldoa11 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x55 0x00>;
			qcom,resource-name = "ldoa11";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm8150-l11 {
				regulator-name = "pm8150_l11";
				qcom,set = <0x03>;
				regulator-min-microvolt = "\0\f5";
				regulator-max-microvolt = "\0\f5";
				qcom,init-voltage = "\0\f5";
				qcom,init-mode = <0x02>;
				phandle = <0x458>;
			};
		};

		rpmh-regulator-ldoa12 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x55 0x00>;
			qcom,resource-name = "ldoa12";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm8150-l12 {
				regulator-name = "pm8150_l12";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x1b7740>;
				regulator-max-microvolt = <0x1b7740>;
				qcom,init-voltage = <0x1b7740>;
				qcom,init-mode = <0x02>;
				phandle = <0x2e3>;
			};

			regulator-pm8150-l12-ao {
				regulator-name = "pm8150_l12_ao";
				qcom,set = <0x01>;
				regulator-min-microvolt = <0x1b7740>;
				regulator-max-microvolt = <0x1b7740>;
				qcom,init-voltage = <0x1b7740>;
				qcom,init-mode = <0x02>;
				phandle = <0x6e>;
			};

			regulator-pm8150-l12-so {
				regulator-name = "pm8150_l12_so";
				qcom,set = <0x02>;
				regulator-min-microvolt = <0x1b7740>;
				regulator-max-microvolt = <0x1b7740>;
				qcom,init-voltage = <0x1b7740>;
				qcom,init-mode = <0x02>;
				qcom,init-enable = <0x00>;
			};
		};

		rpmh-regulator-ldoa13 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x55 0x00>;
			qcom,resource-name = "ldoa13";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm8150-l13 {
				regulator-name = "pm8150_l13";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x2dc6c0>;
				regulator-max-microvolt = <0x2dc6c0>;
				qcom,init-voltage = <0x2dc6c0>;
				qcom,init-mode = <0x02>;
				phandle = <0x459>;
			};
		};

		rpmh-regulator-ldoa14 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x55 0x00>;
			qcom,resource-name = "ldoa14";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x2710>;
			proxy-supply = <0xf5>;

			regulator-pm8150-l14 {
				regulator-name = "pm8150_l14";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x1b7740>;
				regulator-max-microvolt = <0x1cafc0>;
				qcom,proxy-consumer-enable;
				qcom,proxy-consumer-current = <0x1c138>;
				qcom,init-voltage = <0x1b7740>;
				qcom,init-mode = <0x02>;
				phandle = <0xf5>;
			};
		};

		rpmh-regulator-ldoa15 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x55 0x00>;
			qcom,resource-name = "ldoa15";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm8150-l15 {
				regulator-name = "pm8150_l15";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x1a0040>;
				regulator-max-microvolt = <0x1a0040>;
				qcom,init-voltage = <0x1a0040>;
				qcom,init-mode = <0x02>;
				phandle = <0x45a>;
			};
		};

		rpmh-regulator-ldoa16 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x55 0x00>;
			qcom,resource-name = "ldoa16";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm8150-l16 {
				regulator-name = "pm8150_l16";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x294280>;
				regulator-max-microvolt = <0x2d2a80>;
				qcom,init-voltage = <0x294280>;
				qcom,init-mode = <0x02>;
				phandle = <0x45b>;
			};
		};

		rpmh-regulator-ldoa17 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x55 0x00>;
			qcom,resource-name = "ldoa17";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm8150-l17 {
				regulator-name = "pm8150_l17";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x2b9440>;
				regulator-max-microvolt = <0x2de600>;
				qcom,init-voltage = <0x2b9440>;
				qcom,init-mode = <0x02>;
				phandle = <0x45c>;
			};
		};

		rpmh-regulator-ldoa18 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x55 0x00>;
			qcom,resource-name = "ldoa18";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x7530>;

			regulator-pm8150-l18 {
				regulator-name = "pm8150_l18";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0xd6d80>;
				regulator-max-microvolt = <0xdea80>;
				qcom,init-voltage = <0xd6d80>;
				phandle = <0x45d>;
			};
		};

		rpmh-regulator-smpc1 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x55 0x00>;
			qcom,resource-name = "smpc1";

			regulator-pm8150l-s1 {
				regulator-name = "pm8150l_s1";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x113640>;
				regulator-max-microvolt = <0x113640>;
				qcom,init-voltage = <0x113640>;
				phandle = <0x45e>;
			};
		};

		rpmh-regulator-gfxlvl {
			compatible = "qcom,rpmh-arc-regulator";
			mboxes = <0x55 0x00>;
			qcom,resource-name = "gfx.lvl";

			regulator-pm8150l-s2-level {
				regulator-name = "pm8150l_s2_level";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x11>;
				regulator-max-microvolt = <0x10000>;
				qcom,init-voltage-level = <0x11>;
				phandle = <0x23>;
			};
		};

		rpmh-regulator-mxlvl {
			compatible = "qcom,rpmh-arc-regulator";
			mboxes = <0x55 0x00>;
			qcom,resource-name = "mx.lvl";

			regulator-pm8150l-s4-level {
				regulator-name = "pm8150l_s4_level";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x11>;
				regulator-max-microvolt = <0x10000>;
				qcom,init-voltage-level = <0x11>;
				phandle = <0x57>;
			};

			regulator-pm8150l-s4-level-ao {
				regulator-name = "pm8150l_s4_level_ao";
				qcom,set = <0x01>;
				regulator-min-microvolt = <0x11>;
				regulator-max-microvolt = <0x10000>;
				qcom,init-voltage-level = <0x11>;
				phandle = <0xf7>;
			};

			mx-cdev-lvl {
				compatible = "qcom,regulator-cooling-device";
				regulator-cdev-supply = <0x57>;
				regulator-levels = <0x101 0x01>;
				#cooling-cells = <0x02>;
				phandle = <0xc0>;
			};
		};

		rpmh-regulator-mmcxlvl {
			compatible = "qcom,rpmh-arc-regulator";
			mboxes = <0x55 0x00>;
			qcom,resource-name = "mmcx.lvl";

			regulator-pm8150l-s5-level {
				regulator-name = "pm8150l_s5_level";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x41>;
				regulator-max-microvolt = <0x10000>;
				qcom,init-voltage-level = <0x41>;
				phandle = <0x1c>;
			};

			regulator-pm8150l-s5-level-ao {
				regulator-name = "pm8150l_s5_level_ao";
				qcom,set = <0x01>;
				regulator-min-microvolt = <0x41>;
				regulator-max-microvolt = <0x10000>;
				qcom,init-voltage-level = <0x41>;
				phandle = <0xf6>;
			};

			regulator-pm8150l-s5-level-so {
				regulator-name = "pm8150l_s5_level_so";
				qcom,set = <0x02>;
				regulator-min-microvolt = <0x41>;
				regulator-max-microvolt = <0x10000>;
				qcom,init-voltage-level = <0x41>;
			};

			mm-cx-cdev-lvl {
				compatible = "qcom,regulator-cooling-device";
				regulator-cdev-supply = <0xf6>;
				regulator-levels = <0x101 0x01>;
				#cooling-cells = <0x02>;
				phandle = <0xc2>;
			};
		};

		rpmh-regulator-cxlvl {
			compatible = "qcom,rpmh-arc-regulator";
			mboxes = <0x55 0x00>;
			qcom,resource-name = "cx.lvl";
			pm8150l_s6_level-parent-supply = <0x57>;
			pm8150l_s6_level_ao-parent-supply = <0xf7>;

			regulator-pm8150l-s6-level {
				regulator-name = "pm8150l_s6_level";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x11>;
				regulator-max-microvolt = <0x10000>;
				qcom,init-voltage-level = <0x11>;
				qcom,min-dropout-voltage-level = <0xffffffff>;
				phandle = <0x20>;
			};

			regulator-pm8150l-s6-level-ao {
				regulator-name = "pm8150l_s6_level_ao";
				qcom,set = <0x01>;
				regulator-min-microvolt = <0x11>;
				regulator-max-microvolt = <0x10000>;
				qcom,init-voltage-level = <0x11>;
				qcom,min-dropout-voltage-level = <0xffffffff>;
				phandle = <0x56>;
			};

			regulator-cdev {
				compatible = "qcom,rpmh-reg-cdev";
				mboxes = <0x1f 0x00>;
				qcom,reg-resource-name = "cx";
				#cooling-cells = <0x02>;
				phandle = <0xbf>;
			};
		};

		rpmh-regulator-smpc8 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x55 0x00>;
			qcom,resource-name = "smpc8";

			regulator-pm8150l-s8 {
				regulator-name = "pm8150l_s8";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x14a140>;
				regulator-max-microvolt = <0x14a140>;
				qcom,init-voltage = <0x14a140>;
				phandle = <0x45f>;
			};
		};

		rpmh-regulator-ldoc1 {
			compatible = "qcom,rpmh-xob-regulator";
			mboxes = <0x55 0x00>;
			qcom,resource-name = "ldoc1";

			regulator-pm8150l-l1 {
				regulator-name = "pm8150l_l1";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x1b7740>;
				regulator-max-microvolt = <0x1b7740>;
				phandle = <0x460>;
			};
		};

		rpmh-regulator-ldoc2 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x55 0x00>;
			qcom,resource-name = "ldoc2";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm8150l-l2 {
				regulator-name = "pm8150l_l2";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x13e5c0>;
				regulator-max-microvolt = <0x13e5c0>;
				qcom,init-voltage = <0x13e5c0>;
				qcom,init-mode = <0x02>;
				phandle = <0xeb>;
			};
		};

		rpmh-regulator-ldoc3 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x55 0x00>;
			qcom,resource-name = "ldoc3";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;
			proxy-supply = <0x2a>;

			regulator-pm8150l-l3 {
				regulator-name = "pm8150l_l3";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x124f80>;
				regulator-max-microvolt = <0x124f80>;
				qcom,proxy-consumer-enable;
				qcom,proxy-consumer-current = <0xca58>;
				qcom,init-voltage = <0x124f80>;
				qcom,init-mode = <0x02>;
				phandle = <0x2a>;
			};
		};

		rpmh-regulator-ldoc4 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x55 0x00>;
			qcom,resource-name = "ldoc4";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm8150l-l4 {
				regulator-name = "pm8150l_l4";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x1a0040>;
				regulator-max-microvolt = <0x2cad80>;
				qcom,init-voltage = <0x1a0040>;
				qcom,init-mode = <0x02>;
				phandle = <0x461>;
			};
		};

		rpmh-regulator-ldoc5 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x55 0x00>;
			qcom,resource-name = "ldoc5";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm8150l-l5 {
				regulator-name = "pm8150l_l5";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x1a0040>;
				regulator-max-microvolt = <0x2cad80>;
				qcom,init-voltage = <0x1a0040>;
				qcom,init-mode = <0x02>;
				phandle = <0x462>;
			};
		};

		rpmh-regulator-ldoc6 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x55 0x00>;
			qcom,resource-name = "ldoc6";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm8150l-l6 {
				regulator-name = "pm8150l_l6";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x1b7740>;
				regulator-max-microvolt = <0x2d2a80>;
				qcom,init-voltage = <0x1b7740>;
				qcom,init-mode = <0x02>;
				phandle = <0x463>;
			};
		};

		rpmh-regulator-ldoc7 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x55 0x00>;
			qcom,resource-name = "ldoc7";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm8150l-l7 {
				regulator-name = "pm8150l_l7";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x2b9440>;
				regulator-max-microvolt = "\0/]";
				qcom,init-voltage = <0x2b9440>;
				qcom,init-mode = <0x02>;
				phandle = <0x464>;
			};
		};

		rpmh-regulator-ldoc8 {
			compatible = "qcom,rpmh-xob-regulator";
			mboxes = <0x55 0x00>;
			qcom,resource-name = "ldoc8";

			regulator-pm8150l-l8 {
				regulator-name = "pm8150l_l8";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x1b7740>;
				regulator-max-microvolt = <0x1b7740>;
				phandle = <0x465>;
			};
		};

		rpmh-regulator-ldoc9 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x55 0x00>;
			qcom,resource-name = "ldoc9";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x2710>;

			regulator-pm8150l-l9 {
				regulator-name = "pm8150l_l9";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x294280>;
				regulator-max-microvolt = <0x2d2a80>;
				qcom,init-voltage = <0x294280>;
				qcom,init-mode = <0x02>;
				phandle = <0x466>;
			};
		};

		rpmh-regulator-ldoc10 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x55 0x00>;
			qcom,resource-name = "ldoc10";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm8150l-l10 {
				regulator-name = "pm8150l_l10";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x2dc6c0>;
				regulator-max-microvolt = <0x328980>;
				qcom,init-voltage = <0x2dc6c0>;
				qcom,init-mode = <0x02>;
				phandle = <0x467>;
			};
		};

		rpmh-regulator-ldoc11 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x55 0x00>;
			qcom,resource-name = "ldoc11";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm8150l-l11 {
				regulator-name = "pm8150l_l11";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x2dc6c0>;
				regulator-max-microvolt = <0x328980>;
				qcom,init-voltage = <0x2dc6c0>;
				qcom,init-mode = <0x02>;
				phandle = <0xec>;
			};
		};

		rpmh-regulator-bobc1 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x55 0x00>;
			qcom,resource-name = "bobc1";
			qcom,regulator-type = "pmic5-bob";
			qcom,supported-modes = <0x00 0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0xf4240 0x1e8480>;
			qcom,send-defaults;

			regulator-pm8150l-bob {
				regulator-name = "pm8150l_bob";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x2de600>;
				regulator-max-microvolt = "\0=\t";
				qcom,init-voltage = <0x328980>;
				qcom,init-mode = <0x00>;
				phandle = <0x468>;
			};

			regulator-pm8150l-bob-ao {
				regulator-name = "pm8150l_bob_ao";
				qcom,set = <0x01>;
				regulator-min-microvolt = <0x2de600>;
				regulator-max-microvolt = "\0=\t";
				qcom,init-voltage = <0x2de600>;
				qcom,init-mode = <0x03>;
				phandle = <0x469>;
			};
		};

		rpmh-regulator-smpf2 {
			compatible = "qcom,rpmh-xob-regulator";
			mboxes = <0x55 0x00>;
			qcom,resource-name = "smpf2";

			regulator-pm8009-s2 {
				regulator-name = "pm8009_s2";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x2b9440>;
				regulator-max-microvolt = <0x2b9440>;
				phandle = <0x46a>;
			};
		};

		rpmh-regulator-ldof2 {
			compatible = "qcom,rpmh-xob-regulator";
			mboxes = <0x55 0x00>;
			qcom,resource-name = "ldof2";

			regulator-pm8009-l2 {
				regulator-name = "pm8009_l2";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x124f80>;
				regulator-max-microvolt = <0x124f80>;
				phandle = <0x46b>;
			};
		};

		rpmh-regulator-ldof5 {
			compatible = "qcom,rpmh-xob-regulator";
			mboxes = <0x55 0x00>;
			qcom,resource-name = "ldof5";

			regulator-pm8009-l5 {
				regulator-name = "pm8009_l5";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x2ab980>;
				regulator-max-microvolt = <0x2ab980>;
				phandle = <0x46c>;
			};
		};

		rpmh-regulator-ldof6 {
			compatible = "qcom,rpmh-xob-regulator";
			mboxes = <0x55 0x00>;
			qcom,resource-name = "ldof6";

			regulator-pm8009-l6 {
				regulator-name = "pm8009_l6";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x2b9440>;
				regulator-max-microvolt = <0x2b9440>;
				phandle = <0x46d>;
			};
		};

		refgen-regulator@88e7000 {
			compatible = "qcom,refgen-regulator";
			reg = <0x88e7000 0x60>;
			regulator-name = "refgen";
			regulator-enable-ramp-delay = <0x05>;
			phandle = <0x46e>;
		};

		qcom,ion {
			compatible = "qcom,msm-ion";
			#address-cells = <0x01>;
			#size-cells = <0x00>;

			qcom,ion-heap@25 {
				reg = <0x19>;
				qcom,ion-heap-type = "SYSTEM";
				phandle = <0x46f>;
			};

			qcom,ion-heap@22 {
				reg = <0x16>;
				memory-region = <0xae>;
				qcom,ion-heap-type = "DMA";
			};

			qcom,ion-heap@27 {
				reg = <0x1b>;
				memory-region = <0xba>;
				qcom,ion-heap-type = "DMA";
			};

			qcom,ion-heap@19 {
				reg = <0x13>;
				memory-region = <0xf8>;
				qcom,ion-heap-type = "DMA";
			};

			qcom,ion-heap@13 {
				reg = <0x0d>;
				memory-region = <0xf9>;
				qcom,ion-heap-type = "HYP_CMA";
			};

			qcom,ion-heap@10 {
				reg = <0x0a>;
				memory-region = <0xfa>;
				qcom,ion-heap-type = "HYP_CMA";
			};

			qcom,ion-heap@14 {
				reg = <0x0e>;
				qcom,ion-heap-type = "SECURE_CARVEOUT";

				cdsp {
					memory-region = <0xfb>;
					token = <0x20000000>;
				};
			};

			qcom,ion-heap@9 {
				reg = <0x09>;
				qcom,ion-heap-type = "SYSTEM_SECURE";
			};
		};

		ad-hoc-bus {
			compatible = "qcom,msm-bus-device";
			reg = <0x16e0000 0x40000 0x1700000 0x40000 0x1500000 0x40000 0x14e0000 0x40000 0x17900000 0x40000 0x9680000 0x40000 0x9680000 0x40000 0x1740000 0x40000 0x1620000 0x40000 0x1620000 0x40000 0x1620000 0x40000 0x1700000 0x40000>;
			reg-names = "aggre1_noc-base\0aggre2_noc-base\0config_noc-base\0dc_noc-base\0gladiator_noc-base\0mc_virt-base\0gem_noc-base\0mmss_noc-base\0system_noc-base\0ipa_virt-base\0camnoc_virt-base\0compute_noc-base";
			mbox-names = "apps_rsc\0disp_rsc";
			mboxes = <0x55 0x00 0x27 0x00>;
			phandle = <0x470>;

			rsc-apps {
				cell-id = <0x1f40>;
				label = "apps_rsc";
				qcom,rsc-dev;
				qcom,req_state = <0x02>;
				phandle = <0xfc>;
			};

			rsc-disp {
				cell-id = <0x1f41>;
				label = "disp_rsc";
				qcom,rsc-dev;
				qcom,req_state = <0x02>;
				phandle = <0xfd>;
			};

			bcm-acv {
				cell-id = <0x1b7e>;
				label = "ACV";
				qcom,bcm-name = "ACV";
				qcom,rscs = <0xfc>;
				qcom,bcm-dev;
				phandle = <0x186>;
			};

			bcm-alc {
				cell-id = <0x1b7f>;
				label = "ALC";
				qcom,bcm-name = "ALC";
				qcom,rscs = <0xfc>;
				qcom,bcm-dev;
				phandle = <0x168>;
			};

			bcm-mc0 {
				cell-id = <0x1b58>;
				label = "MC0";
				qcom,bcm-name = "MC0";
				qcom,rscs = <0xfc>;
				qcom,bcm-dev;
				phandle = <0x185>;
			};

			bcm-sh0 {
				cell-id = <0x1b5b>;
				label = "SH0";
				qcom,bcm-name = "SH0";
				qcom,rscs = <0xfc>;
				qcom,bcm-dev;
				phandle = <0x183>;
			};

			bcm-mm0 {
				cell-id = <0x1b63>;
				label = "MM0";
				qcom,bcm-name = "MM0";
				qcom,rscs = <0xfc>;
				qcom,bcm-dev;
				phandle = <0x189>;
			};

			bcm-mm1 {
				cell-id = <0x1b64>;
				label = "MM1";
				qcom,bcm-name = "MM1";
				qcom,rscs = <0xfc>;
				qcom,bcm-dev;
				phandle = <0x109>;
			};

			bcm-sh2 {
				cell-id = <0x1b5d>;
				label = "SH2";
				qcom,bcm-name = "SH2";
				qcom,rscs = <0xfc>;
				qcom,bcm-dev;
				phandle = <0x181>;
			};

			bcm-mm2 {
				cell-id = <0x1b65>;
				label = "MM2";
				qcom,bcm-name = "MM2";
				qcom,rscs = <0xfc>;
				qcom,bcm-dev;
				phandle = <0x156>;
			};

			bcm-sh3 {
				cell-id = <0x1b5e>;
				label = "SH3";
				qcom,bcm-name = "SH3";
				qcom,rscs = <0xfc>;
				qcom,bcm-dev;
				phandle = <0x14a>;
			};

			bcm-mm3 {
				cell-id = <0x1b66>;
				label = "MM3";
				qcom,bcm-name = "MM3";
				qcom,rscs = <0xfc>;
				qcom,bcm-dev;
				phandle = <0x157>;
			};

			bcm-sh4 {
				cell-id = <0x1b5f>;
				label = "SH4";
				qcom,bcm-name = "SH4";
				qcom,rscs = <0xfc>;
				qcom,bcm-dev;
				phandle = <0x14d>;
			};

			bcm-sh5 {
				cell-id = <0x1b60>;
				label = "SH5";
				qcom,bcm-name = "SH5";
				qcom,rscs = <0xfc>;
				qcom,bcm-dev;
				phandle = <0x149>;
			};

			bcm-sn0 {
				cell-id = <0x1b6a>;
				label = "SN0";
				qcom,bcm-name = "SN0";
				qcom,rscs = <0xfc>;
				qcom,bcm-dev;
				phandle = <0x18e>;
			};

			bcm-co0 {
				cell-id = <0x1b81>;
				label = "CO0";
				qcom,bcm-name = "CO0";
				qcom,rscs = <0xfc>;
				qcom,bcm-dev;
				phandle = <0x178>;
			};

			bcm-ce0 {
				cell-id = <0x1b7a>;
				label = "CE0";
				qcom,bcm-name = "CE0";
				qcom,rscs = <0xfc>;
				qcom,bcm-dev;
				phandle = <0x105>;
			};

			bcm-sn1 {
				cell-id = <0x1b6b>;
				label = "SN1";
				qcom,bcm-name = "SN1";
				qcom,rscs = <0xfc>;
				qcom,bcm-dev;
				phandle = <0x18f>;
			};

			bcm-co1 {
				cell-id = <0x1b82>;
				label = "CO1";
				qcom,bcm-name = "CO1";
				qcom,rscs = <0xfc>;
				qcom,bcm-dev;
				phandle = <0x10c>;
			};

			bcm-ip0 {
				cell-id = <0x1b7b>;
				label = "IP0";
				qcom,bcm-name = "IP0";
				qcom,rscs = <0xfc>;
				qcom,bcm-dev;
				phandle = <0x184>;
			};

			bcm-cn0 {
				cell-id = <0x1b7c>;
				label = "CN0";
				qcom,bcm-name = "CN0";
				qcom,rscs = <0xfc>;
				qcom,bcm-dev;
				phandle = <0x10f>;
			};

			bcm-qup0 {
				cell-id = <0x1b80>;
				label = "QUP0";
				qcom,bcm-name = "QUP0";
				qcom,rscs = <0xfc>;
				qcom,bcm-dev;
				phandle = <0x101>;
			};

			bcm-sn2 {
				cell-id = <0x1b6c>;
				label = "SN2";
				qcom,bcm-name = "SN2";
				qcom,rscs = <0xfc>;
				qcom,bcm-dev;
				phandle = <0x18c>;
			};

			bcm-sn3 {
				cell-id = <0x1b6d>;
				label = "SN3";
				qcom,bcm-name = "SN3";
				qcom,rscs = <0xfc>;
				qcom,bcm-dev;
				phandle = <0x173>;
			};

			bcm-sn4 {
				cell-id = <0x1b6e>;
				label = "SN4";
				qcom,bcm-name = "SN4";
				qcom,rscs = <0xfc>;
				qcom,bcm-dev;
				phandle = <0x190>;
			};

			bcm-sn5 {
				cell-id = <0x1b6f>;
				label = "SN5";
				qcom,bcm-name = "SN5";
				qcom,rscs = <0xfc>;
				qcom,bcm-dev;
				phandle = <0x192>;
			};

			bcm-sn8 {
				cell-id = <0x1b72>;
				label = "SN8";
				qcom,bcm-name = "SN8";
				qcom,rscs = <0xfc>;
				qcom,bcm-dev;
				phandle = <0x191>;
			};

			bcm-sn9 {
				cell-id = <0x1b73>;
				label = "SN9";
				qcom,bcm-name = "SN9";
				qcom,rscs = <0xfc>;
				qcom,bcm-dev;
				phandle = <0x160>;
			};

			bcm-sn11 {
				cell-id = <0x1b75>;
				label = "SN11";
				qcom,bcm-name = "SN11";
				qcom,rscs = <0xfc>;
				qcom,bcm-dev;
				phandle = <0x164>;
			};

			bcm-sn12 {
				cell-id = <0x1b76>;
				label = "SN12";
				qcom,bcm-name = "SN12";
				qcom,rscs = <0xfc>;
				qcom,bcm-dev;
				phandle = <0x167>;
			};

			bcm-sn14 {
				cell-id = <0x1b78>;
				label = "SN14";
				qcom,bcm-name = "SN14";
				qcom,rscs = <0xfc>;
				qcom,bcm-dev;
				phandle = <0x176>;
			};

			bcm-sn15 {
				cell-id = <0x1b79>;
				label = "SN15";
				qcom,bcm-name = "SN15";
				qcom,rscs = <0xfc>;
				qcom,bcm-dev;
				phandle = <0x165>;
			};

			bcm-acv_display {
				cell-id = <0x697e>;
				label = "ACV_DISPLAY";
				qcom,bcm-name = "ACV";
				qcom,rscs = <0xfd>;
				qcom,bcm-dev;
				phandle = <0x196>;
			};

			bcm-alc_display {
				cell-id = <0x697f>;
				label = "ALC_DISPLAY";
				qcom,bcm-name = "ALC";
				qcom,rscs = <0xfd>;
				qcom,bcm-dev;
				phandle = <0x471>;
			};

			bcm-mc0_display {
				cell-id = <0x6978>;
				label = "MC0_DISPLAY";
				qcom,bcm-name = "MC0";
				qcom,rscs = <0xfd>;
				qcom,bcm-dev;
				phandle = <0x195>;
			};

			bcm-sh0_display {
				cell-id = <0x6979>;
				label = "SH0_DISPLAY";
				qcom,bcm-name = "SH0";
				qcom,rscs = <0xfd>;
				qcom,bcm-dev;
				phandle = <0x194>;
			};

			bcm-mm0_display {
				cell-id = <0x697a>;
				label = "MM0_DISPLAY";
				qcom,bcm-name = "MM0";
				qcom,rscs = <0xfd>;
				qcom,bcm-dev;
				phandle = <0x19a>;
			};

			bcm-mm1_display {
				cell-id = <0x697b>;
				label = "MM1_DISPLAY";
				qcom,bcm-name = "MM1";
				qcom,rscs = <0xfd>;
				qcom,bcm-dev;
				phandle = <0x16f>;
			};

			bcm-mm2_display {
				cell-id = <0x697c>;
				label = "MM2_DISPLAY";
				qcom,bcm-name = "MM2";
				qcom,rscs = <0xfd>;
				qcom,bcm-dev;
				phandle = <0x198>;
			};

			bcm-mm3_display {
				cell-id = <0x697d>;
				label = "MM3_DISPLAY";
				qcom,bcm-name = "MM3";
				qcom,rscs = <0xfd>;
				qcom,bcm-dev;
				phandle = <0x171>;
			};

			fab-aggre1_noc {
				cell-id = <0x1802>;
				label = "fab-aggre1_noc";
				qcom,fab-dev;
				qcom,base-name = "aggre1_noc-base";
				qcom,qos-off = <0x1000>;
				qcom,base-offset = <0x4000>;
				qcom,bus-type = <0x01>;
				clocks;
				phandle = <0xff>;
			};

			fab-aggre2_noc {
				cell-id = <0x1803>;
				label = "fab-aggre2_noc";
				qcom,fab-dev;
				qcom,base-name = "aggre2_noc-base";
				qcom,qos-off = <0x1000>;
				qcom,base-offset = <0x6000>;
				qcom,bus-type = <0x01>;
				clocks;
				phandle = <0x103>;
			};

			fab-camnoc_virt {
				cell-id = <0x180a>;
				label = "fab-camnoc_virt";
				qcom,fab-dev;
				qcom,base-name = "camnoc_virt-base";
				qcom,qos-off = <0x00>;
				qcom,base-offset = <0x00>;
				qcom,bypass-qos-prg;
				clocks;
				phandle = <0x108>;
			};

			fab-compute_noc {
				cell-id = <0x180b>;
				label = "fab-compute_noc";
				qcom,fab-dev;
				qcom,base-name = "compute_noc-base";
				qcom,qos-off = <0x2000>;
				qcom,base-offset = <0x20000>;
				qcom,bus-type = <0x01>;
				clocks;
				phandle = <0x10b>;
			};

			fab-config_noc {
				cell-id = <0x1400>;
				label = "fab-config_noc";
				qcom,fab-dev;
				qcom,base-name = "config_noc-base";
				qcom,qos-off = <0x00>;
				qcom,base-offset = <0x00>;
				qcom,sbm-offset = <0x6000>;
				qcom,bus-type = <0x01>;
				clocks;
				phandle = <0x10e>;
			};

			fab-dc_noc {
				cell-id = <0x1806>;
				label = "fab-dc_noc";
				qcom,fab-dev;
				qcom,base-name = "dc_noc-base";
				qcom,qos-off = <0x00>;
				qcom,base-offset = <0x00>;
				qcom,bypass-qos-prg;
				qcom,bus-type = <0x01>;
				clocks;
				phandle = <0x144>;
			};

			fab-gem_noc {
				cell-id = <0x180c>;
				label = "fab-gem_noc";
				qcom,fab-dev;
				qcom,base-name = "gem_noc-base";
				qcom,qos-off = <0x80>;
				qcom,base-offset = <0x2b000>;
				qcom,bus-type = <0x01>;
				clocks;
				phandle = <0x148>;
			};

			fab-ipa_virt {
				cell-id = <0x1809>;
				label = "fab-ipa_virt";
				qcom,fab-dev;
				qcom,base-name = "ipa_virt-base";
				qcom,qos-off = <0x00>;
				qcom,base-offset = <0x00>;
				qcom,bypass-qos-prg;
				clocks;
				phandle = <0x14f>;
			};

			fab-mc_virt {
				cell-id = <0x1807>;
				label = "fab-mc_virt";
				qcom,fab-dev;
				qcom,base-name = "mc_virt-base";
				qcom,qos-off = <0x00>;
				qcom,base-offset = <0x00>;
				qcom,bypass-qos-prg;
				clocks;
				phandle = <0x151>;
			};

			fab-mmss_noc {
				cell-id = <0x800>;
				label = "fab-mmss_noc";
				qcom,fab-dev;
				qcom,base-name = "mmss_noc-base";
				qcom,qos-off = <0x1000>;
				qcom,base-offset = <0x9000>;
				qcom,bus-type = <0x01>;
				clocks;
				phandle = <0x153>;
			};

			fab-system_noc {
				cell-id = <0x400>;
				label = "fab-system_noc";
				qcom,fab-dev;
				qcom,base-name = "system_noc-base";
				qcom,qos-off = <0x1000>;
				qcom,base-offset = <0x9000>;
				qcom,bus-type = <0x01>;
				clocks;
				phandle = <0x159>;
			};

			fab-gem_noc_display {
				cell-id = <0x6593>;
				label = "fab-gem_noc_display";
				qcom,fab-dev;
				qcom,base-name = "gem_noc-base";
				qcom,qos-off = <0x80>;
				qcom,base-offset = <0x2b000>;
				qcom,bypass-qos-prg;
				qcom,bus-type = <0x01>;
				clocks;
				phandle = <0x16a>;
			};

			fab-mc_virt_display {
				cell-id = <0x6590>;
				label = "fab-mc_virt_display";
				qcom,fab-dev;
				qcom,base-name = "mc_virt-base";
				qcom,qos-off = <0x00>;
				qcom,base-offset = <0x00>;
				qcom,bypass-qos-prg;
				clocks;
				phandle = <0x16c>;
			};

			fab-mmss_noc_display {
				cell-id = <0x6592>;
				label = "fab-mmss_noc_display";
				qcom,fab-dev;
				qcom,base-name = "mmss_noc-base";
				qcom,qos-off = <0x1000>;
				qcom,base-offset = <0x9000>;
				qcom,bypass-qos-prg;
				qcom,bus-type = <0x01>;
				clocks;
				phandle = <0x16e>;
			};

			mas-qhm-a1noc-cfg {
				cell-id = <0x79>;
				label = "mas-qhm-a1noc-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0xfe>;
				qcom,bus-dev = <0xff>;
				phandle = <0x179>;
			};

			mas-qhm-qup0 {
				cell-id = <0x97>;
				label = "mas-qhm-qup0";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x07>;
				qcom,connections = <0x100>;
				qcom,bus-dev = <0xff>;
				qcom,bcms = <0x101>;
				qcom,ap-owned;
				qcom,prio = <0x02>;
				phandle = <0x472>;
			};

			mas-xm-emac {
				cell-id = <0x62>;
				label = "mas-xm-emac";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x09>;
				qcom,connections = <0x100>;
				qcom,bus-dev = <0xff>;
				qcom,ap-owned;
				qcom,prio = <0x02>;
				phandle = <0x473>;
			};

			mas-xm-ufs-mem {
				cell-id = <0x7b>;
				label = "mas-xm-ufs-mem";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x00>;
				qcom,connections = <0x100>;
				qcom,bus-dev = <0xff>;
				qcom,ap-owned;
				qcom,prio = <0x02>;
				phandle = <0x474>;

				qcom,node-qos-clks {
					clocks = <0x1b 0x03>;
					clock-names = "clk-aggre-ufs-phy-axi-no-rate";
				};
			};

			mas-xm-usb3-0 {
				cell-id = <0x3d>;
				label = "mas-xm-usb3-0";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x02>;
				qcom,connections = <0x100>;
				qcom,bus-dev = <0xff>;
				qcom,ap-owned;
				qcom,prio = <0x02>;
				phandle = <0x475>;

				qcom,node-qos-clks {
					clocks = <0x1b 0x05>;
					clock-names = "clk-usb3-prim-axi-no-rate";
				};
			};

			mas-xm-usb3-1 {
				cell-id = <0x65>;
				label = "mas-xm-usb3-1";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x04>;
				qcom,connections = <0x100>;
				qcom,bus-dev = <0xff>;
				qcom,ap-owned;
				qcom,prio = <0x02>;
				phandle = <0x476>;

				qcom,node-qos-clks {
					clocks = <0x1b 0x06>;
					clock-names = "clk-usb3-sec-axi-no-rate";
				};
			};

			mas-qhm-a2noc-cfg {
				cell-id = <0x7c>;
				label = "mas-qhm-a2noc-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0x102>;
				qcom,bus-dev = <0x103>;
				phandle = <0x17a>;
			};

			mas-qhm-qdss-bam {
				cell-id = <0x35>;
				label = "mas-qhm-qdss-bam";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x2f>;
				qcom,connections = <0x104>;
				qcom,bus-dev = <0x103>;
				qcom,ap-owned;
				qcom,prio = <0x02>;
				phandle = <0x477>;
			};

			mas-qhm-qspi {
				cell-id = <0xa2>;
				label = "mas-qhm-qspi";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x33>;
				qcom,connections = <0x104>;
				qcom,bus-dev = <0x103>;
				qcom,ap-owned;
				qcom,prio = <0x02>;
				phandle = <0x478>;
			};

			mas-qhm-qup1 {
				cell-id = <0x98>;
				label = "mas-qhm-qup1";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x30>;
				qcom,connections = <0x104>;
				qcom,bus-dev = <0x103>;
				qcom,bcms = <0x101>;
				qcom,ap-owned;
				qcom,prio = <0x02>;
				phandle = <0x479>;
			};

			mas-qhm-qup2 {
				cell-id = <0x99>;
				label = "mas-qhm-qup2";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x31>;
				qcom,connections = <0x104>;
				qcom,bus-dev = <0x103>;
				qcom,bcms = <0x101>;
				qcom,ap-owned;
				qcom,prio = <0x02>;
				phandle = <0x47a>;
			};

			mas-qhm-sensorss-ahb {
				cell-id = <0xaa>;
				label = "mas-qhm-sensorss-ahb";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0x104>;
				qcom,bus-dev = <0x103>;
				phandle = <0x47b>;
			};

			mas-qhm-tsif {
				cell-id = <0x52>;
				label = "mas-qhm-tsif";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0x104>;
				qcom,bus-dev = <0x103>;
				phandle = <0x47c>;
			};

			mas-qnm-cnoc {
				cell-id = <0x76>;
				label = "mas-qnm-cnoc";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x22>;
				qcom,connections = <0x104>;
				qcom,bus-dev = <0x103>;
				qcom,ap-owned;
				qcom,prio = <0x02>;
				qcom,forwarding;
				phandle = <0x17e>;
			};

			mas-qxm-crypto {
				cell-id = <0x7d>;
				label = "mas-qxm-crypto";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x00>;
				qcom,connections = <0x104>;
				qcom,bus-dev = <0x103>;
				qcom,bcms = <0x105>;
				qcom,ap-owned;
				qcom,prio = <0x02>;
				qcom,forwarding;
				phandle = <0x47d>;
			};

			mas-qxm-ipa {
				cell-id = <0x5a>;
				label = "mas-qxm-ipa";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x02>;
				qcom,connections = <0x104>;
				qcom,bus-dev = <0x103>;
				qcom,ap-owned;
				qcom,prio = <0x02>;
				qcom,forwarding;
				qcom,defer-init-qos;
				qcom,node-qos-bcms = <0x1b7b 0x00 0x01>;
				phandle = <0x47e>;
			};

			mas-xm-pcie3-0 {
				cell-id = <0x2d>;
				label = "mas-xm-pcie3-0";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x27>;
				qcom,connections = <0x106>;
				qcom,bus-dev = <0x103>;
				qcom,ap-owned;
				qcom,prio = <0x02>;
				phandle = <0x47f>;
			};

			mas-xm-pcie3-1 {
				cell-id = <0x64>;
				label = "mas-xm-pcie3-1";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x2b>;
				qcom,connections = <0x106>;
				qcom,bus-dev = <0x103>;
				qcom,ap-owned;
				qcom,prio = <0x02>;
				phandle = <0x480>;
			};

			mas-xm-qdss-etr {
				cell-id = <0x3c>;
				label = "mas-xm-qdss-etr";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x0c>;
				qcom,connections = <0x104>;
				qcom,bus-dev = <0x103>;
				qcom,ap-owned;
				qcom,prio = <0x02>;
				phandle = <0x481>;
			};

			mas-xm-sdc2 {
				cell-id = <0x51>;
				label = "mas-xm-sdc2";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x0e>;
				qcom,connections = <0x104>;
				qcom,bus-dev = <0x103>;
				qcom,ap-owned;
				qcom,prio = <0x02>;
				phandle = <0x482>;
			};

			mas-xm-sdc4 {
				cell-id = <0x50>;
				label = "mas-xm-sdc4";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x10>;
				qcom,connections = <0x104>;
				qcom,bus-dev = <0x103>;
				qcom,ap-owned;
				qcom,prio = <0x02>;
				phandle = <0x483>;
			};

			mas-qxm-camnoc-hf0-uncomp {
				cell-id = <0x92>;
				label = "mas-qxm-camnoc-hf0-uncomp";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0x107>;
				qcom,bus-dev = <0x108>;
				qcom,bcms = <0x109>;
				phandle = <0x484>;
			};

			mas-qxm-camnoc-hf1-uncomp {
				cell-id = <0x93>;
				label = "mas-qxm-camnoc-hf1-uncomp";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0x107>;
				qcom,bus-dev = <0x108>;
				qcom,bcms = <0x109>;
				phandle = <0x485>;
			};

			mas-qxm-camnoc-sf-uncomp {
				cell-id = <0x94>;
				label = "mas-qxm-camnoc-sf-uncomp";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0x107>;
				qcom,bus-dev = <0x108>;
				qcom,bcms = <0x109>;
				phandle = <0x486>;
			};

			mas-qnm-npu {
				cell-id = <0x9a>;
				label = "mas-qnm-npu";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x02>;
				qcom,connections = <0x10a>;
				qcom,bus-dev = <0x10b>;
				qcom,bcms = <0x10c>;
				qcom,ap-owned;
				qcom,prio = <0x00>;
				qcom,forwarding;
				phandle = <0x487>;
			};

			mas-qhm-spdm {
				cell-id = <0x24>;
				label = "mas-qhm-spdm";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0x10d>;
				qcom,bus-dev = <0x10e>;
				qcom,bcms = <0x10f>;
				phandle = <0x488>;
			};

			mas-qnm-snoc {
				cell-id = <0x2733>;
				label = "mas-qnm-snoc";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0x110 0x111 0x112 0x113 0x114 0x115 0x116 0x117 0x118 0x119 0x11a 0x11b 0x11c 0x11d 0x11e 0x11f 0x120 0x121 0x122 0x123 0x124 0x125 0x126 0x127 0x128 0x129 0x12a 0x12b 0x12c 0x12d 0x12e 0x12f 0x130 0x131 0x132 0x133 0x134 0x135 0x136 0x137 0x138 0x139 0x13a 0x13b 0x13c 0x13d 0x13e 0x13f 0x140 0x141>;
				qcom,bus-dev = <0x10e>;
				qcom,bcms = <0x10f>;
				phandle = <0x18a>;
			};

			mas-xm-qdss-dap {
				cell-id = <0x4c>;
				label = "mas-xm-qdss-dap";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0x110 0x111 0x112 0x113 0x114 0x115 0x116 0x117 0x118 0x119 0x11a 0x11b 0x11c 0x11d 0x11e 0x11f 0x120 0x121 0x122 0x123 0x124 0x10d 0x125 0x126 0x127 0x128 0x129 0x12a 0x12b 0x12c 0x12d 0x12e 0x12f 0x130 0x131 0x132 0x133 0x134 0x135 0x136 0x137 0x138 0x139 0x13a 0x13b 0x13c 0x13d 0x13e 0x13f 0x140 0x141>;
				qcom,bus-dev = <0x10e>;
				phandle = <0x489>;
			};

			mas-qhm-cnoc-dc-noc {
				cell-id = <0x7e>;
				label = "mas-qhm-cnoc-dc-noc";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0x142 0x143>;
				qcom,bus-dev = <0x144>;
				phandle = <0x17b>;
			};

			mas-acm-apps {
				cell-id = <0x01>;
				label = "mas-acm-apps";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x02>;
				qcom,qport = <0x60 0x61 0x62 0x63>;
				qcom,connections = <0x145 0x146 0x147>;
				qcom,bus-dev = <0x148>;
				qcom,bcms = <0x149>;
				qcom,ap-owned;
				qcom,prio = <0x00>;
				qcom,forwarding;
				phandle = <0x48a>;
			};

			mas-acm-gpu-tcu {
				cell-id = <0x9b>;
				label = "mas-acm-gpu-tcu";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x160>;
				qcom,connections = <0x146 0x147>;
				qcom,bus-dev = <0x148>;
				qcom,bcms = <0x14a>;
				qcom,ap-owned;
				qcom,prio = <0x06>;
				phandle = <0x48b>;
			};

			mas-acm-sys-tcu {
				cell-id = <0x9c>;
				label = "mas-acm-sys-tcu";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x180>;
				qcom,connections = <0x146 0x147>;
				qcom,bus-dev = <0x148>;
				qcom,bcms = <0x14a>;
				qcom,ap-owned;
				qcom,prio = <0x06>;
				phandle = <0x48c>;
			};

			mas-qhm-gemnoc-cfg {
				cell-id = <0x9d>;
				label = "mas-qhm-gemnoc-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0x14b 0x14c>;
				qcom,bus-dev = <0x148>;
				phandle = <0x17f>;
			};

			mas-qnm-cmpnoc {
				cell-id = <0x9e>;
				label = "mas-qnm-cmpnoc";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x02>;
				qcom,qport = <0x40 0x41>;
				qcom,connections = <0x145 0x146 0x147>;
				qcom,bus-dev = <0x148>;
				qcom,bcms = <0x14d>;
				qcom,ap-owned;
				qcom,prio = <0x00>;
				qcom,forwarding;
				phandle = <0x177>;
			};

			mas-qnm-gpu {
				cell-id = <0x1a>;
				label = "mas-qnm-gpu";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x02>;
				qcom,qport = <0x120 0x121>;
				qcom,connections = <0x146 0x147>;
				qcom,bus-dev = <0x148>;
				qcom,ap-owned;
				qcom,prio = <0x00>;
				phandle = <0x48d>;
			};

			mas-qnm-mnoc-hf {
				cell-id = <0x84>;
				label = "mas-qnm-mnoc-hf";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x02>;
				qcom,qport = <0x80 0x81>;
				qcom,connections = <0x146>;
				qcom,bus-dev = <0x148>;
				qcom,ap-owned;
				qcom,prio = <0x00>;
				qcom,node-qos-bcms = <0x1b64 0x00 0x01>;
				phandle = <0x188>;
			};

			mas-qnm-mnoc-sf {
				cell-id = <0x85>;
				label = "mas-qnm-mnoc-sf";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x140>;
				qcom,connections = <0x146 0x147>;
				qcom,bus-dev = <0x148>;
				qcom,ap-owned;
				qcom,prio = <0x00>;
				qcom,node-qos-bcms = <0x1b64 0x00 0x01>;
				phandle = <0x187>;
			};

			mas-qnm-pcie {
				cell-id = <0x9f>;
				label = "mas-qnm-pcie";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0xe0>;
				qcom,connections = <0x146 0x147>;
				qcom,bus-dev = <0x148>;
				qcom,ap-owned;
				qcom,prio = <0x00>;
				qcom,forwarding;
				phandle = <0x175>;
			};

			mas-qnm-snoc-gc {
				cell-id = <0x86>;
				label = "mas-qnm-snoc-gc";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0xc0>;
				qcom,connections = <0x146>;
				qcom,bus-dev = <0x148>;
				qcom,ap-owned;
				qcom,prio = <0x00>;
				qcom,forwarding;
				phandle = <0x18b>;
			};

			mas-qnm-snoc-sf {
				cell-id = <0x87>;
				label = "mas-qnm-snoc-sf";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0xa0>;
				qcom,connections = <0x146>;
				qcom,bus-dev = <0x148>;
				qcom,ap-owned;
				qcom,prio = <0x00>;
				qcom,forwarding;
				phandle = <0x18d>;
			};

			mas-qxm-ecc {
				cell-id = <0xa0>;
				label = "mas-qxm-ecc";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x02>;
				qcom,qport = <0x100 0x101>;
				qcom,connections = <0x146>;
				qcom,bus-dev = <0x148>;
				qcom,ap-owned;
				qcom,prio = <0x00>;
				qcom,forwarding;
				phandle = <0x48e>;
			};

			mas-ipa-core-master {
				cell-id = <0x8f>;
				label = "mas-ipa-core-master";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0x14e>;
				qcom,bus-dev = <0x14f>;
				phandle = <0x48f>;
			};

			mas-llcc-mc {
				cell-id = <0x81>;
				label = "mas-llcc-mc";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x04>;
				qcom,connections = <0x150>;
				qcom,bus-dev = <0x151>;
				phandle = <0x182>;
			};

			mas-qhm-mnoc-cfg {
				cell-id = <0x67>;
				label = "mas-qhm-mnoc-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0x152>;
				qcom,bus-dev = <0x153>;
				phandle = <0x17c>;
			};

			mas-qxm-camnoc-hf0 {
				cell-id = <0x88>;
				label = "mas-qxm-camnoc-hf0";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x01>;
				qcom,connections = <0x154>;
				qcom,bus-dev = <0x153>;
				qcom,bcms = <0x109>;
				qcom,ap-owned;
				qcom,prio = <0x00>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x00 0x01>;
				phandle = <0x490>;
			};

			mas-qxm-camnoc-hf1 {
				cell-id = <0x91>;
				label = "mas-qxm-camnoc-hf1";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x02>;
				qcom,connections = <0x154>;
				qcom,bus-dev = <0x153>;
				qcom,bcms = <0x109>;
				qcom,ap-owned;
				qcom,prio = <0x00>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x00 0x01>;
				phandle = <0x491>;
			};

			mas-qxm-camnoc-sf {
				cell-id = <0x89>;
				label = "mas-qxm-camnoc-sf";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x00>;
				qcom,connections = <0x155>;
				qcom,bus-dev = <0x153>;
				qcom,bcms = <0x156>;
				qcom,ap-owned;
				qcom,prio = <0x00>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x00 0x01>;
				phandle = <0x492>;
			};

			mas-qxm-mdp0 {
				cell-id = <0x16>;
				label = "mas-qxm-mdp0";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x03>;
				qcom,connections = <0x154>;
				qcom,bus-dev = <0x153>;
				qcom,bcms = <0x109>;
				qcom,ap-owned;
				qcom,prio = <0x00>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x00 0x01>;
				phandle = <0x493>;
			};

			mas-qxm-mdp1 {
				cell-id = <0x17>;
				label = "mas-qxm-mdp1";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x04>;
				qcom,connections = <0x154>;
				qcom,bus-dev = <0x153>;
				qcom,bcms = <0x109>;
				qcom,ap-owned;
				qcom,prio = <0x00>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x00 0x01>;
				phandle = <0x494>;
			};

			mas-qxm-rot {
				cell-id = <0x19>;
				label = "mas-qxm-rot";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x05>;
				qcom,connections = <0x155>;
				qcom,bus-dev = <0x153>;
				qcom,bcms = <0x157>;
				qcom,ap-owned;
				qcom,prio = <0x00>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x00 0x01>;
				phandle = <0x495>;
			};

			mas-qxm-venus0 {
				cell-id = <0x3f>;
				label = "mas-qxm-venus0";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x06>;
				qcom,connections = <0x155>;
				qcom,bus-dev = <0x153>;
				qcom,bcms = <0x157>;
				qcom,ap-owned;
				qcom,prio = <0x00>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x00 0x01>;
				phandle = <0x496>;
			};

			mas-qxm-venus1 {
				cell-id = <0x40>;
				label = "mas-qxm-venus1";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x07>;
				qcom,connections = <0x155>;
				qcom,bus-dev = <0x153>;
				qcom,bcms = <0x157>;
				qcom,ap-owned;
				qcom,prio = <0x00>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x00 0x01>;
				phandle = <0x497>;
			};

			mas-qxm-venus-arm9 {
				cell-id = <0x8a>;
				label = "mas-qxm-venus-arm9";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x08>;
				qcom,connections = <0x155>;
				qcom,bus-dev = <0x153>;
				qcom,bcms = <0x157>;
				qcom,ap-owned;
				qcom,prio = <0x00>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x00 0x01>;
				phandle = <0x498>;
			};

			mas-qhm-snoc-cfg {
				cell-id = <0x36>;
				label = "mas-qhm-snoc-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0x158>;
				qcom,bus-dev = <0x159>;
				phandle = <0x17d>;
			};

			mas-qnm-aggre1-noc {
				cell-id = <0x274f>;
				label = "mas-qnm-aggre1-noc";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0x15a 0x15b 0x15c 0x15d 0x15e 0x15f>;
				qcom,bus-dev = <0x159>;
				qcom,bcms = <0x160>;
				phandle = <0x172>;
			};

			mas-qnm-aggre2-noc {
				cell-id = <0x2750>;
				label = "mas-qnm-aggre2-noc";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0x15a 0x15b 0x15c 0x15d 0x15e 0x161 0x162 0x163 0x15f>;
				qcom,bus-dev = <0x159>;
				qcom,bcms = <0x164>;
				phandle = <0x174>;
			};

			mas-qnm-gemnoc {
				cell-id = <0xa1>;
				label = "mas-qnm-gemnoc";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0x15b 0x15c 0x15d 0x15e 0x163 0x15f>;
				qcom,bus-dev = <0x159>;
				qcom,bcms = <0x165>;
				phandle = <0x180>;
			};

			mas-qxm-pimem {
				cell-id = <0x8d>;
				label = "mas-qxm-pimem";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x03>;
				qcom,connections = <0x166 0x15c>;
				qcom,bus-dev = <0x159>;
				qcom,bcms = <0x167>;
				qcom,ap-owned;
				qcom,prio = <0x02>;
				qcom,forwarding;
				phandle = <0x499>;
			};

			mas-xm-gic {
				cell-id = <0x95>;
				label = "mas-xm-gic";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x00>;
				qcom,connections = <0x166 0x15c>;
				qcom,bus-dev = <0x159>;
				qcom,bcms = <0x167>;
				qcom,ap-owned;
				qcom,prio = <0x02>;
				qcom,forwarding;
				phandle = <0x49a>;
			};

			mas-alc {
				cell-id = <0x90>;
				label = "mas-alc";
				qcom,buswidth = <0x01>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x151>;
				qcom,bcms = <0x168>;
				phandle = <0x49b>;
			};

			mas-qnm-mnoc-hf_display {
				cell-id = <0x4e21>;
				label = "mas-qnm-mnoc-hf_display";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x02>;
				qcom,qport = <0x80 0x81>;
				qcom,connections = <0x169>;
				qcom,bus-dev = <0x16a>;
				phandle = <0x199>;
			};

			mas-qnm-mnoc-sf_display {
				cell-id = <0x4e22>;
				label = "mas-qnm-mnoc-sf_display";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x140>;
				qcom,connections = <0x169>;
				qcom,bus-dev = <0x16a>;
				phandle = <0x197>;
			};

			mas-llcc-mc_display {
				cell-id = <0x4e20>;
				label = "mas-llcc-mc_display";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x04>;
				qcom,connections = <0x16b>;
				qcom,bus-dev = <0x16c>;
				phandle = <0x193>;
			};

			mas-qxm-mdp0_display {
				cell-id = <0x4e23>;
				label = "mas-qxm-mdp0_display";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x03>;
				qcom,connections = <0x16d>;
				qcom,bus-dev = <0x16e>;
				qcom,bcms = <0x16f>;
				phandle = <0x49c>;
			};

			mas-qxm-mdp1_display {
				cell-id = <0x4e24>;
				label = "mas-qxm-mdp1_display";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x04>;
				qcom,connections = <0x16d>;
				qcom,bus-dev = <0x16e>;
				qcom,bcms = <0x16f>;
				phandle = <0x49d>;
			};

			mas-qxm-rot_display {
				cell-id = <0x4e25>;
				label = "mas-qxm-rot_display";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x05>;
				qcom,connections = <0x170>;
				qcom,bus-dev = <0x16e>;
				qcom,bcms = <0x171>;
				phandle = <0x49e>;
			};

			slv-qns-a1noc-snoc {
				cell-id = <0x274e>;
				label = "slv-qns-a1noc-snoc";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0xff>;
				qcom,connections = <0x172>;
				phandle = <0x100>;
			};

			slv-srvc-aggre1-noc {
				cell-id = <0x2e8>;
				label = "slv-srvc-aggre1-noc";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0xff>;
				qcom,bcms = <0x173>;
				phandle = <0xfe>;
			};

			slv-qns-a2noc-snoc {
				cell-id = <0x2751>;
				label = "slv-qns-a2noc-snoc";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x103>;
				qcom,connections = <0x174>;
				phandle = <0x104>;
			};

			slv-qns-pcie-mem-noc {
				cell-id = <0x2755>;
				label = "slv-qns-pcie-mem-noc";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x103>;
				qcom,connections = <0x175>;
				qcom,bcms = <0x176>;
				phandle = <0x106>;
			};

			slv-srvc-aggre2-noc {
				cell-id = <0x2ea>;
				label = "slv-srvc-aggre2-noc";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x103>;
				qcom,bcms = <0x173>;
				phandle = <0x102>;
			};

			slv-qns-camnoc-uncomp {
				cell-id = <0x30a>;
				label = "slv-qns-camnoc-uncomp";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x108>;
				phandle = <0x107>;
			};

			slv-qns-cdsp-mem-noc {
				cell-id = <0x2756>;
				label = "slv-qns-cdsp-mem-noc";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x02>;
				qcom,bus-dev = <0x10b>;
				qcom,connections = <0x177>;
				qcom,bcms = <0x178>;
				phandle = <0x10a>;
			};

			slv-qhs-a1-noc-cfg {
				cell-id = <0x2af>;
				label = "slv-qhs-a1-noc-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x10e>;
				qcom,connections = <0x179>;
				qcom,bcms = <0x10f>;
				phandle = <0x136>;
			};

			slv-qhs-a2-noc-cfg {
				cell-id = <0x2b0>;
				label = "slv-qhs-a2-noc-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x10e>;
				qcom,connections = <0x17a>;
				qcom,bcms = <0x10f>;
				phandle = <0x120>;
			};

			slv-qhs-ahb2phy-south {
				cell-id = <0x30b>;
				label = "slv-qhs-ahb2phy-south";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x10e>;
				qcom,bcms = <0x10f>;
				phandle = <0x12f>;
			};

			slv-qhs-aop {
				cell-id = <0x2eb>;
				label = "slv-qhs-aop";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x10e>;
				qcom,bcms = <0x10f>;
				phandle = <0x12d>;
			};

			slv-qhs-aoss {
				cell-id = <0x2ec>;
				label = "slv-qhs-aoss";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x10e>;
				qcom,bcms = <0x10f>;
				phandle = <0x137>;
			};

			slv-qhs-camera-cfg {
				cell-id = <0x24d>;
				label = "slv-qhs-camera-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x10e>;
				qcom,bcms = <0x10f>;
				qcom,disable-ports = <0x0a 0x0b 0x22>;
				mmcx-supply = <0x1c>;
				node-reg-names = "mmcx";
				phandle = <0x113>;
			};

			slv-qhs-clk-ctl {
				cell-id = <0x26c>;
				label = "slv-qhs-clk-ctl";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x10e>;
				qcom,bcms = <0x10f>;
				phandle = <0x12c>;
			};

			slv-qhs-compute-dsp {
				cell-id = <0x2ed>;
				label = "slv-qhs-compute-dsp";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x10e>;
				qcom,bcms = <0x10f>;
				phandle = <0x111>;
			};

			slv-qhs-cpr-cx {
				cell-id = <0x28b>;
				label = "slv-qhs-cpr-cx";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x10e>;
				qcom,bcms = <0x10f>;
				phandle = <0x134>;
			};

			slv-qhs-cpr-mmcx {
				cell-id = <0x30c>;
				label = "slv-qhs-cpr-mmcx";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x10e>;
				qcom,bcms = <0x10f>;
				phandle = <0x125>;
			};

			slv-qhs-cpr-mx {
				cell-id = <0x28c>;
				label = "slv-qhs-cpr-mx";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x10e>;
				qcom,bcms = <0x10f>;
				phandle = <0x140>;
			};

			slv-qhs-crypto0-cfg {
				cell-id = <0x271>;
				label = "slv-qhs-crypto0-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x10e>;
				qcom,bcms = <0x10f>;
				phandle = <0x13d>;
			};

			slv-qhs-ddrss-cfg {
				cell-id = <0x2ee>;
				label = "slv-qhs-ddrss-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x10e>;
				qcom,connections = <0x17b>;
				qcom,bcms = <0x10f>;
				phandle = <0x124>;
			};

			slv-qhs-display-cfg {
				cell-id = <0x24e>;
				label = "slv-qhs-display-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x10e>;
				qcom,bcms = <0x10f>;
				qcom,disable-ports = <0x0c 0x0d>;
				mmcx-supply = <0x1c>;
				node-reg-names = "mmcx";
				phandle = <0x122>;
			};

			slv-qhs-emac-cfg {
				cell-id = <0x30d>;
				label = "slv-qhs-emac-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x10e>;
				qcom,bcms = <0x10f>;
				phandle = <0x117>;
			};

			slv-qhs-glm {
				cell-id = <0x2d6>;
				label = "slv-qhs-glm";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x10e>;
				qcom,bcms = <0x10f>;
				phandle = <0x11e>;
			};

			slv-qhs-gpuss-cfg {
				cell-id = <0x256>;
				label = "slv-qhs-gpuss-cfg";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x10e>;
				qcom,bcms = <0x10f>;
				phandle = <0x128>;
			};

			slv-qhs-imem-cfg {
				cell-id = <0x273>;
				label = "slv-qhs-imem-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x10e>;
				qcom,bcms = <0x10f>;
				phandle = <0x141>;
			};

			slv-qhs-ipa {
				cell-id = <0x2a4>;
				label = "slv-qhs-ipa";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x10e>;
				qcom,bcms = <0x10f>;
				phandle = <0x12b>;
			};

			slv-qhs-mnoc-cfg {
				cell-id = <0x280>;
				label = "slv-qhs-mnoc-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x10e>;
				qcom,connections = <0x17c>;
				qcom,bcms = <0x10f>;
				phandle = <0x116>;
			};

			slv-qhs-npu-cfg {
				cell-id = <0x30e>;
				label = "slv-qhs-npu-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x10e>;
				qcom,bcms = <0x10f>;
				phandle = <0x126>;
			};

			slv-qhs-pcie0-cfg {
				cell-id = <0x29b>;
				label = "slv-qhs-pcie0-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x10e>;
				qcom,bcms = <0x10f>;
				phandle = <0x127>;
			};

			slv-qhs-pcie1-cfg {
				cell-id = <0x29c>;
				label = "slv-qhs-pcie1-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x10e>;
				qcom,bcms = <0x10f>;
				phandle = <0x11f>;
			};

			slv-qhs-phy-refgen-north {
				cell-id = <0x30f>;
				label = "slv-qhs-phy-refgen-north";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x10e>;
				qcom,bcms = <0x10f>;
				phandle = <0x11c>;
			};

			slv-qhs-pimem-cfg {
				cell-id = <0x2a9>;
				label = "slv-qhs-pimem-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x10e>;
				qcom,bcms = <0x10f>;
				phandle = <0x13e>;
			};

			slv-qhs-prng {
				cell-id = <0x26a>;
				label = "slv-qhs-prng";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x10e>;
				qcom,bcms = <0x10f>;
				phandle = <0x138>;
			};

			slv-qhs-qdss-cfg {
				cell-id = <0x27b>;
				label = "slv-qhs-qdss-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x10e>;
				qcom,bcms = <0x10f>;
				phandle = <0x121>;
			};

			slv-qhs-qspi {
				cell-id = <0x310>;
				label = "slv-qhs-qspi";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x10e>;
				qcom,bcms = <0x10f>;
				phandle = <0x13a>;
			};

			slv-qhs-qupv3-east {
				cell-id = <0x311>;
				label = "slv-qhs-qupv3-east";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x10e>;
				qcom,bcms = <0x10f>;
				phandle = <0x133>;
			};

			slv-qhs-qupv3-north {
				cell-id = <0x312>;
				label = "slv-qhs-qupv3-north";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x10e>;
				qcom,bcms = <0x10f>;
				phandle = <0x12e>;
			};

			slv-qhs-qupv3-south {
				cell-id = <0x313>;
				label = "slv-qhs-qupv3-south";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x10e>;
				qcom,bcms = <0x10f>;
				phandle = <0x11d>;
			};

			slv-qhs-sdc2 {
				cell-id = <0x260>;
				label = "slv-qhs-sdc2";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x10e>;
				qcom,bcms = <0x10f>;
				phandle = <0x115>;
			};

			slv-qhs-sdc4 {
				cell-id = <0x261>;
				label = "slv-qhs-sdc4";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x10e>;
				qcom,bcms = <0x10f>;
				phandle = <0x114>;
			};

			slv-qhs-snoc-cfg {
				cell-id = <0x282>;
				label = "slv-qhs-snoc-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x10e>;
				qcom,connections = <0x17d>;
				qcom,bcms = <0x10f>;
				phandle = <0x11b>;
			};

			slv-qhs-spdm {
				cell-id = <0x279>;
				label = "slv-qhs-spdm";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x10e>;
				qcom,bcms = <0x10f>;
				phandle = <0x13c>;
			};

			slv-qhs-spss-cfg {
				cell-id = <0x2f1>;
				label = "slv-qhs-spss-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x10e>;
				qcom,bcms = <0x10f>;
				phandle = <0x112>;
			};

			slv-qhs-ssc-cfg {
				cell-id = <0x2b9>;
				label = "slv-qhs-ssc-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x10e>;
				qcom,bcms = <0x10f>;
				phandle = <0x11a>;
			};

			slv-qhs-tcsr {
				cell-id = <0x26f>;
				label = "slv-qhs-tcsr";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x10e>;
				qcom,bcms = <0x10f>;
				phandle = <0x123>;
			};

			slv-qhs-tlmm-east {
				cell-id = <0x2da>;
				label = "slv-qhs-tlmm-east";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x10e>;
				qcom,bcms = <0x10f>;
				phandle = <0x119>;
			};

			slv-qhs-tlmm-north {
				cell-id = <0x2db>;
				label = "slv-qhs-tlmm-north";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x10e>;
				qcom,bcms = <0x10f>;
				phandle = <0x13f>;
			};

			slv-qhs-tlmm-south {
				cell-id = <0x2f3>;
				label = "slv-qhs-tlmm-south";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x10e>;
				qcom,bcms = <0x10f>;
				phandle = <0x110>;
			};

			slv-qhs-tlmm-west {
				cell-id = <0x2dc>;
				label = "slv-qhs-tlmm-west";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x10e>;
				qcom,bcms = <0x10f>;
				phandle = <0x135>;
			};

			slv-qhs-tsif {
				cell-id = <0x23f>;
				label = "slv-qhs-tsif";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x10e>;
				qcom,bcms = <0x10f>;
				phandle = <0x12a>;
			};

			slv-qhs-ufs-card-cfg {
				cell-id = <0x2f4>;
				label = "slv-qhs-ufs-card-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x10e>;
				qcom,bcms = <0x10f>;
				phandle = <0x132>;
			};

			slv-qhs-ufs-mem-cfg {
				cell-id = <0x2f5>;
				label = "slv-qhs-ufs-mem-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x10e>;
				qcom,bcms = <0x10f>;
				phandle = <0x118>;
			};

			slv-qhs-usb3-0 {
				cell-id = <0x247>;
				label = "slv-qhs-usb3-0";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x10e>;
				qcom,bcms = <0x10f>;
				phandle = <0x13b>;
			};

			slv-qhs-usb3-1 {
				cell-id = <0x2ef>;
				label = "slv-qhs-usb3-1";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x10e>;
				qcom,bcms = <0x10f>;
				phandle = <0x130>;
			};

			slv-qhs-venus-cfg {
				cell-id = <0x254>;
				label = "slv-qhs-venus-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x10e>;
				qcom,bcms = <0x10f>;
				qcom,disable-ports = <0x0f 0x10 0x23>;
				mmcx-supply = <0x1c>;
				node-reg-names = "mmcx";
				phandle = <0x129>;
			};

			slv-qhs-vsense-ctrl-cfg {
				cell-id = <0x2f6>;
				label = "slv-qhs-vsense-ctrl-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x10e>;
				qcom,bcms = <0x10f>;
				phandle = <0x139>;
			};

			slv-qns-cnoc-a2noc {
				cell-id = <0x2d5>;
				label = "slv-qns-cnoc-a2noc";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x10e>;
				qcom,connections = <0x17e>;
				qcom,bcms = <0x10f>;
				phandle = <0x10d>;
			};

			slv-srvc-cnoc {
				cell-id = <0x286>;
				label = "slv-srvc-cnoc";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x10e>;
				qcom,bcms = <0x10f>;
				phandle = <0x131>;
			};

			slv-qhs-llcc {
				cell-id = <0x2f8>;
				label = "slv-qhs-llcc";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x144>;
				phandle = <0x143>;
			};

			slv-qhs-memnoc {
				cell-id = <0x314>;
				label = "slv-qhs-memnoc";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x144>;
				qcom,connections = <0x17f>;
				phandle = <0x142>;
			};

			slv-qhs-mdsp-ms-mpu-cfg {
				cell-id = <0x2fd>;
				label = "slv-qhs-mdsp-ms-mpu-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x148>;
				phandle = <0x14c>;
			};

			slv-qns-ecc {
				cell-id = <0x315>;
				label = "slv-qns-ecc";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x148>;
				phandle = <0x145>;
			};

			slv-qns-gem-noc-snoc {
				cell-id = <0x2757>;
				label = "slv-qns-gem-noc-snoc";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x148>;
				qcom,connections = <0x180>;
				qcom,bcms = <0x181>;
				phandle = <0x147>;
			};

			slv-qns-llcc {
				cell-id = <0x302>;
				label = "slv-qns-llcc";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x04>;
				qcom,bus-dev = <0x148>;
				qcom,connections = <0x182>;
				qcom,bcms = <0x183>;
				phandle = <0x146>;
			};

			slv-srvc-gemnoc {
				cell-id = <0x316>;
				label = "slv-srvc-gemnoc";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x148>;
				phandle = <0x14b>;
			};

			slv-ipa-core-slave {
				cell-id = <0x309>;
				label = "slv-ipa-core-slave";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x14f>;
				qcom,bcms = <0x184>;
				phandle = <0x14e>;
			};

			slv-ebi {
				cell-id = <0x200>;
				label = "slv-ebi";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x04>;
				qcom,bus-dev = <0x151>;
				qcom,bcms = <0x185 0x186>;
				phandle = <0x150>;
			};

			slv-qns2-mem-noc {
				cell-id = <0x304>;
				label = "slv-qns2-mem-noc";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x153>;
				qcom,connections = <0x187>;
				qcom,bcms = <0x156>;
				phandle = <0x155>;
			};

			slv-qns-mem-noc-hf {
				cell-id = <0x305>;
				label = "slv-qns-mem-noc-hf";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x02>;
				qcom,bus-dev = <0x153>;
				qcom,connections = <0x188>;
				qcom,bcms = <0x189>;
				phandle = <0x154>;
			};

			slv-srvc-mnoc {
				cell-id = <0x25b>;
				label = "slv-srvc-mnoc";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x153>;
				phandle = <0x152>;
			};

			slv-qhs-apss {
				cell-id = <0x2a1>;
				label = "slv-qhs-apss";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x159>;
				phandle = <0x15d>;
			};

			slv-qns-cnoc {
				cell-id = <0x2734>;
				label = "slv-qns-cnoc";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x159>;
				qcom,connections = <0x18a>;
				qcom,bcms = <0x173>;
				phandle = <0x15e>;
			};

			slv-qns-gemnoc-gc {
				cell-id = <0x2758>;
				label = "slv-qns-gemnoc-gc";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x159>;
				qcom,connections = <0x18b>;
				qcom,bcms = <0x18c>;
				phandle = <0x166>;
			};

			slv-qns-gemnoc-sf {
				cell-id = <0x2759>;
				label = "slv-qns-gemnoc-sf";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x159>;
				qcom,connections = <0x18d>;
				qcom,bcms = <0x18e>;
				phandle = <0x15a>;
			};

			slv-qxs-imem {
				cell-id = <0x249>;
				label = "slv-qxs-imem";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x159>;
				qcom,bcms = <0x18f>;
				phandle = <0x15c>;
			};

			slv-qxs-pimem {
				cell-id = <0x2c8>;
				label = "slv-qxs-pimem";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x159>;
				qcom,bcms = <0x190>;
				phandle = <0x15b>;
			};

			slv-srvc-snoc {
				cell-id = <0x24b>;
				label = "slv-srvc-snoc";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x159>;
				phandle = <0x158>;
			};

			slv-xs-pcie-0 {
				cell-id = <0x299>;
				label = "slv-xs-pcie-0";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x159>;
				qcom,bcms = <0x191>;
				phandle = <0x161>;
			};

			slv-xs-pcie-1 {
				cell-id = <0x29a>;
				label = "slv-xs-pcie-1";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x159>;
				qcom,bcms = <0x191>;
				phandle = <0x162>;
			};

			slv-xs-qdss-stm {
				cell-id = <0x24c>;
				label = "slv-xs-qdss-stm";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x159>;
				qcom,bcms = <0x192>;
				phandle = <0x15f>;
			};

			slv-xs-sys-tcu-cfg {
				cell-id = <0x2a0>;
				label = "slv-xs-sys-tcu-cfg";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x159>;
				phandle = <0x163>;
			};

			slv-qns-llcc_display {
				cell-id = <0x5021>;
				label = "slv-qns-llcc_display";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x04>;
				qcom,bus-dev = <0x16a>;
				qcom,connections = <0x193>;
				qcom,bcms = <0x194>;
				phandle = <0x169>;
			};

			slv-ebi_display {
				cell-id = <0x5020>;
				label = "slv-ebi_display";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x04>;
				qcom,bus-dev = <0x16c>;
				qcom,bcms = <0x195 0x196>;
				phandle = <0x16b>;
			};

			slv-qns2-mem-noc_display {
				cell-id = <0x5022>;
				label = "slv-qns2-mem-noc_display";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x16e>;
				qcom,connections = <0x197>;
				qcom,bcms = <0x198>;
				phandle = <0x170>;
			};

			slv-qns-mem-noc-hf_display {
				cell-id = <0x5023>;
				label = "slv-qns-mem-noc-hf_display";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x02>;
				qcom,bus-dev = <0x16e>;
				qcom,connections = <0x199>;
				qcom,bcms = <0x19a>;
				phandle = <0x16d>;
			};
		};

		qcom,pcie@1c00000 {
			compatible = "qcom,pci-msm";
			cell-index = <0x00>;
			reg = <0x1c00000 0x4000 0x1c06000 0x1000 0x60000000 0xf1d 0x60000f20 0xa8 0x60001000 0x1000 0x60100000 0x100000 0x60200000 0x100000 0x60300000 0x3d00000>;
			reg-names = "parf\0phy\0dm_core\0elbi\0iatu\0conf\0io\0bars";
			#address-cells = <0x03>;
			#size-cells = <0x02>;
			ranges = <0x1000000 0x00 0x60200000 0x60200000 0x00 0x100000 0x2000000 0x00 0x60300000 0x60300000 0x00 0x3d00000>;
			interrupt-parent = <0x19b>;
			interrupts = <0x00 0x01 0x02 0x03 0x04 0x05>;
			interrupt-names = "int_msi\0int_a\0int_b\0int_c\0int_d\0int_global_int";
			#interrupt-cells = <0x01>;
			interrupt-map-mask = <0x00 0x00 0x00 0xffffffff>;
			interrupt-map = <0x00 0x00 0x00 0x00 0x44 0x00 0x8d 0x00 0x00 0x00 0x00 0x01 0x44 0x00 0x95 0x00 0x00 0x00 0x00 0x02 0x44 0x00 0x96 0x00 0x00 0x00 0x00 0x03 0x44 0x00 0x97 0x00 0x00 0x00 0x00 0x04 0x44 0x00 0x98 0x00 0x00 0x00 0x00 0x05 0x44 0x00 0x8c 0x00>;
			qcom,phy-sequence = <0x840 0x03 0x00 0x94 0x08 0x00 0x154 0x34 0x00 0x16c 0x08 0x00 0x58 0x0f 0x00 0xa4 0x42 0x00 0x110 0x24 0x00 0x11c 0x03 0x00 0x118 0xb4 0x00 0x10c 0x02 0x00 0x1bc 0x11 0x00 0xbc 0x82 0x00 0xd4 0x03 0x00 0xd0 0x55 0x00 0xcc 0x55 0x00 0xb0 0x1a 0x00 0xac 0x0a 0x00 0xc4 0x68 0x00 0xe0 0x02 0x00 0xdc 0xaa 0x00 0xd8 0xab 0x00 0xb8 0x34 0x00 0xb4 0x14 0x00 0x158 0x01 0x00 0x74 0x06 0x00 0x7c 0x16 0x00 0x84 0x36 0x00 0x78 0x06 0x00 0x80 0x16 0x00 0x88 0x36 0x00 0x1b0 0x1e 0x00 0x1ac 0xb9 0x00 0x1b8 0x18 0x00 0x1b4 0x94 0x00 0x50 0x07 0x00 0x10 0x00 0x00 0x1c 0x31 0x00 0x20 0x01 0x00 0x24 0xde 0x00 0x28 0x07 0x00 0x30 0x4c 0x00 0x34 0x06 0x00 0x29c 0x12 0x00 0x284 0x35 0x00 0x23c 0x11 0x00 0x51c 0x03 0x00 0x518 0x1c 0x00 0x524 0x1e 0x00 0x4e8 0x00 0x00 0x4ec 0x0e 0x00 0x4f0 0x4a 0x00 0x4f4 0x0f 0x00 0x5b4 0x04 0x00 0x434 0x7f 0x00 0x444 0x70 0x00 0x510 0x17 0x00 0x4d4 0x54 0x00 0x4d8 0x07 0x00 0x598 0xd4 0x00 0x59c 0x54 0x00 0x5a0 0xdb 0x00 0x5a4 0x3b 0x00 0x5a8 0x31 0x00 0x584 0x24 0x00 0x588 0xe4 0x00 0x58c 0xec 0x00 0x590 0x3b 0x00 0x594 0x36 0x00 0x570 0xff 0x00 0x574 0xff 0x00 0x578 0xff 0x00 0x57c 0x7f 0x00 0x580 0x66 0x00 0x4fc 0x00 0x00 0x4f8 0xc0 0x00 0x460 0x30 0x00 0x464 0xc0 0x00 0x5bc 0x0c 0x00 0x4dc 0x0d 0x00 0x408 0x0c 0x00 0x414 0x03 0x00 0x9a4 0x01 0x00 0xc90 0x00 0x00 0xc40 0x01 0x00 0xc48 0x01 0x00 0xc50 0x00 0x00 0xcbc 0x00 0x00 0xce0 0x58 0x00 0x48 0x90 0x00 0xc1c 0xc1 0x00 0x988 0x88 0x00 0x998 0x0b 0x00 0x8dc 0x0d 0x00 0x9ec 0x01 0x00 0x800 0x00 0x00 0x844 0x03 0x00>;
			pinctrl-names = "default";
			pinctrl-0 = <0x19c>;
			perst-gpio = <0x37 0x23 0x00>;
			gdsc-vdd-supply = <0x19d>;
			vreg-1.8-supply = <0x2a>;
			vreg-0.9-supply = <0x2b>;
			vreg-cx-supply = <0x20>;
			qcom,vreg-1.8-voltage-level = <0x124f80 0x124f80 0x5dc0>;
			qcom,vreg-0.9-voltage-level = <0xd6d80 0xd6d80 0x5dc0>;
			qcom,vreg-cx-voltage-level = <0x10000 0x101 0x00>;
			msi-parent = <0x19e>;
			qcom,no-l0s-supported;
			qcom,ep-latency = <0x0a>;
			qcom,slv-addr-space-size = <0x4000000>;
			qcom,phy-status-offset = <0x814>;
			qcom,phy-power-down-offset = <0x840>;
			qcom,boot-option = <0x01>;
			linux,pci-domain = <0x00>;
			qcom,pcie-phy-ver = <0x83e>;
			qcom,use-19p2mhz-aux-clk;
			qcom,smmu-sid-base = <0x1d80>;
			iommu-map = <0x00 0x26 0x1d80 0x01 0x100 0x26 0x1d81 0x01 0x200 0x26 0x1d82 0x01 0x300 0x26 0x1d83 0x01 0x400 0x26 0x1d84 0x01 0x500 0x26 0x1d85 0x01 0x600 0x26 0x1d86 0x01 0x700 0x26 0x1d87 0x01 0x800 0x26 0x1d88 0x01 0x900 0x26 0x1d89 0x01 0xa00 0x26 0x1d8a 0x01 0xb00 0x26 0x1d8b 0x01 0xc00 0x26 0x1d8c 0x01 0xd00 0x26 0x1d8d 0x01 0xe00 0x26 0x1d8e 0x01 0xf00 0x26 0x1d8f 0x01>;
			qcom,msm-bus,name = "pcie0";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x2d 0x200 0x00 0x00 0x2d 0x200 0x1f4 0x320>;
			clocks = <0x1b 0x37 0x25 0x00 0x1b 0x32 0x1b 0x34 0x1b 0x36 0x1b 0x38 0x1b 0x35 0x1b 0x39 0x1b 0x00 0x1b 0x30 0x1b 0x42>;
			clock-names = "pcie_0_pipe_clk\0pcie_0_ref_clk_src\0pcie_0_aux_clk\0pcie_0_cfg_ahb_clk\0pcie_0_mstr_axi_clk\0pcie_0_slv_axi_clk\0pcie_0_ldo\0pcie_0_slv_q2a_axi_clk\0pcie_tbu_clk\0pcie_phy_refgen_clk\0pcie_phy_aux_clk";
			max-clock-frequency-hz = <0x00 0x00 0x124f800 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x5f5e100 0x00>;
			resets = <0x1b 0x04 0x1b 0x05>;
			reset-names = "pcie_0_core_reset\0pcie_0_phy_reset";
			phandle = <0x19b>;
			qcom,no-l1-supported;

			pcie_rc0 {
				reg = <0x00 0x00 0x00 0x00 0x00>;
				phandle = <0x49f>;

				qcom,mhi@0 {
					reg = <0x00 0x00 0x00 0x00 0x00>;
					qcom,smmu-cfg = <0x03>;
					qcom,msm-bus,name = "mhi";
					qcom,msm-bus,num-cases = <0x02>;
					qcom,msm-bus,num-paths = <0x01>;
					qcom,msm-bus,vectors-KBps = <0x2d 0x200 0x00 0x00 0x2d 0x200 0x47868c00 0x26be3680>;
					mhi,max-channels = <0x6a>;
					mhi,timeout = <0x7d0>;
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					phandle = <0x4a0>;

					mhi_channels {

						mhi_chan@0 {
							reg = <0x00>;
							label = "LOOPBACK";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x02>;
							mhi,chan-dir = <0x01>;
							mhi,data-type = <0x00>;
							mhi,doorbell-mode = <0x02>;
							mhi,ee = <0x04>;
						};

						mhi_chan@1 {
							reg = <0x01>;
							label = "LOOPBACK";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x02>;
							mhi,chan-dir = <0x02>;
							mhi,data-type = <0x00>;
							mhi,doorbell-mode = <0x02>;
							mhi,ee = <0x04>;
						};

						mhi_chan@2 {
							reg = <0x02>;
							label = "SAHARA";
							mhi,num-elements = <0x80>;
							mhi,event-ring = <0x01>;
							mhi,chan-dir = <0x01>;
							mhi,data-type = <0x00>;
							mhi,doorbell-mode = <0x02>;
							mhi,ee = <0x02>;
						};

						mhi_chan@3 {
							reg = <0x03>;
							label = "SAHARA";
							mhi,num-elements = <0x80>;
							mhi,event-ring = <0x01>;
							mhi,chan-dir = <0x02>;
							mhi,data-type = <0x00>;
							mhi,doorbell-mode = <0x02>;
							mhi,ee = <0x02>;
						};

						mhi_chan@4 {
							reg = <0x04>;
							label = "DIAG";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x01>;
							mhi,chan-dir = <0x01>;
							mhi,data-type = <0x00>;
							mhi,doorbell-mode = <0x02>;
							mhi,ee = <0x04>;
						};

						mhi_chan@5 {
							reg = <0x05>;
							label = "DIAG";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x03>;
							mhi,chan-dir = <0x02>;
							mhi,data-type = <0x00>;
							mhi,doorbell-mode = <0x02>;
							mhi,ee = <0x04>;
						};

						mhi_chan@8 {
							reg = <0x08>;
							label = "QDSS";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x01>;
							mhi,chan-dir = <0x01>;
							mhi,data-type = <0x00>;
							mhi,doorbell-mode = <0x02>;
							mhi,ee = <0x04>;
						};

						mhi_chan@9 {
							reg = <0x09>;
							label = "QDSS";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x01>;
							mhi,chan-dir = <0x02>;
							mhi,data-type = <0x00>;
							mhi,doorbell-mode = <0x02>;
							mhi,ee = <0x04>;
						};

						mhi_chan@10 {
							reg = <0x0a>;
							label = "EFS";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x01>;
							mhi,chan-dir = <0x01>;
							mhi,data-type = <0x00>;
							mhi,doorbell-mode = <0x02>;
							mhi,ee = <0x04>;
						};

						mhi_chan@11 {
							reg = <0x0b>;
							label = "EFS";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x01>;
							mhi,chan-dir = <0x02>;
							mhi,data-type = <0x00>;
							mhi,doorbell-mode = <0x02>;
							mhi,ee = <0x04>;
							mhi,wake-capable;
						};

						mhi_chan@14 {
							reg = <0x0e>;
							label = "QMI0";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x01>;
							mhi,chan-dir = <0x01>;
							mhi,data-type = <0x00>;
							mhi,doorbell-mode = <0x02>;
							mhi,ee = <0x04>;
						};

						mhi_chan@15 {
							reg = <0x0f>;
							label = "QMI0";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x02>;
							mhi,chan-dir = <0x02>;
							mhi,data-type = <0x00>;
							mhi,doorbell-mode = <0x02>;
							mhi,ee = <0x04>;
						};

						mhi_chan@16 {
							reg = <0x10>;
							label = "QMI1";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x03>;
							mhi,chan-dir = <0x01>;
							mhi,data-type = <0x00>;
							mhi,doorbell-mode = <0x02>;
							mhi,ee = <0x04>;
						};

						mhi_chan@17 {
							reg = <0x11>;
							label = "QMI1";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x03>;
							mhi,chan-dir = <0x02>;
							mhi,data-type = <0x00>;
							mhi,doorbell-mode = <0x02>;
							mhi,ee = <0x04>;
						};

						mhi_chan@18 {
							reg = <0x12>;
							label = "IP_CTRL";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x01>;
							mhi,chan-dir = <0x01>;
							mhi,data-type = <0x00>;
							mhi,doorbell-mode = <0x02>;
							mhi,ee = <0x04>;
						};

						mhi_chan@19 {
							reg = <0x13>;
							label = "IP_CTRL";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x01>;
							mhi,chan-dir = <0x02>;
							mhi,data-type = <0x00>;
							mhi,doorbell-mode = <0x02>;
							mhi,ee = <0x04>;
							mhi,auto-queue;
						};

						mhi_chan@20 {
							reg = <0x14>;
							label = "IPCR";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x02>;
							mhi,chan-dir = <0x01>;
							mhi,data-type = <0x01>;
							mhi,doorbell-mode = <0x02>;
							mhi,ee = <0x04>;
							mhi,auto-start;
						};

						mhi_chan@21 {
							reg = <0x15>;
							label = "IPCR";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x02>;
							mhi,chan-dir = <0x02>;
							mhi,data-type = <0x00>;
							mhi,doorbell-mode = <0x02>;
							mhi,ee = <0x04>;
							mhi,auto-queue;
							mhi,auto-start;
						};

						mhi_chan@22 {
							reg = <0x16>;
							label = "TF";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x02>;
							mhi,chan-dir = <0x01>;
							mhi,data-type = <0x00>;
							mhi,doorbell-mode = <0x02>;
							mhi,ee = <0x04>;
						};

						mhi_chan@23 {
							reg = <0x17>;
							label = "TF";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x02>;
							mhi,chan-dir = <0x02>;
							mhi,data-type = <0x00>;
							mhi,doorbell-mode = <0x02>;
							mhi,ee = <0x04>;
						};

						mhi_chan@25 {
							reg = <0x19>;
							label = "BL";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x02>;
							mhi,chan-dir = <0x02>;
							mhi,data-type = <0x00>;
							mhi,doorbell-mode = <0x02>;
							mhi,ee = <0x02>;
							mhi,auto-queue;
							mhi,auto-start;
						};

						mhi_chan@26 {
							reg = <0x1a>;
							label = "DCI";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x03>;
							mhi,chan-dir = <0x01>;
							mhi,data-type = <0x00>;
							mhi,doorbell-mode = <0x02>;
							mhi,ee = <0x04>;
						};

						mhi_chan@27 {
							reg = <0x1b>;
							label = "DCI";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x03>;
							mhi,chan-dir = <0x02>;
							mhi,data-type = <0x00>;
							mhi,doorbell-mode = <0x02>;
							mhi,ee = <0x04>;
						};

						mhi_chan@32 {
							reg = <0x20>;
							label = "DUN";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x03>;
							mhi,chan-dir = <0x01>;
							mhi,data-type = <0x00>;
							mhi,doorbell-mode = <0x02>;
							mhi,ee = <0x04>;
						};

						mhi_chan@33 {
							reg = <0x21>;
							label = "DUN";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x03>;
							mhi,chan-dir = <0x02>;
							mhi,data-type = <0x00>;
							mhi,doorbell-mode = <0x02>;
							mhi,ee = <0x04>;
						};

						mhi_chan@100 {
							reg = <0x64>;
							label = "IP_HW0";
							mhi,num-elements = <0x200>;
							mhi,event-ring = <0x04>;
							mhi,chan-dir = <0x01>;
							mhi,data-type = <0x01>;
							mhi,doorbell-mode = <0x03>;
							mhi,ee = <0x04>;
							mhi,db-mode-switch;
						};

						mhi_chan@101 {
							reg = <0x65>;
							label = "IP_HW0";
							mhi,num-elements = <0x200>;
							mhi,event-ring = <0x05>;
							mhi,chan-dir = <0x02>;
							mhi,data-type = <0x01>;
							mhi,doorbell-mode = <0x03>;
							mhi,ee = <0x04>;
						};

						mhi_chan@104 {
							reg = <0x68>;
							label = "IP_HW_OFFLOAD_0";
							mhi,event-ring = <0x04>;
							mhi,chan-dir = <0x01>;
							mhi,data-type = <0x03>;
							mhi,ee = <0x04>;
							mhi,offload-chan;
						};

						mhi_chan@105 {
							reg = <0x69>;
							label = "IP_HW_OFFLOAD_0";
							mhi,event-ring = <0x05>;
							mhi,chan-dir = <0x02>;
							mhi,data-type = <0x03>;
							mhi,ee = <0x04>;
							mhi,offload-chan;
							mhi,lpm-notify;
						};
					};

					mhi_events {

						mhi_event@0 {
							mhi,num-elements = <0x20>;
							mhi,intmod = <0x01>;
							mhi,msi = <0x01>;
							mhi,priority = <0x01>;
							mhi,brstmode = <0x02>;
							mhi,data-type = <0x01>;
						};

						mhi_event@1 {
							mhi,num-elements = <0x100>;
							mhi,intmod = <0x01>;
							mhi,msi = <0x02>;
							mhi,priority = <0x01>;
							mhi,brstmode = <0x02>;
						};

						mhi_event@2 {
							mhi,num-elements = <0x100>;
							mhi,intmod = <0x01>;
							mhi,msi = <0x03>;
							mhi,priority = <0x01>;
							mhi,brstmode = <0x02>;
						};

						mhi_event@3 {
							mhi,num-elements = <0x100>;
							mhi,intmod = <0x01>;
							mhi,msi = <0x04>;
							mhi,priority = <0x01>;
							mhi,brstmode = <0x02>;
						};

						mhi_event@4 {
							mhi,num-elements = <0x400>;
							mhi,intmod = <0x05>;
							mhi,msi = <0x05>;
							mhi,chan = <0x64>;
							mhi,priority = <0x01>;
							mhi,brstmode = <0x03>;
							mhi,hw-ev;
						};

						mhi_event@5 {
							mhi,num-elements = <0x400>;
							mhi,intmod = <0x05>;
							mhi,msi = <0x06>;
							mhi,chan = <0x65>;
							mhi,priority = <0x01>;
							mhi,brstmode = <0x03>;
							mhi,hw-ev;
							mhi,client-manage;
						};
					};

					mhi_devices {

						mhi_rmnet@0 {
							reg = <0x00>;
							mhi,chan = "IP_HW0";
							mhi,interface-name = "rmnet_mhi";
							mhi,mru = <0x4000>;
							phandle = <0x4a1>;
						};

						mhi_rmnet@1 {
							reg = <0x01>;
							mhi,chan = "IP_HW_ADPL";
							mhi,interface-name = "rmnet_mhi";
							mhi,mru = <0x4000>;
							phandle = <0x4a2>;
						};
					};
				};
			};
		};

		qcom,pcie0_msi@17a00040 {
			compatible = "qcom,pci-msi";
			msi-controller;
			reg = <0x17a00040 0x00>;
			interrupt-parent = <0x01>;
			interrupts = <0x00 0x300 0x01 0x00 0x301 0x01 0x00 0x302 0x01 0x00 0x303 0x01 0x00 0x304 0x01 0x00 0x305 0x01 0x00 0x306 0x01 0x00 0x307 0x01 0x00 0x308 0x01 0x00 0x309 0x01 0x00 0x30a 0x01 0x00 0x30b 0x01 0x00 0x30c 0x01 0x00 0x30d 0x01 0x00 0x30e 0x01 0x00 0x30f 0x01 0x00 0x310 0x01 0x00 0x311 0x01 0x00 0x312 0x01 0x00 0x313 0x01 0x00 0x314 0x01 0x00 0x315 0x01 0x00 0x316 0x01 0x00 0x317 0x01 0x00 0x318 0x01 0x00 0x319 0x01 0x00 0x31a 0x01 0x00 0x31b 0x01 0x00 0x31c 0x01 0x00 0x31d 0x01 0x00 0x31e 0x01 0x00 0x31f 0x01>;
			phandle = <0x19e>;
		};

		qcom,pcie@1c08000 {
			compatible = "qcom,pci-msm";
			cell-index = <0x01>;
			reg = <0x1c08000 0x4000 0x1c0e000 0x2000 0x40000000 0xf1d 0x40000f20 0xa8 0x40001000 0x1000 0x40100000 0x100000 0x40200000 0x100000 0x40300000 0x1fd00000>;
			reg-names = "parf\0phy\0dm_core\0elbi\0iatu\0conf\0io\0bars";
			#address-cells = <0x03>;
			#size-cells = <0x02>;
			ranges = <0x1000000 0x00 0x40200000 0x40200000 0x00 0x100000 0x2000000 0x00 0x40300000 0x40300000 0x00 0x1fd00000>;
			interrupt-parent = <0xee>;
			interrupts = <0x00 0x01 0x02 0x03 0x04 0x05>;
			interrupt-names = "int_msi\0int_a\0int_b\0int_c\0int_d\0int_global_int";
			#interrupt-cells = <0x01>;
			interrupt-map-mask = <0x00 0x00 0x00 0xffffffff>;
			interrupt-map = <0x00 0x00 0x00 0x00 0x44 0x00 0x133 0x00 0x00 0x00 0x00 0x01 0x44 0x00 0x1b2 0x00 0x00 0x00 0x00 0x02 0x44 0x00 0x1b3 0x00 0x00 0x00 0x00 0x03 0x44 0x00 0x1b6 0x00 0x00 0x00 0x00 0x04 0x44 0x00 0x1b7 0x00 0x00 0x00 0x00 0x05 0x44 0x00 0x132 0x00>;
			qcom,phy-sequence = <0xa40 0x03 0x00 0x10 0x00 0x00 0x1c 0x31 0x00 0x20 0x01 0x00 0x24 0xde 0x00 0x28 0x07 0x00 0x30 0x4c 0x00 0x34 0x06 0x00 0x48 0x90 0x00 0x58 0x0f 0x00 0x74 0x06 0x00 0x78 0x06 0x00 0x7c 0x16 0x00 0x80 0x16 0x00 0x84 0x36 0x00 0x88 0x36 0x00 0x94 0x08 0x00 0xa4 0x42 0x00 0xac 0x0a 0x00 0xb0 0x1a 0x00 0xb4 0x14 0x00 0xb8 0x34 0x00 0xbc 0x82 0x00 0xc4 0x68 0x00 0xcc 0x55 0x00 0xd0 0x55 0x00 0xd4 0x03 0x00 0xd8 0xab 0x00 0xdc 0xaa 0x00 0xe0 0x02 0x00 0x10c 0x02 0x00 0x110 0x24 0x00 0x118 0xb4 0x00 0x11c 0x03 0x00 0x154 0x34 0x00 0x158 0x01 0x00 0x16c 0x08 0x00 0x1ac 0xb9 0x00 0x1b0 0x1e 0x00 0x1b4 0x94 0x00 0x1b8 0x18 0x00 0x1bc 0x11 0x00 0x23c 0x11 0x00 0x284 0x35 0x00 0x29c 0x12 0x00 0x304 0x02 0x00 0x408 0x0c 0x00 0x414 0x03 0x00 0x434 0x7f 0x00 0x444 0x70 0x00 0x460 0x30 0x00 0x464 0xc0 0x00 0x4d4 0x54 0x00 0x4d8 0x07 0x00 0x4dc 0x0d 0x00 0x4e8 0x00 0x00 0x4ec 0x0e 0x00 0x4f0 0x4a 0x00 0x4f4 0x0f 0x00 0x4f8 0xc0 0x00 0x4fc 0x00 0x00 0x510 0x17 0x00 0x518 0x1c 0x00 0x51c 0x03 0x00 0x524 0x1e 0x00 0x570 0xff 0x00 0x574 0xff 0x00 0x578 0xff 0x00 0x57c 0x7f 0x00 0x580 0x66 0x00 0x584 0x24 0x00 0x588 0xe4 0x00 0x58c 0xec 0x00 0x590 0x3b 0x00 0x594 0x36 0x00 0x598 0xd4 0x00 0x59c 0x54 0x00 0x5a0 0xdb 0x00 0x5a4 0x3b 0x00 0x5a8 0x31 0x00 0x5bc 0x0c 0x00 0x63c 0x11 0x00 0x684 0x35 0x00 0x69c 0x12 0x00 0x704 0x20 0x00 0x808 0x0c 0x00 0x814 0x03 0x00 0x834 0x7f 0x00 0x844 0x70 0x00 0x860 0x30 0x00 0x864 0xc0 0x00 0x8d4 0x54 0x00 0x8d8 0x07 0x00 0x8dc 0x0d 0x00 0x8e8 0x00 0x00 0x8ec 0x0e 0x00 0x8f0 0x4a 0x00 0x8f4 0x0f 0x00 0x8f8 0xc0 0x00 0x8fc 0x00 0x00 0x910 0x17 0x00 0x918 0x1c 0x00 0x91c 0x03 0x00 0x924 0x1e 0x00 0x970 0xff 0x00 0x974 0xff 0x00 0x978 0xff 0x00 0x97c 0x7f 0x00 0x980 0x66 0x00 0x984 0x24 0x00 0x988 0xe4 0x00 0x98c 0xec 0x00 0x990 0x3b 0x00 0x994 0x36 0x00 0x998 0xd4 0x00 0x99c 0x54 0x00 0x9a0 0xdb 0x00 0x9a4 0x3b 0x00 0x9a8 0x31 0x00 0x9bc 0x0c 0x00 0xadc 0x05 0x00 0xb88 0x88 0x00 0xb98 0x0b 0x00 0xba4 0x01 0x00 0xbec 0x01 0x00 0xe0c 0x0d 0x00 0xe14 0x07 0x00 0xe1c 0xc1 0x00 0xe40 0x01 0x00 0xe48 0x01 0x00 0xe90 0x00 0x00 0xebc 0x00 0x00 0xee0 0x58 0x00 0xa00 0x00 0x00 0xa44 0x03 0x00>;
			pinctrl-names = "default";
			pinctrl-0 = <0x19f 0x1a0 0x1a1>;
			perst-gpio = <0x37 0x66 0x00>;
			wake-gpio = <0x37 0x68 0x00>;
			gdsc-vdd-supply = <0x1a2>;
			vreg-1.8-supply = <0x2a>;
			vreg-0.9-supply = <0x2b>;
			vreg-cx-supply = <0x20>;
			qcom,vreg-1.8-voltage-level = <0x124f80 0x124f80 0x5dc0>;
			qcom,vreg-0.9-voltage-level = <0xd6d80 0xd6d80 0x5dc0>;
			qcom,vreg-cx-voltage-level = <0x10000 0x101 0x00>;
			msi-parent = <0x1a3>;
			qcom,no-l0s-supported;
			qcom,ep-latency = <0x0a>;
			qcom,slv-addr-space-size = <0x20000000>;
			qcom,phy-status-offset = <0xa14>;
			qcom,phy-power-down-offset = <0xa40>;
			qcom,boot-option = <0x01>;
			linux,pci-domain = <0x01>;
			qcom,pcie-phy-ver = <0x839>;
			qcom,use-19p2mhz-aux-clk;
			qcom,smmu-sid-base = <0x1e00>;
			iommu-map = <0x00 0x26 0x1e00 0x01 0x100 0x26 0x1e01 0x01 0x200 0x26 0x1e02 0x01 0x300 0x26 0x1e03 0x01 0x400 0x26 0x1e04 0x01 0x500 0x26 0x1e05 0x01 0x600 0x26 0x1e06 0x01 0x700 0x26 0x1e07 0x01 0x800 0x26 0x1e08 0x01 0x900 0x26 0x1e09 0x01 0xa00 0x26 0x1e0a 0x01 0xb00 0x26 0x1e0b 0x01 0xc00 0x26 0x1e0c 0x01 0xd00 0x26 0x1e0d 0x01 0xe00 0x26 0x1e0e 0x01 0xf00 0x26 0x1e0f 0x01>;
			qcom,msm-bus,name = "pcie1";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x64 0x200 0x00 0x00 0x64 0x200 0x1f4 0x320>;
			clocks = <0x1b 0x3f 0x25 0x00 0x1b 0x3a 0x1b 0x3c 0x1b 0x3e 0x1b 0x40 0x1b 0x3d 0x1b 0x41 0x1b 0x00 0x1b 0x31 0x1b 0x42>;
			clock-names = "pcie_1_pipe_clk\0pcie_1_ref_clk_src\0pcie_1_aux_clk\0pcie_1_cfg_ahb_clk\0pcie_1_mstr_axi_clk\0pcie_1_slv_axi_clk\0pcie_1_ldo\0pcie_1_slv_q2a_axi_clk\0pcie_tbu_clk\0pcie_phy_refgen_clk\0pcie_phy_aux_clk";
			max-clock-frequency-hz = <0x00 0x00 0x124f800 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x5f5e100 0x00>;
			resets = <0x1b 0x06 0x1b 0x07>;
			reset-names = "pcie_1_core_reset\0pcie_1_phy_reset";
			phandle = <0xee>;

			pcie_rc1 {
				reg = <0x00 0x00 0x00 0x00 0x00>;
				phandle = <0x4a3>;

				qcom,mhi@0 {
					reg = <0x00 0x00 0x00 0x00 0x00>;
					qcom,smmu-cfg = <0x03>;
					qcom,msm-bus,name = "mhi";
					qcom,msm-bus,num-cases = <0x02>;
					qcom,msm-bus,num-paths = <0x01>;
					qcom,msm-bus,vectors-KBps = <0x64 0x200 0x00 0x00 0x64 0x200 0x47868c00 0x26be3680>;
					mhi,max-channels = <0x6a>;
					mhi,timeout = <0x7d0>;
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					phandle = <0x4a4>;
					mhi,fw-name = "debug.mbn";

					mhi_channels {

						mhi_chan@0 {
							reg = <0x00>;
							label = "LOOPBACK";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x02>;
							mhi,chan-dir = <0x01>;
							mhi,data-type = <0x00>;
							mhi,doorbell-mode = <0x02>;
							mhi,ee = <0x04>;
						};

						mhi_chan@1 {
							reg = <0x01>;
							label = "LOOPBACK";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x02>;
							mhi,chan-dir = <0x02>;
							mhi,data-type = <0x00>;
							mhi,doorbell-mode = <0x02>;
							mhi,ee = <0x04>;
						};

						mhi_chan@2 {
							reg = <0x02>;
							label = "SAHARA";
							mhi,num-elements = <0x80>;
							mhi,event-ring = <0x01>;
							mhi,chan-dir = <0x01>;
							mhi,data-type = <0x00>;
							mhi,doorbell-mode = <0x02>;
							mhi,ee = <0x02>;
						};

						mhi_chan@3 {
							reg = <0x03>;
							label = "SAHARA";
							mhi,num-elements = <0x80>;
							mhi,event-ring = <0x01>;
							mhi,chan-dir = <0x02>;
							mhi,data-type = <0x00>;
							mhi,doorbell-mode = <0x02>;
							mhi,ee = <0x02>;
						};

						mhi_chan@4 {
							reg = <0x04>;
							label = "DIAG";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x01>;
							mhi,chan-dir = <0x01>;
							mhi,data-type = <0x00>;
							mhi,doorbell-mode = <0x02>;
							mhi,ee = <0x04>;
						};

						mhi_chan@5 {
							reg = <0x05>;
							label = "DIAG";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x03>;
							mhi,chan-dir = <0x02>;
							mhi,data-type = <0x00>;
							mhi,doorbell-mode = <0x02>;
							mhi,ee = <0x04>;
						};

						mhi_chan@8 {
							reg = <0x08>;
							label = "QDSS";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x01>;
							mhi,chan-dir = <0x01>;
							mhi,data-type = <0x00>;
							mhi,doorbell-mode = <0x02>;
							mhi,ee = <0x04>;
						};

						mhi_chan@9 {
							reg = <0x09>;
							label = "QDSS";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x01>;
							mhi,chan-dir = <0x02>;
							mhi,data-type = <0x00>;
							mhi,doorbell-mode = <0x02>;
							mhi,ee = <0x04>;
						};

						mhi_chan@10 {
							reg = <0x0a>;
							label = "EFS";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x01>;
							mhi,chan-dir = <0x01>;
							mhi,data-type = <0x00>;
							mhi,doorbell-mode = <0x02>;
							mhi,ee = <0x04>;
						};

						mhi_chan@11 {
							reg = <0x0b>;
							label = "EFS";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x01>;
							mhi,chan-dir = <0x02>;
							mhi,data-type = <0x00>;
							mhi,doorbell-mode = <0x02>;
							mhi,ee = <0x04>;
							mhi,wake-capable;
						};

						mhi_chan@14 {
							reg = <0x0e>;
							label = "QMI0";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x01>;
							mhi,chan-dir = <0x01>;
							mhi,data-type = <0x00>;
							mhi,doorbell-mode = <0x02>;
							mhi,ee = <0x04>;
						};

						mhi_chan@15 {
							reg = <0x0f>;
							label = "QMI0";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x02>;
							mhi,chan-dir = <0x02>;
							mhi,data-type = <0x00>;
							mhi,doorbell-mode = <0x02>;
							mhi,ee = <0x04>;
						};

						mhi_chan@16 {
							reg = <0x10>;
							label = "QMI1";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x03>;
							mhi,chan-dir = <0x01>;
							mhi,data-type = <0x00>;
							mhi,doorbell-mode = <0x02>;
							mhi,ee = <0x04>;
						};

						mhi_chan@17 {
							reg = <0x11>;
							label = "QMI1";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x03>;
							mhi,chan-dir = <0x02>;
							mhi,data-type = <0x00>;
							mhi,doorbell-mode = <0x02>;
							mhi,ee = <0x04>;
						};

						mhi_chan@18 {
							reg = <0x12>;
							label = "IP_CTRL";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x01>;
							mhi,chan-dir = <0x01>;
							mhi,data-type = <0x00>;
							mhi,doorbell-mode = <0x02>;
							mhi,ee = <0x04>;
						};

						mhi_chan@19 {
							reg = <0x13>;
							label = "IP_CTRL";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x01>;
							mhi,chan-dir = <0x02>;
							mhi,data-type = <0x00>;
							mhi,doorbell-mode = <0x02>;
							mhi,ee = <0x04>;
							mhi,auto-queue;
						};

						mhi_chan@20 {
							reg = <0x14>;
							label = "IPCR";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x02>;
							mhi,chan-dir = <0x01>;
							mhi,data-type = <0x01>;
							mhi,doorbell-mode = <0x02>;
							mhi,ee = <0x04>;
							mhi,auto-start;
						};

						mhi_chan@21 {
							reg = <0x15>;
							label = "IPCR";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x02>;
							mhi,chan-dir = <0x02>;
							mhi,data-type = <0x00>;
							mhi,doorbell-mode = <0x02>;
							mhi,ee = <0x04>;
							mhi,auto-queue;
							mhi,auto-start;
						};

						mhi_chan@22 {
							reg = <0x16>;
							label = "TF";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x02>;
							mhi,chan-dir = <0x01>;
							mhi,data-type = <0x00>;
							mhi,doorbell-mode = <0x02>;
							mhi,ee = <0x04>;
						};

						mhi_chan@23 {
							reg = <0x17>;
							label = "TF";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x02>;
							mhi,chan-dir = <0x02>;
							mhi,data-type = <0x00>;
							mhi,doorbell-mode = <0x02>;
							mhi,ee = <0x04>;
						};

						mhi_chan@25 {
							reg = <0x19>;
							label = "BL";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x02>;
							mhi,chan-dir = <0x02>;
							mhi,data-type = <0x00>;
							mhi,doorbell-mode = <0x02>;
							mhi,ee = <0x02>;
							mhi,auto-queue;
							mhi,auto-start;
						};

						mhi_chan@26 {
							reg = <0x1a>;
							label = "DCI";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x03>;
							mhi,chan-dir = <0x01>;
							mhi,data-type = <0x00>;
							mhi,doorbell-mode = <0x02>;
							mhi,ee = <0x04>;
						};

						mhi_chan@27 {
							reg = <0x1b>;
							label = "DCI";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x03>;
							mhi,chan-dir = <0x02>;
							mhi,data-type = <0x00>;
							mhi,doorbell-mode = <0x02>;
							mhi,ee = <0x04>;
						};

						mhi_chan@32 {
							reg = <0x20>;
							label = "DUN";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x03>;
							mhi,chan-dir = <0x01>;
							mhi,data-type = <0x00>;
							mhi,doorbell-mode = <0x02>;
							mhi,ee = <0x04>;
						};

						mhi_chan@33 {
							reg = <0x21>;
							label = "DUN";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x03>;
							mhi,chan-dir = <0x02>;
							mhi,data-type = <0x00>;
							mhi,doorbell-mode = <0x02>;
							mhi,ee = <0x04>;
						};

						mhi_chan@100 {
							reg = <0x64>;
							label = "IP_HW0";
							mhi,num-elements = <0x200>;
							mhi,event-ring = <0x04>;
							mhi,chan-dir = <0x01>;
							mhi,data-type = <0x01>;
							mhi,doorbell-mode = <0x03>;
							mhi,ee = <0x04>;
							mhi,db-mode-switch;
						};

						mhi_chan@101 {
							reg = <0x65>;
							label = "IP_HW0";
							mhi,num-elements = <0x200>;
							mhi,event-ring = <0x05>;
							mhi,chan-dir = <0x02>;
							mhi,data-type = <0x01>;
							mhi,doorbell-mode = <0x03>;
							mhi,ee = <0x04>;
						};

						mhi_chan@104 {
							reg = <0x68>;
							label = "IP_HW_OFFLOAD_0";
							mhi,event-ring = <0x04>;
							mhi,chan-dir = <0x01>;
							mhi,data-type = <0x03>;
							mhi,ee = <0x04>;
							mhi,offload-chan;
						};

						mhi_chan@105 {
							reg = <0x69>;
							label = "IP_HW_OFFLOAD_0";
							mhi,event-ring = <0x05>;
							mhi,chan-dir = <0x02>;
							mhi,data-type = <0x03>;
							mhi,ee = <0x04>;
							mhi,offload-chan;
							mhi,lpm-notify;
						};
					};

					mhi_events {

						mhi_event@0 {
							mhi,num-elements = <0x20>;
							mhi,intmod = <0x01>;
							mhi,msi = <0x01>;
							mhi,priority = <0x01>;
							mhi,brstmode = <0x02>;
							mhi,data-type = <0x01>;
						};

						mhi_event@1 {
							mhi,num-elements = <0x100>;
							mhi,intmod = <0x01>;
							mhi,msi = <0x02>;
							mhi,priority = <0x01>;
							mhi,brstmode = <0x02>;
						};

						mhi_event@2 {
							mhi,num-elements = <0x100>;
							mhi,intmod = <0x01>;
							mhi,msi = <0x03>;
							mhi,priority = <0x01>;
							mhi,brstmode = <0x02>;
						};

						mhi_event@3 {
							mhi,num-elements = <0x100>;
							mhi,intmod = <0x01>;
							mhi,msi = <0x04>;
							mhi,priority = <0x01>;
							mhi,brstmode = <0x02>;
						};

						mhi_event@4 {
							mhi,num-elements = <0x400>;
							mhi,intmod = <0x05>;
							mhi,msi = <0x05>;
							mhi,chan = <0x64>;
							mhi,priority = <0x01>;
							mhi,brstmode = <0x03>;
							mhi,hw-ev;
						};

						mhi_event@5 {
							mhi,num-elements = <0x400>;
							mhi,intmod = <0x05>;
							mhi,msi = <0x06>;
							mhi,chan = <0x65>;
							mhi,priority = <0x01>;
							mhi,brstmode = <0x03>;
							mhi,hw-ev;
							mhi,client-manage;
						};
					};

					mhi_devices {

						mhi_rmnet@0 {
							reg = <0x00>;
							mhi,chan = "IP_HW0";
							mhi,interface-name = "rmnet_mhi";
							mhi,mru = <0x4000>;
							phandle = <0x4a5>;
						};

						mhi_rmnet@1 {
							reg = <0x01>;
							mhi,chan = "IP_HW_ADPL";
							mhi,interface-name = "rmnet_mhi";
							mhi,mru = <0x4000>;
							phandle = <0x4a6>;
						};
					};
				};
			};
		};

		qcom,pcie1_msi@17a00040 {
			compatible = "qcom,pci-msi";
			msi-controller;
			reg = <0x17a00040 0x00>;
			interrupt-parent = <0x01>;
			interrupts = <0x00 0x320 0x01 0x00 0x321 0x01 0x00 0x322 0x01 0x00 0x323 0x01 0x00 0x324 0x01 0x00 0x325 0x01 0x00 0x326 0x01 0x00 0x327 0x01 0x00 0x328 0x01 0x00 0x329 0x01 0x00 0x32a 0x01 0x00 0x32b 0x01 0x00 0x32c 0x01 0x00 0x32d 0x01 0x00 0x32e 0x01 0x00 0x32f 0x01 0x00 0x330 0x01 0x00 0x331 0x01 0x00 0x332 0x01 0x00 0x333 0x01 0x00 0x334 0x01 0x00 0x335 0x01 0x00 0x336 0x01 0x00 0x337 0x01 0x00 0x338 0x01 0x00 0x339 0x01 0x00 0x33a 0x01 0x00 0x33b 0x01 0x00 0x33c 0x01 0x00 0x33d 0x01 0x00 0x33e 0x01 0x00 0x33f 0x01>;
			phandle = <0x1a3>;
		};

		qcom,smp2p-modem@1799000c {
			compatible = "qcom,smp2p";
			qcom,smem = <0x1b3 0x1ac>;
			interrupts = <0x00 0x1c3 0x01>;
			qcom,ipc = <0x1a4 0x00 0x0e>;
			qcom,local-pid = <0x00>;
			qcom,remote-pid = <0x01>;

			master-kernel {
				qcom,entry-name = "master-kernel";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0x77>;
			};

			slave-kernel {
				qcom,entry-name = "slave-kernel";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0x76>;
			};

			qcom,smp2p-ipa-1-out {
				qcom,entry-name = "ipa";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0xe3>;
			};

			qcom,smp2p-ipa-1-in {
				qcom,entry-name = "ipa";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0xe4>;
			};

			qcom,smp2p-wlan-1-in {
				qcom,entry-name = "wlan";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0xed>;
			};
		};

		qcom,smp2p-adsp@1799000c {
			compatible = "qcom,smp2p";
			qcom,smem = <0x1bb 0x1ad>;
			interrupts = <0x00 0x9e 0x01>;
			qcom,ipc = <0x1a4 0x00 0x0a>;
			qcom,local-pid = <0x00>;
			qcom,remote-pid = <0x02>;

			master-kernel {
				qcom,entry-name = "master-kernel";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0x7a>;
			};

			slave-kernel {
				qcom,entry-name = "slave-kernel";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0x79>;
			};

			qcom,smp2p-rdbg2-out {
				qcom,entry-name = "rdbg";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0x2d>;
			};

			qcom,smp2p-rdbg2-in {
				qcom,entry-name = "rdbg";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0x2e>;
			};
		};

		qcom,smp2p-dsps@1799000c {
			compatible = "qcom,smp2p";
			qcom,smem = <0x1e1 0x1ae>;
			interrupts = <0x00 0xac 0x01>;
			qcom,ipc = <0x1a4 0x00 0x1a>;
			qcom,local-pid = <0x00>;
			qcom,remote-pid = <0x03>;

			master-kernel {
				qcom,entry-name = "master-kernel";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0x7e>;
			};

			slave-kernel {
				qcom,entry-name = "slave-kernel";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0x7d>;
			};

			sleepstate-out {
				qcom,entry-name = "sleepstate";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0xb8>;
			};

			qcom,sleepstate-in {
				qcom,entry-name = "sleepstate_see";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0xb9>;
			};
		};

		qcom,smp2p-cdsp@1799000c {
			compatible = "qcom,smp2p";
			qcom,smem = <0x5e 0x1b0>;
			interrupts = <0x00 0x240 0x01>;
			qcom,ipc = <0x1a4 0x00 0x06>;
			qcom,local-pid = <0x00>;
			qcom,remote-pid = <0x05>;

			master-kernel {
				qcom,entry-name = "master-kernel";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0x83>;
			};

			slave-kernel {
				qcom,entry-name = "slave-kernel";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0x82>;
			};

			qcom,smp2p-rdbg5-out {
				qcom,entry-name = "rdbg";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0x2f>;
			};

			qcom,smp2p-rdbg5-in {
				qcom,entry-name = "rdbg";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0x30>;
			};

			qcom,smp2p-qvrexternal5-out {
				qcom,entry-name = "qvrexternal";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0x42>;
			};
		};

		replicator@6046000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b909>;
			reg = <0x6046000 0x1000>;
			reg-names = "replicator-base";
			coresight-name = "coresight-replicator-qdss";
			clocks = <0x43 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x4a7>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1a5>;
						phandle = <0x1ba>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x1a6>;
						phandle = <0x1a9>;
					};
				};

				port@2 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1a7>;
						phandle = <0x1bb>;
					};
				};
			};
		};

		replicator@604A000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b909>;
			reg = <0x604a000 0x1000>;
			reg-names = "replicator-base";
			coresight-name = "coresight-replicator-qdss1";
			clocks = <0x43 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x4a8>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x1a8>;
						phandle = <0x1b2>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1a9>;
						phandle = <0x1a6>;
					};
				};
			};
		};

		replicator@6b0a000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b909>;
			reg = <0x6b0a000 0x1000>;
			reg-names = "replicator-base";
			coresight-name = "coresight-replicator-swao";
			clocks = <0x43 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x4a9>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x1aa>;
						phandle = <0x215>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1ab>;
						phandle = <0x1c9>;
					};
				};

				port@2 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1ac>;
						phandle = <0x1ae>;
					};
				};
			};
		};

		tmc@6b09000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b961>;
			reg = <0x6b09000 0x1000>;
			reg-names = "tmc-base";
			coresight-name = "coresight-tmc-etf-swao";
			coresight-csr = <0x1ad>;
			clocks = <0x43 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x4aa>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1ae>;
						phandle = <0x1ac>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1af>;
						phandle = <0x1b0>;
					};
				};
			};
		};

		funnel@0x6b08000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6b08000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-swao";
			clocks = <0x43 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x4ab>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1b0>;
						phandle = <0x1af>;
					};
				};

				port@1 {
					reg = <0x05>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1b1>;
						phandle = <0x218>;
					};
				};

				port@2 {
					reg = <0x06>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1b2>;
						phandle = <0x1a8>;
					};
				};

				port@3 {
					reg = <0x07>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1b3>;
						phandle = <0x1b4>;
					};
				};
			};
		};

		tpda@6b01000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b969>;
			reg = <0x6b01000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-swao";
			qcom,tpda-atid = <0x47>;
			qcom,dsb-elem-size = <0x01 0x20>;
			qcom,cmb-elem-size = <0x00 0x40>;
			clocks = <0x43 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x4ac>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1b4>;
						phandle = <0x1b3>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1b5>;
						phandle = <0x1b7>;
					};
				};

				port@2 {
					reg = <0x01>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1b6>;
						phandle = <0x1b8>;
					};
				};
			};
		};

		tpdm@6b02000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6b02000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-swao-0";
			clocks = <0x43 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x4ad>;

			port {

				endpoint {
					remote-endpoint = <0x1b7>;
					phandle = <0x1b5>;
				};
			};
		};

		tpdm@6b03000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6b03000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-swao-1";
			clocks = <0x43 0x00>;
			clock-names = "apb_pclk";
			qcom,msr-fix-req;
			phandle = <0x4ae>;

			port {

				endpoint {
					remote-endpoint = <0x1b8>;
					phandle = <0x1b6>;
				};
			};
		};

		tmc@6048000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b961>;
			reg = <0x6048000 0x1000 0x6064000 0x15000>;
			reg-names = "tmc-base\0bam-base";
			iommus = <0x26 0x5e0 0x00 0x26 0x4a0 0x00>;
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			ranges;
			arm,buffer-size = <0x400000>;
			coresight-name = "coresight-tmc-etr";
			coresight-ctis = <0x1b9 0x1b9>;
			coresight-csr = <0x1ad>;
			clocks = <0x43 0x00>;
			clock-names = "apb_pclk";
			interrupts = <0x00 0x10e 0x01>;
			interrupt-names = "byte-cntr-irq";
			phandle = <0x4af>;

			port {

				endpoint {
					slave-mode;
					remote-endpoint = <0x1ba>;
					phandle = <0x1a5>;
				};
			};
		};

		tmc@6047000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b961>;
			reg = <0x6047000 0x1000>;
			reg-names = "tmc-base";
			coresight-name = "coresight-tmc-etf";
			coresight-ctis = <0x1b9 0x1b9>;
			coresight-csr = <0x1ad>;
			arm,default-sink;
			clocks = <0x43 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x4b0>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1bb>;
						phandle = <0x1a7>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1bc>;
						phandle = <0x1bd>;
					};
				};
			};
		};

		funnel@6045000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6045000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-merg";
			clocks = <0x43 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x4b1>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1bd>;
						phandle = <0x1bc>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1be>;
						phandle = <0x1c2>;
					};
				};

				port@2 {
					reg = <0x01>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1bf>;
						phandle = <0x1c6>;
					};
				};

				port@3 {
					reg = <0x02>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1c0>;
						phandle = <0x1cb>;
					};
				};
			};
		};

		stm@6002000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b962>;
			reg = <0x6002000 0x1000 0x16280000 0x180000 0x7820f0 0x04>;
			reg-names = "stm-base\0stm-stimulus-base\0stm-debug-status";
			coresight-name = "coresight-stm";
			clocks = <0x43 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x4b2>;

			port {

				endpoint {
					remote-endpoint = <0x1c1>;
					phandle = <0x1c5>;
				};
			};
		};

		hwevent@0x091866F0 {
			compatible = "qcom,coresight-hwevent";
			reg = <0x91866f0 0x04 0x91966f0 0x04 0x9186038 0x04 0x9196038 0x04 0x17e00034 0x04 0x18200050 0x80 0x2c8d050 0x80 0xaf20050 0x80>;
			reg-names = "ddr-ch0-cfg\0ddr-ch23-cfg\0ddr-ch0-ctrl\0ddr-ch23-ctrl\0apss-testbus-mux-cfg\0apss-rsc-hwevent-mux0-select\0gpu-rsc-hwevent-mux0-select\0sde-rsc-hwevent-mux0-select";
			coresight-name = "coresight-hwevent";
			coresight-csr = <0x1ad>;
			clocks = <0x43 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x4b3>;
		};

		csr@0x6001000 {
			compatible = "qcom,coresight-csr";
			reg = <0x6001000 0x1000>;
			reg-names = "csr-base";
			coresight-name = "coresight-csr";
			qcom,usb-bam-support;
			qcom,hwctrl-set-support;
			qcom,set-byte-cntr-support;
			qcom,blk-size = <0x01>;
			phandle = <0x1ad>;
		};

		csr@6b0e000 {
			compatible = "qcom,coresight-csr";
			reg = <0x6b0e000 0x1000>;
			reg-names = "csr-base";
			coresight-name = "coresight-swao-csr";
			qcom,timestamp-support;
			clocks = <0x43 0x00>;
			clock-names = "apb_pclk";
			qcom,blk-size = <0x01>;
			phandle = <0x4b4>;
		};

		funnel@0x6041000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6041000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-in0";
			clocks = <0x43 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x4b5>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1c2>;
						phandle = <0x1be>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1c3>;
						phandle = <0x1ed>;
					};
				};

				port@2 {
					reg = <0x06>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1c4>;
						phandle = <0x20f>;
					};
				};

				port@3 {
					reg = <0x07>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1c5>;
						phandle = <0x1c1>;
					};
				};
			};
		};

		funnel@0x6042000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6042000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-in1";
			clocks = <0x43 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x4b6>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1c6>;
						phandle = <0x1bf>;
					};
				};

				port@1 {
					reg = <0x02>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1c7>;
						phandle = <0x1e5>;
					};
				};

				port@2 {
					reg = <0x03>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1c8>;
						phandle = <0x216>;
					};
				};

				port@3 {
					reg = <0x04>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1c9>;
						phandle = <0x1ab>;
					};
				};

				port@4 {
					reg = <0x06>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1ca>;
						phandle = <0x1e8>;
					};
				};
			};
		};

		funnel@0x6043000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6043000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-in2";
			clocks = <0x43 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x4b7>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1cb>;
						phandle = <0x1c0>;
					};
				};

				port@1 {
					reg = <0x02>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1cc>;
						phandle = <0x219>;
					};
				};

				port@2 {
					reg = <0x04>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1cd>;
						phandle = <0x1d9>;
					};
				};
			};
		};

		tpda@6004000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b969>;
			reg = <0x6004000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda";
			qcom,tpda-atid = <0x41>;
			qcom,bc-elem-size = <0x0a 0x20 0x0d 0x20>;
			qcom,tc-elem-size = <0x0d 0x20>;
			qcom,dsb-elem-size = <0x00 0x20 0x02 0x20 0x03 0x20 0x05 0x20 0x06 0x20 0x0a 0x20 0x0b 0x20 0x0d 0x20>;
			qcom,cmb-elem-size = <0x03 0x40 0x07 0x40 0x0a 0x40 0x0d 0x40>;
			clocks = <0x43 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x4b8>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1ce>;
						phandle = <0x210>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1cf>;
						phandle = <0x1fc>;
					};
				};

				port@2 {
					reg = <0x01>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1d0>;
						phandle = <0x1fe>;
					};
				};

				port@3 {
					reg = <0x02>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1d1>;
						phandle = <0x1e1>;
					};
				};

				port@4 {
					reg = <0x04>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1d2>;
						phandle = <0x1dc>;
					};
				};

				port@5 {
					reg = <0x05>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1d3>;
						phandle = <0x201>;
					};
				};

				port@6 {
					reg = <0x06>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1d4>;
						phandle = <0x206>;
					};
				};

				port@7 {
					reg = <0x08>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1d5>;
						phandle = <0x20a>;
					};
				};

				port@8 {
					reg = <0x0a>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1d6>;
						phandle = <0x1ec>;
					};
				};

				port@9 {
					reg = <0x0d>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1d7>;
						phandle = <0x209>;
					};
				};

				port@10 {
					reg = <0x0e>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1d8>;
						phandle = <0x20e>;
					};
				};
			};
		};

		tpda@6832000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b969>;
			reg = <0x6832000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-modem";
			qcom,tpda-atid = <0x43>;
			qcom,dsb-elem-size = <0x00 0x20>;
			qcom,cmb-elem-size = <0x00 0x40>;
			clocks = <0x43 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x4b9>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1d9>;
						phandle = <0x1cd>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1da>;
						phandle = <0x1db>;
					};
				};
			};
		};

		tpdm@6830000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6830000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-modem";
			clocks = <0x43 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x4ba>;

			port {

				endpoint {
					remote-endpoint = <0x1db>;
					phandle = <0x1da>;
				};
			};
		};

		funnel@6846000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6846000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-lpass";
			clocks = <0x43 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x4bb>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1dc>;
						phandle = <0x1d2>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1dd>;
						phandle = <0x1e0>;
					};
				};
			};
		};

		funnel_1@6846000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6867020 0x10 0x6846000 0x1000>;
			reg-names = "funnel-base-dummy\0funnel-base-real";
			coresight-name = "coresight-funnel-lpass-1";
			clocks = <0x43 0x00>;
			clock-names = "apb_pclk";
			qcom,duplicate-funnel;
			phandle = <0x4bc>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1de>;
						phandle = <0x211>;
					};
				};

				port@1 {
					reg = <0x02>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1df>;
						phandle = <0x217>;
					};
				};
			};
		};

		tpdm@6844000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6844000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-lpass";
			clocks = <0x43 0x00>;
			clock-names = "apb_pclk";
			qcom,msr-fix-req;
			phandle = <0x4bd>;

			port {

				endpoint {
					remote-endpoint = <0x1e0>;
					phandle = <0x1dd>;
				};
			};
		};

		tpdm@6c28000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6c28000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-center";
			clocks = <0x43 0x00>;
			clock-names = "apb_pclk";
			qcom,msr-fix-req;
			phandle = <0x4be>;

			port {

				endpoint {
					remote-endpoint = <0x1e1>;
					phandle = <0x1d1>;
				};
			};
		};

		tpdm@6ac0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6ac0000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-dl-north";
			clocks = <0x43 0x00>;
			clock-names = "apb_pclk";
			qcom,msr-fix-req;
			phandle = <0x4bf>;

			port {

				endpoint {
					remote-endpoint = <0x1e2>;
					phandle = <0x1e4>;
				};
			};
		};

		tpda@6ac1000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b969>;
			reg = <0x6ac1000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-dl-north";
			qcom,tpda-atid = <0x61>;
			qcom,cmb-elem-size = <0x00 0x20>;
			clocks = <0x43 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x4c0>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1e3>;
						phandle = <0x1e9>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1e4>;
						phandle = <0x1e2>;
					};
				};
			};
		};

		funnel@69c2000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x69c2000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-dl-south";
			clocks = <0x43 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x4c1>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1e5>;
						phandle = <0x1c7>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1e6>;
						phandle = <0x1e7>;
					};
				};
			};
		};

		tpdm@69c0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x69c0000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-dl-south";
			clocks = <0x43 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x4c2>;

			port {

				endpoint {
					remote-endpoint = <0x1e7>;
					phandle = <0x1e6>;
				};
			};
		};

		funnel@6ac2000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6ac2000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-dl-north";
			clocks = <0x43 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x4c3>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1e8>;
						phandle = <0x1ca>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1e9>;
						phandle = <0x1e3>;
					};
				};

				port@2 {
					reg = <0x01>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1ea>;
						phandle = <0x1eb>;
					};
				};
			};
		};

		tpdm@699c000 {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-tpdm-wcss";
			qcom,dummy-source;
			phandle = <0x4c4>;

			port {

				endpoint {
					remote-endpoint = <0x1eb>;
					phandle = <0x1ea>;
				};
			};
		};

		tpdm@684c000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x684c000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-prng";
			clocks = <0x43 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x4c5>;

			port {

				endpoint {
					remote-endpoint = <0x1ec>;
					phandle = <0x1d6>;
				};
			};
		};

		funnel@6883000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6883000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-spss";
			clocks = <0x43 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x4c6>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1ed>;
						phandle = <0x1c3>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1ee>;
						phandle = <0x1ef>;
					};
				};
			};
		};

		tpda@6882000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b969>;
			reg = <0x6882000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-spss";
			qcom,tpda-atid = <0x46>;
			qcom,cmb-elem-size = <0x00 0x20>;
			clocks = <0x43 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x4c7>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1ef>;
						phandle = <0x1ee>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1f0>;
						phandle = <0x1f1>;
					};
				};
			};
		};

		tpdm@6880000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6880000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-spss";
			clocks = <0x43 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x4c8>;

			port {

				endpoint {
					remote-endpoint = <0x1f1>;
					phandle = <0x1f0>;
				};
			};
		};

		tpdm@69d0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x69d0000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-qm";
			clocks = <0x43 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x4c9>;

			port {

				endpoint {
					remote-endpoint = <0x1f2>;
					phandle = <0x1fd>;
				};
			};
		};

		tpda@7862000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b969>;
			reg = <0x7862000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-apss";
			qcom,tpda-atid = <0x42>;
			qcom,dsb-elem-size = <0x00 0x20>;
			clocks = <0x43 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x4ca>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1f3>;
						phandle = <0x21e>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1f4>;
						phandle = <0x1f5>;
					};
				};
			};
		};

		tpdm@7860000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x7860000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-apss";
			clocks = <0x43 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x4cb>;

			port {

				endpoint {
					remote-endpoint = <0x1f5>;
					phandle = <0x1f4>;
				};
			};
		};

		tpda@78c0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b969>;
			reg = <0x78c0000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-llm-silver";
			qcom,tpda-atid = <0x48>;
			qcom,cmb-elem-size = <0x00 0x20>;
			clocks = <0x43 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x4cc>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1f6>;
						phandle = <0x21c>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1f7>;
						phandle = <0x1f8>;
					};
				};
			};
		};

		tpdm@78a0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x78a0000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-llm-silver";
			clocks = <0x43 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x4cd>;

			port {

				endpoint {
					remote-endpoint = <0x1f8>;
					phandle = <0x1f7>;
				};
			};
		};

		tpda@78d0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b969>;
			reg = <0x78d0000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-llm-gold";
			qcom,tpda-atid = <0x49>;
			qcom,cmb-elem-size = <0x00 0x20>;
			clocks = <0x43 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x4ce>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1f9>;
						phandle = <0x21d>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1fa>;
						phandle = <0x1fb>;
					};
				};
			};
		};

		tpdm@78b0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x78b0000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-llm-gold";
			clocks = <0x43 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x4cf>;

			port {

				endpoint {
					remote-endpoint = <0x1fb>;
					phandle = <0x1fa>;
				};
			};
		};

		funnel@6c0b000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6c0b000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-dl-mm";
			clocks = <0x43 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x4d0>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1fc>;
						phandle = <0x1cf>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1fd>;
						phandle = <0x1f2>;
					};
				};
			};
		};

		funnel_1@6c0b000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6867000 0x10 0x6c0b000 0x1000>;
			reg-names = "funnel-base-dummy\0funnel-base-real";
			coresight-name = "coresight-funnel-dl-mm1";
			clocks = <0x43 0x00>;
			clock-names = "apb_pclk";
			qcom,duplicate-funnel;
			phandle = <0x4d1>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1fe>;
						phandle = <0x1d0>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1ff>;
						phandle = <0x200>;
					};
				};
			};
		};

		tpdm@6c08000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6c08000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-mm";
			clocks = <0x43 0x00>;
			clock-names = "apb_pclk";
			qcom,msr-fix-req;
			phandle = <0x4d2>;

			port {

				endpoint {
					remote-endpoint = <0x200>;
					phandle = <0x1ff>;
				};
			};
		};

		funnel@6861000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6861000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-turing";
			clocks = <0x43 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x4d3>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x201>;
						phandle = <0x1d3>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x202>;
						phandle = <0x205>;
					};
				};
			};
		};

		funnel_1@6861000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6867010 0x10 0x6861000 0x1000>;
			reg-names = "funnel-base-dummy\0funnel-base-real";
			coresight-name = "coresight-funnel-turing-1";
			clocks = <0x43 0x00>;
			clock-names = "apb_pclk";
			qcom,duplicate-funnel;
			phandle = <0x4d4>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x203>;
						phandle = <0x212>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x204>;
						phandle = <0x214>;
					};
				};
			};
		};

		tpdm@6860000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6860000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-turing";
			clocks = <0x43 0x00>;
			clock-names = "apb_pclk";
			qcom,msr-fix-req;
			phandle = <0x4d5>;

			port {

				endpoint {
					remote-endpoint = <0x205>;
					phandle = <0x202>;
				};
			};
		};

		funnel@6a05000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6a05000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-ddr-0";
			clocks = <0x43 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x4d6>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x206>;
						phandle = <0x1d4>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x207>;
						phandle = <0x208>;
					};
				};
			};
		};

		tpdm@6A00000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6a00000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-ddr";
			clocks = <0x43 0x00>;
			clock-names = "apb_pclk";
			qcom,msr-fix-req;
			phandle = <0x4d7>;

			port {

				endpoint {
					remote-endpoint = <0x208>;
					phandle = <0x207>;
				};
			};
		};

		tpdm@6850000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6850000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-pimem";
			clocks = <0x43 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x4d8>;

			port {

				endpoint {
					remote-endpoint = <0x209>;
					phandle = <0x1d7>;
				};
			};
		};

		tpdm@6840000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6840000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-vsense";
			clocks = <0x43 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x4d9>;

			port {

				endpoint {
					remote-endpoint = <0x20a>;
					phandle = <0x1d5>;
				};
			};
		};

		tpda@7832000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b969>;
			reg = <0x7832000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-olc";
			qcom,tpda-atid = <0x45>;
			qcom,cmb-elem-size = <0x00 0x40>;
			clocks = <0x43 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x4da>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x20b>;
						phandle = <0x21b>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x20c>;
						phandle = <0x20d>;
					};
				};
			};
		};

		tpdm@7830000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x7830000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-olc";
			clocks = <0x43 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x4db>;

			port {

				endpoint {
					remote-endpoint = <0x20d>;
					phandle = <0x20c>;
				};
			};
		};

		tpdm@6980000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6980000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-npu";
			clocks = <0x43 0x00 0x1b 0x2f 0x1b 0x2a 0x70 0x08 0x70 0x09 0x70 0x0a 0x70 0x0b 0x70 0x0c>;
			clock-names = "apb_pclk\0gcc_npu_trig_clk\0gcc_npu_at_clk\0npu_core_apb_clk\0npu_core_atb_clk\0npu_core_clk\0npu_core_clk_src\0npu_core_cti_clk";
			qcom,tpdm-clks = "gcc_npu_trig_clk\0gcc_npu_at_clk\0npu_core_apb_clk\0npu_core_atb_clk\0npu_core_clk\0npu_core_clk_src\0npu_core_cti_clk";
			vdd-supply = <0x69>;
			vdd_cx-supply = <0x20>;
			qcom,tpdm-regs = "vdd\0vdd_cx";
			phandle = <0x4dc>;

			port {

				endpoint {
					remote-endpoint = <0x20e>;
					phandle = <0x1d8>;
				};
			};
		};

		funnel@6005000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6005000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-qatb";
			clocks = <0x43 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x4dd>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x20f>;
						phandle = <0x1c4>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x210>;
						phandle = <0x1ce>;
					};
				};

				port@2 {
					reg = <0x04>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x211>;
						phandle = <0x1de>;
					};
				};

				port@3 {
					reg = <0x05>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x212>;
						phandle = <0x203>;
					};
				};
			};
		};

		cti@78e0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x78e0000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-apss_cti0";
			clocks = <0x43 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x4de>;
		};

		cti@78f0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x78f0000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-apss_cti1";
			clocks = <0x43 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x4df>;
		};

		cti@7900000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x7900000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-apss_cti2";
			clocks = <0x43 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x4e0>;
		};

		cti@6a02000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6a02000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-ddr_dl_0_cti_0";
			clocks = <0x43 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x4e1>;
		};

		cti@6a03000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6a03000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-ddr_dl_0_cti_1";
			clocks = <0x43 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x4e2>;
		};

		cti@6a10000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6a10000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-ddr_dl_1_cti_0";
			clocks = <0x43 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x4e3>;
		};

		cti@6a11000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6a11000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-ddr_dl_1_cti_1";
			clocks = <0x43 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x4e4>;
		};

		cti@6c09000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6c09000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-dlmm_cti0";
			clocks = <0x43 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x4e5>;
		};

		cti@6c0a000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6c0a000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-dlmm_cti1";
			clocks = <0x43 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x4e6>;
		};

		cti@6c29000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6c29000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-dlct_cti0";
			clocks = <0x43 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x4e7>;
		};

		cti@6c2a000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6c2a000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-dlct_cti1";
			clocks = <0x43 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x4e8>;
		};

		cti@6010000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6010000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti0";
			clocks = <0x43 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x1b9>;
		};

		cti@6011000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6011000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti1";
			clocks = <0x43 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x4e9>;
		};

		cti@6012000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6012000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti2";
			clocks = <0x43 0x00>;
			clock-names = "apb_pclk";
			qcom,cti-gpio-trigout = <0x04>;
			pinctrl-names = "cti-trigout-pctrl";
			pinctrl-0 = <0x213>;
			phandle = <0x4ea>;
		};

		cti@6013000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6013000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti3";
			clocks = <0x43 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x4eb>;
		};

		cti@6014000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6014000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti4";
			clocks = <0x43 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x4ec>;
		};

		cti@6015000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6015000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti5";
			clocks = <0x43 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x4ed>;
		};

		cti@6016000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6016000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti6";
			clocks = <0x43 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x4ee>;
		};

		cti@6017000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6017000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti7";
			clocks = <0x43 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x4ef>;
		};

		cti@6018000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6018000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti8";
			clocks = <0x43 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x4f0>;
		};

		cti@6019000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6019000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti9";
			clocks = <0x43 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x4f1>;
		};

		cti@601a000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x601a000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti10";
			clocks = <0x43 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x4f2>;
		};

		cti@601b000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x601b000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti11";
			clocks = <0x43 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x4f3>;
		};

		cti@601c000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x601c000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti12";
			clocks = <0x43 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x4f4>;
		};

		cti@601d000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x601d000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti13";
			clocks = <0x43 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x4f5>;
		};

		cti@601e000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x601e000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti14";
			clocks = <0x43 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x4f6>;
		};

		cti@601f000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x601f000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti15";
			clocks = <0x43 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x4f7>;
		};

		cti@7020000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x7020000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-cpu0";
			cpu = <0x13>;
			clocks = <0x43 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x4f8>;
		};

		cti@7120000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x7120000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-cpu1";
			cpu = <0x14>;
			clocks = <0x43 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x4f9>;
		};

		cti@7220000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x7220000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-cpu2";
			cpu = <0x15>;
			clocks = <0x43 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x4fa>;
		};

		cti@7320000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x7320000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-cpu3";
			cpu = <0x16>;
			clocks = <0x43 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x4fb>;
		};

		cti@7420000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x7420000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-cpu4";
			cpu = <0x17>;
			clocks = <0x43 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x4fc>;
		};

		cti@7520000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x7520000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-cpu5";
			cpu = <0x18>;
			clocks = <0x43 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x4fd>;
		};

		cti@7620000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x7620000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-cpu6";
			cpu = <0x19>;
			clocks = <0x43 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x4fe>;
		};

		cti@7720000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x7720000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-cpu7";
			cpu = <0x1a>;
			clocks = <0x43 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x4ff>;
		};

		cti@6b04000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6b04000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-swao_cti0";
			clocks = <0x43 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x500>;
		};

		tgu@6b0c000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b999>;
			reg = <0x6b0c000 0x1000>;
			reg-names = "tgu-base";
			tgu-steps = <0x03>;
			tgu-conditions = <0x04>;
			tgu-regs = <0x04>;
			tgu-timer-counters = <0x08>;
			coresight-name = "coresight-tgu-ipcb";
			clocks = <0x43 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x501>;
		};

		turing_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-turing-etm0";
			qcom,inst-id = <0x0d>;

			port {

				endpoint {
					remote-endpoint = <0x214>;
					phandle = <0x204>;
				};
			};
		};

		dummy_sink {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-eud";
			qcom,dummy-sink;
			phandle = <0x502>;

			port {

				endpoint {
					slave-mode;
					remote-endpoint = <0x215>;
					phandle = <0x1aa>;
				};
			};
		};

		modem_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-modem-etm0";
			qcom,inst-id = <0x02>;

			port {

				endpoint {
					remote-endpoint = <0x216>;
					phandle = <0x1c8>;
				};
			};
		};

		audio_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-audio-etm0";
			qcom,inst-id = <0x05>;

			port {

				endpoint {
					remote-endpoint = <0x217>;
					phandle = <0x1df>;
				};
			};
		};

		ssc_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-ssc-etm0";
			qcom,inst-id = <0x08>;

			port {

				endpoint {
					remote-endpoint = <0x218>;
					phandle = <0x1b1>;
				};
			};
		};

		funnel@7810000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x7810000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-apss-merg";
			clocks = <0x43 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x503>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x219>;
						phandle = <0x1cc>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x21a>;
						phandle = <0x227>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x21b>;
						phandle = <0x20b>;
					};
				};

				port@3 {
					reg = <0x03>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x21c>;
						phandle = <0x1f6>;
					};
				};

				port@4 {
					reg = <0x04>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x21d>;
						phandle = <0x1f9>;
					};
				};

				port@5 {
					reg = <0x05>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x21e>;
						phandle = <0x1f3>;
					};
				};
			};
		};

		etm@7040000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x7040000 0x1000>;
			cpu = <0x13>;
			coresight-name = "coresight-etm0";
			clocks = <0x43 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x504>;

			port {

				endpoint {
					remote-endpoint = <0x21f>;
					phandle = <0x228>;
				};
			};
		};

		etm@7140000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x7140000 0x1000>;
			cpu = <0x14>;
			coresight-name = "coresight-etm1";
			clocks = <0x43 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x505>;

			port {

				endpoint {
					remote-endpoint = <0x220>;
					phandle = <0x229>;
				};
			};
		};

		etm@7240000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x7240000 0x1000>;
			cpu = <0x15>;
			coresight-name = "coresight-etm2";
			clocks = <0x43 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x506>;

			port {

				endpoint {
					remote-endpoint = <0x221>;
					phandle = <0x22a>;
				};
			};
		};

		etm@7340000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x7340000 0x1000>;
			cpu = <0x16>;
			coresight-name = "coresight-etm3";
			clocks = <0x43 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x507>;

			port {

				endpoint {
					remote-endpoint = <0x222>;
					phandle = <0x22b>;
				};
			};
		};

		etm@7440000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x7440000 0x1000>;
			cpu = <0x17>;
			coresight-name = "coresight-etm4";
			clocks = <0x43 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x508>;

			port {

				endpoint {
					remote-endpoint = <0x223>;
					phandle = <0x22c>;
				};
			};
		};

		etm@7540000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x7540000 0x1000>;
			cpu = <0x18>;
			coresight-name = "coresight-etm5";
			clocks = <0x43 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x509>;

			port {

				endpoint {
					remote-endpoint = <0x224>;
					phandle = <0x22d>;
				};
			};
		};

		etm@7640000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x7640000 0x1000>;
			cpu = <0x19>;
			coresight-name = "coresight-etm6";
			clocks = <0x43 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x50a>;

			port {

				endpoint {
					remote-endpoint = <0x225>;
					phandle = <0x22e>;
				};
			};
		};

		etm@7740000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x7740000 0x1000>;
			cpu = <0x1a>;
			coresight-name = "coresight-etm7";
			clocks = <0x43 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x50b>;

			port {

				endpoint {
					remote-endpoint = <0x226>;
					phandle = <0x22f>;
				};
			};
		};

		funnel@7800000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x7800000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-apss";
			clocks = <0x43 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x50c>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x227>;
						phandle = <0x21a>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x228>;
						phandle = <0x21f>;
					};
				};

				port@2 {
					reg = <0x01>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x229>;
						phandle = <0x220>;
					};
				};

				port@3 {
					reg = <0x02>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x22a>;
						phandle = <0x221>;
					};
				};

				port@4 {
					reg = <0x03>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x22b>;
						phandle = <0x222>;
					};
				};

				port@5 {
					reg = <0x04>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x22c>;
						phandle = <0x223>;
					};
				};

				port@6 {
					reg = <0x05>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x22d>;
						phandle = <0x224>;
					};
				};

				port@7 {
					reg = <0x06>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x22e>;
						phandle = <0x225>;
					};
				};

				port@8 {
					reg = <0x07>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x22f>;
						phandle = <0x226>;
					};
				};
			};
		};

		apps-smmu@0x15000000 {
			compatible = "qcom,qsmmu-v500";
			reg = <0x15000000 0x100000 0x15182000 0x20>;
			reg-names = "base\0tcu-base";
			#iommu-cells = <0x02>;
			qcom,skip-init;
			qcom,use-3-lvl-tables;
			qcom,disable-atos;
			#global-interrupts = <0x01>;
			#size-cells = <0x01>;
			#address-cells = <0x01>;
			ranges;
			interrupts = <0x00 0x41 0x04 0x00 0x61 0x04 0x00 0x62 0x04 0x00 0x63 0x04 0x00 0x64 0x04 0x00 0x65 0x04 0x00 0x66 0x04 0x00 0x67 0x04 0x00 0x68 0x04 0x00 0x69 0x04 0x00 0x6a 0x04 0x00 0x6b 0x04 0x00 0x6c 0x04 0x00 0x6d 0x04 0x00 0x6e 0x04 0x00 0x6f 0x04 0x00 0x70 0x04 0x00 0x71 0x04 0x00 0x72 0x04 0x00 0x73 0x04 0x00 0x74 0x04 0x00 0x75 0x04 0x00 0x76 0x04 0x00 0xb5 0x04 0x00 0xb6 0x04 0x00 0xb7 0x04 0x00 0xb8 0x04 0x00 0xb9 0x04 0x00 0xba 0x04 0x00 0xbb 0x04 0x00 0xbc 0x04 0x00 0xbd 0x04 0x00 0xbe 0x04 0x00 0xbf 0x04 0x00 0xc0 0x04 0x00 0x13b 0x04 0x00 0x13c 0x04 0x00 0x13d 0x04 0x00 0x13e 0x04 0x00 0x13f 0x04 0x00 0x140 0x04 0x00 0x141 0x04 0x00 0x142 0x04 0x00 0x143 0x04 0x00 0x144 0x04 0x00 0x145 0x04 0x00 0x146 0x04 0x00 0x147 0x04 0x00 0x148 0x04 0x00 0x149 0x04 0x00 0x14a 0x04 0x00 0x14b 0x04 0x00 0x14c 0x04 0x00 0x14d 0x04 0x00 0x14e 0x04 0x00 0x14f 0x04 0x00 0x150 0x04 0x00 0x151 0x04 0x00 0x152 0x04 0x00 0x153 0x04 0x00 0x154 0x04 0x00 0x155 0x04 0x00 0x156 0x04 0x00 0x157 0x04 0x00 0x158 0x04 0x00 0x159 0x04 0x00 0x18b 0x04 0x00 0x18c 0x04 0x00 0x18d 0x04 0x00 0x18e 0x04 0x00 0x18f 0x04 0x00 0x190 0x04 0x00 0x191 0x04 0x00 0x192 0x04 0x00 0x193 0x04 0x00 0x194 0x04 0x00 0x195 0x04 0x00 0x196 0x04 0x00 0x197 0x04 0x00 0x198 0x04 0x00 0x199 0x04>;
			qcom,msm-bus,name = "apps_smmu";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,active-only;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0xa1 0x273 0x00 0x00 0xa1 0x273 0x00 0x3e8>;
			qcom,actlr = <0x800 0x7ff 0x103 0x2000 0x3ff 0x103 0x1480 0x03 0x303 0x1484 0x01 0x303 0x1080 0x03 0x303 0x1084 0x01 0x303>;
			phandle = <0x26>;

			anoc_1_tbu@0x15185000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x15185000 0x1000 0x15182200 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x00 0x400>;
				qcom,regulator-names = "vdd";
				vdd-supply = <0x230>;
				qcom,msm-bus,name = "apps_smmu";
				qcom,msm-bus,num-cases = <0x02>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-paths = <0x01>;
				qcom,msm-bus,vectors-KBps = <0xa1 0x273 0x00 0x00 0xa1 0x273 0x00 0x3e8>;
				phandle = <0x50d>;
			};

			anoc_2_tbu@0x15189000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x15189000 0x1000 0x15182208 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x400 0x400>;
				qcom,regulator-names = "vdd";
				vdd-supply = <0x231>;
				qcom,msm-bus,name = "apps_smmu";
				qcom,msm-bus,num-cases = <0x02>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-paths = <0x01>;
				qcom,msm-bus,vectors-KBps = <0xa1 0x273 0x00 0x00 0xa1 0x273 0x00 0x3e8>;
				phandle = <0x50e>;
			};

			mnoc_hf_1_tbu@0x15191000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x15191000 0x1000 0x15182218 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0xc00 0x400>;
				qcom,regulator-names = "vdd";
				vdd-supply = <0x232>;
				qcom,msm-bus,name = "mnoc_hf_1_tbu";
				qcom,msm-bus,num-cases = <0x02>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-paths = <0x01>;
				qcom,msm-bus,vectors-KBps = <0x16 0x305 0x00 0x00 0x16 0x305 0x00 0x3e8>;
				phandle = <0x50f>;
			};

			compute_dsp_0_tbu@0x15199000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x15199000 0x1000 0x15182228 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x1400 0x400>;
				qcom,msm-bus,name = "apps_smmu";
				qcom,msm-bus,num-cases = <0x02>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-paths = <0x01>;
				qcom,msm-bus,vectors-KBps = <0x9a 0x2756 0x00 0x00 0x9a 0x2756 0x00 0x3e8>;
				phandle = <0x510>;
			};

			mnoc_hf_0_tbu@0x1518d000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x1518d000 0x1000 0x15182210 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x800 0x400>;
				qcom,regulator-names = "vdd";
				vdd-supply = <0x233>;
				qcom,msm-bus,name = "mnoc_hf_0_tbu";
				qcom,msm-bus,num-cases = <0x02>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-paths = <0x01>;
				qcom,msm-bus,vectors-KBps = <0x16 0x305 0x00 0x00 0x16 0x305 0x00 0x3e8>;
				phandle = <0x511>;
			};

			compute_dsp_1_tbu@0x15195000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x15195000 0x1000 0x15182220 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x1000 0x400>;
				qcom,msm-bus,name = "apps_smmu";
				qcom,msm-bus,num-cases = <0x02>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-paths = <0x01>;
				qcom,msm-bus,vectors-KBps = <0x9a 0x2756 0x00 0x00 0x9a 0x2756 0x00 0x3e8>;
				phandle = <0x512>;
			};

			adsp_tbu@0x1519d000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x1519d000 0x1000 0x15182230 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x1800 0x400>;
				qcom,regulator-names = "vdd";
				vdd-supply = <0x234>;
				qcom,msm-bus,name = "apps_smmu";
				qcom,msm-bus,num-cases = <0x02>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-paths = <0x01>;
				qcom,msm-bus,vectors-KBps = <0xa1 0x273 0x00 0x00 0xa1 0x273 0x00 0x3e8>;
				phandle = <0x513>;
			};

			anoc_1_pcie_tbu@0x151a1000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x151a1000 0x1000 0x15182238 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x1c00 0x400>;
				qcom,opt-out-tbu-halting;
				qcom,regulator-names = "vdd";
				vdd-supply = <0x235>;
				clock-names = "gcc_aggre_noc_pcie_tbu_clk";
				clocks = <0x1b 0x00>;
				qcom,msm-bus,name = "apps_smmu";
				qcom,msm-bus,num-cases = <0x02>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-paths = <0x01>;
				qcom,msm-bus,vectors-KBps = <0xa1 0x273 0x00 0x00 0xa1 0x273 0x00 0x3e8>;
				phandle = <0x514>;
			};

			mnoc_sf_0_tbu@0x151a5000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x151a5000 0x1000 0x15182240 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x2000 0x400>;
				qcom,regulator-names = "vdd";
				vdd-supply = <0x236>;
				qcom,msm-bus,name = "mnoc_sf_0_tbu";
				qcom,msm-bus,num-cases = <0x02>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-paths = <0x01>;
				qcom,msm-bus,vectors-KBps = <0x89 0x304 0x00 0x00 0x89 0x304 0x00 0x3e8>;
				phandle = <0x515>;
			};
		};

		kgsl_iommu_test_device {
			compatible = "iommu-debug-test";
			iommus = <0x237 0x07 0x00>;
		};

		kgsl_iommu_coherent_test_device {
			compatible = "iommu-debug-test";
			iommus = <0x237 0x09 0x00>;
			dma-coherent;
		};

		apps_iommu_test_device {
			compatible = "iommu-debug-test";
			iommus = <0x26 0x21 0x00>;
		};

		apps_iommu_coherent_test_device {
			compatible = "iommu-debug-test";
			iommus = <0x26 0x23 0x00>;
			dma-coherent;
		};

		qcom,qupv3_0_geni_se@8c0000 {
			compatible = "qcom,qupv3-geni-se";
			reg = <0x8c0000 0x6000>;
			qcom,bus-mas-id = <0x97>;
			qcom,bus-slv-id = <0x200>;
			qcom,iommu-s1-bypass;
			phandle = <0x23b>;

			qcom,iommu_qupv3_0_geni_se_cb {
				compatible = "qcom,qupv3-geni-se-cb";
				iommus = <0x26 0xc3 0x00>;
				phandle = <0x516>;
			};
		};

		i2c@880000 {
			compatible = "qcom,i2c-geni";
			reg = <0x880000 0x4000>;
			interrupts = <0x00 0x259 0x00>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x1b 0x51 0x1b 0x79 0x1b 0x7a>;
			dmas = <0x238 0x00 0x00 0x03 0x40 0x00 0x238 0x01 0x00 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x239>;
			pinctrl-1 = <0x23a>;
			qcom,wrapper-core = <0x23b>;
			status = "disabled";
			phandle = <0x517>;
		};

		i2c@884000 {
			compatible = "qcom,i2c-geni";
			reg = <0x884000 0x4000>;
			interrupts = <0x00 0x25a 0x00>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x1b 0x53 0x1b 0x79 0x1b 0x7a>;
			dmas = <0x238 0x00 0x01 0x03 0x40 0x00 0x238 0x01 0x01 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x23c>;
			pinctrl-1 = <0x23d>;
			qcom,wrapper-core = <0x23b>;
			status = "disabled";
			phandle = <0x518>;
		};

		i2c@888000 {
			compatible = "qcom,i2c-geni";
			reg = <0x888000 0x4000>;
			interrupts = <0x00 0x25b 0x00>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x1b 0x55 0x1b 0x79 0x1b 0x7a>;
			dmas = <0x238 0x00 0x02 0x03 0x40 0x00 0x238 0x01 0x02 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x23e>;
			pinctrl-1 = <0x23f>;
			qcom,wrapper-core = <0x23b>;
			status = "disabled";
			phandle = <0x519>;
		};

		i2c@88c000 {
			compatible = "qcom,i2c-geni";
			reg = <0x88c000 0x4000>;
			interrupts = <0x00 0x25c 0x00>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x1b 0x57 0x1b 0x79 0x1b 0x7a>;
			dmas = <0x238 0x00 0x03 0x03 0x40 0x00 0x238 0x01 0x03 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x240>;
			pinctrl-1 = <0x241>;
			qcom,wrapper-core = <0x23b>;
			status = "disabled";
			phandle = <0x51a>;
		};

		i2c@890000 {
			compatible = "qcom,i2c-geni";
			reg = <0x890000 0x4000>;
			interrupts = <0x00 0x25d 0x00>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x1b 0x59 0x1b 0x79 0x1b 0x7a>;
			dmas = <0x238 0x00 0x04 0x03 0x40 0x00 0x238 0x01 0x04 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x242>;
			pinctrl-1 = <0x243>;
			qcom,wrapper-core = <0x23b>;
			status = "ok";
			phandle = <0x51b>;

			fsa4480@42 {
				compatible = "qcom,fsa4480-i2c";
				reg = <0x42>;
				pinctrl-names = "default";
				pinctrl-0 = <0x244>;
				phandle = <0x51c>;
				status = "disabled";
			};

			qcom,smb1390@10 {
				compatible = "qcom,i2c-pmic";
				reg = <0x10>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				interrupt-parent = <0x32c>;
				interrupts = <0x02 0xc5 0x00 0x08>;
				interrupt_names = "smb1390";
				interrupt-controller;
				#interrupt-cells = <0x03>;
				qcom,periph-map = <0x10>;
				status = "ok";
				pinctrl-names = "default";
				pinctrl-0 = <0x624>;
				phandle = <0x626>;

				qcom,revid {
					compatible = "qcom,qpnp-revid";
					reg = <0x100>;
					phandle = <0x625>;
				};

				qcom,charge_pump {
					compatible = "qcom,smb1390-charger";
					qcom,pmic-revid = <0x625>;
					interrupt-parent = <0x626>;
					status = "ok";
					io-channels = <0x59b 0x0e>;
					io-channel-names = "cp_die_temp";
					phandle = <0x686>;

					qcom,core {
						interrupts = <0x10 0x00 0x03 0x10 0x01 0x03 0x10 0x02 0x03 0x10 0x03 0x03 0x10 0x04 0x03 0x10 0x05 0x01 0x10 0x06 0x01 0x10 0x07 0x01>;
						interrupt-names = "switcher-off-window\0switcher-off-fault\0tsd-fault\0irev-fault\0vph-ov-hard\0vph-ov-soft\0ilim\0temp-alarm";
					};
				};
			};

			tas2557@4c {
				compatible = "ti,tas2557";
				reg = <0x4c>;
				ti,irq-gpio = <0x37 0x3c 0x00>;
				ti,i2s-bits = <0x10>;
				ti,bypass-tmax = <0x00>;
			};

			cs35l41@40 {
				#sound-dai-cells = <0x01>;
				compatible = "cirrus,cs35l41";
				cs,cdc-reset-gpio = <0x37 0x59 0x01>;
				reg = <0x40>;
				pinctrl-names = "cs35l41_irq_default";
				pinctrl-0 = <0x3c5>;
				interrupt-parent = <0x37>;
				interrupts = <0x0a 0x08>;
				cirrus,temp-warn_threshold = <0x03>;
				cirrus,boost-peak-milliamp = <0xfa0>;
				cirrus,boost-ind-nanohenry = <0x3e8>;
				cirrus,boost-cap-microfarad = <0x0f>;

				cirrus,gpio-config2 {
					cirrus,gpio-src-select = <0x04>;
					cirrus,gpio-output-enable;
				};
			};

			idtp9220@3b {
				compatible = "idt,p9220";
				reg = <0x3b>;
				idt,irq = <0x37 0x5a 0x00>;
				idt,enable = <0x37 0x68 0x00>;
				idt,wpc-det = <0x604 0x07 0x00>;
				pinctrl-names = "default\0idt_active\0idt_suspend";
				pinctrl-0 = <0x62c>;
				pinctrl-1 = <0x62d 0x62e>;
				pinctrl-2 = <0x62f 0x630>;
				phandle = <0x688>;
			};

			aqt1000-i2c-codec@d {
				status = "disabled";
				compatible = "qcom,aqt1000-i2c-codec";
				reg = <0x0d>;
				clock-names = "aqt_clk";
				clocks = <0x657>;
				interrupt-controller;
				#interrupt-cells = <0x01>;
				interrupt-parent = <0x37>;
				qcom,gpio-connect = <0x37 0x7d 0x00>;
				pinctrl-names = "default";
				pinctrl-0 = <0x39b>;
				cdc-vdd-rxtx-supply = <0x450>;
				qcom,cdc-vdd-rxtx-voltage = <0x1b7740 0x1b7740>;
				qcom,cdc-vdd-rxtx-current = <0x8214>;
				cdc-vdd-buck-supply = <0x450>;
				qcom,cdc-vdd-buck-voltage = <0x1b7740 0x1b7740>;
				qcom,cdc-vdd-buck-current = <0x9eb10>;
				cdc-vdd-vbat-supply = <0x468>;
				qcom,cdc-vdd-vbat-voltage = <0x325aa0 0x325aa0>;
				qcom,cdc-vdd-vbat-current = <0x1388>;
				qcom,cdc-static-supplies = "cdc-vdd-rxtx\0cdc-vdd-buck\0cdc-vdd-vbat";
				qcom,cdc-ext-clk-rate = <0x124f800>;
				qcom,cdc-mclk-clk-rate = <0x927c00>;
				qcom,cdc-micbias1-mv = <0x708>;
				phandle = <0x68f>;
			};
		};

		i2c@894000 {
			compatible = "qcom,i2c-geni";
			reg = <0x894000 0x4000>;
			interrupts = <0x00 0x25e 0x00>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x1b 0x5b 0x1b 0x79 0x1b 0x7a>;
			dmas = <0x238 0x00 0x05 0x03 0x40 0x00 0x238 0x01 0x05 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x245>;
			pinctrl-1 = <0x246>;
			qcom,wrapper-core = <0x23b>;
			status = "disabled";
			phandle = <0x51d>;
		};

		i2c@898000 {
			compatible = "qcom,i2c-geni";
			reg = <0x898000 0x4000>;
			interrupts = <0x00 0x25f 0x00>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x1b 0x5d 0x1b 0x79 0x1b 0x7a>;
			dmas = <0x238 0x00 0x06 0x03 0x40 0x00 0x238 0x01 0x06 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x247>;
			pinctrl-1 = <0x248>;
			qcom,wrapper-core = <0x23b>;
			status = "disabled";
			phandle = <0x51e>;
		};

		i2c@89c000 {
			compatible = "qcom,i2c-geni";
			reg = <0x89c000 0x4000>;
			interrupts = <0x00 0x260 0x00>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x1b 0x5f 0x1b 0x79 0x1b 0x7a>;
			dmas = <0x238 0x00 0x07 0x03 0x40 0x00 0x238 0x01 0x07 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x249>;
			pinctrl-1 = <0x24a>;
			qcom,wrapper-core = <0x23b>;
			status = "disabled";
			phandle = <0x51f>;
		};

		spi@880000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0x880000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x1b 0x51 0x1b 0x79 0x1b 0x7a>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x24b>;
			pinctrl-1 = <0x24c>;
			interrupts = <0x00 0x259 0x00>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x23b>;
			dmas = <0x238 0x00 0x00 0x01 0x40 0x00 0x238 0x01 0x00 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			status = "disabled";
			phandle = <0x520>;
		};

		spi@884000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0x884000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x1b 0x53 0x1b 0x79 0x1b 0x7a>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x24d>;
			pinctrl-1 = <0x24e>;
			interrupts = <0x00 0x25a 0x00>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x23b>;
			dmas = <0x238 0x00 0x01 0x01 0x40 0x00 0x238 0x01 0x01 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			status = "ok";
			phandle = <0x521>;

			irled@0 {
				compatible = "ir-spi";
				reg = <0x00>;
				status = "ok";
				spi-max-frequency = <0x124f800>;
			};
		};

		spi@888000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0x888000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x1b 0x55 0x1b 0x79 0x1b 0x7a>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x24f>;
			pinctrl-1 = <0x250>;
			interrupts = <0x00 0x25b 0x00>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x23b>;
			dmas = <0x238 0x00 0x02 0x01 0x40 0x00 0x238 0x01 0x02 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			status = "disabled";
			phandle = <0x522>;
		};

		spi@88c000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0x88c000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x1b 0x57 0x1b 0x79 0x1b 0x7a>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x251>;
			pinctrl-1 = <0x252 0x253>;
			interrupts = <0x00 0x25c 0x00>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x23b>;
			dmas = <0x238 0x00 0x03 0x01 0x40 0x00 0x238 0x01 0x03 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			status = "ok";
			phandle = <0x523>;
		};

		spi@890000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0x890000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x1b 0x59 0x1b 0x79 0x1b 0x7a>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x254>;
			pinctrl-1 = <0x255>;
			interrupts = <0x00 0x25d 0x00>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x23b>;
			dmas = <0x238 0x00 0x04 0x01 0x40 0x00 0x238 0x01 0x04 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			status = "disabled";
			phandle = <0x524>;
		};

		spi@894000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0x894000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x1b 0x5b 0x1b 0x79 0x1b 0x7a>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x256>;
			pinctrl-1 = <0x257>;
			interrupts = <0x00 0x25e 0x00>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x23b>;
			dmas = <0x238 0x00 0x05 0x01 0x40 0x00 0x238 0x01 0x05 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			status = "disabled";
			phandle = <0x525>;
		};

		spi@898000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0x898000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x1b 0x5d 0x1b 0x79 0x1b 0x7a>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x258>;
			pinctrl-1 = <0x259>;
			interrupts = <0x00 0x25f 0x00>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x23b>;
			dmas = <0x238 0x00 0x06 0x01 0x40 0x00 0x238 0x01 0x06 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			status = "disabled";
			phandle = <0x526>;
		};

		spi@89c000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0x89c000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x1b 0x5f 0x1b 0x79 0x1b 0x7a>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x25a>;
			pinctrl-1 = <0x25b>;
			interrupts = <0x00 0x260 0x00>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x23b>;
			dmas = <0x238 0x00 0x07 0x01 0x40 0x00 0x238 0x01 0x07 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			status = "disabled";
			phandle = <0x527>;
		};

		qcom,qupv3_1_geni_se@ac0000 {
			compatible = "qcom,qupv3-geni-se";
			reg = <0xac0000 0x6000>;
			qcom,bus-mas-id = <0x98>;
			qcom,bus-slv-id = <0x200>;
			qcom,iommu-s1-bypass;
			phandle = <0x25e>;

			qcom,iommu_qupv3_1_geni_se_cb {
				compatible = "qcom,qupv3-geni-se-cb";
				iommus = <0x26 0x603 0x00>;
				phandle = <0x528>;
			};
		};

		qcom,qup_uart@0xa90000 {
			compatible = "qcom,msm-geni-console";
			reg = <0xa90000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x1b 0x69 0x1b 0x7b 0x1b 0x7c>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x25c>;
			pinctrl-1 = <0x25d>;
			interrupts = <0x00 0x165 0x00>;
			qcom,wrapper-core = <0x25e>;
			status = "ok";
			phandle = <0x529>;
		};

		qcom,qup_uart@0xc8c000 {
			compatible = "qcom,msm-geni-serial-hs";
			reg = <0xc8c000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x1b 0x73 0x1b 0x7d 0x1b 0x7e>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x25f 0x260 0x261>;
			pinctrl-1 = <0x25f 0x260 0x261>;
			interrupts-extended = <0x01 0x00 0x249 0x00 0x37 0x2e 0x00>;
			qcom,wrapper-core = <0x262>;
			qcom,wakeup-byte = <0xfd>;
			status = "ok";
			phandle = <0x52a>;
		};

		i2c@a80000 {
			compatible = "qcom,i2c-geni";
			reg = <0xa80000 0x4000>;
			interrupts = <0x00 0x161 0x00>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x1b 0x61 0x1b 0x7b 0x1b 0x7c>;
			dmas = <0x263 0x00 0x00 0x03 0x40 0x00 0x263 0x01 0x00 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x264>;
			pinctrl-1 = <0x265>;
			qcom,wrapper-core = <0x25e>;
			status = "disabled";
			phandle = <0x52b>;
		};

		i2c@a84000 {
			compatible = "qcom,i2c-geni";
			reg = <0xa84000 0x4000>;
			interrupts = <0x00 0x162 0x00>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x1b 0x63 0x1b 0x7b 0x1b 0x7c>;
			dmas = <0x263 0x00 0x01 0x03 0x40 0x00 0x263 0x01 0x01 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x266>;
			pinctrl-1 = <0x267>;
			qcom,wrapper-core = <0x25e>;
			status = "ok";
			phandle = <0x52c>;

			nq@28 {
				compatible = "qcom,nq-nci";
				reg = <0x28>;
				qcom,nq-irq = <0x37 0x2f 0x00>;
				qcom,nq-ven = <0x37 0x67 0x00>;
				qcom,nq-firm = <0x37 0x30 0x00>;
				qcom,nq-clkreq = <0x37 0x71 0x00>;
				interrupt-parent = <0x37>;
				interrupts = <0x2f 0x00>;
				interrupt-names = "nfc_irq";
				pinctrl-names = "nfc_active\0nfc_suspend";
				pinctrl-0 = <0x606 0x607 0x608>;
				pinctrl-1 = <0x609 0x60a 0x60b>;
			};
		};

		i2c@a88000 {
			compatible = "qcom,i2c-geni";
			reg = <0xa88000 0x4000>;
			interrupts = <0x00 0x163 0x00>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x1b 0x65 0x1b 0x7b 0x1b 0x7c>;
			dmas = <0x263 0x00 0x02 0x03 0x40 0x00 0x263 0x01 0x02 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x268>;
			pinctrl-1 = <0x269>;
			qcom,wrapper-core = <0x25e>;
			status = "disabled";
			phandle = <0x52d>;
		};

		i2c@a8c000 {
			compatible = "qcom,i2c-geni";
			reg = <0xa8c000 0x4000>;
			interrupts = <0x00 0x164 0x00>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x1b 0x67 0x1b 0x7b 0x1b 0x7c>;
			dmas = <0x263 0x00 0x03 0x03 0x40 0x00 0x263 0x01 0x03 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x26a>;
			pinctrl-1 = <0x26b>;
			qcom,wrapper-core = <0x25e>;
			status = "disabled";
			phandle = <0x52e>;
		};

		i2c@a90000 {
			compatible = "qcom,i2c-geni";
			reg = <0xa90000 0x4000>;
			interrupts = <0x00 0x165 0x00>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x1b 0x69 0x1b 0x7b 0x1b 0x7c>;
			dmas = <0x263 0x00 0x04 0x03 0x40 0x00 0x263 0x01 0x04 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x26c>;
			pinctrl-1 = <0x26d>;
			qcom,wrapper-core = <0x25e>;
			status = "disabled";
			phandle = <0x52f>;
		};

		i2c@c8c000 {
			compatible = "qcom,i2c-geni";
			reg = <0xc8c000 0x4000>;
			interrupts = <0x00 0x249 0x00>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x1b 0x73 0x1b 0x7d 0x1b 0x7e>;
			dmas = <0x26e 0x00 0x03 0x03 0x40 0x00 0x26e 0x01 0x03 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x26f>;
			pinctrl-1 = <0x270>;
			qcom,wrapper-core = <0x262>;
			status = "disabled";
			phandle = <0x530>;
		};

		spi@a80000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0xa80000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x1b 0x61 0x1b 0x7b 0x1b 0x7c>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x271>;
			pinctrl-1 = <0x271>;
			interrupts = <0x00 0x161 0x00>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x25e>;
			dmas = <0x263 0x00 0x00 0x01 0x40 0x00 0x263 0x01 0x00 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			status = "disabled";
			phandle = <0x531>;
		};

		spi@a84000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0xa84000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x1b 0x63 0x1b 0x7b 0x1b 0x7c>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x272>;
			pinctrl-1 = <0x273>;
			interrupts = <0x00 0x162 0x00>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x25e>;
			dmas = <0x263 0x00 0x01 0x01 0x40 0x00 0x263 0x01 0x01 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			status = "disabled";
			phandle = <0x532>;
		};

		spi@a88000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0xa88000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x1b 0x65 0x1b 0x7b 0x1b 0x7c>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x274>;
			pinctrl-1 = <0x275>;
			interrupts = <0x00 0x163 0x00>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x25e>;
			dmas = <0x263 0x00 0x02 0x01 0x40 0x00 0x263 0x01 0x02 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			status = "disabled";
			phandle = <0x533>;
		};

		spi@a8c000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0xa8c000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x1b 0x67 0x1b 0x7b 0x1b 0x7c>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x276>;
			pinctrl-1 = <0x277>;
			interrupts = <0x00 0x164 0x00>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x25e>;
			dmas = <0x263 0x00 0x03 0x01 0x40 0x00 0x263 0x01 0x03 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			status = "disabled";
			phandle = <0x534>;
		};

		spi@a90000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0xa90000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x1b 0x69 0x1b 0x7b 0x1b 0x7c>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x278>;
			pinctrl-1 = <0x279>;
			interrupts = <0x00 0x165 0x00>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x25e>;
			dmas = <0x263 0x00 0x04 0x01 0x40 0x00 0x263 0x01 0x04 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			status = "disabled";
			phandle = <0x535>;
		};

		spi@c8c000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0xc8c000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x1b 0x73 0x1b 0x7d 0x1b 0x7e>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x27a>;
			pinctrl-1 = <0x27b>;
			interrupts = <0x00 0x249 0x00>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x25e>;
			dmas = <0x26e 0x00 0x03 0x01 0x40 0x00 0x26e 0x01 0x03 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			status = "disabled";
			phandle = <0x536>;
		};

		qcom,qupv3_2_geni_se@cc0000 {
			compatible = "qcom,qupv3-geni-se";
			reg = <0xcc0000 0x6000>;
			qcom,bus-mas-id = <0x99>;
			qcom,bus-slv-id = <0x200>;
			qcom,iommu-s1-bypass;
			phandle = <0x262>;

			qcom,iommu_qupv3_2_geni_se_cb {
				compatible = "qcom,qupv3-geni-se-cb";
				iommus = <0x26 0x7a3 0x00>;
				phandle = <0x537>;
			};
		};

		i2c@0xc90000 {
			compatible = "qcom,i2c-geni";
			reg = <0xc90000 0x4000>;
			interrupts = <0x00 0x24a 0x00>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x1b 0x75 0x1b 0x7d 0x1b 0x7e>;
			dmas = <0x26e 0x00 0x04 0x03 0x40 0x00 0x26e 0x01 0x04 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x27c>;
			pinctrl-1 = <0x27d>;
			qcom,wrapper-core = <0x262>;
			status = "disabled";
			phandle = <0x538>;
		};

		i2c@0xc94000 {
			compatible = "qcom,i2c-geni";
			reg = <0xc94000 0x4000>;
			interrupts = <0x00 0x24b 0x00>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x1b 0x77 0x1b 0x7d 0x1b 0x7e>;
			dmas = <0x26e 0x00 0x05 0x03 0x40 0x00 0x26e 0x01 0x05 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x27e>;
			pinctrl-1 = <0x27f>;
			qcom,wrapper-core = <0x262>;
			status = "disabled";
			phandle = <0x539>;
		};

		i2c@0xa94000 {
			compatible = "qcom,i2c-geni";
			reg = <0xa94000 0x4000>;
			interrupts = <0x00 0x166 0x00>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x1b 0x6b 0x1b 0x7b 0x1b 0x7c>;
			dmas = <0x26e 0x00 0x05 0x03 0x40 0x00 0x26e 0x01 0x05 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x280>;
			pinctrl-1 = <0x281>;
			qcom,wrapper-core = <0x25e>;
			status = "disabled";
			phandle = <0x53a>;
		};

		i2c@0xc80000 {
			compatible = "qcom,i2c-geni";
			reg = <0xc80000 0x4000>;
			interrupts = <0x00 0x175 0x00>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x1b 0x6d 0x1b 0x7d 0x1b 0x7e>;
			dmas = <0x26e 0x00 0x00 0x03 0x40 0x00 0x26e 0x01 0x00 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x282>;
			pinctrl-1 = <0x283>;
			qcom,wrapper-core = <0x262>;
			status = "ok";
			phandle = <0x53b>;

			fts@49 {
				compatible = "st,fts";
				reg = <0x49>;
				interrupt-parent = <0x37>;
				interrupts = <0x7a 0x2008>;
				pinctrl-names = "pmx_ts_active\0pmx_ts_suspend";
				pinctrl-0 = <0x628>;
				pinctrl-1 = <0x629 0x62a>;
				vdd-supply = <0x62b>;
				avdd-supply = <0x460>;
				fts,pwr-reg-name = "avdd";
				fts,bus-reg-name = "vdd";
				fts,irq-gpio = <0x37 0x7a 0x2008>;
				fts,irq-gpio-name = "fts_irq";
				fts,reset-gpio-enable;
				fts,reset-gpio = <0x37 0x0c 0x00>;
				fts,reset-gpio-name = "fts_rst";
				fts,irq-flags = <0x2008>;
				fts,x-max = <0x438>;
				fts,y-max = <0x924>;
				fts,default-fw-name = "st_fts_f1.ftb";
				fts,config-array-size = <0x01>;
				fts,dump-click-count;

				fts,cfg_0 {
					fts,tp-vendor = <0x48>;
					fts,fw-name = "st_fts_f1.ftb";
					fts,limit-name = "stm_fts_production_limits.csv";
					fts,clicknum-file-name = "fts+sdc";
				};
			};
		};

		i2c@0xc84000 {
			compatible = "qcom,i2c-geni";
			reg = <0xc84000 0x4000>;
			interrupts = <0x00 0x247 0x00>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x1b 0x6f 0x1b 0x7d 0x1b 0x7e>;
			dmas = <0x26e 0x00 0x01 0x03 0x40 0x00 0x26e 0x01 0x01 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x284>;
			pinctrl-1 = <0x285>;
			qcom,wrapper-core = <0x262>;
			status = "disabled";
			phandle = <0x53c>;
		};

		i2c@0xc88000 {
			compatible = "qcom,i2c-geni";
			reg = <0xc88000 0x4000>;
			interrupts = <0x00 0x248 0x00>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x1b 0x71 0x1b 0x7d 0x1b 0x7e>;
			dmas = <0x26e 0x00 0x02 0x03 0x40 0x00 0x26e 0x01 0x02 0x03 0x40 0x00>;
			dma-names = "tx\0rx";
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x286>;
			pinctrl-1 = <0x287>;
			qcom,wrapper-core = <0x262>;
			status = "disabled";
			phandle = <0x53d>;
		};

		spi@c90000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0xc90000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x1b 0x77 0x1b 0x7d 0x1b 0x7e>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x288>;
			pinctrl-1 = <0x289>;
			interrupts = <0x00 0x24b 0x00>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x262>;
			dmas = <0x26e 0x00 0x05 0x01 0x40 0x00 0x26e 0x01 0x05 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			status = "disabled";
			phandle = <0x53e>;
		};

		spi@a94000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0xa94000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x1b 0x6b 0x1b 0x7b 0x1b 0x7c>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x28a>;
			pinctrl-1 = <0x28b>;
			interrupts = <0x00 0x166 0x00>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x25e>;
			dmas = <0x263 0x00 0x05 0x01 0x40 0x00 0x263 0x01 0x05 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			status = "disabled";
			phandle = <0x53f>;
		};

		spi@c80000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0xc80000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x1b 0x6d 0x1b 0x7d 0x1b 0x7e>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x28c>;
			pinctrl-1 = <0x28d>;
			interrupts = <0x00 0x175 0x00>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x262>;
			dmas = <0x26e 0x00 0x00 0x01 0x40 0x00 0x26e 0x01 0x00 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			status = "disabled";
			phandle = <0x540>;
		};

		spi@c84000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0xc84000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x1b 0x6f 0x1b 0x7d 0x1b 0x7e>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x28e>;
			pinctrl-1 = <0x28f>;
			interrupts = <0x00 0x247 0x00>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x262>;
			dmas = <0x26e 0x00 0x01 0x01 0x40 0x00 0x26e 0x01 0x01 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			status = "disabled";
			phandle = <0x541>;
		};

		spi@c88000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0xc88000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x1b 0x71 0x1b 0x7d 0x1b 0x7e>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x290>;
			pinctrl-1 = <0x291>;
			interrupts = <0x00 0x248 0x00>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x262>;
			dmas = <0x26e 0x00 0x02 0x01 0x40 0x00 0x26e 0x01 0x02 0x01 0x40 0x00>;
			dma-names = "tx\0rx";
			status = "disabled";
			phandle = <0x542>;
		};

		qcom,qupv3_3_geni_se@26c0000 {
			compatible = "qcom,qupv3-geni-se";
			reg = <0x26c0000 0x6000>;
			qcom,bus-mas-id = <0xaa>;
			qcom,bus-slv-id = <0x200>;
			qcom,iommu-s1-bypass;
			phandle = <0x295>;

			qcom,iommu_qupv3_3_geni_se_cb {
				compatible = "qcom,qupv3-geni-se-cb";
				iommus = <0x26 0x4e3 0x00>;
				phandle = <0x543>;
			};
		};

		i2c@2680000 {
			compatible = "qcom,i2c-geni";
			reg = <0x2680000 0x4000>;
			interrupts = <0x00 0x1ba 0x00>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x292 0x07 0x292 0x05 0x292 0x06>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x293>;
			pinctrl-1 = <0x294>;
			qcom,wrapper-core = <0x295>;
			status = "disabled";
			phandle = <0x544>;
		};

		i2c@2684000 {
			compatible = "qcom,i2c-geni";
			reg = <0x2684000 0x4000>;
			interrupts = <0x00 0x1bb 0x00>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x292 0x09 0x292 0x05 0x292 0x06>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x296>;
			pinctrl-1 = <0x297>;
			qcom,wrapper-core = <0x295>;
			status = "disabled";
			phandle = <0x545>;
		};

		i2c@2688000 {
			compatible = "qcom,i2c-geni";
			reg = <0x2688000 0x4000>;
			interrupts = <0x00 0x1bc 0x00>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x292 0x0b 0x292 0x05 0x292 0x06>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x298>;
			pinctrl-1 = <0x299>;
			qcom,wrapper-core = <0x295>;
			status = "disabled";
			phandle = <0x546>;
		};

		i2c@268c000 {
			compatible = "qcom,i2c-geni";
			reg = <0x268c000 0x4000>;
			interrupts = <0x00 0x1bd 0x00>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x292 0x0d 0x292 0x05 0x292 0x06>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x29a>;
			pinctrl-1 = <0x29b>;
			qcom,wrapper-core = <0x295>;
			status = "disabled";
			phandle = <0x547>;
		};

		spi@2684000 {
			compatible = "qcom,spi-geni";
			reg = <0x2684000 0x4000>;
			reg-names = "se_phys";
			interrupts = <0x00 0x1bb 0x00>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x292 0x09 0x292 0x05 0x292 0x06>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x29c>;
			pinctrl-1 = <0x29d>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x295>;
			status = "disabled";
			phandle = <0x548>;
		};

		spi@2688000 {
			compatible = "qcom,spi-geni";
			reg = <0x2688000 0x4000>;
			reg-names = "se_phys";
			interrupts = <0x00 0x1bc 0x00>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk\0m-ahb\0s-ahb";
			clocks = <0x292 0x0b 0x292 0x05 0x292 0x06>;
			pinctrl-names = "default\0sleep";
			pinctrl-0 = <0x29e>;
			pinctrl-1 = <0x29f>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x295>;
			status = "disabled";
			phandle = <0x549>;
		};

		qcom,msm_npu@9800000 {
			compatible = "qcom,msm-npu";
			status = "ok";
			reg = <0x9800000 0x40000 0x9900000 0x10000 0x9960200 0x600>;
			reg-names = "tcm\0core\0bwmon";
			interrupts = <0x00 0x16c 0x01 0x00 0x16e 0x01 0x00 0x170 0x04>;
			interrupt-names = "error_irq\0wdg_bite_irq\0ipc_irq";
			iommus = <0x26 0x1081 0x400>;
			cache-slice-names = "npu";
			cache-slices = <0x29 0x17>;
			clocks = <0x43 0x00 0x1b 0x2a 0x1b 0x2f 0x70 0x00 0x70 0x04 0x70 0x03 0x70 0x07 0x70 0x06 0x70 0x0a 0x70 0x0c 0x70 0x08 0x70 0x09 0x70 0x0d 0x70 0x0e 0x70 0x14 0x70 0x15 0x70 0x02 0x70 0x0f 0x70 0x01 0x70 0x16>;
			clock-names = "qdss_clk\0at_clk\0trig_clk\0armwic_core_clk\0cal_dp_clk\0cal_dp_cdc_clk\0conf_noc_ahb_clk\0comp_noc_axi_clk\0npu_core_clk\0npu_core_cti_clk\0npu_core_apb_clk\0npu_core_atb_clk\0npu_cpc_clk\0npu_cpc_timer_clk\0qtimer_core_clk\0sleep_clk\0bwmon_clk\0perf_cnt_clk\0bto_core_clk\0xo_clk";
			vdd-supply = <0x69>;
			vdd_cx-supply = <0x20>;
			qcom,proxy-reg-names = "vdd\0vdd_cx";
			qcom,vdd_cx-uV-uA = <0x181 0x186a0>;
			mboxes = <0x1f 0x00>;
			mbox-names = "aop";
			#cooling-cells = <0x02>;
			qcom,npubw-dev = <0x4a>;
			qcom,npu-cxlimit-enable;
			phandle = <0xce>;

			qcom,npu-pwrlevels {
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				compatible = "qcom,npu-pwrlevels";
				initial-pwrlevel = <0x05>;

				qcom,npu-pwrlevel@0 {
					reg = <0x00>;
					vreg = <0x01>;
					clk-freq = <0x00 0x00 0x00 0x5f5e100 0x11e1a300 0x11e1a300 0x124f800 0x8f0d180 0x5f5e100 0x23c3460 0x124f800 0x3938700 0x5f5e100 0x124f800 0x124f800 0x00 0x124f800 0x11e1a300 0x124f800 0x124f800>;
				};

				qcom,npu-pwrlevel@1 {
					reg = <0x01>;
					vreg = <0x02>;
					clk-freq = <0x00 0x00 0x00 0x8f0d180 0x17d78400 0x17d78400 0x23c3460 0xbebc200 0x8f0d180 0x47868c0 0x124f800 0x7270e00 0x8f0d180 0x124f800 0x124f800 0x00 0x124f800 0x17d78400 0x124f800 0x124f800>;
				};

				qcom,npu-pwrlevel@2 {
					reg = <0x02>;
					vreg = <0x03>;
					clk-freq = <0x00 0x00 0x00 0xbebc200 0x1d0707c0 0x1d0707c0 0x23c3460 0x11e1a300 0xbebc200 0x8f0d180 0x124f800 0xe4e1c00 0xbebc200 0x124f800 0x124f800 0x00 0x124f800 0x1d0707c0 0x124f800 0x124f800>;
				};

				qcom,npu-pwrlevel@3 {
					reg = <0x03>;
					vreg = <0x04>;
					clk-freq = <0x00 0x00 0x00 0x11e1a300 0x26dcbb00 0x26dcbb00 0x47868c0 0x18054ac0 0x11e1a300 0x8f0d180 0x124f800 0xe4e1c00 0x11e1a300 0x124f800 0x124f800 0x00 0x124f800 0x26dcbb00 0x124f800 0x124f800>;
				};

				qcom,npu-pwrlevel@4 {
					reg = <0x04>;
					vreg = <0x06>;
					clk-freq = <0x00 0x00 0x00 0x17d78400 0x3056e0c0 0x3056e0c0 0x47868c0 0x1fc4ef40 0x17d78400 0x8f0d180 0x124f800 0x11e1a300 0x17d78400 0x124f800 0x124f800 0x00 0x124f800 0x3056e0c0 0x124f800 0x124f800>;
				};

				qcom,npu-pwrlevel@5 {
					reg = <0x05>;
					vreg = <0x07>;
					clk-freq = <0x00 0x00 0x00 0x17d78400 0x361efb00 0x361efb00 0x47868c0 0x1fc4ef40 0x17d78400 0x8f0d180 0x124f800 0x11e1a300 0x17d78400 0x124f800 0x124f800 0x00 0x124f800 0x361efb00 0x124f800 0x124f800>;
				};
			};
		};

		qcom,lpm-levels {
			compatible = "qcom,lpm-levels";
			qcom,use-psci;
			#address-cells = <0x01>;
			#size-cells = <0x00>;

			qcom,pm-cluster@0 {
				reg = <0x00>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				label = "L3";
				qcom,clstr-tmr-add = <0x3e8>;
				qcom,psci-mode-shift = <0x04>;
				qcom,psci-mode-mask = <0xfff>;

				qcom,pm-cluster-level@0 {
					reg = <0x00>;
					label = "l3-wfi";
					qcom,psci-mode = <0x01>;
					qcom,entry-latency-us = <0x30>;
					qcom,exit-latency-us = <0x33>;
					qcom,min-residency-us = <0x63>;
				};

				qcom,pm-cluster-level@1 {
					reg = <0x01>;
					label = "llcc-off";
					qcom,psci-mode = <0xc24>;
					qcom,entry-latency-us = <0xcbf>;
					qcom,exit-latency-us = <0x19a2>;
					qcom,min-residency-us = <0x2703>;
					qcom,min-child-idx = <0x01>;
					qcom,is-reset;
					qcom,notify-rpm;
				};

				qcom,pm-cpu@0 {
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					qcom,psci-mode-shift = <0x00>;
					qcom,psci-mode-mask = <0x0f>;
					qcom,ref-stddev = <0x1f4>;
					qcom,tmr-add = <0x3e8>;
					qcom,ref-premature-cnt = <0x01>;
					qcom,cpu = <0x13 0x14 0x15 0x16>;

					qcom,pm-cpu-level@0 {
						reg = <0x00>;
						label = "wfi";
						qcom,psci-cpu-mode = <0x01>;
						qcom,entry-latency-us = <0x39>;
						qcom,exit-latency-us = <0x2b>;
						qcom,min-residency-us = <0x64>;
					};

					qcom,pm-cpu-level@1 {
						reg = <0x01>;
						label = "rail-pc";
						qcom,psci-cpu-mode = <0x04>;
						qcom,entry-latency-us = <0x163>;
						qcom,exit-latency-us = <0x38d>;
						qcom,min-residency-us = <0xf5e>;
						qcom,is-reset;
						qcom,use-broadcast-timer;
					};
				};

				qcom,pm-cpu@1 {
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					qcom,psci-mode-shift = <0x00>;
					qcom,psci-mode-mask = <0x0f>;
					qcom,cpu = <0x17 0x18 0x19 0x1a>;

					qcom,pm-cpu-level@0 {
						reg = <0x00>;
						label = "wfi";
						qcom,psci-cpu-mode = <0x01>;
						qcom,entry-latency-us = <0x39>;
						qcom,exit-latency-us = <0x2b>;
						qcom,min-residency-us = <0x53>;
					};

					qcom,pm-cpu-level@1 {
						reg = <0x01>;
						label = "rail-pc";
						qcom,psci-cpu-mode = <0x04>;
						qcom,entry-latency-us = <0xf1>;
						qcom,exit-latency-us = <0x5b5>;
						qcom,min-residency-us = <0x1188>;
						qcom,is-reset;
						qcom,use-broadcast-timer;
					};
				};
			};
		};

		qcom,rpm-stats@c300000 {
			compatible = "qcom,rpm-stats";
			reg = <0xc300000 0x1000 0xc3f0004 0x04>;
			reg-names = "phys_addr_base\0offset_addr";
			qcom,num-records = <0x03>;
		};

		qcom,rpmh-master-stats@b221200 {
			compatible = "qcom,rpmh-master-stats-v1";
			reg = <0xb221200 0x60>;
		};

		qcom,msm-pcm {
			compatible = "qcom,msm-pcm-dsp";
			qcom,msm-pcm-dsp-id = <0x00>;
			phandle = <0x2a0>;
		};

		qcom,msm-pcm-routing {
			compatible = "qcom,msm-pcm-routing";
			phandle = <0x2aa>;
		};

		qcom,msm-compr-dsp {
			compatible = "qcom,msm-compr-dsp";
			phandle = <0x2ab>;
		};

		qcom,msm-pcm-low-latency {
			compatible = "qcom,msm-pcm-dsp";
			qcom,msm-pcm-dsp-id = <0x01>;
			qcom,msm-pcm-low-latency;
			qcom,latency-level = "regular";
			phandle = <0x2a1>;
		};

		qcom,msm-ultra-low-latency {
			compatible = "qcom,msm-pcm-dsp";
			qcom,msm-pcm-dsp-id = <0x02>;
			qcom,msm-pcm-low-latency;
			qcom,latency-level = "ultra";
			phandle = <0x2a2>;
		};

		qcom,msm-pcm-dsp-noirq {
			compatible = "qcom,msm-pcm-dsp-noirq";
			qcom,msm-pcm-low-latency;
			qcom,latency-level = "ultra";
			phandle = <0x2ac>;
		};

		qcom,msm-transcode-loopback {
			compatible = "qcom,msm-transcode-loopback";
			phandle = <0x54a>;
		};

		qcom,msm-compress-dsp {
			compatible = "qcom,msm-compress-dsp";
			phandle = <0x2a6>;
		};

		qcom,msm-voip-dsp {
			compatible = "qcom,msm-voip-dsp";
			phandle = <0x2a3>;
		};

		qcom,msm-pcm-voice {
			compatible = "qcom,msm-pcm-voice";
			qcom,destroy-cvd;
			phandle = <0x2a4>;
		};

		qcom,msm-stub-codec {
			compatible = "qcom,msm-stub-codec";
			phandle = <0x54b>;
		};

		qcom,msm-dai-fe {
			compatible = "qcom,msm-dai-fe";
		};

		qcom,msm-pcm-afe {
			compatible = "qcom,msm-pcm-afe";
			phandle = <0x2a8>;
		};

		qcom,msm-dai-q6-hdmi {
			compatible = "qcom,msm-dai-q6-hdmi";
			qcom,msm-dai-q6-dev-id = <0x08>;
			phandle = <0x2ad>;
		};

		qcom,msm-dai-q6-dp {
			compatible = "qcom,msm-dai-q6-hdmi";
			qcom,msm-dai-q6-dev-id = <0x6020>;
			phandle = <0x2ae>;
		};

		qcom,msm-pcm-loopback {
			compatible = "qcom,msm-pcm-loopback";
			phandle = <0x2a5>;
		};

		qcom,msm-pcm-loopback-low-latency {
			compatible = "qcom,msm-pcm-loopback";
			qcom,msm-pcm-loopback-low-latency;
			phandle = <0x54c>;
		};

		qcom,msm-pcm-dtmf {
			compatible = "qcom,msm-pcm-dtmf";
			phandle = <0x54d>;
		};

		qcom,msm-dai-mi2s {
			compatible = "qcom,msm-dai-mi2s";
			phandle = <0x54e>;

			qcom,msm-dai-q6-mi2s-prim {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x00>;
				qcom,msm-mi2s-rx-lines = <0x03>;
				qcom,msm-mi2s-tx-lines = <0x00>;
				phandle = <0x2af>;
			};

			qcom,msm-dai-q6-mi2s-sec {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x01>;
				qcom,msm-mi2s-rx-lines = <0x01>;
				qcom,msm-mi2s-tx-lines = <0x00>;
				phandle = <0x2b0>;
			};

			qcom,msm-dai-q6-mi2s-tert {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x02>;
				qcom,msm-mi2s-rx-lines = <0x00>;
				qcom,msm-mi2s-tx-lines = <0x03>;
				phandle = <0x2b1>;
			};

			qcom,msm-dai-q6-mi2s-quat {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x03>;
				qcom,msm-mi2s-rx-lines = <0x01>;
				qcom,msm-mi2s-tx-lines = <0x02>;
				phandle = <0x2b2>;
			};

			qcom,msm-dai-q6-mi2s-quin {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x04>;
				qcom,msm-mi2s-rx-lines = <0x01>;
				qcom,msm-mi2s-tx-lines = <0x02>;
				phandle = <0x2b3>;
			};

			qcom,msm-dai-q6-mi2s-senary {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x06>;
				qcom,msm-mi2s-rx-lines = <0x00>;
				qcom,msm-mi2s-tx-lines = <0x03>;
				phandle = <0x54f>;
			};
		};

		qcom,msm-dai-cdc-dma {
			compatible = "qcom,msm-dai-cdc-dma";
			phandle = <0x550>;

			qcom,msm-dai-wsa-cdc-dma-0-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb000>;
				phandle = <0x551>;
			};

			qcom,msm-dai-wsa-cdc-dma-0-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb001>;
				phandle = <0x552>;
			};

			qcom,msm-dai-wsa-cdc-dma-1-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb002>;
				phandle = <0x553>;
			};

			qcom,msm-dai-wsa-cdc-dma-1-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb003>;
				phandle = <0x554>;
			};

			qcom,msm-dai-wsa-cdc-dma-2-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb005>;
				phandle = <0x555>;
			};

			qcom,msm-dai-va-cdc-dma-0-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb021>;
				phandle = <0x556>;
			};

			qcom,msm-dai-va-cdc-dma-1-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb023>;
				phandle = <0x557>;
			};

			qcom,msm-dai-rx-cdc-dma-0-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb030>;
				phandle = <0x558>;
			};

			qcom,msm-dai-rx-cdc-dma-1-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb032>;
				phandle = <0x559>;
			};

			qcom,msm-dai-rx-cdc-dma-2-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb034>;
				phandle = <0x55a>;
			};

			qcom,msm-dai-rx-cdc-dma-3-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb036>;
				phandle = <0x55b>;
			};

			qcom,msm-dai-rx-cdc-dma-4-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb038>;
				phandle = <0x55c>;
			};

			qcom,msm-dai-rx-cdc-dma-5-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb03a>;
				phandle = <0x55d>;
			};

			qcom,msm-dai-rx-cdc-dma-6-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb03c>;
				phandle = <0x55e>;
			};

			qcom,msm-dai-rx-cdc-dma-7-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb03e>;
				phandle = <0x55f>;
			};

			qcom,msm-dai-tx-cdc-dma-0-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb031>;
				phandle = <0x560>;
			};

			qcom,msm-dai-tx-cdc-dma-1-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb033>;
				phandle = <0x561>;
			};

			qcom,msm-dai-tx-cdc-dma-2-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb035>;
				phandle = <0x562>;
			};

			qcom,msm-dai-tx-cdc-dma-3-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb037>;
				phandle = <0x563>;
			};

			qcom,msm-dai-tx-cdc-dma-4-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb039>;
				phandle = <0x564>;
			};

			qcom,msm-dai-tx-cdc-dma-5-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb03b>;
				phandle = <0x565>;
			};
		};

		qcom,msm-lsm-client {
			compatible = "qcom,msm-lsm-client";
			phandle = <0x2a9>;
		};

		qcom,msm-dai-q6 {
			compatible = "qcom,msm-dai-q6";

			qcom,msm-dai-q6-sb-0-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4000>;
				phandle = <0x2b9>;
			};

			qcom,msm-dai-q6-sb-0-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4001>;
				phandle = <0x2ba>;
			};

			qcom,msm-dai-q6-sb-1-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4002>;
				phandle = <0x2bb>;
			};

			qcom,msm-dai-q6-sb-1-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4003>;
				phandle = <0x2bc>;
			};

			qcom,msm-dai-q6-sb-2-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4004>;
				phandle = <0x2bd>;
			};

			qcom,msm-dai-q6-sb-2-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4005>;
				phandle = <0x2be>;
			};

			qcom,msm-dai-q6-sb-3-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4006>;
				phandle = <0x2bf>;
			};

			qcom,msm-dai-q6-sb-3-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4007>;
				phandle = <0x2c0>;
			};

			qcom,msm-dai-q6-sb-4-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4008>;
				phandle = <0x2c1>;
			};

			qcom,msm-dai-q6-sb-4-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4009>;
				phandle = <0x2c2>;
			};

			qcom,msm-dai-q6-sb-5-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x400b>;
				phandle = <0x2c3>;
			};

			qcom,msm-dai-q6-sb-5-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x400a>;
				phandle = <0x2cc>;
			};

			qcom,msm-dai-q6-sb-6-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x400c>;
				phandle = <0x2cd>;
			};

			qcom,msm-dai-q6-sb-7-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x400e>;
				phandle = <0x2ce>;
			};

			qcom,msm-dai-q6-sb-7-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x400f>;
				phandle = <0x2cf>;
			};

			qcom,msm-dai-q6-sb-8-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4010>;
				phandle = <0x566>;
			};

			qcom,msm-dai-q6-sb-8-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4011>;
				phandle = <0x2d0>;
			};

			qcom,msm-dai-q6-sb-9-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4012>;
				phandle = <0x567>;
			};

			qcom,msm-dai-q6-sb-9-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4013>;
				phandle = <0x568>;
			};

			qcom,msm-dai-q6-bt-sco-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x3000>;
				phandle = <0x569>;
			};

			qcom,msm-dai-q6-bt-sco-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x3001>;
				phandle = <0x56a>;
			};

			qcom,msm-dai-q6-int-fm-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x3004>;
				phandle = <0x56b>;
			};

			qcom,msm-dai-q6-int-fm-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x3005>;
				phandle = <0x56c>;
			};

			qcom,msm-dai-q6-be-afe-pcm-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0xe0>;
				phandle = <0x2c4>;
			};

			qcom,msm-dai-q6-be-afe-pcm-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0xe1>;
				phandle = <0x2c5>;
			};

			qcom,msm-dai-q6-afe-proxy-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0xf1>;
				phandle = <0x2c6>;
			};

			qcom,msm-dai-q6-afe-proxy-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0xf0>;
				phandle = <0x2c7>;
			};

			qcom,msm-dai-q6-incall-record-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x8003>;
				phandle = <0x2c8>;
			};

			qcom,msm-dai-q6-incall-record-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x8004>;
				phandle = <0x2c9>;
			};

			qcom,msm-dai-q6-incall-music-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x8005>;
				phandle = <0x2ca>;
			};

			qcom,msm-dai-q6-incall-music-2-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x8002>;
				phandle = <0x2cb>;
			};

			qcom,msm-dai-q6-usb-audio-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x7000>;
				phandle = <0x2d1>;
			};

			qcom,msm-dai-q6-usb-audio-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x7001>;
				phandle = <0x2d2>;
			};
		};

		qcom,msm-pcm-hostless {
			compatible = "qcom,msm-pcm-hostless";
			phandle = <0x2a7>;
		};

		qcom,msm-audio-apr {
			compatible = "qcom,msm-audio-apr";
			qcom,subsys-name = "apr_adsp";
			phandle = <0x56d>;

			qcom,msm-audio-ion {
				compatible = "qcom,msm-audio-ion";
				qcom,smmu-version = <0x02>;
				qcom,smmu-enabled;
				iommus = <0x26 0x1b21 0x00>;
				qcom,smmu-sid-mask = <0x00 0x0f>;
				phandle = <0x56e>;
			};

			sound-pahu {
				compatible = "qcom,sm8150-asoc-snd-pahu";
				qcom,model = "sm8150-pahu-snd-card";
				asoc-platform = <0x2a0 0x2a1 0x2a2 0x2a3 0x2a4 0x2a5 0x2a6 0x2a7 0x2a8 0x2a9 0x2aa 0x2ab 0x2ac>;
				asoc-platform-names = "msm-pcm-dsp.0\0msm-pcm-dsp.1\0msm-pcm-dsp.2\0msm-voip-dsp\0msm-pcm-voice\0msm-pcm-loopback\0msm-compress-dsp\0msm-pcm-hostless\0msm-pcm-afe\0msm-lsm-client\0msm-pcm-routing\0msm-compr-dsp\0msm-pcm-dsp-noirq";
				asoc-cpu = <0x2ad 0x2ae 0x2af 0x2b0 0x2b1 0x2b2 0x2b3 0x2b4 0x2b5 0x2b6 0x2b7 0x2b8 0x2b9 0x2ba 0x2bb 0x2bc 0x2bd 0x2be 0x2bf 0x2c0 0x2c1 0x2c2 0x2c3 0x2c4 0x2c5 0x2c6 0x2c7 0x2c8 0x2c9 0x2ca 0x2cb 0x2cc 0x2cd 0x2ce 0x2cf 0x2d0 0x2d1 0x2d2 0x2d3 0x2d4 0x2d5 0x2d6 0x2d7 0x2d8 0x2d9 0x2da 0x2db 0x2dc>;
				asoc-cpu-names = "msm-dai-q6-hdmi.8\0msm-dai-q6-dp.24608\0msm-dai-q6-mi2s.0\0msm-dai-q6-mi2s.1\0msm-dai-q6-mi2s.2\0msm-dai-q6-mi2s.3\0msm-dai-q6-mi2s.4\0msm-dai-q6-auxpcm.1\0msm-dai-q6-auxpcm.2\0msm-dai-q6-auxpcm.3\0msm-dai-q6-auxpcm.4\0msm-dai-q6-auxpcm.5\0msm-dai-q6-dev.16384\0msm-dai-q6-dev.16385\0msm-dai-q6-dev.16386\0msm-dai-q6-dev.16387\0msm-dai-q6-dev.16388\0msm-dai-q6-dev.16389\0msm-dai-q6-dev.16390\0msm-dai-q6-dev.16391\0msm-dai-q6-dev.16392\0msm-dai-q6-dev.16393\0msm-dai-q6-dev.16395\0msm-dai-q6-dev.224\0msm-dai-q6-dev.225\0msm-dai-q6-dev.241\0msm-dai-q6-dev.240\0msm-dai-q6-dev.32771\0msm-dai-q6-dev.32772\0msm-dai-q6-dev.32773\0msm-dai-q6-dev.32770\0msm-dai-q6-dev.16394\0msm-dai-q6-dev.16396\0msm-dai-q6-dev.16398\0msm-dai-q6-dev.16399\0msm-dai-q6-dev.16401\0msm-dai-q6-dev.28672\0msm-dai-q6-dev.28673\0msm-dai-q6-tdm.36864\0msm-dai-q6-tdm.36865\0msm-dai-q6-tdm.36880\0msm-dai-q6-tdm.36881\0msm-dai-q6-tdm.36896\0msm-dai-q6-tdm.36897\0msm-dai-q6-tdm.36912\0msm-dai-q6-tdm.36913\0msm-dai-q6-tdm.36928\0msm-dai-q6-tdm.36929";
				phandle = <0x56f>;
				status = "disabled";
				qcom,ext-disp-audio-rx = <0x01>;
				qcom,wcn-btfm = <0x01>;
				qcom,mi2s-audio-intf = <0x01>;
				qcom,auxpcm-audio-intf = <0x01>;
				qcom,msm-mi2s-master = <0x01 0x01 0x01 0x01 0x01>;
				qcom,audio-routing = "AIF4 VI\0MCLK\0MADINPUT\0MCLK\0LDO_RXTX\0MCLK\0AMIC3\0MIC BIAS3\0AMIC4\0MIC BIAS4\0MIC BIAS3\0Handset Mic\0MIC BIAS3\0Analog Mic3\0MIC BIAS4\0Analog Mic4\0DMIC0\0MIC BIAS1\0MIC BIAS1\0Digital Mic0\0DMIC1\0MIC BIAS1\0MIC BIAS1\0Digital Mic1\0DMIC2\0MIC BIAS3\0MIC BIAS3\0Digital Mic2\0DMIC3\0MIC BIAS3\0MIC BIAS3\0Digital Mic3\0DMIC4\0MIC BIAS4\0MIC BIAS4\0Digital Mic4\0DMIC5\0MIC BIAS4\0MIC BIAS4\0Digital Mic5\0SpkrLeft IN\0SPK1 OUT\0SpkrRight IN\0SPK2 OUT";
				qcom,pahu-ext-clk-freq = <0x124f800>;
				asoc-codec = <0x54b 0x645>;
				asoc-codec-names = "msm-stub-codec.1\0msm-ext-disp-audio-codec-rx";
				qcom,wsa-max-devs = <0x01>;
				qcom,wsa-devs = <0x646 0x647 0x648 0x649>;
				qcom,wsa-aux-dev-prefix = "SpkrLeft\0SpkrRight\0SpkrLeft\0SpkrRight";
			};

			sound-tavil {
				compatible = "qcom,sm8150-asoc-snd-tavil";
				qcom,model = "sm8150-tavil-snd-card";
				qcom,msm-mbhc-usbc-audio-supported = <0x01>;
				asoc-platform = <0x2a0 0x2a1 0x2a2 0x2a3 0x2a4 0x2a5 0x2a6 0x2a7 0x2a8 0x2a9 0x2aa 0x2ab 0x2ac>;
				asoc-platform-names = "msm-pcm-dsp.0\0msm-pcm-dsp.1\0msm-pcm-dsp.2\0msm-voip-dsp\0msm-pcm-voice\0msm-pcm-loopback\0msm-compress-dsp\0msm-pcm-hostless\0msm-pcm-afe\0msm-lsm-client\0msm-pcm-routing\0msm-compr-dsp\0msm-pcm-dsp-noirq";
				asoc-cpu = <0x2ad 0x2ae 0x2af 0x2b0 0x2b1 0x2b2 0x2b3 0x2b4 0x2b5 0x2b6 0x2b7 0x2b8 0x2b9 0x2ba 0x2bb 0x2bc 0x2bd 0x2be 0x2bf 0x2c0 0x2c1 0x2c2 0x2c3 0x2c4 0x2c5 0x2c6 0x2c7 0x2c8 0x2c9 0x2ca 0x2cb 0x2cc 0x2cd 0x2ce 0x2cf 0x2d0 0x2d1 0x2d2 0x2d3 0x2d4 0x2d5 0x2d6 0x2d7 0x2d8 0x2d9 0x2da 0x2db 0x2dc>;
				asoc-cpu-names = "msm-dai-q6-hdmi.8\0msm-dai-q6-dp.24608\0msm-dai-q6-mi2s.0\0msm-dai-q6-mi2s.1\0msm-dai-q6-mi2s.2\0msm-dai-q6-mi2s.3\0msm-dai-q6-mi2s.4\0msm-dai-q6-auxpcm.1\0msm-dai-q6-auxpcm.2\0msm-dai-q6-auxpcm.3\0msm-dai-q6-auxpcm.4\0msm-dai-q6-auxpcm.5\0msm-dai-q6-dev.16384\0msm-dai-q6-dev.16385\0msm-dai-q6-dev.16386\0msm-dai-q6-dev.16387\0msm-dai-q6-dev.16388\0msm-dai-q6-dev.16389\0msm-dai-q6-dev.16390\0msm-dai-q6-dev.16391\0msm-dai-q6-dev.16392\0msm-dai-q6-dev.16393\0msm-dai-q6-dev.16395\0msm-dai-q6-dev.224\0msm-dai-q6-dev.225\0msm-dai-q6-dev.241\0msm-dai-q6-dev.240\0msm-dai-q6-dev.32771\0msm-dai-q6-dev.32772\0msm-dai-q6-dev.32773\0msm-dai-q6-dev.32770\0msm-dai-q6-dev.16394\0msm-dai-q6-dev.16396\0msm-dai-q6-dev.16398\0msm-dai-q6-dev.16399\0msm-dai-q6-dev.16401\0msm-dai-q6-dev.28672\0msm-dai-q6-dev.28673\0msm-dai-q6-tdm.36864\0msm-dai-q6-tdm.36865\0msm-dai-q6-tdm.36880\0msm-dai-q6-tdm.36881\0msm-dai-q6-tdm.36896\0msm-dai-q6-tdm.36897\0msm-dai-q6-tdm.36912\0msm-dai-q6-tdm.36913\0msm-dai-q6-tdm.36928\0msm-dai-q6-tdm.36929";
				phandle = <0x570>;
				qcom,ext-disp-audio-rx = <0x01>;
				qcom,wcn-btfm = <0x01>;
				qcom,mi2s-audio-intf = <0x01>;
				qcom,auxpcm-audio-intf = <0x01>;
				qcom,msm-mi2s-master = <0x01 0x01 0x01 0x01 0x01>;
				qcom,audio-routing = "AIF4 VI\0MCLK\0RX_BIAS\0MCLK\0MADINPUT\0MCLK\0hifi amp\0LINEOUT1\0hifi amp\0LINEOUT2\0AMIC2_EXT_0\0MIC BIAS2\0MIC BIAS2\0Headset Mic\0AMIC2_EXT_1\0MIC BIAS1\0MIC BIAS1\0Headset Mic2\0AMIC3\0MIC BIAS3\0MIC BIAS3\0ANCRight Headset Mic\0AMIC1\0MIC BIAS1\0MIC BIAS1\0ANCLeft Headset Mic\0AMIC4\0MIC BIAS3\0MIC BIAS3\0ANCRight Headset Mic\0AMIC5\0MIC BIAS4\0MIC BIAS4\0Analog Mic5";
				qcom,msm-mbhc-hphl-swh = <0x00>;
				qcom,msm-mbhc-gnd-swh = <0x00>;
				qcom,msm-mbhc-hs-mic-max-threshold-mv = <0x6a4>;
				qcom,msm-mbhc-hs-mic-min-threshold-mv = <0x32>;
				qcom,hph-en0-gpio = <0x64a>;
				qcom,hph-en1-gpio = <0x64b>;
				qcom,tavil-mclk-clk-freq = <0x927c00>;
				asoc-codec = <0x54b 0x645>;
				asoc-codec-names = "msm-stub-codec.1\0msm-ext-disp-audio-codec-rx";
				qcom,wsa-max-devs = <0x00>;
				qcom,wsa-devs = <0x64c 0x64d 0x64e 0x64f>;
				qcom,wsa-aux-dev-prefix = "SpkrLeft\0SpkrRight\0SpkrLeft\0SpkrRight";
				pinctrl-names = "quat_mi2s_enable\0quat_mi2s_disable\0quat_tdm_enable\0quat_tdm_disable\0aud_active\0aud_sleep";
				pinctrl-0 = <0x3f3 0x3f5 0x3f7>;
				pinctrl-1 = <0x3f2 0x3f4 0x3f6>;
				pinctrl-2 = <0x3cd 0x3d1>;
				pinctrl-3 = <0x3cc 0x3d0>;
				qcom,uart-audio-sw-gpio = <0x658>;
				qcom,adc2-switch-gpio = <0x659>;
				qcom,fsa4476-gpio-support = <0x01>;
				qcom,usbc-analog-en1-gpio = <0x65a>;
				qcom,usbc-analog-en2-gpio = <0x37 0x3a 0x00>;
				pinctrl-4 = <0x420>;
				pinctrl-5 = <0x41f>;
			};
		};

		qcom,msm-pri-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-sync = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-frame = <0x05 0x04>;
			qcom,msm-cpudai-auxpcm-quant = <0x02 0x02>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-data = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-auxpcm-interface = "primary";
			qcom,msm-cpudai-afe-clk-ver = <0x02>;
			phandle = <0x2b4>;
		};

		qcom,msm-sec-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-sync = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-frame = <0x05 0x04>;
			qcom,msm-cpudai-auxpcm-quant = <0x02 0x02>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-data = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-auxpcm-interface = "secondary";
			qcom,msm-cpudai-afe-clk-ver = <0x02>;
			phandle = <0x2b5>;
		};

		qcom,msm-tert-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-sync = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-frame = <0x05 0x04>;
			qcom,msm-cpudai-auxpcm-quant = <0x02 0x02>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-data = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-auxpcm-interface = "tertiary";
			qcom,msm-cpudai-afe-clk-ver = <0x02>;
			phandle = <0x2b6>;
		};

		qcom,msm-quat-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-sync = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-frame = <0x05 0x04>;
			qcom,msm-cpudai-auxpcm-quant = <0x02 0x02>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-data = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-auxpcm-interface = "quaternary";
			qcom,msm-cpudai-afe-clk-ver = <0x02>;
			phandle = <0x2b7>;
		};

		qcom,msm-quin-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-sync = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-frame = <0x05 0x04>;
			qcom,msm-cpudai-auxpcm-quant = <0x02 0x02>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-data = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-auxpcm-interface = "quinary";
			qcom,msm-cpudai-afe-clk-ver = <0x02>;
			phandle = <0x2b8>;
		};

		qcom,msm-hdmi-dba-codec-rx {
			compatible = "qcom,msm-hdmi-dba-codec-rx";
			qcom,dba-bridge-chip = "adv7533";
			phandle = <0x571>;
		};

		qcom,msm-adsp-loader {
			status = "ok";
			compatible = "qcom,adsp-loader";
			qcom,adsp-state = <0x00>;
		};

		qcom,msm-dai-tdm-pri-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9100>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9000>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x572>;

			qcom,msm-dai-q6-tdm-pri-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9000>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x2d3>;
			};
		};

		qcom,msm-dai-tdm-pri-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9101>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9001>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x573>;

			qcom,msm-dai-q6-tdm-pri-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9001>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x2d4>;
			};
		};

		qcom,msm-dai-tdm-sec-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9110>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9010>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x574>;

			qcom,msm-dai-q6-tdm-sec-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9010>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x2d5>;
			};
		};

		qcom,msm-dai-tdm-sec-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9111>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9011>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x575>;

			qcom,msm-dai-q6-tdm-sec-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9011>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x2d6>;
			};
		};

		qcom,msm-dai-tdm-tert-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9120>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9020>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x576>;

			qcom,msm-dai-q6-tdm-tert-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9020>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x2d7>;
			};
		};

		qcom,msm-dai-tdm-tert-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9121>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9021>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x577>;

			qcom,msm-dai-q6-tdm-tert-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9021>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x2d8>;
			};
		};

		qcom,msm-dai-tdm-quat-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9130>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9030>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x578>;

			qcom,msm-dai-q6-tdm-quat-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9030>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x2d9>;
			};
		};

		qcom,msm-dai-tdm-quat-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9131>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9031>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x579>;

			qcom,msm-dai-q6-tdm-quat-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9031>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x2da>;
			};
		};

		qcom,msm-dai-tdm-quin-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9140>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9040>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x57a>;

			qcom,msm-dai-q6-tdm-quin-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9040>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x2db>;
			};
		};

		qcom,msm-dai-tdm-quin-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9141>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9041>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x57b>;

			qcom,msm-dai-q6-tdm-quin-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9041>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x2dc>;
			};
		};

		qcom,msm-dai-q6-spdif-pri-rx {
			compatible = "qcom,msm-dai-q6-spdif";
			qcom,msm-dai-q6-dev-id = <0x5000>;
			phandle = <0x57c>;
		};

		qcom,msm-dai-q6-spdif-pri-tx {
			compatible = "qcom,msm-dai-q6-spdif";
			qcom,msm-dai-q6-dev-id = <0x5001>;
			phandle = <0x57d>;
		};

		qcom,msm-dai-q6-spdif-sec-rx {
			compatible = "qcom,msm-dai-q6-spdif";
			qcom,msm-dai-q6-dev-id = <0x5002>;
			phandle = <0x57e>;
		};

		qcom,msm-dai-q6-spdif-sec-tx {
			compatible = "qcom,msm-dai-q6-spdif";
			qcom,msm-dai-q6-dev-id = <0x5003>;
			phandle = <0x57f>;
		};

		qcom,msm-dai-q6-afe-loopback-tx {
			compatible = "qcom,msm-dai-q6-dev";
			qcom,msm-dai-q6-dev-id = <0x6001>;
			phandle = <0x580>;
		};

		qcom,avtimer@170f7000 {
			compatible = "qcom,avtimer";
			reg = <0x170f700c 0x04 0x170f7010 0x04>;
			reg-names = "avtimer_lsb_addr\0avtimer_msb_addr";
			qcom,clk-div = <0xc0>;
			qcom,clk-mult = <0x0a>;
		};

		qcom,vidc@aa00000 {
			compatible = "qcom,msm-vidc\0qcom,sm8150-vidc";
			status = "ok";
			reg = <0xaa00000 0x200000>;
			interrupts = <0x00 0xae 0x04>;
			cache-slice-names = "vidsc0\0vidsc1";
			cache-slices = <0x29 0x02 0x29 0x03>;
			iris-ctl-supply = <0x84>;
			vcodec-supply = <0x2dd>;
			cvp-supply = <0x2de>;
			clock-names = "gcc_video_axic\0gcc_video_axi0\0gcc_video_axi1\0core_clk\0vcodec_clk\0cvp_clk";
			clocks = <0x1b 0xc3 0x1b 0xc1 0x1b 0xc2 0x6f 0x04 0x6f 0x02 0x6f 0x03>;
			qcom,proxy-clock-names = "gcc_video_axic\0gcc_video_axi0\0gcc_video_axi1\0core_clk\0vcodec_clk\0cvp_clk";
			qcom,clock-configs = <0x00 0x00 0x00 0x01 0x01 0x01>;
			qcom,allowed-clock-rates = <0xe4e1c00 0x14257880 0x15c17540 0x1a76e700 0x1fc4ef40>;
			phandle = <0x581>;

			bus_cnoc {
				compatible = "qcom,msm-vidc,bus";
				label = "cnoc";
				qcom,bus-master = <0x01>;
				qcom,bus-slave = <0x254>;
				qcom,bus-governor = "performance";
				qcom,bus-range-kbps = <0x3e8 0x3e8>;
			};

			venus_bus_ddr {
				compatible = "qcom,msm-vidc,bus";
				label = "venus-ddr";
				qcom,bus-master = <0x81>;
				qcom,bus-slave = <0x200>;
				qcom,bus-governor = "msm-vidc-ddr";
				qcom,bus-range-kbps = <0x3e8 0x63af88>;
			};

			arm9_bus_ddr {
				compatible = "qcom,msm-vidc,bus";
				label = "venus-arm9-ddr";
				qcom,bus-master = <0x3f>;
				qcom,bus-slave = <0x200>;
				qcom,bus-governor = "performance";
				qcom,bus-range-kbps = <0x3e8 0x3e8>;
			};

			venus_bus_llcc {
				compatible = "qcom,msm-vidc,bus";
				label = "venus-llcc";
				qcom,bus-master = <0x3f>;
				qcom,bus-slave = <0x302>;
				qcom,bus-governor = "msm-vidc-llcc";
				qcom,bus-range-kbps = <0x3e8 0x63af88>;
			};

			non_secure_cb {
				compatible = "qcom,msm-vidc,context-bank";
				label = "venus_ns";
				iommus = <0x26 0x2300 0x60>;
				buffer-types = <0xfff>;
				virtual-addr-pool = <0x25800000 0xba800000>;
			};

			secure_non_pixel_cb {
				compatible = "qcom,msm-vidc,context-bank";
				label = "venus_sec_non_pixel";
				iommus = <0x26 0x2304 0x60>;
				buffer-types = <0x480>;
				virtual-addr-pool = <0x1000000 0x24800000>;
				qcom,secure-context-bank;
			};

			secure_bitstream_cb {
				compatible = "qcom,msm-vidc,context-bank";
				label = "venus_sec_bitstream";
				iommus = <0x26 0x2301 0x04>;
				buffer-types = <0x241>;
				virtual-addr-pool = <0x500000 0xe0000000>;
				qcom,secure-context-bank;
			};

			secure_pixel_cb {
				compatible = "qcom,msm-vidc,context-bank";
				label = "venus_sec_pixel";
				iommus = <0x26 0x2303 0x20>;
				buffer-types = <0x106>;
				virtual-addr-pool = <0x500000 0xe0000000>;
				qcom,secure-context-bank;
			};

			qcom,msm-vidc,mem_cdsp {
				compatible = "qcom,msm-vidc,mem-cdsp";
				memory-region = <0x2df>;
			};
		};

		qmi-tmd-devices {
			compatible = "qcom,qmi-cooling-devices";

			modem0 {
				qcom,instance-id = <0x00>;

				modem0_pa {
					qcom,qmi-dev-name = "pa";
					#cooling-cells = <0x02>;
					phandle = <0xdc>;
				};

				modem0_proc {
					qcom,qmi-dev-name = "modem";
					#cooling-cells = <0x02>;
					phandle = <0xdd>;
				};

				modem0_current {
					qcom,qmi-dev-name = "modem_current";
					#cooling-cells = <0x02>;
					phandle = <0xde>;
				};

				modem0_skin {
					qcom,qmi-dev-name = "modem_skin";
					#cooling-cells = <0x02>;
					phandle = <0xdf>;
				};

				modem0_vdd {
					qcom,qmi-dev-name = "cpuv_restriction_cold";
					#cooling-cells = <0x02>;
					phandle = <0xc3>;
				};
			};

			adsp {
				qcom,instance-id = <0x01>;

				adsp_vdd {
					qcom,qmi-dev-name = "cpuv_restriction_cold";
					#cooling-cells = <0x02>;
					phandle = <0xc4>;
				};
			};

			cdsp {
				qcom,instance-id = <0x43>;

				cdsp_vdd {
					qcom,qmi-dev-name = "cpuv_restriction_cold";
					#cooling-cells = <0x02>;
					phandle = <0xc5>;
				};
			};

			slpi {
				qcom,instance-id = <0x53>;

				slpi_vdd {
					qcom,qmi-dev-name = "cpuv_restriction_cold";
					#cooling-cells = <0x02>;
					phandle = <0xc6>;
				};
			};
		};

		ssusb@a600000 {
			compatible = "qcom,dwc-usb3-msm";
			reg = <0xa600000 0x100000>;
			reg-names = "core_base";
			iommus = <0x26 0x140 0x00>;
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			ranges;
			interrupts = <0x00 0x1e9 0x00 0x00 0x82 0x00 0x00 0x1e6 0x00 0x00 0x1e8 0x00>;
			interrupt-names = "dp_hs_phy_irq\0pwr_event_irq\0ss_phy_irq\0dm_hs_phy_irq";
			qcom,use-pdc-interrupts;
			USB3_GDSC-supply = <0x2e0>;
			dpdm-supply = <0x2e1>;
			clocks = <0x1b 0xac 0x1b 0x0c 0x1b 0x05 0x1b 0xae 0x1b 0xb0 0x1b 0xbb>;
			clock-names = "core_clk\0iface_clk\0bus_aggr_clk\0utmi_clk\0sleep_clk\0xo";
			resets = <0x1b 0x1a>;
			reset-names = "core_reset";
			qcom,core-clk-rate = <0xbebc200>;
			qcom,core-clk-rate-hs = <0x3f940ab>;
			qcom,num-gsi-evt-buffs = <0x03>;
			qcom,gsi-reg-offset = <0xfc 0x110 0x120 0x130 0x144 0x1a4>;
			qcom,dwc-usb3-msm-tx-fifo-size = <0x6c30>;
			qcom,msm-bus,name = "usb0";
			qcom,msm-bus,num-cases = <0x04>;
			qcom,msm-bus,num-paths = <0x03>;
			qcom,msm-bus,vectors-KBps = <0x3d 0x200 0x00 0x00 0x3d 0x2a4 0x00 0x00 0x01 0x247 0x00 0x00 0x3d 0x200 0xf4240 0x2625a0 0x3d 0x2a4 0x00 0x960 0x01 0x247 0x00 0x9c40 0x3d 0x200 0x3a980 0xaae60 0x3d 0x2a4 0x00 0x960 0x01 0x247 0x00 0x9c40 0x3d 0x200 0x01 0x01 0x3d 0x2a4 0x01 0x01 0x01 0x247 0x01 0x01>;
			phandle = <0x582>;
			extcon = <0x5ab 0x32e>;

			dwc3@a600000 {
				compatible = "snps,dwc3";
				reg = <0xa600000 0xcd00>;
				interrupts = <0x00 0x85 0x00>;
				usb-phy = <0x2e1 0x583>;
				linux,sysdev_is_parent;
				snps,disable-clk-gating;
				snps,has-lpm-erratum;
				snps,hird-threshold = [10];
				snps,ssp-u3-u0-quirk;
				snps,usb3-u1u2-disable;
				usb-core-id = <0x00>;
				tx-fifo-resize;
				maximum-speed = "high-speed";
				dr_mode = "otg";
			};

			qcom,usbbam@a704000 {
				compatible = "qcom,usb-bam-msm";
				reg = <0xa704000 0x17000>;
				interrupts = <0x00 0x84 0x00>;
				qcom,usb-bam-fifo-baseaddr = <0x146bb000>;
				qcom,usb-bam-num-pipes = <0x04>;
				qcom,disable-clk-gating;
				qcom,usb-bam-override-threshold = <0x4001>;
				qcom,usb-bam-max-mbps-highspeed = <0x190>;
				qcom,usb-bam-max-mbps-superspeed = <0xe10>;
				qcom,reset-bam-on-connect;

				qcom,pipe0 {
					label = "ssusb-qdss-in-0";
					qcom,usb-bam-mem-type = <0x02>;
					qcom,dir = <0x01>;
					qcom,pipe-num = <0x00>;
					qcom,peer-bam = <0x00>;
					qcom,peer-bam-physical-address = <0x6064000>;
					qcom,src-bam-pipe-index = <0x00>;
					qcom,dst-bam-pipe-index = <0x00>;
					qcom,data-fifo-offset = <0x00>;
					qcom,data-fifo-size = <0x1800>;
					qcom,descriptor-fifo-offset = <0x1800>;
					qcom,descriptor-fifo-size = <0x800>;
				};
			};
		};

		hsphy@88e2000 {
			compatible = "qcom,usb-hsphy-snps-femto";
			reg = <0x88e2000 0x110 0x7801f8 0x04>;
			reg-names = "hsusb_phy_base\0phy_rcal_reg";
			vdd-supply = <0x2b>;
			vdda18-supply = <0x2e3>;
			vdda33-supply = <0x2e4>;
			qcom,vdd-voltage-level = <0x00 0xd6d80 0xd6d80>;
			clocks = <0x25 0x00>;
			clock-names = "ref_clk_src";
			resets = <0x1b 0x0f>;
			reset-names = "phy_reset";
			qcom,param-override-seq = <0x84 0x70 0x2c 0x74>;
			qcom,rcal-mask = <0x1e00000>;
			phandle = <0x2e1>;
		};

		ssphy@88e8000 {
			compatible = "qcom,usb-ssphy-qmp-dp-combo";
			reg = <0x88e8000 0x3000>;
			reg-names = "qmp_phy_base";
			vdd-supply = <0x2b>;
			qcom,vdd-voltage-level = <0x00 0xd6d80 0xd6d80>;
			qcom,vdd-max-load-uA = <0xb798>;
			core-supply = <0x2a>;
			qcom,vbus-valid-override;
			qcom,link-training-reset;
			qcom,qmp-phy-init-seq = <0x1010 0x01 0x00 0x101c 0x31 0x00 0x1020 0x01 0x00 0x1024 0xde 0x00 0x1028 0x07 0x00 0x1030 0xde 0x00 0x1034 0x07 0x00 0x1050 0x0a 0x00 0x1060 0x20 0x00 0x1074 0x06 0x00 0x1078 0x06 0x00 0x107c 0x16 0x00 0x1080 0x16 0x00 0x1084 0x36 0x00 0x1088 0x36 0x00 0x1094 0x1a 0x00 0x10a4 0x04 0x00 0x10ac 0x14 0x00 0x10b0 0x34 0x00 0x10b4 0x34 0x00 0x10b8 0x82 0x00 0x10bc 0x82 0x00 0x10c4 0x82 0x00 0x10cc 0xab 0x00 0x10d0 0xea 0x00 0x10d4 0x02 0x00 0x10d8 0xab 0x00 0x10dc 0xea 0x00 0x10e0 0x02 0x00 0x110c 0x02 0x00 0x1110 0x24 0x00 0x1118 0x24 0x00 0x111c 0x02 0x00 0x1158 0x01 0x00 0x116c 0x08 0x00 0x11ac 0xca 0x00 0x11b0 0x1e 0x00 0x11b4 0xca 0x00 0x11b8 0x1e 0x00 0x11bc 0x11 0x00 0x1284 0xd5 0x00 0x129c 0x12 0x00 0x1234 0x00 0x00 0x1238 0x00 0x00 0x123c 0x16 0x00 0x1240 0x05 0x00 0x1304 0x20 0x00 0x1414 0x05 0x00 0x1430 0x2f 0x00 0x1434 0x7f 0x00 0x143c 0xff 0x00 0x1440 0x0f 0x00 0x1444 0x99 0x00 0x144c 0x04 0x00 0x1450 0x08 0x00 0x1454 0x05 0x00 0x1458 0x05 0x00 0x1460 0xa0 0x00 0x14d4 0x54 0x00 0x14d8 0x0e 0x00 0x14dc 0x1f 0x00 0x14ec 0x0f 0x00 0x14f0 0x4a 0x00 0x14f4 0x0a 0x00 0x14f8 0xc0 0x00 0x14fc 0x00 0x00 0x1510 0x77 0x00 0x151c 0x04 0x00 0x1524 0x0e 0x00 0x1570 0xbf 0x00 0x1574 0xbf 0x00 0x1578 0x3f 0x00 0x157c 0x7f 0x00 0x1580 0x94 0x00 0x1584 0xdc 0x00 0x1588 0xdc 0x00 0x158c 0x5c 0x00 0x1590 0x0b 0x00 0x1594 0xb3 0x00 0x15b4 0x04 0x00 0x15b8 0x38 0x00 0x15bc 0x0c 0x00 0x15c4 0x10 0x00 0x1684 0xd5 0x00 0x169c 0x12 0x00 0x1634 0x00 0x00 0x1638 0x00 0x00 0x163c 0x16 0x00 0x1640 0x05 0x00 0x1704 0x01 0x00 0x1814 0x05 0x00 0x1830 0x2f 0x00 0x1834 0x7f 0x00 0x183c 0xff 0x00 0x1840 0x0f 0x00 0x1844 0x99 0x00 0x184c 0x04 0x00 0x1850 0x08 0x00 0x1854 0x05 0x00 0x1858 0x05 0x00 0x1860 0xa0 0x00 0x18d4 0x54 0x00 0x18d8 0x0e 0x00 0x18dc 0x1f 0x00 0x18ec 0x0f 0x00 0x18f0 0x4a 0x00 0x18f4 0x0a 0x00 0x18f8 0xc0 0x00 0x18fc 0x00 0x00 0x1910 0x77 0x00 0x191c 0x04 0x00 0x1924 0x0e 0x00 0x1970 0xbf 0x00 0x1974 0xbf 0x00 0x1978 0x3f 0x00 0x197c 0x7f 0x00 0x1980 0x94 0x00 0x1984 0xdc 0x00 0x1988 0xdc 0x00 0x198c 0x5c 0x00 0x1990 0x0b 0x00 0x1994 0xb3 0x00 0x19b4 0x04 0x00 0x19b8 0x38 0x00 0x19bc 0x0c 0x00 0x19c4 0x10 0x00 0x1cc4 0xd0 0x00 0x1cc8 0x07 0x00 0x1ccc 0x20 0x00 0x1cd8 0x13 0x00 0x1cdc 0x21 0x00 0x1d88 0xaa 0x00 0x1db0 0x0f 0x00 0x1dc0 0x88 0x00 0x1dc4 0x13 0x00 0x1dd0 0x0c 0x00 0x1ddc 0x4b 0x00 0x1dec 0x10 0x00 0x1f18 0xf8 0x00 0x1f38 0x07 0x00 0xffffffff 0xffffffff 0x00>;
			qcom,qmp-phy-reg-offset = <0x1c14 0x1f08 0x1f14 0x1c40 0x1c00 0x1c44 0xffff 0x2a18 0x08 0x04 0x1c 0x00 0x10 0x0c 0x1c8c 0x1c18 0x1c50 0x1c70>;
			clocks = <0x1b 0xb7 0x1b 0xba 0x25 0x00 0x1b 0xb6 0x1b 0xb9>;
			clock-names = "aux_clk\0pipe_clk\0ref_clk_src\0ref_clk\0com_aux_clk";
			resets = <0x1b 0x12 0x1b 0x11>;
			reset-names = "global_phy_reset\0phy_reset";
			phandle = <0x2e2>;
			extcon = <0x5ab>;
			status = "disabled";
		};

		usb_audio_qmi_dev {
			compatible = "qcom,usb-audio-qmi-dev";
			iommus = <0x26 0x1b2f 0x00>;
			qcom,usb-audio-stream-id = <0x0f>;
			qcom,usb-audio-intr-num = <0x02>;
		};

		usb_nop_phy {
			compatible = "usb-nop-xceiv";
			phandle = <0x583>;
		};

		ssusb@a800000 {
			compatible = "qcom,dwc-usb3-msm";
			reg = <0xa800000 0x100000>;
			reg-names = "core_base";
			iommus = <0x26 0x160 0x00>;
			qcom,smmu-s1-bypass;
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			ranges;
			interrupts = <0x00 0x1eb 0x00 0x00 0x87 0x00 0x00 0x1e7 0x00 0x00 0x1ea 0x00>;
			interrupt-names = "dp_hs_phy_irq\0pwr_event_irq\0ss_phy_irq\0dm_hs_phy_irq";
			qcom,use-pdc-interrupts;
			USB3_GDSC-supply = <0x2e5>;
			clocks = <0x1b 0xb1 0x1b 0x0d 0x1b 0x06 0x1b 0xb3 0x1b 0xb5 0x1b 0xbb>;
			clock-names = "core_clk\0iface_clk\0bus_aggr_clk\0utmi_clk\0sleep_clk\0xo";
			resets = <0x1b 0x1b>;
			reset-names = "core_reset";
			qcom,core-clk-rate = <0xbebc200>;
			qcom,core-clk-rate-hs = <0x3f940ab>;
			qcom,num-gsi-evt-buffs = <0x03>;
			qcom,gsi-reg-offset = <0xfc 0x110 0x120 0x130 0x144 0x1a4>;
			qcom,dwc-usb3-msm-tx-fifo-size = <0x6c30>;
			qcom,charging-disabled;
			qcom,msm-bus,name = "usb1";
			qcom,msm-bus,num-cases = <0x03>;
			qcom,msm-bus,num-paths = <0x03>;
			qcom,msm-bus,vectors-KBps = <0x65 0x200 0x00 0x00 0x65 0x2a4 0x00 0x00 0x01 0x2ef 0x00 0x00 0x65 0x200 0xf4240 0x2625a0 0x65 0x2a4 0x00 0x960 0x01 0x2ef 0x00 0x9c40 0x65 0x200 0x3a980 0xaae60 0x65 0x2a4 0x00 0x960 0x01 0x2ef 0x00 0x9c40>;
			status = "disabled";
			phandle = <0x584>;
			extcon = <0x60c>;

			dwc3@a800000 {
				compatible = "snps,dwc3";
				reg = <0xa800000 0xcd00>;
				interrupts = <0x00 0x8a 0x00>;
				usb-phy = <0x2e6 0x2e7>;
				linux,sysdev_is_parent;
				snps,disable-clk-gating;
				snps,has-lpm-erratum;
				snps,hird-threshold = [10];
				snps,usb3_lpm_capable;
				snps,bus-suspend-enable;
				usb-core-id = <0x01>;
				maximum-speed = "super-speed";
				dr_mode = "otg";
			};
		};

		hsphy@88e3000 {
			compatible = "qcom,usb-hsphy-snps-femto";
			reg = <0x88e3000 0x110 0x7801f8 0x04>;
			reg-names = "hsusb_phy_base\0phy_rcal_reg";
			vdd-supply = <0x2b>;
			vdda18-supply = <0x2e3>;
			vdda33-supply = <0x2e4>;
			qcom,vdd-voltage-level = <0x00 0xd6d80 0xd6d80>;
			clocks = <0x25 0x00>;
			clock-names = "ref_clk_src";
			resets = <0x1b 0x10>;
			reset-names = "phy_reset";
			qcom,rcal-mask = <0x1e00000>;
			status = "disabled";
			phandle = <0x2e6>;
		};

		ssphy@88eb000 {
			compatible = "qcom,usb-ssphy-qmp-v2";
			reg = <0x88eb000 0x1000 0x88eb88c 0x04>;
			reg-names = "qmp_phy_base\0pcs_clamp_enable_reg";
			vdd-supply = <0x2b>;
			qcom,vdd-voltage-level = <0x00 0xd6d80 0xd6d80>;
			qcom,vdd-max-load-uA = <0xb798>;
			core-supply = <0x2a>;
			qcom,vbus-valid-override;
			qcom,qmp-phy-init-seq = <0x94 0x1a 0x00 0x1bc 0x11 0x00 0x158 0x01 0x00 0xbc 0x82 0x00 0xcc 0xab 0x00 0xd0 0xea 0x00 0xd4 0x02 0x00 0x1ac 0xca 0x00 0x1b0 0x1e 0x00 0x74 0x06 0x00 0x7c 0x16 0x00 0x84 0x36 0x00 0x110 0x24 0x00 0xb0 0x34 0x00 0xac 0x14 0x00 0xa4 0x04 0x00 0x50 0x0a 0x00 0x11c 0x02 0x00 0x118 0x24 0x00 0x16c 0x08 0x00 0xc4 0x82 0x00 0xd8 0xab 0x00 0xdc 0xea 0x00 0xe0 0x02 0x00 0xb8 0x82 0x00 0xb4 0x34 0x00 0x78 0x06 0x00 0x80 0x16 0x00 0x88 0x36 0x00 0x1b4 0xca 0x00 0x1b8 0x1e 0x00 0x60 0x20 0x00 0x10 0x01 0x00 0x1c 0x31 0x00 0x20 0x01 0x00 0x30 0xde 0x00 0x34 0x07 0x00 0x24 0xde 0x00 0x28 0x07 0x00 0x10c 0x02 0x00 0x580 0xb8 0x00 0x57c 0x7f 0x00 0x578 0x37 0x00 0x574 0x2f 0x00 0x570 0xef 0x00 0x594 0xb3 0x00 0x590 0x0b 0x00 0x58c 0x5c 0x00 0x588 0xdc 0x00 0x584 0xdc 0x00 0x444 0x99 0x00 0x44c 0x04 0x00 0x450 0x08 0x00 0x454 0x05 0x00 0x458 0x05 0x00 0x430 0x2f 0x00 0x43c 0xff 0x00 0x440 0x0f 0x00 0x434 0x7f 0x00 0x408 0x08 0x00 0x4d4 0x54 0x00 0x4d8 0x0c 0x00 0x4dc 0x1f 0x00 0x4ec 0x0f 0x00 0x4f0 0x4a 0x00 0x4f4 0x0a 0x00 0x5b4 0x04 0x00 0x510 0x47 0x00 0x514 0x80 0x00 0x51c 0x04 0x00 0x524 0x0e 0x00 0x4fc 0x00 0x00 0x4f8 0xc0 0x00 0x5b8 0x20 0x00 0x414 0x04 0x00 0x5bc 0x0c 0x00 0x29c 0x12 0x00 0x284 0x95 0x00 0x304 0x40 0x00 0x23c 0x05 0x00 0x8c4 0xd0 0x00 0x8c8 0x07 0x00 0x8cc 0x20 0x00 0x8d8 0x13 0x00 0x990 0xe7 0x00 0x994 0x03 0x00 0x988 0xaa 0x00 0xe38 0x07 0x00 0xe18 0xf8 0x00 0x9b0 0x0f 0x00 0x9c0 0x88 0x00 0x9c4 0x13 0x00 0x9dc 0x4b 0x00 0x9ec 0x10 0x00 0x8dc 0x21 0x00 0x9d0 0x0c 0x00 0xffffffff 0xffffffff 0x00>;
			qcom,qmp-phy-reg-offset = <0x814 0xe08 0xe14 0x840 0x800 0x844>;
			clocks = <0x1b 0xbc 0x1b 0xbf 0x25 0x00 0x1b 0xbb 0x1b 0xbe>;
			clock-names = "aux_clk\0pipe_clk\0ref_clk_src\0ref_clk\0com_aux_clk";
			resets = <0x1b 0x13 0x1b 0x14>;
			reset-names = "phy_reset\0phy_phy_reset";
			status = "disabled";
			phandle = <0x2e7>;
		};

		qcom,kgsl-hyp {
			compatible = "qcom,pil-tz-generic";
			qcom,pas-id = <0x0d>;
			qcom,firmware-name = "a640_zap";
			phandle = <0x585>;
		};

		qcom,kgsl-busmon {
			label = "kgsl-busmon";
			compatible = "qcom,kgsl-busmon";
			phandle = <0x586>;
		};

		qcom,gpubw {
			compatible = "qcom,devbw";
			governor = "bw_vbif";
			qcom,src-dst-ports = <0x1a 0x200>;
			operating-points-v2 = <0x49>;
			phandle = <0x2e8>;
		};

		gpu-opp-table {
			compatible = "operating-points-v2";
			phandle = <0x587>;

			opp-600000000 {
				opp-hz = <0x00 0x23c34600>;
				opp-microvolt = <0x181>;
			};

			opp-553850000 {
				opp-hz = <0x00 0x21031490>;
				opp-microvolt = <0x141>;
			};

			opp-486460000 {
				opp-hz = <0x00 0x1cfeca60>;
				opp-microvolt = <0x101>;
			};

			opp-379650000 {
				opp-hz = <0x00 0x16a0ffd0>;
				opp-microvolt = <0xc1>;
			};

			opp-309110000 {
				opp-hz = <0x00 0x126ca4f0>;
				opp-microvolt = <0x81>;
			};

			opp-215000000 {
				opp-hz = <0x00 0xcd0a3c0>;
				opp-microvolt = <0x41>;
			};
		};

		qcom,kgsl-3d0@2C00000 {
			label = "kgsl-3d0";
			compatible = "qcom,kgsl-3d0\0qcom,kgsl-3d";
			status = "ok";
			reg = <0x2c00000 0x40000 0x2c61000 0x800>;
			reg-names = "kgsl_3d0_reg_memory\0cx_dbgc";
			interrupts = <0x00 0x12c 0x00>;
			interrupt-names = "kgsl_3d0_irq";
			qcom,id = <0x00>;
			qcom,chipid = <0x6040001>;
			qcom,initial-pwrlevel = <0x04>;
			qcom,gpu-quirk-secvid-set-once;
			qcom,gpu-quirk-cx-gdsc;
			qcom,idle-timeout = <0x50>;
			qcom,no-nap;
			qcom,highest-bank-bit = <0x0f>;
			qcom,min-access-length = <0x20>;
			qcom,ubwc-mode = <0x03>;
			qcom,snapshot-size = <0x100000>;
			qcom,gpu-qdss-stm = <0x161c0000 0x40000>;
			qcom,tsens-name = "tsens_tz_sensor12";
			#cooling-cells = <0x02>;
			qcom,pm-qos-active-latency = <0x2c>;
			clocks = <0x71 0x09 0x1b 0x13 0x1b 0x28 0x71 0x03 0x71 0x00 0x4b 0x04>;
			clock-names = "rbbmtimer_clk\0mem_clk\0mem_iface_clk\0gmu_clk\0gpu_cc_ahb\0l3_vote";
			qcom,isense-clk-on-level = <0x01>;
			qcom,gpubw-dev = <0x2e8>;
			qcom,bus-control;
			qcom,msm-bus,name = "grp3d";
			qcom,bus-width = <0x20>;
			qcom,msm-bus,num-cases = <0x0c>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x1a 0x200 0x00 0x00 0x1a 0x200 0x00 0xc2178 0x1a 0x200 0x00 0x123bf8 0x1a 0x200 0x00 0x1b7358 0x1a 0x200 0x00 0x214f58 0x1a 0x200 0x00 0x297d18 0x1a 0x200 0x00 0x2ecc78 0x1a 0x200 0x00 0x3dff18 0x1a 0x200 0x00 0x528118 0x1a 0x200 0x00 0x5ed558 0x1a 0x200 0x00 0x6e07f8 0x1a 0x200 0x00 0x7f9bf8>;
			regulator-names = "vddcx\0vdd";
			vddcx-supply = <0x2e9>;
			vdd-supply = <0x2ea>;
			operating-points-v2 = <0x2eb>;
			cache-slice-names = "gpu\0gpuhtw";
			cache-slices = <0x29 0x0c 0x29 0x0b>;
			qcom,throttle-pwrlevel = <0x03>;
			phandle = <0xc7>;

			qcom,l3-pwrlevels {
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				compatible = "qcom,l3-pwrlevels";

				qcom,l3-pwrlevel@0 {
					reg = <0x00>;
					qcom,l3-freq = <0x00>;
				};

				qcom,l3-pwrlevel@1 {
					reg = <0x01>;
					qcom,l3-freq = <0x501bd000>;
				};

				qcom,l3-pwrlevel@2 {
					reg = <0x02>;
					qcom,l3-freq = "`!`";
				};
			};

			qcom,gpu-mempools {
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				compatible = "qcom,gpu-mempools";

				qcom,gpu-mempool@0 {
					reg = <0x00>;
					qcom,mempool-page-size = <0x1000>;
					qcom,mempool-reserved = <0x800>;
					qcom,mempool-allocate;
				};

				qcom,gpu-mempool@1 {
					reg = <0x01>;
					qcom,mempool-page-size = <0x2000>;
					qcom,mempool-reserved = <0x400>;
					qcom,mempool-allocate;
				};

				qcom,gpu-mempool@2 {
					reg = <0x02>;
					qcom,mempool-page-size = <0x10000>;
					qcom,mempool-reserved = <0x100>;
				};

				qcom,gpu-mempool@3 {
					reg = <0x03>;
					qcom,mempool-page-size = <0x100000>;
					qcom,mempool-reserved = <0x20>;
				};
			};

			qcom,gpu-pwrlevels {
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				compatible = "qcom,gpu-pwrlevels";

				qcom,gpu-pwrlevel@0 {
					reg = <0x00>;
					qcom,gpu-freq = <0x22de6440>;
					qcom,bus-freq = <0x0b>;
					qcom,bus-min = <0x0b>;
					qcom,bus-max = <0x0b>;
				};

				qcom,gpu-pwrlevel@1 {
					reg = <0x01>;
					qcom,gpu-freq = <0x1dc13000>;
					qcom,bus-freq = <0x09>;
					qcom,bus-min = <0x08>;
					qcom,bus-max = <0x0b>;
				};

				qcom,gpu-pwrlevel@2 {
					reg = <0x02>;
					qcom,gpu-freq = <0x197380c0>;
					qcom,bus-freq = <0x06>;
					qcom,bus-min = <0x05>;
					qcom,bus-max = <0x07>;
				};

				qcom,gpu-pwrlevel@3 {
					reg = <0x03>;
					qcom,gpu-freq = <0x14904840>;
					qcom,bus-freq = <0x03>;
					qcom,bus-min = <0x03>;
					qcom,bus-max = <0x05>;
				};

				qcom,gpu-pwrlevel@4 {
					reg = <0x04>;
					qcom,gpu-freq = <0xf518240>;
					qcom,bus-freq = <0x03>;
					qcom,bus-min = <0x02>;
					qcom,bus-max = <0x04>;
				};

				qcom,gpu-pwrlevel@5 {
					reg = <0x05>;
					qcom,gpu-freq = <0x00>;
					qcom,bus-freq = <0x00>;
					qcom,bus-min = <0x00>;
					qcom,bus-max = <0x00>;
				};
			};
		};

		qcom,kgsl-iommu@0x02CA0000 {
			compatible = "qcom,kgsl-smmu-v2";
			reg = <0x2ca0000 0x10000>;
			qcom,protect = <0xa0000 0xc000>;
			clocks = <0x1b 0x24 0x1b 0x13 0x1b 0x28>;
			clock-names = "iface_clk\0mem_clk\0mem_iface_clk";
			qcom,secure_align_mask = <0xfff>;
			qcom,retention;
			qcom,hyp_secure_alloc;
			phandle = <0x588>;

			gfx3d_user {
				compatible = "qcom,smmu-kgsl-cb";
				label = "gfx3d_user";
				iommus = <0x237 0x00 0x401>;
				qcom,gpu-offset = <0xa8000>;
				phandle = <0x589>;
			};

			gfx3d_secure {
				compatible = "qcom,smmu-kgsl-cb";
				label = "gfx3d_secure";
				iommus = <0x237 0x02 0x400>;
				phandle = <0x58a>;
			};
		};

		qcom,gmu@0x2C6A000 {
			label = "kgsl-gmu";
			compatible = "qcom,gpu-gmu";
			reg = <0x2c6a000 0x30000 0xb290000 0x10000 0xb490000 0x10000>;
			reg-names = "kgsl_gmu_reg\0kgsl_gmu_pdc_cfg\0kgsl_gmu_pdc_seq";
			interrupts = <0x00 0x130 0x00 0x00 0x131 0x00>;
			interrupt-names = "kgsl_hfi_irq\0kgsl_gmu_irq";
			qcom,msm-bus,name = "cnoc";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x1a 0x2734 0x00 0x00 0x1a 0x2734 0x00 0x64>;
			regulator-names = "vddcx\0vdd";
			vddcx-supply = <0x2e9>;
			vdd-supply = <0x2ea>;
			clocks = <0x71 0x03 0x71 0x09 0x1b 0x13 0x1b 0x28 0x71 0x00>;
			clock-names = "gmu_clk\0cxo_clk\0axi_clk\0memnoc_clk\0gpu_cc_ahb";
			mboxes = <0x1f 0x00>;
			mbox-names = "aop";
			phandle = <0x6a>;

			qcom,gmu-pwrlevels {
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				compatible = "qcom,gmu-pwrlevels";

				qcom,gmu-pwrlevel@0 {
					reg = <0x00>;
					qcom,gmu-freq = <0x00>;
				};

				qcom,gmu-pwrlevel@1 {
					reg = <0x01>;
					qcom,gmu-freq = <0xbebc200>;
				};
			};

			gmu_user {
				compatible = "qcom,smmu-gmu-user-cb";
				iommus = <0x237 0x04 0x400>;
				phandle = <0x58b>;
			};

			gmu_kernel {
				compatible = "qcom,smmu-gmu-kernel-cb";
				iommus = <0x237 0x05 0x400>;
				phandle = <0x58c>;
			};

			qcom,gpu-acd-table {
				qcom,acd-enable-by-level = <0x3e>;
				qcom,acd-stride = <0x02>;
				qcom,acd-num-levels = <0x05>;
				qcom,acd-data = <0xa02d5ffd 0x7611 0xa02d5ffd 0x6911 0xa02d5ffd 0x6111 0xa02d5ffd 0x6011 0x802d5ffd 0x5411>;
			};
		};

		kgsl-smmu@0x02ca0000 {
			compatible = "qcom,qsmmu-v500";
			reg = <0x2ca0000 0x10000 0x2cc2000 0x20>;
			reg-names = "base\0tcu-base";
			#iommu-cells = <0x02>;
			qcom,dynamic;
			qcom,skip-init;
			qcom,use-3-lvl-tables;
			qcom,disable-atos;
			#global-interrupts = <0x01>;
			qcom,regulator-names = "vdd";
			vdd-supply = <0x2e9>;
			clocks = <0x1b 0x28 0x1b 0x29 0x71 0x00>;
			clock-names = "gcc_gpu_memnoc_gfx_clk\0gcc_gpu_snoc_dvm_gfx_clk\0gpu_cc_ahb_clk";
			#size-cells = <0x01>;
			#address-cells = <0x01>;
			ranges;
			interrupts = <0x00 0x2a2 0x04 0x00 0x2a9 0x04 0x00 0x2aa 0x04 0x00 0x2ab 0x04 0x00 0x2ac 0x04 0x00 0x2ad 0x04 0x00 0x2ae 0x04 0x00 0x2af 0x04 0x00 0x2b0 0x04>;
			qcom,actlr = <0x00 0x407 0x303>;
			phandle = <0x237>;

			gfx_0_tbu@0x2cc5000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x2cc5000 0x1000 0x2cc2200 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x00 0x400>;
				phandle = <0x58d>;
			};

			gfx_1_tbu@0x2cc9000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x2cc9000 0x1000 0x2cc2208 0x08>;
				reg-names = "base\0status-reg";
				qcom,stream-id-range = <0x400 0x400>;
				phandle = <0x58e>;
			};
		};

		gpu_opp_table_v2 {
			compatible = "operating-points-v2";
			phandle = <0x2eb>;

			opp-585000000 {
				opp-hz = <0x00 0x22de6440>;
				opp-microvolt = <0x101>;
			};

			opp-499200000 {
				opp-hz = <0x00 0x1dc13000>;
				opp-microvolt = <0xe1>;
			};

			opp-427000000 {
				opp-hz = <0x00 0x197380c0>;
				opp-microvolt = <0xc1>;
			};

			opp-345000000 {
				opp-hz = <0x00 0x14904840>;
				opp-microvolt = <0x81>;
			};

			opp-257000000 {
				opp-hz = <0x00 0xf518240>;
				opp-microvolt = <0x41>;
			};
		};

		qcom,mdss_dsi_ss_notch_fhd_ea8074_cmd {
			qcom,mdss-dsi-panel-name = "ss notch fhd cmd dsi panel";
			qcom,mdss-dsi-panel-controller = <0x2f9>;
			qcom,mdss-dsi-panel-model = "SS NOTCH FHD EA8074 CMD PANEL";
			qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
			qcom,mdss-dsi-virtual-channel-id = <0x00>;
			qcom,mdss-dsi-stream = <0x00>;
			qcom,mdss-dsi-bpp = <0x18>;
			qcom,mdss-dsi-underflow-color = <0xff>;
			qcom,mdss-dsi-border-color = <0x00>;
			qcom,mdss-dsi-traffic-mode = "burst_mode";
			qcom,mdss-dsi-bllp-eof-power-mode;
			qcom,mdss-dsi-bllp-power-mode;
			qcom,ulps-enabled;
			qcom,mdss-dsi-lp11-init;
			qcom,mdss-dsi-lane-0-state;
			qcom,mdss-dsi-lane-1-state;
			qcom,mdss-dsi-lane-2-state;
			qcom,mdss-dsi-lane-3-state;
			qcom,mdss-brightness-max-level = <0xff>;
			qcom,mdss-dsi-dma-trigger = "trigger_sw";
			qcom,mdss-dsi-mdp-trigger = "none";
			qcom,mdss-dsi-bl-dcs-type-ss;
			qcom,mdss-dsi-reset-sequence = <0x01 0x01 0x00 0x01 0x01 0x0a>;
			qcom,mdss-pan-physical-width-dimension = <0x44>;
			qcom,mdss-pan-physical-height-dimension = <0x8e>;
			qcom,mdss-dsi-te-pin-select = <0x01>;
			qcom,mdss-dsi-wr-mem-start = <0x2c>;
			qcom,mdss-dsi-wr-mem-continue = <0x3c>;
			qcom,mdss-dsi-te-dcs-command = <0x01>;
			qcom,mdss-dsi-te-check-enable;
			qcom,mdss-dsi-te-using-te-pin;
			qcom,mdss-dsi-tx-eot-append;
			qcom,mdss-dsi-panel-hdr-enabled;
			qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
			qcom,mdss-dsi-panel-peak-brightness = <0x419ce0>;
			qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
			qcom,dispparam-enabled;
			qcom,mdss-panel-on-dimming-delay = <0x78>;
			qcom,mdss-dsi-t-clk-post = <0x19>;
			qcom,mdss-dsi-t-clk-pre = <0x1c>;
			qcom,panel-supply-entries = <0x5ad>;
			qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
			qcom,mdss-dsi-bl-min-level = <0x02>;
			qcom,mdss-dsi-bl-max-level = <0x3ff>;
			qcom,mdss-dsi-mode-sel-gpio-state = "single_port";
			qcom,platform-te-gpio = <0x37 0x08 0x00>;
			qcom,platform-reset-gpio = <0x37 0x06 0x00>;
			phandle = <0x5c2>;

			qcom,mdss-dsi-display-timings {

				timing@0 {
					qcom,mdss-dsi-panel-width = <0x438>;
					qcom,mdss-dsi-panel-height = <0x8c8>;
					qcom,mdss-dsi-h-front-porch = <0x38>;
					qcom,mdss-dsi-h-back-porch = <0x38>;
					qcom,mdss-dsi-h-pulse-width = <0x12>;
					qcom,mdss-dsi-h-sync-skew = <0x00>;
					qcom,mdss-dsi-v-back-porch = <0x18>;
					qcom,mdss-dsi-v-front-porch = <0x1a>;
					qcom,mdss-dsi-v-pulse-width = <0x0c>;
					qcom,mdss-dsi-h-left-border = <0x00>;
					qcom,mdss-dsi-h-right-border = <0x00>;
					qcom,mdss-dsi-v-top-border = <0x00>;
					qcom,mdss-dsi-v-bottom-border = <0x00>;
					qcom,mdss-dsi-panel-framerate = <0x3c>;
					qcom,mdss-dsi-on-command = [05 01 00 00 0a 00 02 11 00 39 00 00 00 00 00 05 2b 00 00 08 c7 39 00 00 00 00 00 03 f0 5a 5a 39 00 00 00 00 00 02 b0 05 39 00 00 00 00 00 02 b1 10 39 00 00 00 00 00 02 b0 02 39 00 00 00 00 00 05 d5 02 17 54 14 39 01 00 00 00 00 03 f0 a5 a5 39 00 00 00 00 00 02 35 00 39 00 00 00 00 00 03 51 00 00 39 00 00 00 00 00 02 53 20 39 01 00 00 6e 00 02 55 00 05 01 00 00 00 00 02 29 00];
					qcom,mdss-dsi-off-command = [05 01 00 00 00 00 02 28 00 05 01 00 00 78 00 02 10 00];
					qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-doze-hbm-command = [39 00 00 00 00 00 03 f0 5a 5a 39 00 00 00 00 00 02 ef b0 39 00 00 00 00 00 02 b0 17 39 00 00 00 00 00 04 e3 00 00 00 39 01 00 00 01 00 02 53 22 39 01 00 00 00 00 03 f0 a5 a5];
					qcom,mdss-dsi-doze-lbm-command = [39 00 00 00 00 00 03 f0 5a 5a 39 00 00 00 00 00 02 ef b0 39 00 00 00 00 00 02 b0 17 39 00 00 00 00 00 04 e3 00 00 00 39 01 00 00 01 00 02 53 23 39 01 00 00 00 00 03 f0 a5 a5];
					qcom,mdss-dsi-nolp-command = [05 01 00 00 00 00 02 28 00 39 00 00 00 00 00 03 51 00 00 39 00 00 00 00 00 03 f0 5a 5a 39 00 00 00 00 00 02 b0 17 39 00 00 00 00 00 04 e3 86 80 01 39 00 00 00 00 00 02 53 28 39 01 00 00 00 00 03 f0 a5 a5 05 01 00 00 00 00 02 29 00];
					qcom,mdss-dsi-doze-hbm-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-doze-lbm-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-nolp-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-dispparam-acl-off-command = [39 01 00 00 00 00 02 55 00];
					qcom,mdss-dsi-dispparam-acl-off-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-dispparam-acl-l1-command = [39 01 00 00 00 00 02 55 01];
					qcom,mdss-dsi-dispparam-acl-l1-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-dispparam-acl-l2-command = [39 01 00 00 00 00 02 55 02];
					qcom,mdss-dsi-dispparam-acl-l2-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-dispparam-acl-l3-command = [39 01 00 00 00 00 02 55 03];
					qcom,mdss-dsi-dispparam-acl-l3-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-dispparam-hbm-off-command = [39 01 00 00 00 00 02 53 28];
					qcom,mdss-dsi-dispparam-hbm-off-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-dispparam-hbm-on-command = [39 01 00 00 00 00 02 53 e8];
					qcom,mdss-dsi-dispparam-hbm-on-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-dispparam-hbm-fod-off-command = [39 00 00 00 00 00 02 53 20 39 00 00 00 00 00 03 f0 5a 5a 39 00 00 00 00 00 03 b2 00 40 39 00 00 00 00 00 02 b0 04 39 00 00 00 00 00 02 b2 80 39 00 00 00 00 00 02 f7 03 39 01 00 00 00 00 03 f0 a5 a5];
					qcom,mdss-dsi-dispparam-hbm-fod-off-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-dispparam-hbm-fod-on-command = [39 00 00 00 00 00 03 f0 5a 5a 39 00 00 00 00 00 03 b2 00 10 39 00 00 00 00 00 02 b0 04 39 00 00 00 00 00 02 b2 00 39 00 00 00 00 00 02 f7 03 39 00 00 00 00 00 03 f0 a5 a5 39 01 00 00 00 00 02 53 e0];
					qcom,mdss-dsi-dispparam-hbm-fod-on-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-dispparam-hbm-fod2norm-command = [39 00 00 00 00 00 03 f0 5a 5a 39 00 00 00 00 00 03 b2 00 40 39 00 00 00 00 00 02 b0 04 39 00 00 00 00 00 02 b2 80 39 00 00 00 00 00 02 f7 03 39 01 00 00 00 00 03 f0 a5 a5];
					qcom,mdss-dsi-dispparam-hbm-fod2norm-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-dispparam-dimmingon-command = [39 01 00 00 01 00 02 53 28];
					qcom,mdss-dsi-dispparam-dimmingon-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-h-sync-pulse = <0x00>;
					qcom,mdss-dsi-panel-phy-timings = [00 22 08 09 25 23 09 09 06 03 04 00 1c 19];
					qcom,display-topology = <0x01 0x00 0x01>;
					qcom,default-topology-index = <0x00>;
				};
			};
		};

		qcom,mdss_dsi_samsung_fhd_ea8076_cmd {
			qcom,mdss-dsi-panel-name = "samsung ea8076 fhd cmd dsi panel";
			qcom,mdss-dsi-panel-id = <0x00>;
			qcom,mdss-dsi-panel-model = "SAMSUNG FHD EA8076 CMD PANEL";
			qcom,mdss-dsi-panel-sleepwrmod = <0x00>;
			qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
			qcom,mdss-dsi-virtual-channel-id = <0x00>;
			qcom,mdss-dsi-stream = <0x00>;
			qcom,mdss-dsi-bpp = <0x18>;
			qcom,mdss-dsi-underflow-color = <0xff>;
			qcom,mdss-dsi-border-color = <0x00>;
			qcom,mdss-dsi-traffic-mode = "burst_mode";
			qcom,mdss-dsi-bllp-eof-power-mode;
			qcom,mdss-dsi-bllp-power-mode;
			qcom,ulps-enabled;
			qcom,mdss-dsi-lp11-init;
			qcom,mdss-dsi-lane-0-state;
			qcom,mdss-dsi-lane-1-state;
			qcom,mdss-dsi-lane-2-state;
			qcom,mdss-dsi-lane-3-state;
			qcom,mdss-brightness-max-level = <0x7ff>;
			qcom,bl-update-flag = "delay_until_first_frame";
			qcom,mdss-dsi-dma-trigger = "trigger_sw";
			qcom,mdss-dsi-mdp-trigger = "none";
			qcom,mdss-dsi-bl-dcs-type-ss;
			qcom,mdss-dsi-reset-sequence = <0x00 0x01 0x01 0x0a>;
			qcom,mdss-pan-physical-width-dimension = <0x44>;
			qcom,mdss-pan-physical-height-dimension = <0x93>;
			qcom,mdss-dsi-te-pin-select = <0x01>;
			qcom,mdss-dsi-wr-mem-start = <0x2c>;
			qcom,mdss-dsi-wr-mem-continue = <0x3c>;
			qcom,mdss-dsi-te-dcs-command = <0x01>;
			qcom,mdss-dsi-te-check-enable;
			qcom,mdss-dsi-te-using-te-pin;
			qcom,mdss-dsi-tx-eot-append;
			qcom,mdss-dsi-panel-hdr-enabled;
			qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
			qcom,mdss-dsi-panel-peak-brightness = <0x419ce0>;
			qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
			qcom,dispparam-enabled;
			qcom,mdss-panel-on-dimming-delay = <0x78>;
			qcom,disp-doze-backlight-threshold = <0x08>;
			qcom,mdss-dsi-t-clk-post = <0x1a>;
			qcom,mdss-dsi-t-clk-pre = <0x1e>;
			qcom,esd-check-enabled;
			qcom,mdss-dsi-panel-status-check-mode = "reg_read";
			qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
			qcom,mdss-dsi-panel-status-command-state = "dsi_hs_mode";
			qcom,mdss-dsi-panel-status-value = <0x9c>;
			qcom,mdss-dsi-panel-status-read-length = <0x01>;
			qcom,panel-supply-entries = <0x5ad>;
			qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
			qcom,mdss-dsi-bl-min-level = <0x02>;
			qcom,mdss-dsi-bl-max-level = <0x7ff>;
			qcom,mdss-dsi-mode-sel-gpio-state = "single_port";
			qcom,platform-te-gpio = <0x37 0x08 0x00>;
			qcom,platform-reset-gpio = <0x37 0x06 0x00>;
			phandle = <0x5c3>;

			qcom,mdss-dsi-display-timings {

				timing@0 {
					qcom,mdss-dsi-panel-width = <0x438>;
					qcom,mdss-dsi-panel-height = <0x924>;
					qcom,mdss-dsi-h-front-porch = <0x40>;
					qcom,mdss-dsi-h-back-porch = <0x40>;
					qcom,mdss-dsi-h-pulse-width = <0x14>;
					qcom,mdss-dsi-h-sync-skew = <0x00>;
					qcom,mdss-dsi-v-back-porch = <0x40>;
					qcom,mdss-dsi-v-front-porch = <0x40>;
					qcom,mdss-dsi-v-pulse-width = <0x14>;
					qcom,mdss-dsi-h-left-border = <0x00>;
					qcom,mdss-dsi-h-right-border = <0x00>;
					qcom,mdss-dsi-v-top-border = <0x00>;
					qcom,mdss-dsi-v-bottom-border = <0x00>;
					qcom,mdss-dsi-panel-framerate = <0x3c>;
					qcom,mdss-dsi-panel-clockrate = <0x4190ab00>;
					qcom,mdss-dsi-panel-jitter = <0x05 0x01>;
					qcom,mdss-dsi-on-command = [05 01 00 00 0a 00 02 11 00 39 00 00 00 00 00 03 f0 5a 5a 39 00 00 00 00 00 02 35 00 39 00 00 00 00 00 03 b7 01 4b 39 00 00 00 00 00 02 b0 07 39 00 00 00 00 00 03 d9 88 2e 39 00 00 00 00 00 02 b0 09 39 00 00 00 00 00 02 d8 00 39 01 00 00 00 00 03 f0 a5 a5 39 01 00 00 00 00 05 2b 00 00 09 23 39 00 00 00 00 00 03 f0 5a 5a 39 00 00 00 00 00 03 fc 5a 5a 39 00 00 00 00 00 07 e1 00 00 c3 00 22 00 39 00 00 00 00 00 07 e2 00 00 00 00 00 00 39 00 00 00 00 00 0c e9 11 55 a6 75 a3 b8 bb 2a 00 1a b8 39 00 00 00 00 00 03 f0 a5 a5 39 01 00 00 00 00 03 fc a5 a5 39 00 00 00 00 00 02 53 20 39 00 00 00 00 00 03 51 00 00 39 01 00 00 43 00 02 55 00 05 01 00 00 00 00 02 29 00];
					qcom,mdss-dsi-off-command = [05 01 00 00 00 00 02 28 00 05 01 00 00 78 00 02 10 00];
					qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-doze-hbm-command = [39 00 00 00 00 00 03 f0 5a 5a 39 00 00 00 00 00 02 d4 8b 39 00 00 00 00 00 02 b0 a5 39 00 00 00 00 00 02 c7 00 39 00 00 00 00 00 02 b0 69 39 00 00 00 00 00 03 b9 08 8f 39 00 00 00 01 00 02 53 22 39 01 00 00 00 00 03 f0 a5 a5];
					qcom,mdss-dsi-doze-lbm-command = [39 00 00 00 00 00 03 f0 5a 5a 39 00 00 00 00 00 02 d4 8b 39 00 00 00 00 00 02 b0 a5 39 00 00 00 00 00 02 c7 00 39 00 00 00 00 00 02 b0 69 39 00 00 00 00 00 03 b9 08 8f 39 00 00 00 00 00 02 53 23 39 01 00 00 00 00 03 f0 a5 a5];
					qcom,mdss-dsi-nolp-command = [05 01 00 00 22 00 02 28 00 39 01 00 00 00 00 02 53 20 05 01 00 00 00 00 02 29 00];
					qcom,mdss-dsi-doze-hbm-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-doze-lbm-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-nolp-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-dispparam-acl-off-command = [39 01 00 00 00 00 02 55 00];
					qcom,mdss-dsi-dispparam-acl-off-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-dispparam-acl-l1-command = [39 01 00 00 00 00 02 55 01];
					qcom,mdss-dsi-dispparam-acl-l1-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-dispparam-acl-l2-command = [39 01 00 00 00 00 02 55 02];
					qcom,mdss-dsi-dispparam-acl-l2-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-dispparam-acl-l3-command = [39 01 00 00 00 00 02 55 03];
					qcom,mdss-dsi-dispparam-acl-l3-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-dispparam-hbm-off-command = [39 01 00 00 00 00 02 53 28];
					qcom,mdss-dsi-dispparam-hbm-off-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-dispparam-hbm-on-command = [39 01 00 00 00 00 02 53 e8];
					qcom,mdss-dsi-dispparam-hbm-on-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-dispparam-hbm-fod-off-command = [39 01 00 00 00 00 02 53 20 39 00 00 00 00 00 03 f0 5a 5a 39 00 00 00 00 00 03 b7 01 4b 39 00 00 00 00 00 02 b0 03 39 00 00 00 00 00 02 b7 49 39 01 00 00 01 00 03 f0 a5 a5];
					qcom,mdss-dsi-dispparam-hbm-fod-off-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-dispparam-hbm-fod-on-command = [39 00 00 00 00 00 03 f0 5a 5a 39 00 00 00 00 00 02 b0 03 39 00 00 00 00 00 02 b7 c9 39 01 00 00 00 00 03 f0 a5 a5 39 01 00 00 01 00 02 53 e0 39 00 00 00 00 00 03 f0 5a 5a 39 00 00 00 00 00 03 b7 01 43 39 01 00 00 01 00 03 f0 a5 a5];
					qcom,mdss-dsi-dispparam-hbm-fod-on-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-dispparam-hbm-fod2norm-command = [39 00 00 00 00 00 03 f0 5a 5a 39 00 00 00 00 00 03 b2 00 40 39 00 00 00 00 00 02 b0 04 39 00 00 00 00 00 02 b2 80 39 00 00 00 00 00 02 f7 03 39 01 00 00 00 00 03 f0 a5 a5];
					qcom,mdss-dsi-dispparam-hbm-fod2norm-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-dispparam-dimmingon-command = [39 01 00 00 01 00 02 53 28];
					qcom,mdss-dsi-dispparam-dimmingon-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-dispparam-dimmingoff-command = [39 01 00 00 01 00 02 53 20];
					qcom,mdss-dsi-dispparam-dimmingoff-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-dispparam-crc-srgb-on-command = [39 01 00 00 00 00 02 81 90 39 01 00 00 00 00 03 f0 5a 5a 39 01 00 00 00 00 02 b1 00 39 01 00 00 00 00 02 b0 01 39 01 00 00 00 00 16 b1 ae 0c 05 3f c6 14 05 07 aa 4a dd c8 c3 14 c0 e8 dc 19 ff f4 d9 39 01 00 00 00 00 02 b0 16 39 01 00 00 00 00 16 b1 bd 02 00 14 d1 00 04 07 aa 0c ec cb c8 0f dd d9 e4 05 ff ff ff 39 01 00 00 00 00 03 f0 a5 a5];
					qcom,mdss-dsi-dispparam-crc-srgb-on-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-dispparam-crc-dcip3-on-command = [39 01 00 00 00 00 02 81 91 39 01 00 00 00 00 03 f0 5a 5a 39 01 00 00 00 00 02 b1 00 39 01 00 00 00 00 02 b0 01 39 01 00 00 00 00 16 b1 ae 0c 05 3f c6 14 05 07 aa 4a dd c8 c3 14 c0 e8 dc 19 ff f4 d9 39 01 00 00 00 00 02 b0 16 39 01 00 00 00 00 16 b1 cb 0b 01 0b ec 03 05 08 cf 14 fa fa e7 05 ee ee f2 00 ff ff ff 39 01 00 00 00 00 03 f0 a5 a5];
					qcom,mdss-dsi-dispparam-crc-dcip3-on-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-dispparam-crc-off-command = [39 01 00 00 00 00 02 81 00 39 01 00 00 00 00 03 f0 5a 5a 39 01 00 00 00 00 02 b1 01 39 01 00 00 00 00 03 f0 a5 a5];
					qcom,mdss-dsi-dispparam-crc-off-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-h-sync-pulse = <0x00>;
					qcom,mdss-dsi-panel-phy-timings = [00 24 0a 0a 26 25 09 0a 06 03 04 00 1e 1a];
					qcom,display-topology = <0x01 0x00 0x01>;
					qcom,default-topology-index = <0x00>;
				};
			};
		};

		qcom,mdss_dsi_samsung_fhd_ea8076_f1_cmd {
			qcom,mdss-dsi-panel-name = "samsung ea8076 fhd cmd dsi panel";
			qcom,mdss-dsi-panel-id = <0x00>;
			qcom,mdss-dsi-panel-model = "SAMSUNG FHD EA8076 CMD PANEL";
			qcom,mdss-dsi-panel-sleepwrmod = <0x00>;
			qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
			qcom,mdss-dsi-virtual-channel-id = <0x00>;
			qcom,mdss-dsi-stream = <0x00>;
			qcom,mdss-dsi-bpp = <0x18>;
			qcom,mdss-dsi-underflow-color = <0xff>;
			qcom,mdss-dsi-border-color = <0x00>;
			qcom,mdss-dsi-traffic-mode = "burst_mode";
			qcom,mdss-dsi-bllp-eof-power-mode;
			qcom,mdss-dsi-bllp-power-mode;
			qcom,ulps-enabled;
			qcom,mdss-dsi-lp11-init;
			qcom,mdss-dsi-lane-0-state;
			qcom,mdss-dsi-lane-1-state;
			qcom,mdss-dsi-lane-2-state;
			qcom,mdss-dsi-lane-3-state;
			qcom,mdss-brightness-max-level = <0x7ff>;
			qcom,bl-update-flag = "delay_until_first_frame";
			qcom,mdss-dsi-dma-trigger = "trigger_sw";
			qcom,mdss-dsi-mdp-trigger = "none";
			qcom,mdss-dsi-bl-dcs-type-ss;
			qcom,mdss-dsi-reset-sequence = <0x00 0x01 0x01 0x0a>;
			qcom,mdss-pan-physical-width-dimension = <0x44>;
			qcom,mdss-pan-physical-height-dimension = <0x93>;
			qcom,mdss-dsi-te-pin-select = <0x01>;
			qcom,mdss-dsi-wr-mem-start = <0x2c>;
			qcom,mdss-dsi-wr-mem-continue = <0x3c>;
			qcom,mdss-dsi-te-dcs-command = <0x01>;
			qcom,mdss-dsi-te-check-enable;
			qcom,mdss-dsi-te-using-te-pin;
			qcom,mdss-dsi-tx-eot-append;
			qcom,mdss-dsi-panel-hdr-enabled;
			qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
			qcom,mdss-dsi-panel-peak-brightness = <0x419ce0>;
			qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
			qcom,dispparam-enabled;
			qcom,mdss-panel-on-dimming-delay = <0xc8>;
			qcom,esd-err-irq-gpio = <0x37 0x05 0x2002>;
			qcom,disp-doze-backlight-threshold = <0x08>;
			qcom,elvss_dimming_check_enable;
			qcom,mdss-dsi-panel-elvss-dimming-read-length = <0x01>;
			qcom,mdss-dsi-dispparam-elvss-dimming-offset-command = [39 01 00 00 00 00 02 b0 07];
			qcom,mdss-dsi-dispparam-elvss-dimming-offset-command-state = "dsi_hs_mode";
			qcom,mdss-dsi-dispparam-elvss-dimming-read-command = <0x6010001 0x1b7>;
			qcom,mdss-dsi-dispparam-elvss-dimming-read-command-state = "dsi_hs_mode";
			qcom,mdss-dsi-dispparam-hbm-fod-off-command = [39 01 00 00 00 00 02 53 20 39 00 00 00 00 00 03 f0 5a 5a 39 00 00 00 00 00 03 b7 01 4b 39 00 00 00 00 00 02 b0 03 39 00 00 00 00 00 02 b7 49 39 00 00 00 00 00 02 b0 07 39 00 00 00 00 00 02 b7 91 39 01 00 00 01 00 03 f0 a5 a5];
			qcom,mdss-dsi-dispparam-hbm-fod-off-command-state = "dsi_hs_mode";
			qcom,mdss-dsi-dispparam-hbm-fod-on-command = [39 00 00 00 00 00 03 f0 5a 5a 39 00 00 00 00 00 02 b0 03 39 00 00 00 00 00 02 b7 c9 39 00 00 00 00 00 02 b0 07 39 00 00 00 00 00 02 b7 91 39 00 00 00 00 00 03 f0 a5 a5 39 01 00 00 01 00 02 53 e0 39 00 00 00 00 00 03 f0 5a 5a 39 00 00 00 00 00 03 b7 01 43 39 01 00 00 01 00 03 f0 a5 a5];
			qcom,mdss-dsi-dispparam-hbm-fod-on-command-state = "dsi_hs_mode";
			qcom,mdss-dsi-t-clk-post = <0x1a>;
			qcom,mdss-dsi-t-clk-pre = <0x1e>;
			qcom,panel-supply-entries = <0x5ad>;
			qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
			qcom,mdss-dsi-bl-min-level = <0x02>;
			qcom,mdss-dsi-bl-max-level = <0x7ff>;
			qcom,mdss-dsi-mode-sel-gpio-state = "single_port";
			qcom,platform-te-gpio = <0x37 0x08 0x00>;
			qcom,platform-reset-gpio = <0x37 0x06 0x00>;
			phandle = <0x5c4>;

			qcom,mdss-dsi-display-timings {

				timing@0 {
					qcom,mdss-dsi-panel-width = <0x438>;
					qcom,mdss-dsi-panel-height = <0x924>;
					qcom,mdss-dsi-h-front-porch = <0x40>;
					qcom,mdss-dsi-h-back-porch = <0x40>;
					qcom,mdss-dsi-h-pulse-width = <0x14>;
					qcom,mdss-dsi-h-sync-skew = <0x00>;
					qcom,mdss-dsi-v-back-porch = <0x40>;
					qcom,mdss-dsi-v-front-porch = <0x40>;
					qcom,mdss-dsi-v-pulse-width = <0x14>;
					qcom,mdss-dsi-h-left-border = <0x00>;
					qcom,mdss-dsi-h-right-border = <0x00>;
					qcom,mdss-dsi-v-top-border = <0x00>;
					qcom,mdss-dsi-v-bottom-border = <0x00>;
					qcom,mdss-dsi-panel-framerate = <0x3c>;
					qcom,mdss-dsi-panel-clockrate = <0x4190ab00>;
					qcom,mdss-dsi-panel-jitter = <0x05 0x01>;
					qcom,mdss-dsi-on-command = <0x39000000 0x3f0 0x5a5a3900 0x00 0x3fc5a5a 0x39000000 0x2b0 0xc390000 0x02 0xff103900 0x00 0x2b02f39 0x1000000 0x2d101 0x39000000 0x3f0 0xa5a53901 0x00 0x3fca5a5 0x5010000 0xa000211 0x390000 0x03 0xf05a5a39 0x00 0x23500 0x39000000 0x3b7 0x14b3900 0x00 0x2b00639 0x00 0x2b710 0x39010000 0x3f0 0xa5a53901 0x00 0x52b0000 0x9233900 0x00 0x3f05a5a 0x39000000 0x3fc 0x5a5a3900 0x00 0x2b02339 0x00 0x2d133 0x39000000 0xce9 0x1155a675 0xa3a637be 0x1ab839 0x00 0xcd914 0x8f6e 0x8f2e 0x6e343900 0x00 0x6dc03101 0x3000600 0x00 0x00 0x50 0x403d 0x5e0000 0x200720 0x30580000 0x00 0xe00b75d8 0x00 0xfc000000 0xf6970f6d 0xe6cd0521 0x8beceded 0xed0d3f60 0x67fd6d 0x51bcdddd 0x700 0x200000 0x00 0x00 0x702f 0x32e 0x3c20e000 0x00 0x68c3901 0x00 0x2c03139 0x00 0x7e100 0xc30022 0x390000 0x07 0xe2000000 0x39 0x00 0x3f0a5 0xa5390100 0x03 0xfca5a539 0x00 0x25320 0x39000000 0x351 0x3901 0x4300 0x2550005 0x1000000 0x22900>;
					qcom,mdss-dsi-off-command = [05 01 00 00 00 00 02 28 00 05 01 00 00 78 00 02 10 00];
					qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-doze-hbm-command = [39 00 00 00 00 00 03 f0 5a 5a 39 00 00 00 00 00 02 d4 8b 39 00 00 00 00 00 02 b0 a5 39 00 00 00 00 00 02 c7 00 39 00 00 00 00 00 02 b0 69 39 00 00 00 00 00 03 b9 08 8f 39 01 00 00 01 00 02 53 22 39 01 00 00 00 00 03 f0 a5 a5];
					qcom,mdss-dsi-doze-lbm-command = [39 00 00 00 00 00 03 f0 5a 5a 39 00 00 00 00 00 02 d4 8b 39 00 00 00 00 00 02 b0 a5 39 00 00 00 00 00 02 c7 00 39 00 00 00 00 00 02 b0 69 39 00 00 00 00 00 03 b9 08 8f 39 01 00 00 00 00 02 53 23 39 01 00 00 00 00 03 f0 a5 a5];
					qcom,mdss-dsi-nolp-command = [05 01 00 00 10 00 02 28 00 39 01 00 00 00 00 02 53 20 05 01 00 00 00 00 02 29 00];
					qcom,mdss-dsi-doze-hbm-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-doze-lbm-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-nolp-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-dispparam-acl-off-command = [39 01 00 00 00 00 02 55 00];
					qcom,mdss-dsi-dispparam-acl-off-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-dispparam-acl-l1-command = [39 01 00 00 00 00 02 55 01];
					qcom,mdss-dsi-dispparam-acl-l1-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-dispparam-acl-l2-command = [39 01 00 00 00 00 02 55 02];
					qcom,mdss-dsi-dispparam-acl-l2-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-dispparam-acl-l3-command = [39 01 00 00 00 00 02 55 03];
					qcom,mdss-dsi-dispparam-acl-l3-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-dispparam-hbm-off-command = [39 01 00 00 00 00 02 53 28];
					qcom,mdss-dsi-dispparam-hbm-off-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-dispparam-hbm-on-command = [39 01 00 00 00 00 02 53 e8];
					qcom,mdss-dsi-dispparam-hbm-on-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-dispparam-dimmingon-command = [39 01 00 00 01 00 02 53 28];
					qcom,mdss-dsi-dispparam-dimmingon-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-dispparam-dimmingoff-command = [39 01 00 00 01 00 02 53 20];
					qcom,mdss-dsi-dispparam-dimmingoff-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-dispparam-crc-srgb-on-command = [39 01 00 00 00 00 02 81 90 39 01 00 00 00 00 03 f0 5a 5a 39 01 00 00 00 00 02 b1 00 39 01 00 00 00 00 02 b0 01 39 01 00 00 00 00 16 b1 ae 0c 05 3f c6 14 05 07 aa 4a dd c8 c3 14 c0 e8 dc 19 ff f4 d9 39 01 00 00 00 00 02 b0 16 39 01 00 00 00 00 16 b1 bd 02 00 14 d1 00 04 07 aa 0c ec cb c8 0f dd d9 e4 05 ff ff ff 39 01 00 00 00 00 03 f0 a5 a5];
					qcom,mdss-dsi-dispparam-crc-srgb-on-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-dispparam-crc-dcip3-on-command = [39 01 00 00 00 00 02 81 91 39 01 00 00 00 00 03 f0 5a 5a 39 01 00 00 00 00 02 b1 00 39 01 00 00 00 00 02 b0 01 39 01 00 00 00 00 16 b1 ae 0c 05 3f c6 14 05 07 aa 4a dd c8 c3 14 c0 e8 dc 19 ff f4 d9 39 01 00 00 00 00 02 b0 16 39 01 00 00 00 00 16 b1 cb 0b 01 0b ec 03 05 08 cf 14 fa fa e7 05 ee ee f2 00 ff ff ff 39 01 00 00 00 00 03 f0 a5 a5];
					qcom,mdss-dsi-dispparam-crc-dcip3-on-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-dispparam-crc-off-command = [39 01 00 00 00 00 02 81 00 39 01 00 00 00 00 03 f0 5a 5a 39 01 00 00 00 00 02 b1 01 39 01 00 00 00 00 03 f0 a5 a5];
					qcom,mdss-dsi-dispparam-crc-off-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-h-sync-pulse = <0x00>;
					qcom,mdss-dsi-panel-phy-timings = [00 24 0a 0a 26 25 09 0a 06 03 04 00 1e 1a];
					qcom,display-topology = <0x01 0x00 0x01>;
					qcom,default-topology-index = <0x00>;
				};
			};
		};

		qcom,mdss_dsi_samsung_fhd_ea8076_f1p2_cmd {
			qcom,mdss-dsi-panel-name = "samsung ea8076 fhd cmd dsi panel";
			qcom,mdss-dsi-panel-id = <0x00>;
			qcom,mdss-dsi-panel-model = "SAMSUNG FHD EA8076 CMD PANEL";
			qcom,mdss-dsi-panel-sleepwrmod = <0x00>;
			qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
			qcom,mdss-dsi-virtual-channel-id = <0x00>;
			qcom,mdss-dsi-stream = <0x00>;
			qcom,mdss-dsi-bpp = <0x18>;
			qcom,mdss-dsi-underflow-color = <0xff>;
			qcom,mdss-dsi-border-color = <0x00>;
			qcom,mdss-dsi-traffic-mode = "burst_mode";
			qcom,mdss-dsi-bllp-eof-power-mode;
			qcom,mdss-dsi-bllp-power-mode;
			qcom,ulps-enabled;
			qcom,mdss-dsi-lp11-init;
			qcom,mdss-dsi-lane-0-state;
			qcom,mdss-dsi-lane-1-state;
			qcom,mdss-dsi-lane-2-state;
			qcom,mdss-dsi-lane-3-state;
			qcom,mdss-brightness-max-level = <0x7ff>;
			qcom,bl-update-flag = "delay_until_first_frame";
			qcom,mdss-dsi-dma-trigger = "trigger_sw";
			qcom,mdss-dsi-mdp-trigger = "none";
			qcom,mdss-dsi-bl-dcs-type-ss;
			qcom,mdss-dsi-reset-sequence = <0x00 0x01 0x01 0x0a>;
			qcom,mdss-pan-physical-width-dimension = <0x44>;
			qcom,mdss-pan-physical-height-dimension = <0x93>;
			qcom,mdss-dsi-te-pin-select = <0x01>;
			qcom,mdss-dsi-wr-mem-start = <0x2c>;
			qcom,mdss-dsi-wr-mem-continue = <0x3c>;
			qcom,mdss-dsi-te-dcs-command = <0x01>;
			qcom,mdss-dsi-te-check-enable;
			qcom,mdss-dsi-te-using-te-pin;
			qcom,mdss-dsi-tx-eot-append;
			qcom,mdss-dsi-panel-hdr-enabled;
			qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
			qcom,mdss-dsi-panel-peak-brightness = <0x419ce0>;
			qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
			qcom,dispparam-enabled;
			qcom,mdss-panel-on-dimming-delay = <0xc8>;
			qcom,esd-err-irq-gpio = <0x37 0x05 0x2002>;
			qcom,disp-doze-backlight-threshold = <0x08>;
			qcom,elvss_dimming_check_enable;
			qcom,mdss-dsi-panel-elvss-dimming-read-length = <0x01>;
			qcom,mdss-dsi-dispparam-elvss-dimming-offset-command = [39 01 00 00 00 00 02 b0 07];
			qcom,mdss-dsi-dispparam-elvss-dimming-offset-command-state = "dsi_hs_mode";
			qcom,mdss-dsi-dispparam-elvss-dimming-read-command = <0x6010001 0x1b7>;
			qcom,mdss-dsi-dispparam-elvss-dimming-read-command-state = "dsi_hs_mode";
			qcom,mdss-dsi-dispparam-hbm-fod-off-command = [39 01 00 00 00 00 02 53 20 39 00 00 00 00 00 03 f0 5a 5a 39 00 00 00 00 00 03 b7 01 4b 39 00 00 00 00 00 02 b0 03 39 00 00 00 00 00 02 b7 49 39 00 00 00 00 00 02 b0 07 39 00 00 00 00 00 02 b7 91 39 01 00 00 01 00 03 f0 a5 a5];
			qcom,mdss-dsi-dispparam-hbm-fod-off-command-state = "dsi_hs_mode";
			qcom,mdss-dsi-dispparam-hbm-fod-on-command = [39 00 00 00 00 00 03 f0 5a 5a 39 00 00 00 00 00 02 b0 03 39 00 00 00 00 00 02 b7 c9 39 00 00 00 00 00 02 b0 07 39 00 00 00 00 00 02 b7 91 39 00 00 00 00 00 03 f0 a5 a5 39 01 00 00 01 00 02 53 e0 39 00 00 00 00 00 03 f0 5a 5a 39 00 00 00 00 00 03 b7 01 43 39 01 00 00 01 00 03 f0 a5 a5];
			qcom,mdss-dsi-dispparam-hbm-fod-on-command-state = "dsi_hs_mode";
			qcom,mdss-dsi-t-clk-post = <0x1a>;
			qcom,mdss-dsi-t-clk-pre = <0x1e>;
			qcom,panel-supply-entries = <0x5ae>;
			qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
			qcom,mdss-dsi-bl-min-level = <0x02>;
			qcom,mdss-dsi-bl-max-level = <0x7ff>;
			qcom,mdss-dsi-mode-sel-gpio-state = "single_port";
			qcom,platform-te-gpio = <0x37 0x08 0x00>;
			qcom,platform-reset-gpio = <0x37 0x06 0x00>;
			phandle = <0x5c7>;

			qcom,mdss-dsi-display-timings {

				timing@0 {
					qcom,mdss-dsi-panel-width = <0x438>;
					qcom,mdss-dsi-panel-height = <0x924>;
					qcom,mdss-dsi-h-front-porch = <0x40>;
					qcom,mdss-dsi-h-back-porch = <0x40>;
					qcom,mdss-dsi-h-pulse-width = <0x14>;
					qcom,mdss-dsi-h-sync-skew = <0x00>;
					qcom,mdss-dsi-v-back-porch = <0x40>;
					qcom,mdss-dsi-v-front-porch = <0x40>;
					qcom,mdss-dsi-v-pulse-width = <0x14>;
					qcom,mdss-dsi-h-left-border = <0x00>;
					qcom,mdss-dsi-h-right-border = <0x00>;
					qcom,mdss-dsi-v-top-border = <0x00>;
					qcom,mdss-dsi-v-bottom-border = <0x00>;
					qcom,mdss-dsi-panel-framerate = <0x3c>;
					qcom,mdss-dsi-panel-clockrate = <0x4190ab00>;
					qcom,mdss-dsi-panel-jitter = <0x05 0x01>;
					qcom,mdss-dsi-on-command = <0x39000000 0x3f0 0x5a5a3900 0x00 0x3fc5a5a 0x39000000 0x2b0 0xc390000 0x02 0xff103900 0x00 0x2b02f39 0x1000000 0x2d101 0x39000000 0x3f0 0xa5a53901 0x00 0x3fca5a5 0x5010000 0xa000211 0x390000 0x03 0xf05a5a39 0x00 0x23500 0x39000000 0x3b7 0x14b3900 0x00 0x2b00639 0x00 0x2b710 0x39010000 0x3f0 0xa5a53901 0x00 0x52b0000 0x9233900 0x00 0x3f05a5a 0x39000000 0x3fc 0x5a5a3900 0x00 0x2b02339 0x00 0x2d133 0x39000000 0xce9 0x1155a675 0xa3a637be 0x1ab839 0x00 0xcd914 0x8f6e 0x8f2e 0x6e343900 0x00 0x6dc03101 0x3000600 0x00 0x00 0x50 0x403d 0x5e0000 0x200720 0x30580000 0x00 0xe00b75d8 0x00 0xfc000000 0xf6970f6d 0xe6cd0521 0x8beceded 0xed0d3f60 0x67fd6d 0x51bcdddd 0x700 0x200000 0x00 0x00 0x702f 0x32e 0x3c20e000 0x00 0x68c3901 0x00 0x2c03139 0x00 0x7e100 0xc30022 0x390000 0x07 0xe2000000 0x39 0x00 0x3f0a5 0xa5390100 0x03 0xfca5a539 0x00 0x25320 0x39000000 0x351 0x3901 0x4300 0x2550005 0x1000000 0x22900>;
					qcom,mdss-dsi-off-command = [05 01 00 00 00 00 02 28 00 05 01 00 00 78 00 02 10 00];
					qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-doze-hbm-command = [39 00 00 00 00 00 03 f0 5a 5a 39 00 00 00 00 00 02 d4 8b 39 00 00 00 00 00 02 b0 a5 39 00 00 00 00 00 02 c7 00 39 00 00 00 00 00 02 b0 69 39 00 00 00 00 00 03 b9 08 8f 39 01 00 00 01 00 02 53 22 39 01 00 00 00 00 03 f0 a5 a5];
					qcom,mdss-dsi-doze-lbm-command = [39 00 00 00 00 00 03 f0 5a 5a 39 00 00 00 00 00 02 d4 8b 39 00 00 00 00 00 02 b0 a5 39 00 00 00 00 00 02 c7 00 39 00 00 00 00 00 02 b0 69 39 00 00 00 00 00 03 b9 08 8f 39 01 00 00 00 00 02 53 23 39 01 00 00 00 00 03 f0 a5 a5];
					qcom,mdss-dsi-nolp-command = [05 01 00 00 10 00 02 28 00 39 01 00 00 00 00 02 53 20 05 01 00 00 00 00 02 29 00];
					qcom,mdss-dsi-doze-hbm-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-doze-lbm-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-nolp-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-dispparam-acl-off-command = [39 01 00 00 00 00 02 55 00];
					qcom,mdss-dsi-dispparam-acl-off-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-dispparam-acl-l1-command = [39 01 00 00 00 00 02 55 01];
					qcom,mdss-dsi-dispparam-acl-l1-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-dispparam-acl-l2-command = [39 01 00 00 00 00 02 55 02];
					qcom,mdss-dsi-dispparam-acl-l2-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-dispparam-acl-l3-command = [39 01 00 00 00 00 02 55 03];
					qcom,mdss-dsi-dispparam-acl-l3-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-dispparam-hbm-off-command = [39 01 00 00 00 00 02 53 28];
					qcom,mdss-dsi-dispparam-hbm-off-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-dispparam-hbm-on-command = [39 01 00 00 00 00 02 53 e8];
					qcom,mdss-dsi-dispparam-hbm-on-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-dispparam-dimmingon-command = [39 01 00 00 01 00 02 53 28];
					qcom,mdss-dsi-dispparam-dimmingon-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-dispparam-dimmingoff-command = [39 01 00 00 01 00 02 53 20];
					qcom,mdss-dsi-dispparam-dimmingoff-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-dispparam-crc-srgb-on-command = [39 01 00 00 00 00 02 81 90 39 01 00 00 00 00 03 f0 5a 5a 39 01 00 00 00 00 02 b1 00 39 01 00 00 00 00 02 b0 01 39 01 00 00 00 00 16 b1 ae 0c 05 3f c6 14 05 07 aa 4a dd c8 c3 14 c0 e8 dc 19 ff f4 d9 39 01 00 00 00 00 02 b0 16 39 01 00 00 00 00 16 b1 bd 02 00 14 d1 00 04 07 aa 0c ec cb c8 0f dd d9 e4 05 ff ff ff 39 01 00 00 00 00 03 f0 a5 a5];
					qcom,mdss-dsi-dispparam-crc-srgb-on-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-dispparam-crc-dcip3-on-command = [39 01 00 00 00 00 02 81 91 39 01 00 00 00 00 03 f0 5a 5a 39 01 00 00 00 00 02 b1 00 39 01 00 00 00 00 02 b0 01 39 01 00 00 00 00 16 b1 ae 0c 05 3f c6 14 05 07 aa 4a dd c8 c3 14 c0 e8 dc 19 ff f4 d9 39 01 00 00 00 00 02 b0 16 39 01 00 00 00 00 16 b1 cb 0b 01 0b ec 03 05 08 cf 14 fa fa e7 05 ee ee f2 00 ff ff ff 39 01 00 00 00 00 03 f0 a5 a5];
					qcom,mdss-dsi-dispparam-crc-dcip3-on-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-dispparam-crc-off-command = [39 01 00 00 00 00 02 81 00 39 01 00 00 00 00 03 f0 5a 5a 39 01 00 00 00 00 02 b1 01 39 01 00 00 00 00 03 f0 a5 a5];
					qcom,mdss-dsi-dispparam-crc-off-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-h-sync-pulse = <0x00>;
					qcom,mdss-dsi-panel-phy-timings = [00 24 0a 0a 26 25 09 0a 06 03 04 00 1e 1a];
					qcom,display-topology = <0x01 0x00 0x01>;
					qcom,default-topology-index = <0x00>;
				};
			};
		};

		qcom,mdss_dsi_samsung_fhd_ea8076_f1p2_2_cmd {
			qcom,mdss-dsi-panel-name = "samsung ea8076 fhd cmd dsi panel";
			qcom,mdss-dsi-panel-id = <0x00>;
			qcom,mdss-dsi-panel-model = "SAMSUNG FHD EA8076 CMD PANEL";
			qcom,mdss-dsi-panel-sleepwrmod = <0x00>;
			qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
			qcom,mdss-dsi-virtual-channel-id = <0x00>;
			qcom,mdss-dsi-stream = <0x00>;
			qcom,mdss-dsi-bpp = <0x18>;
			qcom,mdss-dsi-underflow-color = <0xff>;
			qcom,mdss-dsi-border-color = <0x00>;
			qcom,mdss-dsi-traffic-mode = "burst_mode";
			qcom,mdss-dsi-bllp-eof-power-mode;
			qcom,mdss-dsi-bllp-power-mode;
			qcom,ulps-enabled;
			qcom,mdss-dsi-lp11-init;
			qcom,mdss-dsi-lane-0-state;
			qcom,mdss-dsi-lane-1-state;
			qcom,mdss-dsi-lane-2-state;
			qcom,mdss-dsi-lane-3-state;
			qcom,mdss-brightness-max-level = <0x7ff>;
			qcom,bl-update-flag = "delay_until_first_frame";
			qcom,mdss-dsi-dma-trigger = "trigger_sw";
			qcom,mdss-dsi-mdp-trigger = "none";
			qcom,mdss-dsi-bl-dcs-type-ss;
			qcom,mdss-dsi-reset-sequence = <0x00 0x01 0x01 0x0a>;
			qcom,mdss-pan-physical-width-dimension = <0x44>;
			qcom,mdss-pan-physical-height-dimension = <0x93>;
			qcom,mdss-dsi-te-pin-select = <0x01>;
			qcom,mdss-dsi-wr-mem-start = <0x2c>;
			qcom,mdss-dsi-wr-mem-continue = <0x3c>;
			qcom,mdss-dsi-te-dcs-command = <0x01>;
			qcom,mdss-dsi-te-check-enable;
			qcom,mdss-dsi-te-using-te-pin;
			qcom,mdss-dsi-tx-eot-append;
			qcom,mdss-dsi-panel-hdr-enabled;
			qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
			qcom,mdss-dsi-panel-peak-brightness = <0x419ce0>;
			qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
			qcom,dispparam-enabled;
			qcom,mdss-panel-on-dimming-delay = <0xc8>;
			qcom,esd-err-irq-gpio = <0x37 0x05 0x2002>;
			qcom,disp-doze-backlight-threshold = <0x08>;
			qcom,elvss_dimming_check_enable;
			qcom,mdss-dsi-panel-elvss-dimming-read-length = <0x01>;
			qcom,mdss-dsi-dispparam-elvss-dimming-offset-command = [39 01 00 00 00 00 02 b0 07];
			qcom,mdss-dsi-dispparam-elvss-dimming-offset-command-state = "dsi_hs_mode";
			qcom,mdss-dsi-dispparam-elvss-dimming-read-command = <0x6010001 0x1b7>;
			qcom,mdss-dsi-dispparam-elvss-dimming-read-command-state = "dsi_hs_mode";
			qcom,mdss-dsi-dispparam-hbm-fod-off-command = [39 01 00 00 00 00 02 53 20 39 00 00 00 00 00 03 f0 5a 5a 39 00 00 00 00 00 03 b7 01 4b 39 00 00 00 00 00 02 b0 03 39 00 00 00 00 00 02 b7 49 39 00 00 00 00 00 02 b0 07 39 00 00 00 00 00 02 b7 91 39 01 00 00 01 00 03 f0 a5 a5];
			qcom,mdss-dsi-dispparam-hbm-fod-off-command-state = "dsi_hs_mode";
			qcom,mdss-dsi-dispparam-hbm-fod-on-command = [39 00 00 00 00 00 03 f0 5a 5a 39 00 00 00 00 00 02 b0 03 39 00 00 00 00 00 02 b7 c9 39 00 00 00 00 00 02 b0 07 39 00 00 00 00 00 02 b7 91 39 00 00 00 00 00 03 f0 a5 a5 39 01 00 00 01 00 02 53 e0 39 00 00 00 00 00 03 f0 5a 5a 39 00 00 00 00 00 03 b7 01 43 39 01 00 00 01 00 03 f0 a5 a5];
			qcom,mdss-dsi-dispparam-hbm-fod-on-command-state = "dsi_hs_mode";
			qcom,mdss-dsi-t-clk-post = <0x1a>;
			qcom,mdss-dsi-t-clk-pre = <0x1e>;
			qcom,panel-supply-entries = <0x5ae>;
			qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
			qcom,mdss-dsi-bl-min-level = <0x02>;
			qcom,mdss-dsi-bl-max-level = <0x7ff>;
			qcom,mdss-dsi-mode-sel-gpio-state = "single_port";
			qcom,platform-te-gpio = <0x37 0x08 0x00>;
			qcom,platform-reset-gpio = <0x37 0x06 0x00>;
			phandle = <0x5c6>;

			qcom,mdss-dsi-display-timings {

				timing@0 {
					qcom,mdss-dsi-panel-width = <0x438>;
					qcom,mdss-dsi-panel-height = <0x924>;
					qcom,mdss-dsi-h-front-porch = <0x40>;
					qcom,mdss-dsi-h-back-porch = <0x40>;
					qcom,mdss-dsi-h-pulse-width = <0x14>;
					qcom,mdss-dsi-h-sync-skew = <0x00>;
					qcom,mdss-dsi-v-back-porch = <0x40>;
					qcom,mdss-dsi-v-front-porch = <0x40>;
					qcom,mdss-dsi-v-pulse-width = <0x14>;
					qcom,mdss-dsi-h-left-border = <0x00>;
					qcom,mdss-dsi-h-right-border = <0x00>;
					qcom,mdss-dsi-v-top-border = <0x00>;
					qcom,mdss-dsi-v-bottom-border = <0x00>;
					qcom,mdss-dsi-panel-framerate = <0x3c>;
					qcom,mdss-dsi-panel-clockrate = <0x4190ab00>;
					qcom,mdss-dsi-panel-jitter = <0x05 0x01>;
					qcom,mdss-dsi-on-command = <0x39000000 0x3f0 0x5a5a3900 0x00 0x3fc5a5a 0x39000000 0x2b0 0xc390000 0x02 0xff103900 0x00 0x2b02f39 0x1000000 0x2d101 0x39000000 0x3f0 0xa5a53901 0x00 0x3fca5a5 0x5010000 0xa000211 0x390000 0x03 0xf05a5a39 0x00 0x23500 0x39000000 0x3b7 0x14b3900 0x00 0x2b00639 0x00 0x2b710 0x39010000 0x3f0 0xa5a53901 0x00 0x52b0000 0x9233900 0x00 0x3f05a5a 0x39000000 0x3fc 0x5a5a3900 0x00 0x2b02439 0x00 0x2d133 0x39000000 0xce9 0x1155a675 0xa3a637be 0x1ab839 0x00 0xcd914 0x8f6e 0x8f2e 0x6e343900 0x00 0x6dc03101 0x3000600 0x00 0x00 0x50 0x403d 0x5e0000 0x200720 0x30580000 0x00 0xe00b75d8 0x00 0xfc000000 0xf6970f6d 0xe6cd0521 0x8beceded 0xed0d3f60 0x67fd6d 0x51bcdddd 0x700 0x200000 0x00 0x00 0x702f 0x32e 0x3c20e000 0x00 0x68c3901 0x00 0x2c03139 0x00 0x7e100 0xc30022 0x390000 0x07 0xe2000000 0x39 0x00 0x3f0a5 0xa5390100 0x03 0xfca5a539 0x00 0x25320 0x39000000 0x351 0x3901 0x4300 0x2550005 0x1000000 0x22900>;
					qcom,mdss-dsi-off-command = [05 01 00 00 00 00 02 28 00 05 01 00 00 78 00 02 10 00];
					qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-doze-hbm-command = [39 00 00 00 00 00 03 f0 5a 5a 39 00 00 00 00 00 02 d4 8b 39 00 00 00 00 00 02 b0 a5 39 00 00 00 00 00 02 c7 00 39 00 00 00 00 00 02 b0 69 39 00 00 00 00 00 03 b9 08 8f 39 01 00 00 01 00 02 53 22 39 01 00 00 00 00 03 f0 a5 a5];
					qcom,mdss-dsi-doze-lbm-command = [39 00 00 00 00 00 03 f0 5a 5a 39 00 00 00 00 00 02 d4 8b 39 00 00 00 00 00 02 b0 a5 39 00 00 00 00 00 02 c7 00 39 00 00 00 00 00 02 b0 69 39 00 00 00 00 00 03 b9 08 8f 39 01 00 00 00 00 02 53 23 39 01 00 00 00 00 03 f0 a5 a5];
					qcom,mdss-dsi-nolp-command = [05 01 00 00 10 00 02 28 00 39 01 00 00 00 00 02 53 20 05 01 00 00 00 00 02 29 00];
					qcom,mdss-dsi-doze-hbm-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-doze-lbm-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-nolp-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-dispparam-acl-off-command = [39 01 00 00 00 00 02 55 00];
					qcom,mdss-dsi-dispparam-acl-off-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-dispparam-acl-l1-command = [39 01 00 00 00 00 02 55 01];
					qcom,mdss-dsi-dispparam-acl-l1-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-dispparam-acl-l2-command = [39 01 00 00 00 00 02 55 02];
					qcom,mdss-dsi-dispparam-acl-l2-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-dispparam-acl-l3-command = [39 01 00 00 00 00 02 55 03];
					qcom,mdss-dsi-dispparam-acl-l3-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-dispparam-hbm-off-command = [39 01 00 00 00 00 02 53 28];
					qcom,mdss-dsi-dispparam-hbm-off-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-dispparam-hbm-on-command = [39 01 00 00 00 00 02 53 e8];
					qcom,mdss-dsi-dispparam-hbm-on-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-dispparam-dimmingon-command = [39 01 00 00 01 00 02 53 28];
					qcom,mdss-dsi-dispparam-dimmingon-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-dispparam-dimmingoff-command = [39 01 00 00 01 00 02 53 20];
					qcom,mdss-dsi-dispparam-dimmingoff-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-dispparam-crc-srgb-on-command = [39 01 00 00 00 00 02 81 90 39 01 00 00 00 00 03 f0 5a 5a 39 01 00 00 00 00 02 b1 00 39 01 00 00 00 00 02 b0 01 39 01 00 00 00 00 16 b1 ae 0c 05 3f c6 14 05 07 aa 4a dd c8 c3 14 c0 e8 dc 19 ff f4 d9 39 01 00 00 00 00 02 b0 16 39 01 00 00 00 00 16 b1 bd 02 00 14 d1 00 04 07 aa 0c ec cb c8 0f dd d9 e4 05 ff ff ff 39 01 00 00 00 00 03 f0 a5 a5];
					qcom,mdss-dsi-dispparam-crc-srgb-on-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-dispparam-crc-dcip3-on-command = [39 01 00 00 00 00 02 81 91 39 01 00 00 00 00 03 f0 5a 5a 39 01 00 00 00 00 02 b1 00 39 01 00 00 00 00 02 b0 01 39 01 00 00 00 00 16 b1 ae 0c 05 3f c6 14 05 07 aa 4a dd c8 c3 14 c0 e8 dc 19 ff f4 d9 39 01 00 00 00 00 02 b0 16 39 01 00 00 00 00 16 b1 cb 0b 01 0b ec 03 05 08 cf 14 fa fa e7 05 ee ee f2 00 ff ff ff 39 01 00 00 00 00 03 f0 a5 a5];
					qcom,mdss-dsi-dispparam-crc-dcip3-on-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-dispparam-crc-off-command = [39 01 00 00 00 00 02 81 00 39 01 00 00 00 00 03 f0 5a 5a 39 01 00 00 00 00 02 b1 01 39 01 00 00 00 00 03 f0 a5 a5];
					qcom,mdss-dsi-dispparam-crc-off-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-h-sync-pulse = <0x00>;
					qcom,mdss-dsi-panel-phy-timings = [00 24 0a 0a 26 25 09 0a 06 03 04 00 1e 1a];
					qcom,display-topology = <0x01 0x00 0x01>;
					qcom,default-topology-index = <0x00>;
				};
			};
		};

		qcom,mdss_dsi_samsung_fhd_ea8076_f1mp_cmd {
			qcom,mdss-dsi-panel-name = "samsung ea8076 fhd cmd dsi panel";
			qcom,mdss-dsi-panel-id = <0x00>;
			qcom,mdss-dsi-panel-model = "SAMSUNG FHD EA8076 CMD PANEL";
			qcom,mdss-dsi-panel-sleepwrmod = <0x00>;
			qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
			qcom,mdss-dsi-virtual-channel-id = <0x00>;
			qcom,mdss-dsi-stream = <0x00>;
			qcom,mdss-dsi-bpp = <0x18>;
			qcom,mdss-dsi-underflow-color = <0xff>;
			qcom,mdss-dsi-border-color = <0x00>;
			qcom,mdss-dsi-traffic-mode = "burst_mode";
			qcom,mdss-dsi-bllp-eof-power-mode;
			qcom,mdss-dsi-bllp-power-mode;
			qcom,ulps-enabled;
			qcom,mdss-dsi-lp11-init;
			qcom,mdss-dsi-lane-0-state;
			qcom,mdss-dsi-lane-1-state;
			qcom,mdss-dsi-lane-2-state;
			qcom,mdss-dsi-lane-3-state;
			qcom,mdss-brightness-max-level = <0x7ff>;
			qcom,bl-update-flag = "delay_until_first_frame";
			qcom,mdss-dsi-dma-trigger = "trigger_sw";
			qcom,mdss-dsi-mdp-trigger = "none";
			qcom,mdss-dsi-bl-dcs-type-ss;
			qcom,mdss-dsi-reset-sequence = <0x00 0x01 0x01 0x0a>;
			qcom,mdss-pan-physical-width-dimension = <0x44>;
			qcom,mdss-pan-physical-height-dimension = <0x93>;
			qcom,mdss-dsi-te-pin-select = <0x01>;
			qcom,mdss-dsi-wr-mem-start = <0x2c>;
			qcom,mdss-dsi-wr-mem-continue = <0x3c>;
			qcom,mdss-dsi-te-dcs-command = <0x01>;
			qcom,mdss-dsi-te-check-enable;
			qcom,mdss-dsi-te-using-te-pin;
			qcom,mdss-dsi-tx-eot-append;
			qcom,mdss-dsi-panel-hdr-enabled;
			qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
			qcom,mdss-dsi-panel-peak-brightness = <0x419ce0>;
			qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
			qcom,dispparam-enabled;
			qcom,mdss-panel-on-dimming-delay = <0xc8>;
			qcom,esd-err-irq-gpio = <0x37 0x05 0x2002>;
			qcom,disp-doze-backlight-threshold = <0x08>;
			qcom,elvss_dimming_check_enable;
			qcom,mdss-dsi-panel-elvss-dimming-read-length = <0x01>;
			qcom,mdss-dsi-dispparam-elvss-dimming-offset-command = [39 01 00 00 00 00 02 b0 07];
			qcom,mdss-dsi-dispparam-elvss-dimming-offset-command-state = "dsi_hs_mode";
			qcom,mdss-dsi-dispparam-elvss-dimming-read-command = <0x6010001 0x1b7>;
			qcom,mdss-dsi-dispparam-elvss-dimming-read-command-state = "dsi_hs_mode";
			qcom,mdss-dsi-dispparam-hbm-fod-off-command = [39 01 00 00 00 00 02 53 20 39 00 00 00 00 00 03 f0 5a 5a 39 00 00 00 00 00 03 b7 01 4b 39 00 00 00 00 00 02 b0 03 39 00 00 00 00 00 02 b7 49 39 00 00 00 00 00 02 b0 07 39 00 00 00 00 00 02 b7 91 39 01 00 00 01 00 03 f0 a5 a5];
			qcom,mdss-dsi-dispparam-hbm-fod-off-command-state = "dsi_hs_mode";
			qcom,mdss-dsi-dispparam-hbm-fod-on-command = [39 00 00 00 00 00 03 f0 5a 5a 39 00 00 00 00 00 02 b0 03 39 00 00 00 00 00 02 b7 c9 39 00 00 00 00 00 02 b0 07 39 00 00 00 00 00 02 b7 91 39 00 00 00 00 00 03 f0 a5 a5 39 01 00 00 01 00 02 53 e0 39 00 00 00 00 00 03 f0 5a 5a 39 00 00 00 00 00 03 b7 01 43 39 01 00 00 01 00 03 f0 a5 a5];
			qcom,mdss-dsi-dispparam-hbm-fod-on-command-state = "dsi_hs_mode";
			qcom,mdss-dsi-t-clk-post = <0x1a>;
			qcom,mdss-dsi-t-clk-pre = <0x1e>;
			qcom,panel-supply-entries = <0x5ae>;
			qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
			qcom,mdss-dsi-bl-min-level = <0x02>;
			qcom,mdss-dsi-bl-max-level = <0x7ff>;
			qcom,mdss-dsi-mode-sel-gpio-state = "single_port";
			qcom,platform-te-gpio = <0x37 0x08 0x00>;
			qcom,platform-reset-gpio = <0x37 0x06 0x00>;
			phandle = <0x5c5>;

			qcom,mdss-dsi-display-timings {

				timing@0 {
					qcom,mdss-dsi-panel-width = <0x438>;
					qcom,mdss-dsi-panel-height = <0x924>;
					qcom,mdss-dsi-h-front-porch = <0x40>;
					qcom,mdss-dsi-h-back-porch = <0x40>;
					qcom,mdss-dsi-h-pulse-width = <0x14>;
					qcom,mdss-dsi-h-sync-skew = <0x00>;
					qcom,mdss-dsi-v-back-porch = <0x40>;
					qcom,mdss-dsi-v-front-porch = <0x40>;
					qcom,mdss-dsi-v-pulse-width = <0x14>;
					qcom,mdss-dsi-h-left-border = <0x00>;
					qcom,mdss-dsi-h-right-border = <0x00>;
					qcom,mdss-dsi-v-top-border = <0x00>;
					qcom,mdss-dsi-v-bottom-border = <0x00>;
					qcom,mdss-dsi-panel-framerate = <0x3c>;
					qcom,mdss-dsi-panel-clockrate = <0x4190ab00>;
					qcom,mdss-dsi-panel-jitter = <0x05 0x01>;
					qcom,mdss-dsi-on-command = [39 00 00 00 00 00 03 f0 5a 5a 39 00 00 00 00 00 03 fc 5a 5a 39 00 00 00 00 00 02 b0 0c 39 00 00 00 00 00 02 ff 10 39 00 00 00 00 00 02 b0 2f 39 01 00 00 00 00 02 d1 01 39 00 00 00 00 00 03 f0 a5 a5 39 01 00 00 00 00 03 fc a5 a5 05 01 00 00 0a 00 02 11 00 39 00 00 00 00 00 03 f0 5a 5a 39 00 00 00 00 00 02 35 00 39 00 00 00 00 00 03 b7 01 4b 39 00 00 00 00 00 02 b0 06 39 00 00 00 00 00 02 b7 10 39 01 00 00 00 00 03 f0 a5 a5 39 01 00 00 00 00 05 2b 00 00 09 23 39 00 00 00 00 00 03 f0 5a 5a 39 00 00 00 00 00 03 fc 5a 5a 39 00 00 00 00 00 07 e1 00 00 c3 00 22 00 39 00 00 00 00 00 07 e2 00 00 00 00 00 00 39 00 00 00 00 00 03 f0 a5 a5 39 01 00 00 00 00 03 fc a5 a5 39 00 00 00 00 00 02 53 20 39 00 00 00 00 00 03 51 00 00 39 01 00 00 43 00 02 55 00 05 01 00 00 00 00 02 29 00];
					qcom,mdss-dsi-off-command = [05 01 00 00 00 00 02 28 00 05 01 00 00 78 00 02 10 00];
					qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-doze-hbm-command = [39 00 00 00 00 00 03 f0 5a 5a 39 00 00 00 00 00 02 d4 8b 39 00 00 00 00 00 02 b0 a5 39 00 00 00 00 00 02 c7 00 39 00 00 00 00 00 02 b0 69 39 00 00 00 00 00 03 b9 08 8f 39 01 00 00 01 00 02 53 22 39 01 00 00 00 00 03 f0 a5 a5];
					qcom,mdss-dsi-doze-lbm-command = [39 00 00 00 00 00 03 f0 5a 5a 39 00 00 00 00 00 02 d4 8b 39 00 00 00 00 00 02 b0 a5 39 00 00 00 00 00 02 c7 00 39 00 00 00 00 00 02 b0 69 39 00 00 00 00 00 03 b9 08 8f 39 01 00 00 00 00 02 53 23 39 01 00 00 00 00 03 f0 a5 a5];
					qcom,mdss-dsi-nolp-command = [05 01 00 00 10 00 02 28 00 39 01 00 00 00 00 02 53 20 05 01 00 00 00 00 02 29 00];
					qcom,mdss-dsi-doze-hbm-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-doze-lbm-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-nolp-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-dispparam-acl-off-command = [39 01 00 00 00 00 02 55 00];
					qcom,mdss-dsi-dispparam-acl-off-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-dispparam-acl-l1-command = [39 01 00 00 00 00 02 55 01];
					qcom,mdss-dsi-dispparam-acl-l1-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-dispparam-acl-l2-command = [39 01 00 00 00 00 02 55 02];
					qcom,mdss-dsi-dispparam-acl-l2-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-dispparam-acl-l3-command = [39 01 00 00 00 00 02 55 03];
					qcom,mdss-dsi-dispparam-acl-l3-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-dispparam-hbm-off-command = [39 01 00 00 00 00 02 53 28];
					qcom,mdss-dsi-dispparam-hbm-off-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-dispparam-hbm-on-command = [39 01 00 00 00 00 02 53 e8];
					qcom,mdss-dsi-dispparam-hbm-on-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-dispparam-dimmingon-command = [39 01 00 00 01 00 02 53 28];
					qcom,mdss-dsi-dispparam-dimmingon-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-dispparam-dimmingoff-command = [39 01 00 00 01 00 02 53 20];
					qcom,mdss-dsi-dispparam-dimmingoff-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-dispparam-crc-srgb-on-command = [39 01 00 00 00 00 02 81 90 39 01 00 00 00 00 03 f0 5a 5a 39 01 00 00 00 00 02 b1 00 39 01 00 00 00 00 02 b0 01 39 01 00 00 00 00 16 b1 ae 0c 05 3f c6 14 05 07 aa 4a dd c8 c3 14 c0 e8 dc 19 ff f4 d9 39 01 00 00 00 00 02 b0 16 39 01 00 00 00 00 16 b1 bd 02 00 14 d1 00 04 07 aa 0c ec cb c8 0f dd d9 e4 05 ff ff ff 39 01 00 00 00 00 03 f0 a5 a5];
					qcom,mdss-dsi-dispparam-crc-srgb-on-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-dispparam-crc-dcip3-on-command = [39 01 00 00 00 00 02 81 91 39 01 00 00 00 00 03 f0 5a 5a 39 01 00 00 00 00 02 b1 00 39 01 00 00 00 00 02 b0 01 39 01 00 00 00 00 16 b1 ae 0c 05 3f c6 14 05 07 aa 4a dd c8 c3 14 c0 e8 dc 19 ff f4 d9 39 01 00 00 00 00 02 b0 16 39 01 00 00 00 00 16 b1 cb 0b 01 0b ec 03 05 08 cf 14 fa fa e7 05 ee ee f2 00 ff ff ff 39 01 00 00 00 00 03 f0 a5 a5];
					qcom,mdss-dsi-dispparam-crc-dcip3-on-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-dispparam-crc-off-command = [39 01 00 00 00 00 02 81 00 39 01 00 00 00 00 03 f0 5a 5a 39 01 00 00 00 00 02 b1 01 39 01 00 00 00 00 03 f0 a5 a5];
					qcom,mdss-dsi-dispparam-crc-off-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-h-sync-pulse = <0x00>;
					qcom,mdss-dsi-panel-phy-timings = [00 24 0a 0a 26 25 09 0a 06 03 04 00 1e 1a];
					qcom,display-topology = <0x01 0x00 0x01>;
					qcom,default-topology-index = <0x00>;
				};
			};
		};

		qcom,mdss_dsi_tianma_fhd_nt36672a_video {
			qcom,mdss-dsi-panel-name = "tianma  fhd vide dsi panel";
			qcom,mdss-dsi-panel-id = <0x00>;
			qcom,mdss-dsi-panel-model = "TIANMA FHD NT36672A VIDE PANEL";
			qcom,mdss-dsi-panel-sleepwrmod = <0x00>;
			qcom,mdss-dsi-panel-type = "dsi_video_mode";
			qcom,mdss-dsi-virtual-channel-id = <0x00>;
			qcom,mdss-dsi-stream = <0x00>;
			qcom,mdss-dsi-bpp = <0x18>;
			qcom,mdss-dsi-color-order = "rgb_swap_rgb";
			qcom,mdss-dsi-underflow-color = <0x00>;
			qcom,mdss-dsi-border-color = <0x00>;
			qcom,mdss-dsi-traffic-mode = "burst_mode";
			qcom,mdss-dsi-bllp-eof-power-mode;
			qcom,mdss-dsi-bllp-power-mode;
			qcom,mdss-dsi-lp11-init;
			qcom,mdss-dsi-lane-0-state;
			qcom,mdss-dsi-lane-1-state;
			qcom,mdss-dsi-lane-2-state;
			qcom,mdss-dsi-lane-3-state;
			qcom,mdss-dsi-bl-min-level = <0x02>;
			qcom,mdss-dsi-bl-max-level = <0xfff>;
			qcom,mdss-brightness-max-level = <0xff>;
			qcom,mdss-dsi-dma-trigger = "trigger_sw";
			qcom,mdss-dsi-mdp-trigger = "none";
			qcom,mdss-dsi-reset-sequence = <0x00 0x0a 0x01 0x0a>;
			qcom,mdss-pan-physical-width-dimension = <0x44>;
			qcom,mdss-pan-physical-height-dimension = <0x88>;
			qcom,cont-splash-enabled;
			qcom,mdss-dsi-tx-eot-append;
			qcom,esd-err-irq-gpio = <0x37 0x05 0x2001>;
			qcom,mdss-dsi-panel-hdr-enabled;
			qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
			qcom,dispparam-enabled;
			qcom,mdss-panel-on-dimming-delay = <0x78>;
			qcom,mdss-dsi-t-clk-post = <0x18>;
			qcom,mdss-dsi-t-clk-pre = <0x1b>;
			qcom,panel-supply-entries = <0x5ac>;
			qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
			qcom,mdss-dsi-mode-sel-gpio-state = "single_port";
			qcom,panel-mode-gpio = <0x37 0x07 0x00>;
			qcom,platform-reset-gpio = <0x37 0x06 0x00>;
			phandle = <0x5c8>;

			qcom,mdss-dsi-display-timings {

				timing@0 {
					qcom,mdss-dsi-panel-framerate = <0x3c>;
					qcom,mdss-dsi-panel-width = <0x438>;
					qcom,mdss-dsi-panel-height = <0x924>;
					qcom,mdss-dsi-h-front-porch = <0x28>;
					qcom,mdss-dsi-h-back-porch = <0x2c>;
					qcom,mdss-dsi-h-pulse-width = <0x14>;
					qcom,mdss-dsi-h-sync-skew = <0x00>;
					qcom,mdss-dsi-v-back-porch = <0x08>;
					qcom,mdss-dsi-v-front-porch = <0x0f>;
					qcom,mdss-dsi-v-pulse-width = <0x02>;
					qcom,mdss-dsi-h-left-border = <0x00>;
					qcom,mdss-dsi-h-right-border = <0x00>;
					qcom,mdss-dsi-v-top-border = <0x00>;
					qcom,mdss-dsi-v-bottom-border = <0x00>;
					qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 ff 22 15 00 00 00 00 00 02 00 40 15 00 00 00 00 00 02 01 c0 15 00 00 00 00 00 02 02 40 15 00 00 00 00 00 02 03 40 15 00 00 00 00 00 02 04 40 15 00 00 00 00 00 02 05 40 15 00 00 00 00 00 02 06 40 15 00 00 00 00 00 02 07 40 15 00 00 00 00 00 02 08 40 15 00 00 00 00 00 02 09 40 15 00 00 00 00 00 02 0a 40 15 00 00 00 00 00 02 0b 40 15 00 00 00 00 00 02 0c 40 15 00 00 00 00 00 02 0d 40 15 00 00 00 00 00 02 0e 40 15 00 00 00 00 00 02 0f 40 15 00 00 00 00 00 02 10 40 15 00 00 00 00 00 02 11 50 15 00 00 00 00 00 02 12 60 15 00 00 00 00 00 02 13 70 15 00 00 00 00 00 02 14 58 15 00 00 00 00 00 02 15 68 15 00 00 00 00 00 02 16 78 15 01 00 00 00 00 02 17 77 15 00 00 00 00 00 02 18 39 15 00 00 00 00 00 02 19 2d 15 00 00 00 00 00 02 1a 2e 15 00 00 00 00 00 02 1b 32 15 00 00 00 00 00 02 1c 37 15 00 00 00 00 00 02 1d 3a 15 00 00 00 00 00 02 1e 40 15 00 00 00 00 00 02 1f 40 15 00 00 00 00 00 02 20 40 15 00 00 00 00 00 02 21 40 15 00 00 00 00 00 02 22 40 15 00 00 00 00 00 02 23 40 15 00 00 00 00 00 02 24 40 15 00 00 00 00 00 02 25 40 15 00 00 00 00 00 02 26 40 15 00 00 00 00 00 02 27 40 15 00 00 00 00 00 02 28 40 15 00 00 00 00 00 02 2d 00 15 00 00 00 00 00 02 2f 40 15 00 00 00 00 00 02 30 40 15 00 00 00 00 00 02 31 40 15 00 00 00 00 00 02 32 40 15 00 00 00 00 00 02 33 40 15 00 00 00 00 00 02 34 40 15 01 00 00 00 00 02 35 40 15 00 00 00 00 00 02 36 40 15 00 00 00 00 00 02 37 40 15 00 00 00 00 00 02 38 40 15 00 00 00 00 00 02 39 40 15 00 00 00 00 00 02 3a 40 15 00 00 00 00 00 02 3b 40 15 00 00 00 00 00 02 3d 40 15 00 00 00 00 00 02 3f 40 15 00 00 00 00 00 02 40 40 15 00 00 00 00 00 02 41 40 15 00 00 00 00 00 02 42 40 15 00 00 00 00 00 02 43 40 15 00 00 00 00 00 02 44 40 15 00 00 00 00 00 02 45 40 15 00 00 00 00 00 02 46 40 15 00 00 00 00 00 02 47 40 15 00 00 00 00 00 02 48 40 15 00 00 00 00 00 02 49 40 15 00 00 00 00 00 02 4a 40 15 00 00 00 00 00 02 4b 40 15 00 00 00 00 00 02 4c 40 15 00 00 00 00 00 02 4d 40 15 00 00 00 00 00 02 4e 40 15 00 00 00 00 00 02 4f 40 15 01 00 00 00 00 02 50 40 15 00 00 00 00 00 02 51 40 15 00 00 00 00 00 02 52 40 15 00 00 00 00 00 02 53 01 15 00 00 00 00 00 02 54 01 15 00 00 00 00 00 02 55 fe 15 00 00 00 00 00 02 56 77 15 00 00 00 00 00 02 58 cd 15 00 00 00 00 00 02 59 d0 15 00 00 00 00 00 02 5a d0 15 00 00 00 00 00 02 5b 50 15 00 00 00 00 00 02 5c 50 15 00 00 00 00 00 02 5d 50 15 00 00 00 00 00 02 5e 50 15 00 00 00 00 00 02 5f 50 15 00 00 00 00 00 02 60 50 15 00 00 00 00 00 02 61 50 15 00 00 00 00 00 02 62 50 15 00 00 00 00 00 02 63 50 15 00 00 00 00 00 02 64 50 15 00 00 00 00 00 02 65 50 15 00 00 00 00 00 02 66 50 15 00 00 00 00 00 02 67 50 15 00 00 00 00 00 02 68 50 15 00 00 00 00 00 02 69 50 15 01 00 00 00 00 02 6a 50 15 00 00 00 00 00 02 6b 50 15 00 00 00 00 00 02 6c 50 15 00 00 00 00 00 02 6d 50 15 00 00 00 00 00 02 6e 50 15 00 00 00 00 00 02 6f 50 15 00 00 00 00 00 02 70 07 15 00 00 00 00 00 02 71 00 15 00 00 00 00 00 02 72 00 15 00 00 00 00 00 02 73 00 15 00 00 00 00 00 02 74 06 15 00 00 00 00 00 02 75 0c 15 00 00 00 00 00 02 76 03 15 00 00 00 00 00 02 77 09 15 00 00 00 00 00 02 78 0f 15 00 00 00 00 00 02 79 68 15 00 00 00 00 00 02 7a 88 15 00 00 00 00 00 02 7c 80 15 00 00 00 00 00 02 7d 80 15 00 00 00 00 00 02 7e 80 15 00 00 00 00 00 02 7f 00 15 00 00 00 00 00 02 80 00 15 00 00 00 00 00 02 81 00 15 00 00 00 00 00 02 83 01 15 00 00 00 00 00 02 84 00 15 01 00 00 00 00 02 85 80 15 00 00 00 00 00 02 86 80 15 00 00 00 00 00 02 87 80 15 00 00 00 00 00 02 88 40 15 00 00 00 00 00 02 89 91 15 00 00 00 00 00 02 8a 98 15 00 00 00 00 00 02 8b 80 15 00 00 00 00 00 02 8c 80 15 00 00 00 00 00 02 8d 80 15 00 00 00 00 00 02 8e 80 15 00 00 00 00 00 02 8f 80 15 00 00 00 00 00 02 90 80 15 00 00 00 00 00 02 91 80 15 00 00 00 00 00 02 92 80 15 00 00 00 00 00 02 93 80 15 00 00 00 00 00 02 94 80 15 00 00 00 00 00 02 95 80 15 00 00 00 00 00 02 96 80 15 00 00 00 00 00 02 97 80 15 00 00 00 00 00 02 98 80 15 00 00 00 00 00 02 99 80 15 00 00 00 00 00 02 9a 80 15 00 00 00 00 00 02 9b 80 15 00 00 00 00 00 02 9c 80 15 00 00 00 00 00 02 9d 80 15 01 00 00 00 00 02 9e 80 15 00 00 00 00 00 02 9f 80 15 00 00 00 00 00 02 a0 8a 15 00 00 00 00 00 02 a2 80 15 00 00 00 00 00 02 a6 80 15 00 00 00 00 00 02 a7 80 15 00 00 00 00 00 02 a9 80 15 00 00 00 00 00 02 aa 80 15 00 00 00 00 00 02 ab 80 15 00 00 00 00 00 02 ac 80 15 00 00 00 00 00 02 ad 80 15 00 00 00 00 00 02 ae 80 15 00 00 00 00 00 02 af 80 15 00 00 00 00 00 02 b7 76 15 00 00 00 00 00 02 b8 76 15 00 00 00 00 00 02 b9 05 15 00 00 00 00 00 02 ba 0d 15 00 00 00 00 00 02 bb 14 15 00 00 00 00 00 02 bc 0f 15 00 00 00 00 00 02 bd 18 15 00 00 00 00 00 02 be 1f 15 00 00 00 00 00 02 bf 05 15 00 00 00 00 00 02 c0 0d 15 00 00 00 00 00 02 c1 14 15 00 00 00 00 00 02 c2 03 15 01 00 00 00 00 02 c3 07 15 00 00 00 00 00 02 c4 0a 15 00 00 00 00 00 02 c5 a0 15 00 00 00 00 00 02 c6 55 15 00 00 00 00 00 02 c7 ff 15 00 00 00 00 00 02 c8 39 15 00 00 00 00 00 02 c9 44 15 00 00 00 00 00 02 ca 12 15 00 00 00 00 00 02 cd 80 15 00 00 00 00 00 02 db 80 15 00 00 00 00 00 02 dc 80 15 00 00 00 00 00 02 dd 80 15 00 00 00 00 00 02 e0 80 15 00 00 00 00 00 02 e1 80 15 00 00 00 00 00 02 e2 80 15 00 00 00 00 00 02 e3 80 15 00 00 00 00 00 02 e4 80 15 00 00 00 00 00 02 e5 40 15 00 00 00 00 00 02 e6 40 15 00 00 00 00 00 02 e7 40 15 00 00 00 00 00 02 e8 40 15 00 00 00 00 00 02 e9 40 15 00 00 00 00 00 02 ea 40 15 00 00 00 00 00 02 eb 40 15 00 00 00 00 00 02 ec 40 15 00 00 00 00 00 02 ed 40 15 00 00 00 00 00 02 ee 40 15 00 00 00 00 00 02 ef 40 15 00 00 00 00 00 02 f0 40 15 00 00 00 00 00 02 f1 40 15 00 00 00 00 00 02 f2 40 15 00 00 00 00 00 02 f3 40 15 00 00 00 00 00 02 f4 40 15 00 00 00 00 00 02 f5 40 15 00 00 00 00 00 02 f6 40 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 ff 23 15 00 00 00 00 00 02 fb 01 15 00 00 00 00 00 02 01 84 15 00 00 00 00 00 02 05 2d 15 00 00 00 00 00 02 06 00 15 00 00 00 00 00 02 11 01 15 00 00 00 00 00 02 12 7b 15 00 00 00 00 00 02 15 6f 15 00 00 00 00 00 02 16 0b 15 00 00 00 00 00 02 29 0a 15 00 00 00 00 00 02 30 ff 15 00 00 00 00 00 02 31 ff 15 00 00 00 00 00 02 32 ff 15 00 00 00 00 00 02 33 ff 15 00 00 00 00 00 02 34 ff 15 00 00 00 00 00 02 35 ff 15 00 00 00 00 00 02 36 ff 15 00 00 00 00 00 02 37 ff 15 00 00 00 00 00 02 38 fc 15 01 00 00 00 00 02 39 f8 15 00 00 00 00 00 02 3a f4 15 00 00 00 00 00 02 3b f1 15 00 00 00 00 00 02 3d ee 15 00 00 00 00 00 02 3f eb 15 00 00 00 00 00 02 40 e8 15 00 00 00 00 00 02 41 e5 15 00 00 00 00 00 02 2a 13 15 00 00 00 00 00 02 45 ff 15 00 00 00 00 00 02 46 ff 15 00 00 00 00 00 02 47 ff 15 00 00 00 00 00 02 48 ff 15 00 00 00 00 00 02 49 ff 15 00 00 00 00 00 02 4a ff 15 00 00 00 00 00 02 4b ff 15 00 00 00 00 00 02 4c ff 15 00 00 00 00 00 02 4d ed 15 00 00 00 00 00 02 4e d5 15 00 00 00 00 00 02 4f bf 15 00 00 00 00 00 02 50 a6 15 01 00 00 00 00 02 51 96 15 00 00 00 00 00 02 52 86 15 00 00 00 00 00 02 53 76 15 00 00 00 00 00 02 54 66 15 00 00 00 00 00 02 2b 0e 15 00 00 00 00 00 02 58 ff 15 00 00 00 00 00 02 59 ff 15 00 00 00 00 00 02 5a ff 15 00 00 00 00 00 02 5b ff 15 00 00 00 00 00 02 5c ff 15 00 00 00 00 00 02 5d ff 15 00 00 00 00 00 02 5e ff 15 00 00 00 00 00 02 5f ff 15 00 00 00 00 00 02 60 f6 15 00 00 00 00 00 02 61 ea 15 00 00 00 00 00 02 62 e1 15 00 00 00 00 00 02 63 d8 15 00 00 00 00 00 02 64 ce 15 00 00 00 00 00 02 65 c3 15 00 00 00 00 00 02 66 ba 15 01 00 00 00 00 02 67 b3 15 01 00 00 00 00 02 ff 25 15 00 00 00 00 00 02 fb 01 15 00 00 00 00 00 02 05 04 15 01 00 00 00 00 02 ff 26 15 00 00 00 00 00 02 fb 01 15 00 00 00 00 00 02 1c af 15 01 00 00 00 00 02 ff 10 15 00 00 00 00 00 02 fb 01 15 00 00 00 00 00 02 51 ff 15 00 00 00 00 00 02 53 24 15 00 00 00 00 00 02 55 00 05 01 00 00 00 00 02 29 00 05 01 00 00 46 00 02 11 00 15 01 00 00 00 00 02 ff 24 15 00 00 00 00 00 02 fb 01 15 00 00 00 00 00 02 c3 01 15 00 00 00 00 00 02 c4 55 15 00 00 00 00 00 02 c5 55 15 01 00 00 00 00 02 ff 10];
					qcom,mdss-dsi-off-command = [15 01 00 00 00 00 02 ff 24 15 00 00 00 00 00 02 fb 01 15 00 00 00 00 00 02 c3 00 15 01 00 00 00 00 02 ff 10 05 01 00 00 00 00 02 28 00 05 01 00 00 3c 00 02 10 00];
					qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
					qcom,mdss-dsi-h-sync-pulse = <0x01>;
					qcom,mdss-dsi-panel-phy-timings = [00 21 08 08 25 22 09 08 06 03 04 00 1b 18];
					qcom,display-topology = <0x01 0x00 0x01>;
					qcom,default-topology-index = <0x00>;
				};
			};
		};

		qcom,mdss_dsi_ss_fhd_ea8076_cmd {
			qcom,mdss-dsi-panel-name = "samsung ea8076 fhd cmd dsi panel";
			qcom,mdss-dsi-panel-id = <0x00>;
			qcom,mdss-dsi-panel-model = "SAMSUNG FHD EA8076 CMD PANEL";
			qcom,mdss-dsi-panel-sleepwrmod = <0x00>;
			qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
			qcom,mdss-dsi-virtual-channel-id = <0x00>;
			qcom,mdss-dsi-stream = <0x00>;
			qcom,mdss-dsi-bpp = <0x18>;
			qcom,mdss-dsi-underflow-color = <0xff>;
			qcom,mdss-dsi-border-color = <0x00>;
			qcom,mdss-dsi-traffic-mode = "burst_mode";
			qcom,mdss-dsi-bllp-eof-power-mode;
			qcom,mdss-dsi-bllp-power-mode;
			qcom,ulps-enabled;
			qcom,mdss-dsi-lp11-init;
			qcom,mdss-dsi-lane-0-state;
			qcom,mdss-dsi-lane-1-state;
			qcom,mdss-dsi-lane-2-state;
			qcom,mdss-dsi-lane-3-state;
			qcom,mdss-brightness-max-level = <0x7ff>;
			qcom,mdss-dsi-dma-trigger = "trigger_sw";
			qcom,mdss-dsi-mdp-trigger = "none";
			qcom,mdss-dsi-bl-dcs-type-ss;
			qcom,mdss-dsi-reset-sequence = <0x00 0x01 0x01 0x0a>;
			qcom,mdss-pan-physical-width-dimension = <0x41>;
			qcom,mdss-pan-physical-height-dimension = <0x8d>;
			qcom,mdss-dsi-te-pin-select = <0x01>;
			qcom,mdss-dsi-wr-mem-start = <0x2c>;
			qcom,mdss-dsi-wr-mem-continue = <0x3c>;
			qcom,mdss-dsi-te-dcs-command = <0x01>;
			qcom,mdss-dsi-te-check-enable;
			qcom,mdss-dsi-te-using-te-pin;
			qcom,mdss-dsi-tx-eot-append;
			qcom,mdss-dsi-panel-hdr-enabled;
			qcom,mdss-dsi-panel-peak-brightness = <0x419ce0>;
			qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
			qcom,mdss-dsi-on-command-tuning;
			qcom,dispparam-enabled;
			qcom,mdss-panel-on-dimming-delay = <0x78>;
			qcom,mdss-dsi-t-clk-post = <0x0f>;
			qcom,mdss-dsi-t-clk-pre = <0x37>;
			qcom,esd-check-enabled;
			qcom,mdss-dsi-panel-status-check-mode = "reg_read";
			qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
			qcom,mdss-dsi-panel-status-command-state = "dsi_hs_mode";
			qcom,mdss-dsi-panel-status-value = <0x9c>;
			qcom,mdss-dsi-panel-status-read-length = <0x01>;
			qcom,panel-supply-entries = <0x5ae>;
			qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
			qcom,mdss-dsi-bl-min-level = <0x02>;
			qcom,mdss-dsi-bl-max-level = <0x7ff>;
			qcom,mdss-dsi-mode-sel-gpio-state = "single_port";
			qcom,platform-te-gpio = <0x37 0x08 0x00>;
			qcom,platform-reset-gpio = <0x37 0x06 0x00>;
			phandle = <0x5cb>;

			qcom,mdss-dsi-display-timings {

				timing@0 {
					qcom,mdss-dsi-panel-width = <0x438>;
					qcom,mdss-dsi-panel-height = <0x924>;
					qcom,mdss-dsi-h-front-porch = <0x40>;
					qcom,mdss-dsi-h-back-porch = <0x40>;
					qcom,mdss-dsi-h-pulse-width = <0x14>;
					qcom,mdss-dsi-h-sync-skew = <0x00>;
					qcom,mdss-dsi-v-back-porch = <0x40>;
					qcom,mdss-dsi-v-front-porch = <0x40>;
					qcom,mdss-dsi-v-pulse-width = <0x14>;
					qcom,mdss-dsi-h-left-border = <0x00>;
					qcom,mdss-dsi-h-right-border = <0x00>;
					qcom,mdss-dsi-v-top-border = <0x00>;
					qcom,mdss-dsi-v-bottom-border = <0x00>;
					qcom,mdss-dsi-panel-framerate = <0x3c>;
					qcom,mdss-dsi-on-command = [05 01 00 00 0a 00 02 11 00 39 00 00 00 00 00 03 f0 5a 5a 39 00 00 00 00 00 02 35 00 39 00 00 00 00 00 03 b7 01 4b 39 01 00 00 00 00 03 f0 a5 a5 39 01 00 00 00 00 05 2b 00 00 09 23 39 00 00 00 00 00 03 f0 5a 5a 39 00 00 00 00 00 03 fc 5a 5a 39 00 00 00 00 00 07 e1 00 00 c3 00 22 00 39 00 00 00 00 00 07 e2 00 00 00 00 00 00 39 00 00 00 00 00 03 f0 a5 a5 39 01 00 00 00 00 03 fc a5 a5 39 00 00 00 00 00 02 53 20 39 00 00 00 00 00 03 51 00 00 39 01 00 00 6e 00 02 55 00 05 01 00 00 00 00 02 29 00];
					qcom,mdss-dsi-off-command = [05 01 00 00 23 00 02 28 00 05 01 00 00 78 00 02 10 00];
					qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-dispparam-dimmingon-command = [39 01 00 00 00 00 02 53 28];
					qcom,mdss-dsi-dispparam-dimmingon-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-dispparam-dimmingoff-command = [39 01 00 00 00 00 02 53 20];
					qcom,mdss-dsi-dispparam-dimmingoff-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-doze-hbm-command = [39 00 00 00 00 00 03 f0 5a 5a 39 00 00 00 00 00 02 d4 8b 39 00 00 00 00 00 02 b0 a5 39 00 00 00 00 00 02 c7 00 39 00 00 00 00 00 02 b0 69 39 00 00 00 00 00 03 b9 08 8f 39 01 00 00 01 00 02 53 22 39 01 00 00 00 00 03 f0 a5 a5];
					qcom,mdss-dsi-doze-lbm-command = [39 00 00 00 00 00 03 f0 5a 5a 39 00 00 00 00 00 02 d4 8b 39 00 00 00 00 00 02 b0 a5 39 00 00 00 00 00 02 c7 00 39 00 00 00 00 00 02 b0 69 39 00 00 00 00 00 03 b9 08 8f 39 01 00 00 00 00 02 53 23 39 01 00 00 00 00 03 f0 a5 a5];
					qcom,mdss-dsi-nolp-command = [05 01 00 00 10 00 02 28 00 39 01 00 00 00 00 02 53 20 05 01 00 00 00 00 02 29 00];
					qcom,mdss-dsi-doze-hbm-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-doze-lbm-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-nolp-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-dispparam-acl-off-command = [39 01 00 00 00 00 02 55 00];
					qcom,mdss-dsi-dispparam-acl-off-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-dispparam-acl-l1-command = [39 01 00 00 00 00 02 55 01];
					qcom,mdss-dsi-dispparam-acl-l1-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-dispparam-acl-l2-command = [39 01 00 00 00 00 02 55 02];
					qcom,mdss-dsi-dispparam-acl-l2-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-dispparam-acl-l3-command = [39 01 00 00 00 00 02 55 03];
					qcom,mdss-dsi-dispparam-acl-l3-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-dispparam-hbm-off-command = [39 01 00 00 00 00 02 53 28];
					qcom,mdss-dsi-dispparam-hbm-off-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-dispparam-hbm-on-command = [39 01 00 00 00 00 02 53 e8];
					qcom,mdss-dsi-dispparam-hbm-on-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-dispparam-hbm-fod-off-command = [39 01 00 00 00 00 02 53 20 39 00 00 00 00 00 03 f0 5a 5a 39 00 00 00 00 00 03 b7 01 4b 39 00 00 00 00 00 02 b0 03 39 00 00 00 00 00 02 b7 49 39 01 00 00 01 00 03 f0 a5 a5];
					qcom,mdss-dsi-dispparam-hbm-fod-off-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-dispparam-hbm-fod-on-command = [39 00 00 00 00 00 03 f0 5a 5a 39 00 00 00 00 00 02 b0 03 39 00 00 00 00 00 02 b7 c9 39 01 00 00 00 00 03 f0 a5 a5 39 01 00 00 01 00 02 53 e0 39 00 00 00 00 00 03 f0 5a 5a 39 00 00 00 00 00 03 b7 01 43 39 01 00 00 01 00 03 f0 a5 a5];
					qcom,mdss-dsi-dispparam-hbm-fod-on-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-dispparam-hbm-fod2norm-command = [39 01 00 00 00 00 02 53 e0 39 00 00 00 00 00 03 f0 5a 5a 39 00 00 00 00 00 03 b7 01 4b 39 00 00 00 00 00 02 b0 03 39 00 00 00 00 00 02 b7 49 39 01 00 00 01 00 03 f0 a5 a5];
					qcom,mdss-dsi-dispparam-hbm-fod2norm-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-dispparam-crc-srgb-on-command = [39 01 00 00 00 00 02 81 90 39 01 00 00 00 00 03 f0 5a 5a 39 01 00 00 00 00 02 b1 00 39 01 00 00 00 00 02 b0 01 39 01 00 00 00 00 16 b1 ae 0c 05 3f c6 14 05 07 aa 4a dd c8 c3 14 c0 e8 dc 19 ff f4 d9 39 01 00 00 00 00 02 b0 16 39 01 00 00 00 00 16 b1 bd 02 00 14 d1 00 04 07 aa 0c ec cb c8 0f dd d9 e4 05 ff ff ff 39 01 00 00 00 00 03 f0 a5 a5];
					qcom,mdss-dsi-dispparam-crc-srgb-on-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-dispparam-crc-dcip3-on-command = [39 01 00 00 00 00 02 81 91 39 01 00 00 00 00 03 f0 5a 5a 39 01 00 00 00 00 02 b1 00 39 01 00 00 00 00 02 b0 01 39 01 00 00 00 00 16 b1 ae 0c 05 3f c6 14 05 07 aa 4a dd c8 c3 14 c0 e8 dc 19 ff f4 d9 39 01 00 00 00 00 02 b0 16 39 01 00 00 00 00 16 b1 bd 02 00 14 d1 00 04 07 aa 0c ec cb c8 0f dd d9 e4 05 ff ff ff 39 01 00 00 00 00 03 f0 a5 a5];
					qcom,mdss-dsi-dispparam-crc-dcip3-on-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-dispparam-crc-off-command = [39 01 00 00 00 00 02 81 00 39 01 00 00 00 00 03 f0 5a 5a 39 01 00 00 00 00 02 b1 01 39 01 00 00 00 00 03 f0 a5 a5];
					qcom,mdss-dsi-dispparam-crc-off-command-state = "dsi_lp_mode";
					qcom,mdss-dsi-h-sync-pulse = <0x00>;
					qcom,mdss-dsi-panel-phy-timings = [00 24 0a 0a 26 25 09 0a 06 03 04 00 1e 1a];
					qcom,display-topology = <0x01 0x00 0x01>;
					qcom,default-topology-index = <0x00>;
				};
			};
		};

		dsi_panel_pwr_supply {
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			phandle = <0x5ac>;

			qcom,panel-supply-entry@0 {
				reg = <0x00>;
				qcom,supply-name = "vddio";
				qcom,supply-min-voltage = <0x1b7740>;
				qcom,supply-max-voltage = <0x1b7740>;
				qcom,supply-enable-load = <0xf230>;
				qcom,supply-disable-load = <0x50>;
				qcom,supply-post-on-sleep = <0x14>;
			};

			qcom,panel-supply-entry@1 {
				reg = <0x01>;
				qcom,supply-name = "lab";
				qcom,supply-min-voltage = <0x4630c0>;
				qcom,supply-max-voltage = <0x5b8d80>;
				qcom,supply-enable-load = <0x186a0>;
				qcom,supply-disable-load = <0x64>;
			};

			qcom,panel-supply-entry@2 {
				reg = <0x02>;
				qcom,supply-name = "ibb";
				qcom,supply-min-voltage = <0x4630c0>;
				qcom,supply-max-voltage = <0x5b8d80>;
				qcom,supply-enable-load = <0x186a0>;
				qcom,supply-disable-load = <0x64>;
				qcom,supply-post-on-sleep = <0x14>;
			};
		};

		dsi_panel_pwr_supply_no_labibb {
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			phandle = <0x67f>;

			qcom,panel-supply-entry@0 {
				reg = <0x00>;
				qcom,supply-name = "vddio";
				qcom,supply-min-voltage = <0x1b7740>;
				qcom,supply-max-voltage = <0x1b7740>;
				qcom,supply-enable-load = <0xf230>;
				qcom,supply-disable-load = <0x50>;
				qcom,supply-post-on-sleep = <0x14>;
			};
		};

		dsi_panel_pwr_supply_vdd_no_labibb {
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			phandle = <0x680>;

			qcom,panel-supply-entry@0 {
				reg = <0x00>;
				qcom,supply-name = "vddio";
				qcom,supply-min-voltage = <0x1b7740>;
				qcom,supply-max-voltage = <0x1b7740>;
				qcom,supply-enable-load = <0xf230>;
				qcom,supply-disable-load = <0x50>;
				qcom,supply-post-on-sleep = <0x14>;
			};

			qcom,panel-supply-entry@1 {
				reg = <0x01>;
				qcom,supply-name = "vdd";
				qcom,supply-min-voltage = <0x2dc6c0>;
				qcom,supply-max-voltage = <0x2dc6c0>;
				qcom,supply-enable-load = <0xd13a8>;
				qcom,supply-disable-load = <0x00>;
				qcom,supply-post-on-sleep = <0x00>;
			};
		};

		dsi_amoled_panel_pwr_supply {
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			phandle = <0x5ad>;

			qcom,panel-supply-entry@0 {
				reg = <0x00>;
				qcom,supply-name = "vddio";
				qcom,supply-min-voltage = <0x1b7740>;
				qcom,supply-max-voltage = <0x1b7740>;
				qcom,supply-enable-load = <0xf230>;
				qcom,supply-disable-load = <0x50>;
			};

			qcom,panel-supply-entry@1 {
				reg = <0x01>;
				qcom,supply-name = "vci";
				qcom,supply-min-voltage = <0x2dc6c0>;
				qcom,supply-max-voltage = <0x2dc6c0>;
				qcom,supply-enable-load = <0xf230>;
				qcom,supply-disable-load = <0x50>;
				qcom,supply-post-on-sleep = <0x0a>;
				qcom,supply-pre-off-sleep = <0x0a>;
			};
		};

		qcom,dsi-display@0 {
			label = "dsi_sharp_4k_dsc_video_display";
			qcom,display-type = "primary";
			qcom,dsi-ctrl-num = <0x00 0x01>;
			qcom,dsi-phy-num = <0x00 0x01>;
			qcom,dsi-select-clocks = "src_byte_clk0\0src_pixel_clk0";
			qcom,dsi-panel = <0x5af>;
			phandle = <0x5ce>;
		};

		qcom,dsi-display@1 {
			label = "dsi_sharp_4k_dsc_cmd_display";
			qcom,display-type = "primary";
			qcom,dsi-ctrl-num = <0x00 0x01>;
			qcom,dsi-phy-num = <0x00 0x01>;
			qcom,dsi-select-clocks = "src_byte_clk0\0src_pixel_clk0";
			qcom,dsi-panel = <0x5b0>;
			phandle = <0x5cf>;
		};

		qcom,dsi-display@2 {
			label = "dsi_sharp_1080_cmd_display";
			qcom,display-type = "primary";
			qcom,dsi-ctrl-num = <0x00>;
			qcom,dsi-phy-num = <0x00>;
			qcom,dsi-select-clocks = "src_byte_clk0\0src_pixel_clk0";
			qcom,dsi-panel = <0x5b1>;
			phandle = <0x5d0>;
		};

		qcom,dsi-display@3 {
			label = "dsi_dual_sharp_1080_120hz_cmd_display";
			qcom,display-type = "primary";
			qcom,dsi-ctrl-num = <0x00 0x01>;
			qcom,dsi-phy-num = <0x00 0x01>;
			qcom,dsi-select-clocks = "src_byte_clk0\0src_pixel_clk0";
			qcom,dsi-panel = <0x5b2>;
			phandle = <0x5d1>;
		};

		qcom,dsi-display@4 {
			label = "dsi_dual_nt35597_truly_video_display";
			qcom,display-type = "primary";
			qcom,dsi-ctrl-num = <0x00 0x01>;
			qcom,dsi-phy-num = <0x00 0x01>;
			qcom,dsi-select-clocks = "src_byte_clk0\0src_pixel_clk0";
			qcom,dsi-panel = <0x5b3>;
			phandle = <0x5d2>;
		};

		qcom,dsi-display@5 {
			label = "dsi_dual_nt35597_truly_cmd_display";
			qcom,display-type = "primary";
			qcom,dsi-ctrl-num = <0x00 0x01>;
			qcom,dsi-phy-num = <0x00 0x01>;
			qcom,dsi-select-clocks = "src_byte_clk0\0src_pixel_clk0";
			qcom,dsi-panel = <0x5b4>;
			phandle = <0x5d3>;
		};

		qcom,dsi-display@6 {
			label = "dsi_nt35597_truly_dsc_cmd_display";
			qcom,display-type = "primary";
			qcom,dsi-ctrl-num = <0x01>;
			qcom,dsi-phy-num = <0x01>;
			qcom,dsi-select-clocks = "src_byte_clk1\0src_pixel_clk1";
			qcom,dsi-panel = <0x5b5>;
			phandle = <0x5d4>;
		};

		qcom,dsi-display@7 {
			label = "dsi_nt35597_truly_dsc_video_display";
			qcom,display-type = "primary";
			qcom,dsi-ctrl-num = <0x01>;
			qcom,dsi-phy-num = <0x01>;
			qcom,dsi-select-clocks = "src_byte_clk1\0src_pixel_clk1";
			qcom,dsi-panel = <0x5b6>;
			phandle = <0x5d5>;
		};

		qcom,dsi-display@8 {
			label = "dsi_sim_vid_display";
			qcom,display-type = "primary";
			qcom,dsi-ctrl-num = <0x00>;
			qcom,dsi-phy-num = <0x00>;
			qcom,dsi-select-clocks = "src_byte_clk0\0src_pixel_clk0";
			qcom,dsi-panel = <0x5b7>;
			phandle = <0x5d6>;
		};

		qcom,dsi-display@9 {
			label = "dsi_dual_sim_vid_display";
			qcom,display-type = "primary";
			qcom,dsi-ctrl-num = <0x00 0x01>;
			qcom,dsi-phy-num = <0x00 0x01>;
			qcom,dsi-select-clocks = "src_byte_clk0\0src_pixel_clk0";
			qcom,dsi-panel = <0x5b8>;
			phandle = <0x5d7>;
		};

		qcom,dsi-display@10 {
			label = "dsi_sim_cmd_display";
			qcom,display-type = "primary";
			qcom,dsi-ctrl-num = <0x00>;
			qcom,dsi-phy-num = <0x00>;
			qcom,dsi-select-clocks = "src_byte_clk0\0src_pixel_clk0";
			qcom,dsi-panel = <0x5b9>;
			phandle = <0x5d8>;
		};

		qcom,dsi-display@11 {
			label = "dsi_dual_sim_cmd_display";
			qcom,display-type = "primary";
			qcom,dsi-ctrl-num = <0x00 0x01>;
			qcom,dsi-phy-num = <0x00 0x01>;
			qcom,dsi-select-clocks = "src_byte_clk0\0src_pixel_clk0";
			qcom,dsi-panel = <0x5ba>;
			phandle = <0x5d9>;
		};

		qcom,dsi-display@12 {
			label = "dsi_sim_dsc_375_cmd_display";
			qcom,display-type = "primary";
			qcom,dsi-ctrl-num = <0x00>;
			qcom,dsi-phy-num = <0x00>;
			qcom,dsi-select-clocks = "src_byte_clk0\0src_pixel_clk0";
			qcom,dsi-panel = <0x5bb>;
			phandle = <0x5da>;
		};

		qcom,dsi-display@13 {
			label = "dsi_dual_sim_dsc_375_cmd_display";
			qcom,display-type = "primary";
			qcom,dsi-ctrl-num = <0x00 0x01>;
			qcom,dsi-phy-num = <0x00 0x01>;
			qcom,dsi-select-clocks = "src_byte_clk0\0src_pixel_clk0";
			qcom,dsi-panel = <0x5bc>;
			phandle = <0x5db>;
		};

		qcom,dsi-display@14 {
			label = "dsi_sw43404_amoled_cmd_display";
			qcom,display-type = "primary";
			qcom,dsi-ctrl-num = <0x00>;
			qcom,dsi-phy-num = <0x00>;
			qcom,dsi-select-clocks = "src_byte_clk0\0src_pixel_clk0";
			qcom,dsi-panel = <0x5bd>;
			phandle = <0x5dc>;
		};

		qcom,dsi-display@15 {
			label = "dsi_nt35695b_truly_fhd_cmd_display";
			qcom,display-type = "primary";
			qcom,dsi-ctrl-num = <0x00>;
			qcom,dsi-phy-num = <0x00>;
			qcom,dsi-select-clocks = "src_byte_clk0\0src_pixel_clk0";
			qcom,dsi-panel = <0x5be>;
			phandle = <0x5dd>;
		};

		qcom,dsi-display@16 {
			label = "dsi_nt35695b_truly_fhd_video_display";
			qcom,display-type = "primary";
			qcom,dsi-ctrl-num = <0x00>;
			qcom,dsi-phy-num = <0x00>;
			qcom,dsi-select-clocks = "src_byte_clk0\0src_pixel_clk0";
			qcom,dsi-panel = <0x5bf>;
			qcom,dsi-display-active;
			phandle = <0x5de>;
		};

		qcom,dsi-display@17 {
			label = "dsi_sw43404_amoled_video_display";
			qcom,display-type = "primary";
			qcom,dsi-ctrl-num = <0x00>;
			qcom,dsi-phy-num = <0x00>;
			qcom,dsi-select-clocks = "src_byte_clk0\0src_pixel_clk0";
			qcom,dsi-panel = <0x5c0>;
			phandle = <0x5df>;
		};

		qcom,dsi-display@18 {
			label = "dsi_sw43404_amoled_fhd_plus_cmd_display";
			qcom,display-type = "primary";
			qcom,dsi-ctrl-num = <0x00>;
			qcom,dsi-phy-num = <0x00>;
			qcom,dsi-select-clocks = "src_byte_clk0\0src_pixel_clk0";
			qcom,dsi-panel = <0x5c1>;
			phandle = <0x5e0>;
		};

		qcom,dsi-display@19 {
			label = "dsi_ss_ea8074_fhd_cmd_display";
			qcom,display-type = "primary";
			qcom,dsi-ctrl-num = <0x00>;
			qcom,dsi-phy-num = <0x00>;
			qcom,dsi-select-clocks = "src_byte_clk0\0src_pixel_clk0";
			qcom,dsi-panel = <0x5c2>;
			phandle = <0x5e1>;
		};

		qcom,dsi-display@20 {
			label = "dsi_samsung_fhd_ea8076_cmd_display";
			qcom,display-type = "primary";
			qcom,dsi-ctrl-num = <0x00>;
			qcom,dsi-phy-num = <0x00>;
			qcom,dsi-select-clocks = "src_byte_clk0\0src_pixel_clk0";
			qcom,dsi-panel = <0x5c3>;
			phandle = <0x5e2>;
		};

		qcom,dsi-display@21 {
			label = "dsi_samsung_fhd_ea8076_f1_cmd_display";
			qcom,display-type = "primary";
			qcom,dsi-ctrl-num = <0x00>;
			qcom,dsi-phy-num = <0x00>;
			qcom,dsi-select-clocks = "src_byte_clk0\0src_pixel_clk0";
			qcom,dsi-panel = <0x5c4>;
			phandle = <0x5e3>;
		};

		qcom,dsi-display@22 {
			label = "dsi_samsung_fhd_ea8076_f1mp_cmd_display";
			qcom,display-type = "primary";
			qcom,dsi-ctrl-num = <0x00>;
			qcom,dsi-phy-num = <0x00>;
			qcom,dsi-select-clocks = "src_byte_clk0\0src_pixel_clk0";
			qcom,dsi-panel = <0x5c5>;
			phandle = <0x5e4>;
		};

		qcom,dsi-display@23 {
			label = "dsi_samsung_fhd_ea8076_f1p2_2_cmd_display";
			qcom,display-type = "primary";
			qcom,dsi-ctrl-num = <0x00>;
			qcom,dsi-phy-num = <0x00>;
			qcom,dsi-select-clocks = "src_byte_clk0\0src_pixel_clk0";
			qcom,dsi-panel = <0x5c6>;
			phandle = <0x5e5>;
		};

		qcom,dsi-display@24 {
			label = "dsi_samsung_fhd_ea8076_f1p2_cmd_display";
			qcom,display-type = "primary";
			qcom,dsi-ctrl-num = <0x00>;
			qcom,dsi-phy-num = <0x00>;
			qcom,dsi-select-clocks = "src_byte_clk0\0src_pixel_clk0";
			qcom,dsi-panel = <0x5c7>;
			phandle = <0x5e6>;
		};

		qcom,dsi-display@25 {
			label = "dsi_tianma_fhd_nt36672a_video_display";
			qcom,display-type = "primary";
			qcom,dsi-ctrl-num = <0x00>;
			qcom,dsi-phy-num = <0x00>;
			qcom,dsi-select-clocks = "src_byte_clk0\0src_pixel_clk0";
			qcom,dsi-panel = <0x5c8>;
			phandle = <0x5e7>;
		};

		qcom,dsi-display@26 {
			label = "dsi_dual_nt36850_truly_cmd_display";
			qcom,display-type = "primary";
			qcom,dsi-ctrl-num = <0x00 0x01>;
			qcom,dsi-phy-num = <0x00 0x01>;
			qcom,dsi-select-clocks = "src_byte_clk0\0src_pixel_clk0";
			qcom,dsi-panel = <0x5c9>;
			phandle = <0x5e8>;
		};

		qcom,dsi-display@27 {
			label = "dsi_nt35695b_truly_fhd_cmd_display";
			qcom,display-type = "secondary";
			qcom,dsi-ctrl-num = <0x01>;
			qcom,dsi-phy-num = <0x01>;
			qcom,dsi-select-clocks = "src_byte_clk1\0src_pixel_clk1";
			qcom,dsi-panel = <0x5be>;
			phandle = <0x5eb>;
		};

		qcom,dsi-display@28 {
			label = "dsi_nt35695b_truly_fhd_video_display";
			qcom,display-type = "secondary";
			qcom,dsi-ctrl-num = <0x01>;
			qcom,dsi-phy-num = <0x01>;
			qcom,dsi-select-clocks = "src_byte_clk1\0src_pixel_clk1";
			qcom,dsi-panel = <0x5bf>;
			phandle = <0x5ec>;
		};

		qcom,dsi-display@29 {
			label = "dsi_sim_sec_hd_cmd_display";
			qcom,display-type = "secondary";
			qcom,dsi-ctrl-num = <0x01>;
			qcom,dsi-phy-num = <0x01>;
			qcom,dsi-select-clocks = "src_byte_clk1\0src_pixel_clk1";
			qcom,dsi-panel = <0x5ca>;
			phandle = <0x5ed>;
		};

		qcom,dsi-display@30 {
			label = "dsi_ss_fhd_ea8076_cmd_display";
			qcom,display-type = "primary";
			qcom,dsi-ctrl-num = <0x00>;
			qcom,dsi-phy-num = <0x00>;
			qcom,dsi-select-clocks = "src_byte_clk0\0src_pixel_clk0";
			qcom,dsi-panel = <0x5cb>;
			phandle = <0x5e9>;
		};

		qcom,dsi-display-primary {
			compatible = "qcom,dsi-display";
			label = "primary";
			qcom,dsi-ctrl = <0x2f9 0x2fa>;
			qcom,dsi-phy = <0x2fb 0x2fc>;
			clocks = <0x2f1 0x06 0x2f1 0x09 0x2f2 0x10 0x2f2 0x13>;
			clock-names = "src_byte_clk0\0src_pixel_clk0\0src_byte_clk1\0src_pixel_clk1";
			pinctrl-names = "panel_active\0panel_suspend";
			pinctrl-0 = <0x40f 0x413>;
			pinctrl-1 = <0x410 0x414>;
			qcom,platform-te-gpio = <0x37 0x08 0x00>;
			qcom,panel-te-source = <0x00>;
			vddio-supply = <0xf5>;
			lab-supply = <0x5cc>;
			ibb-supply = <0x5cd>;
			vci-supply = <0x459>;
			qcom,dsi-display-list = <0x5ce 0x5cf 0x5d0 0x5d1 0x5d2 0x5d3 0x5d4 0x5d5 0x5d6 0x5d7 0x5d8 0x5d9 0x5da 0x5db 0x5dc 0x5dd 0x5de 0x5df 0x5e0 0x5e1 0x5e2 0x5e3 0x5e4 0x5e5 0x5e6 0x5e7 0x5e8 0x5e9>;
			vcie-supply = <0x5ea>;
			phandle = <0x5f0>;
		};

		qcom,dsi-display-secondary {
			compatible = "qcom,dsi-display";
			label = "secondary";
			qcom,dsi-ctrl = <0x2f9 0x2fa>;
			qcom,dsi-phy = <0x2fb 0x2fc>;
			clocks = <0x2f1 0x06 0x2f1 0x09 0x2f2 0x10 0x2f2 0x13>;
			clock-names = "src_byte_clk0\0src_pixel_clk0\0src_byte_clk1\0src_pixel_clk1";
			pinctrl-names = "panel_active\0panel_suspend";
			pinctrl-0 = <0x411 0x415>;
			pinctrl-1 = <0x412 0x416>;
			qcom,platform-te-gpio = <0x37 0x09 0x00>;
			qcom,panel-te-source = <0x01>;
			vddio-supply = <0xf5>;
			lab-supply = <0x5cc>;
			ibb-supply = <0x5cd>;
			qcom,dsi-display-list = <0x5eb 0x5ec 0x5ed>;
			phandle = <0x5f1>;
		};

		qcom,wb-display@0 {
			compatible = "qcom,wb-display";
			cell-index = <0x00>;
			label = "wb_display";
			phandle = <0x5ef>;
		};

		qcom,msm-ext-disp {
			compatible = "qcom,msm-ext-disp";
			phandle = <0x5ee>;

			qcom,msm-ext-disp-audio-codec-rx {
				compatible = "qcom,msm-ext-disp-audio-codec-rx";
				phandle = <0x645>;
			};
		};

		gpio_keys {
			compatible = "gpio-keys";
			label = "gpio-keys";
			pinctrl-names = "default";
			pinctrl-0 = <0x627>;

			vol_up {
				label = "volume_up";
				gpios = <0x600 0x06 0x01>;
				linux,input-type = <0x01>;
				linux,code = <0x73>;
				gpio-key,wakeup;
				debounce-interval = <0x0f>;
				linux,can-disable;
			};

			ai_key {
				label = "ai_key";
				gpios = <0x37 0x61 0x01>;
				linux,input-type = <0x01>;
				linux,code = <0x2b1>;
				gpio-key,wakeup;
				debounce-interval = <0x27>;
			};
		};

		ext_5v_boost {
			compatible = "regulator-fixed";
			status = "ok";
			regulator-name = "ext_5v_boost";
			gpio = <0x604 0x0c 0x00>;
			enable-active-high;
			regulator-enable-ramp-delay = <0x640>;
			pinctrl-names = "default";
			pinctrl-0 = <0x605>;
			phandle = <0x59e>;
		};

		qcom,qbt1000 {
			compatible = "qcom,qbt1000";
			clock-names = "core\0iface";
			clock-frequency = <0x17d7840>;
			qcom,finger-detect-gpio = <0x600 0x01 0x00>;
			status = "disabled";
		};

		qcom,camera-flash@0 {
			cell-index = <0x00>;
			reg = <0x00 0x00>;
			compatible = "qcom,camera-flash";
			flash-source = <0x60d 0x60e>;
			torch-source = <0x60f 0x610>;
			switch-source = <0x611>;
			status = "ok";
			phandle = <0x61a>;
		};

		qcom,camera-flash@1 {
			cell-index = <0x01>;
			reg = <0x01 0x00>;
			compatible = "qcom,camera-flash";
			flash-source = <0x60d 0x60e>;
			torch-source = <0x60f 0x610>;
			switch-source = <0x611>;
			status = "ok";
			phandle = <0x61e>;
		};

		qcom,camera-flash@2 {
			cell-index = <0x02>;
			reg = <0x02 0x00>;
			compatible = "qcom,camera-flash";
			wled-flash-support;
			flash-source = <0x612>;
			torch-source = <0x613>;
			switch-source = <0x614>;
			status = "ok";
			phandle = <0x684>;
		};

		qcom,camera-flash@3 {
			cell-index = <0x03>;
			reg = <0x03 0x00>;
			compatible = "qcom,camera-flash";
			flash-source = <0x60e>;
			torch-source = <0x610>;
			switch-source = <0x615>;
			status = "ok";
			phandle = <0x685>;
		};

		gpio-regulator@0 {
			compatible = "regulator-fixed";
			reg = <0x00 0x00>;
			regulator-name = "camera_viodd_ldo";
			regulator-min-microvolt = <0x1b7740>;
			regulator-max-microvolt = <0x1b7740>;
			regulator-enable-ramp-delay = <0x87>;
			enable-active-high;
			gpio = <0x37 0x84 0x00>;
			vin-supply = <0x450>;
			phandle = <0x619>;
		};

		gpio-regulator@1 {
			compatible = "regulator-fixed";
			reg = <0x01 0x00>;
			regulator-name = "actuator_rear_regulator";
			regulator-min-microvolt = <0x2ab980>;
			regulator-max-microvolt = <0x2ab980>;
			regulator-enable-ramp-delay = <0x87>;
			enable-active-high;
			gpio = <0x37 0x18 0x00>;
			vin-supply = <0x468>;
			phandle = <0x616>;
		};

		gpio-regulator@2 {
			compatible = "regulator-fixed";
			reg = <0x02 0x00>;
			regulator-name = "actuator_rear_aux_ldo";
			regulator-min-microvolt = <0x2ab980>;
			regulator-max-microvolt = <0x2ab980>;
			regulator-enable-ramp-delay = <0x87>;
			enable-active-high;
			gpio = <0x37 0x98 0x00>;
			vin-supply = <0x468>;
			phandle = <0x617>;
		};

		gpio-regulator@3 {
			compatible = "regulator-fixed";
			reg = <0x03 0x00>;
			regulator-name = "actuator_ultra_ldo";
			regulator-min-microvolt = <0x2ab980>;
			regulator-max-microvolt = <0x2ab980>;
			regulator-enable-ramp-delay = <0x87>;
			enable-active-high;
			gpio = <0x37 0x5f 0x00>;
			vin-supply = <0x468>;
			phandle = <0x618>;
		};

		touch_vddio_vreg {
			compatible = "regulator-fixed";
			regulator-name = "disp_vddio_vreg";
			startup-delay-us = <0xfa0>;
			enable-active-high;
			regulator-boot-on;
			gpio = <0x37 0x54 0x00>;
			phandle = <0x62b>;
		};

		vdd_boost_vreg {
			compatible = "regulator-fixed";
			regulator-name = "vdd_boost_vreg";
			startup-delay-us = <0xfa0>;
			enable-active-high;
			regulator-always-on;
			gpio = <0x604 0x05 0x00>;
			phandle = <0x687>;
		};

		disp_vci_vreg {
			compatible = "regulator-fixed";
			regulator-name = "disp_vci_vreg";
			start-delay-us = <0xfa0>;
			enable-active-high;
			regulator-boot-on;
			gpio = <0x37 0x15 0x00>;
			phandle = <0x5ea>;
		};

		dsi_amoled_panel_pwr_external_supply {
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			phandle = <0x5ae>;

			qcom,panel-supply-entry@0 {
				reg = <0x00>;
				qcom,supply-name = "vddio";
				qcom,supply-min-voltage = <0x1b7740>;
				qcom,supply-max-voltage = <0x1b7740>;
				qcom,supply-enable-load = <0xf230>;
				qcom,supply-disable-load = <0x50>;
			};

			qcom,panel-supply-entry@1 {
				reg = <0x01>;
				qcom,supply-name = "vcie";
				qcom,supply-min-voltage = <0x2dc6c0>;
				qcom,supply-max-voltage = <0x2dc6c0>;
				qcom,supply-enable-load = <0xf230>;
				qcom,supply-disable-load = <0x50>;
				qcom,supply-post-on-sleep = <0x0a>;
				qcom,supply-pre-off-sleep = <0x0a>;
			};
		};

		fingerprint_goodix {
			compatible = "goodix,fingerprint";
			goodix,gpio-reset = <0x37 0x25 0x00>;
			goodix,gpio-irq = <0x37 0x78 0x00>;
			fp-gpio-pwr = <0x37 0x7d 0x00>;
			status = "ok";
		};

		xiaomi_touch {
			compatible = "xiaomi-touch";
			status = "ok";
			touch,name = "xiaomi-touch";
		};

		wcd9xxx-irq {
			status = "ok";
			compatible = "qcom,wcd9xxx-irq";
			interrupt-controller;
			#interrupt-cells = <0x01>;
			interrupt-parent = <0x37>;
			qcom,gpio-connect = <0x37 0x7b 0x00>;
			pinctrl-names = "default";
			pinctrl-0 = <0x39c>;
			phandle = <0x654>;
		};

		audio_ext_clk {
			status = "ok";
			compatible = "qcom,audio-ref-clk";
			qcom,codec-ext-clk-src = <0x02>;
			qcom,codec-lpass-ext-clk-freq = <0x124f800>;
			qcom,codec-lpass-clk-id = <0x116>;
			qcom,use-pinctrl = <0x01>;
			pinctrl-names = "active\0sleep";
			pinctrl-0 = <0x407>;
			pinctrl-1 = <0x406>;
			#clock-cells = <0x01>;
			phandle = <0x656>;
		};

		msm_cdc_pinctrl@143 {
			compatible = "qcom,msm-cdc-pinctrl";
			qcom,cdc-rst-n-gpio = <0x37 0x8f 0x00>;
			pinctrl-names = "aud_active\0aud_sleep";
			pinctrl-0 = <0x39e>;
			pinctrl-1 = <0x39d>;
			phandle = <0x655>;
		};

		qocm,wcd-dsp-glink {
			compatible = "qcom,wcd-dsp-glink";
			qcom,wdsp-channels = "g_glink_ctrl\0g_glink_persistent_data_nild\0g_glink_persistent_data_ild\0g_glink_audio_data";
		};

		wcd-dsp-mgr@1 {
			compatible = "qcom,wcd-dsp-mgr";
			qcom,wdsp-components = <0x650 0x00 0x651 0x01 0x339 0x02>;
			qcom,img-filename = "cpe_9360";
			phandle = <0x68d>;
		};

		wcd-dsp-mgr@2 {
			compatible = "qcom,wcd-dsp-mgr";
			qcom,wdsp-components = <0x652 0x00 0x653 0x01 0x339 0x02>;
			qcom,img-filename = "cpe_9340";
			phandle = <0x68e>;
		};

		audio_ext_clk_lnbb {
			status = "ok";
			compatible = "qcom,audio-ref-clk";
			qcom,codec-ext-clk-src = <0x01>;
			clock-names = "osr_clk";
			clocks = <0x25 0x02>;
			#clock-cells = <0x01>;
			phandle = <0x657>;
		};

		msm_cdc_pinctrl@25 {
			compatible = "qcom,msm-cdc-pinctrl";
			pinctrl-names = "aud_active\0aud_sleep";
			pinctrl-0 = <0x65b>;
			pinctrl-1 = <0x65c>;
			phandle = <0x658>;
		};

		msm_cdc_pinctrl@142 {
			compatible = "qcom,msm-cdc-pinctrl";
			pinctrl-names = "aud_active\0aud_sleep";
			pinctrl-0 = <0x65d>;
			pinctrl-1 = <0x65e>;
			phandle = <0x659>;
		};

		msm_cdc_pinctrl@49 {
			compatible = "qcom,msm-cdc-pinctrl";
			pinctrl-names = "aud_active\0aud_sleep";
			pinctrl-0 = <0x41e>;
			pinctrl-1 = <0x41d>;
			phandle = <0x65a>;
		};
	};

	chosen {
		pureason = <0x40001>;
		linux,initrd-end = <0x00 0x834ca4c8>;
		linux,initrd-start = <0x00 0x83400000>;
		kaslr-seed = <0x00 0x00>;
		bootargs = "rcupdate.rcu_expedited=1 rcu_nocbs=0-7 cgroup.memory=nokmem,nosocket console=ttyMSM0,115200n8 earlycon=msm_geni_serial,0xa90000 androidboot.hardware=qcom androidboot.console=ttyMSM0 androidboot.memcg=1 lpm_levels.sleep_disabled=1 video=vfb:640x400,bpp=32,memsize=3072000 msm_rtb.filter=0x237 service_locator.enable=1 swiotlb=2048 firmware_class.path=/vendor/firmware_mnt/image loop.max_part=7 androidboot.usbcontroller=a600000.dwc3 buildvariant=user androidboot.verifiedbootstate=orange androidboot.keymaster=1 dm=\"1 vroot none ro 1,0 7224056 verity 1 PARTUUID=f8f1c47a-73dd-9a6f-3823-bf72138e9cc6 PARTUUID=f8f1c47a-73dd-9a6f-3823-bf72138e9cc6 4096 4096 903007 903007 sha1 47c1776032431de19e80a92f3f786e3bd56a8e65 4cffde4aaf8da22ee6303efc239eb1873cc4d1243dfdbe6abd1217772cac6dc0 10 restart_on_corruption ignore_zero_blocks use_fec_from_device PARTUUID=f8f1c47a-73dd-9a6f-3823-bf72138e9cc6 fec_roots 2 fec_blocks 910119 fec_start 910119\" root=/dev/dm-0 androidboot.vbmeta.device=PARTUUID=2e031ebf-db8c-9802-2af1-f4f2e0ea1a8f androidboot.vbmeta.avb_version=1.0 androidboot.vbmeta.device_state=unlocked androidboot.vbmeta.hash_alg=sha256 androidboot.vbmeta.size=4480 androidboot.vbmeta.digest=46cd676ab97e6740e54c91a28615ec5edce2a72487a214956d34db3b59de960a androidboot.vbmeta.invalidate_on_error=yes androidboot.veritymode=enforcing androidboot.bootdevice=1d84000.ufshc androidboot.serialno=3b112186 androidboot.ramdump=disable androidboot.secureboot=1 androidboot.hwversion=1.9.0 androidboot.cpuid=0x1de50d0a androidboot.hwc=CN androidboot.hwlevel=MP androidboot.baseband=msm msm_drm.dsi_display0=dsi_samsung_fhd_ea8076_f1mp_cmd_display: skip_initramfs rootwait ro init=/init  androidboot.dtbo_idx=16 androidboot.dp=0x0";
	};

	aliases {
		ufshc1 = "/soc/ufshc@1d84000";
		sdhc2 = "/soc/sdhci@8804000";
		pci-domain0 = "/soc/qcom,pcie@1c00000";
		pci-domain1 = "/soc/qcom,pcie@1c08000";
		mhi0 = "/soc/qcom,pcie@1c08000/pcie_rc1/qcom,mhi@0";
		mhi1 = "/soc/qcom,pcie@1c00000/pcie_rc0/qcom,mhi@0";
		mhi_netdev0 = "/soc/qcom,pcie@1c08000/pcie_rc1/qcom,mhi@0/mhi_devices/mhi_rmnet@0";
		mhi_netdev1 = "/soc/qcom,pcie@1c08000/pcie_rc1/qcom,mhi@0/mhi_devices/mhi_rmnet@1";
		mhi_netdev2 = "/soc/qcom,pcie@1c00000/pcie_rc0/qcom,mhi@0/mhi_devices/mhi_rmnet@0";
		mhi_netdev3 = "/soc/qcom,pcie@1c00000/pcie_rc0/qcom,mhi@0/mhi_devices/mhi_rmnet@1";
		serial0 = "/soc/qcom,qup_uart@0xa90000";
		hsuart0 = "/soc/qcom,qup_uart@0xc8c000";
		spi0 = "/soc/spi@88c000";
		spi1 = "/soc/spi@884000";
		i2c0 = "/soc/i2c@890000";
	};

	memory {
		device_type = "memory";
		reg = <0x00 0x80000000 0x00 0x3cc00000 0x01 0x40000000 0x00 0xc0000000 0x00 0xc0000000 0x00 0x80000000>;
	};

	mem-offline {
		compatible = "qcom,mem-offline";
		offline-sizes = <0x01 0x40000000 0x00 0x40000000 0x01 0xc0000000 0x00 0x80000000>;
		granule = <0x200>;
		mboxes = <0x1f 0x00>;
	};

	energy-costs {
		compatible = "sched-energy";
		phandle = <0x58f>;

		core-cost0 {
			busy-cost-data = <0x493e0 0x18 0x62700 0x19 0x79e00 0x1b 0x8ca00 0x1d 0xa4100 0x21 0xbb800 0x25 0xce400 0x2a 0xe5b00 0x2f 0xfd200 0x36 0x10fe00 0x3b 0x127500 0x42 0x13ec00 0x49 0x151800 0x4f 0x168f00 0x58 0x17bb00 0x60 0x18e700 0x69 0x1a1300 0x73 0x1b3f00 0x80>;
			idle-cost-data = <0x12 0x0e 0x0c>;
			phandle = <0x03>;
		};

		core-cost1 {
			busy-cost-data = <0xad700 0xa5 0xc9900 0xc3 0xe5b00 0xe4 0x101d00 0x108 0x11df00 0x12d 0x13a100 0x153 0x156300 0x17a 0x16da00 0x19b 0x189c00 0x1c5 0x1a1300 0x1eb 0x1b8a00 0x216 0x1d4c00 0x252 0x1ec300 0x28e 0x208500 0x2e4 0x21fc00 0x339 0x237300 0x398 0x24ea00 0x3fe>;
			idle-cost-data = <0x50 0x3c 0x28>;
			phandle = <0x0b>;
		};

		core-cost2 {
			busy-cost-data = <0xc9900 0xe3 0xe5b00 0x106 0x101d00 0x12e 0x11df00 0x15c 0x13a100 0x18e 0x156300 0x1c3 0x16da00 0x1f2 0x189c00 0x22c 0x1a1300 0x25e 0x1b8a00 0x28f 0x1d4c00 0x2cc 0x1ec300 0x2fe 0x208500 0x33a 0x21fc00 0x36e 0x237300 0x3a5 0x24ea00 0x3e0 0x26ac00 0x433 0x286e00 0x49b 0x29e500 0x508 0x2b5c00 0x593>;
			idle-cost-data = <0x6e 0x5a 0x46>;
			phandle = <0x11>;
		};

		cluster-cost0 {
			busy-cost-data = <0x493e0 0x03 0x62700 0x04 0x79e00 0x04 0x8ca00 0x04 0xa4100 0x05 0xbb800 0x05 0xce400 0x06 0xe5b00 0x07 0xfd200 0x08 0x10fe00 0x09 0x127500 0x0a 0x13ec00 0x0b 0x151800 0x0c 0x168f00 0x0d 0x17bb00 0x0e 0x18e700 0x0f 0x1a1300 0x10 0x1b3f00 0x11>;
			idle-cost-data = <0x03 0x02 0x01>;
			phandle = <0x04>;
		};

		cluster-cost1 {
			busy-cost-data = <0xad700 0x19 0xc9900 0x1a 0xe5b00 0x1b 0x101d00 0x1c 0x11df00 0x1d 0x13a100 0x1e 0x156300 0x20 0x16da00 0x22 0x189c00 0x25 0x1a1300 0x28 0x1b8a00 0x2d 0x1d4c00 0x32 0x1ec300 0x39 0x208500 0x40 0x21fc00 0x4a 0x237300 0x5a 0x24ea00 0x6a>;
			idle-cost-data = <0x03 0x02 0x01>;
			phandle = <0x0c>;
		};

		cluster-cost2 {
			busy-cost-data = <0xc9900 0x1e 0xe5b00 0x21 0x101d00 0x24 0x11df00 0x27 0x13a100 0x2a 0x156300 0x2e 0x16da00 0x31 0x189c00 0x37 0x1a1300 0x43 0x1b8a00 0x4d 0x1d4c00 0x57 0x1ec300 0x64 0x208500 0x6e 0x21fc00 0x78 0x237300 0x80 0x24ea00 0x87 0x26ac00 0x8c 0x286e00 0x93 0x29e500 0xa0 0x2b5c00 0xb4>;
			idle-cost-data = <0x03 0x02 0x01>;
			phandle = <0x12>;
		};
	};

	psci {
		compatible = "arm,psci-1.0";
		method = "smc";
	};

	firmware {
		phandle = <0x590>;

		android {
			compatible = "android,firmware";

			vbmeta {
				compatible = "android,vbmeta";
				parts = "vbmeta,boot,system,vendor,dtbo";
			};

			fstab {
				compatible = "android,fstab";

				vendor {
					compatible = "android,vendor";
					dev = "/dev/block/platform/soc/1d84000.ufshc/by-name/vendor";
					type = "ext4";
					mnt_flags = "ro,barrier=1,discard";
					fsmgr_flags = "wait,avb";
					status = "ok";
				};
			};
		};
	};

	reserved-memory {
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		ranges;
		phandle = <0x591>;

		hyp_mem@85700000 {
			no-map;
			reg = <0x00 0x85700000 0x00 0x600000>;
			phandle = <0x592>;
		};

		xbl_aop_mem@85e00000 {
			no-map;
			reg = <0x00 0x85e00000 0x00 0x140000>;
			phandle = <0x593>;
		};

		smem@86000000 {
			no-map;
			reg = <0x00 0x86000000 0x00 0x200000>;
			phandle = <0xa7>;
		};

		removed_regions@86200000 {
			no-map;
			reg = <0x00 0x86200000 0x00 0x5500000>;
			phandle = <0x594>;
		};

		camera_region@8b700000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0x8b700000 0x00 0x500000>;
			phandle = <0x3c>;
		};

		pil_wlan_fw_region@8bc00000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0x8bc00000 0x00 0x180000>;
			phandle = <0xe8>;
		};

		pil_npu_region@8bd80000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0x8bd80000 0x00 0x80000>;
			phandle = <0x80>;
		};

		pil_adsp_region@8be00000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0x8be00000 0x00 0x2200000>;
			phandle = <0x78>;
		};

		modem_region@8e000000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0x8e000000 0x00 0x9600000>;
			phandle = <0x75>;
		};

		pil_video_region@97600000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0x97600000 0x00 0x500000>;
			phandle = <0x85>;
		};

		pil_slpi_region@97b00000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0x97b00000 0x00 0x1400000>;
			phandle = <0x7c>;
		};

		pil_ipa_fw_region@98f00000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0x98f00000 0x00 0x10000>;
			phandle = <0xe5>;
		};

		pil_ipa_gsi_region@98f10000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0x98f10000 0x00 0x5000>;
			phandle = <0x595>;
		};

		pil_gpu_region@98f15000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0x98f15000 0x00 0x2000>;
			phandle = <0x596>;
		};

		pil_spss_region@99000000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0x99000000 0x00 0x100000>;
			phandle = <0x7f>;
		};

		cdsp_regions@99100000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0x99100000 0x00 0x1400000>;
			phandle = <0x81>;
		};

		qseecom_region@0x9e400000 {
			compatible = "shared-dma-pool";
			no-map;
			reg = <0x00 0x9e400000 0x00 0x1400000>;
			phandle = <0xba>;
		};

		cdsp_sec_regions@0xa4c00000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0xa4c00000 0x00 0x3c00000>;
			phandle = <0xfb>;
		};

		cont_splash_region@9c000000 {
			reg = <0x00 0x9c000000 0x00 0x2400000>;
			label = "cont_splash_region";
			phandle = <0x597>;
		};

		adsp_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0x1000000>;
			phandle = <0xae>;
		};

		cdsp_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0x400000>;
			phandle = <0x2df>;
		};

		qseecom_ta_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0x1000000>;
			phandle = <0xf8>;
		};

		sp_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0x800000>;
			phandle = <0xf9>;
		};

		secure_display_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0xa000000>;
			phandle = <0xfa>;
		};

		mem_dump_region {
			compatible = "shared-dma-pool";
			reusable;
			size = <0x00 0x2400000>;
			phandle = <0xbb>;
		};

		linux,cma {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0x2800000>;
			linux,cma-default;
		};

		ramdump_fb_region@af000000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0xaf000000 0x00 0x1000000>;
			phandle = <0x683>;
		};
	};

	vendor {
		#address-cells = <0x01>;
		#size-cells = <0x01>;
		ranges = <0x00 0x00 0x00 0xffffffff>;
		compatible = "simple-bus";
		phandle = <0x598>;

		bt_wcn3990 {
			compatible = "qca,wcn3990";
			qca,bt-vdd-core-supply = <0xea>;
			qca,bt-vdd-pa-supply = <0xeb>;
			qca,bt-vdd-ldo-supply = <0xec>;
			qca,bt-vdd-core-voltage-level = <0x1b7740 0x1b7740>;
			qca,bt-vdd-pa-voltage-level = <0x13e5c0 0x13e5c0>;
			qca,bt-vdd-ldo-voltage-level = <0x328980 0x328980>;
			qca,bt-vdd-core-current-level = <0x00>;
			qca,bt-vdd-pa-current-level = <0x00>;
			qca,bt-vdd-ldo-current-level = <0x00>;
			phandle = <0x681>;
		};

		extcon_usb1 {
			compatible = "linux,extcon-usb-gpio";
			vbus-gpio = <0x600 0x0a 0x00>;
			id-gpio = <0x37 0x65 0x00>;
			vbus-out-gpio = <0x600 0x09 0x00>;
			pinctrl-names = "default";
			pinctrl-0 = <0x601 0x434 0x602>;
			phandle = <0x60c>;
		};

		qcom,battery-data {
			qcom,batt-id-range-pct = <0x0f>;
			phandle = <0x59d>;

			qcom,scud {
				qcom,profile-revision = <0x18>;
				qcom,fastchg-current-ma = <0x12c0>;
				qcom,jeita-fcc-ranges = <0x00 0x32 0x493e0 0x33 0x64 0x186a00 0x65 0x96 0x30d400 0x97 0x1c2 0x493e00 0x1c3 0x244 0x186a00>;
				qcom,jeita-fv-ranges = <0x00 0x32 0x432380 0x33 0x64 0x432380 0x65 0x96 0x432380 0x97 0x1c2 0x432380 0x1c3 0x244 0x3e8fa0>;
				qcom,step-chg-ranges = <0x36ee80 0x401640 0x2dc6c0 0x401a28 0x419ce0 0x2dc6c0 0x41a0c8 0x423920 0x2625a0>;
				qcom,max-voltage-uv = <0x432380>;
				qcom,fg-cc-cv-threshold-mv = <0x1126>;
				qcom,nom-batt-capacity-mah = <0xce4>;
				qcom,batt-id-kohm = <0x44>;
				qcom,battery-beta = <0x109a>;
				qcom,therm-room-temp = <0x186a0>;
				qcom,battery-type = "f1_atl";
				qcom,therm-coefficients = <0x2318 0xd0c 0xdaf7 0xc556 0x848d>;
				qcom,therm-center-offset = <0x70>;
				qcom,therm-pull-up = <0x64>;
				qcom,rslow-normal-coeffs = <0x85 0x01 0x71 0x13>;
				qcom,rslow-low-coeffs = <0xc6 0x15 0x65 0x02>;
				qcom,checksum = <0xbe6a>;
				qcom,gui-version = "PM855GUI - 1.0.0.10";
				qcom,fg-profile-data = <0xa91f09ea 0x30d4f1da 0x38d50000 0x5abd858a 0xfa877fa4 0x75920681 0x1bfc8501 0x711339fc 0x8601ce1f 0x320a5deb 0xdaedb1d4 0x2d0a69d4 0x27bde81a 0xabfb8fba 0x60004efc 0x47fd44f4 0x33333010 0x350b4300 0x40014300 0x43006000 0x37003c00 0x46004000 0x39007600 0x5c644600 0x3f003d08 0x60004c00 0x49005710 0x4d104700 0x86285e48 0x4f60460d 0x4e00d8f8 0xfe1f0c0d 0xd4fa1706 0x891c320b 0xc50d672a 0x18178542 0x1e5d4502 0x6c10361f 0x904310a 0x25fddd1c 0x502a305 0xbe023f17 0x1c220544 0x91527012 0x601fdee5 0x4dcae9a4 0xe51c7dc9 0x8c0508bb 0x1c17d98b 0xbf84bf93 0x83a00980 0xd3030105 0x21fc8dfa 0xf859d5 0xffeaf607 0xddf310cd 0x921816f0 0x2fd72602 0x57052b02 0xce013200 0x15032803 0xd9054407 0x43029404 0x55038f05 0x51034900 0x3a004200 0x43644800 0x4c004208 0x49004a00 0x49003b10 0x3a103a00 0x4a204c48 0x5658640e 0x42004d00 0x58086100 0x50003f00 0x3f104f10 0x4c005b20 0x6d404858 0x540f5900 0x50003108 0xd8009f20 0xc904f10a 0xed0dd71c 0x1923f545 0x17527118 0xd603fa05 0xf6027312 0x3f0adc1f 0x6d05a402 0x1c06c01c 0xe03ec05 0x44027a18 0x81038e04 0x5b026a00 0x2d200305 0xfc02c305 0xe31c1c02 0xba058002 0x9218ef02 0x9005cd02 0x7c003b01 0xc000fa00 0xbb0c0000>;
			};

			qcom,coslight {
				qcom,profile-revision = <0x18>;
				qcom,fastchg-current-ma = <0x12c0>;
				qcom,jeita-fcc-ranges = <0x00 0x32 0x493e0 0x33 0x64 0x186a00 0x65 0x96 0x30d400 0x97 0x1c2 0x493e00 0x1c3 0x244 0x186a00>;
				qcom,jeita-fv-ranges = <0x00 0x32 0x432380 0x33 0x64 0x432380 0x65 0x96 0x432380 0x97 0x1c2 0x432380 0x1c3 0x244 0x3e8fa0>;
				qcom,step-chg-ranges = <0x36ee80 0x401640 0x2dc6c0 0x401a28 0x419ce0 0x2dc6c0 0x41a0c8 0x423920 0x2625a0>;
				qcom,max-voltage-uv = <0x432380>;
				qcom,fg-cc-cv-threshold-mv = <0x1126>;
				qcom,nom-batt-capacity-mah = <0xce4>;
				qcom,batt-id-kohm = <0x64>;
				qcom,battery-beta = <0x109a>;
				qcom,therm-room-temp = <0x186a0>;
				qcom,battery-type = "f1_cos";
				qcom,therm-coefficients = <0x2318 0xd0c 0xdaf7 0xc556 0x848d>;
				qcom,therm-center-offset = <0x70>;
				qcom,therm-pull-up = <0x64>;
				qcom,rslow-normal-coeffs = <0xe4 0x04 0x3a 0x12>;
				qcom,rslow-low-coeffs = <0x21 0x15 0x15 0x06>;
				qcom,checksum = <0xc822>;
				qcom,gui-version = "PM855GUI - 1.0.0.10";
				qcom,fg-profile-data = <0xa91f6cea 0x8fe533ea 0x8ce50000 0xc4bcac8a 0xfc87ec82 0x71871080 0x20fce404 0x3a12c904 0xf02ce1f 0x320afbeb 0x65ed6edc 0xf60afadc 0x38c53a12 0x8402d1d3 0x600036fc 0x3dfd3ef4 0x38333010 0x330b3700 0x3f014700 0x4d006000 0x36003b00 0x3d003800 0x35006a00 0x4d644200 0x3ff84200 0x60f05500 0x5e008408 0x64085d00 0xbb207d40 0x67586010 0x6c00d8f8 0x51fef04 0x76eb6a04 0xd21c6d0a 0xf90c5e2b 0x9618554b 0xcd5c2002 0x6a0f861e 0xe305a802 0x4204c51c 0x78029c04 0xfd03ac17 0x1e22d045 0x195b5f11 0xab1ec3ee 0xfcca59c7 0xde1ca1c9 0xe404aabb 0x9217d893 0x788437a2 0x78a00980 0x46028204 0x6605fffb 0xf868dc 0x6eaf3ff 0x77e3fac4 0x15181600 0xee7fe02 0xf305cb02 0xce013200 0x1503ca02 0xd1055b03 0x2704f403 0x9d039402 0xd2055400 0x3f004000 0x44644700 0x46e847f8 0x49e84800 0x4a004510 0x4f103e00 0x49284b48 0x5358620d 0x40004ef8 0x520058f8 0x4d004700 0x43105410 0x52006628 0x7e484d60 0x5d0d5e00 0x50f83600 0xd8f0a71e 0x12046f0a 0x870ae31c 0x4323a745 0x955a8c18 0x802b305 0x9e035a10 0x3f0a6b1f 0x3304e703 0xd705b61c 0x4b03a705 0x92026d18 0x15028d05 0x26400 0x51fef04 0x76036a04 0xd21c6d02 0xf9045e03 0x96185503 0xcd042002 0x6a005601 0xc000fa00 0xf00c0000>;
			};

			qcom,alium_860_89032_0000_3600mah_averaged_masterslave_sep24th2018 {
				qcom,max-voltage-uv = <0x432380>;
				qcom,fastchg-current-ma = <0x12c0>;
				qcom,jeita-fcc-ranges = <0x00 0x32 0x493e0 0x33 0x64 0x186a00 0x65 0x96 0x30d400 0x97 0x1c2 0x493e00 0x1c3 0x244 0x186a00>;
				qcom,jeita-fv-ranges = <0x00 0x32 0x432380 0x33 0x64 0x432380 0x65 0x96 0x432380 0x97 0x1c2 0x432380 0x1c3 0x244 0x3e8fa0>;
				qcom,step-chg-ranges = <0x36ee80 0x401640 0x2dc6c0 0x401a28 0x419ce0 0x2dc6c0 0x41a0c8 0x423920 0x2625a0>;
				qcom,nom-batt-capacity-mah = <0xce4>;
				qcom,batt-id-kohm = <0x12c>;
				qcom,ocv-based-step-chg;
				qcom,battery-beta = <0x109a>;
				qcom,therm-room-temp = <0x186a0>;
				qcom,fg-cc-cv-threshold-mv = <0x1126>;
				qcom,battery-type = "itech_3000mah";
				qcom,therm-coefficients = <0x2318 0xd0c 0xdaf7 0xc556 0x848d>;
				qcom,therm-center-offset = <0x70>;
				qcom,therm-pull-up = <0x64>;
				qcom,rslow-normal-coeffs = <0xdf 0x02 0x77 0x1a>;
				qcom,rslow-low-coeffs = <0x51 0x04 0xd0 0x13>;
				qcom,checksum = <0x1538>;
				qcom,gui-version = "PM855GUI - 1.0.0.10";
				qcom,fg-profile-data = <0x900c7ea 0xc4dc8ee2 0x3add0000 0x15bca58a 0x280d192 0xab9d4780 0x1000df02 0x771a85ec 0xe1fdce07 0x320075eb 0xaaedf3cd 0xc0a7ae4 0xedc5401b 0xd0021fca 0xff005200 0x4d004a00 0x3c003500 0x38003900 0x48004300 0x3f00ff00 0x38004000 0x46005000 0x45005c00 0x7e646000 0x50085010 0xff006a00 0x5f006300 0x6e006000 0x7d209640 0x75506b13 0x6300d800 0x14227e0d 0x2102aa04 0xed1cd409 0x640cd323 0xa418d342 0xb5559102 0x90122a1f 0x2061f0a 0xa306ae1c 0x8d029604 0xd203d117 0x51233f45 0x28536914 0x93208eec 0x18cbc8c5 0xdb1c7bc9 0x7c05e6c2 0xb9172c93 0x8785a292 0x91a80980 0x92f21a0d 0xf4fc5eeb 0xf8fbed 0x15e2f60f 0x75027205 0x49011000 0xfae5e203 0x8d058502 0xce073200 0x23034602 0x9c040302 0x48070a00 0xba039702 0x65055000 0x3a004100 0x43644500 0x45104518 0x46084400 0x47003a08 0x4b083700 0x47204e40 0x54586010 0x57005f00 0x57085500 0x4b005000 0x3e085208 0x52005c20 0x6f407d58 0x67106300 0x69084f10 0xd8008c2a 0xdb042802 0xad040b1d 0x5022a745 0xd52a218 0x7403ad04 0x3502ae13 0x3f0a5a20 0xdd04f102 0xd805c71c 0xdd023d04 0xeb039718 0x5203d504 0x19027200 0x14227e05 0x2102aa04 0xed1cd401 0x6404d303 0xa418d302 0xb5059102 0x90007c01 0xc000fa00 0x40e0000>;
			};
		};
	};

	__symbols__ {
		CPU0 = "/cpus/cpu@0";
		L2_0 = "/cpus/cpu@0/l2-cache";
		L3_0 = "/cpus/cpu@0/l2-cache/l3-cache";
		L1_I_0 = "/cpus/cpu@0/l1-icache";
		L1_D_0 = "/cpus/cpu@0/l1-dcache";
		L2_TLB_0 = "/cpus/cpu@0/l2-tlb";
		CPU1 = "/cpus/cpu@100";
		L2_1 = "/cpus/cpu@100/l2-cache";
		L1_I_100 = "/cpus/cpu@100/l1-icache";
		L1_D_100 = "/cpus/cpu@100/l1-dcache";
		L2_TLB_100 = "/cpus/cpu@100/l2-tlb";
		CPU2 = "/cpus/cpu@200";
		L2_2 = "/cpus/cpu@200/l2-cache";
		L1_I_200 = "/cpus/cpu@200/l1-icache";
		L1_D_200 = "/cpus/cpu@200/l1-dcache";
		L2_TLB_200 = "/cpus/cpu@200/l2-tlb";
		CPU3 = "/cpus/cpu@300";
		L2_3 = "/cpus/cpu@300/l2-cache";
		L1_I_300 = "/cpus/cpu@300/l1-icache";
		L1_D_300 = "/cpus/cpu@300/l1-dcache";
		L2_TLB_300 = "/cpus/cpu@300/l2-tlb";
		CPU4 = "/cpus/cpu@400";
		L2_4 = "/cpus/cpu@400/l2-cache";
		L1_I_400 = "/cpus/cpu@400/l1-icache";
		L1_D_400 = "/cpus/cpu@400/l1-dcache";
		L1_ITLB_400 = "/cpus/cpu@400/l1-itlb";
		L1_DTLB_400 = "/cpus/cpu@400/l1-dtlb";
		L2_TLB_400 = "/cpus/cpu@400/l2-tlb";
		CPU5 = "/cpus/cpu@500";
		L2_5 = "/cpus/cpu@500/l2-cache";
		L1_I_500 = "/cpus/cpu@500/l1-icache";
		L1_D_500 = "/cpus/cpu@500/l1-dcache";
		L1_ITLB_500 = "/cpus/cpu@500/l1-itlb";
		L1_DTLB_500 = "/cpus/cpu@500/l1-dtlb";
		L2_TLB_500 = "/cpus/cpu@500/l2-tlb";
		CPU6 = "/cpus/cpu@600";
		L2_6 = "/cpus/cpu@600/l2-cache";
		L1_I_600 = "/cpus/cpu@600/l1-icache";
		L1_D_600 = "/cpus/cpu@600/l1-dcache";
		L1_ITLB_600 = "/cpus/cpu@600/l1-itlb";
		L1_DTLB_600 = "/cpus/cpu@600/l1-dtlb";
		L2_TLB_600 = "/cpus/cpu@600/l2-tlb";
		CPU7 = "/cpus/cpu@700";
		L2_7 = "/cpus/cpu@700/l2-cache";
		L1_I_700 = "/cpus/cpu@700/l1-icache";
		L1_D_700 = "/cpus/cpu@700/l1-dcache";
		L1_ITLB_700 = "/cpus/cpu@700/l1-itlb";
		L1_DTLB_700 = "/cpus/cpu@700/l1-dtlb";
		L2_TLB_700 = "/cpus/cpu@700/l2-tlb";
		soc = "/soc";
		emac_gdsc = "/soc/qcom,gdsc@0x106004";
		pcie_0_gdsc = "/soc/qcom,gdsc@0x16b004";
		pcie_1_gdsc = "/soc/qcom,gdsc@0x18d004";
		ufs_card_gdsc = "/soc/qcom,gdsc@0x175004";
		ufs_phy_gdsc = "/soc/qcom,gdsc@0x177004";
		usb30_prim_gdsc = "/soc/qcom,gdsc@0x10f004";
		usb30_sec_gdsc = "/soc/qcom,gdsc@0x110004";
		hlos1_vote_aggre_noc_mmu_audio_tbu_gdsc = "/soc/qcom,gdsc@0x17d040";
		hlos1_vote_aggre_noc_mmu_tbu1_gdsc = "/soc/qcom,gdsc@0x17d044";
		hlos1_vote_aggre_noc_mmu_tbu2_gdsc = "/soc/qcom,gdsc@0x17d048";
		hlos1_vote_aggre_noc_mmu_pcie_tbu_gdsc = "/soc/qcom,gdsc@0x17d04c";
		hlos1_vote_mmnoc_mmu_tbu_hf0_gdsc = "/soc/qcom,gdsc@0x17d050";
		hlos1_vote_mmnoc_mmu_tbu_sf_gdsc = "/soc/qcom,gdsc@0x17d054";
		hlos1_vote_mmnoc_mmu_tbu_hf1_gdsc = "/soc/qcom,gdsc@0x17d058";
		hlos1_vote_turing_mmu_tbu0_gdsc = "/soc/qcom,gdsc@0x17d05c";
		hlos1_vote_turing_mmu_tbu1_gdsc = "/soc/qcom,gdsc@0x17d060";
		bps_gdsc = "/soc/qcom,gdsc@0xad07004";
		ipe_0_gdsc = "/soc/qcom,gdsc@0xad08004";
		ipe_1_gdsc = "/soc/qcom,gdsc@0xad09004";
		ife_0_gdsc = "/soc/qcom,gdsc@0xad0a004";
		ife_1_gdsc = "/soc/qcom,gdsc@0xad0b004";
		titan_top_gdsc = "/soc/qcom,gdsc@0xad0c1bc";
		mdss_core_gdsc = "/soc/qcom,gdsc@0xaf03000";
		gpu_cx_hw_ctrl = "/soc/syscon@0x2c91540";
		gpu_cx_gdsc = "/soc/qcom,gdsc@0x2c9106c";
		gpu_gx_domain_addr = "/soc/syscon@0x2c91508";
		gpu_gx_sw_reset = "/soc/syscon@0x2c91008";
		gpu_gx_gdsc = "/soc/qcom,gdsc@0x2c9100c";
		mvsc_gdsc = "/soc/qcom,gdsc@0xab00814";
		mvs0_gdsc = "/soc/qcom,gdsc@0xab00874";
		mvs1_gdsc = "/soc/qcom,gdsc@0xab008b4";
		npu_core_gdsc = "/soc/qcom,gdsc@0x9911028";
		mdss_dsi0_pll = "/soc/qcom,mdss_dsi_pll@ae94900";
		mdss_dsi1_pll = "/soc/qcom,mdss_dsi_pll@ae96900";
		mdss_dp_pll = "/soc/qcom,mdss_dp_pll@c011000";
		mdss_mdp = "/soc/qcom,mdss_mdp@ae00000";
		smmu_sde_sec = "/soc/qcom,mdss_mdp@ae00000/qcom,smmu_sde_sec_cb";
		sde_rscc = "/soc/qcom,sde_rscc@af20000";
		mdss_rotator = "/soc/qcom,mdss_rotator@ae00000";
		rot_reg = "/soc/qcom,mdss_rotator@ae00000/qcom,rot-reg-bus";
		smmu_rot_unsec = "/soc/qcom,mdss_rotator@ae00000/qcom,smmu_rot_unsec_cb";
		smmu_rot_sec = "/soc/qcom,mdss_rotator@ae00000/qcom,smmu_rot_sec_cb";
		mdss_dsi0 = "/soc/qcom,mdss_dsi_ctrl0@ae94000";
		mdss_dsi1 = "/soc/qcom,mdss_dsi_ctrl1@ae96000";
		mdss_dsi_phy0 = "/soc/qcom,mdss_dsi_phy0@ae94400";
		mdss_dsi_phy1 = "/soc/qcom,mdss_dsi_phy0@ae96400";
		sde_dp = "/soc/qcom,dp_display@0";
		cam_csiphy0 = "/soc/qcom,csiphy@ac65000";
		cam_csiphy1 = "/soc/qcom,csiphy@ac66000";
		cam_csiphy2 = "/soc/qcom,csiphy@ac67000";
		cam_csiphy3 = "/soc/qcom,csiphy@ac68000";
		cam_cci0 = "/soc/qcom,cci@ac4a000";
		i2c_freq_100Khz_cci0 = "/soc/qcom,cci@ac4a000/qcom,i2c_standard_mode";
		i2c_freq_400Khz_cci0 = "/soc/qcom,cci@ac4a000/qcom,i2c_fast_mode";
		i2c_freq_custom_cci0 = "/soc/qcom,cci@ac4a000/qcom,i2c_custom_mode";
		i2c_freq_1Mhz_cci0 = "/soc/qcom,cci@ac4a000/qcom,i2c_fast_plus_mode";
		cam_cci1 = "/soc/qcom,cci@ac4b000";
		i2c_freq_100Khz_cci1 = "/soc/qcom,cci@ac4b000/qcom,i2c_standard_mode";
		i2c_freq_400Khz_cci1 = "/soc/qcom,cci@ac4b000/qcom,i2c_fast_mode";
		i2c_freq_custom_cci1 = "/soc/qcom,cci@ac4b000/qcom,i2c_custom_mode";
		i2c_freq_1Mhz_cci1 = "/soc/qcom,cci@ac4b000/qcom,i2c_fast_plus_mode";
		ife_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_ife/iova-mem-map";
		jpeg_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_jpeg/iova-mem-map";
		icp_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_icp/iova-mem-map";
		cpas_cdm_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_cpas_cdm/iova-mem-map";
		fd_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_fd/iova-mem-map";
		lrme_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_lrme/iova-mem-map";
		cam_csid0 = "/soc/qcom,csid0@acb3000";
		cam_vfe0 = "/soc/qcom,vfe0@acaf000";
		cam_csid1 = "/soc/qcom,csid1@acba000";
		cam_vfe1 = "/soc/qcom,vfe1@acb6000";
		cam_csid_lite0 = "/soc/qcom,csid-lite0@acc8000";
		cam_vfe_lite0 = "/soc/qcom,vfe-lite0@acc4000";
		cam_csid_lite1 = "/soc/qcom,csid-lite1@accf000";
		cam_vfe_lite1 = "/soc/qcom,vfe-lite1@accb000";
		cam_a5 = "/soc/qcom,a5@ac00000";
		cam_ipe0 = "/soc/qcom,ipe0";
		cam_ipe1 = "/soc/qcom,ipe1";
		cam_bps = "/soc/qcom,bps";
		cam_jpeg_enc = "/soc/qcom,jpegenc@ac4e000";
		cam_jpeg_dma = "/soc/qcom,jpegdma@0xac52000";
		cam_fd = "/soc/qcom,fd@ac5a000";
		cam_lrme = "/soc/qcom,lrme@ac6b000";
		spss_utils = "/soc/qcom,spss_utils";
		jtag_mm0 = "/soc/jtagmm@7040000";
		jtag_mm1 = "/soc/jtagmm@7140000";
		jtag_mm2 = "/soc/jtagmm@7240000";
		jtag_mm3 = "/soc/jtagmm@7340000";
		jtag_mm4 = "/soc/jtagmm@7440000";
		jtag_mm5 = "/soc/jtagmm@7540000";
		jtag_mm6 = "/soc/jtagmm@7640000";
		jtag_mm7 = "/soc/jtagmm@7740000";
		intc = "/soc/interrupt-controller@17a00000";
		gict = "/soc/gict@17a20000";
		pdc = "/soc/interrupt-controller@0xb220000";
		llcc_pmu = "/soc/llcc-pmu@90cc000";
		llcc_bw_opp_table = "/soc/llcc-bw-opp-table";
		cpu_cpu_llcc_bw = "/soc/qcom,cpu-cpu-llcc-bw";
		cpu_cpu_llcc_bwmon = "/soc/qcom,cpu-cpu-llcc-bwmon@90b6400";
		ddr_bw_opp_table = "/soc/ddr-bw-opp-table";
		cpu_llcc_ddr_bw = "/soc/qcom,cpu-llcc-ddr-bw";
		cpu_llcc_ddr_bwmon = "/soc/qcom,cpu-llcc-ddr-bwmon@90cd000";
		suspendable_ddr_bw_opp_table = "/soc/suspendable-ddr-bw-opp-table";
		npu_npu_ddr_bw = "/soc/qcom,npu-npu-ddr-bw";
		npu_npu_ddr_bwmon = "/soc/qcom,npu-npu-ddr-bwmon@9960300";
		cdsp_cdsp_l3_lat = "/soc/qcom,cdsp-cdsp-l3-lat";
		cpu0_cpu_l3_lat = "/soc/qcom,cpu0-cpu-l3-lat";
		cpu0_cpu_l3_latmon = "/soc/qcom,cpu0-cpu-l3-latmon";
		cpu4_cpu_l3_lat = "/soc/qcom,cpu4-cpu-l3-lat";
		cpu4_cpu_l3_latmon = "/soc/qcom,cpu4-cpu-l3-latmon";
		cpu7_cpu_l3_lat = "/soc/qcom,cpu7-cpu-l3-lat";
		cpu7_cpu_l3_latmon = "/soc/qcom,cpu7-cpu-l3-latmon";
		cpu0_cpu_llcc_lat = "/soc/qcom,cpu0-cpu-llcc-lat";
		cpu0_cpu_llcc_latmon = "/soc/qcom,cpu0-cpu-llcc-latmon";
		cpu4_cpu_llcc_lat = "/soc/qcom,cpu4-cpu-llcc-lat";
		cpu4_cpu_llcc_latmon = "/soc/qcom,cpu4-cpu-llcc-latmon";
		cpu0_llcc_ddr_lat = "/soc/qcom,cpu0-llcc-ddr-lat";
		cpu0_llcc_ddr_latmon = "/soc/qcom,cpu0-llcc-ddr-latmon";
		cpu4_llcc_ddr_lat = "/soc/qcom,cpu4-llcc-ddr-lat";
		cpu4_llcc_ddr_latmon = "/soc/qcom,cpu4-llcc-ddr-latmon";
		cpu4_cpu_ddr_latfloor = "/soc/qcom,cpu4-cpu-ddr-latfloor";
		cpu4_computemon = "/soc/qcom,cpu4-computemon";
		cpu_pmu = "/soc/cpu-pmu";
		bus_proxy_client = "/soc/qcom,bus_proxy_client";
		keepalive_opp_table = "/soc/keepalive-opp-table";
		snoc_cnoc_keepalive = "/soc/qcom,snoc_cnoc_keepalive";
		cdsp_keepalive = "/soc/qcom,cdsp_keepalive";
		clock_rpmh = "/soc/qcom,rpmhclk";
		clock_aop = "/soc/qcom,aopclk";
		clock_gcc = "/soc/qcom,gcc";
		clock_videocc = "/soc/qcom,videocc@ab00000";
		clock_camcc = "/soc/qcom,camcc";
		clock_dispcc = "/soc/qcom,dispcc";
		clock_npucc = "/soc/qcom,npucc";
		clock_gpucc = "/soc/qcom,gpucc";
		clock_scc = "/soc/qcom,scc@2b10000";
		cpucc_debug = "/soc/syscon@182a0018";
		mccc_debug = "/soc/syscon@90b0000";
		clock_cpucc = "/soc/qcom,cpucc";
		lmh_dcvs0 = "/soc/qcom,cpucc/qcom,limits-dcvs@18358800";
		lmh_dcvs1 = "/soc/qcom,cpucc/qcom,limits-dcvs@18350800";
		clock_debugcc = "/soc/qcom,cc-debug";
		spmi_bus = "/soc/qcom,spmi@c440000";
		spmi_debug_bus = "/soc/qcom,spmi-debug@6b22000";
		eud = "/soc/qcom,msm-eud@88e0000";
		pil_modem = "/soc/qcom,mss@4080000";
		pil_ssc = "/soc/qcom,ssc@5c00000";
		wdog = "/soc/qcom,wdt@17c10000";
		llcc = "/soc/qcom,llcc@9200000/qcom,sm8150-llcc";
		ssc_sensors = "/soc/qcom,msm-ssc-sensors";
		mem_client_3_size = "/soc/qcom,memshare/qcom,client_3";
		tcsr_mutex_block = "/soc/syscon@1f40000";
		tcsr_mutex = "/soc/hwlock@1f40000";
		smem = "/soc/qcom,smem@8600000";
		apcs = "/soc/syscon@17c0000c";
		ufs_ice = "/soc/ufsice@1d90000";
		ufsphy_mem = "/soc/ufsphy_mem@1d87000";
		ufshc_mem = "/soc/ufshc@1d84000";
		msm_fastrpc = "/soc/qcom,msm_fastrpc";
		sdhc_2 = "/soc/sdhci@8804000";
		apps_rsc = "/soc/mailbox@18220000";
		disp_rsc = "/soc/mailbox@af20000";
		apcs_glb = "/soc/mailbox@17c00000";
		sp_scsr = "/soc/mailbox@188501c";
		sp_scsr_block = "/soc/syscon@1880000";
		intsp = "/soc/qcom,qsee_irq";
		glink_modem = "/soc/qcom,glink/modem";
		glink_adsp = "/soc/qcom,glink/adsp";
		glink_slpi = "/soc/qcom,glink/dsps";
		glink_cdsp = "/soc/qcom,glink/cdsp";
		msm_cdsp_rm = "/soc/qcom,glink/cdsp/qcom,msm_cdsprm_rpmsg/qcom,msm_cdsp_rm";
		msm_hvx_rm = "/soc/qcom,glink/cdsp/qcom,msm_cdsprm_rpmsg/qcom,msm_hvx_rm";
		glink_spss = "/soc/qcom,glink/spss";
		glink_spi_xprt_wdsp = "/soc/qcom,glink/wdsp";
		qmp_aop = "/soc/qcom,qmp-aop@c300000";
		qmp_npu0 = "/soc/qcom,qmp-npu-low@9818000";
		qmp_npu1 = "/soc/qcom,qmp-npu-high@9818000";
		cmd_db = "/soc/qcom,cmd-db@c3f000c";
		qcom_seecom = "/soc/qseecom@87900000";
		qcom_smcinvoke = "/soc/smcinvoke@87900000";
		qcom_rng = "/soc/qrng@793000";
		qcom_cedev = "/soc/qcedev@1de0000";
		qcom_msmhdcp = "/soc/qcom,msm_hdcp";
		qcom_crypto = "/soc/qcrypto@1de0000";
		qcom_tzlog = "/soc/tz-log@146bf720";
		dcc = "/soc/dcc_v2@10a2000";
		tsens0 = "/soc/tsens@c222000";
		tsens1 = "/soc/tsens@c223000";
		thermal_zones = "/soc/thermal-zones";
		cpu17_trip = "/soc/thermal-zones/cpu-1-7-lowf/trips/cpu17-trip";
		gpuss0_trip = "/soc/thermal-zones/gpuss-0-lowf/trips/gpuss0-trip";
		camera_trip = "/soc/thermal-zones/camera-lowf/trips/camera-trip";
		mdms_trip = "/soc/thermal-zones/mdm-scl-lowf/trips/mdms-trip";
		gpu_trip0 = "/soc/thermal-zones/gpuss-max-step/trips/gpu-trip0";
		pop_trip = "/soc/thermal-zones/pop-mem-step/trips/pop-trip";
		npu_trip0 = "/soc/thermal-zones/npu-step/trips/npu-trip0";
		cpu00_config = "/soc/thermal-zones/cpu-0-0-step/trips/cpu00-config";
		cpu01_config = "/soc/thermal-zones/cpu-0-1-step/trips/cpu01-config";
		cpu02_config = "/soc/thermal-zones/cpu-0-2-step/trips/cpu02-config";
		cpu03_config = "/soc/thermal-zones/cpu-0-3-step/trips/cpu03-config";
		cpu10_config = "/soc/thermal-zones/cpu-1-0-step/trips/cpu10-config";
		cpu11_config = "/soc/thermal-zones/cpu-1-1-step/trips/cpu11-config";
		cpu12_config = "/soc/thermal-zones/cpu-1-2-step/trips/cpu12-config";
		cpu13_config = "/soc/thermal-zones/cpu-1-3-step/trips/cpu13-config";
		cpu14_config = "/soc/thermal-zones/cpu-1-4-step/trips/cpu14-config";
		cpu15_config = "/soc/thermal-zones/cpu-1-5-step/trips/cpu15-config";
		cpu16_config = "/soc/thermal-zones/cpu-1-6-step/trips/cpu16-config";
		cpu17_config = "/soc/thermal-zones/cpu-1-7-step/trips/cpu17-config";
		pop_test_trip = "/soc/thermal-zones/pop-mem-test/trips/pop-test-trip";
		q6_hvx_step0 = "/soc/thermal-zones/q6-hvx-step/trips/q6-hvx-step0";
		q6_hvx_step1 = "/soc/thermal-zones/q6-hvx-step/trips/q6-hvx-step1";
		slim_aud = "/soc/slim@171c0000";
		iommu_slim_aud_ctrl_cb = "/soc/slim@171c0000/qcom,iommu_slim_ctrl_cb";
		slim_qca = "/soc/slim@17240000";
		iommu_slim_qca_ctrl_cb = "/soc/slim@17240000/qcom,iommu_slim_ctrl_cb";
		btfmslim_codec = "/soc/slim@17240000/wcn3990";
		gpi_dma0 = "/soc/qcom,gpi-dma@0x800000";
		gpi_dma1 = "/soc/qcom,gpi-dma@0xa00000";
		gpi_dma2 = "/soc/qcom,gpi-dma@0xc00000";
		ipa_hw = "/soc/qcom,ipa@1e00000";
		ipa_smmu_ap = "/soc/ipa_smmu_ap";
		ipa_smmu_wlan = "/soc/ipa_smmu_wlan";
		ipa_smmu_uc = "/soc/ipa_smmu_uc";
		icnss = "/soc/qcom,icnss@18800000";
		wil6210 = "/soc/qcom,wil6210";
		tspp = "/soc/msm_tspp@0x8880000";
		tlmm = "/soc/pinctrl@03000000";
		ufs_dev_reset_assert = "/soc/pinctrl@03000000/ufs_dev_reset_assert";
		ufs_dev_reset_deassert = "/soc/pinctrl@03000000/ufs_dev_reset_deassert";
		storage_cd = "/soc/pinctrl@03000000/storage_cd";
		sdc2_clk_on = "/soc/pinctrl@03000000/sdc2_clk_on";
		sdc2_clk_off = "/soc/pinctrl@03000000/sdc2_clk_off";
		sdc2_clk_ds_400KHz = "/soc/pinctrl@03000000/sdc2_clk_ds_400KHz";
		sdc2_clk_ds_50MHz = "/soc/pinctrl@03000000/sdc2_clk_ds_50MHz";
		sdc2_clk_ds_100MHz = "/soc/pinctrl@03000000/sdc2_clk_ds_100MHz";
		sdc2_clk_ds_200MHz = "/soc/pinctrl@03000000/sdc2_clk_ds_200MHz";
		sdc2_cmd_on = "/soc/pinctrl@03000000/sdc2_cmd_on";
		sdc2_cmd_off = "/soc/pinctrl@03000000/sdc2_cmd_off";
		sdc2_cmd_ds_400KHz = "/soc/pinctrl@03000000/sdc2_cmd_ds_400KHz";
		sdc2_cmd_ds_50MHz = "/soc/pinctrl@03000000/sdc2_cmd_ds_50MHz";
		sdc2_cmd_ds_100MHz = "/soc/pinctrl@03000000/sdc2_cmd_ds_100MHz";
		sdc2_cmd_ds_200MHz = "/soc/pinctrl@03000000/sdc2_cmd_ds_200MHz";
		sdc2_data_on = "/soc/pinctrl@03000000/sdc2_data_on";
		sdc2_data_off = "/soc/pinctrl@03000000/sdc2_data_off";
		sdc2_data_ds_400KHz = "/soc/pinctrl@03000000/sdc2_data_ds_400KHz";
		sdc2_data_ds_50MHz = "/soc/pinctrl@03000000/sdc2_data_ds_50MHz";
		sdc2_data_ds_100MHz = "/soc/pinctrl@03000000/sdc2_data_ds_100MHz";
		sdc2_data_ds_200MHz = "/soc/pinctrl@03000000/sdc2_data_ds_200MHz";
		qupv3_se12_2uart_pins = "/soc/pinctrl@03000000/qupv3_se12_2uart_pins";
		qupv3_se12_2uart_active = "/soc/pinctrl@03000000/qupv3_se12_2uart_pins/qupv3_se12_2uart_active";
		qupv3_se12_2uart_sleep = "/soc/pinctrl@03000000/qupv3_se12_2uart_pins/qupv3_se12_2uart_sleep";
		qupv3_se13_4uart_pins = "/soc/pinctrl@03000000/qupv3_se13_4uart_pins";
		qupv3_se13_ctsrx = "/soc/pinctrl@03000000/qupv3_se13_4uart_pins/qupv3_se13_ctsrx";
		qupv3_se13_rts = "/soc/pinctrl@03000000/qupv3_se13_4uart_pins/qupv3_se13_rts";
		qupv3_se13_tx = "/soc/pinctrl@03000000/qupv3_se13_4uart_pins/qupv3_se13_tx";
		ts_active = "/soc/pinctrl@03000000/pmx_ts_active/ts_active";
		ts_int_suspend = "/soc/pinctrl@03000000/pmx_ts_int_suspend/ts_int_suspend";
		ts_reset_suspend = "/soc/pinctrl@03000000/pmx_ts_reset_suspend/ts_reset_suspend";
		pcie0_clkreq_default = "/soc/pinctrl@03000000/pcie0/pcie0_clkreq_default";
		pcie1_clkreq_default = "/soc/pinctrl@03000000/pcie1/pcie1_clkreq_default";
		pcie1_perst_default = "/soc/pinctrl@03000000/pcie1/pcie1_perst_default";
		pcie1_wake_default = "/soc/pinctrl@03000000/pcie1/pcie1_wake_default";
		cnss_wlan_en_active = "/soc/pinctrl@03000000/cnss_pins/cnss_wlan_en_active";
		cnss_wlan_en_sleep = "/soc/pinctrl@03000000/cnss_pins/cnss_wlan_en_sleep";
		wil6210_refclk3_en_pin = "/soc/pinctrl@03000000/wil6210_refclk3_en_pin";
		qupv3_se0_i2c_pins = "/soc/pinctrl@03000000/qupv3_se0_i2c_pins";
		qupv3_se0_i2c_active = "/soc/pinctrl@03000000/qupv3_se0_i2c_pins/qupv3_se0_i2c_active";
		qupv3_se0_i2c_sleep = "/soc/pinctrl@03000000/qupv3_se0_i2c_pins/qupv3_se0_i2c_sleep";
		qupv3_se0_spi_pins = "/soc/pinctrl@03000000/qupv3_se0_spi_pins";
		qupv3_se0_spi_active = "/soc/pinctrl@03000000/qupv3_se0_spi_pins/qupv3_se0_spi_active";
		qupv3_se0_spi_sleep = "/soc/pinctrl@03000000/qupv3_se0_spi_pins/qupv3_se0_spi_sleep";
		qupv3_se1_i2c_pins = "/soc/pinctrl@03000000/qupv3_se1_i2c_pins";
		qupv3_se1_i2c_active = "/soc/pinctrl@03000000/qupv3_se1_i2c_pins/qupv3_se1_i2c_active";
		qupv3_se1_i2c_sleep = "/soc/pinctrl@03000000/qupv3_se1_i2c_pins/qupv3_se1_i2c_sleep";
		qupv3_se1_spi_pins = "/soc/pinctrl@03000000/qupv3_se1_spi_pins";
		qupv3_se1_spi_active = "/soc/pinctrl@03000000/qupv3_se1_spi_pins/qupv3_se1_spi_active";
		qupv3_se1_spi_sleep = "/soc/pinctrl@03000000/qupv3_se1_spi_pins/qupv3_se1_spi_sleep";
		qupv3_se2_i2c_pins = "/soc/pinctrl@03000000/qupv3_se2_i2c_pins";
		qupv3_se2_i2c_active = "/soc/pinctrl@03000000/qupv3_se2_i2c_pins/qupv3_se2_i2c_active";
		qupv3_se2_i2c_sleep = "/soc/pinctrl@03000000/qupv3_se2_i2c_pins/qupv3_se2_i2c_sleep";
		qupv3_se2_spi_pins = "/soc/pinctrl@03000000/qupv3_se2_spi_pins";
		qupv3_se2_spi_active = "/soc/pinctrl@03000000/qupv3_se2_spi_pins/qupv3_se2_spi_active";
		qupv3_se2_spi_sleep = "/soc/pinctrl@03000000/qupv3_se2_spi_pins/qupv3_se2_spi_sleep";
		qupv3_se3_i2c_pins = "/soc/pinctrl@03000000/qupv3_se3_i2c_pins";
		qupv3_se3_i2c_active = "/soc/pinctrl@03000000/qupv3_se3_i2c_pins/qupv3_se3_i2c_active";
		qupv3_se3_i2c_sleep = "/soc/pinctrl@03000000/qupv3_se3_i2c_pins/qupv3_se3_i2c_sleep";
		qupv3_se3_spi_pins = "/soc/pinctrl@03000000/qupv3_se3_spi_pins";
		qupv3_se3_spi_active = "/soc/pinctrl@03000000/qupv3_se3_spi_pins/qupv3_se3_spi_active";
		qupv3_se3_spi_sleep = "/soc/pinctrl@03000000/qupv3_se3_spi_pins/qupv3_se3_spi_sleep";
		qupv3_se3_spi_miso_sleep = "/soc/pinctrl@03000000/qupv3_se3_spi_pins/qupv3_se3_spi_miso_sleep";
		qupv3_se4_i2c_pins = "/soc/pinctrl@03000000/qupv3_se4_i2c_pins";
		qupv3_se4_i2c_active = "/soc/pinctrl@03000000/qupv3_se4_i2c_pins/qupv3_se4_i2c_active";
		qupv3_se4_i2c_sleep = "/soc/pinctrl@03000000/qupv3_se4_i2c_pins/qupv3_se4_i2c_sleep";
		qupv3_se4_spi_pins = "/soc/pinctrl@03000000/qupv3_se4_spi_pins";
		qupv3_se4_spi_active = "/soc/pinctrl@03000000/qupv3_se4_spi_pins/qupv3_se4_spi_active";
		qupv3_se4_spi_sleep = "/soc/pinctrl@03000000/qupv3_se4_spi_pins/qupv3_se4_spi_sleep";
		qupv3_se5_i2c_pins = "/soc/pinctrl@03000000/qupv3_se5_i2c_pins";
		qupv3_se5_i2c_active = "/soc/pinctrl@03000000/qupv3_se5_i2c_pins/qupv3_se5_i2c_active";
		qupv3_se5_i2c_sleep = "/soc/pinctrl@03000000/qupv3_se5_i2c_pins/qupv3_se5_i2c_sleep";
		qupv3_se5_spi_pins = "/soc/pinctrl@03000000/qupv3_se5_spi_pins";
		qupv3_se5_spi_active = "/soc/pinctrl@03000000/qupv3_se5_spi_pins/qupv3_se5_spi_active";
		qupv3_se5_spi_sleep = "/soc/pinctrl@03000000/qupv3_se5_spi_pins/qupv3_se5_spi_sleep";
		qupv3_se6_i2c_pins = "/soc/pinctrl@03000000/qupv3_se6_i2c_pins";
		qupv3_se6_i2c_active = "/soc/pinctrl@03000000/qupv3_se6_i2c_pins/qupv3_se6_i2c_active";
		qupv3_se6_i2c_sleep = "/soc/pinctrl@03000000/qupv3_se6_i2c_pins/qupv3_se6_i2c_sleep";
		qupv3_se6_spi_pins = "/soc/pinctrl@03000000/qupv3_se6_spi_pins";
		qupv3_se6_spi_active = "/soc/pinctrl@03000000/qupv3_se6_spi_pins/qupv3_se6_spi_active";
		qupv3_se6_spi_sleep = "/soc/pinctrl@03000000/qupv3_se6_spi_pins/qupv3_se6_spi_sleep";
		qupv3_se7_i2c_pins = "/soc/pinctrl@03000000/qupv3_se7_i2c_pins";
		qupv3_se7_i2c_active = "/soc/pinctrl@03000000/qupv3_se7_i2c_pins/qupv3_se7_i2c_active";
		qupv3_se7_i2c_sleep = "/soc/pinctrl@03000000/qupv3_se7_i2c_pins/qupv3_se7_i2c_sleep";
		qupv3_se7_spi_pins = "/soc/pinctrl@03000000/qupv3_se7_spi_pins";
		qupv3_se7_spi_active = "/soc/pinctrl@03000000/qupv3_se7_spi_pins/qupv3_se7_spi_active";
		qupv3_se7_spi_sleep = "/soc/pinctrl@03000000/qupv3_se7_spi_pins/qupv3_se7_spi_sleep";
		qupv3_se8_i2c_pins = "/soc/pinctrl@03000000/qupv3_se8_i2c_pins";
		qupv3_se8_i2c_active = "/soc/pinctrl@03000000/qupv3_se8_i2c_pins/qupv3_se8_i2c_active";
		qupv3_se8_i2c_sleep = "/soc/pinctrl@03000000/qupv3_se8_i2c_pins/qupv3_se8_i2c_sleep";
		qupv3_se8_spi_pins = "/soc/pinctrl@03000000/qupv3_se8_spi_pins";
		qupv3_se8_spi_active = "/soc/pinctrl@03000000/qupv3_se8_spi_pins/qupv3_se8_spi_active";
		qupv3_se8_spi_sleep = "/soc/pinctrl@03000000/qupv3_se8_spi_pins/qupv3_se8_spi_sleep";
		qupv3_se9_i2c_pins = "/soc/pinctrl@03000000/qupv3_se9_i2c_pins";
		qupv3_se9_i2c_active = "/soc/pinctrl@03000000/qupv3_se9_i2c_pins/qupv3_se9_i2c_active";
		qupv3_se9_i2c_sleep = "/soc/pinctrl@03000000/qupv3_se9_i2c_pins/qupv3_se9_i2c_sleep";
		nfc_int_active = "/soc/pinctrl@03000000/nfc/nfc_int_active";
		nfc_int_suspend = "/soc/pinctrl@03000000/nfc/nfc_int_suspend";
		nfc_enable_active = "/soc/pinctrl@03000000/nfc/nfc_enable_active";
		nfc_enable_suspend = "/soc/pinctrl@03000000/nfc/nfc_enable_suspend";
		nfc_clk_req_active = "/soc/pinctrl@03000000/nfc/nfc_clk_req_active";
		nfc_clk_req_suspend = "/soc/pinctrl@03000000/nfc/nfc_clk_req_suspend";
		qupv3_se9_spi_pins = "/soc/pinctrl@03000000/qupv3_se9_spi_pins";
		qupv3_se9_spi_active = "/soc/pinctrl@03000000/qupv3_se9_spi_pins/qupv3_se9_spi_active";
		qupv3_se9_spi_sleep = "/soc/pinctrl@03000000/qupv3_se9_spi_pins/qupv3_se9_spi_sleep";
		qupv3_se10_i2c_pins = "/soc/pinctrl@03000000/qupv3_se10_i2c_pins";
		qupv3_se10_i2c_active = "/soc/pinctrl@03000000/qupv3_se10_i2c_pins/qupv3_se10_i2c_active";
		qupv3_se10_i2c_sleep = "/soc/pinctrl@03000000/qupv3_se10_i2c_pins/qupv3_se10_i2c_sleep";
		qupv3_se10_spi_pins = "/soc/pinctrl@03000000/qupv3_se10_spi_pins";
		qupv3_se10_spi_active = "/soc/pinctrl@03000000/qupv3_se10_spi_pins/qupv3_se10_spi_active";
		qupv3_se10_spi_sleep = "/soc/pinctrl@03000000/qupv3_se10_spi_pins/qupv3_se10_spi_sleep";
		qupv3_se11_i2c_pins = "/soc/pinctrl@03000000/qupv3_se11_i2c_pins";
		qupv3_se11_i2c_active = "/soc/pinctrl@03000000/qupv3_se11_i2c_pins/qupv3_se11_i2c_active";
		qupv3_se11_i2c_sleep = "/soc/pinctrl@03000000/qupv3_se11_i2c_pins/qupv3_se11_i2c_sleep";
		qupv3_se11_spi_pins = "/soc/pinctrl@03000000/qupv3_se11_spi_pins";
		qupv3_se11_spi_active = "/soc/pinctrl@03000000/qupv3_se11_spi_pins/qupv3_se11_spi_active";
		qupv3_se11_spi_sleep = "/soc/pinctrl@03000000/qupv3_se11_spi_pins/qupv3_se11_spi_sleep";
		qupv3_se12_i2c_pins = "/soc/pinctrl@03000000/qupv3_se12_i2c_pins";
		qupv3_se12_i2c_active = "/soc/pinctrl@03000000/qupv3_se12_i2c_pins/qupv3_se12_i2c_active";
		qupv3_se12_i2c_sleep = "/soc/pinctrl@03000000/qupv3_se12_i2c_pins/qupv3_se12_i2c_sleep";
		qupv3_se12_spi_pins = "/soc/pinctrl@03000000/qupv3_se12_spi_pins";
		qupv3_se12_spi_active = "/soc/pinctrl@03000000/qupv3_se12_spi_pins/qupv3_se12_spi_active";
		qupv3_se12_spi_sleep = "/soc/pinctrl@03000000/qupv3_se12_spi_pins/qupv3_se12_spi_sleep";
		qupv3_se13_i2c_pins = "/soc/pinctrl@03000000/qupv3_se13_i2c_pins";
		qupv3_se13_i2c_active = "/soc/pinctrl@03000000/qupv3_se13_i2c_pins/qupv3_se13_i2c_active";
		qupv3_se13_i2c_sleep = "/soc/pinctrl@03000000/qupv3_se13_i2c_pins/qupv3_se13_i2c_sleep";
		qupv3_se13_spi_pins = "/soc/pinctrl@03000000/qupv3_se13_spi_pins";
		qupv3_se13_spi_active = "/soc/pinctrl@03000000/qupv3_se13_spi_pins/qupv3_se13_spi_active";
		qupv3_se13_spi_sleep = "/soc/pinctrl@03000000/qupv3_se13_spi_pins/qupv3_se13_spi_sleep";
		qupv3_se14_i2c_pins = "/soc/pinctrl@03000000/qupv3_se14_i2c_pins";
		qupv3_se14_i2c_active = "/soc/pinctrl@03000000/qupv3_se14_i2c_pins/qupv3_se14_i2c_active";
		qupv3_se14_i2c_sleep = "/soc/pinctrl@03000000/qupv3_se14_i2c_pins/qupv3_se14_i2c_sleep";
		qupv3_se14_spi_pins = "/soc/pinctrl@03000000/qupv3_se14_spi_pins";
		qupv3_se14_spi_active = "/soc/pinctrl@03000000/qupv3_se14_spi_pins/qupv3_se14_spi_active";
		qupv3_se14_spi_sleep = "/soc/pinctrl@03000000/qupv3_se14_spi_pins/qupv3_se14_spi_sleep";
		qupv3_se15_i2c_pins = "/soc/pinctrl@03000000/qupv3_se15_i2c_pins";
		qupv3_se15_i2c_active = "/soc/pinctrl@03000000/qupv3_se15_i2c_pins/qupv3_se15_i2c_active";
		qupv3_se15_i2c_sleep = "/soc/pinctrl@03000000/qupv3_se15_i2c_pins/qupv3_se15_i2c_sleep";
		qupv3_se15_spi_pins = "/soc/pinctrl@03000000/qupv3_se15_spi_pins";
		qupv3_se15_spi_active = "/soc/pinctrl@03000000/qupv3_se15_spi_pins/qupv3_se15_spi_active";
		qupv3_se15_spi_sleep = "/soc/pinctrl@03000000/qupv3_se15_spi_pins/qupv3_se15_spi_sleep";
		qupv3_se16_i2c_pins = "/soc/pinctrl@03000000/qupv3_se16_i2c_pins";
		qupv3_se16_i2c_active = "/soc/pinctrl@03000000/qupv3_se16_i2c_pins/qupv3_se16_i2c_active";
		qupv3_se16_i2c_sleep = "/soc/pinctrl@03000000/qupv3_se16_i2c_pins/qupv3_se16_i2c_sleep";
		qupv3_se16_spi_pins = "/soc/pinctrl@03000000/qupv3_se16_spi_pins";
		qupv3_se16_spi_active = "/soc/pinctrl@03000000/qupv3_se16_spi_pins/qupv3_se16_spi_active";
		qupv3_se16_spi_sleep = "/soc/pinctrl@03000000/qupv3_se16_spi_pins/qupv3_se16_spi_sleep";
		qupv3_se17_i2c_pins = "/soc/pinctrl@03000000/qupv3_se17_i2c_pins";
		qupv3_se17_i2c_active = "/soc/pinctrl@03000000/qupv3_se17_i2c_pins/qupv3_se17_i2c_active";
		qupv3_se17_i2c_sleep = "/soc/pinctrl@03000000/qupv3_se17_i2c_pins/qupv3_se17_i2c_sleep";
		qupv3_se17_spi_pins = "/soc/pinctrl@03000000/qupv3_se17_spi_pins";
		qupv3_se17_spi_active = "/soc/pinctrl@03000000/qupv3_se17_spi_pins/qupv3_se17_spi_active";
		qupv3_se17_spi_sleep = "/soc/pinctrl@03000000/qupv3_se17_spi_pins/qupv3_se17_spi_sleep";
		qupv3_se18_i2c_pins = "/soc/pinctrl@03000000/qupv3_se18_i2c_pins";
		qupv3_se18_i2c_active = "/soc/pinctrl@03000000/qupv3_se18_i2c_pins/qupv3_se18_i2c_active";
		qupv3_se18_i2c_sleep = "/soc/pinctrl@03000000/qupv3_se18_i2c_pins/qupv3_se18_i2c_sleep";
		qupv3_se18_spi_pins = "/soc/pinctrl@03000000/qupv3_se18_spi_pins";
		qupv3_se18_spi_active = "/soc/pinctrl@03000000/qupv3_se18_spi_pins/qupv3_se18_spi_active";
		qupv3_se18_spi_sleep = "/soc/pinctrl@03000000/qupv3_se18_spi_pins/qupv3_se18_spi_sleep";
		qupv3_se19_i2c_pins = "/soc/pinctrl@03000000/qupv3_se19_i2c_pins";
		qupv3_se19_i2c_active = "/soc/pinctrl@03000000/qupv3_se19_i2c_pins/qupv3_se19_i2c_active";
		qupv3_se19_i2c_sleep = "/soc/pinctrl@03000000/qupv3_se19_i2c_pins/qupv3_se19_i2c_sleep";
		qupv3_se19_spi_pins = "/soc/pinctrl@03000000/qupv3_se19_spi_pins";
		qupv3_se19_spi_active = "/soc/pinctrl@03000000/qupv3_se19_spi_pins/qupv3_se19_spi_active";
		qupv3_se19_spi_sleep = "/soc/pinctrl@03000000/qupv3_se19_spi_pins/qupv3_se19_spi_sleep";
		aqt_intr_default = "/soc/pinctrl@03000000/aqt_intr/aqt_intr_default";
		wcd_intr_default = "/soc/pinctrl@03000000/wcd9xxx_intr/wcd_intr_default";
		cdc_reset_sleep = "/soc/pinctrl@03000000/cdc_reset_ctrl/cdc_reset_sleep";
		cdc_reset_active = "/soc/pinctrl@03000000/cdc_reset_ctrl/cdc_reset_active";
		sec_aux_pcm_sleep = "/soc/pinctrl@03000000/sec_aux_pcm/sec_aux_pcm_sleep";
		sec_aux_pcm_active = "/soc/pinctrl@03000000/sec_aux_pcm/sec_aux_pcm_active";
		sec_aux_pcm_din_sleep = "/soc/pinctrl@03000000/sec_aux_pcm_din/sec_aux_pcm_din_sleep";
		sec_aux_pcm_din_active = "/soc/pinctrl@03000000/sec_aux_pcm_din/sec_aux_pcm_din_active";
		sec_aux_pcm_dout_sleep = "/soc/pinctrl@03000000/sec_aux_pcm_dout/sec_aux_pcm_dout_sleep";
		sec_aux_pcm_dout_active = "/soc/pinctrl@03000000/sec_aux_pcm_dout/sec_aux_pcm_dout_active";
		tert_aux_pcm_sleep = "/soc/pinctrl@03000000/tert_aux_pcm/tert_aux_pcm_sleep";
		tert_aux_pcm_active = "/soc/pinctrl@03000000/tert_aux_pcm/tert_aux_pcm_active";
		tert_aux_pcm_din_sleep = "/soc/pinctrl@03000000/tert_aux_pcm_din/tert_aux_pcm_din_sleep";
		tert_aux_pcm_din_active = "/soc/pinctrl@03000000/tert_aux_pcm_din/tert_aux_pcm_din_active";
		tert_aux_pcm_dout_sleep = "/soc/pinctrl@03000000/tert_aux_pcm_dout/tert_aux_pcm_dout_sleep";
		tert_aux_pcm_dout_active = "/soc/pinctrl@03000000/tert_aux_pcm_dout/tert_aux_pcm_dout_active";
		quat_aux_pcm_sleep = "/soc/pinctrl@03000000/quat_aux_pcm/quat_aux_pcm_sleep";
		quat_aux_pcm_active = "/soc/pinctrl@03000000/quat_aux_pcm/quat_aux_pcm_active";
		quat_aux_pcm_din_sleep = "/soc/pinctrl@03000000/quat_aux_pcm_din/quat_aux_pcm_din_sleep";
		quat_aux_pcm_din_active = "/soc/pinctrl@03000000/quat_aux_pcm_din/quat_aux_pcm_din_active";
		quat_aux_pcm_dout_sleep = "/soc/pinctrl@03000000/quat_aux_pcm_dout/quat_aux_pcm_dout_sleep";
		quat_aux_pcm_dout_active = "/soc/pinctrl@03000000/quat_aux_pcm_dout/quat_aux_pcm_dout_active";
		pri_aux_pcm_clk_sleep = "/soc/pinctrl@03000000/pri_aux_pcm_clk/pri_aux_pcm_clk_sleep";
		pri_aux_pcm_clk_active = "/soc/pinctrl@03000000/pri_aux_pcm_clk/pri_aux_pcm_clk_active";
		pri_aux_pcm_sync_sleep = "/soc/pinctrl@03000000/pri_aux_pcm_sync/pri_aux_pcm_sync_sleep";
		pri_aux_pcm_sync_active = "/soc/pinctrl@03000000/pri_aux_pcm_sync/pri_aux_pcm_sync_active";
		pri_aux_pcm_din_sleep = "/soc/pinctrl@03000000/pri_aux_pcm_din/pri_aux_pcm_din_sleep";
		pri_aux_pcm_din_active = "/soc/pinctrl@03000000/pri_aux_pcm_din/pri_aux_pcm_din_active";
		pri_aux_pcm_dout_sleep = "/soc/pinctrl@03000000/pri_aux_pcm_dout/pri_aux_pcm_dout_sleep";
		pri_aux_pcm_dout_active = "/soc/pinctrl@03000000/pri_aux_pcm_dout/pri_aux_pcm_dout_active";
		quin_aux_pcm_sleep = "/soc/pinctrl@03000000/quin_aux_pcm/quin_aux_pcm_sleep";
		quin_aux_pcm_active = "/soc/pinctrl@03000000/quin_aux_pcm/quin_aux_pcm_active";
		quin_aux_pcm_din_sleep = "/soc/pinctrl@03000000/quin_aux_pcm_din/quin_aux_pcm_din_sleep";
		quin_aux_pcm_din_active = "/soc/pinctrl@03000000/quin_aux_pcm_din/quin_aux_pcm_din_active";
		quin_aux_pcm_dout_sleep = "/soc/pinctrl@03000000/quin_aux_pcm_dout/quin_aux_pcm_dout_sleep";
		quin_aux_pcm_dout_active = "/soc/pinctrl@03000000/quin_aux_pcm_dout/quin_aux_pcm_dout_active";
		sec_tdm_sleep = "/soc/pinctrl@03000000/sec_tdm/sec_tdm_sleep";
		sec_tdm_active = "/soc/pinctrl@03000000/sec_tdm/sec_tdm_active";
		sec_tdm_din_sleep = "/soc/pinctrl@03000000/sec_tdm_din/sec_tdm_din_sleep";
		sec_tdm_din_active = "/soc/pinctrl@03000000/sec_tdm_din/sec_tdm_din_active";
		sec_tdm_dout_sleep = "/soc/pinctrl@03000000/sec_tdm_dout/sec_tdm_dout_sleep";
		sec_tdm_dout_active = "/soc/pinctrl@03000000/sec_tdm_dout/sec_tdm_dout_active";
		cs35l41_int_default = "/soc/pinctrl@03000000/tert_tdm/cs35l41_int_default";
		tert_tdm_sleep = "/soc/pinctrl@03000000/tert_tdm/tert_tdm_sleep";
		tert_tdm_active = "/soc/pinctrl@03000000/tert_tdm/tert_tdm_active";
		tert_tdm_din_sleep = "/soc/pinctrl@03000000/tert_tdm_din/tert_tdm_din_sleep";
		tert_tdm_din_active = "/soc/pinctrl@03000000/tert_tdm_din/tert_tdm_din_active";
		tert_tdm_dout_sleep = "/soc/pinctrl@03000000/tert_tdm_dout/tert_tdm_dout_sleep";
		tert_tdm_dout_active = "/soc/pinctrl@03000000/tert_tdm_dout/tert_tdm_dout_active";
		quat_tdm_sleep = "/soc/pinctrl@03000000/quat_tdm/quat_tdm_sleep";
		quat_tdm_active = "/soc/pinctrl@03000000/quat_tdm/quat_tdm_active";
		quat_tdm_din_sleep = "/soc/pinctrl@03000000/quat_tdm_din/quat_tdm_din_sleep";
		quat_tdm_din_active = "/soc/pinctrl@03000000/quat_tdm_din/quat_tdm_din_active";
		quat_tdm_dout_sleep = "/soc/pinctrl@03000000/quat_tdm_dout/quat_tdm_dout_sleep";
		quat_tdm_dout_active = "/soc/pinctrl@03000000/quat_tdm_dout/quat_tdm_dout_active";
		pri_tdm_clk_sleep = "/soc/pinctrl@03000000/pri_tdm_clk/pri_tdm_clk_sleep";
		pri_tdm_clk_active = "/soc/pinctrl@03000000/pri_tdm_clk/pri_tdm_clk_active";
		pri_tdm_sync_sleep = "/soc/pinctrl@03000000/pri_tdm_sync/pri_tdm_sync_sleep";
		pri_tdm_sync_active = "/soc/pinctrl@03000000/pri_tdm_sync/pri_tdm_sync_active";
		pri_tdm_din_sleep = "/soc/pinctrl@03000000/pri_tdm_din/pri_tdm_din_sleep";
		pri_tdm_din_active = "/soc/pinctrl@03000000/pri_tdm_din/pri_tdm_din_active";
		pri_tdm_dout_sleep = "/soc/pinctrl@03000000/pri_tdm_dout/pri_tdm_dout_sleep";
		pri_tdm_dout_active = "/soc/pinctrl@03000000/pri_tdm_dout/pri_tdm_dout_active";
		quin_tdm_sleep = "/soc/pinctrl@03000000/quin_tdm/quin_tdm_sleep";
		quin_tdm_active = "/soc/pinctrl@03000000/quin_tdm/quin_tdm_active";
		quin_tdm_din_sleep = "/soc/pinctrl@03000000/quin_tdm_din/quin_tdm_din_sleep";
		quin_tdm_din_active = "/soc/pinctrl@03000000/quin_tdm_din/quin_tdm_din_active";
		quin_tdm_dout_sleep = "/soc/pinctrl@03000000/quin_tdm_dout/quin_tdm_dout_sleep";
		quin_tdm_dout_active = "/soc/pinctrl@03000000/quin_tdm_dout/quin_tdm_dout_active";
		sec_mi2s_mclk_sleep = "/soc/pinctrl@03000000/sec_mi2s_mclk/sec_mi2s_mclk_sleep";
		sec_mi2s_mclk_active = "/soc/pinctrl@03000000/sec_mi2s_mclk/sec_mi2s_mclk_active";
		sec_mi2s_sleep = "/soc/pinctrl@03000000/sec_mi2s/sec_mi2s_sleep";
		sec_mi2s_active = "/soc/pinctrl@03000000/sec_mi2s/sec_mi2s_active";
		sec_mi2s_sd0_sleep = "/soc/pinctrl@03000000/sec_mi2s_sd0/sec_mi2s_sd0_sleep";
		sec_mi2s_sd0_active = "/soc/pinctrl@03000000/sec_mi2s_sd0/sec_mi2s_sd0_active";
		sec_mi2s_sd1_sleep = "/soc/pinctrl@03000000/sec_mi2s_sd1/sec_mi2s_sd1_sleep";
		sec_mi2s_sd1_active = "/soc/pinctrl@03000000/sec_mi2s_sd1/sec_mi2s_sd1_active";
		tert_mi2s_mclk_sleep = "/soc/pinctrl@03000000/tert_mi2s_mclk/tert_mi2s_mclk_sleep";
		tert_mi2s_mclk_active = "/soc/pinctrl@03000000/tert_mi2s_mclk/tert_mi2s_mclk_active";
		tert_mi2s_sleep = "/soc/pinctrl@03000000/tert_mi2s/tert_mi2s_sleep";
		tert_mi2s_active = "/soc/pinctrl@03000000/tert_mi2s/tert_mi2s_active";
		tert_mi2s_sd0_sleep = "/soc/pinctrl@03000000/tert_mi2s_sd0/tert_mi2s_sd0_sleep";
		tert_mi2s_sd0_active = "/soc/pinctrl@03000000/tert_mi2s_sd0/tert_mi2s_sd0_active";
		tert_mi2s_sd1_sleep = "/soc/pinctrl@03000000/tert_mi2s_sd1/tert_mi2s_sd1_sleep";
		tert_mi2s_sd1_active = "/soc/pinctrl@03000000/tert_mi2s_sd1/tert_mi2s_sd1_active";
		quat_mi2s_mclk_sleep = "/soc/pinctrl@03000000/quat_mi2s_mclk/quat_mi2s_mclk_sleep";
		quat_mi2s_mclk_active = "/soc/pinctrl@03000000/quat_mi2s_mclk/quat_mi2s_mclk_active";
		quat_mi2s_sleep = "/soc/pinctrl@03000000/quat_mi2s/quat_mi2s_sleep";
		quat_mi2s_active = "/soc/pinctrl@03000000/quat_mi2s/quat_mi2s_active";
		quat_mi2s_sd0_sleep = "/soc/pinctrl@03000000/quat_mi2s_sd0/quat_mi2s_sd0_sleep";
		quat_mi2s_sd0_active = "/soc/pinctrl@03000000/quat_mi2s_sd0/quat_mi2s_sd0_active";
		quat_mi2s_sd1_sleep = "/soc/pinctrl@03000000/quat_mi2s_sd1/quat_mi2s_sd1_sleep";
		quat_mi2s_sd1_active = "/soc/pinctrl@03000000/quat_mi2s_sd1/quat_mi2s_sd1_active";
		quat_mi2s_sd2_sleep = "/soc/pinctrl@03000000/quat_mi2s_sd2/quat_mi2s_sd2_sleep";
		quat_mi2s_sd2_active = "/soc/pinctrl@03000000/quat_mi2s_sd2/quat_mi2s_sd2_active";
		quat_mi2s_sd3_sleep = "/soc/pinctrl@03000000/quat_mi2s_sd3/quat_mi2s_sd3_sleep";
		quat_mi2s_sd3_active = "/soc/pinctrl@03000000/quat_mi2s_sd3/quat_mi2s_sd3_active";
		pri_mi2s_mclk_sleep = "/soc/pinctrl@03000000/pri_mi2s_mclk/pri_mi2s_mclk_sleep";
		pri_mi2s_mclk_active = "/soc/pinctrl@03000000/pri_mi2s_mclk/pri_mi2s_mclk_active";
		pri_mi2s_sck_sleep = "/soc/pinctrl@03000000/pri_mi2s_sck/pri_mi2s_sck_sleep";
		pri_mi2s_sck_active = "/soc/pinctrl@03000000/pri_mi2s_sck/pri_mi2s_sck_active";
		pri_mi2s_ws_sleep = "/soc/pinctrl@03000000/pri_mi2s_ws/pri_mi2s_ws_sleep";
		pri_mi2s_ws_active = "/soc/pinctrl@03000000/pri_mi2s_ws/pri_mi2s_ws_active";
		pri_mi2s_sd0_sleep = "/soc/pinctrl@03000000/pri_mi2s_sd0/pri_mi2s_sd0_sleep";
		pri_mi2s_sd0_active = "/soc/pinctrl@03000000/pri_mi2s_sd0/pri_mi2s_sd0_active";
		pri_mi2s_sd1_sleep = "/soc/pinctrl@03000000/pri_mi2s_sd1/pri_mi2s_sd1_sleep";
		pri_mi2s_sd1_active = "/soc/pinctrl@03000000/pri_mi2s_sd1/pri_mi2s_sd1_active";
		quin_mi2s_mclk_sleep = "/soc/pinctrl@03000000/quin_mi2s_mclk/quin_mi2s_mclk_sleep";
		quin_mi2s_mclk_active = "/soc/pinctrl@03000000/quin_mi2s_mclk/quin_mi2s_mclk_active";
		quin_mi2s_sleep = "/soc/pinctrl@03000000/quin_mi2s/quin_mi2s_sleep";
		quin_mi2s_active = "/soc/pinctrl@03000000/quin_mi2s/quin_mi2s_active";
		quin_mi2s_sd0_sleep = "/soc/pinctrl@03000000/quin_mi2s_sd0/quin_mi2s_sd0_sleep";
		quin_mi2s_sd0_active = "/soc/pinctrl@03000000/quin_mi2s_sd0/quin_mi2s_sd0_active";
		quin_mi2s_sd1_sleep = "/soc/pinctrl@03000000/quin_mi2s_sd1/quin_mi2s_sd1_sleep";
		quin_mi2s_sd1_active = "/soc/pinctrl@03000000/quin_mi2s_sd1/quin_mi2s_sd1_active";
		pmx_sde = "/soc/pinctrl@03000000/pmx_sde";
		sde_dsi_active = "/soc/pinctrl@03000000/pmx_sde/sde_dsi_active";
		sde_dsi_suspend = "/soc/pinctrl@03000000/pmx_sde/sde_dsi_suspend";
		sde_dsi1_active = "/soc/pinctrl@03000000/pmx_sde/sde_dsi1_active";
		sde_dsi1_suspend = "/soc/pinctrl@03000000/pmx_sde/sde_dsi1_suspend";
		sde_te_active = "/soc/pinctrl@03000000/pmx_sde_te/sde_te_active";
		sde_te_suspend = "/soc/pinctrl@03000000/pmx_sde_te/sde_te_suspend";
		sde_te1_active = "/soc/pinctrl@03000000/pmx_sde_te/sde_te1_active";
		sde_te1_suspend = "/soc/pinctrl@03000000/pmx_sde_te/sde_te1_suspend";
		sde_dp_usbplug_cc_active = "/soc/pinctrl@03000000/sde_dp_usbplug_cc_active";
		sde_dp_usbplug_cc_suspend = "/soc/pinctrl@03000000/sde_dp_usbplug_cc_suspend";
		ap2mdm_active = "/soc/pinctrl@03000000/ap2mdm/ap2mdm_active";
		ap2mdm_sleep = "/soc/pinctrl@03000000/ap2mdm/ap2mdm_sleep";
		mdm2ap_active = "/soc/pinctrl@03000000/mdm2ap/mdm2ap_active";
		mdm2ap_sleep = "/soc/pinctrl@03000000/mdm2ap/mdm2ap_sleep";
		wcd_usbc_analog_en1_idle = "/soc/pinctrl@03000000/wcd_usbc_analog_en1/wcd_usbc_ana_en1_idle";
		wcd_usbc_analog_en1_active = "/soc/pinctrl@03000000/wcd_usbc_analog_en1/wcd_usbc_ana_en1_active";
		wcd_usbc_analog_en2_idle = "/soc/pinctrl@03000000/wcd_usbc_analog_en2/wcd_usbc_ana_en2_idle";
		wcd_usbc_analog_en2_active = "/soc/pinctrl@03000000/wcd_usbc_analog_en2/wcd_usbc_ana_en2_active";
		fsa_usbc_ana_en = "/soc/pinctrl@03000000/fsa_usbc_ana_en_n@100/fsa_usbc_ana_en";
		cam_sensor_mclk0_active = "/soc/pinctrl@03000000/cam_sensor_mclk0_active";
		cam_sensor_mclk0_suspend = "/soc/pinctrl@03000000/cam_sensor_mclk0_suspend";
		cam_sensor_mclk1_active = "/soc/pinctrl@03000000/cam_sensor_mclk1_active";
		cam_sensor_mclk1_suspend = "/soc/pinctrl@03000000/cam_sensor_mclk1_suspend";
		cam_sensor_mclk2_active = "/soc/pinctrl@03000000/cam_sensor_mclk2_active";
		cam_sensor_mclk2_suspend = "/soc/pinctrl@03000000/cam_sensor_mclk2_suspend";
		cam_sensor_mclk3_active = "/soc/pinctrl@03000000/cam_sensor_mclk3_active";
		cam_sensor_mclk3_suspend = "/soc/pinctrl@03000000/cam_sensor_mclk3_suspend";
		cam_sensor_eldo2_default = "/soc/pinctrl@03000000/cam_sensor_eldo2_default";
		camera_vaf_en_default = "/soc/pinctrl@03000000/camera_vaf_en_default";
		camera_vana_en_default = "/soc/pinctrl@03000000/camera_vana_en_default";
		cam_sensor_active_rear = "/soc/pinctrl@03000000/cam_sensor_active_rear";
		cam_sensor_suspend_rear = "/soc/pinctrl@03000000/cam_sensor_suspend_rear";
		cam_sensor_active_rear_aux = "/soc/pinctrl@03000000/cam_sensor_active_rear_aux";
		cam_sensor_suspend_rear_aux = "/soc/pinctrl@03000000/cam_sensor_suspend_rear_aux";
		cam_sensor_active_front = "/soc/pinctrl@03000000/cam_sensor_active_front";
		cam_sensor_suspend_front = "/soc/pinctrl@03000000/cam_sensor_suspend_front";
		cam_sensor_active_iris = "/soc/pinctrl@03000000/cam_sensor_active_iris";
		cam_sensor_suspend_iris = "/soc/pinctrl@03000000/cam_sensor_suspend_iris";
		cci0_active = "/soc/pinctrl@03000000/cci0_active";
		cci0_suspend = "/soc/pinctrl@03000000/cci0_suspend";
		cci1_active = "/soc/pinctrl@03000000/cci1_active";
		cci1_suspend = "/soc/pinctrl@03000000/cci1_suspend";
		cci2_active = "/soc/pinctrl@03000000/cci2_active";
		cci2_suspend = "/soc/pinctrl@03000000/cci2_suspend";
		cci3_active = "/soc/pinctrl@03000000/cci3_active";
		cci3_suspend = "/soc/pinctrl@03000000/cci3_suspend";
		tsif0_signals_active = "/soc/pinctrl@03000000/tsif0_signals_active";
		tsif0_sync_active = "/soc/pinctrl@03000000/tsif0_sync_active";
		tsif1_signals_active = "/soc/pinctrl@03000000/tsif1_signals_active";
		tsif1_sync_active = "/soc/pinctrl@03000000/tsif1_sync_active";
		trigout_a = "/soc/pinctrl@03000000/trigout_a";
		usb2_id_det_default = "/soc/pinctrl@03000000/usb2_id_det_default";
		emac_mdc = "/soc/pinctrl@03000000/emac/emac_mdc";
		emac_mdio = "/soc/pinctrl@03000000/emac/emac_mdio";
		emac_rgmii_txd0 = "/soc/pinctrl@03000000/emac/emac_rgmii_txd0";
		emac_rgmii_txd1 = "/soc/pinctrl@03000000/emac/emac_rgmii_txd1";
		emac_rgmii_txd2 = "/soc/pinctrl@03000000/emac/emac_rgmii_txd2";
		emac_rgmii_txd3 = "/soc/pinctrl@03000000/emac/emac_rgmii_txd3";
		emac_rgmii_txc = "/soc/pinctrl@03000000/emac/emac_rgmii_txc";
		emac_rgmii_tx_ctl = "/soc/pinctrl@03000000/emac/emac_rgmii_tx_ctl";
		emac_rgmii_rxd0 = "/soc/pinctrl@03000000/emac/emac_rgmii_rxd0";
		emac_rgmii_rxd1 = "/soc/pinctrl@03000000/emac/emac_rgmii_rxd1";
		emac_rgmii_rxd2 = "/soc/pinctrl@03000000/emac/emac_rgmii_rxd2";
		emac_rgmii_rxd3 = "/soc/pinctrl@03000000/emac/emac_rgmii_rxd3";
		emac_rgmii_rxc = "/soc/pinctrl@03000000/emac/emac_rgmii_rxc";
		emac_rgmii_rx_ctl = "/soc/pinctrl@03000000/emac/emac_rgmii_rx_ctl";
		emac_phy_intr = "/soc/pinctrl@03000000/emac/emac_phy_intr";
		emac_phy_reset_state = "/soc/pinctrl@03000000/emac/emac_phy_reset_state";
		emac_pin_pps_0 = "/soc/pinctrl@03000000/emac/emac_pin_pps_0";
		bt_en_active = "/soc/pinctrl@03000000/bt_en_active";
		conn_power_1p8_active = "/soc/pinctrl@03000000/conn_power_1p8_active";
		conn_power_pa_active = "/soc/pinctrl@03000000/conn_power_pa_active";
		slpi_tlmm = "/soc/slpi_pinctrl@02B40000";
		qupv3_se20_i2c_pins = "/soc/slpi_pinctrl@02B40000/qupv3_se20_i2c_pins";
		qupv3_se20_i2c_active = "/soc/slpi_pinctrl@02B40000/qupv3_se20_i2c_pins/qupv3_se20_i2c_active";
		qupv3_se20_i2c_sleep = "/soc/slpi_pinctrl@02B40000/qupv3_se20_i2c_pins/qupv3_se20_i2c_sleep";
		qupv3_se21_i2c_pins = "/soc/slpi_pinctrl@02B40000/qupv3_se21_i2c_pins";
		qupv3_se21_i2c_active = "/soc/slpi_pinctrl@02B40000/qupv3_se21_i2c_pins/qupv3_se21_i2c_active";
		qupv3_se21_i2c_sleep = "/soc/slpi_pinctrl@02B40000/qupv3_se21_i2c_pins/qupv3_se21_i2c_sleep";
		qupv3_se22_i2c_pins = "/soc/slpi_pinctrl@02B40000/qupv3_se22_i2c_pins";
		qupv3_se22_i2c_active = "/soc/slpi_pinctrl@02B40000/qupv3_se22_i2c_pins/qupv3_se22_i2c_active";
		qupv3_se22_i2c_sleep = "/soc/slpi_pinctrl@02B40000/qupv3_se22_i2c_pins/qupv3_se22_i2c_sleep";
		qupv3_se23_i2c_pins = "/soc/slpi_pinctrl@02B40000/qupv3_se23_i2c_pins";
		qupv3_se23_i2c_active = "/soc/slpi_pinctrl@02B40000/qupv3_se23_i2c_pins/qupv3_se23_i2c_active";
		qupv3_se23_i2c_sleep = "/soc/slpi_pinctrl@02B40000/qupv3_se23_i2c_pins/qupv3_se23_i2c_sleep";
		qupv3_se21_spi_pins = "/soc/slpi_pinctrl@02B40000/qupv3_se21_spi_pins";
		qupv3_se21_spi_active = "/soc/slpi_pinctrl@02B40000/qupv3_se21_spi_pins/qupv3_se21_spi_active";
		qupv3_se21_spi_sleep = "/soc/slpi_pinctrl@02B40000/qupv3_se21_spi_pins/qupv3_se21_spi_sleep";
		qupv3_se22_spi_pins = "/soc/slpi_pinctrl@02B40000/qupv3_se22_spi_pins";
		qupv3_se22_spi_active = "/soc/slpi_pinctrl@02B40000/qupv3_se22_spi_pins/qupv3_se22_spi_active";
		qupv3_se22_spi_sleep = "/soc/slpi_pinctrl@02B40000/qupv3_se22_spi_pins/qupv3_se22_spi_sleep";
		S4A = "/soc/regulator-pm8150-s4";
		pm8150_s4 = "/soc/regulator-pm8150-s4";
		S1A_LEVEL = "/soc/rpmh-regulator-msslvl/regulator-pm8150-s1-level";
		pm8150_s1_level = "/soc/rpmh-regulator-msslvl/regulator-pm8150-s1-level";
		S2A = "/soc/rpmh-regulator-smpa2/regulator-pm8150-s2";
		pm8150_s2 = "/soc/rpmh-regulator-smpa2/regulator-pm8150-s2";
		S3A_LEVEL = "/soc/rpmh-regulator-ebilvl/regulator-pm8150-s3-level";
		pm8150_s3_level = "/soc/rpmh-regulator-ebilvl/regulator-pm8150-s3-level";
		ebi_cdev = "/soc/rpmh-regulator-ebilvl/regulator-cdev";
		S5A = "/soc/rpmh-regulator-smpa5/regulator-pm8150-s5";
		pm8150_s5 = "/soc/rpmh-regulator-smpa5/regulator-pm8150-s5";
		S6A = "/soc/rpmh-regulator-smpa6/regulator-pm8150-s6";
		pm8150_s6 = "/soc/rpmh-regulator-smpa6/regulator-pm8150-s6";
		L1A = "/soc/rpmh-regulator-ldoa1/regulator-pm8150-l1";
		pm8150_l1 = "/soc/rpmh-regulator-ldoa1/regulator-pm8150-l1";
		L2A = "/soc/rpmh-regulator-ldoa2/regulator-pm8150-l2";
		pm8150_l2 = "/soc/rpmh-regulator-ldoa2/regulator-pm8150-l2";
		L3A = "/soc/rpmh-regulator-ldoa3/regulator-pm8150-l3";
		pm8150_l3 = "/soc/rpmh-regulator-ldoa3/regulator-pm8150-l3";
		L4A_LEVEL = "/soc/rpmh-regulator-lmxlvl/regulator-pm8150-l4-level";
		pm8150_l4_level = "/soc/rpmh-regulator-lmxlvl/regulator-pm8150-l4-level";
		L5A = "/soc/rpmh-regulator-ldoa5/regulator-pm8150-l5";
		pm8150_l5 = "/soc/rpmh-regulator-ldoa5/regulator-pm8150-l5";
		L5A_AO = "/soc/rpmh-regulator-ldoa5/regulator-pm8150-l5-ao";
		pm8150_l5_ao = "/soc/rpmh-regulator-ldoa5/regulator-pm8150-l5-ao";
		L6A = "/soc/rpmh-regulator-ldoa6/regulator-pm8150-l6";
		pm8150_l6 = "/soc/rpmh-regulator-ldoa6/regulator-pm8150-l6";
		L7A = "/soc/rpmh-regulator-ldoa7/regulator-pm8150-l7";
		pm8150_l7 = "/soc/rpmh-regulator-ldoa7/regulator-pm8150-l7";
		L8A_LEVEL = "/soc/rpmh-regulator-lcxlvl/regulator-pm8150-l8-level";
		pm8150_l8_level = "/soc/rpmh-regulator-lcxlvl/regulator-pm8150-l8-level";
		L9A = "/soc/rpmh-regulator-ldoa9/regulator-pm8150-l9";
		pm8150_l9 = "/soc/rpmh-regulator-ldoa9/regulator-pm8150-l9";
		L10A = "/soc/rpmh-regulator-ldoa10/regulator-pm8150-l10";
		pm8150_l10 = "/soc/rpmh-regulator-ldoa10/regulator-pm8150-l10";
		L11A = "/soc/rpmh-regulator-ldoa11/regulator-pm8150-l11";
		pm8150_l11 = "/soc/rpmh-regulator-ldoa11/regulator-pm8150-l11";
		L12A = "/soc/rpmh-regulator-ldoa12/regulator-pm8150-l12";
		pm8150_l12 = "/soc/rpmh-regulator-ldoa12/regulator-pm8150-l12";
		L12A_AO = "/soc/rpmh-regulator-ldoa12/regulator-pm8150-l12-ao";
		pm8150_l12_ao = "/soc/rpmh-regulator-ldoa12/regulator-pm8150-l12-ao";
		L13A = "/soc/rpmh-regulator-ldoa13/regulator-pm8150-l13";
		pm8150_l13 = "/soc/rpmh-regulator-ldoa13/regulator-pm8150-l13";
		L14A = "/soc/rpmh-regulator-ldoa14/regulator-pm8150-l14";
		pm8150_l14 = "/soc/rpmh-regulator-ldoa14/regulator-pm8150-l14";
		L15A = "/soc/rpmh-regulator-ldoa15/regulator-pm8150-l15";
		pm8150_l15 = "/soc/rpmh-regulator-ldoa15/regulator-pm8150-l15";
		L16A = "/soc/rpmh-regulator-ldoa16/regulator-pm8150-l16";
		pm8150_l16 = "/soc/rpmh-regulator-ldoa16/regulator-pm8150-l16";
		L17A = "/soc/rpmh-regulator-ldoa17/regulator-pm8150-l17";
		pm8150_l17 = "/soc/rpmh-regulator-ldoa17/regulator-pm8150-l17";
		L18A = "/soc/rpmh-regulator-ldoa18/regulator-pm8150-l18";
		pm8150_l18 = "/soc/rpmh-regulator-ldoa18/regulator-pm8150-l18";
		S1C = "/soc/rpmh-regulator-smpc1/regulator-pm8150l-s1";
		pm8150l_s1 = "/soc/rpmh-regulator-smpc1/regulator-pm8150l-s1";
		S2C_LEVEL = "/soc/rpmh-regulator-gfxlvl/regulator-pm8150l-s2-level";
		pm8150l_s2_level = "/soc/rpmh-regulator-gfxlvl/regulator-pm8150l-s2-level";
		VDD_MX_LEVEL = "/soc/rpmh-regulator-mxlvl/regulator-pm8150l-s4-level";
		S4C_LEVEL = "/soc/rpmh-regulator-mxlvl/regulator-pm8150l-s4-level";
		pm8150l_s4_level = "/soc/rpmh-regulator-mxlvl/regulator-pm8150l-s4-level";
		VDD_MX_LEVEL_AO = "/soc/rpmh-regulator-mxlvl/regulator-pm8150l-s4-level-ao";
		S4C_LEVEL_AO = "/soc/rpmh-regulator-mxlvl/regulator-pm8150l-s4-level-ao";
		pm8150l_s4_level_ao = "/soc/rpmh-regulator-mxlvl/regulator-pm8150l-s4-level-ao";
		mx_cdev = "/soc/rpmh-regulator-mxlvl/mx-cdev-lvl";
		VDD_MMCX_LEVEL = "/soc/rpmh-regulator-mmcxlvl/regulator-pm8150l-s5-level";
		S5C_LEVEL = "/soc/rpmh-regulator-mmcxlvl/regulator-pm8150l-s5-level";
		pm8150l_s5_level = "/soc/rpmh-regulator-mmcxlvl/regulator-pm8150l-s5-level";
		VDD_MMCX_LEVEL_AO = "/soc/rpmh-regulator-mmcxlvl/regulator-pm8150l-s5-level-ao";
		S5C_LEVEL_AO = "/soc/rpmh-regulator-mmcxlvl/regulator-pm8150l-s5-level-ao";
		pm8150l_s5_level_ao = "/soc/rpmh-regulator-mmcxlvl/regulator-pm8150l-s5-level-ao";
		mm_cx_cdev = "/soc/rpmh-regulator-mmcxlvl/mm-cx-cdev-lvl";
		VDD_CX_LEVEL = "/soc/rpmh-regulator-cxlvl/regulator-pm8150l-s6-level";
		S6C_LEVEL = "/soc/rpmh-regulator-cxlvl/regulator-pm8150l-s6-level";
		pm8150l_s6_level = "/soc/rpmh-regulator-cxlvl/regulator-pm8150l-s6-level";
		VDD_CX_LEVEL_AO = "/soc/rpmh-regulator-cxlvl/regulator-pm8150l-s6-level-ao";
		S6C_LEVEL_AO = "/soc/rpmh-regulator-cxlvl/regulator-pm8150l-s6-level-ao";
		pm8150l_s6_level_ao = "/soc/rpmh-regulator-cxlvl/regulator-pm8150l-s6-level-ao";
		cx_cdev = "/soc/rpmh-regulator-cxlvl/regulator-cdev";
		S8C = "/soc/rpmh-regulator-smpc8/regulator-pm8150l-s8";
		pm8150l_s8 = "/soc/rpmh-regulator-smpc8/regulator-pm8150l-s8";
		L1C = "/soc/rpmh-regulator-ldoc1/regulator-pm8150l-l1";
		pm8150l_l1 = "/soc/rpmh-regulator-ldoc1/regulator-pm8150l-l1";
		L2C = "/soc/rpmh-regulator-ldoc2/regulator-pm8150l-l2";
		pm8150l_l2 = "/soc/rpmh-regulator-ldoc2/regulator-pm8150l-l2";
		L3C = "/soc/rpmh-regulator-ldoc3/regulator-pm8150l-l3";
		pm8150l_l3 = "/soc/rpmh-regulator-ldoc3/regulator-pm8150l-l3";
		L4C = "/soc/rpmh-regulator-ldoc4/regulator-pm8150l-l4";
		pm8150l_l4 = "/soc/rpmh-regulator-ldoc4/regulator-pm8150l-l4";
		L5C = "/soc/rpmh-regulator-ldoc5/regulator-pm8150l-l5";
		pm8150l_l5 = "/soc/rpmh-regulator-ldoc5/regulator-pm8150l-l5";
		L6C = "/soc/rpmh-regulator-ldoc6/regulator-pm8150l-l6";
		pm8150l_l6 = "/soc/rpmh-regulator-ldoc6/regulator-pm8150l-l6";
		L7C = "/soc/rpmh-regulator-ldoc7/regulator-pm8150l-l7";
		pm8150l_l7 = "/soc/rpmh-regulator-ldoc7/regulator-pm8150l-l7";
		L8C = "/soc/rpmh-regulator-ldoc8/regulator-pm8150l-l8";
		pm8150l_l8 = "/soc/rpmh-regulator-ldoc8/regulator-pm8150l-l8";
		L9C = "/soc/rpmh-regulator-ldoc9/regulator-pm8150l-l9";
		pm8150l_l9 = "/soc/rpmh-regulator-ldoc9/regulator-pm8150l-l9";
		L10C = "/soc/rpmh-regulator-ldoc10/regulator-pm8150l-l10";
		pm8150l_l10 = "/soc/rpmh-regulator-ldoc10/regulator-pm8150l-l10";
		L11C = "/soc/rpmh-regulator-ldoc11/regulator-pm8150l-l11";
		pm8150l_l11 = "/soc/rpmh-regulator-ldoc11/regulator-pm8150l-l11";
		BOB = "/soc/rpmh-regulator-bobc1/regulator-pm8150l-bob";
		pm8150l_bob = "/soc/rpmh-regulator-bobc1/regulator-pm8150l-bob";
		BOB_AO = "/soc/rpmh-regulator-bobc1/regulator-pm8150l-bob-ao";
		pm8150l_bob_ao = "/soc/rpmh-regulator-bobc1/regulator-pm8150l-bob-ao";
		S2F = "/soc/rpmh-regulator-smpf2/regulator-pm8009-s2";
		pm8009_s2 = "/soc/rpmh-regulator-smpf2/regulator-pm8009-s2";
		L2F = "/soc/rpmh-regulator-ldof2/regulator-pm8009-l2";
		pm8009_l2 = "/soc/rpmh-regulator-ldof2/regulator-pm8009-l2";
		L5F = "/soc/rpmh-regulator-ldof5/regulator-pm8009-l5";
		pm8009_l5 = "/soc/rpmh-regulator-ldof5/regulator-pm8009-l5";
		L6F = "/soc/rpmh-regulator-ldof6/regulator-pm8009-l6";
		pm8009_l6 = "/soc/rpmh-regulator-ldof6/regulator-pm8009-l6";
		refgen = "/soc/refgen-regulator@88e7000";
		system_heap = "/soc/qcom,ion/qcom,ion-heap@25";
		ad_hoc_bus = "/soc/ad-hoc-bus";
		rsc_apps = "/soc/ad-hoc-bus/rsc-apps";
		rsc_disp = "/soc/ad-hoc-bus/rsc-disp";
		bcm_acv = "/soc/ad-hoc-bus/bcm-acv";
		bcm_alc = "/soc/ad-hoc-bus/bcm-alc";
		bcm_mc0 = "/soc/ad-hoc-bus/bcm-mc0";
		bcm_sh0 = "/soc/ad-hoc-bus/bcm-sh0";
		bcm_mm0 = "/soc/ad-hoc-bus/bcm-mm0";
		bcm_mm1 = "/soc/ad-hoc-bus/bcm-mm1";
		bcm_sh2 = "/soc/ad-hoc-bus/bcm-sh2";
		bcm_mm2 = "/soc/ad-hoc-bus/bcm-mm2";
		bcm_sh3 = "/soc/ad-hoc-bus/bcm-sh3";
		bcm_mm3 = "/soc/ad-hoc-bus/bcm-mm3";
		bcm_sh4 = "/soc/ad-hoc-bus/bcm-sh4";
		bcm_sh5 = "/soc/ad-hoc-bus/bcm-sh5";
		bcm_sn0 = "/soc/ad-hoc-bus/bcm-sn0";
		bcm_co0 = "/soc/ad-hoc-bus/bcm-co0";
		bcm_ce0 = "/soc/ad-hoc-bus/bcm-ce0";
		bcm_sn1 = "/soc/ad-hoc-bus/bcm-sn1";
		bcm_co1 = "/soc/ad-hoc-bus/bcm-co1";
		bcm_ip0 = "/soc/ad-hoc-bus/bcm-ip0";
		bcm_cn0 = "/soc/ad-hoc-bus/bcm-cn0";
		bcm_qup0 = "/soc/ad-hoc-bus/bcm-qup0";
		bcm_sn2 = "/soc/ad-hoc-bus/bcm-sn2";
		bcm_sn3 = "/soc/ad-hoc-bus/bcm-sn3";
		bcm_sn4 = "/soc/ad-hoc-bus/bcm-sn4";
		bcm_sn5 = "/soc/ad-hoc-bus/bcm-sn5";
		bcm_sn8 = "/soc/ad-hoc-bus/bcm-sn8";
		bcm_sn9 = "/soc/ad-hoc-bus/bcm-sn9";
		bcm_sn11 = "/soc/ad-hoc-bus/bcm-sn11";
		bcm_sn12 = "/soc/ad-hoc-bus/bcm-sn12";
		bcm_sn14 = "/soc/ad-hoc-bus/bcm-sn14";
		bcm_sn15 = "/soc/ad-hoc-bus/bcm-sn15";
		bcm_acv_display = "/soc/ad-hoc-bus/bcm-acv_display";
		bcm_alc_display = "/soc/ad-hoc-bus/bcm-alc_display";
		bcm_mc0_display = "/soc/ad-hoc-bus/bcm-mc0_display";
		bcm_sh0_display = "/soc/ad-hoc-bus/bcm-sh0_display";
		bcm_mm0_display = "/soc/ad-hoc-bus/bcm-mm0_display";
		bcm_mm1_display = "/soc/ad-hoc-bus/bcm-mm1_display";
		bcm_mm2_display = "/soc/ad-hoc-bus/bcm-mm2_display";
		bcm_mm3_display = "/soc/ad-hoc-bus/bcm-mm3_display";
		fab_aggre1_noc = "/soc/ad-hoc-bus/fab-aggre1_noc";
		fab_aggre2_noc = "/soc/ad-hoc-bus/fab-aggre2_noc";
		fab_camnoc_virt = "/soc/ad-hoc-bus/fab-camnoc_virt";
		fab_compute_noc = "/soc/ad-hoc-bus/fab-compute_noc";
		fab_config_noc = "/soc/ad-hoc-bus/fab-config_noc";
		fab_dc_noc = "/soc/ad-hoc-bus/fab-dc_noc";
		fab_gem_noc = "/soc/ad-hoc-bus/fab-gem_noc";
		fab_ipa_virt = "/soc/ad-hoc-bus/fab-ipa_virt";
		fab_mc_virt = "/soc/ad-hoc-bus/fab-mc_virt";
		fab_mmss_noc = "/soc/ad-hoc-bus/fab-mmss_noc";
		fab_system_noc = "/soc/ad-hoc-bus/fab-system_noc";
		fab_gem_noc_display = "/soc/ad-hoc-bus/fab-gem_noc_display";
		fab_mc_virt_display = "/soc/ad-hoc-bus/fab-mc_virt_display";
		fab_mmss_noc_display = "/soc/ad-hoc-bus/fab-mmss_noc_display";
		mas_qhm_a1noc_cfg = "/soc/ad-hoc-bus/mas-qhm-a1noc-cfg";
		mas_qhm_qup0 = "/soc/ad-hoc-bus/mas-qhm-qup0";
		mas_xm_emac = "/soc/ad-hoc-bus/mas-xm-emac";
		mas_xm_ufs_mem = "/soc/ad-hoc-bus/mas-xm-ufs-mem";
		mas_xm_usb3_0 = "/soc/ad-hoc-bus/mas-xm-usb3-0";
		mas_xm_usb3_1 = "/soc/ad-hoc-bus/mas-xm-usb3-1";
		mas_qhm_a2noc_cfg = "/soc/ad-hoc-bus/mas-qhm-a2noc-cfg";
		mas_qhm_qdss_bam = "/soc/ad-hoc-bus/mas-qhm-qdss-bam";
		mas_qhm_qspi = "/soc/ad-hoc-bus/mas-qhm-qspi";
		mas_qhm_qup1 = "/soc/ad-hoc-bus/mas-qhm-qup1";
		mas_qhm_qup2 = "/soc/ad-hoc-bus/mas-qhm-qup2";
		mas_qhm_sensorss_ahb = "/soc/ad-hoc-bus/mas-qhm-sensorss-ahb";
		mas_qhm_tsif = "/soc/ad-hoc-bus/mas-qhm-tsif";
		mas_qnm_cnoc = "/soc/ad-hoc-bus/mas-qnm-cnoc";
		mas_qxm_crypto = "/soc/ad-hoc-bus/mas-qxm-crypto";
		mas_qxm_ipa = "/soc/ad-hoc-bus/mas-qxm-ipa";
		mas_xm_pcie3_0 = "/soc/ad-hoc-bus/mas-xm-pcie3-0";
		mas_xm_pcie3_1 = "/soc/ad-hoc-bus/mas-xm-pcie3-1";
		mas_xm_qdss_etr = "/soc/ad-hoc-bus/mas-xm-qdss-etr";
		mas_xm_sdc2 = "/soc/ad-hoc-bus/mas-xm-sdc2";
		mas_xm_sdc4 = "/soc/ad-hoc-bus/mas-xm-sdc4";
		mas_qxm_camnoc_hf0_uncomp = "/soc/ad-hoc-bus/mas-qxm-camnoc-hf0-uncomp";
		mas_qxm_camnoc_hf1_uncomp = "/soc/ad-hoc-bus/mas-qxm-camnoc-hf1-uncomp";
		mas_qxm_camnoc_sf_uncomp = "/soc/ad-hoc-bus/mas-qxm-camnoc-sf-uncomp";
		mas_qnm_npu = "/soc/ad-hoc-bus/mas-qnm-npu";
		mas_qhm_spdm = "/soc/ad-hoc-bus/mas-qhm-spdm";
		mas_qnm_snoc = "/soc/ad-hoc-bus/mas-qnm-snoc";
		mas_xm_qdss_dap = "/soc/ad-hoc-bus/mas-xm-qdss-dap";
		mas_qhm_cnoc_dc_noc = "/soc/ad-hoc-bus/mas-qhm-cnoc-dc-noc";
		mas_acm_apps = "/soc/ad-hoc-bus/mas-acm-apps";
		mas_acm_gpu_tcu = "/soc/ad-hoc-bus/mas-acm-gpu-tcu";
		mas_acm_sys_tcu = "/soc/ad-hoc-bus/mas-acm-sys-tcu";
		mas_qhm_gemnoc_cfg = "/soc/ad-hoc-bus/mas-qhm-gemnoc-cfg";
		mas_qnm_cmpnoc = "/soc/ad-hoc-bus/mas-qnm-cmpnoc";
		mas_qnm_gpu = "/soc/ad-hoc-bus/mas-qnm-gpu";
		mas_qnm_mnoc_hf = "/soc/ad-hoc-bus/mas-qnm-mnoc-hf";
		mas_qnm_mnoc_sf = "/soc/ad-hoc-bus/mas-qnm-mnoc-sf";
		mas_qnm_pcie = "/soc/ad-hoc-bus/mas-qnm-pcie";
		mas_qnm_snoc_gc = "/soc/ad-hoc-bus/mas-qnm-snoc-gc";
		mas_qnm_snoc_sf = "/soc/ad-hoc-bus/mas-qnm-snoc-sf";
		mas_qxm_ecc = "/soc/ad-hoc-bus/mas-qxm-ecc";
		mas_ipa_core_master = "/soc/ad-hoc-bus/mas-ipa-core-master";
		mas_llcc_mc = "/soc/ad-hoc-bus/mas-llcc-mc";
		mas_qhm_mnoc_cfg = "/soc/ad-hoc-bus/mas-qhm-mnoc-cfg";
		mas_qxm_camnoc_hf0 = "/soc/ad-hoc-bus/mas-qxm-camnoc-hf0";
		mas_qxm_camnoc_hf1 = "/soc/ad-hoc-bus/mas-qxm-camnoc-hf1";
		mas_qxm_camnoc_sf = "/soc/ad-hoc-bus/mas-qxm-camnoc-sf";
		mas_qxm_mdp0 = "/soc/ad-hoc-bus/mas-qxm-mdp0";
		mas_qxm_mdp1 = "/soc/ad-hoc-bus/mas-qxm-mdp1";
		mas_qxm_rot = "/soc/ad-hoc-bus/mas-qxm-rot";
		mas_qxm_venus0 = "/soc/ad-hoc-bus/mas-qxm-venus0";
		mas_qxm_venus1 = "/soc/ad-hoc-bus/mas-qxm-venus1";
		mas_qxm_venus_arm9 = "/soc/ad-hoc-bus/mas-qxm-venus-arm9";
		mas_qhm_snoc_cfg = "/soc/ad-hoc-bus/mas-qhm-snoc-cfg";
		mas_qnm_aggre1_noc = "/soc/ad-hoc-bus/mas-qnm-aggre1-noc";
		mas_qnm_aggre2_noc = "/soc/ad-hoc-bus/mas-qnm-aggre2-noc";
		mas_qnm_gemnoc = "/soc/ad-hoc-bus/mas-qnm-gemnoc";
		mas_qxm_pimem = "/soc/ad-hoc-bus/mas-qxm-pimem";
		mas_xm_gic = "/soc/ad-hoc-bus/mas-xm-gic";
		mas_alc = "/soc/ad-hoc-bus/mas-alc";
		mas_qnm_mnoc_hf_display = "/soc/ad-hoc-bus/mas-qnm-mnoc-hf_display";
		mas_qnm_mnoc_sf_display = "/soc/ad-hoc-bus/mas-qnm-mnoc-sf_display";
		mas_llcc_mc_display = "/soc/ad-hoc-bus/mas-llcc-mc_display";
		mas_qxm_mdp0_display = "/soc/ad-hoc-bus/mas-qxm-mdp0_display";
		mas_qxm_mdp1_display = "/soc/ad-hoc-bus/mas-qxm-mdp1_display";
		mas_qxm_rot_display = "/soc/ad-hoc-bus/mas-qxm-rot_display";
		slv_qns_a1noc_snoc = "/soc/ad-hoc-bus/slv-qns-a1noc-snoc";
		slv_srvc_aggre1_noc = "/soc/ad-hoc-bus/slv-srvc-aggre1-noc";
		slv_qns_a2noc_snoc = "/soc/ad-hoc-bus/slv-qns-a2noc-snoc";
		slv_qns_pcie_mem_noc = "/soc/ad-hoc-bus/slv-qns-pcie-mem-noc";
		slv_srvc_aggre2_noc = "/soc/ad-hoc-bus/slv-srvc-aggre2-noc";
		slv_qns_camnoc_uncomp = "/soc/ad-hoc-bus/slv-qns-camnoc-uncomp";
		slv_qns_cdsp_mem_noc = "/soc/ad-hoc-bus/slv-qns-cdsp-mem-noc";
		slv_qhs_a1_noc_cfg = "/soc/ad-hoc-bus/slv-qhs-a1-noc-cfg";
		slv_qhs_a2_noc_cfg = "/soc/ad-hoc-bus/slv-qhs-a2-noc-cfg";
		slv_qhs_ahb2phy_south = "/soc/ad-hoc-bus/slv-qhs-ahb2phy-south";
		slv_qhs_aop = "/soc/ad-hoc-bus/slv-qhs-aop";
		slv_qhs_aoss = "/soc/ad-hoc-bus/slv-qhs-aoss";
		slv_qhs_camera_cfg = "/soc/ad-hoc-bus/slv-qhs-camera-cfg";
		slv_qhs_clk_ctl = "/soc/ad-hoc-bus/slv-qhs-clk-ctl";
		slv_qhs_compute_dsp = "/soc/ad-hoc-bus/slv-qhs-compute-dsp";
		slv_qhs_cpr_cx = "/soc/ad-hoc-bus/slv-qhs-cpr-cx";
		slv_qhs_cpr_mmcx = "/soc/ad-hoc-bus/slv-qhs-cpr-mmcx";
		slv_qhs_cpr_mx = "/soc/ad-hoc-bus/slv-qhs-cpr-mx";
		slv_qhs_crypto0_cfg = "/soc/ad-hoc-bus/slv-qhs-crypto0-cfg";
		slv_qhs_ddrss_cfg = "/soc/ad-hoc-bus/slv-qhs-ddrss-cfg";
		slv_qhs_display_cfg = "/soc/ad-hoc-bus/slv-qhs-display-cfg";
		slv_qhs_emac_cfg = "/soc/ad-hoc-bus/slv-qhs-emac-cfg";
		slv_qhs_glm = "/soc/ad-hoc-bus/slv-qhs-glm";
		slv_qhs_gpuss_cfg = "/soc/ad-hoc-bus/slv-qhs-gpuss-cfg";
		slv_qhs_imem_cfg = "/soc/ad-hoc-bus/slv-qhs-imem-cfg";
		slv_qhs_ipa = "/soc/ad-hoc-bus/slv-qhs-ipa";
		slv_qhs_mnoc_cfg = "/soc/ad-hoc-bus/slv-qhs-mnoc-cfg";
		slv_qhs_npu_cfg = "/soc/ad-hoc-bus/slv-qhs-npu-cfg";
		slv_qhs_pcie0_cfg = "/soc/ad-hoc-bus/slv-qhs-pcie0-cfg";
		slv_qhs_pcie1_cfg = "/soc/ad-hoc-bus/slv-qhs-pcie1-cfg";
		slv_qhs_phy_refgen_north = "/soc/ad-hoc-bus/slv-qhs-phy-refgen-north";
		slv_qhs_pimem_cfg = "/soc/ad-hoc-bus/slv-qhs-pimem-cfg";
		slv_qhs_prng = "/soc/ad-hoc-bus/slv-qhs-prng";
		slv_qhs_qdss_cfg = "/soc/ad-hoc-bus/slv-qhs-qdss-cfg";
		slv_qhs_qspi = "/soc/ad-hoc-bus/slv-qhs-qspi";
		slv_qhs_qupv3_east = "/soc/ad-hoc-bus/slv-qhs-qupv3-east";
		slv_qhs_qupv3_north = "/soc/ad-hoc-bus/slv-qhs-qupv3-north";
		slv_qhs_qupv3_south = "/soc/ad-hoc-bus/slv-qhs-qupv3-south";
		slv_qhs_sdc2 = "/soc/ad-hoc-bus/slv-qhs-sdc2";
		slv_qhs_sdc4 = "/soc/ad-hoc-bus/slv-qhs-sdc4";
		slv_qhs_snoc_cfg = "/soc/ad-hoc-bus/slv-qhs-snoc-cfg";
		slv_qhs_spdm = "/soc/ad-hoc-bus/slv-qhs-spdm";
		slv_qhs_spss_cfg = "/soc/ad-hoc-bus/slv-qhs-spss-cfg";
		slv_qhs_ssc_cfg = "/soc/ad-hoc-bus/slv-qhs-ssc-cfg";
		slv_qhs_tcsr = "/soc/ad-hoc-bus/slv-qhs-tcsr";
		slv_qhs_tlmm_east = "/soc/ad-hoc-bus/slv-qhs-tlmm-east";
		slv_qhs_tlmm_north = "/soc/ad-hoc-bus/slv-qhs-tlmm-north";
		slv_qhs_tlmm_south = "/soc/ad-hoc-bus/slv-qhs-tlmm-south";
		slv_qhs_tlmm_west = "/soc/ad-hoc-bus/slv-qhs-tlmm-west";
		slv_qhs_tsif = "/soc/ad-hoc-bus/slv-qhs-tsif";
		slv_qhs_ufs_card_cfg = "/soc/ad-hoc-bus/slv-qhs-ufs-card-cfg";
		slv_qhs_ufs_mem_cfg = "/soc/ad-hoc-bus/slv-qhs-ufs-mem-cfg";
		slv_qhs_usb3_0 = "/soc/ad-hoc-bus/slv-qhs-usb3-0";
		slv_qhs_usb3_1 = "/soc/ad-hoc-bus/slv-qhs-usb3-1";
		slv_qhs_venus_cfg = "/soc/ad-hoc-bus/slv-qhs-venus-cfg";
		slv_qhs_vsense_ctrl_cfg = "/soc/ad-hoc-bus/slv-qhs-vsense-ctrl-cfg";
		slv_qns_cnoc_a2noc = "/soc/ad-hoc-bus/slv-qns-cnoc-a2noc";
		slv_srvc_cnoc = "/soc/ad-hoc-bus/slv-srvc-cnoc";
		slv_qhs_llcc = "/soc/ad-hoc-bus/slv-qhs-llcc";
		slv_qhs_memnoc = "/soc/ad-hoc-bus/slv-qhs-memnoc";
		slv_qhs_mdsp_ms_mpu_cfg = "/soc/ad-hoc-bus/slv-qhs-mdsp-ms-mpu-cfg";
		slv_qns_ecc = "/soc/ad-hoc-bus/slv-qns-ecc";
		slv_qns_gem_noc_snoc = "/soc/ad-hoc-bus/slv-qns-gem-noc-snoc";
		slv_qns_llcc = "/soc/ad-hoc-bus/slv-qns-llcc";
		slv_srvc_gemnoc = "/soc/ad-hoc-bus/slv-srvc-gemnoc";
		slv_ipa_core_slave = "/soc/ad-hoc-bus/slv-ipa-core-slave";
		slv_ebi = "/soc/ad-hoc-bus/slv-ebi";
		slv_qns2_mem_noc = "/soc/ad-hoc-bus/slv-qns2-mem-noc";
		slv_qns_mem_noc_hf = "/soc/ad-hoc-bus/slv-qns-mem-noc-hf";
		slv_srvc_mnoc = "/soc/ad-hoc-bus/slv-srvc-mnoc";
		slv_qhs_apss = "/soc/ad-hoc-bus/slv-qhs-apss";
		slv_qns_cnoc = "/soc/ad-hoc-bus/slv-qns-cnoc";
		slv_qns_gemnoc_gc = "/soc/ad-hoc-bus/slv-qns-gemnoc-gc";
		slv_qns_gemnoc_sf = "/soc/ad-hoc-bus/slv-qns-gemnoc-sf";
		slv_qxs_imem = "/soc/ad-hoc-bus/slv-qxs-imem";
		slv_qxs_pimem = "/soc/ad-hoc-bus/slv-qxs-pimem";
		slv_srvc_snoc = "/soc/ad-hoc-bus/slv-srvc-snoc";
		slv_xs_pcie_0 = "/soc/ad-hoc-bus/slv-xs-pcie-0";
		slv_xs_pcie_1 = "/soc/ad-hoc-bus/slv-xs-pcie-1";
		slv_xs_qdss_stm = "/soc/ad-hoc-bus/slv-xs-qdss-stm";
		slv_xs_sys_tcu_cfg = "/soc/ad-hoc-bus/slv-xs-sys-tcu-cfg";
		slv_qns_llcc_display = "/soc/ad-hoc-bus/slv-qns-llcc_display";
		slv_ebi_display = "/soc/ad-hoc-bus/slv-ebi_display";
		slv_qns2_mem_noc_display = "/soc/ad-hoc-bus/slv-qns2-mem-noc_display";
		slv_qns_mem_noc_hf_display = "/soc/ad-hoc-bus/slv-qns-mem-noc-hf_display";
		pcie0 = "/soc/qcom,pcie@1c00000";
		pcie_rc0 = "/soc/qcom,pcie@1c00000/pcie_rc0";
		mhi_1 = "/soc/qcom,pcie@1c00000/pcie_rc0/qcom,mhi@0";
		mhi_netdev_2 = "/soc/qcom,pcie@1c00000/pcie_rc0/qcom,mhi@0/mhi_devices/mhi_rmnet@0";
		mhi_netdev_3 = "/soc/qcom,pcie@1c00000/pcie_rc0/qcom,mhi@0/mhi_devices/mhi_rmnet@1";
		pcie0_msi = "/soc/qcom,pcie0_msi@17a00040";
		pcie1 = "/soc/qcom,pcie@1c08000";
		pcie_rc1 = "/soc/qcom,pcie@1c08000/pcie_rc1";
		mhi_0 = "/soc/qcom,pcie@1c08000/pcie_rc1/qcom,mhi@0";
		mhi_netdev_0 = "/soc/qcom,pcie@1c08000/pcie_rc1/qcom,mhi@0/mhi_devices/mhi_rmnet@0";
		mhi_netdev_1 = "/soc/qcom,pcie@1c08000/pcie_rc1/qcom,mhi@0/mhi_devices/mhi_rmnet@1";
		pcie1_msi = "/soc/qcom,pcie1_msi@17a00040";
		modem_smp2p_out = "/soc/qcom,smp2p-modem@1799000c/master-kernel";
		modem_smp2p_in = "/soc/qcom,smp2p-modem@1799000c/slave-kernel";
		smp2p_ipa_1_out = "/soc/qcom,smp2p-modem@1799000c/qcom,smp2p-ipa-1-out";
		smp2p_ipa_1_in = "/soc/qcom,smp2p-modem@1799000c/qcom,smp2p-ipa-1-in";
		smp2p_wlan_1_in = "/soc/qcom,smp2p-modem@1799000c/qcom,smp2p-wlan-1-in";
		adsp_smp2p_out = "/soc/qcom,smp2p-adsp@1799000c/master-kernel";
		adsp_smp2p_in = "/soc/qcom,smp2p-adsp@1799000c/slave-kernel";
		smp2p_rdbg2_out = "/soc/qcom,smp2p-adsp@1799000c/qcom,smp2p-rdbg2-out";
		smp2p_rdbg2_in = "/soc/qcom,smp2p-adsp@1799000c/qcom,smp2p-rdbg2-in";
		dsps_smp2p_out = "/soc/qcom,smp2p-dsps@1799000c/master-kernel";
		dsps_smp2p_in = "/soc/qcom,smp2p-dsps@1799000c/slave-kernel";
		sleepstate_smp2p_out = "/soc/qcom,smp2p-dsps@1799000c/sleepstate-out";
		sleepstate_smp2p_in = "/soc/qcom,smp2p-dsps@1799000c/qcom,sleepstate-in";
		cdsp_smp2p_out = "/soc/qcom,smp2p-cdsp@1799000c/master-kernel";
		cdsp_smp2p_in = "/soc/qcom,smp2p-cdsp@1799000c/slave-kernel";
		smp2p_rdbg5_out = "/soc/qcom,smp2p-cdsp@1799000c/qcom,smp2p-rdbg5-out";
		smp2p_rdbg5_in = "/soc/qcom,smp2p-cdsp@1799000c/qcom,smp2p-rdbg5-in";
		smp2p_qvrexternal5_out = "/soc/qcom,smp2p-cdsp@1799000c/qcom,smp2p-qvrexternal5-out";
		replicator_qdss = "/soc/replicator@6046000";
		replicator0_out_tmc_etr = "/soc/replicator@6046000/ports/port@0/endpoint";
		replicator0_out_replicator1_in = "/soc/replicator@6046000/ports/port@1/endpoint";
		replicator0_in_tmc_etf = "/soc/replicator@6046000/ports/port@2/endpoint";
		replicator_qdss1 = "/soc/replicator@604A000";
		replicator1_out_funnel_swao = "/soc/replicator@604A000/ports/port@0/endpoint";
		replicator1_in_replicator0_out = "/soc/replicator@604A000/ports/port@1/endpoint";
		replicator_swao = "/soc/replicator@6b0a000";
		replicator_swao_out_eud = "/soc/replicator@6b0a000/ports/port@0/endpoint";
		replicator_swao_out_funnel_in1 = "/soc/replicator@6b0a000/ports/port@1/endpoint";
		replicator_swao_in_tmc_etf_swao = "/soc/replicator@6b0a000/ports/port@2/endpoint";
		tmc_etf_swao = "/soc/tmc@6b09000";
		tmc_etf_swao_out_replicator_swao = "/soc/tmc@6b09000/ports/port@0/endpoint";
		tmc_etf_swao_in_funnel_swao = "/soc/tmc@6b09000/ports/port@1/endpoint";
		funnel_swao = "/soc/funnel@0x6b08000";
		funnel_swao_out_tmc_etf_swao = "/soc/funnel@0x6b08000/ports/port@0/endpoint";
		funnel_swao_in_ssc_etm0 = "/soc/funnel@0x6b08000/ports/port@1/endpoint";
		funnel_swao_in_replicator1_out = "/soc/funnel@0x6b08000/ports/port@2/endpoint";
		funnel_swao_in_tpda_swao = "/soc/funnel@0x6b08000/ports/port@3/endpoint";
		tpda_swao = "/soc/tpda@6b01000";
		tpda_swao_out_funnel_swao = "/soc/tpda@6b01000/ports/port@0/endpoint";
		tpda_swao_in_tpdm_swao0 = "/soc/tpda@6b01000/ports/port@1/endpoint";
		tpda_swao_in_tpdm_swao1 = "/soc/tpda@6b01000/ports/port@2/endpoint";
		tpdm_swao0 = "/soc/tpdm@6b02000";
		tpdm_swao0_out_tpda_swao = "/soc/tpdm@6b02000/port/endpoint";
		tpdm_swao1 = "/soc/tpdm@6b03000";
		tpdm_swao1_out_tpda_swao = "/soc/tpdm@6b03000/port/endpoint";
		tmc_etr = "/soc/tmc@6048000";
		tmc_etr_in_replicator0 = "/soc/tmc@6048000/port/endpoint";
		tmc_etf = "/soc/tmc@6047000";
		tmc_etf_out_replicator0 = "/soc/tmc@6047000/ports/port@0/endpoint";
		tmc_etf_in_funnel_merg = "/soc/tmc@6047000/ports/port@1/endpoint";
		funnel_merg = "/soc/funnel@6045000";
		funnel_merg_out_tmc_etf = "/soc/funnel@6045000/ports/port@0/endpoint";
		funnel_merg_in_funnel_in0 = "/soc/funnel@6045000/ports/port@1/endpoint";
		funnel_merg_in_funnel_in1 = "/soc/funnel@6045000/ports/port@2/endpoint";
		funnel_merg_in_funnel_in2 = "/soc/funnel@6045000/ports/port@3/endpoint";
		stm = "/soc/stm@6002000";
		stm_out_funnel_in0 = "/soc/stm@6002000/port/endpoint";
		hwevent = "/soc/hwevent@0x091866F0";
		csr = "/soc/csr@0x6001000";
		swao_csr = "/soc/csr@6b0e000";
		funnel_in0 = "/soc/funnel@0x6041000";
		funnel_in0_out_funnel_merg = "/soc/funnel@0x6041000/ports/port@0/endpoint";
		funnel_in0_in_funnel_spss = "/soc/funnel@0x6041000/ports/port@1/endpoint";
		funnel_in0_in_funnel_qatb = "/soc/funnel@0x6041000/ports/port@2/endpoint";
		funnel_in0_in_stm = "/soc/funnel@0x6041000/ports/port@3/endpoint";
		funnel_in1 = "/soc/funnel@0x6042000";
		funnel_in1_out_funnel_merg = "/soc/funnel@0x6042000/ports/port@0/endpoint";
		funnel_in1_in_funnel_dl_south = "/soc/funnel@0x6042000/ports/port@1/endpoint";
		funnel_in1_in_modem_etm0 = "/soc/funnel@0x6042000/ports/port@2/endpoint";
		funnel_in1_in_replicator_swao = "/soc/funnel@0x6042000/ports/port@3/endpoint";
		funnel_in1_in_funnel_dl_north = "/soc/funnel@0x6042000/ports/port@4/endpoint";
		funnel_in2 = "/soc/funnel@0x6043000";
		funnel_in2_out_funnel_merg = "/soc/funnel@0x6043000/ports/port@0/endpoint";
		funnel_in2_in_funnel_apss_merg = "/soc/funnel@0x6043000/ports/port@1/endpoint";
		funnel_in2_in_tpda_modem = "/soc/funnel@0x6043000/ports/port@2/endpoint";
		tpda = "/soc/tpda@6004000";
		tpda_out_funnel_qatb = "/soc/tpda@6004000/ports/port@0/endpoint";
		tpda_in_funnel_dl_mm = "/soc/tpda@6004000/ports/port@1/endpoint";
		tpda_in_funnel_dl_mm1 = "/soc/tpda@6004000/ports/port@2/endpoint";
		tpda_in_tpdm_center = "/soc/tpda@6004000/ports/port@3/endpoint";
		tpda_in_funnel_lpass = "/soc/tpda@6004000/ports/port@4/endpoint";
		tpda_in_funnel_turing = "/soc/tpda@6004000/ports/port@5/endpoint";
		tpda_in_funnel_ddr_0 = "/soc/tpda@6004000/ports/port@6/endpoint";
		tpda_in_tpdm_vsense = "/soc/tpda@6004000/ports/port@7/endpoint";
		tpda_in_tpdm_prng = "/soc/tpda@6004000/ports/port@8/endpoint";
		tpda_in_tpdm_pimem = "/soc/tpda@6004000/ports/port@9/endpoint";
		tpda_in_tpdm_npu = "/soc/tpda@6004000/ports/port@10/endpoint";
		tpda_modem = "/soc/tpda@6832000";
		tpda_modem_out_funnel_in2 = "/soc/tpda@6832000/ports/port@0/endpoint";
		tpda_modem_in_tpdm_modem = "/soc/tpda@6832000/ports/port@1/endpoint";
		tpdm_modem = "/soc/tpdm@6830000";
		tpdm_modem_out_tpda_modem = "/soc/tpdm@6830000/port/endpoint";
		funnel_lpass = "/soc/funnel@6846000";
		funnel_lpass_out_tpda = "/soc/funnel@6846000/ports/port@0/endpoint";
		funnel_lpass_in_tpdm_lpass = "/soc/funnel@6846000/ports/port@1/endpoint";
		funnel_lpass_1 = "/soc/funnel_1@6846000";
		funnel_lpass_1_out_funnel_qatb = "/soc/funnel_1@6846000/ports/port@0/endpoint";
		funnel_lpass_1_in_audio_etm0 = "/soc/funnel_1@6846000/ports/port@1/endpoint";
		tpdm_lpass = "/soc/tpdm@6844000";
		tpdm_lpass_out_funnel_lpass = "/soc/tpdm@6844000/port/endpoint";
		tpdm_center = "/soc/tpdm@6c28000";
		tpdm_center_out_tpda = "/soc/tpdm@6c28000/port/endpoint";
		tpdm_dl_north = "/soc/tpdm@6ac0000";
		tpdm_dl_north_out_tpda_dl_north = "/soc/tpdm@6ac0000/port/endpoint";
		tpda_dl_north = "/soc/tpda@6ac1000";
		tpda_dl_north_out_funnel_dl_north = "/soc/tpda@6ac1000/ports/port@0/endpoint";
		tpda_dl_north_in_tpdm_dl_north = "/soc/tpda@6ac1000/ports/port@1/endpoint";
		funnel_dl_south = "/soc/funnel@69c2000";
		funnel_dl_south_out_funnel_in1 = "/soc/funnel@69c2000/ports/port@0/endpoint";
		funnel_dl_south_in_tpdm_dl_south = "/soc/funnel@69c2000/ports/port@1/endpoint";
		tpdm_dl_south = "/soc/tpdm@69c0000";
		tpdm_dl_south_out_funnel_dl_south = "/soc/tpdm@69c0000/port/endpoint";
		funnel_dl_north = "/soc/funnel@6ac2000";
		funnel_dl_north_out_funnel_in1 = "/soc/funnel@6ac2000/ports/port@0/endpoint";
		funnel_dl_north_in_tpda_dl_north = "/soc/funnel@6ac2000/ports/port@1/endpoint";
		funnel_dl_north_in_tpdm_wcss = "/soc/funnel@6ac2000/ports/port@2/endpoint";
		tpdm_wcss = "/soc/tpdm@699c000";
		tpdm_wcss_out_funnel_dl_north = "/soc/tpdm@699c000/port/endpoint";
		tpdm_prng = "/soc/tpdm@684c000";
		tpdm_prng_out_tpda = "/soc/tpdm@684c000/port/endpoint";
		funnel_spss = "/soc/funnel@6883000";
		funnel_spss_out_funnel_in0 = "/soc/funnel@6883000/ports/port@0/endpoint";
		funnel_spss_in_tpda_spss = "/soc/funnel@6883000/ports/port@1/endpoint";
		tpda_spss = "/soc/tpda@6882000";
		tpda_spss_out_funnel_spss = "/soc/tpda@6882000/ports/port@0/endpoint";
		tpda_spss_in_tpdm_spss = "/soc/tpda@6882000/ports/port@1/endpoint";
		tpdm_spss = "/soc/tpdm@6880000";
		tpdm_spss_out_tpda_spss = "/soc/tpdm@6880000/port/endpoint";
		tpdm_qm = "/soc/tpdm@69d0000";
		tpdm_qm_out_funnel_dl_mm = "/soc/tpdm@69d0000/port/endpoint";
		tpda_apss = "/soc/tpda@7862000";
		tpda_apss_out_funnel_apss_merg = "/soc/tpda@7862000/ports/port@0/endpoint";
		tpda_apss_in_tpdm_apss = "/soc/tpda@7862000/ports/port@1/endpoint";
		tpdm_apss = "/soc/tpdm@7860000";
		tpdm_apss_out_tpda_apss = "/soc/tpdm@7860000/port/endpoint";
		tpda_llm_silver = "/soc/tpda@78c0000";
		tpda_llm_silver_out_funnel_apss_merg = "/soc/tpda@78c0000/ports/port@0/endpoint";
		tpda_llm_silver_in_tpdm_llm_silver = "/soc/tpda@78c0000/ports/port@1/endpoint";
		tpdm_llm_silver = "/soc/tpdm@78a0000";
		tpdm_llm_silver_out_tpda_llm_silver = "/soc/tpdm@78a0000/port/endpoint";
		tpda_llm_gold = "/soc/tpda@78d0000";
		tpda_llm_gold_out_funnel_apss_merg = "/soc/tpda@78d0000/ports/port@0/endpoint";
		tpda_llm_gold_in_tpdm_llm_gold = "/soc/tpda@78d0000/ports/port@1/endpoint";
		tpdm_llm_gold = "/soc/tpdm@78b0000";
		tpdm_llm_gold_out_tpda_llm_gold = "/soc/tpdm@78b0000/port/endpoint";
		funnel_dl_mm = "/soc/funnel@6c0b000";
		funnel_dl_mm_out_tpda = "/soc/funnel@6c0b000/ports/port@0/endpoint";
		funnel_dl_mm_in_tpdm_qm = "/soc/funnel@6c0b000/ports/port@1/endpoint";
		funnel_dl_mm1 = "/soc/funnel_1@6c0b000";
		funnel_dl_mm1_out_tpda = "/soc/funnel_1@6c0b000/ports/port@0/endpoint";
		funnel_dl_mm1_in_tpdm_mm = "/soc/funnel_1@6c0b000/ports/port@1/endpoint";
		tpdm_mm = "/soc/tpdm@6c08000";
		tpdm_mm_out_funnel_dl_mm1 = "/soc/tpdm@6c08000/port/endpoint";
		funnel_turing = "/soc/funnel@6861000";
		funnel_turing_out_tpda = "/soc/funnel@6861000/ports/port@0/endpoint";
		funnel_turing_in_tpdm_turing = "/soc/funnel@6861000/ports/port@1/endpoint";
		funnel_turing_1 = "/soc/funnel_1@6861000";
		funnel_turing_1_out_funnel_qatb = "/soc/funnel_1@6861000/ports/port@0/endpoint";
		funnel_turing_1_in_turing_etm0 = "/soc/funnel_1@6861000/ports/port@1/endpoint";
		tpdm_turing = "/soc/tpdm@6860000";
		tpdm_turing_out_funnel_turing = "/soc/tpdm@6860000/port/endpoint";
		funnel_ddr_0 = "/soc/funnel@6a05000";
		funnel_ddr_0_out_tpda = "/soc/funnel@6a05000/ports/port@0/endpoint";
		funnel_ddr_0_in_tpdm_ddr = "/soc/funnel@6a05000/ports/port@1/endpoint";
		tpdm_ddr = "/soc/tpdm@6A00000";
		tpdm_ddr_out_funnel_ddr_0 = "/soc/tpdm@6A00000/port/endpoint";
		tpdm_pimem = "/soc/tpdm@6850000";
		tpdm_pimem_out_tpda = "/soc/tpdm@6850000/port/endpoint";
		tpdm_vsense = "/soc/tpdm@6840000";
		tpdm_vsense_out_tpda = "/soc/tpdm@6840000/port/endpoint";
		tpda_olc = "/soc/tpda@7832000";
		tpda_olc_out_funnel_apss_merg = "/soc/tpda@7832000/ports/port@0/endpoint";
		tpda_olc_in_tpdm_olc = "/soc/tpda@7832000/ports/port@1/endpoint";
		tpdm_olc = "/soc/tpdm@7830000";
		tpdm_olc_out_tpda_olc = "/soc/tpdm@7830000/port/endpoint";
		tpdm_npu = "/soc/tpdm@6980000";
		tpdm_npu_out_tpda = "/soc/tpdm@6980000/port/endpoint";
		funnel_qatb = "/soc/funnel@6005000";
		funnel_qatb_out_funnel_in0 = "/soc/funnel@6005000/ports/port@0/endpoint";
		funnel_qatb_in_tpda = "/soc/funnel@6005000/ports/port@1/endpoint";
		funnel_qatb_in_funnel_lpass_1 = "/soc/funnel@6005000/ports/port@2/endpoint";
		funnel_qatb_in_funnel_turing_1 = "/soc/funnel@6005000/ports/port@3/endpoint";
		cti0_apss = "/soc/cti@78e0000";
		cti1_apss = "/soc/cti@78f0000";
		cti2_apss = "/soc/cti@7900000";
		cti0_ddr0 = "/soc/cti@6a02000";
		cti1_ddr0 = "/soc/cti@6a03000";
		cti0_ddr1 = "/soc/cti@6a10000";
		cti1_ddr1 = "/soc/cti@6a11000";
		cti0_dlmm = "/soc/cti@6c09000";
		cti1_dlmm = "/soc/cti@6c0a000";
		cti0_dlct = "/soc/cti@6c29000";
		cti1_dlct = "/soc/cti@6c2a000";
		cti0 = "/soc/cti@6010000";
		cti1 = "/soc/cti@6011000";
		cti2 = "/soc/cti@6012000";
		cti3 = "/soc/cti@6013000";
		cti4 = "/soc/cti@6014000";
		cti5 = "/soc/cti@6015000";
		cti6 = "/soc/cti@6016000";
		cti7 = "/soc/cti@6017000";
		cti8 = "/soc/cti@6018000";
		cti9 = "/soc/cti@6019000";
		cti10 = "/soc/cti@601a000";
		cti11 = "/soc/cti@601b000";
		cti12 = "/soc/cti@601c000";
		cti13 = "/soc/cti@601d000";
		cti14 = "/soc/cti@601e000";
		cti15 = "/soc/cti@601f000";
		cti_cpu0 = "/soc/cti@7020000";
		cti_cpu1 = "/soc/cti@7120000";
		cti_cpu2 = "/soc/cti@7220000";
		cti_cpu3 = "/soc/cti@7320000";
		cti_cpu4 = "/soc/cti@7420000";
		cti_cpu5 = "/soc/cti@7520000";
		cti_cpu6 = "/soc/cti@7620000";
		cti_cpu7 = "/soc/cti@7720000";
		cti0_swao = "/soc/cti@6b04000";
		ipcb_tgu = "/soc/tgu@6b0c000";
		turing_etm0_out_funnel_turing_1 = "/soc/turing_etm0/port/endpoint";
		dummy_eud = "/soc/dummy_sink";
		eud_in_replicator_swao = "/soc/dummy_sink/port/endpoint";
		modem_etm0_out_funnel_in1 = "/soc/modem_etm0/port/endpoint";
		audio_etm0_out_funnel_lpass_1 = "/soc/audio_etm0/port/endpoint";
		ssc_etm0_out_funnel_swao = "/soc/ssc_etm0/port/endpoint";
		funnel_apss_merg = "/soc/funnel@7810000";
		funnel_apss_merg_out_funnel_in2 = "/soc/funnel@7810000/ports/port@0/endpoint";
		funnel_apss_merg_in_funnel_apss = "/soc/funnel@7810000/ports/port@1/endpoint";
		funnel_apss_merg_in_tpda_olc = "/soc/funnel@7810000/ports/port@2/endpoint";
		funnel_apss_merg_in_tpda_llm_silver = "/soc/funnel@7810000/ports/port@3/endpoint";
		funnel_apss_merg_in_tpda_llm_gold = "/soc/funnel@7810000/ports/port@4/endpoint";
		funnel_apss_merg_in_tpda_apss = "/soc/funnel@7810000/ports/port@5/endpoint";
		etm0 = "/soc/etm@7040000";
		etm0_out_funnel_apss = "/soc/etm@7040000/port/endpoint";
		etm1 = "/soc/etm@7140000";
		etm1_out_funnel_apss = "/soc/etm@7140000/port/endpoint";
		etm2 = "/soc/etm@7240000";
		etm2_out_funnel_apss = "/soc/etm@7240000/port/endpoint";
		etm3 = "/soc/etm@7340000";
		etm3_out_funnel_apss = "/soc/etm@7340000/port/endpoint";
		etm4 = "/soc/etm@7440000";
		etm4_out_funnel_apss = "/soc/etm@7440000/port/endpoint";
		etm5 = "/soc/etm@7540000";
		etm5_out_funnel_apss = "/soc/etm@7540000/port/endpoint";
		etm6 = "/soc/etm@7640000";
		etm6_out_funnel_apss = "/soc/etm@7640000/port/endpoint";
		etm7 = "/soc/etm@7740000";
		etm7_out_funnel_apss = "/soc/etm@7740000/port/endpoint";
		funnel_apss = "/soc/funnel@7800000";
		funnel_apss_out_funnel_apss_merg = "/soc/funnel@7800000/ports/port@0/endpoint";
		funnel_apss_in_etm0 = "/soc/funnel@7800000/ports/port@1/endpoint";
		funnel_apss_in_etm1 = "/soc/funnel@7800000/ports/port@2/endpoint";
		funnel_apss_in_etm2 = "/soc/funnel@7800000/ports/port@3/endpoint";
		funnel_apss_in_etm3 = "/soc/funnel@7800000/ports/port@4/endpoint";
		funnel_apss_in_etm4 = "/soc/funnel@7800000/ports/port@5/endpoint";
		funnel_apss_in_etm5 = "/soc/funnel@7800000/ports/port@6/endpoint";
		funnel_apss_in_etm6 = "/soc/funnel@7800000/ports/port@7/endpoint";
		funnel_apss_in_etm7 = "/soc/funnel@7800000/ports/port@8/endpoint";
		apps_smmu = "/soc/apps-smmu@0x15000000";
		anoc_1_tbu = "/soc/apps-smmu@0x15000000/anoc_1_tbu@0x15185000";
		anoc_2_tbu = "/soc/apps-smmu@0x15000000/anoc_2_tbu@0x15189000";
		mnoc_hf_1_tbu = "/soc/apps-smmu@0x15000000/mnoc_hf_1_tbu@0x15191000";
		compute_dsp_0_tbu = "/soc/apps-smmu@0x15000000/compute_dsp_0_tbu@0x15199000";
		mnoc_hf_0_tbu = "/soc/apps-smmu@0x15000000/mnoc_hf_0_tbu@0x1518d000";
		compute_dsp_1_tbu = "/soc/apps-smmu@0x15000000/compute_dsp_1_tbu@0x15195000";
		adsp_tbu = "/soc/apps-smmu@0x15000000/adsp_tbu@0x1519d000";
		anoc_1_pcie_tbu = "/soc/apps-smmu@0x15000000/anoc_1_pcie_tbu@0x151a1000";
		mnoc_sf_0_tbu = "/soc/apps-smmu@0x15000000/mnoc_sf_0_tbu@0x151a5000";
		qupv3_0 = "/soc/qcom,qupv3_0_geni_se@8c0000";
		iommu_qupv3_0_geni_se_cb = "/soc/qcom,qupv3_0_geni_se@8c0000/qcom,iommu_qupv3_0_geni_se_cb";
		qupv3_se0_i2c = "/soc/i2c@880000";
		qupv3_se1_i2c = "/soc/i2c@884000";
		qupv3_se2_i2c = "/soc/i2c@888000";
		qupv3_se3_i2c = "/soc/i2c@88c000";
		qupv3_se4_i2c = "/soc/i2c@890000";
		fsa4480 = "/soc/i2c@890000/fsa4480@42";
		qupv3_se5_i2c = "/soc/i2c@894000";
		qupv3_se6_i2c = "/soc/i2c@898000";
		qupv3_se7_i2c = "/soc/i2c@89c000";
		qupv3_se0_spi = "/soc/spi@880000";
		qupv3_se1_spi = "/soc/spi@884000";
		qupv3_se2_spi = "/soc/spi@888000";
		qupv3_se3_spi = "/soc/spi@88c000";
		qupv3_se4_spi = "/soc/spi@890000";
		qupv3_se5_spi = "/soc/spi@894000";
		qupv3_se6_spi = "/soc/spi@898000";
		qupv3_se7_spi = "/soc/spi@89c000";
		qupv3_1 = "/soc/qcom,qupv3_1_geni_se@ac0000";
		iommu_qupv3_1_geni_se_cb = "/soc/qcom,qupv3_1_geni_se@ac0000/qcom,iommu_qupv3_1_geni_se_cb";
		qupv3_se12_2uart = "/soc/qcom,qup_uart@0xa90000";
		qupv3_se13_4uart = "/soc/qcom,qup_uart@0xc8c000";
		qupv3_se8_i2c = "/soc/i2c@a80000";
		qupv3_se9_i2c = "/soc/i2c@a84000";
		qupv3_se10_i2c = "/soc/i2c@a88000";
		qupv3_se11_i2c = "/soc/i2c@a8c000";
		qupv3_se12_i2c = "/soc/i2c@a90000";
		qupv3_se13_i2c = "/soc/i2c@c8c000";
		qupv3_se8_spi = "/soc/spi@a80000";
		qupv3_se9_spi = "/soc/spi@a84000";
		qupv3_se10_spi = "/soc/spi@a88000";
		qupv3_se11_spi = "/soc/spi@a8c000";
		qupv3_se12_spi = "/soc/spi@a90000";
		qupv3_se13_spi = "/soc/spi@c8c000";
		qupv3_2 = "/soc/qcom,qupv3_2_geni_se@cc0000";
		iommu_qupv3_2_geni_se_cb = "/soc/qcom,qupv3_2_geni_se@cc0000/qcom,iommu_qupv3_2_geni_se_cb";
		qupv3_se14_i2c = "/soc/i2c@0xc90000";
		qupv3_se15_i2c = "/soc/i2c@0xc94000";
		qupv3_se16_i2c = "/soc/i2c@0xa94000";
		qupv3_se17_i2c = "/soc/i2c@0xc80000";
		qupv3_se18_i2c = "/soc/i2c@0xc84000";
		qupv3_se19_i2c = "/soc/i2c@0xc88000";
		qupv3_se15_spi = "/soc/spi@c90000";
		qupv3_se14_spi = "/soc/spi@c90000";
		qupv3_se16_spi = "/soc/spi@a94000";
		qupv3_se17_spi = "/soc/spi@c80000";
		qupv3_se18_spi = "/soc/spi@c84000";
		qupv3_se19_spi = "/soc/spi@c88000";
		qupv3_3 = "/soc/qcom,qupv3_3_geni_se@26c0000";
		iommu_qupv3_3_geni_se_cb = "/soc/qcom,qupv3_3_geni_se@26c0000/qcom,iommu_qupv3_3_geni_se_cb";
		qupv3_se20_i2c = "/soc/i2c@2680000";
		qupv3_se21_i2c = "/soc/i2c@2684000";
		qupv3_se22_i2c = "/soc/i2c@2688000";
		qupv3_se23_i2c = "/soc/i2c@268c000";
		qupv3_se21_spi = "/soc/spi@2684000";
		qupv3_se22_spi = "/soc/spi@2688000";
		msm_npu = "/soc/qcom,msm_npu@9800000";
		pcm0 = "/soc/qcom,msm-pcm";
		routing = "/soc/qcom,msm-pcm-routing";
		compr = "/soc/qcom,msm-compr-dsp";
		pcm1 = "/soc/qcom,msm-pcm-low-latency";
		pcm2 = "/soc/qcom,msm-ultra-low-latency";
		pcm_noirq = "/soc/qcom,msm-pcm-dsp-noirq";
		trans_loopback = "/soc/qcom,msm-transcode-loopback";
		compress = "/soc/qcom,msm-compress-dsp";
		voip = "/soc/qcom,msm-voip-dsp";
		voice = "/soc/qcom,msm-pcm-voice";
		stub_codec = "/soc/qcom,msm-stub-codec";
		afe = "/soc/qcom,msm-pcm-afe";
		dai_hdmi = "/soc/qcom,msm-dai-q6-hdmi";
		dai_dp = "/soc/qcom,msm-dai-q6-dp";
		loopback = "/soc/qcom,msm-pcm-loopback";
		loopback1 = "/soc/qcom,msm-pcm-loopback-low-latency";
		pcm_dtmf = "/soc/qcom,msm-pcm-dtmf";
		msm_dai_mi2s = "/soc/qcom,msm-dai-mi2s";
		dai_mi2s0 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-prim";
		dai_mi2s1 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-sec";
		dai_mi2s2 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-tert";
		dai_mi2s3 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-quat";
		dai_mi2s4 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-quin";
		dai_mi2s5 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-senary";
		msm_dai_cdc_dma = "/soc/qcom,msm-dai-cdc-dma";
		wsa_cdc_dma_0_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-0-rx";
		wsa_cdc_dma_0_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-0-tx";
		wsa_cdc_dma_1_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-1-rx";
		wsa_cdc_dma_1_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-1-tx";
		wsa_cdc_dma_2_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-2-tx";
		va_cdc_dma_0_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-va-cdc-dma-0-tx";
		va_cdc_dma_1_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-va-cdc-dma-1-tx";
		rx_cdc_dma_0_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-0-rx";
		rx_cdc_dma_1_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-1-rx";
		rx_cdc_dma_2_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-2-rx";
		rx_cdc_dma_3_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-3-rx";
		rx_cdc_dma_4_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-4-rx";
		rx_cdc_dma_5_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-5-rx";
		rx_cdc_dma_6_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-6-rx";
		rx_cdc_dma_7_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-7-rx";
		tx_cdc_dma_0_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-0-tx";
		tx_cdc_dma_1_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-1-tx";
		tx_cdc_dma_2_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-2-tx";
		tx_cdc_dma_3_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-3-tx";
		tx_cdc_dma_4_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-4-tx";
		tx_cdc_dma_5_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-5-tx";
		lsm = "/soc/qcom,msm-lsm-client";
		sb_0_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-0-rx";
		sb_0_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-0-tx";
		sb_1_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-1-rx";
		sb_1_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-1-tx";
		sb_2_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-2-rx";
		sb_2_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-2-tx";
		sb_3_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-3-rx";
		sb_3_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-3-tx";
		sb_4_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-4-rx";
		sb_4_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-4-tx";
		sb_5_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-5-tx";
		sb_5_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-5-rx";
		sb_6_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-6-rx";
		sb_7_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-7-rx";
		sb_7_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-7-tx";
		sb_8_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-8-rx";
		sb_8_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-8-tx";
		sb_9_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-9-rx";
		sb_9_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-9-tx";
		bt_sco_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-bt-sco-rx";
		bt_sco_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-bt-sco-tx";
		int_fm_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-int-fm-rx";
		int_fm_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-int-fm-tx";
		afe_pcm_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-be-afe-pcm-rx";
		afe_pcm_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-be-afe-pcm-tx";
		afe_proxy_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-afe-proxy-rx";
		afe_proxy_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-afe-proxy-tx";
		incall_record_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-record-rx";
		incall_record_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-record-tx";
		incall_music_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-music-rx";
		incall_music_2_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-music-2-rx";
		usb_audio_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-usb-audio-rx";
		usb_audio_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-usb-audio-tx";
		hostless = "/soc/qcom,msm-pcm-hostless";
		audio_apr = "/soc/qcom,msm-audio-apr";
		msm_audio_ion = "/soc/qcom,msm-audio-apr/qcom,msm-audio-ion";
		snd_9360 = "/soc/qcom,msm-audio-apr/sound-pahu";
		snd_934x = "/soc/qcom,msm-audio-apr/sound-tavil";
		dai_pri_auxpcm = "/soc/qcom,msm-pri-auxpcm";
		dai_sec_auxpcm = "/soc/qcom,msm-sec-auxpcm";
		dai_tert_auxpcm = "/soc/qcom,msm-tert-auxpcm";
		dai_quat_auxpcm = "/soc/qcom,msm-quat-auxpcm";
		dai_quin_auxpcm = "/soc/qcom,msm-quin-auxpcm";
		hdmi_dba = "/soc/qcom,msm-hdmi-dba-codec-rx";
		tdm_pri_rx = "/soc/qcom,msm-dai-tdm-pri-rx";
		dai_pri_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-pri-rx/qcom,msm-dai-q6-tdm-pri-rx-0";
		tdm_pri_tx = "/soc/qcom,msm-dai-tdm-pri-tx";
		dai_pri_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-pri-tx/qcom,msm-dai-q6-tdm-pri-tx-0";
		tdm_sec_rx = "/soc/qcom,msm-dai-tdm-sec-rx";
		dai_sec_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-sec-rx/qcom,msm-dai-q6-tdm-sec-rx-0";
		tdm_sec_tx = "/soc/qcom,msm-dai-tdm-sec-tx";
		dai_sec_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-sec-tx/qcom,msm-dai-q6-tdm-sec-tx-0";
		tdm_tert_rx = "/soc/qcom,msm-dai-tdm-tert-rx";
		dai_tert_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-tert-rx/qcom,msm-dai-q6-tdm-tert-rx-0";
		tdm_tert_tx = "/soc/qcom,msm-dai-tdm-tert-tx";
		dai_tert_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-tert-tx/qcom,msm-dai-q6-tdm-tert-tx-0";
		tdm_quat_rx = "/soc/qcom,msm-dai-tdm-quat-rx";
		dai_quat_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-quat-rx/qcom,msm-dai-q6-tdm-quat-rx-0";
		tdm_quat_tx = "/soc/qcom,msm-dai-tdm-quat-tx";
		dai_quat_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-quat-tx/qcom,msm-dai-q6-tdm-quat-tx-0";
		tdm_quin_rx = "/soc/qcom,msm-dai-tdm-quin-rx";
		dai_quin_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-quin-rx/qcom,msm-dai-q6-tdm-quin-rx-0";
		tdm_quin_tx = "/soc/qcom,msm-dai-tdm-quin-tx";
		dai_quin_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-quin-tx/qcom,msm-dai-q6-tdm-quin-tx-0";
		dai_pri_spdif_rx = "/soc/qcom,msm-dai-q6-spdif-pri-rx";
		dai_pri_spdif_tx = "/soc/qcom,msm-dai-q6-spdif-pri-tx";
		dai_sec_spdif_rx = "/soc/qcom,msm-dai-q6-spdif-sec-rx";
		dai_sec_spdif_tx = "/soc/qcom,msm-dai-q6-spdif-sec-tx";
		afe_loopback_tx = "/soc/qcom,msm-dai-q6-afe-loopback-tx";
		msm_vidc = "/soc/qcom,vidc@aa00000";
		modem0_pa = "/soc/qmi-tmd-devices/modem0/modem0_pa";
		modem0_proc = "/soc/qmi-tmd-devices/modem0/modem0_proc";
		modem0_current = "/soc/qmi-tmd-devices/modem0/modem0_current";
		modem0_skin = "/soc/qmi-tmd-devices/modem0/modem0_skin";
		modem0_vdd = "/soc/qmi-tmd-devices/modem0/modem0_vdd";
		adsp_vdd = "/soc/qmi-tmd-devices/adsp/adsp_vdd";
		cdsp_vdd = "/soc/qmi-tmd-devices/cdsp/cdsp_vdd";
		slpi_vdd = "/soc/qmi-tmd-devices/slpi/slpi_vdd";
		usb0 = "/soc/ssusb@a600000";
		usb2_phy0 = "/soc/hsphy@88e2000";
		usb_qmp_dp_phy = "/soc/ssphy@88e8000";
		usb_nop_phy = "/soc/usb_nop_phy";
		usb1 = "/soc/ssusb@a800000";
		usb2_phy1 = "/soc/hsphy@88e3000";
		usb_qmp_phy = "/soc/ssphy@88eb000";
		pil_gpu = "/soc/qcom,kgsl-hyp";
		msm_bus = "/soc/qcom,kgsl-busmon";
		gpubw = "/soc/qcom,gpubw";
		gpu_opp_table = "/soc/gpu-opp-table";
		msm_gpu = "/soc/qcom,kgsl-3d0@2C00000";
		kgsl_msm_iommu = "/soc/qcom,kgsl-iommu@0x02CA0000";
		gfx3d_user = "/soc/qcom,kgsl-iommu@0x02CA0000/gfx3d_user";
		gfx3d_secure = "/soc/qcom,kgsl-iommu@0x02CA0000/gfx3d_secure";
		gmu = "/soc/qcom,gmu@0x2C6A000";
		gmu_user = "/soc/qcom,gmu@0x2C6A000/gmu_user";
		gmu_kernel = "/soc/qcom,gmu@0x2C6A000/gmu_kernel";
		kgsl_smmu = "/soc/kgsl-smmu@0x02ca0000";
		gfx_0_tbu = "/soc/kgsl-smmu@0x02ca0000/gfx_0_tbu@0x2cc5000";
		gfx_1_tbu = "/soc/kgsl-smmu@0x02ca0000/gfx_1_tbu@0x2cc9000";
		gpu_opp_table_v2 = "/soc/gpu_opp_table_v2";
		energy_costs = "/energy-costs";
		CPU_COST_0 = "/energy-costs/core-cost0";
		CPU_COST_1 = "/energy-costs/core-cost1";
		CPU_COST_2 = "/energy-costs/core-cost2";
		CLUSTER_COST_0 = "/energy-costs/cluster-cost0";
		CLUSTER_COST_1 = "/energy-costs/cluster-cost1";
		CLUSTER_COST_2 = "/energy-costs/cluster-cost2";
		firmware = "/firmware";
		reserved_memory = "/reserved-memory";
		hyp_mem = "/reserved-memory/hyp_mem@85700000";
		xbl_aop_mem = "/reserved-memory/xbl_aop_mem@85e00000";
		smem_region = "/reserved-memory/smem@86000000";
		removed_regions = "/reserved-memory/removed_regions@86200000";
		pil_camera_mem = "/reserved-memory/camera_region@8b700000";
		pil_wlan_fw_mem = "/reserved-memory/pil_wlan_fw_region@8bc00000";
		pil_npu_mem = "/reserved-memory/pil_npu_region@8bd80000";
		pil_adsp_mem = "/reserved-memory/pil_adsp_region@8be00000";
		pil_modem_mem = "/reserved-memory/modem_region@8e000000";
		pil_video_mem = "/reserved-memory/pil_video_region@97600000";
		pil_slpi_mem = "/reserved-memory/pil_slpi_region@97b00000";
		pil_ipa_fw_mem = "/reserved-memory/pil_ipa_fw_region@98f00000";
		pil_ipa_gsi_mem = "/reserved-memory/pil_ipa_gsi_region@98f10000";
		pil_gpu_mem = "/reserved-memory/pil_gpu_region@98f15000";
		pil_spss_mem = "/reserved-memory/pil_spss_region@99000000";
		pil_cdsp_mem = "/reserved-memory/cdsp_regions@99100000";
		qseecom_mem = "/reserved-memory/qseecom_region@0x9e400000";
		cdsp_sec_mem = "/reserved-memory/cdsp_sec_regions@0xa4c00000";
		cont_splash_memory = "/reserved-memory/cont_splash_region@9c000000";
		adsp_mem = "/reserved-memory/adsp_region";
		cdsp_mem = "/reserved-memory/cdsp_region";
		qseecom_ta_mem = "/reserved-memory/qseecom_ta_region";
		sp_mem = "/reserved-memory/sp_region";
		secure_display_memory = "/reserved-memory/secure_display_region";
		dump_mem = "/reserved-memory/mem_dump_region";
		vendor = "/vendor";
	};
};
