;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -17, <-20
	DJN -1, @-20
	SPL 0, <-2
	ADD #270, <8
	SUB @-727, 100
	SUB -207, <-120
	JMZ 0, #700
	SLT #0, @700
	JMN 20, <12
	ADD 279, 169
	SUB @-727, 100
	MOV -17, <-20
	JMZ 0, #700
	SLT #0, @700
	ADD 279, 169
	SUB -10, 91
	SLT @-9, @2
	SUB -10, 91
	SUB @-727, 100
	SUB -207, <-120
	JMN @-0, -70
	JMN @-0, -70
	SPL -9, <2
	SPL -9, <2
	SUB -207, <-120
	SUB -207, <-120
	MOV -1, <-20
	ADD -1, <-20
	MOV -1, <-20
	SUB @121, 106
	DJN -1, @-20
	DJN <121, 106
	DJN <121, 106
	SUB @-727, 100
	SUB @-727, 100
	SUB -207, <-120
	MOV -406, <-23
	SUB @121, 106
	SUB @-727, 100
	MOV -1, <-20
	SPL 0, <-2
	SUB @-11, <-0
	ADD #112, @1
	SUB @121, 106
	ADD #112, @1
	SPL 0, <-2
	SUB @121, 106
	ADD #112, @1
	ADD #112, @1
