(set-info :smt-lib-version 2.6)
(set-logic QF_NIA)
(set-info :source |
Generated by: Cristina Borralleras, Daniel Larraz, Albert Oliveras, Enric Rodriguez-Carbonell, Albert Rubio
Generated on: 2017-04-27
Generator: VeryMax
Application: Termination proving
Target solver: barcelogic
|)
(set-info :license "https://creativecommons.org/licenses/by/4.0/")
(set-info :category "industrial")
(set-info :status sat)
(declare-fun Nl12i1^01 () Int)
(declare-fun Nl12i2^01 () Int)
(declare-fun Nl12i2rev^01 () Int)
(declare-fun Nl12ibit^01 () Int)
(declare-fun Nl12ip1^01 () Int)
(declare-fun Nl12ip2^01 () Int)
(declare-fun Nl14i1^01 () Int)
(declare-fun Nl14i2^01 () Int)
(declare-fun Nl14i2rev^01 () Int)
(declare-fun Nl14ibit^01 () Int)
(declare-fun Nl14ip1^01 () Int)
(declare-fun Nl14ip2^01 () Int)
(declare-fun Nl12i1^02 () Int)
(declare-fun Nl12i2^02 () Int)
(declare-fun Nl12i2rev^02 () Int)
(declare-fun Nl12ibit^02 () Int)
(declare-fun Nl12ip1^02 () Int)
(declare-fun Nl12ip2^02 () Int)
(declare-fun Nl14i1^02 () Int)
(declare-fun Nl14i2^02 () Int)
(declare-fun Nl14i2rev^02 () Int)
(declare-fun Nl14ibit^02 () Int)
(declare-fun Nl14ip1^02 () Int)
(declare-fun Nl14ip2^02 () Int)
(declare-fun Nl12i1^03 () Int)
(declare-fun Nl12i2^03 () Int)
(declare-fun Nl12i2rev^03 () Int)
(declare-fun Nl12ibit^03 () Int)
(declare-fun Nl12ip1^03 () Int)
(declare-fun Nl12ip2^03 () Int)
(declare-fun Nl14i1^03 () Int)
(declare-fun Nl14i2^03 () Int)
(declare-fun Nl14i2rev^03 () Int)
(declare-fun Nl14ibit^03 () Int)
(declare-fun Nl14ip1^03 () Int)
(declare-fun Nl14ip2^03 () Int)
(declare-fun lam0n0 () Int)
(declare-fun lam0n1 () Int)
(declare-fun lam0n2 () Int)
(declare-fun lam0n3 () Int)
(declare-fun lam0n4 () Int)
(declare-fun lam0n5 () Int)
(declare-fun lam0n6 () Int)
(declare-fun UndefCntr0_CT () Int)
(declare-fun Nl12CT1 () Int)
(declare-fun Nl12CT2 () Int)
(declare-fun Nl12CT3 () Int)
(declare-fun UndefCntr0_i1^0 () Int)
(declare-fun UndefCntr0_i2^0 () Int)
(declare-fun UndefCntr0_i2rev^0 () Int)
(declare-fun UndefCntr0_ibit^0 () Int)
(declare-fun UndefCntr0_ip1^0 () Int)
(declare-fun UndefCntr0_ip2^0 () Int)
(declare-fun UndefCntr0_undef519 () Int)
(declare-fun lam1n0 () Int)
(declare-fun lam1n1 () Int)
(declare-fun lam1n2 () Int)
(declare-fun lam1n3 () Int)
(declare-fun lam1n4 () Int)
(declare-fun lam1n5 () Int)
(declare-fun lam1n6 () Int)
(declare-fun Nl14CT1 () Int)
(declare-fun lam2n0 () Int)
(declare-fun lam2n1 () Int)
(declare-fun lam2n2 () Int)
(declare-fun lam2n3 () Int)
(declare-fun lam2n4 () Int)
(declare-fun lam2n5 () Int)
(declare-fun lam2n6 () Int)
(declare-fun Nl14CT2 () Int)
(declare-fun lam3n0 () Int)
(declare-fun lam3n1 () Int)
(declare-fun lam3n2 () Int)
(declare-fun lam3n3 () Int)
(declare-fun lam3n4 () Int)
(declare-fun lam3n5 () Int)
(declare-fun lam3n6 () Int)
(declare-fun Nl14CT3 () Int)
(declare-fun lam4n0 () Int)
(declare-fun lam4n1 () Int)
(declare-fun lam4n2 () Int)
(declare-fun lam4n3 () Int)
(declare-fun lam4n4 () Int)
(declare-fun lam4n5 () Int)
(declare-fun lam4n6 () Int)
(declare-fun lam4n7 () Int)
(declare-fun UndefCntr1_CT () Int)
(declare-fun UndefCntr1_i1^0 () Int)
(declare-fun UndefCntr1_i2^0 () Int)
(declare-fun UndefCntr1_i2rev^0 () Int)
(declare-fun UndefCntr1_ibit^0 () Int)
(declare-fun UndefCntr1_ip1^0 () Int)
(declare-fun UndefCntr1_ip2^0 () Int)
(declare-fun UndefCntr1_undef519 () Int)
(declare-fun lam5n0 () Int)
(declare-fun lam5n1 () Int)
(declare-fun lam5n2 () Int)
(declare-fun lam5n3 () Int)
(declare-fun lam5n4 () Int)
(declare-fun lam5n5 () Int)
(declare-fun lam5n6 () Int)
(declare-fun lam5n7 () Int)
(declare-fun lam6n0 () Int)
(declare-fun lam6n1 () Int)
(declare-fun lam6n2 () Int)
(declare-fun lam6n3 () Int)
(declare-fun lam6n4 () Int)
(declare-fun lam6n5 () Int)
(declare-fun lam6n6 () Int)
(declare-fun lam6n7 () Int)
(declare-fun lam7n0 () Int)
(declare-fun lam7n1 () Int)
(declare-fun lam7n2 () Int)
(declare-fun lam7n3 () Int)
(declare-fun lam7n4 () Int)
(declare-fun lam7n5 () Int)
(declare-fun lam7n6 () Int)
(declare-fun lam7n7 () Int)
(declare-fun lam8n0 () Int)
(declare-fun lam8n1 () Int)
(declare-fun lam8n2 () Int)
(declare-fun lam8n3 () Int)
(declare-fun lam8n4 () Int)
(declare-fun lam9n0 () Int)
(declare-fun lam9n1 () Int)
(declare-fun lam9n2 () Int)
(declare-fun lam9n3 () Int)
(declare-fun lam9n4 () Int)
(declare-fun lam10n0 () Int)
(declare-fun lam10n1 () Int)
(declare-fun lam10n2 () Int)
(declare-fun lam10n3 () Int)
(declare-fun lam10n4 () Int)
(declare-fun lam11n0 () Int)
(declare-fun lam11n1 () Int)
(declare-fun lam11n2 () Int)
(declare-fun lam11n3 () Int)
(declare-fun lam11n4 () Int)
(declare-fun lam12n0 () Int)
(declare-fun lam12n1 () Int)
(declare-fun lam12n2 () Int)
(declare-fun lam12n3 () Int)
(declare-fun lam12n4 () Int)
(declare-fun lam12n5 () Int)
(declare-fun lam13n0 () Int)
(declare-fun lam13n1 () Int)
(declare-fun lam13n2 () Int)
(declare-fun lam13n3 () Int)
(declare-fun lam13n4 () Int)
(declare-fun lam13n5 () Int)
(declare-fun lam14n0 () Int)
(declare-fun lam14n1 () Int)
(declare-fun lam14n2 () Int)
(declare-fun lam14n3 () Int)
(declare-fun lam14n4 () Int)
(declare-fun lam14n5 () Int)
(declare-fun lam15n0 () Int)
(declare-fun lam15n1 () Int)
(declare-fun lam15n2 () Int)
(declare-fun lam15n3 () Int)
(declare-fun lam15n4 () Int)
(declare-fun lam15n5 () Int)
(declare-fun lam16n0 () Int)
(declare-fun lam16n1 () Int)
(declare-fun lam16n2 () Int)
(declare-fun lam16n3 () Int)
(declare-fun lam16n4 () Int)
(declare-fun lam16n5 () Int)
(declare-fun lam16n6 () Int)
(declare-fun UndefCntr4_CT () Int)
(declare-fun UndefCntr4_i1^0 () Int)
(declare-fun UndefCntr4_i2^0 () Int)
(declare-fun UndefCntr4_i2rev^0 () Int)
(declare-fun UndefCntr4_ibit^0 () Int)
(declare-fun UndefCntr4_ip1^0 () Int)
(declare-fun UndefCntr4_ip2^0 () Int)
(declare-fun UndefCntr4_undef411 () Int)
(declare-fun lam17n0 () Int)
(declare-fun lam17n1 () Int)
(declare-fun lam17n2 () Int)
(declare-fun lam17n3 () Int)
(declare-fun lam17n4 () Int)
(declare-fun lam17n5 () Int)
(declare-fun lam17n6 () Int)
(declare-fun lam18n0 () Int)
(declare-fun lam18n1 () Int)
(declare-fun lam18n2 () Int)
(declare-fun lam18n3 () Int)
(declare-fun lam18n4 () Int)
(declare-fun lam18n5 () Int)
(declare-fun lam18n6 () Int)
(declare-fun lam19n0 () Int)
(declare-fun lam19n1 () Int)
(declare-fun lam19n2 () Int)
(declare-fun lam19n3 () Int)
(declare-fun lam19n4 () Int)
(declare-fun lam19n5 () Int)
(declare-fun lam19n6 () Int)
(declare-fun lam20n0 () Int)
(declare-fun lam20n1 () Int)
(declare-fun lam21n0 () Int)
(declare-fun lam21n1 () Int)
(declare-fun lam22n0 () Int)
(declare-fun lam22n1 () Int)
(declare-fun idim^0 () Int)
(declare-fun ndim^0 () Int)
(declare-fun i1^0 () Int)
(declare-fun i2^0 () Int)
(declare-fun ibit^0 () Int)
(declare-fun undef956 () Int)
(declare-fun undef957 () Int)
(declare-fun FV_i1^0_5 () Int)
(declare-fun FV_i2^0_5 () Int)
(declare-fun FV_i2rev^0_5 () Int)
(declare-fun FV_ibit^0_5 () Int)
(declare-fun FV_ip1^0_5 () Int)
(declare-fun FV_ip2^0_5 () Int)
(declare-fun lam23n0 () Int)
(declare-fun lam23n1 () Int)
(declare-fun lam23n2 () Int)
(declare-fun lam23n3 () Int)
(declare-fun lam24n0 () Int)
(declare-fun lam24n1 () Int)
(declare-fun lam24n2 () Int)
(declare-fun lam24n3 () Int)
(declare-fun lam24n4 () Int)
(declare-fun lam24n5 () Int)
(declare-fun FV_i2^0_6 () Int)
(declare-fun FV_ip2^0_6 () Int)
(declare-fun FV_i2rev^0_6 () Int)
(declare-fun FV_i1^0_6 () Int)
(declare-fun FV_ip1^0_6 () Int)
(declare-fun FV_ibit^0_6 () Int)
(declare-fun FV_idim^0_6 () Int)
(declare-fun FV_ibit^0_7 () Int)
(declare-fun FV_ip1^0_7 () Int)
(declare-fun FV_i2rev^0_7 () Int)
(declare-fun FV_i1^0_7 () Int)
(declare-fun FV_i2^0_7 () Int)
(declare-fun FV_ip2^0_7 () Int)
(declare-fun FV_idim^0_7 () Int)
(assert ( and ( <= ( - 1 ) Nl12i1^01 ) ( <= Nl12i1^01 1 ) ( <= ( - 1 ) Nl12i2^01 ) ( <= Nl12i2^01 1 ) ( <= ( - 1 ) Nl12i2rev^01 ) ( <= Nl12i2rev^01 1 ) ( <= ( - 1 ) Nl12ibit^01 ) ( <= Nl12ibit^01 1 ) ( <= ( - 1 ) Nl12ip1^01 ) ( <= Nl12ip1^01 1 ) ( <= ( - 1 ) Nl12ip2^01 ) ( <= Nl12ip2^01 1 ) ( <= ( - 1 ) Nl14i1^01 ) ( <= Nl14i1^01 1 ) ( <= ( - 1 ) Nl14i2^01 ) ( <= Nl14i2^01 1 ) ( <= ( - 1 ) Nl14i2rev^01 ) ( <= Nl14i2rev^01 1 ) ( <= ( - 1 ) Nl14ibit^01 ) ( <= Nl14ibit^01 1 ) ( <= ( - 1 ) Nl14ip1^01 ) ( <= Nl14ip1^01 1 ) ( <= ( - 1 ) Nl14ip2^01 ) ( <= Nl14ip2^01 1 ) ( <= ( - 1 ) Nl12i1^02 ) ( <= Nl12i1^02 1 ) ( <= ( - 1 ) Nl12i2^02 ) ( <= Nl12i2^02 1 ) ( <= ( - 1 ) Nl12i2rev^02 ) ( <= Nl12i2rev^02 1 ) ( <= ( - 1 ) Nl12ibit^02 ) ( <= Nl12ibit^02 1 ) ( <= ( - 1 ) Nl12ip1^02 ) ( <= Nl12ip1^02 1 ) ( <= ( - 1 ) Nl12ip2^02 ) ( <= Nl12ip2^02 1 ) ( <= ( - 1 ) Nl14i1^02 ) ( <= Nl14i1^02 1 ) ( <= ( - 1 ) Nl14i2^02 ) ( <= Nl14i2^02 1 ) ( <= ( - 1 ) Nl14i2rev^02 ) ( <= Nl14i2rev^02 1 ) ( <= ( - 1 ) Nl14ibit^02 ) ( <= Nl14ibit^02 1 ) ( <= ( - 1 ) Nl14ip1^02 ) ( <= Nl14ip1^02 1 ) ( <= ( - 1 ) Nl14ip2^02 ) ( <= Nl14ip2^02 1 ) ( <= ( - 1 ) Nl12i1^03 ) ( <= Nl12i1^03 1 ) ( <= ( - 1 ) Nl12i2^03 ) ( <= Nl12i2^03 1 ) ( <= ( - 1 ) Nl12i2rev^03 ) ( <= Nl12i2rev^03 1 ) ( <= ( - 1 ) Nl12ibit^03 ) ( <= Nl12ibit^03 1 ) ( <= ( - 1 ) Nl12ip1^03 ) ( <= Nl12ip1^03 1 ) ( <= ( - 1 ) Nl12ip2^03 ) ( <= Nl12ip2^03 1 ) ( <= ( - 1 ) Nl14i1^03 ) ( <= Nl14i1^03 1 ) ( <= ( - 1 ) Nl14i2^03 ) ( <= Nl14i2^03 1 ) ( <= ( - 1 ) Nl14i2rev^03 ) ( <= Nl14i2rev^03 1 ) ( <= ( - 1 ) Nl14ibit^03 ) ( <= Nl14ibit^03 1 ) ( <= ( - 1 ) Nl14ip1^03 ) ( <= Nl14ip1^03 1 ) ( <= ( - 1 ) Nl14ip2^03 ) ( <= Nl14ip2^03 1 ) ))
(assert ( or ( and ( >= lam0n0 0 ) ( >= lam0n1 0 ) ( >= lam0n2 0 ) ( >= lam0n3 0 ) ( >= lam0n4 0 ) ( >= lam0n5 0 ) ( >= lam0n6 0 ) ( > ( + ( * 1 lam0n0 ) ( * UndefCntr0_CT lam0n3 ) ( * Nl12CT1 lam0n4 ) ( * Nl12CT2 lam0n5 ) ( * Nl12CT3 lam0n6 ) ( - 1 ) ) 0 ) ( = ( + ( * UndefCntr0_i1^0 lam0n3 ) ( * Nl12i1^01 lam0n4 ) ( * Nl12i1^02 lam0n5 ) ( * Nl12i1^03 lam0n6 ) ) 0 ) ( = ( + ( * 1 lam0n1 ) ( * ( - 1 ) lam0n2 ) ( * UndefCntr0_i2^0 lam0n3 ) ( * Nl12i2^01 lam0n4 ) ( * Nl12i2^02 lam0n5 ) ( * Nl12i2^03 lam0n6 ) ) 0 ) ( = ( + ( * 1 lam0n2 ) ( * UndefCntr0_i2rev^0 lam0n3 ) ( * Nl12i2rev^01 lam0n4 ) ( * Nl12i2rev^02 lam0n5 ) ( * Nl12i2rev^03 lam0n6 ) ) 0 ) ( = ( + ( * UndefCntr0_ibit^0 lam0n3 ) ( * Nl12ibit^01 lam0n4 ) ( * Nl12ibit^02 lam0n5 ) ( * Nl12ibit^03 lam0n6 ) ) 0 ) ( = ( * ( - 1 ) lam0n0 ) 0 ) ( = ( + ( * UndefCntr0_ip1^0 lam0n3 ) ( * Nl12ip1^01 lam0n4 ) ( * Nl12ip1^02 lam0n5 ) ( * Nl12ip1^03 lam0n6 ) ) 0 ) ( = ( + ( * ( - 1 ) lam0n1 ) ( * UndefCntr0_ip2^0 lam0n3 ) ( * Nl12ip2^01 lam0n4 ) ( * Nl12ip2^02 lam0n5 ) ( * Nl12ip2^03 lam0n6 ) ) 0 ) ( = ( * UndefCntr0_undef519 lam0n3 ) 0 ) ) ( and ( >= lam1n0 0 ) ( >= lam1n1 0 ) ( >= lam1n2 0 ) ( >= lam1n3 0 ) ( >= lam1n4 0 ) ( >= lam1n5 0 ) ( >= lam1n6 0 ) ( > ( + ( * 1 lam1n0 ) ( * UndefCntr0_CT lam1n3 ) ( * Nl12CT1 lam1n4 ) ( * Nl12CT2 lam1n5 ) ( * Nl12CT3 lam1n6 ) ( - 1 ( + Nl14CT1 ( * Nl14ibit^01 0 ) ) ) ) 0 ) ( = ( + ( * UndefCntr0_i1^0 lam1n3 ) ( * Nl12i1^01 lam1n4 ) ( * Nl12i1^02 lam1n5 ) ( * Nl12i1^03 lam1n6 ) ( - ( + 0 Nl14i1^01 ) ) ) 0 ) ( = ( + ( * 1 lam1n1 ) ( * ( - 1 ) lam1n2 ) ( * UndefCntr0_i2^0 lam1n3 ) ( * Nl12i2^01 lam1n4 ) ( * Nl12i2^02 lam1n5 ) ( * Nl12i2^03 lam1n6 ) ( - ( + 0 Nl14i2^01 ) ) ) 0 ) ( = ( + ( * 1 lam1n2 ) ( * UndefCntr0_i2rev^0 lam1n3 ) ( * Nl12i2rev^01 lam1n4 ) ( * Nl12i2rev^02 lam1n5 ) ( * Nl12i2rev^03 lam1n6 ) ( - ( + 0 Nl14i2rev^01 ) ) ) 0 ) ( = ( + ( * UndefCntr0_ibit^0 lam1n3 ) ( * Nl12ibit^01 lam1n4 ) ( * Nl12ibit^02 lam1n5 ) ( * Nl12ibit^03 lam1n6 ) ) 0 ) ( = ( * ( - 1 ) lam1n0 ) 0 ) ( = ( + ( * UndefCntr0_ip1^0 lam1n3 ) ( * Nl12ip1^01 lam1n4 ) ( * Nl12ip1^02 lam1n5 ) ( * Nl12ip1^03 lam1n6 ) ( - ( + 0 Nl14ip1^01 ) ) ) 0 ) ( = ( + ( * ( - 1 ) lam1n1 ) ( * UndefCntr0_ip2^0 lam1n3 ) ( * Nl12ip2^01 lam1n4 ) ( * Nl12ip2^02 lam1n5 ) ( * Nl12ip2^03 lam1n6 ) ( - ( + 0 Nl14ip2^01 ) ) ) 0 ) ( = ( + ( * UndefCntr0_undef519 lam1n3 ) ( - ( + 0 ( * Nl14ibit^01 1 ) ) ) ) 0 ) ) ))
(assert ( or ( and ( >= lam0n0 0 ) ( >= lam0n1 0 ) ( >= lam0n2 0 ) ( >= lam0n3 0 ) ( >= lam0n4 0 ) ( >= lam0n5 0 ) ( >= lam0n6 0 ) ( > ( + ( * 1 lam0n0 ) ( * UndefCntr0_CT lam0n3 ) ( * Nl12CT1 lam0n4 ) ( * Nl12CT2 lam0n5 ) ( * Nl12CT3 lam0n6 ) ( - 1 ) ) 0 ) ( = ( + ( * UndefCntr0_i1^0 lam0n3 ) ( * Nl12i1^01 lam0n4 ) ( * Nl12i1^02 lam0n5 ) ( * Nl12i1^03 lam0n6 ) ) 0 ) ( = ( + ( * 1 lam0n1 ) ( * ( - 1 ) lam0n2 ) ( * UndefCntr0_i2^0 lam0n3 ) ( * Nl12i2^01 lam0n4 ) ( * Nl12i2^02 lam0n5 ) ( * Nl12i2^03 lam0n6 ) ) 0 ) ( = ( + ( * 1 lam0n2 ) ( * UndefCntr0_i2rev^0 lam0n3 ) ( * Nl12i2rev^01 lam0n4 ) ( * Nl12i2rev^02 lam0n5 ) ( * Nl12i2rev^03 lam0n6 ) ) 0 ) ( = ( + ( * UndefCntr0_ibit^0 lam0n3 ) ( * Nl12ibit^01 lam0n4 ) ( * Nl12ibit^02 lam0n5 ) ( * Nl12ibit^03 lam0n6 ) ) 0 ) ( = ( * ( - 1 ) lam0n0 ) 0 ) ( = ( + ( * UndefCntr0_ip1^0 lam0n3 ) ( * Nl12ip1^01 lam0n4 ) ( * Nl12ip1^02 lam0n5 ) ( * Nl12ip1^03 lam0n6 ) ) 0 ) ( = ( + ( * ( - 1 ) lam0n1 ) ( * UndefCntr0_ip2^0 lam0n3 ) ( * Nl12ip2^01 lam0n4 ) ( * Nl12ip2^02 lam0n5 ) ( * Nl12ip2^03 lam0n6 ) ) 0 ) ( = ( * UndefCntr0_undef519 lam0n3 ) 0 ) ) ( and ( >= lam2n0 0 ) ( >= lam2n1 0 ) ( >= lam2n2 0 ) ( >= lam2n3 0 ) ( >= lam2n4 0 ) ( >= lam2n5 0 ) ( >= lam2n6 0 ) ( > ( + ( * 1 lam2n0 ) ( * UndefCntr0_CT lam2n3 ) ( * Nl12CT1 lam2n4 ) ( * Nl12CT2 lam2n5 ) ( * Nl12CT3 lam2n6 ) ( - 1 ( + Nl14CT2 ( * Nl14ibit^02 0 ) ) ) ) 0 ) ( = ( + ( * UndefCntr0_i1^0 lam2n3 ) ( * Nl12i1^01 lam2n4 ) ( * Nl12i1^02 lam2n5 ) ( * Nl12i1^03 lam2n6 ) ( - ( + 0 Nl14i1^02 ) ) ) 0 ) ( = ( + ( * 1 lam2n1 ) ( * ( - 1 ) lam2n2 ) ( * UndefCntr0_i2^0 lam2n3 ) ( * Nl12i2^01 lam2n4 ) ( * Nl12i2^02 lam2n5 ) ( * Nl12i2^03 lam2n6 ) ( - ( + 0 Nl14i2^02 ) ) ) 0 ) ( = ( + ( * 1 lam2n2 ) ( * UndefCntr0_i2rev^0 lam2n3 ) ( * Nl12i2rev^01 lam2n4 ) ( * Nl12i2rev^02 lam2n5 ) ( * Nl12i2rev^03 lam2n6 ) ( - ( + 0 Nl14i2rev^02 ) ) ) 0 ) ( = ( + ( * UndefCntr0_ibit^0 lam2n3 ) ( * Nl12ibit^01 lam2n4 ) ( * Nl12ibit^02 lam2n5 ) ( * Nl12ibit^03 lam2n6 ) ) 0 ) ( = ( * ( - 1 ) lam2n0 ) 0 ) ( = ( + ( * UndefCntr0_ip1^0 lam2n3 ) ( * Nl12ip1^01 lam2n4 ) ( * Nl12ip1^02 lam2n5 ) ( * Nl12ip1^03 lam2n6 ) ( - ( + 0 Nl14ip1^02 ) ) ) 0 ) ( = ( + ( * ( - 1 ) lam2n1 ) ( * UndefCntr0_ip2^0 lam2n3 ) ( * Nl12ip2^01 lam2n4 ) ( * Nl12ip2^02 lam2n5 ) ( * Nl12ip2^03 lam2n6 ) ( - ( + 0 Nl14ip2^02 ) ) ) 0 ) ( = ( + ( * UndefCntr0_undef519 lam2n3 ) ( - ( + 0 ( * Nl14ibit^02 1 ) ) ) ) 0 ) ) ))
(assert ( or ( and ( >= lam0n0 0 ) ( >= lam0n1 0 ) ( >= lam0n2 0 ) ( >= lam0n3 0 ) ( >= lam0n4 0 ) ( >= lam0n5 0 ) ( >= lam0n6 0 ) ( > ( + ( * 1 lam0n0 ) ( * UndefCntr0_CT lam0n3 ) ( * Nl12CT1 lam0n4 ) ( * Nl12CT2 lam0n5 ) ( * Nl12CT3 lam0n6 ) ( - 1 ) ) 0 ) ( = ( + ( * UndefCntr0_i1^0 lam0n3 ) ( * Nl12i1^01 lam0n4 ) ( * Nl12i1^02 lam0n5 ) ( * Nl12i1^03 lam0n6 ) ) 0 ) ( = ( + ( * 1 lam0n1 ) ( * ( - 1 ) lam0n2 ) ( * UndefCntr0_i2^0 lam0n3 ) ( * Nl12i2^01 lam0n4 ) ( * Nl12i2^02 lam0n5 ) ( * Nl12i2^03 lam0n6 ) ) 0 ) ( = ( + ( * 1 lam0n2 ) ( * UndefCntr0_i2rev^0 lam0n3 ) ( * Nl12i2rev^01 lam0n4 ) ( * Nl12i2rev^02 lam0n5 ) ( * Nl12i2rev^03 lam0n6 ) ) 0 ) ( = ( + ( * UndefCntr0_ibit^0 lam0n3 ) ( * Nl12ibit^01 lam0n4 ) ( * Nl12ibit^02 lam0n5 ) ( * Nl12ibit^03 lam0n6 ) ) 0 ) ( = ( * ( - 1 ) lam0n0 ) 0 ) ( = ( + ( * UndefCntr0_ip1^0 lam0n3 ) ( * Nl12ip1^01 lam0n4 ) ( * Nl12ip1^02 lam0n5 ) ( * Nl12ip1^03 lam0n6 ) ) 0 ) ( = ( + ( * ( - 1 ) lam0n1 ) ( * UndefCntr0_ip2^0 lam0n3 ) ( * Nl12ip2^01 lam0n4 ) ( * Nl12ip2^02 lam0n5 ) ( * Nl12ip2^03 lam0n6 ) ) 0 ) ( = ( * UndefCntr0_undef519 lam0n3 ) 0 ) ) ( and ( >= lam3n0 0 ) ( >= lam3n1 0 ) ( >= lam3n2 0 ) ( >= lam3n3 0 ) ( >= lam3n4 0 ) ( >= lam3n5 0 ) ( >= lam3n6 0 ) ( > ( + ( * 1 lam3n0 ) ( * UndefCntr0_CT lam3n3 ) ( * Nl12CT1 lam3n4 ) ( * Nl12CT2 lam3n5 ) ( * Nl12CT3 lam3n6 ) ( - 1 ( + Nl14CT3 ( * Nl14ibit^03 0 ) ) ) ) 0 ) ( = ( + ( * UndefCntr0_i1^0 lam3n3 ) ( * Nl12i1^01 lam3n4 ) ( * Nl12i1^02 lam3n5 ) ( * Nl12i1^03 lam3n6 ) ( - ( + 0 Nl14i1^03 ) ) ) 0 ) ( = ( + ( * 1 lam3n1 ) ( * ( - 1 ) lam3n2 ) ( * UndefCntr0_i2^0 lam3n3 ) ( * Nl12i2^01 lam3n4 ) ( * Nl12i2^02 lam3n5 ) ( * Nl12i2^03 lam3n6 ) ( - ( + 0 Nl14i2^03 ) ) ) 0 ) ( = ( + ( * 1 lam3n2 ) ( * UndefCntr0_i2rev^0 lam3n3 ) ( * Nl12i2rev^01 lam3n4 ) ( * Nl12i2rev^02 lam3n5 ) ( * Nl12i2rev^03 lam3n6 ) ( - ( + 0 Nl14i2rev^03 ) ) ) 0 ) ( = ( + ( * UndefCntr0_ibit^0 lam3n3 ) ( * Nl12ibit^01 lam3n4 ) ( * Nl12ibit^02 lam3n5 ) ( * Nl12ibit^03 lam3n6 ) ) 0 ) ( = ( * ( - 1 ) lam3n0 ) 0 ) ( = ( + ( * UndefCntr0_ip1^0 lam3n3 ) ( * Nl12ip1^01 lam3n4 ) ( * Nl12ip1^02 lam3n5 ) ( * Nl12ip1^03 lam3n6 ) ( - ( + 0 Nl14ip1^03 ) ) ) 0 ) ( = ( + ( * ( - 1 ) lam3n1 ) ( * UndefCntr0_ip2^0 lam3n3 ) ( * Nl12ip2^01 lam3n4 ) ( * Nl12ip2^02 lam3n5 ) ( * Nl12ip2^03 lam3n6 ) ( - ( + 0 Nl14ip2^03 ) ) ) 0 ) ( = ( + ( * UndefCntr0_undef519 lam3n3 ) ( - ( + 0 ( * Nl14ibit^03 1 ) ) ) ) 0 ) ) ))
(assert ( or ( and ( >= lam4n0 0 ) ( >= lam4n1 0 ) ( >= lam4n2 0 ) ( >= lam4n3 0 ) ( >= lam4n4 0 ) ( >= lam4n5 0 ) ( >= lam4n6 0 ) ( >= lam4n7 0 ) ( > ( + ( * 1 lam4n0 ) ( * 1 lam4n1 ) ( * ( - 1 ) lam4n3 ) ( * UndefCntr1_CT lam4n4 ) ( * Nl12CT1 lam4n5 ) ( * Nl12CT2 lam4n6 ) ( * Nl12CT3 lam4n7 ) ( - 1 ) ) 0 ) ( = ( + ( * ( - 1 ) lam4n3 ) ( * UndefCntr1_i1^0 lam4n4 ) ( * Nl12i1^01 lam4n5 ) ( * Nl12i1^02 lam4n6 ) ( * Nl12i1^03 lam4n7 ) ) 0 ) ( = ( + ( * 1 lam4n0 ) ( * 1 lam4n2 ) ( * 1 lam4n3 ) ( * UndefCntr1_i2^0 lam4n4 ) ( * Nl12i2^01 lam4n5 ) ( * Nl12i2^02 lam4n6 ) ( * Nl12i2^03 lam4n7 ) ) 0 ) ( = ( + ( * ( - 1 ) lam4n0 ) ( * UndefCntr1_i2rev^0 lam4n4 ) ( * Nl12i2rev^01 lam4n5 ) ( * Nl12i2rev^02 lam4n6 ) ( * Nl12i2rev^03 lam4n7 ) ) 0 ) ( = ( + ( * UndefCntr1_ibit^0 lam4n4 ) ( * Nl12ibit^01 lam4n5 ) ( * Nl12ibit^02 lam4n6 ) ( * Nl12ibit^03 lam4n7 ) ) 0 ) ( = ( * ( - 1 ) lam4n1 ) 0 ) ( = ( + ( * 1 lam4n3 ) ( * UndefCntr1_ip1^0 lam4n4 ) ( * Nl12ip1^01 lam4n5 ) ( * Nl12ip1^02 lam4n6 ) ( * Nl12ip1^03 lam4n7 ) ) 0 ) ( = ( + ( * ( - 1 ) lam4n2 ) ( * UndefCntr1_ip2^0 lam4n4 ) ( * Nl12ip2^01 lam4n5 ) ( * Nl12ip2^02 lam4n6 ) ( * Nl12ip2^03 lam4n7 ) ) 0 ) ( = ( * UndefCntr1_undef519 lam4n4 ) 0 ) ) ( and ( >= lam5n0 0 ) ( >= lam5n1 0 ) ( >= lam5n2 0 ) ( >= lam5n3 0 ) ( >= lam5n4 0 ) ( >= lam5n5 0 ) ( >= lam5n6 0 ) ( >= lam5n7 0 ) ( > ( + ( * 1 lam5n0 ) ( * 1 lam5n1 ) ( * ( - 1 ) lam5n3 ) ( * UndefCntr1_CT lam5n4 ) ( * Nl12CT1 lam5n5 ) ( * Nl12CT2 lam5n6 ) ( * Nl12CT3 lam5n7 ) ( - 1 ( + Nl14CT1 ( * Nl14ibit^01 0 ) ) ) ) 0 ) ( = ( + ( * ( - 1 ) lam5n3 ) ( * UndefCntr1_i1^0 lam5n4 ) ( * Nl12i1^01 lam5n5 ) ( * Nl12i1^02 lam5n6 ) ( * Nl12i1^03 lam5n7 ) ( - ( + 0 Nl14i1^01 ) ) ) 0 ) ( = ( + ( * 1 lam5n0 ) ( * 1 lam5n2 ) ( * 1 lam5n3 ) ( * UndefCntr1_i2^0 lam5n4 ) ( * Nl12i2^01 lam5n5 ) ( * Nl12i2^02 lam5n6 ) ( * Nl12i2^03 lam5n7 ) ( - ( + 0 Nl14i2^01 ) ) ) 0 ) ( = ( + ( * ( - 1 ) lam5n0 ) ( * UndefCntr1_i2rev^0 lam5n4 ) ( * Nl12i2rev^01 lam5n5 ) ( * Nl12i2rev^02 lam5n6 ) ( * Nl12i2rev^03 lam5n7 ) ( - ( + 0 Nl14i2rev^01 ) ) ) 0 ) ( = ( + ( * UndefCntr1_ibit^0 lam5n4 ) ( * Nl12ibit^01 lam5n5 ) ( * Nl12ibit^02 lam5n6 ) ( * Nl12ibit^03 lam5n7 ) ) 0 ) ( = ( * ( - 1 ) lam5n1 ) 0 ) ( = ( + ( * 1 lam5n3 ) ( * UndefCntr1_ip1^0 lam5n4 ) ( * Nl12ip1^01 lam5n5 ) ( * Nl12ip1^02 lam5n6 ) ( * Nl12ip1^03 lam5n7 ) ( - ( + 0 Nl14ip1^01 ) ) ) 0 ) ( = ( + ( * ( - 1 ) lam5n2 ) ( * UndefCntr1_ip2^0 lam5n4 ) ( * Nl12ip2^01 lam5n5 ) ( * Nl12ip2^02 lam5n6 ) ( * Nl12ip2^03 lam5n7 ) ( - ( + 0 Nl14ip2^01 ) ) ) 0 ) ( = ( + ( * UndefCntr1_undef519 lam5n4 ) ( - ( + 0 ( * Nl14ibit^01 1 ) ) ) ) 0 ) ) ))
(assert ( or ( and ( >= lam4n0 0 ) ( >= lam4n1 0 ) ( >= lam4n2 0 ) ( >= lam4n3 0 ) ( >= lam4n4 0 ) ( >= lam4n5 0 ) ( >= lam4n6 0 ) ( >= lam4n7 0 ) ( > ( + ( * 1 lam4n0 ) ( * 1 lam4n1 ) ( * ( - 1 ) lam4n3 ) ( * UndefCntr1_CT lam4n4 ) ( * Nl12CT1 lam4n5 ) ( * Nl12CT2 lam4n6 ) ( * Nl12CT3 lam4n7 ) ( - 1 ) ) 0 ) ( = ( + ( * ( - 1 ) lam4n3 ) ( * UndefCntr1_i1^0 lam4n4 ) ( * Nl12i1^01 lam4n5 ) ( * Nl12i1^02 lam4n6 ) ( * Nl12i1^03 lam4n7 ) ) 0 ) ( = ( + ( * 1 lam4n0 ) ( * 1 lam4n2 ) ( * 1 lam4n3 ) ( * UndefCntr1_i2^0 lam4n4 ) ( * Nl12i2^01 lam4n5 ) ( * Nl12i2^02 lam4n6 ) ( * Nl12i2^03 lam4n7 ) ) 0 ) ( = ( + ( * ( - 1 ) lam4n0 ) ( * UndefCntr1_i2rev^0 lam4n4 ) ( * Nl12i2rev^01 lam4n5 ) ( * Nl12i2rev^02 lam4n6 ) ( * Nl12i2rev^03 lam4n7 ) ) 0 ) ( = ( + ( * UndefCntr1_ibit^0 lam4n4 ) ( * Nl12ibit^01 lam4n5 ) ( * Nl12ibit^02 lam4n6 ) ( * Nl12ibit^03 lam4n7 ) ) 0 ) ( = ( * ( - 1 ) lam4n1 ) 0 ) ( = ( + ( * 1 lam4n3 ) ( * UndefCntr1_ip1^0 lam4n4 ) ( * Nl12ip1^01 lam4n5 ) ( * Nl12ip1^02 lam4n6 ) ( * Nl12ip1^03 lam4n7 ) ) 0 ) ( = ( + ( * ( - 1 ) lam4n2 ) ( * UndefCntr1_ip2^0 lam4n4 ) ( * Nl12ip2^01 lam4n5 ) ( * Nl12ip2^02 lam4n6 ) ( * Nl12ip2^03 lam4n7 ) ) 0 ) ( = ( * UndefCntr1_undef519 lam4n4 ) 0 ) ) ( and ( >= lam6n0 0 ) ( >= lam6n1 0 ) ( >= lam6n2 0 ) ( >= lam6n3 0 ) ( >= lam6n4 0 ) ( >= lam6n5 0 ) ( >= lam6n6 0 ) ( >= lam6n7 0 ) ( > ( + ( * 1 lam6n0 ) ( * 1 lam6n1 ) ( * ( - 1 ) lam6n3 ) ( * UndefCntr1_CT lam6n4 ) ( * Nl12CT1 lam6n5 ) ( * Nl12CT2 lam6n6 ) ( * Nl12CT3 lam6n7 ) ( - 1 ( + Nl14CT2 ( * Nl14ibit^02 0 ) ) ) ) 0 ) ( = ( + ( * ( - 1 ) lam6n3 ) ( * UndefCntr1_i1^0 lam6n4 ) ( * Nl12i1^01 lam6n5 ) ( * Nl12i1^02 lam6n6 ) ( * Nl12i1^03 lam6n7 ) ( - ( + 0 Nl14i1^02 ) ) ) 0 ) ( = ( + ( * 1 lam6n0 ) ( * 1 lam6n2 ) ( * 1 lam6n3 ) ( * UndefCntr1_i2^0 lam6n4 ) ( * Nl12i2^01 lam6n5 ) ( * Nl12i2^02 lam6n6 ) ( * Nl12i2^03 lam6n7 ) ( - ( + 0 Nl14i2^02 ) ) ) 0 ) ( = ( + ( * ( - 1 ) lam6n0 ) ( * UndefCntr1_i2rev^0 lam6n4 ) ( * Nl12i2rev^01 lam6n5 ) ( * Nl12i2rev^02 lam6n6 ) ( * Nl12i2rev^03 lam6n7 ) ( - ( + 0 Nl14i2rev^02 ) ) ) 0 ) ( = ( + ( * UndefCntr1_ibit^0 lam6n4 ) ( * Nl12ibit^01 lam6n5 ) ( * Nl12ibit^02 lam6n6 ) ( * Nl12ibit^03 lam6n7 ) ) 0 ) ( = ( * ( - 1 ) lam6n1 ) 0 ) ( = ( + ( * 1 lam6n3 ) ( * UndefCntr1_ip1^0 lam6n4 ) ( * Nl12ip1^01 lam6n5 ) ( * Nl12ip1^02 lam6n6 ) ( * Nl12ip1^03 lam6n7 ) ( - ( + 0 Nl14ip1^02 ) ) ) 0 ) ( = ( + ( * ( - 1 ) lam6n2 ) ( * UndefCntr1_ip2^0 lam6n4 ) ( * Nl12ip2^01 lam6n5 ) ( * Nl12ip2^02 lam6n6 ) ( * Nl12ip2^03 lam6n7 ) ( - ( + 0 Nl14ip2^02 ) ) ) 0 ) ( = ( + ( * UndefCntr1_undef519 lam6n4 ) ( - ( + 0 ( * Nl14ibit^02 1 ) ) ) ) 0 ) ) ))
(assert ( or ( and ( >= lam4n0 0 ) ( >= lam4n1 0 ) ( >= lam4n2 0 ) ( >= lam4n3 0 ) ( >= lam4n4 0 ) ( >= lam4n5 0 ) ( >= lam4n6 0 ) ( >= lam4n7 0 ) ( > ( + ( * 1 lam4n0 ) ( * 1 lam4n1 ) ( * ( - 1 ) lam4n3 ) ( * UndefCntr1_CT lam4n4 ) ( * Nl12CT1 lam4n5 ) ( * Nl12CT2 lam4n6 ) ( * Nl12CT3 lam4n7 ) ( - 1 ) ) 0 ) ( = ( + ( * ( - 1 ) lam4n3 ) ( * UndefCntr1_i1^0 lam4n4 ) ( * Nl12i1^01 lam4n5 ) ( * Nl12i1^02 lam4n6 ) ( * Nl12i1^03 lam4n7 ) ) 0 ) ( = ( + ( * 1 lam4n0 ) ( * 1 lam4n2 ) ( * 1 lam4n3 ) ( * UndefCntr1_i2^0 lam4n4 ) ( * Nl12i2^01 lam4n5 ) ( * Nl12i2^02 lam4n6 ) ( * Nl12i2^03 lam4n7 ) ) 0 ) ( = ( + ( * ( - 1 ) lam4n0 ) ( * UndefCntr1_i2rev^0 lam4n4 ) ( * Nl12i2rev^01 lam4n5 ) ( * Nl12i2rev^02 lam4n6 ) ( * Nl12i2rev^03 lam4n7 ) ) 0 ) ( = ( + ( * UndefCntr1_ibit^0 lam4n4 ) ( * Nl12ibit^01 lam4n5 ) ( * Nl12ibit^02 lam4n6 ) ( * Nl12ibit^03 lam4n7 ) ) 0 ) ( = ( * ( - 1 ) lam4n1 ) 0 ) ( = ( + ( * 1 lam4n3 ) ( * UndefCntr1_ip1^0 lam4n4 ) ( * Nl12ip1^01 lam4n5 ) ( * Nl12ip1^02 lam4n6 ) ( * Nl12ip1^03 lam4n7 ) ) 0 ) ( = ( + ( * ( - 1 ) lam4n2 ) ( * UndefCntr1_ip2^0 lam4n4 ) ( * Nl12ip2^01 lam4n5 ) ( * Nl12ip2^02 lam4n6 ) ( * Nl12ip2^03 lam4n7 ) ) 0 ) ( = ( * UndefCntr1_undef519 lam4n4 ) 0 ) ) ( and ( >= lam7n0 0 ) ( >= lam7n1 0 ) ( >= lam7n2 0 ) ( >= lam7n3 0 ) ( >= lam7n4 0 ) ( >= lam7n5 0 ) ( >= lam7n6 0 ) ( >= lam7n7 0 ) ( > ( + ( * 1 lam7n0 ) ( * 1 lam7n1 ) ( * ( - 1 ) lam7n3 ) ( * UndefCntr1_CT lam7n4 ) ( * Nl12CT1 lam7n5 ) ( * Nl12CT2 lam7n6 ) ( * Nl12CT3 lam7n7 ) ( - 1 ( + Nl14CT3 ( * Nl14ibit^03 0 ) ) ) ) 0 ) ( = ( + ( * ( - 1 ) lam7n3 ) ( * UndefCntr1_i1^0 lam7n4 ) ( * Nl12i1^01 lam7n5 ) ( * Nl12i1^02 lam7n6 ) ( * Nl12i1^03 lam7n7 ) ( - ( + 0 Nl14i1^03 ) ) ) 0 ) ( = ( + ( * 1 lam7n0 ) ( * 1 lam7n2 ) ( * 1 lam7n3 ) ( * UndefCntr1_i2^0 lam7n4 ) ( * Nl12i2^01 lam7n5 ) ( * Nl12i2^02 lam7n6 ) ( * Nl12i2^03 lam7n7 ) ( - ( + 0 Nl14i2^03 ) ) ) 0 ) ( = ( + ( * ( - 1 ) lam7n0 ) ( * UndefCntr1_i2rev^0 lam7n4 ) ( * Nl12i2rev^01 lam7n5 ) ( * Nl12i2rev^02 lam7n6 ) ( * Nl12i2rev^03 lam7n7 ) ( - ( + 0 Nl14i2rev^03 ) ) ) 0 ) ( = ( + ( * UndefCntr1_ibit^0 lam7n4 ) ( * Nl12ibit^01 lam7n5 ) ( * Nl12ibit^02 lam7n6 ) ( * Nl12ibit^03 lam7n7 ) ) 0 ) ( = ( * ( - 1 ) lam7n1 ) 0 ) ( = ( + ( * 1 lam7n3 ) ( * UndefCntr1_ip1^0 lam7n4 ) ( * Nl12ip1^01 lam7n5 ) ( * Nl12ip1^02 lam7n6 ) ( * Nl12ip1^03 lam7n7 ) ( - ( + 0 Nl14ip1^03 ) ) ) 0 ) ( = ( + ( * ( - 1 ) lam7n2 ) ( * UndefCntr1_ip2^0 lam7n4 ) ( * Nl12ip2^01 lam7n5 ) ( * Nl12ip2^02 lam7n6 ) ( * Nl12ip2^03 lam7n7 ) ( - ( + 0 Nl14ip2^03 ) ) ) 0 ) ( = ( + ( * UndefCntr1_undef519 lam7n4 ) ( - ( + 0 ( * Nl14ibit^03 1 ) ) ) ) 0 ) ) ))
(assert ( or ( and ( >= lam8n0 0 ) ( >= lam8n1 0 ) ( >= lam8n2 0 ) ( >= lam8n3 0 ) ( >= lam8n4 0 ) ( > ( + ( * 1 lam8n0 ) ( * 1 lam8n1 ) ( * Nl14CT1 lam8n2 ) ( * Nl14CT2 lam8n3 ) ( * Nl14CT3 lam8n4 ) ( - 1 ) ) 0 ) ( = ( + ( * Nl14i1^01 lam8n2 ) ( * Nl14i1^02 lam8n3 ) ( * Nl14i1^03 lam8n4 ) ) 0 ) ( = ( + ( * Nl14i2^01 lam8n2 ) ( * Nl14i2^02 lam8n3 ) ( * Nl14i2^03 lam8n4 ) ) 0 ) ( = ( + ( * Nl14i2rev^01 lam8n2 ) ( * Nl14i2rev^02 lam8n3 ) ( * Nl14i2rev^03 lam8n4 ) ) 0 ) ( = ( + ( * 1 lam8n0 ) ( * Nl14ibit^01 lam8n2 ) ( * Nl14ibit^02 lam8n3 ) ( * Nl14ibit^03 lam8n4 ) ) 0 ) ( = ( * ( - 1 ) lam8n1 ) 0 ) ( = ( + ( * ( - 1 ) lam8n0 ) ( * Nl14ip1^01 lam8n2 ) ( * Nl14ip1^02 lam8n3 ) ( * Nl14ip1^03 lam8n4 ) ) 0 ) ( = ( + ( * Nl14ip2^01 lam8n2 ) ( * Nl14ip2^02 lam8n3 ) ( * Nl14ip2^03 lam8n4 ) ) 0 ) ) ( and ( >= lam9n0 0 ) ( >= lam9n1 0 ) ( >= lam9n2 0 ) ( >= lam9n3 0 ) ( >= lam9n4 0 ) ( > ( + ( * 1 lam9n0 ) ( * 1 lam9n1 ) ( * Nl14CT1 lam9n2 ) ( * Nl14CT2 lam9n3 ) ( * Nl14CT3 lam9n4 ) ( - 1 ( + ( + Nl12CT1 ( * Nl12i2^01 0 ) ) ( * Nl12i2rev^01 0 ) ) ) ) 0 ) ( = ( + ( * Nl14i1^01 lam9n2 ) ( * Nl14i1^02 lam9n3 ) ( * Nl14i1^03 lam9n4 ) ( - ( + 0 Nl12i1^01 ) ) ) 0 ) ( = ( + ( * Nl14i2^01 lam9n2 ) ( * Nl14i2^02 lam9n3 ) ( * Nl14i2^03 lam9n4 ) ( - ( + 0 ( * Nl12i2^01 1 ) ) ) ) 0 ) ( = ( + ( * Nl14i2rev^01 lam9n2 ) ( * Nl14i2rev^02 lam9n3 ) ( * Nl14i2rev^03 lam9n4 ) ( - ( + 0 ( * Nl12i2rev^01 1 ) ) ) ) 0 ) ( = ( + ( * 1 lam9n0 ) ( * Nl14ibit^01 lam9n2 ) ( * Nl14ibit^02 lam9n3 ) ( * Nl14ibit^03 lam9n4 ) ( - ( + ( + 0 ( * Nl12i2rev^01 1 ) ) Nl12ibit^01 ) ) ) 0 ) ( = ( * ( - 1 ) lam9n1 ) 0 ) ( = ( + ( * ( - 1 ) lam9n0 ) ( * Nl14ip1^01 lam9n2 ) ( * Nl14ip1^02 lam9n3 ) ( * Nl14ip1^03 lam9n4 ) ( - ( + ( + 0 ( * Nl12i2^01 1 ) ) Nl12ip1^01 ) ) ) 0 ) ( = ( + ( * Nl14ip2^01 lam9n2 ) ( * Nl14ip2^02 lam9n3 ) ( * Nl14ip2^03 lam9n4 ) ( - ( + 0 Nl12ip2^01 ) ) ) 0 ) ) ))
(assert ( or ( and ( >= lam8n0 0 ) ( >= lam8n1 0 ) ( >= lam8n2 0 ) ( >= lam8n3 0 ) ( >= lam8n4 0 ) ( > ( + ( * 1 lam8n0 ) ( * 1 lam8n1 ) ( * Nl14CT1 lam8n2 ) ( * Nl14CT2 lam8n3 ) ( * Nl14CT3 lam8n4 ) ( - 1 ) ) 0 ) ( = ( + ( * Nl14i1^01 lam8n2 ) ( * Nl14i1^02 lam8n3 ) ( * Nl14i1^03 lam8n4 ) ) 0 ) ( = ( + ( * Nl14i2^01 lam8n2 ) ( * Nl14i2^02 lam8n3 ) ( * Nl14i2^03 lam8n4 ) ) 0 ) ( = ( + ( * Nl14i2rev^01 lam8n2 ) ( * Nl14i2rev^02 lam8n3 ) ( * Nl14i2rev^03 lam8n4 ) ) 0 ) ( = ( + ( * 1 lam8n0 ) ( * Nl14ibit^01 lam8n2 ) ( * Nl14ibit^02 lam8n3 ) ( * Nl14ibit^03 lam8n4 ) ) 0 ) ( = ( * ( - 1 ) lam8n1 ) 0 ) ( = ( + ( * ( - 1 ) lam8n0 ) ( * Nl14ip1^01 lam8n2 ) ( * Nl14ip1^02 lam8n3 ) ( * Nl14ip1^03 lam8n4 ) ) 0 ) ( = ( + ( * Nl14ip2^01 lam8n2 ) ( * Nl14ip2^02 lam8n3 ) ( * Nl14ip2^03 lam8n4 ) ) 0 ) ) ( and ( >= lam10n0 0 ) ( >= lam10n1 0 ) ( >= lam10n2 0 ) ( >= lam10n3 0 ) ( >= lam10n4 0 ) ( > ( + ( * 1 lam10n0 ) ( * 1 lam10n1 ) ( * Nl14CT1 lam10n2 ) ( * Nl14CT2 lam10n3 ) ( * Nl14CT3 lam10n4 ) ( - 1 ( + ( + Nl12CT2 ( * Nl12i2^02 0 ) ) ( * Nl12i2rev^02 0 ) ) ) ) 0 ) ( = ( + ( * Nl14i1^01 lam10n2 ) ( * Nl14i1^02 lam10n3 ) ( * Nl14i1^03 lam10n4 ) ( - ( + 0 Nl12i1^02 ) ) ) 0 ) ( = ( + ( * Nl14i2^01 lam10n2 ) ( * Nl14i2^02 lam10n3 ) ( * Nl14i2^03 lam10n4 ) ( - ( + 0 ( * Nl12i2^02 1 ) ) ) ) 0 ) ( = ( + ( * Nl14i2rev^01 lam10n2 ) ( * Nl14i2rev^02 lam10n3 ) ( * Nl14i2rev^03 lam10n4 ) ( - ( + 0 ( * Nl12i2rev^02 1 ) ) ) ) 0 ) ( = ( + ( * 1 lam10n0 ) ( * Nl14ibit^01 lam10n2 ) ( * Nl14ibit^02 lam10n3 ) ( * Nl14ibit^03 lam10n4 ) ( - ( + ( + 0 ( * Nl12i2rev^02 1 ) ) Nl12ibit^02 ) ) ) 0 ) ( = ( * ( - 1 ) lam10n1 ) 0 ) ( = ( + ( * ( - 1 ) lam10n0 ) ( * Nl14ip1^01 lam10n2 ) ( * Nl14ip1^02 lam10n3 ) ( * Nl14ip1^03 lam10n4 ) ( - ( + ( + 0 ( * Nl12i2^02 1 ) ) Nl12ip1^02 ) ) ) 0 ) ( = ( + ( * Nl14ip2^01 lam10n2 ) ( * Nl14ip2^02 lam10n3 ) ( * Nl14ip2^03 lam10n4 ) ( - ( + 0 Nl12ip2^02 ) ) ) 0 ) ) ))
(assert ( or ( and ( >= lam8n0 0 ) ( >= lam8n1 0 ) ( >= lam8n2 0 ) ( >= lam8n3 0 ) ( >= lam8n4 0 ) ( > ( + ( * 1 lam8n0 ) ( * 1 lam8n1 ) ( * Nl14CT1 lam8n2 ) ( * Nl14CT2 lam8n3 ) ( * Nl14CT3 lam8n4 ) ( - 1 ) ) 0 ) ( = ( + ( * Nl14i1^01 lam8n2 ) ( * Nl14i1^02 lam8n3 ) ( * Nl14i1^03 lam8n4 ) ) 0 ) ( = ( + ( * Nl14i2^01 lam8n2 ) ( * Nl14i2^02 lam8n3 ) ( * Nl14i2^03 lam8n4 ) ) 0 ) ( = ( + ( * Nl14i2rev^01 lam8n2 ) ( * Nl14i2rev^02 lam8n3 ) ( * Nl14i2rev^03 lam8n4 ) ) 0 ) ( = ( + ( * 1 lam8n0 ) ( * Nl14ibit^01 lam8n2 ) ( * Nl14ibit^02 lam8n3 ) ( * Nl14ibit^03 lam8n4 ) ) 0 ) ( = ( * ( - 1 ) lam8n1 ) 0 ) ( = ( + ( * ( - 1 ) lam8n0 ) ( * Nl14ip1^01 lam8n2 ) ( * Nl14ip1^02 lam8n3 ) ( * Nl14ip1^03 lam8n4 ) ) 0 ) ( = ( + ( * Nl14ip2^01 lam8n2 ) ( * Nl14ip2^02 lam8n3 ) ( * Nl14ip2^03 lam8n4 ) ) 0 ) ) ( and ( >= lam11n0 0 ) ( >= lam11n1 0 ) ( >= lam11n2 0 ) ( >= lam11n3 0 ) ( >= lam11n4 0 ) ( > ( + ( * 1 lam11n0 ) ( * 1 lam11n1 ) ( * Nl14CT1 lam11n2 ) ( * Nl14CT2 lam11n3 ) ( * Nl14CT3 lam11n4 ) ( - 1 ( + ( + Nl12CT3 ( * Nl12i2^03 0 ) ) ( * Nl12i2rev^03 0 ) ) ) ) 0 ) ( = ( + ( * Nl14i1^01 lam11n2 ) ( * Nl14i1^02 lam11n3 ) ( * Nl14i1^03 lam11n4 ) ( - ( + 0 Nl12i1^03 ) ) ) 0 ) ( = ( + ( * Nl14i2^01 lam11n2 ) ( * Nl14i2^02 lam11n3 ) ( * Nl14i2^03 lam11n4 ) ( - ( + 0 ( * Nl12i2^03 1 ) ) ) ) 0 ) ( = ( + ( * Nl14i2rev^01 lam11n2 ) ( * Nl14i2rev^02 lam11n3 ) ( * Nl14i2rev^03 lam11n4 ) ( - ( + 0 ( * Nl12i2rev^03 1 ) ) ) ) 0 ) ( = ( + ( * 1 lam11n0 ) ( * Nl14ibit^01 lam11n2 ) ( * Nl14ibit^02 lam11n3 ) ( * Nl14ibit^03 lam11n4 ) ( - ( + ( + 0 ( * Nl12i2rev^03 1 ) ) Nl12ibit^03 ) ) ) 0 ) ( = ( * ( - 1 ) lam11n1 ) 0 ) ( = ( + ( * ( - 1 ) lam11n0 ) ( * Nl14ip1^01 lam11n2 ) ( * Nl14ip1^02 lam11n3 ) ( * Nl14ip1^03 lam11n4 ) ( - ( + ( + 0 ( * Nl12i2^03 1 ) ) Nl12ip1^03 ) ) ) 0 ) ( = ( + ( * Nl14ip2^01 lam11n2 ) ( * Nl14ip2^02 lam11n3 ) ( * Nl14ip2^03 lam11n4 ) ( - ( + 0 Nl12ip2^03 ) ) ) 0 ) ) ))
(assert ( or ( and ( >= lam12n0 0 ) ( >= lam12n1 0 ) ( >= lam12n2 0 ) ( >= lam12n3 0 ) ( >= lam12n4 0 ) ( >= lam12n5 0 ) ( > ( + ( * 1 lam12n0 ) ( * Nl14CT1 lam12n3 ) ( * Nl14CT2 lam12n4 ) ( * Nl14CT3 lam12n5 ) ( - 1 ) ) 0 ) ( = ( + ( * Nl14i1^01 lam12n3 ) ( * Nl14i1^02 lam12n4 ) ( * Nl14i1^03 lam12n5 ) ) 0 ) ( = ( + ( * Nl14i2^01 lam12n3 ) ( * Nl14i2^02 lam12n4 ) ( * Nl14i2^03 lam12n5 ) ) 0 ) ( = ( + ( * 1 lam12n1 ) ( * Nl14i2rev^01 lam12n3 ) ( * Nl14i2rev^02 lam12n4 ) ( * Nl14i2rev^03 lam12n5 ) ) 0 ) ( = ( + ( * ( - 1 ) lam12n1 ) ( * ( - 1 ) lam12n2 ) ( * Nl14ibit^01 lam12n3 ) ( * Nl14ibit^02 lam12n4 ) ( * Nl14ibit^03 lam12n5 ) ) 0 ) ( = ( * ( - 1 ) lam12n0 ) 0 ) ( = ( + ( * 1 lam12n2 ) ( * Nl14ip1^01 lam12n3 ) ( * Nl14ip1^02 lam12n4 ) ( * Nl14ip1^03 lam12n5 ) ) 0 ) ( = ( + ( * Nl14ip2^01 lam12n3 ) ( * Nl14ip2^02 lam12n4 ) ( * Nl14ip2^03 lam12n5 ) ) 0 ) ) ( and ( >= lam13n0 0 ) ( >= lam13n1 0 ) ( >= lam13n2 0 ) ( >= lam13n3 0 ) ( >= lam13n4 0 ) ( >= lam13n5 0 ) ( > ( + ( * 1 lam13n0 ) ( * Nl14CT1 lam13n3 ) ( * Nl14CT2 lam13n4 ) ( * Nl14CT3 lam13n5 ) ( - 1 ( + ( + Nl12CT1 ( * Nl12i2^01 0 ) ) ( * Nl12i2rev^01 0 ) ) ) ) 0 ) ( = ( + ( * Nl14i1^01 lam13n3 ) ( * Nl14i1^02 lam13n4 ) ( * Nl14i1^03 lam13n5 ) ( - ( + 0 Nl12i1^01 ) ) ) 0 ) ( = ( + ( * Nl14i2^01 lam13n3 ) ( * Nl14i2^02 lam13n4 ) ( * Nl14i2^03 lam13n5 ) ( - ( + 0 ( * Nl12i2^01 1 ) ) ) ) 0 ) ( = ( + ( * 1 lam13n1 ) ( * Nl14i2rev^01 lam13n3 ) ( * Nl14i2rev^02 lam13n4 ) ( * Nl14i2rev^03 lam13n5 ) ( - ( + 0 ( * Nl12i2rev^01 1 ) ) ) ) 0 ) ( = ( + ( * ( - 1 ) lam13n1 ) ( * ( - 1 ) lam13n2 ) ( * Nl14ibit^01 lam13n3 ) ( * Nl14ibit^02 lam13n4 ) ( * Nl14ibit^03 lam13n5 ) ( - ( + ( + 0 ( * Nl12i2rev^01 1 ) ) Nl12ibit^01 ) ) ) 0 ) ( = ( * ( - 1 ) lam13n0 ) 0 ) ( = ( + ( * 1 lam13n2 ) ( * Nl14ip1^01 lam13n3 ) ( * Nl14ip1^02 lam13n4 ) ( * Nl14ip1^03 lam13n5 ) ( - ( + ( + 0 ( * Nl12i2^01 1 ) ) Nl12ip1^01 ) ) ) 0 ) ( = ( + ( * Nl14ip2^01 lam13n3 ) ( * Nl14ip2^02 lam13n4 ) ( * Nl14ip2^03 lam13n5 ) ( - ( + 0 Nl12ip2^01 ) ) ) 0 ) ) ))
(assert ( or ( and ( >= lam12n0 0 ) ( >= lam12n1 0 ) ( >= lam12n2 0 ) ( >= lam12n3 0 ) ( >= lam12n4 0 ) ( >= lam12n5 0 ) ( > ( + ( * 1 lam12n0 ) ( * Nl14CT1 lam12n3 ) ( * Nl14CT2 lam12n4 ) ( * Nl14CT3 lam12n5 ) ( - 1 ) ) 0 ) ( = ( + ( * Nl14i1^01 lam12n3 ) ( * Nl14i1^02 lam12n4 ) ( * Nl14i1^03 lam12n5 ) ) 0 ) ( = ( + ( * Nl14i2^01 lam12n3 ) ( * Nl14i2^02 lam12n4 ) ( * Nl14i2^03 lam12n5 ) ) 0 ) ( = ( + ( * 1 lam12n1 ) ( * Nl14i2rev^01 lam12n3 ) ( * Nl14i2rev^02 lam12n4 ) ( * Nl14i2rev^03 lam12n5 ) ) 0 ) ( = ( + ( * ( - 1 ) lam12n1 ) ( * ( - 1 ) lam12n2 ) ( * Nl14ibit^01 lam12n3 ) ( * Nl14ibit^02 lam12n4 ) ( * Nl14ibit^03 lam12n5 ) ) 0 ) ( = ( * ( - 1 ) lam12n0 ) 0 ) ( = ( + ( * 1 lam12n2 ) ( * Nl14ip1^01 lam12n3 ) ( * Nl14ip1^02 lam12n4 ) ( * Nl14ip1^03 lam12n5 ) ) 0 ) ( = ( + ( * Nl14ip2^01 lam12n3 ) ( * Nl14ip2^02 lam12n4 ) ( * Nl14ip2^03 lam12n5 ) ) 0 ) ) ( and ( >= lam14n0 0 ) ( >= lam14n1 0 ) ( >= lam14n2 0 ) ( >= lam14n3 0 ) ( >= lam14n4 0 ) ( >= lam14n5 0 ) ( > ( + ( * 1 lam14n0 ) ( * Nl14CT1 lam14n3 ) ( * Nl14CT2 lam14n4 ) ( * Nl14CT3 lam14n5 ) ( - 1 ( + ( + Nl12CT2 ( * Nl12i2^02 0 ) ) ( * Nl12i2rev^02 0 ) ) ) ) 0 ) ( = ( + ( * Nl14i1^01 lam14n3 ) ( * Nl14i1^02 lam14n4 ) ( * Nl14i1^03 lam14n5 ) ( - ( + 0 Nl12i1^02 ) ) ) 0 ) ( = ( + ( * Nl14i2^01 lam14n3 ) ( * Nl14i2^02 lam14n4 ) ( * Nl14i2^03 lam14n5 ) ( - ( + 0 ( * Nl12i2^02 1 ) ) ) ) 0 ) ( = ( + ( * 1 lam14n1 ) ( * Nl14i2rev^01 lam14n3 ) ( * Nl14i2rev^02 lam14n4 ) ( * Nl14i2rev^03 lam14n5 ) ( - ( + 0 ( * Nl12i2rev^02 1 ) ) ) ) 0 ) ( = ( + ( * ( - 1 ) lam14n1 ) ( * ( - 1 ) lam14n2 ) ( * Nl14ibit^01 lam14n3 ) ( * Nl14ibit^02 lam14n4 ) ( * Nl14ibit^03 lam14n5 ) ( - ( + ( + 0 ( * Nl12i2rev^02 1 ) ) Nl12ibit^02 ) ) ) 0 ) ( = ( * ( - 1 ) lam14n0 ) 0 ) ( = ( + ( * 1 lam14n2 ) ( * Nl14ip1^01 lam14n3 ) ( * Nl14ip1^02 lam14n4 ) ( * Nl14ip1^03 lam14n5 ) ( - ( + ( + 0 ( * Nl12i2^02 1 ) ) Nl12ip1^02 ) ) ) 0 ) ( = ( + ( * Nl14ip2^01 lam14n3 ) ( * Nl14ip2^02 lam14n4 ) ( * Nl14ip2^03 lam14n5 ) ( - ( + 0 Nl12ip2^02 ) ) ) 0 ) ) ))
(assert ( or ( and ( >= lam12n0 0 ) ( >= lam12n1 0 ) ( >= lam12n2 0 ) ( >= lam12n3 0 ) ( >= lam12n4 0 ) ( >= lam12n5 0 ) ( > ( + ( * 1 lam12n0 ) ( * Nl14CT1 lam12n3 ) ( * Nl14CT2 lam12n4 ) ( * Nl14CT3 lam12n5 ) ( - 1 ) ) 0 ) ( = ( + ( * Nl14i1^01 lam12n3 ) ( * Nl14i1^02 lam12n4 ) ( * Nl14i1^03 lam12n5 ) ) 0 ) ( = ( + ( * Nl14i2^01 lam12n3 ) ( * Nl14i2^02 lam12n4 ) ( * Nl14i2^03 lam12n5 ) ) 0 ) ( = ( + ( * 1 lam12n1 ) ( * Nl14i2rev^01 lam12n3 ) ( * Nl14i2rev^02 lam12n4 ) ( * Nl14i2rev^03 lam12n5 ) ) 0 ) ( = ( + ( * ( - 1 ) lam12n1 ) ( * ( - 1 ) lam12n2 ) ( * Nl14ibit^01 lam12n3 ) ( * Nl14ibit^02 lam12n4 ) ( * Nl14ibit^03 lam12n5 ) ) 0 ) ( = ( * ( - 1 ) lam12n0 ) 0 ) ( = ( + ( * 1 lam12n2 ) ( * Nl14ip1^01 lam12n3 ) ( * Nl14ip1^02 lam12n4 ) ( * Nl14ip1^03 lam12n5 ) ) 0 ) ( = ( + ( * Nl14ip2^01 lam12n3 ) ( * Nl14ip2^02 lam12n4 ) ( * Nl14ip2^03 lam12n5 ) ) 0 ) ) ( and ( >= lam15n0 0 ) ( >= lam15n1 0 ) ( >= lam15n2 0 ) ( >= lam15n3 0 ) ( >= lam15n4 0 ) ( >= lam15n5 0 ) ( > ( + ( * 1 lam15n0 ) ( * Nl14CT1 lam15n3 ) ( * Nl14CT2 lam15n4 ) ( * Nl14CT3 lam15n5 ) ( - 1 ( + ( + Nl12CT3 ( * Nl12i2^03 0 ) ) ( * Nl12i2rev^03 0 ) ) ) ) 0 ) ( = ( + ( * Nl14i1^01 lam15n3 ) ( * Nl14i1^02 lam15n4 ) ( * Nl14i1^03 lam15n5 ) ( - ( + 0 Nl12i1^03 ) ) ) 0 ) ( = ( + ( * Nl14i2^01 lam15n3 ) ( * Nl14i2^02 lam15n4 ) ( * Nl14i2^03 lam15n5 ) ( - ( + 0 ( * Nl12i2^03 1 ) ) ) ) 0 ) ( = ( + ( * 1 lam15n1 ) ( * Nl14i2rev^01 lam15n3 ) ( * Nl14i2rev^02 lam15n4 ) ( * Nl14i2rev^03 lam15n5 ) ( - ( + 0 ( * Nl12i2rev^03 1 ) ) ) ) 0 ) ( = ( + ( * ( - 1 ) lam15n1 ) ( * ( - 1 ) lam15n2 ) ( * Nl14ibit^01 lam15n3 ) ( * Nl14ibit^02 lam15n4 ) ( * Nl14ibit^03 lam15n5 ) ( - ( + ( + 0 ( * Nl12i2rev^03 1 ) ) Nl12ibit^03 ) ) ) 0 ) ( = ( * ( - 1 ) lam15n0 ) 0 ) ( = ( + ( * 1 lam15n2 ) ( * Nl14ip1^01 lam15n3 ) ( * Nl14ip1^02 lam15n4 ) ( * Nl14ip1^03 lam15n5 ) ( - ( + ( + 0 ( * Nl12i2^03 1 ) ) Nl12ip1^03 ) ) ) 0 ) ( = ( + ( * Nl14ip2^01 lam15n3 ) ( * Nl14ip2^02 lam15n4 ) ( * Nl14ip2^03 lam15n5 ) ( - ( + 0 Nl12ip2^03 ) ) ) 0 ) ) ))
(assert ( or ( and ( >= lam16n0 0 ) ( >= lam16n1 0 ) ( >= lam16n2 0 ) ( >= lam16n3 0 ) ( >= lam16n4 0 ) ( >= lam16n5 0 ) ( >= lam16n6 0 ) ( > ( + ( * 1 lam16n0 ) ( * 1 lam16n1 ) ( * UndefCntr4_CT lam16n3 ) ( * Nl14CT1 lam16n4 ) ( * Nl14CT2 lam16n5 ) ( * Nl14CT3 lam16n6 ) ( - 1 ) ) 0 ) ( = ( + ( * UndefCntr4_i1^0 lam16n3 ) ( * Nl14i1^01 lam16n4 ) ( * Nl14i1^02 lam16n5 ) ( * Nl14i1^03 lam16n6 ) ) 0 ) ( = ( + ( * UndefCntr4_i2^0 lam16n3 ) ( * Nl14i2^01 lam16n4 ) ( * Nl14i2^02 lam16n5 ) ( * Nl14i2^03 lam16n6 ) ) 0 ) ( = ( + ( * ( - 1 ) lam16n0 ) ( * UndefCntr4_i2rev^0 lam16n3 ) ( * Nl14i2rev^01 lam16n4 ) ( * Nl14i2rev^02 lam16n5 ) ( * Nl14i2rev^03 lam16n6 ) ) 0 ) ( = ( + ( * 1 lam16n0 ) ( * ( - 1 ) lam16n2 ) ( * UndefCntr4_ibit^0 lam16n3 ) ( * Nl14ibit^01 lam16n4 ) ( * Nl14ibit^02 lam16n5 ) ( * Nl14ibit^03 lam16n6 ) ) 0 ) ( = ( * ( - 1 ) lam16n1 ) 0 ) ( = ( + ( * 1 lam16n2 ) ( * UndefCntr4_ip1^0 lam16n3 ) ( * Nl14ip1^01 lam16n4 ) ( * Nl14ip1^02 lam16n5 ) ( * Nl14ip1^03 lam16n6 ) ) 0 ) ( = ( + ( * UndefCntr4_ip2^0 lam16n3 ) ( * Nl14ip2^01 lam16n4 ) ( * Nl14ip2^02 lam16n5 ) ( * Nl14ip2^03 lam16n6 ) ) 0 ) ( = ( * UndefCntr4_undef411 lam16n3 ) 0 ) ) ( and ( >= lam17n0 0 ) ( >= lam17n1 0 ) ( >= lam17n2 0 ) ( >= lam17n3 0 ) ( >= lam17n4 0 ) ( >= lam17n5 0 ) ( >= lam17n6 0 ) ( > ( + ( * 1 lam17n0 ) ( * 1 lam17n1 ) ( * UndefCntr4_CT lam17n3 ) ( * Nl14CT1 lam17n4 ) ( * Nl14CT2 lam17n5 ) ( * Nl14CT3 lam17n6 ) ( - 1 ( + ( + Nl14CT1 ( * Nl14i2rev^01 0 ) ) ( * Nl14ibit^01 0 ) ) ) ) 0 ) ( = ( + ( * UndefCntr4_i1^0 lam17n3 ) ( * Nl14i1^01 lam17n4 ) ( * Nl14i1^02 lam17n5 ) ( * Nl14i1^03 lam17n6 ) ( - ( + 0 Nl14i1^01 ) ) ) 0 ) ( = ( + ( * UndefCntr4_i2^0 lam17n3 ) ( * Nl14i2^01 lam17n4 ) ( * Nl14i2^02 lam17n5 ) ( * Nl14i2^03 lam17n6 ) ( - ( + 0 Nl14i2^01 ) ) ) 0 ) ( = ( + ( * ( - 1 ) lam17n0 ) ( * UndefCntr4_i2rev^0 lam17n3 ) ( * Nl14i2rev^01 lam17n4 ) ( * Nl14i2rev^02 lam17n5 ) ( * Nl14i2rev^03 lam17n6 ) ( - ( + 0 ( * Nl14i2rev^01 1 ) ) ) ) 0 ) ( = ( + ( * 1 lam17n0 ) ( * ( - 1 ) lam17n2 ) ( * UndefCntr4_ibit^0 lam17n3 ) ( * Nl14ibit^01 lam17n4 ) ( * Nl14ibit^02 lam17n5 ) ( * Nl14ibit^03 lam17n6 ) ( - ( + 0 ( * Nl14i2rev^01 ( - 1 ) ) ) ) ) 0 ) ( = ( * ( - 1 ) lam17n1 ) 0 ) ( = ( + ( * 1 lam17n2 ) ( * UndefCntr4_ip1^0 lam17n3 ) ( * Nl14ip1^01 lam17n4 ) ( * Nl14ip1^02 lam17n5 ) ( * Nl14ip1^03 lam17n6 ) ( - ( + 0 Nl14ip1^01 ) ) ) 0 ) ( = ( + ( * UndefCntr4_ip2^0 lam17n3 ) ( * Nl14ip2^01 lam17n4 ) ( * Nl14ip2^02 lam17n5 ) ( * Nl14ip2^03 lam17n6 ) ( - ( + 0 Nl14ip2^01 ) ) ) 0 ) ( = ( + ( * UndefCntr4_undef411 lam17n3 ) ( - ( + 0 ( * Nl14ibit^01 1 ) ) ) ) 0 ) ) ))
(assert ( or ( and ( >= lam16n0 0 ) ( >= lam16n1 0 ) ( >= lam16n2 0 ) ( >= lam16n3 0 ) ( >= lam16n4 0 ) ( >= lam16n5 0 ) ( >= lam16n6 0 ) ( > ( + ( * 1 lam16n0 ) ( * 1 lam16n1 ) ( * UndefCntr4_CT lam16n3 ) ( * Nl14CT1 lam16n4 ) ( * Nl14CT2 lam16n5 ) ( * Nl14CT3 lam16n6 ) ( - 1 ) ) 0 ) ( = ( + ( * UndefCntr4_i1^0 lam16n3 ) ( * Nl14i1^01 lam16n4 ) ( * Nl14i1^02 lam16n5 ) ( * Nl14i1^03 lam16n6 ) ) 0 ) ( = ( + ( * UndefCntr4_i2^0 lam16n3 ) ( * Nl14i2^01 lam16n4 ) ( * Nl14i2^02 lam16n5 ) ( * Nl14i2^03 lam16n6 ) ) 0 ) ( = ( + ( * ( - 1 ) lam16n0 ) ( * UndefCntr4_i2rev^0 lam16n3 ) ( * Nl14i2rev^01 lam16n4 ) ( * Nl14i2rev^02 lam16n5 ) ( * Nl14i2rev^03 lam16n6 ) ) 0 ) ( = ( + ( * 1 lam16n0 ) ( * ( - 1 ) lam16n2 ) ( * UndefCntr4_ibit^0 lam16n3 ) ( * Nl14ibit^01 lam16n4 ) ( * Nl14ibit^02 lam16n5 ) ( * Nl14ibit^03 lam16n6 ) ) 0 ) ( = ( * ( - 1 ) lam16n1 ) 0 ) ( = ( + ( * 1 lam16n2 ) ( * UndefCntr4_ip1^0 lam16n3 ) ( * Nl14ip1^01 lam16n4 ) ( * Nl14ip1^02 lam16n5 ) ( * Nl14ip1^03 lam16n6 ) ) 0 ) ( = ( + ( * UndefCntr4_ip2^0 lam16n3 ) ( * Nl14ip2^01 lam16n4 ) ( * Nl14ip2^02 lam16n5 ) ( * Nl14ip2^03 lam16n6 ) ) 0 ) ( = ( * UndefCntr4_undef411 lam16n3 ) 0 ) ) ( and ( >= lam18n0 0 ) ( >= lam18n1 0 ) ( >= lam18n2 0 ) ( >= lam18n3 0 ) ( >= lam18n4 0 ) ( >= lam18n5 0 ) ( >= lam18n6 0 ) ( > ( + ( * 1 lam18n0 ) ( * 1 lam18n1 ) ( * UndefCntr4_CT lam18n3 ) ( * Nl14CT1 lam18n4 ) ( * Nl14CT2 lam18n5 ) ( * Nl14CT3 lam18n6 ) ( - 1 ( + ( + Nl14CT2 ( * Nl14i2rev^02 0 ) ) ( * Nl14ibit^02 0 ) ) ) ) 0 ) ( = ( + ( * UndefCntr4_i1^0 lam18n3 ) ( * Nl14i1^01 lam18n4 ) ( * Nl14i1^02 lam18n5 ) ( * Nl14i1^03 lam18n6 ) ( - ( + 0 Nl14i1^02 ) ) ) 0 ) ( = ( + ( * UndefCntr4_i2^0 lam18n3 ) ( * Nl14i2^01 lam18n4 ) ( * Nl14i2^02 lam18n5 ) ( * Nl14i2^03 lam18n6 ) ( - ( + 0 Nl14i2^02 ) ) ) 0 ) ( = ( + ( * ( - 1 ) lam18n0 ) ( * UndefCntr4_i2rev^0 lam18n3 ) ( * Nl14i2rev^01 lam18n4 ) ( * Nl14i2rev^02 lam18n5 ) ( * Nl14i2rev^03 lam18n6 ) ( - ( + 0 ( * Nl14i2rev^02 1 ) ) ) ) 0 ) ( = ( + ( * 1 lam18n0 ) ( * ( - 1 ) lam18n2 ) ( * UndefCntr4_ibit^0 lam18n3 ) ( * Nl14ibit^01 lam18n4 ) ( * Nl14ibit^02 lam18n5 ) ( * Nl14ibit^03 lam18n6 ) ( - ( + 0 ( * Nl14i2rev^02 ( - 1 ) ) ) ) ) 0 ) ( = ( * ( - 1 ) lam18n1 ) 0 ) ( = ( + ( * 1 lam18n2 ) ( * UndefCntr4_ip1^0 lam18n3 ) ( * Nl14ip1^01 lam18n4 ) ( * Nl14ip1^02 lam18n5 ) ( * Nl14ip1^03 lam18n6 ) ( - ( + 0 Nl14ip1^02 ) ) ) 0 ) ( = ( + ( * UndefCntr4_ip2^0 lam18n3 ) ( * Nl14ip2^01 lam18n4 ) ( * Nl14ip2^02 lam18n5 ) ( * Nl14ip2^03 lam18n6 ) ( - ( + 0 Nl14ip2^02 ) ) ) 0 ) ( = ( + ( * UndefCntr4_undef411 lam18n3 ) ( - ( + 0 ( * Nl14ibit^02 1 ) ) ) ) 0 ) ) ))
(assert ( or ( and ( >= lam16n0 0 ) ( >= lam16n1 0 ) ( >= lam16n2 0 ) ( >= lam16n3 0 ) ( >= lam16n4 0 ) ( >= lam16n5 0 ) ( >= lam16n6 0 ) ( > ( + ( * 1 lam16n0 ) ( * 1 lam16n1 ) ( * UndefCntr4_CT lam16n3 ) ( * Nl14CT1 lam16n4 ) ( * Nl14CT2 lam16n5 ) ( * Nl14CT3 lam16n6 ) ( - 1 ) ) 0 ) ( = ( + ( * UndefCntr4_i1^0 lam16n3 ) ( * Nl14i1^01 lam16n4 ) ( * Nl14i1^02 lam16n5 ) ( * Nl14i1^03 lam16n6 ) ) 0 ) ( = ( + ( * UndefCntr4_i2^0 lam16n3 ) ( * Nl14i2^01 lam16n4 ) ( * Nl14i2^02 lam16n5 ) ( * Nl14i2^03 lam16n6 ) ) 0 ) ( = ( + ( * ( - 1 ) lam16n0 ) ( * UndefCntr4_i2rev^0 lam16n3 ) ( * Nl14i2rev^01 lam16n4 ) ( * Nl14i2rev^02 lam16n5 ) ( * Nl14i2rev^03 lam16n6 ) ) 0 ) ( = ( + ( * 1 lam16n0 ) ( * ( - 1 ) lam16n2 ) ( * UndefCntr4_ibit^0 lam16n3 ) ( * Nl14ibit^01 lam16n4 ) ( * Nl14ibit^02 lam16n5 ) ( * Nl14ibit^03 lam16n6 ) ) 0 ) ( = ( * ( - 1 ) lam16n1 ) 0 ) ( = ( + ( * 1 lam16n2 ) ( * UndefCntr4_ip1^0 lam16n3 ) ( * Nl14ip1^01 lam16n4 ) ( * Nl14ip1^02 lam16n5 ) ( * Nl14ip1^03 lam16n6 ) ) 0 ) ( = ( + ( * UndefCntr4_ip2^0 lam16n3 ) ( * Nl14ip2^01 lam16n4 ) ( * Nl14ip2^02 lam16n5 ) ( * Nl14ip2^03 lam16n6 ) ) 0 ) ( = ( * UndefCntr4_undef411 lam16n3 ) 0 ) ) ( and ( >= lam19n0 0 ) ( >= lam19n1 0 ) ( >= lam19n2 0 ) ( >= lam19n3 0 ) ( >= lam19n4 0 ) ( >= lam19n5 0 ) ( >= lam19n6 0 ) ( > ( + ( * 1 lam19n0 ) ( * 1 lam19n1 ) ( * UndefCntr4_CT lam19n3 ) ( * Nl14CT1 lam19n4 ) ( * Nl14CT2 lam19n5 ) ( * Nl14CT3 lam19n6 ) ( - 1 ( + ( + Nl14CT3 ( * Nl14i2rev^03 0 ) ) ( * Nl14ibit^03 0 ) ) ) ) 0 ) ( = ( + ( * UndefCntr4_i1^0 lam19n3 ) ( * Nl14i1^01 lam19n4 ) ( * Nl14i1^02 lam19n5 ) ( * Nl14i1^03 lam19n6 ) ( - ( + 0 Nl14i1^03 ) ) ) 0 ) ( = ( + ( * UndefCntr4_i2^0 lam19n3 ) ( * Nl14i2^01 lam19n4 ) ( * Nl14i2^02 lam19n5 ) ( * Nl14i2^03 lam19n6 ) ( - ( + 0 Nl14i2^03 ) ) ) 0 ) ( = ( + ( * ( - 1 ) lam19n0 ) ( * UndefCntr4_i2rev^0 lam19n3 ) ( * Nl14i2rev^01 lam19n4 ) ( * Nl14i2rev^02 lam19n5 ) ( * Nl14i2rev^03 lam19n6 ) ( - ( + 0 ( * Nl14i2rev^03 1 ) ) ) ) 0 ) ( = ( + ( * 1 lam19n0 ) ( * ( - 1 ) lam19n2 ) ( * UndefCntr4_ibit^0 lam19n3 ) ( * Nl14ibit^01 lam19n4 ) ( * Nl14ibit^02 lam19n5 ) ( * Nl14ibit^03 lam19n6 ) ( - ( + 0 ( * Nl14i2rev^03 ( - 1 ) ) ) ) ) 0 ) ( = ( * ( - 1 ) lam19n1 ) 0 ) ( = ( + ( * 1 lam19n2 ) ( * UndefCntr4_ip1^0 lam19n3 ) ( * Nl14ip1^01 lam19n4 ) ( * Nl14ip1^02 lam19n5 ) ( * Nl14ip1^03 lam19n6 ) ( - ( + 0 Nl14ip1^03 ) ) ) 0 ) ( = ( + ( * UndefCntr4_ip2^0 lam19n3 ) ( * Nl14ip2^01 lam19n4 ) ( * Nl14ip2^02 lam19n5 ) ( * Nl14ip2^03 lam19n6 ) ( - ( + 0 Nl14ip2^03 ) ) ) 0 ) ( = ( + ( * UndefCntr4_undef411 lam19n3 ) ( - ( + 0 ( * Nl14ibit^03 1 ) ) ) ) 0 ) ) ))
(assert ( and ( <= ( + Nl12CT1 ( * Nl12i1^01 FV_i1^0_5 ) ( * Nl12i2^01 FV_i2^0_5 ) ( * Nl12i2rev^01 FV_i2rev^0_5 ) ( * Nl12ibit^01 FV_ibit^0_5 ) ( * Nl12ip1^01 FV_ip1^0_5 ) ( * Nl12ip2^01 FV_ip2^0_5 ) ) 0 ) ( <= ( + Nl12CT2 ( * Nl12i1^02 FV_i1^0_5 ) ( * Nl12i2^02 FV_i2^0_5 ) ( * Nl12i2rev^02 FV_i2rev^0_5 ) ( * Nl12ibit^02 FV_ibit^0_5 ) ( * Nl12ip1^02 FV_ip1^0_5 ) ( * Nl12ip2^02 FV_ip2^0_5 ) ) 0 ) ( <= ( + Nl12CT3 ( * Nl12i1^03 FV_i1^0_5 ) ( * Nl12i2^03 FV_i2^0_5 ) ( * Nl12i2rev^03 FV_i2rev^0_5 ) ( * Nl12ibit^03 FV_ibit^0_5 ) ( * Nl12ip1^03 FV_ip1^0_5 ) ( * Nl12ip2^03 FV_ip2^0_5 ) ) 0 ) ))
(assert ( or ( not ( = UndefCntr0_i1^0 0 ) ) ( not ( = UndefCntr0_i2^0 0 ) ) ( not ( = UndefCntr0_i2rev^0 0 ) ) ( not ( = UndefCntr0_ibit^0 0 ) ) ( not ( = UndefCntr0_ip1^0 0 ) ) ( not ( = UndefCntr0_ip2^0 0 ) ) ( not ( = UndefCntr0_undef519 0 ) ) ( = UndefCntr0_CT 0 ) ))
(assert ( or ( and ( = UndefCntr0_i1^0 0 ) ( = UndefCntr0_i2^0 0 ) ( = UndefCntr0_i2rev^0 0 ) ( = UndefCntr0_ibit^0 0 ) ( = UndefCntr0_ip1^0 0 ) ( = UndefCntr0_ip2^0 0 ) ) ( not ( = UndefCntr0_undef519 0 ) ) ))
(assert ( or ( not ( = UndefCntr1_i1^0 0 ) ) ( not ( = UndefCntr1_i2^0 0 ) ) ( not ( = UndefCntr1_i2rev^0 0 ) ) ( not ( = UndefCntr1_ibit^0 0 ) ) ( not ( = UndefCntr1_ip1^0 0 ) ) ( not ( = UndefCntr1_ip2^0 0 ) ) ( not ( = UndefCntr1_undef519 0 ) ) ( = UndefCntr1_CT 0 ) ))
(assert ( or ( and ( = UndefCntr1_i1^0 0 ) ( = UndefCntr1_i2^0 0 ) ( = UndefCntr1_i2rev^0 0 ) ( = UndefCntr1_ibit^0 0 ) ( = UndefCntr1_ip1^0 0 ) ( = UndefCntr1_ip2^0 0 ) ) ( not ( = UndefCntr1_undef519 0 ) ) ))
(assert ( or ( not ( = UndefCntr4_i1^0 0 ) ) ( not ( = UndefCntr4_i2^0 0 ) ) ( not ( = UndefCntr4_i2rev^0 0 ) ) ( not ( = UndefCntr4_ibit^0 0 ) ) ( not ( = UndefCntr4_ip1^0 0 ) ) ( not ( = UndefCntr4_ip2^0 0 ) ) ( not ( = UndefCntr4_undef411 0 ) ) ( = UndefCntr4_CT 0 ) ))
(assert ( or ( and ( = UndefCntr4_i1^0 0 ) ( = UndefCntr4_i2^0 0 ) ( = UndefCntr4_i2rev^0 0 ) ( = UndefCntr4_ibit^0 0 ) ( = UndefCntr4_ip1^0 0 ) ( = UndefCntr4_ip2^0 0 ) ) ( not ( = UndefCntr4_undef411 0 ) ) ))
(assert ( or ( and ( >= lam23n0 0 ) ( >= lam23n1 0 ) ( >= lam23n2 0 ) ( >= lam23n3 0 ) ( > ( + ( * 1 lam23n0 ) ( * Nl12CT1 lam23n1 ) ( * Nl12CT2 lam23n2 ) ( * Nl12CT3 lam23n3 ) ( - 1 ) ) 0 ) ( = ( + ( * Nl12i1^01 lam23n1 ) ( * Nl12i1^02 lam23n2 ) ( * Nl12i1^03 lam23n3 ) ) 0 ) ( = ( + ( * ( - 1 ) lam23n0 ) ( * Nl12i2^01 lam23n1 ) ( * Nl12i2^02 lam23n2 ) ( * Nl12i2^03 lam23n3 ) ) 0 ) ( = ( + ( * Nl12i2rev^01 lam23n1 ) ( * Nl12i2rev^02 lam23n2 ) ( * Nl12i2rev^03 lam23n3 ) ) 0 ) ( = ( + ( * Nl12ibit^01 lam23n1 ) ( * Nl12ibit^02 lam23n2 ) ( * Nl12ibit^03 lam23n3 ) ) 0 ) ( = ( + ( * Nl12ip1^01 lam23n1 ) ( * Nl12ip1^02 lam23n2 ) ( * Nl12ip1^03 lam23n3 ) ) 0 ) ( = ( + ( * 1 lam23n0 ) ( * Nl12ip2^01 lam23n1 ) ( * Nl12ip2^02 lam23n2 ) ( * Nl12ip2^03 lam23n3 ) ) 0 ) ) ( and ( >= lam24n0 0 ) ( >= lam24n1 0 ) ( >= lam24n2 0 ) ( >= lam24n3 0 ) ( >= lam24n4 0 ) ( >= lam24n5 0 ) ( > ( + ( * 1 lam24n0 ) ( * 2 lam24n2 ) ( * Nl12CT1 lam24n3 ) ( * Nl12CT2 lam24n4 ) ( * Nl12CT3 lam24n5 ) ( - 1 ) ) 0 ) ( = ( + ( * 1 lam24n2 ) ( * Nl12i1^01 lam24n3 ) ( * Nl12i1^02 lam24n4 ) ( * Nl12i1^03 lam24n5 ) ) 0 ) ( = ( + ( * 1 lam24n0 ) ( * 1 lam24n1 ) ( * ( - 1 ) lam24n2 ) ( * Nl12i2^01 lam24n3 ) ( * Nl12i2^02 lam24n4 ) ( * Nl12i2^03 lam24n5 ) ) 0 ) ( = ( + ( * ( - 1 ) lam24n0 ) ( * Nl12i2rev^01 lam24n3 ) ( * Nl12i2rev^02 lam24n4 ) ( * Nl12i2rev^03 lam24n5 ) ) 0 ) ( = ( + ( * Nl12ibit^01 lam24n3 ) ( * Nl12ibit^02 lam24n4 ) ( * Nl12ibit^03 lam24n5 ) ) 0 ) ( = ( + ( * ( - 1 ) lam24n2 ) ( * Nl12ip1^01 lam24n3 ) ( * Nl12ip1^02 lam24n4 ) ( * Nl12ip1^03 lam24n5 ) ) 0 ) ( = ( + ( * ( - 1 ) lam24n1 ) ( * Nl12ip2^01 lam24n3 ) ( * Nl12ip2^02 lam24n4 ) ( * Nl12ip2^03 lam24n5 ) ) 0 ) ) ))
(assert ( and ( and ( <= ( + Nl12CT1 ( * Nl12i2^01 FV_i2^0_6 ) ( * Nl12ip2^01 FV_ip2^0_6 ) ( * Nl12i2rev^01 FV_i2rev^0_6 ) ( * Nl12i1^01 FV_i1^0_6 ) ( * Nl12ip1^01 FV_ip1^0_6 ) ( * Nl12ibit^01 FV_ibit^0_6 ) ) 0 ) ( <= ( + Nl12CT2 ( * Nl12i2^02 FV_i2^0_6 ) ( * Nl12ip2^02 FV_ip2^0_6 ) ( * Nl12i2rev^02 FV_i2rev^0_6 ) ( * Nl12i1^02 FV_i1^0_6 ) ( * Nl12ip1^02 FV_ip1^0_6 ) ( * Nl12ibit^02 FV_ibit^0_6 ) ) 0 ) ( <= ( + Nl12CT3 ( * Nl12i2^03 FV_i2^0_6 ) ( * Nl12ip2^03 FV_ip2^0_6 ) ( * Nl12i2rev^03 FV_i2rev^0_6 ) ( * Nl12i1^03 FV_i1^0_6 ) ( * Nl12ip1^03 FV_ip1^0_6 ) ( * Nl12ibit^03 FV_ibit^0_6 ) ) 0 ) ) ( or ( and ( <= ( + 1 ( * ( - 1 ) FV_idim^0_6 ) ) 0 ) ( <= ( + FV_i2^0_6 ( * ( - 1 ) FV_ip2^0_6 ) ) 0 ) ( <= ( + ( * ( - 1 ) FV_i2^0_6 ) FV_i2rev^0_6 ) 0 ) ) ( and ( <= ( + 1 FV_i2^0_6 ( * ( - 1 ) FV_i2rev^0_6 ) ) 0 ) ( <= ( + 1 ( * ( - 1 ) FV_idim^0_6 ) ) 0 ) ( <= ( + FV_i2^0_6 ( * ( - 1 ) FV_ip2^0_6 ) ) 0 ) ( <= ( + ( - 1 ) FV_i2^0_6 ( * ( - 1 ) FV_i1^0_6 ) FV_ip1^0_6 ) 0 ) ) ) ))
(assert ( and ( and ( <= ( + Nl14CT1 ( * Nl14ibit^01 FV_ibit^0_7 ) ( * Nl14ip1^01 FV_ip1^0_7 ) ( * Nl14i2rev^01 FV_i2rev^0_7 ) ( * Nl14i1^01 FV_i1^0_7 ) ( * Nl14i2^01 FV_i2^0_7 ) ( * Nl14ip2^01 FV_ip2^0_7 ) ) 0 ) ( <= ( + Nl14CT2 ( * Nl14ibit^02 FV_ibit^0_7 ) ( * Nl14ip1^02 FV_ip1^0_7 ) ( * Nl14i2rev^02 FV_i2rev^0_7 ) ( * Nl14i1^02 FV_i1^0_7 ) ( * Nl14i2^02 FV_i2^0_7 ) ( * Nl14ip2^02 FV_ip2^0_7 ) ) 0 ) ( <= ( + Nl14CT3 ( * Nl14ibit^03 FV_ibit^0_7 ) ( * Nl14ip1^03 FV_ip1^0_7 ) ( * Nl14i2rev^03 FV_i2rev^0_7 ) ( * Nl14i1^03 FV_i1^0_7 ) ( * Nl14i2^03 FV_i2^0_7 ) ( * Nl14ip2^03 FV_ip2^0_7 ) ) 0 ) ) ( or ( and ( <= ( + 1 FV_ibit^0_7 ( * ( - 1 ) FV_ip1^0_7 ) ) 0 ) ( <= ( + 1 ( * ( - 1 ) FV_idim^0_7 ) ) 0 ) ) ( and ( <= ( + 1 ( * ( - 1 ) FV_idim^0_7 ) ) 0 ) ( <= ( + ( * ( - 1 ) FV_ibit^0_7 ) FV_i2rev^0_7 ) 0 ) ( <= ( + ( * ( - 1 ) FV_ibit^0_7 ) FV_ip1^0_7 ) 0 ) ) ( and ( <= ( + 1 FV_ibit^0_7 ( * ( - 1 ) FV_i2rev^0_7 ) ) 0 ) ( <= ( + 1 ( * ( - 1 ) FV_idim^0_7 ) ) 0 ) ( <= ( + ( * ( - 1 ) FV_ibit^0_7 ) FV_ip1^0_7 ) 0 ) ) ) ))
(check-sat)
(exit)
