vendor_name = ModelSim
source_file = 1, /home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/projeto_final.vhd
source_file = 1, /home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd
source_file = 1, /home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/saida.vhd
source_file = 1, /home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd
source_file = 1, /home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/ram.vhd
source_file = 1, /home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd
source_file = 1, /home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/display.vhd
source_file = 1, /home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/decodificador.vhd
source_file = 1, /home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/banco_regs.vhd
source_file = 1, /home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/registrador.vhd
source_file = 1, /home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/Waveform1.vwf
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/aglobal181.inc
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, /home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/db/altsyncram_2fd1.tdf
source_file = 1, /home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/db/projeto_final.ram0_ram_ee9e295a.hdl.mif
source_file = 1, /home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/db/decode_rsa.tdf
source_file = 1, /home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/db/decode_k8a.tdf
source_file = 1, /home/ericandrade/Documentos/circuitos-logicos-vhdl/projeto-final/db/mux_qob.tdf
design_name = projeto_final
instance = comp, \leds[1]~output , leds[1]~output, projeto_final, 1
instance = comp, \leds[0]~output , leds[0]~output, projeto_final, 1
instance = comp, \valor[0]~output , valor[0]~output, projeto_final, 1
instance = comp, \valor[1]~output , valor[1]~output, projeto_final, 1
instance = comp, \valor[2]~output , valor[2]~output, projeto_final, 1
instance = comp, \valor[3]~output , valor[3]~output, projeto_final, 1
instance = comp, \valor[4]~output , valor[4]~output, projeto_final, 1
instance = comp, \valor[5]~output , valor[5]~output, projeto_final, 1
instance = comp, \valor[6]~output , valor[6]~output, projeto_final, 1
instance = comp, \valor[7]~output , valor[7]~output, projeto_final, 1
instance = comp, \valor[8]~output , valor[8]~output, projeto_final, 1
instance = comp, \valor[9]~output , valor[9]~output, projeto_final, 1
instance = comp, \valor[10]~output , valor[10]~output, projeto_final, 1
instance = comp, \valor[11]~output , valor[11]~output, projeto_final, 1
instance = comp, \valor[12]~output , valor[12]~output, projeto_final, 1
instance = comp, \valor[13]~output , valor[13]~output, projeto_final, 1
instance = comp, \valor[14]~output , valor[14]~output, projeto_final, 1
instance = comp, \valor[15]~output , valor[15]~output, projeto_final, 1
instance = comp, \a[3]~output , a[3]~output, projeto_final, 1
instance = comp, \a[2]~output , a[2]~output, projeto_final, 1
instance = comp, \a[1]~output , a[1]~output, projeto_final, 1
instance = comp, \a[0]~output , a[0]~output, projeto_final, 1
instance = comp, \b[3]~output , b[3]~output, projeto_final, 1
instance = comp, \b[2]~output , b[2]~output, projeto_final, 1
instance = comp, \b[1]~output , b[1]~output, projeto_final, 1
instance = comp, \b[0]~output , b[0]~output, projeto_final, 1
instance = comp, \c[3]~output , c[3]~output, projeto_final, 1
instance = comp, \c[2]~output , c[2]~output, projeto_final, 1
instance = comp, \c[1]~output , c[1]~output, projeto_final, 1
instance = comp, \c[0]~output , c[0]~output, projeto_final, 1
instance = comp, \d[3]~output , d[3]~output, projeto_final, 1
instance = comp, \d[2]~output , d[2]~output, projeto_final, 1
instance = comp, \d[1]~output , d[1]~output, projeto_final, 1
instance = comp, \d[0]~output , d[0]~output, projeto_final, 1
instance = comp, \e[3]~output , e[3]~output, projeto_final, 1
instance = comp, \e[2]~output , e[2]~output, projeto_final, 1
instance = comp, \e[1]~output , e[1]~output, projeto_final, 1
instance = comp, \e[0]~output , e[0]~output, projeto_final, 1
instance = comp, \f[3]~output , f[3]~output, projeto_final, 1
instance = comp, \f[2]~output , f[2]~output, projeto_final, 1
instance = comp, \f[1]~output , f[1]~output, projeto_final, 1
instance = comp, \f[0]~output , f[0]~output, projeto_final, 1
instance = comp, \g[3]~output , g[3]~output, projeto_final, 1
instance = comp, \g[2]~output , g[2]~output, projeto_final, 1
instance = comp, \g[1]~output , g[1]~output, projeto_final, 1
instance = comp, \g[0]~output , g[0]~output, projeto_final, 1
instance = comp, \clk~input , clk~input, projeto_final, 1
instance = comp, \clk~inputclkctrl , clk~inputclkctrl, projeto_final, 1
instance = comp, \botoes[0]~input , botoes[0]~input, projeto_final, 1
instance = comp, \acesso|map_eop|resetar~feeder , acesso|map_eop|resetar~feeder, projeto_final, 1
instance = comp, \acesso|map_eop|resetar , acesso|map_eop|resetar, projeto_final, 1
instance = comp, \botoes[1]~input , botoes[1]~input, projeto_final, 1
instance = comp, \acesso|map_eop|ler_valor~0 , acesso|map_eop|ler_valor~0, projeto_final, 1
instance = comp, \acesso|map_eop|ler_valor , acesso|map_eop|ler_valor, projeto_final, 1
instance = comp, \acesso|valor_lido~0 , acesso|valor_lido~0, projeto_final, 1
instance = comp, \acesso|valor_lido~feeder , acesso|valor_lido~feeder, projeto_final, 1
instance = comp, \acesso|valor_lido , acesso|valor_lido, projeto_final, 1
instance = comp, \botoes[2]~input , botoes[2]~input, projeto_final, 1
instance = comp, \acesso|map_eop|constante[0]~0 , acesso|map_eop|constante[0]~0, projeto_final, 1
instance = comp, \acesso|map_eop|executar_operacao , acesso|map_eop|executar_operacao, projeto_final, 1
instance = comp, \acesso|operacao_finalizada~0 , acesso|operacao_finalizada~0, projeto_final, 1
instance = comp, \acesso|operacao_finalizada , acesso|operacao_finalizada, projeto_final, 1
instance = comp, \switches[14]~input , switches[14]~input, projeto_final, 1
instance = comp, \acesso|map_eop|operacao_atual[14] , acesso|map_eop|operacao_atual[14], projeto_final, 1
instance = comp, \acesso|map_eop|operacao[2]~feeder , acesso|map_eop|operacao[2]~feeder, projeto_final, 1
instance = comp, \switches[13]~input , switches[13]~input, projeto_final, 1
instance = comp, \acesso|map_eop|operacao_atual[13] , acesso|map_eop|operacao_atual[13], projeto_final, 1
instance = comp, \switches[12]~input , switches[12]~input, projeto_final, 1
instance = comp, \acesso|map_eop|operacao_atual[12]~feeder , acesso|map_eop|operacao_atual[12]~feeder, projeto_final, 1
instance = comp, \acesso|map_eop|operacao_atual[12] , acesso|map_eop|operacao_atual[12], projeto_final, 1
instance = comp, \switches[15]~input , switches[15]~input, projeto_final, 1
instance = comp, \acesso|map_eop|operacao_atual[15] , acesso|map_eop|operacao_atual[15], projeto_final, 1
instance = comp, \acesso|map_eop|process_0~0 , acesso|map_eop|process_0~0, projeto_final, 1
instance = comp, \acesso|map_eop|process_0~1 , acesso|map_eop|process_0~1, projeto_final, 1
instance = comp, \acesso|map_eop|operacao[0]~0 , acesso|map_eop|operacao[0]~0, projeto_final, 1
instance = comp, \acesso|map_eop|operacao[2] , acesso|map_eop|operacao[2], projeto_final, 1
instance = comp, \acesso|map_eop|operacao[3]~feeder , acesso|map_eop|operacao[3]~feeder, projeto_final, 1
instance = comp, \acesso|map_eop|operacao[3] , acesso|map_eop|operacao[3], projeto_final, 1
instance = comp, \acesso|valor_display~38 , acesso|valor_display~38, projeto_final, 1
instance = comp, \acesso|map_eop|operacao[0] , acesso|map_eop|operacao[0], projeto_final, 1
instance = comp, \acesso|map_eop|operacao[1] , acesso|map_eop|operacao[1], projeto_final, 1
instance = comp, \acesso|map_ula|Equal0~0 , acesso|map_ula|Equal0~0, projeto_final, 1
instance = comp, \acesso|valor_display[7]~2 , acesso|valor_display[7]~2, projeto_final, 1
instance = comp, \acesso|ler_escrever_brg~0 , acesso|ler_escrever_brg~0, projeto_final, 1
instance = comp, \acesso|ler_escrever_brg~1 , acesso|ler_escrever_brg~1, projeto_final, 1
instance = comp, \acesso|ler_escrever_brg , acesso|ler_escrever_brg, projeto_final, 1
instance = comp, \acesso|map_banco_regs|saida[15]~5 , acesso|map_banco_regs|saida[15]~5, projeto_final, 1
instance = comp, \acesso|map_banco_regs|saida[15]~5clkctrl , acesso|map_banco_regs|saida[15]~5clkctrl, projeto_final, 1
instance = comp, \switches[8]~input , switches[8]~input, projeto_final, 1
instance = comp, \acesso|map_eop|operacao_atual[8] , acesso|map_eop|operacao_atual[8], projeto_final, 1
instance = comp, \acesso|map_eop|rb[2]~feeder , acesso|map_eop|rb[2]~feeder, projeto_final, 1
instance = comp, \acesso|map_eop|rb[2] , acesso|map_eop|rb[2], projeto_final, 1
instance = comp, \acesso|map_ula|Equal0~1 , acesso|map_ula|Equal0~1, projeto_final, 1
instance = comp, \switches[11]~input , switches[11]~input, projeto_final, 1
instance = comp, \acesso|map_eop|operacao_atual[11] , acesso|map_eop|operacao_atual[11], projeto_final, 1
instance = comp, \acesso|map_eop|ra[2] , acesso|map_eop|ra[2], projeto_final, 1
instance = comp, \acesso|seletor_brg[2]~5 , acesso|seletor_brg[2]~5, projeto_final, 1
instance = comp, \acesso|map_ula|s[15]~182 , acesso|map_ula|s[15]~182, projeto_final, 1
instance = comp, \acesso|seletor_brg[0]~6 , acesso|seletor_brg[0]~6, projeto_final, 1
instance = comp, \acesso|seletor_brg[2] , acesso|seletor_brg[2], projeto_final, 1
instance = comp, \switches[10]~input , switches[10]~input, projeto_final, 1
instance = comp, \acesso|map_eop|operacao_atual[10]~feeder , acesso|map_eop|operacao_atual[10]~feeder, projeto_final, 1
instance = comp, \acesso|map_eop|operacao_atual[10] , acesso|map_eop|operacao_atual[10], projeto_final, 1
instance = comp, \acesso|map_eop|ra[1]~feeder , acesso|map_eop|ra[1]~feeder, projeto_final, 1
instance = comp, \acesso|map_eop|ra[1] , acesso|map_eop|ra[1], projeto_final, 1
instance = comp, \switches[7]~input , switches[7]~input, projeto_final, 1
instance = comp, \acesso|map_eop|operacao_atual[7] , acesso|map_eop|operacao_atual[7], projeto_final, 1
instance = comp, \acesso|map_eop|rb[1] , acesso|map_eop|rb[1], projeto_final, 1
instance = comp, \acesso|seletor_brg[1]~7 , acesso|seletor_brg[1]~7, projeto_final, 1
instance = comp, \switches[17]~input , switches[17]~input, projeto_final, 1
instance = comp, \acesso|seletor_brg[1] , acesso|seletor_brg[1], projeto_final, 1
instance = comp, \acesso|a_ula[0]~5 , acesso|a_ula[0]~5, projeto_final, 1
instance = comp, \acesso|a_ula[0] , acesso|a_ula[0], projeto_final, 1
instance = comp, \acesso|map_ula|process_0~0 , acesso|map_ula|process_0~0, projeto_final, 1
instance = comp, \switches[0]~input , switches[0]~input, projeto_final, 1
instance = comp, \acesso|map_eop|operacao_atual[0] , acesso|map_eop|operacao_atual[0], projeto_final, 1
instance = comp, \acesso|map_eop|constante[0]~feeder , acesso|map_eop|constante[0]~feeder, projeto_final, 1
instance = comp, \acesso|map_eop|constante[0]~1 , acesso|map_eop|constante[0]~1, projeto_final, 1
instance = comp, \acesso|map_eop|constante[0] , acesso|map_eop|constante[0], projeto_final, 1
instance = comp, \acesso|b_ula[5]~0 , acesso|b_ula[5]~0, projeto_final, 1
instance = comp, \acesso|b_ula~4 , acesso|b_ula~4, projeto_final, 1
instance = comp, \acesso|b_ula[0]~2 , acesso|b_ula[0]~2, projeto_final, 1
instance = comp, \acesso|b_ula[0]~3 , acesso|b_ula[0]~3, projeto_final, 1
instance = comp, \acesso|b_ula[0] , acesso|b_ula[0], projeto_final, 1
instance = comp, \acesso|map_ula|Add0~0 , acesso|map_ula|Add0~0, projeto_final, 1
instance = comp, \acesso|map_ula|Add0~2 , acesso|map_ula|Add0~2, projeto_final, 1
instance = comp, \acesso|map_ula|Add0~3 , acesso|map_ula|Add0~3, projeto_final, 1
instance = comp, \switches[5]~input , switches[5]~input, projeto_final, 1
instance = comp, \acesso|map_eop|operacao_atual[5] , acesso|map_eop|operacao_atual[5], projeto_final, 1
instance = comp, \acesso|map_eop|constante[5] , acesso|map_eop|constante[5], projeto_final, 1
instance = comp, \switches[16]~input , switches[16]~input, projeto_final, 1
instance = comp, \switches[9]~input , switches[9]~input, projeto_final, 1
instance = comp, \acesso|map_eop|operacao_atual[9] , acesso|map_eop|operacao_atual[9], projeto_final, 1
instance = comp, \acesso|map_eop|ra[0] , acesso|map_eop|ra[0], projeto_final, 1
instance = comp, \switches[6]~input , switches[6]~input, projeto_final, 1
instance = comp, \acesso|map_eop|operacao_atual[6]~feeder , acesso|map_eop|operacao_atual[6]~feeder, projeto_final, 1
instance = comp, \acesso|map_eop|operacao_atual[6] , acesso|map_eop|operacao_atual[6], projeto_final, 1
instance = comp, \acesso|map_eop|rb[0]~feeder , acesso|map_eop|rb[0]~feeder, projeto_final, 1
instance = comp, \acesso|map_eop|rb[0] , acesso|map_eop|rb[0], projeto_final, 1
instance = comp, \acesso|seletor_brg[0]~8 , acesso|seletor_brg[0]~8, projeto_final, 1
instance = comp, \acesso|seletor_brg[0]~9 , acesso|seletor_brg[0]~9, projeto_final, 1
instance = comp, \acesso|seletor_brg[0] , acesso|seletor_brg[0], projeto_final, 1
instance = comp, \acesso|map_banco_regs|registrador_escolhido[7]~2 , acesso|map_banco_regs|registrador_escolhido[7]~2, projeto_final, 1
instance = comp, \acesso|map_banco_regs|registrador_escolhido[0]~1 , acesso|map_banco_regs|registrador_escolhido[0]~1, projeto_final, 1
instance = comp, \acesso|map_banco_regs|registrador_escolhido[0]~1clkctrl , acesso|map_banco_regs|registrador_escolhido[0]~1clkctrl, projeto_final, 1
instance = comp, \acesso|map_banco_regs|registrador_escolhido[7] , acesso|map_banco_regs|registrador_escolhido[7], projeto_final, 1
instance = comp, \acesso|map_banco_regs|registrador_escolhido[7]~clkctrl , acesso|map_banco_regs|registrador_escolhido[7]~clkctrl, projeto_final, 1
instance = comp, \acesso|map_ula|s[7]~76 , acesso|map_ula|s[7]~76, projeto_final, 1
instance = comp, \switches[4]~input , switches[4]~input, projeto_final, 1
instance = comp, \acesso|map_eop|operacao_atual[4]~feeder , acesso|map_eop|operacao_atual[4]~feeder, projeto_final, 1
instance = comp, \acesso|map_eop|operacao_atual[4] , acesso|map_eop|operacao_atual[4], projeto_final, 1
instance = comp, \acesso|map_eop|constante[4]~feeder , acesso|map_eop|constante[4]~feeder, projeto_final, 1
instance = comp, \acesso|map_eop|constante[4] , acesso|map_eop|constante[4], projeto_final, 1
instance = comp, \acesso|b_ula~7 , acesso|b_ula~7, projeto_final, 1
instance = comp, \acesso|b_ula[4] , acesso|b_ula[4], projeto_final, 1
instance = comp, \acesso|map_ula|s[3]~59 , acesso|map_ula|s[3]~59, projeto_final, 1
instance = comp, \acesso|map_ula|s[3]~67 , acesso|map_ula|s[3]~67, projeto_final, 1
instance = comp, \acesso|a_ula[3] , acesso|a_ula[3], projeto_final, 1
instance = comp, \acesso|map_ula|s[3]~68 , acesso|map_ula|s[3]~68, projeto_final, 1
instance = comp, \acesso|map_ula|s[3]~66 , acesso|map_ula|s[3]~66, projeto_final, 1
instance = comp, \switches[1]~input , switches[1]~input, projeto_final, 1
instance = comp, \acesso|map_eop|operacao_atual[1]~feeder , acesso|map_eop|operacao_atual[1]~feeder, projeto_final, 1
instance = comp, \acesso|map_eop|operacao_atual[1] , acesso|map_eop|operacao_atual[1], projeto_final, 1
instance = comp, \acesso|map_eop|constante[1]~feeder , acesso|map_eop|constante[1]~feeder, projeto_final, 1
instance = comp, \acesso|map_eop|constante[1] , acesso|map_eop|constante[1], projeto_final, 1
instance = comp, \acesso|map_banco_regs|Equal0~5 , acesso|map_banco_regs|Equal0~5, projeto_final, 1
instance = comp, \acesso|map_banco_regs|registrador_escolhido[6] , acesso|map_banco_regs|registrador_escolhido[6], projeto_final, 1
instance = comp, \acesso|map_banco_regs|registrador_escolhido[6]~clkctrl , acesso|map_banco_regs|registrador_escolhido[6]~clkctrl, projeto_final, 1
instance = comp, \switches[2]~input , switches[2]~input, projeto_final, 1
instance = comp, \acesso|map_eop|operacao_atual[2] , acesso|map_eop|operacao_atual[2], projeto_final, 1
instance = comp, \acesso|map_eop|constante[2] , acesso|map_eop|constante[2], projeto_final, 1
instance = comp, \acesso|map_ula|Add0~8 , acesso|map_ula|Add0~8, projeto_final, 1
instance = comp, \acesso|a_ula[2] , acesso|a_ula[2], projeto_final, 1
instance = comp, \acesso|a_ula[1] , acesso|a_ula[1], projeto_final, 1
instance = comp, \acesso|map_ula|Add0~5 , acesso|map_ula|Add0~5, projeto_final, 1
instance = comp, \acesso|map_ula|Add0~6 , acesso|map_ula|Add0~6, projeto_final, 1
instance = comp, \acesso|map_ula|Add0~9 , acesso|map_ula|Add0~9, projeto_final, 1
instance = comp, \acesso|map_ula|s[3]~52 , acesso|map_ula|s[3]~52, projeto_final, 1
instance = comp, \acesso|map_ula|ShiftLeft0~2 , acesso|map_ula|ShiftLeft0~2, projeto_final, 1
instance = comp, \acesso|map_ula|ShiftLeft0~3 , acesso|map_ula|ShiftLeft0~3, projeto_final, 1
instance = comp, \acesso|map_ula|s[2]~51 , acesso|map_ula|s[2]~51, projeto_final, 1
instance = comp, \acesso|map_ula|s[2]~53 , acesso|map_ula|s[2]~53, projeto_final, 1
instance = comp, \acesso|b_ula~17 , acesso|b_ula~17, projeto_final, 1
instance = comp, \acesso|b_ula[14] , acesso|b_ula[14], projeto_final, 1
instance = comp, \acesso|map_ula|s~152 , acesso|map_ula|s~152, projeto_final, 1
instance = comp, \acesso|map_ula|s[14]~150 , acesso|map_ula|s[14]~150, projeto_final, 1
instance = comp, \acesso|map_ula|s[14]~151 , acesso|map_ula|s[14]~151, projeto_final, 1
instance = comp, \acesso|map_ula|Add0~44 , acesso|map_ula|Add0~44, projeto_final, 1
instance = comp, \acesso|wren_ram~0 , acesso|wren_ram~0, projeto_final, 1
instance = comp, \acesso|wren_ram~1 , acesso|wren_ram~1, projeto_final, 1
instance = comp, \acesso|wren_ram , acesso|wren_ram, projeto_final, 1
instance = comp, \acesso|addr_ram[0]~0 , acesso|addr_ram[0]~0, projeto_final, 1
instance = comp, \acesso|addr_ram[14] , acesso|addr_ram[14], projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0 , acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode900w[3]~0, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0 , acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode995w[3]~0, projeto_final, 1
instance = comp, \acesso|data_in_ram[13]~feeder , acesso|data_in_ram[13]~feeder, projeto_final, 1
instance = comp, \acesso|data_in_ram[0]~2 , acesso|data_in_ram[0]~2, projeto_final, 1
instance = comp, \acesso|data_in_ram[13] , acesso|data_in_ram[13], projeto_final, 1
instance = comp, \acesso|addr_ram[0] , acesso|addr_ram[0], projeto_final, 1
instance = comp, \acesso|addr_ram[1] , acesso|addr_ram[1], projeto_final, 1
instance = comp, \acesso|addr_ram[2]~feeder , acesso|addr_ram[2]~feeder, projeto_final, 1
instance = comp, \acesso|addr_ram[2] , acesso|addr_ram[2], projeto_final, 1
instance = comp, \acesso|addr_ram[3] , acesso|addr_ram[3], projeto_final, 1
instance = comp, \acesso|a_ula[5] , acesso|a_ula[5], projeto_final, 1
instance = comp, \acesso|map_ula|s[7]~75 , acesso|map_ula|s[7]~75, projeto_final, 1
instance = comp, \acesso|map_ula|s[4]~77 , acesso|map_ula|s[4]~77, projeto_final, 1
instance = comp, \acesso|map_ula|s[4]~78 , acesso|map_ula|s[4]~78, projeto_final, 1
instance = comp, \acesso|map_ula|s[4]~79 , acesso|map_ula|s[4]~79, projeto_final, 1
instance = comp, \acesso|b_ula~13 , acesso|b_ula~13, projeto_final, 1
instance = comp, \acesso|b_ula[10] , acesso|b_ula[10], projeto_final, 1
instance = comp, \acesso|map_ula|Add0~32 , acesso|map_ula|Add0~32, projeto_final, 1
instance = comp, \acesso|b_ula~12 , acesso|b_ula~12, projeto_final, 1
instance = comp, \acesso|b_ula[9] , acesso|b_ula[9], projeto_final, 1
instance = comp, \acesso|map_ula|s[9]~116 , acesso|map_ula|s[9]~116, projeto_final, 1
instance = comp, \acesso|map_banco_regs|Equal0~2 , acesso|map_banco_regs|Equal0~2, projeto_final, 1
instance = comp, \acesso|map_banco_regs|registrador_escolhido[2] , acesso|map_banco_regs|registrador_escolhido[2], projeto_final, 1
instance = comp, \acesso|map_banco_regs|registrador_escolhido[2]~clkctrl , acesso|map_banco_regs|registrador_escolhido[2]~clkctrl, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a[1] , acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a[1], projeto_final, 1
instance = comp, \acesso|data_in_ram[7]~feeder , acesso|data_in_ram[7]~feeder, projeto_final, 1
instance = comp, \acesso|data_in_ram[7] , acesso|data_in_ram[7], projeto_final, 1
instance = comp, \acesso|addr_ram[5] , acesso|addr_ram[5], projeto_final, 1
instance = comp, \acesso|map_ula|s[6]~92 , acesso|map_ula|s[6]~92, projeto_final, 1
instance = comp, \acesso|data_in_ram[6]~feeder , acesso|data_in_ram[6]~feeder, projeto_final, 1
instance = comp, \acesso|data_in_ram[6] , acesso|data_in_ram[6], projeto_final, 1
instance = comp, \acesso|b_ula~10 , acesso|b_ula~10, projeto_final, 1
instance = comp, \acesso|b_ula[7] , acesso|b_ula[7], projeto_final, 1
instance = comp, \acesso|map_ula|Add0~23 , acesso|map_ula|Add0~23, projeto_final, 1
instance = comp, \acesso|a_ula[6] , acesso|a_ula[6], projeto_final, 1
instance = comp, \acesso|map_ula|Add0~20 , acesso|map_ula|Add0~20, projeto_final, 1
instance = comp, \acesso|map_ula|Add0~17 , acesso|map_ula|Add0~17, projeto_final, 1
instance = comp, \acesso|map_ula|Add0~14 , acesso|map_ula|Add0~14, projeto_final, 1
instance = comp, \acesso|map_ula|Add0~11 , acesso|map_ula|Add0~11, projeto_final, 1
instance = comp, \acesso|map_ula|Add0~12 , acesso|map_ula|Add0~12, projeto_final, 1
instance = comp, \acesso|map_ula|Add0~15 , acesso|map_ula|Add0~15, projeto_final, 1
instance = comp, \acesso|map_ula|Add0~18 , acesso|map_ula|Add0~18, projeto_final, 1
instance = comp, \acesso|map_ula|Add0~21 , acesso|map_ula|Add0~21, projeto_final, 1
instance = comp, \acesso|map_ula|Add0~24 , acesso|map_ula|Add0~24, projeto_final, 1
instance = comp, \acesso|map_ula|s[7]~71 , acesso|map_ula|s[7]~71, projeto_final, 1
instance = comp, \acesso|b_ula~15 , acesso|b_ula~15, projeto_final, 1
instance = comp, \acesso|b_ula[12] , acesso|b_ula[12], projeto_final, 1
instance = comp, \acesso|map_ula|s[12]~137 , acesso|map_ula|s[12]~137, projeto_final, 1
instance = comp, \acesso|b_ula~14 , acesso|b_ula~14, projeto_final, 1
instance = comp, \acesso|b_ula[11] , acesso|b_ula[11], projeto_final, 1
instance = comp, \acesso|map_ula|Add0~35 , acesso|map_ula|Add0~35, projeto_final, 1
instance = comp, \acesso|map_ula|Add0~33 , acesso|map_ula|Add0~33, projeto_final, 1
instance = comp, \acesso|map_ula|Add0~36 , acesso|map_ula|Add0~36, projeto_final, 1
instance = comp, \acesso|map_ula|s[11]~103 , acesso|map_ula|s[11]~103, projeto_final, 1
instance = comp, \acesso|map_ula|ShiftLeft0~14 , acesso|map_ula|ShiftLeft0~14, projeto_final, 1
instance = comp, \acesso|map_ula|ShiftLeft0~17 , acesso|map_ula|ShiftLeft0~17, projeto_final, 1
instance = comp, \acesso|map_ula|ShiftLeft0~18 , acesso|map_ula|ShiftLeft0~18, projeto_final, 1
instance = comp, \acesso|map_ula|ShiftLeft0~28 , acesso|map_ula|ShiftLeft0~28, projeto_final, 1
instance = comp, \acesso|map_ula|ShiftLeft0~27 , acesso|map_ula|ShiftLeft0~27, projeto_final, 1
instance = comp, \acesso|map_ula|ShiftLeft0~29 , acesso|map_ula|ShiftLeft0~29, projeto_final, 1
instance = comp, \acesso|map_ula|ShiftLeft0~5 , acesso|map_ula|ShiftLeft0~5, projeto_final, 1
instance = comp, \acesso|map_ula|s[11]~125 , acesso|map_ula|s[11]~125, projeto_final, 1
instance = comp, \acesso|map_ula|s[11]~177 , acesso|map_ula|s[11]~177, projeto_final, 1
instance = comp, \acesso|map_ula|s[11]~105 , acesso|map_ula|s[11]~105, projeto_final, 1
instance = comp, \acesso|map_ula|ShiftRight0~34 , acesso|map_ula|ShiftRight0~34, projeto_final, 1
instance = comp, \acesso|map_ula|ShiftRight0~32 , acesso|map_ula|ShiftRight0~32, projeto_final, 1
instance = comp, \acesso|map_ula|ShiftRight0~35 , acesso|map_ula|ShiftRight0~35, projeto_final, 1
instance = comp, \acesso|map_ula|s[11]~126 , acesso|map_ula|s[11]~126, projeto_final, 1
instance = comp, \acesso|map_ula|s[11]~127 , acesso|map_ula|s[11]~127, projeto_final, 1
instance = comp, \acesso|map_ula|s[11]~128 , acesso|map_ula|s[11]~128, projeto_final, 1
instance = comp, \acesso|map_ula|s[11]~129 , acesso|map_ula|s[11]~129, projeto_final, 1
instance = comp, \acesso|map_ula|s[11]~130 , acesso|map_ula|s[11]~130, projeto_final, 1
instance = comp, \acesso|map_ula|s[11]~131 , acesso|map_ula|s[11]~131, projeto_final, 1
instance = comp, \acesso|map_ula|s[15]~182clkctrl , acesso|map_ula|s[15]~182clkctrl, projeto_final, 1
instance = comp, \acesso|map_ula|s[11] , acesso|map_ula|s[11], projeto_final, 1
instance = comp, \acesso|data_in_ram[11]~feeder , acesso|data_in_ram[11]~feeder, projeto_final, 1
instance = comp, \acesso|data_in_ram[11] , acesso|data_in_ram[11], projeto_final, 1
instance = comp, \acesso|addr_ram[8]~feeder , acesso|addr_ram[8]~feeder, projeto_final, 1
instance = comp, \acesso|addr_ram[8] , acesso|addr_ram[8], projeto_final, 1
instance = comp, \acesso|addr_ram[9]~feeder , acesso|addr_ram[9]~feeder, projeto_final, 1
instance = comp, \acesso|addr_ram[9] , acesso|addr_ram[9], projeto_final, 1
instance = comp, \acesso|addr_ram[10]~feeder , acesso|addr_ram[10]~feeder, projeto_final, 1
instance = comp, \acesso|addr_ram[10] , acesso|addr_ram[10], projeto_final, 1
instance = comp, \acesso|addr_ram[11]~feeder , acesso|addr_ram[11]~feeder, projeto_final, 1
instance = comp, \acesso|addr_ram[11] , acesso|addr_ram[11], projeto_final, 1
instance = comp, \acesso|addr_ram[12]~feeder , acesso|addr_ram[12]~feeder, projeto_final, 1
instance = comp, \acesso|addr_ram[12] , acesso|addr_ram[12], projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a123 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a123, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0 , acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode890w[3]~0, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode984w[3]~0 , acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode984w[3]~0, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a107 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a107, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[11]~70 , acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[11]~70, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0 , acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode823w[3]~0, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode911w[3]~0 , acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode911w[3]~0, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a11 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a11, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0 , acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode840w[3]~0, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0 , acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode929w[3]~0, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a27 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a27, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[11]~66 , acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[11]~66, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0 , acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode860w[3]~0, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0 , acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode951w[3]~0, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a59 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a59, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0 , acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode850w[3]~0, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0 , acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode940w[3]~0, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a43 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a43, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[11]~67 , acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[11]~67, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[11]~68 , acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[11]~68, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0 , acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode870w[3]~0, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0 , acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode962w[3]~0, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a75 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a75, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0 , acesso|map_ram|ram_image_rtl_0|auto_generated|decode3|w_anode880w[3]~0, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0 , acesso|map_ram|ram_image_rtl_0|auto_generated|rden_decode|w_anode973w[3]~0, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a91 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a91, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[11]~69 , acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[11]~69, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[11]~71 , acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[11]~71, projeto_final, 1
instance = comp, \acesso|entrada_brg~13 , acesso|entrada_brg~13, projeto_final, 1
instance = comp, \acesso|entrada_brg[0]~1 , acesso|entrada_brg[0]~1, projeto_final, 1
instance = comp, \acesso|entrada_brg[0]~2 , acesso|entrada_brg[0]~2, projeto_final, 1
instance = comp, \acesso|entrada_brg[11] , acesso|entrada_brg[11], projeto_final, 1
instance = comp, \acesso|map_banco_regs|r8|q[11] , acesso|map_banco_regs|r8|q[11], projeto_final, 1
instance = comp, \acesso|map_banco_regs|Equal0~0 , acesso|map_banco_regs|Equal0~0, projeto_final, 1
instance = comp, \acesso|map_banco_regs|registrador_escolhido[3] , acesso|map_banco_regs|registrador_escolhido[3], projeto_final, 1
instance = comp, \acesso|map_banco_regs|registrador_escolhido[3]~clkctrl , acesso|map_banco_regs|registrador_escolhido[3]~clkctrl, projeto_final, 1
instance = comp, \acesso|map_banco_regs|r4|q[11] , acesso|map_banco_regs|r4|q[11], projeto_final, 1
instance = comp, \acesso|map_banco_regs|Equal0~1 , acesso|map_banco_regs|Equal0~1, projeto_final, 1
instance = comp, \acesso|map_banco_regs|registrador_escolhido[1] , acesso|map_banco_regs|registrador_escolhido[1], projeto_final, 1
instance = comp, \acesso|map_banco_regs|registrador_escolhido[1]~clkctrl , acesso|map_banco_regs|registrador_escolhido[1]~clkctrl, projeto_final, 1
instance = comp, \acesso|map_banco_regs|r2|q[11] , acesso|map_banco_regs|r2|q[11], projeto_final, 1
instance = comp, \acesso|map_banco_regs|saida[11]~56 , acesso|map_banco_regs|saida[11]~56, projeto_final, 1
instance = comp, \acesso|map_banco_regs|registrador_escolhido[5]~0 , acesso|map_banco_regs|registrador_escolhido[5]~0, projeto_final, 1
instance = comp, \acesso|map_banco_regs|registrador_escolhido[5] , acesso|map_banco_regs|registrador_escolhido[5], projeto_final, 1
instance = comp, \acesso|map_banco_regs|registrador_escolhido[5]~clkctrl , acesso|map_banco_regs|registrador_escolhido[5]~clkctrl, projeto_final, 1
instance = comp, \acesso|map_banco_regs|r6|q[11] , acesso|map_banco_regs|r6|q[11], projeto_final, 1
instance = comp, \acesso|map_banco_regs|saida[11]~57 , acesso|map_banco_regs|saida[11]~57, projeto_final, 1
instance = comp, \acesso|map_banco_regs|r7|q[11] , acesso|map_banco_regs|r7|q[11], projeto_final, 1
instance = comp, \acesso|map_banco_regs|r3|q[11] , acesso|map_banco_regs|r3|q[11], projeto_final, 1
instance = comp, \acesso|map_banco_regs|Equal0~3 , acesso|map_banco_regs|Equal0~3, projeto_final, 1
instance = comp, \acesso|map_banco_regs|registrador_escolhido[4] , acesso|map_banco_regs|registrador_escolhido[4], projeto_final, 1
instance = comp, \acesso|map_banco_regs|registrador_escolhido[4]~clkctrl , acesso|map_banco_regs|registrador_escolhido[4]~clkctrl, projeto_final, 1
instance = comp, \acesso|map_banco_regs|r5|q[11] , acesso|map_banco_regs|r5|q[11], projeto_final, 1
instance = comp, \acesso|map_banco_regs|Equal0~4 , acesso|map_banco_regs|Equal0~4, projeto_final, 1
instance = comp, \acesso|map_banco_regs|registrador_escolhido[0] , acesso|map_banco_regs|registrador_escolhido[0], projeto_final, 1
instance = comp, \acesso|map_banco_regs|registrador_escolhido[0]~clkctrl , acesso|map_banco_regs|registrador_escolhido[0]~clkctrl, projeto_final, 1
instance = comp, \acesso|map_banco_regs|r1|q[11] , acesso|map_banco_regs|r1|q[11], projeto_final, 1
instance = comp, \acesso|map_banco_regs|saida[11]~58 , acesso|map_banco_regs|saida[11]~58, projeto_final, 1
instance = comp, \acesso|map_banco_regs|saida[11]~59 , acesso|map_banco_regs|saida[11]~59, projeto_final, 1
instance = comp, \acesso|map_banco_regs|saida[11]~60 , acesso|map_banco_regs|saida[11]~60, projeto_final, 1
instance = comp, \acesso|map_banco_regs|saida[11] , acesso|map_banco_regs|saida[11], projeto_final, 1
instance = comp, \acesso|a_ula[11] , acesso|a_ula[11], projeto_final, 1
instance = comp, \acesso|map_ula|s[12]~135 , acesso|map_ula|s[12]~135, projeto_final, 1
instance = comp, \acesso|map_ula|s[3]~46 , acesso|map_ula|s[3]~46, projeto_final, 1
instance = comp, \acesso|map_ula|ShiftLeft0~20 , acesso|map_ula|ShiftLeft0~20, projeto_final, 1
instance = comp, \acesso|map_ula|ShiftLeft0~21 , acesso|map_ula|ShiftLeft0~21, projeto_final, 1
instance = comp, \acesso|map_ula|ShiftLeft0~30 , acesso|map_ula|ShiftLeft0~30, projeto_final, 1
instance = comp, \acesso|map_ula|ShiftLeft0~25 , acesso|map_ula|ShiftLeft0~25, projeto_final, 1
instance = comp, \acesso|map_ula|s[3]~47 , acesso|map_ula|s[3]~47, projeto_final, 1
instance = comp, \acesso|map_ula|s[12]~132 , acesso|map_ula|s[12]~132, projeto_final, 1
instance = comp, \acesso|map_ula|ShiftLeft0~7 , acesso|map_ula|ShiftLeft0~7, projeto_final, 1
instance = comp, \acesso|map_ula|ShiftLeft0~6 , acesso|map_ula|ShiftLeft0~6, projeto_final, 1
instance = comp, \acesso|map_ula|ShiftLeft0~8 , acesso|map_ula|ShiftLeft0~8, projeto_final, 1
instance = comp, \acesso|map_ula|ShiftLeft0~9 , acesso|map_ula|ShiftLeft0~9, projeto_final, 1
instance = comp, \acesso|map_ula|s[12]~133 , acesso|map_ula|s[12]~133, projeto_final, 1
instance = comp, \acesso|map_ula|s[12]~179 , acesso|map_ula|s[12]~179, projeto_final, 1
instance = comp, \acesso|map_ula|ShiftRight0~7 , acesso|map_ula|ShiftRight0~7, projeto_final, 1
instance = comp, \acesso|map_ula|ShiftRight0~8 , acesso|map_ula|ShiftRight0~8, projeto_final, 1
instance = comp, \acesso|map_ula|ShiftRight0~36 , acesso|map_ula|ShiftRight0~36, projeto_final, 1
instance = comp, \acesso|map_ula|s[12]~136 , acesso|map_ula|s[12]~136, projeto_final, 1
instance = comp, \acesso|map_ula|s[12]~138 , acesso|map_ula|s[12]~138, projeto_final, 1
instance = comp, \acesso|map_ula|s[12]~139 , acesso|map_ula|s[12]~139, projeto_final, 1
instance = comp, \acesso|map_ula|Add0~38 , acesso|map_ula|Add0~38, projeto_final, 1
instance = comp, \acesso|map_ula|Add0~39 , acesso|map_ula|Add0~39, projeto_final, 1
instance = comp, \acesso|map_ula|s[12]~140 , acesso|map_ula|s[12]~140, projeto_final, 1
instance = comp, \acesso|map_ula|s[12] , acesso|map_ula|s[12], projeto_final, 1
instance = comp, \acesso|data_in_ram[12] , acesso|data_in_ram[12], projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a124 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a124, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a108 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a108, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[12]~76 , acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[12]~76, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a28 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a28, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a12 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a12, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[12]~72 , acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[12]~72, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a44 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a44, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a60 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a60, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[12]~73 , acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[12]~73, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[12]~74 , acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[12]~74, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a76 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a76, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a92 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a92, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[12]~75 , acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[12]~75, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[12]~77 , acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[12]~77, projeto_final, 1
instance = comp, \acesso|entrada_brg~14 , acesso|entrada_brg~14, projeto_final, 1
instance = comp, \acesso|entrada_brg[12] , acesso|entrada_brg[12], projeto_final, 1
instance = comp, \acesso|map_banco_regs|r8|q[12] , acesso|map_banco_regs|r8|q[12], projeto_final, 1
instance = comp, \acesso|map_banco_regs|r4|q[12] , acesso|map_banco_regs|r4|q[12], projeto_final, 1
instance = comp, \acesso|map_banco_regs|r2|q[12] , acesso|map_banco_regs|r2|q[12], projeto_final, 1
instance = comp, \acesso|map_banco_regs|saida[12]~61 , acesso|map_banco_regs|saida[12]~61, projeto_final, 1
instance = comp, \acesso|map_banco_regs|r6|q[12] , acesso|map_banco_regs|r6|q[12], projeto_final, 1
instance = comp, \acesso|map_banco_regs|saida[12]~62 , acesso|map_banco_regs|saida[12]~62, projeto_final, 1
instance = comp, \acesso|map_banco_regs|r7|q[12] , acesso|map_banco_regs|r7|q[12], projeto_final, 1
instance = comp, \acesso|map_banco_regs|r3|q[12] , acesso|map_banco_regs|r3|q[12], projeto_final, 1
instance = comp, \acesso|map_banco_regs|r1|q[12] , acesso|map_banco_regs|r1|q[12], projeto_final, 1
instance = comp, \acesso|map_banco_regs|r5|q[12] , acesso|map_banco_regs|r5|q[12], projeto_final, 1
instance = comp, \acesso|map_banco_regs|saida[12]~63 , acesso|map_banco_regs|saida[12]~63, projeto_final, 1
instance = comp, \acesso|map_banco_regs|saida[12]~64 , acesso|map_banco_regs|saida[12]~64, projeto_final, 1
instance = comp, \acesso|map_banco_regs|saida[12]~65 , acesso|map_banco_regs|saida[12]~65, projeto_final, 1
instance = comp, \acesso|map_banco_regs|saida[12] , acesso|map_banco_regs|saida[12], projeto_final, 1
instance = comp, \acesso|a_ula[12] , acesso|a_ula[12], projeto_final, 1
instance = comp, \acesso|map_ula|ShiftRight0~33 , acesso|map_ula|ShiftRight0~33, projeto_final, 1
instance = comp, \acesso|map_ula|ShiftRight0~27 , acesso|map_ula|ShiftRight0~27, projeto_final, 1
instance = comp, \acesso|map_ula|ShiftRight0~38 , acesso|map_ula|ShiftRight0~38, projeto_final, 1
instance = comp, \acesso|map_ula|ShiftRight0~25 , acesso|map_ula|ShiftRight0~25, projeto_final, 1
instance = comp, \acesso|map_ula|ShiftRight0~31 , acesso|map_ula|ShiftRight0~31, projeto_final, 1
instance = comp, \acesso|map_ula|ShiftRight0~39 , acesso|map_ula|ShiftRight0~39, projeto_final, 1
instance = comp, \acesso|map_ula|s[7]~72 , acesso|map_ula|s[7]~72, projeto_final, 1
instance = comp, \acesso|map_ula|s[7]~181 , acesso|map_ula|s[7]~181, projeto_final, 1
instance = comp, \acesso|map_ula|ShiftLeft0~1 , acesso|map_ula|ShiftLeft0~1, projeto_final, 1
instance = comp, \acesso|map_ula|ShiftLeft0~16 , acesso|map_ula|ShiftLeft0~16, projeto_final, 1
instance = comp, \acesso|map_ula|s[7]~96 , acesso|map_ula|s[7]~96, projeto_final, 1
instance = comp, \acesso|map_ula|s[7]~97 , acesso|map_ula|s[7]~97, projeto_final, 1
instance = comp, \acesso|map_ula|s[7]~98 , acesso|map_ula|s[7]~98, projeto_final, 1
instance = comp, \acesso|map_ula|s[7]~99 , acesso|map_ula|s[7]~99, projeto_final, 1
instance = comp, \acesso|map_ula|s[7]~100 , acesso|map_ula|s[7]~100, projeto_final, 1
instance = comp, \acesso|map_ula|s[7]~101 , acesso|map_ula|s[7]~101, projeto_final, 1
instance = comp, \acesso|map_ula|s[7]~102 , acesso|map_ula|s[7]~102, projeto_final, 1
instance = comp, \acesso|map_ula|s[7] , acesso|map_ula|s[7], projeto_final, 1
instance = comp, \acesso|addr_ram[7]~feeder , acesso|addr_ram[7]~feeder, projeto_final, 1
instance = comp, \acesso|addr_ram[7] , acesso|addr_ram[7], projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a118 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a118, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a102 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a102, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[6]~40 , acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[6]~40, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a70 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a70, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a86 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a86, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[6]~39 , acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[6]~39, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a6 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a6, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a22 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a22, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[6]~36 , acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[6]~36, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a38 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a38, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a54 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a54, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[6]~37 , acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[6]~37, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[6]~38 , acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[6]~38, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[6]~41 , acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[6]~41, projeto_final, 1
instance = comp, \acesso|entrada_brg~8 , acesso|entrada_brg~8, projeto_final, 1
instance = comp, \acesso|entrada_brg[6] , acesso|entrada_brg[6], projeto_final, 1
instance = comp, \acesso|map_banco_regs|r7|q[6] , acesso|map_banco_regs|r7|q[6], projeto_final, 1
instance = comp, \acesso|map_banco_regs|r3|q[6] , acesso|map_banco_regs|r3|q[6], projeto_final, 1
instance = comp, \acesso|map_banco_regs|r1|q[6] , acesso|map_banco_regs|r1|q[6], projeto_final, 1
instance = comp, \acesso|map_banco_regs|r5|q[6] , acesso|map_banco_regs|r5|q[6], projeto_final, 1
instance = comp, \acesso|map_banco_regs|saida[6]~33 , acesso|map_banco_regs|saida[6]~33, projeto_final, 1
instance = comp, \acesso|map_banco_regs|saida[6]~34 , acesso|map_banco_regs|saida[6]~34, projeto_final, 1
instance = comp, \acesso|map_banco_regs|r2|q[6] , acesso|map_banco_regs|r2|q[6], projeto_final, 1
instance = comp, \acesso|map_banco_regs|r4|q[6] , acesso|map_banco_regs|r4|q[6], projeto_final, 1
instance = comp, \acesso|map_banco_regs|saida[6]~31 , acesso|map_banco_regs|saida[6]~31, projeto_final, 1
instance = comp, \acesso|map_banco_regs|r8|q[6] , acesso|map_banco_regs|r8|q[6], projeto_final, 1
instance = comp, \acesso|map_banco_regs|r6|q[6] , acesso|map_banco_regs|r6|q[6], projeto_final, 1
instance = comp, \acesso|map_banco_regs|saida[6]~32 , acesso|map_banco_regs|saida[6]~32, projeto_final, 1
instance = comp, \acesso|map_banco_regs|saida[6]~35 , acesso|map_banco_regs|saida[6]~35, projeto_final, 1
instance = comp, \acesso|map_banco_regs|saida[6] , acesso|map_banco_regs|saida[6], projeto_final, 1
instance = comp, \acesso|b_ula~9 , acesso|b_ula~9, projeto_final, 1
instance = comp, \acesso|b_ula[6] , acesso|b_ula[6], projeto_final, 1
instance = comp, \acesso|map_ula|s[6]~93 , acesso|map_ula|s[6]~93, projeto_final, 1
instance = comp, \acesso|map_ula|ShiftRight0~20 , acesso|map_ula|ShiftRight0~20, projeto_final, 1
instance = comp, \acesso|map_ula|ShiftRight0~28 , acesso|map_ula|ShiftRight0~28, projeto_final, 1
instance = comp, \acesso|map_ula|ShiftRight0~24 , acesso|map_ula|ShiftRight0~24, projeto_final, 1
instance = comp, \acesso|map_ula|ShiftRight0~26 , acesso|map_ula|ShiftRight0~26, projeto_final, 1
instance = comp, \acesso|map_ula|ShiftRight0~40 , acesso|map_ula|ShiftRight0~40, projeto_final, 1
instance = comp, \acesso|map_ula|ShiftLeft0~12 , acesso|map_ula|ShiftLeft0~12, projeto_final, 1
instance = comp, \acesso|map_ula|ShiftLeft0~15 , acesso|map_ula|ShiftLeft0~15, projeto_final, 1
instance = comp, \acesso|map_ula|s[6]~89 , acesso|map_ula|s[6]~89, projeto_final, 1
instance = comp, \acesso|map_ula|s[6]~90 , acesso|map_ula|s[6]~90, projeto_final, 1
instance = comp, \acesso|map_ula|s[6]~91 , acesso|map_ula|s[6]~91, projeto_final, 1
instance = comp, \acesso|map_ula|s[6]~94 , acesso|map_ula|s[6]~94, projeto_final, 1
instance = comp, \acesso|map_ula|s[6]~95 , acesso|map_ula|s[6]~95, projeto_final, 1
instance = comp, \acesso|map_ula|s[6] , acesso|map_ula|s[6], projeto_final, 1
instance = comp, \acesso|addr_ram[6]~feeder , acesso|addr_ram[6]~feeder, projeto_final, 1
instance = comp, \acesso|addr_ram[6] , acesso|addr_ram[6], projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a119 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a119, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a103 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a103, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[7]~46 , acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[7]~46, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a71 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a71, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a87 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a87, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[7]~45 , acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[7]~45, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a23 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a23, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a7 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a7, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[7]~42 , acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[7]~42, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a39 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a39, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a55 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a55, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[7]~43 , acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[7]~43, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[7]~44 , acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[7]~44, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[7]~47 , acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[7]~47, projeto_final, 1
instance = comp, \acesso|entrada_brg~9 , acesso|entrada_brg~9, projeto_final, 1
instance = comp, \acesso|entrada_brg[7] , acesso|entrada_brg[7], projeto_final, 1
instance = comp, \acesso|map_banco_regs|r8|q[7] , acesso|map_banco_regs|r8|q[7], projeto_final, 1
instance = comp, \acesso|map_banco_regs|r2|q[7] , acesso|map_banco_regs|r2|q[7], projeto_final, 1
instance = comp, \acesso|map_banco_regs|r4|q[7] , acesso|map_banco_regs|r4|q[7], projeto_final, 1
instance = comp, \acesso|map_banco_regs|saida[7]~36 , acesso|map_banco_regs|saida[7]~36, projeto_final, 1
instance = comp, \acesso|map_banco_regs|r6|q[7] , acesso|map_banco_regs|r6|q[7], projeto_final, 1
instance = comp, \acesso|map_banco_regs|saida[7]~37 , acesso|map_banco_regs|saida[7]~37, projeto_final, 1
instance = comp, \acesso|map_banco_regs|r7|q[7] , acesso|map_banco_regs|r7|q[7], projeto_final, 1
instance = comp, \acesso|map_banco_regs|r1|q[7] , acesso|map_banco_regs|r1|q[7], projeto_final, 1
instance = comp, \acesso|map_banco_regs|r5|q[7] , acesso|map_banco_regs|r5|q[7], projeto_final, 1
instance = comp, \acesso|map_banco_regs|saida[7]~38 , acesso|map_banco_regs|saida[7]~38, projeto_final, 1
instance = comp, \acesso|map_banco_regs|r3|q[7] , acesso|map_banco_regs|r3|q[7], projeto_final, 1
instance = comp, \acesso|map_banco_regs|saida[7]~39 , acesso|map_banco_regs|saida[7]~39, projeto_final, 1
instance = comp, \acesso|map_banco_regs|saida[7]~40 , acesso|map_banco_regs|saida[7]~40, projeto_final, 1
instance = comp, \acesso|map_banco_regs|saida[7] , acesso|map_banco_regs|saida[7], projeto_final, 1
instance = comp, \acesso|a_ula[7] , acesso|a_ula[7], projeto_final, 1
instance = comp, \acesso|map_ula|s[8]~108 , acesso|map_ula|s[8]~108, projeto_final, 1
instance = comp, \acesso|b_ula~11 , acesso|b_ula~11, projeto_final, 1
instance = comp, \acesso|b_ula[8] , acesso|b_ula[8], projeto_final, 1
instance = comp, \acesso|map_ula|s[8]~109 , acesso|map_ula|s[8]~109, projeto_final, 1
instance = comp, \acesso|map_ula|ShiftLeft0~11 , acesso|map_ula|ShiftLeft0~11, projeto_final, 1
instance = comp, \acesso|map_ula|ShiftLeft0~19 , acesso|map_ula|ShiftLeft0~19, projeto_final, 1
instance = comp, \acesso|map_ula|s[8]~104 , acesso|map_ula|s[8]~104, projeto_final, 1
instance = comp, \acesso|map_ula|ShiftRight0~9 , acesso|map_ula|ShiftRight0~9, projeto_final, 1
instance = comp, \acesso|map_ula|s[8]~106 , acesso|map_ula|s[8]~106, projeto_final, 1
instance = comp, \acesso|map_ula|s[8]~107 , acesso|map_ula|s[8]~107, projeto_final, 1
instance = comp, \acesso|map_ula|s[8]~110 , acesso|map_ula|s[8]~110, projeto_final, 1
instance = comp, \acesso|map_ula|Add0~26 , acesso|map_ula|Add0~26, projeto_final, 1
instance = comp, \acesso|map_ula|Add0~27 , acesso|map_ula|Add0~27, projeto_final, 1
instance = comp, \acesso|map_ula|s[8]~111 , acesso|map_ula|s[8]~111, projeto_final, 1
instance = comp, \acesso|map_ula|s[8] , acesso|map_ula|s[8], projeto_final, 1
instance = comp, \acesso|data_in_ram[8]~feeder , acesso|data_in_ram[8]~feeder, projeto_final, 1
instance = comp, \acesso|data_in_ram[8] , acesso|data_in_ram[8], projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a72 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a72, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a88 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a88, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[8]~51 , acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[8]~51, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a8 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a8, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a24 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a24, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[8]~48 , acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[8]~48, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a40 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a40, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a56 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a56, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[8]~49 , acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[8]~49, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[8]~50 , acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[8]~50, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a104 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a104, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a120 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a120, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[8]~52 , acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[8]~52, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[8]~53 , acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[8]~53, projeto_final, 1
instance = comp, \acesso|entrada_brg~10 , acesso|entrada_brg~10, projeto_final, 1
instance = comp, \acesso|entrada_brg[8] , acesso|entrada_brg[8], projeto_final, 1
instance = comp, \acesso|map_banco_regs|r3|q[8] , acesso|map_banco_regs|r3|q[8], projeto_final, 1
instance = comp, \acesso|map_banco_regs|r7|q[8] , acesso|map_banco_regs|r7|q[8], projeto_final, 1
instance = comp, \acesso|map_banco_regs|r5|q[8] , acesso|map_banco_regs|r5|q[8], projeto_final, 1
instance = comp, \acesso|map_banco_regs|r1|q[8] , acesso|map_banco_regs|r1|q[8], projeto_final, 1
instance = comp, \acesso|map_banco_regs|saida[8]~43 , acesso|map_banco_regs|saida[8]~43, projeto_final, 1
instance = comp, \acesso|map_banco_regs|saida[8]~44 , acesso|map_banco_regs|saida[8]~44, projeto_final, 1
instance = comp, \acesso|map_banco_regs|r2|q[8] , acesso|map_banco_regs|r2|q[8], projeto_final, 1
instance = comp, \acesso|map_banco_regs|r4|q[8] , acesso|map_banco_regs|r4|q[8], projeto_final, 1
instance = comp, \acesso|map_banco_regs|saida[8]~41 , acesso|map_banco_regs|saida[8]~41, projeto_final, 1
instance = comp, \acesso|map_banco_regs|r8|q[8] , acesso|map_banco_regs|r8|q[8], projeto_final, 1
instance = comp, \acesso|map_banco_regs|r6|q[8] , acesso|map_banco_regs|r6|q[8], projeto_final, 1
instance = comp, \acesso|map_banco_regs|saida[8]~42 , acesso|map_banco_regs|saida[8]~42, projeto_final, 1
instance = comp, \acesso|map_banco_regs|saida[8]~45 , acesso|map_banco_regs|saida[8]~45, projeto_final, 1
instance = comp, \acesso|map_banco_regs|saida[8] , acesso|map_banco_regs|saida[8], projeto_final, 1
instance = comp, \acesso|a_ula[8] , acesso|a_ula[8], projeto_final, 1
instance = comp, \acesso|map_ula|ShiftLeft0~13 , acesso|map_ula|ShiftLeft0~13, projeto_final, 1
instance = comp, \acesso|map_ula|ShiftLeft0~22 , acesso|map_ula|ShiftLeft0~22, projeto_final, 1
instance = comp, \acesso|map_ula|ShiftLeft0~23 , acesso|map_ula|ShiftLeft0~23, projeto_final, 1
instance = comp, \acesso|map_ula|s[9]~112 , acesso|map_ula|s[9]~112, projeto_final, 1
instance = comp, \acesso|map_ula|ShiftRight0~4 , acesso|map_ula|ShiftRight0~4, projeto_final, 1
instance = comp, \acesso|map_ula|ShiftRight0~21 , acesso|map_ula|ShiftRight0~21, projeto_final, 1
instance = comp, \acesso|map_ula|ShiftRight0~18 , acesso|map_ula|ShiftRight0~18, projeto_final, 1
instance = comp, \acesso|map_ula|ShiftRight0~19 , acesso|map_ula|ShiftRight0~19, projeto_final, 1
instance = comp, \acesso|map_ula|ShiftRight0~22 , acesso|map_ula|ShiftRight0~22, projeto_final, 1
instance = comp, \acesso|map_ula|s[9]~113 , acesso|map_ula|s[9]~113, projeto_final, 1
instance = comp, \acesso|map_ula|s[9]~114 , acesso|map_ula|s[9]~114, projeto_final, 1
instance = comp, \acesso|map_ula|s[9]~115 , acesso|map_ula|s[9]~115, projeto_final, 1
instance = comp, \acesso|map_ula|s[9]~117 , acesso|map_ula|s[9]~117, projeto_final, 1
instance = comp, \acesso|map_ula|Add0~29 , acesso|map_ula|Add0~29, projeto_final, 1
instance = comp, \acesso|map_ula|Add0~30 , acesso|map_ula|Add0~30, projeto_final, 1
instance = comp, \acesso|map_ula|s[9]~118 , acesso|map_ula|s[9]~118, projeto_final, 1
instance = comp, \acesso|map_ula|s[9] , acesso|map_ula|s[9], projeto_final, 1
instance = comp, \acesso|data_in_ram[9]~feeder , acesso|data_in_ram[9]~feeder, projeto_final, 1
instance = comp, \acesso|data_in_ram[9] , acesso|data_in_ram[9], projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a73 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a73, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a89 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a89, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[9]~57 , acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[9]~57, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a121 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a121, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a105 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a105, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[9]~58 , acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[9]~58, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a25 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a25, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a9 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a9, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[9]~54 , acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[9]~54, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a41 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a41, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a57 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a57, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[9]~55 , acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[9]~55, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[9]~56 , acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[9]~56, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[9]~59 , acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[9]~59, projeto_final, 1
instance = comp, \acesso|entrada_brg~11 , acesso|entrada_brg~11, projeto_final, 1
instance = comp, \acesso|entrada_brg[9] , acesso|entrada_brg[9], projeto_final, 1
instance = comp, \acesso|map_banco_regs|r8|q[9] , acesso|map_banco_regs|r8|q[9], projeto_final, 1
instance = comp, \acesso|map_banco_regs|r6|q[9] , acesso|map_banco_regs|r6|q[9], projeto_final, 1
instance = comp, \acesso|map_banco_regs|r4|q[9] , acesso|map_banco_regs|r4|q[9], projeto_final, 1
instance = comp, \acesso|map_banco_regs|r2|q[9] , acesso|map_banco_regs|r2|q[9], projeto_final, 1
instance = comp, \acesso|map_banco_regs|saida[9]~46 , acesso|map_banco_regs|saida[9]~46, projeto_final, 1
instance = comp, \acesso|map_banco_regs|saida[9]~47 , acesso|map_banco_regs|saida[9]~47, projeto_final, 1
instance = comp, \acesso|map_banco_regs|r3|q[9] , acesso|map_banco_regs|r3|q[9], projeto_final, 1
instance = comp, \acesso|map_banco_regs|r7|q[9] , acesso|map_banco_regs|r7|q[9], projeto_final, 1
instance = comp, \acesso|map_banco_regs|r1|q[9] , acesso|map_banco_regs|r1|q[9], projeto_final, 1
instance = comp, \acesso|map_banco_regs|r5|q[9] , acesso|map_banco_regs|r5|q[9], projeto_final, 1
instance = comp, \acesso|map_banco_regs|saida[9]~48 , acesso|map_banco_regs|saida[9]~48, projeto_final, 1
instance = comp, \acesso|map_banco_regs|saida[9]~49 , acesso|map_banco_regs|saida[9]~49, projeto_final, 1
instance = comp, \acesso|map_banco_regs|saida[9]~50 , acesso|map_banco_regs|saida[9]~50, projeto_final, 1
instance = comp, \acesso|map_banco_regs|saida[9] , acesso|map_banco_regs|saida[9], projeto_final, 1
instance = comp, \acesso|a_ula[9] , acesso|a_ula[9], projeto_final, 1
instance = comp, \acesso|map_ula|s[10]~121 , acesso|map_ula|s[10]~121, projeto_final, 1
instance = comp, \acesso|map_ula|s[10]~122 , acesso|map_ula|s[10]~122, projeto_final, 1
instance = comp, \acesso|map_ula|ShiftLeft0~24 , acesso|map_ula|ShiftLeft0~24, projeto_final, 1
instance = comp, \acesso|map_ula|ShiftLeft0~26 , acesso|map_ula|ShiftLeft0~26, projeto_final, 1
instance = comp, \acesso|map_ula|s[10]~178 , acesso|map_ula|s[10]~178, projeto_final, 1
instance = comp, \acesso|map_ula|s[10]~119 , acesso|map_ula|s[10]~119, projeto_final, 1
instance = comp, \acesso|map_ula|s[10]~120 , acesso|map_ula|s[10]~120, projeto_final, 1
instance = comp, \acesso|map_ula|s[10]~123 , acesso|map_ula|s[10]~123, projeto_final, 1
instance = comp, \acesso|map_ula|s[10]~124 , acesso|map_ula|s[10]~124, projeto_final, 1
instance = comp, \acesso|map_ula|s[10] , acesso|map_ula|s[10], projeto_final, 1
instance = comp, \acesso|data_in_ram[10]~feeder , acesso|data_in_ram[10]~feeder, projeto_final, 1
instance = comp, \acesso|data_in_ram[10] , acesso|data_in_ram[10], projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a74 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a74, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a90 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a90, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[10]~63 , acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[10]~63, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a122 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a122, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a106 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a106, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[10]~64 , acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[10]~64, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a10 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a10, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a26 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a26, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[10]~60 , acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[10]~60, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a58 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a58, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a42 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a42, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[10]~61 , acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[10]~61, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[10]~62 , acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[10]~62, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[10]~65 , acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[10]~65, projeto_final, 1
instance = comp, \acesso|entrada_brg~12 , acesso|entrada_brg~12, projeto_final, 1
instance = comp, \acesso|entrada_brg[10] , acesso|entrada_brg[10], projeto_final, 1
instance = comp, \acesso|map_banco_regs|r8|q[10] , acesso|map_banco_regs|r8|q[10], projeto_final, 1
instance = comp, \acesso|map_banco_regs|r2|q[10] , acesso|map_banco_regs|r2|q[10], projeto_final, 1
instance = comp, \acesso|map_banco_regs|r4|q[10] , acesso|map_banco_regs|r4|q[10], projeto_final, 1
instance = comp, \acesso|map_banco_regs|saida[10]~51 , acesso|map_banco_regs|saida[10]~51, projeto_final, 1
instance = comp, \acesso|map_banco_regs|r6|q[10] , acesso|map_banco_regs|r6|q[10], projeto_final, 1
instance = comp, \acesso|map_banco_regs|saida[10]~52 , acesso|map_banco_regs|saida[10]~52, projeto_final, 1
instance = comp, \acesso|map_banco_regs|r7|q[10] , acesso|map_banco_regs|r7|q[10], projeto_final, 1
instance = comp, \acesso|map_banco_regs|r3|q[10] , acesso|map_banco_regs|r3|q[10], projeto_final, 1
instance = comp, \acesso|map_banco_regs|r5|q[10] , acesso|map_banco_regs|r5|q[10], projeto_final, 1
instance = comp, \acesso|map_banco_regs|r1|q[10] , acesso|map_banco_regs|r1|q[10], projeto_final, 1
instance = comp, \acesso|map_banco_regs|saida[10]~53 , acesso|map_banco_regs|saida[10]~53, projeto_final, 1
instance = comp, \acesso|map_banco_regs|saida[10]~54 , acesso|map_banco_regs|saida[10]~54, projeto_final, 1
instance = comp, \acesso|map_banco_regs|saida[10]~55 , acesso|map_banco_regs|saida[10]~55, projeto_final, 1
instance = comp, \acesso|map_banco_regs|saida[10] , acesso|map_banco_regs|saida[10], projeto_final, 1
instance = comp, \acesso|a_ula[10] , acesso|a_ula[10], projeto_final, 1
instance = comp, \acesso|map_ula|ShiftRight0~5 , acesso|map_ula|ShiftRight0~5, projeto_final, 1
instance = comp, \acesso|map_ula|ShiftRight0~6 , acesso|map_ula|ShiftRight0~6, projeto_final, 1
instance = comp, \acesso|map_ula|ShiftRight0~10 , acesso|map_ula|ShiftRight0~10, projeto_final, 1
instance = comp, \acesso|map_ula|ShiftRight0~11 , acesso|map_ula|ShiftRight0~11, projeto_final, 1
instance = comp, \acesso|map_ula|ShiftRight0~12 , acesso|map_ula|ShiftRight0~12, projeto_final, 1
instance = comp, \acesso|map_ula|s[4]~176 , acesso|map_ula|s[4]~176, projeto_final, 1
instance = comp, \acesso|map_ula|s[4]~73 , acesso|map_ula|s[4]~73, projeto_final, 1
instance = comp, \acesso|map_ula|s[4]~74 , acesso|map_ula|s[4]~74, projeto_final, 1
instance = comp, \acesso|map_ula|s[4]~80 , acesso|map_ula|s[4]~80, projeto_final, 1
instance = comp, \acesso|map_ula|s[4]~81 , acesso|map_ula|s[4]~81, projeto_final, 1
instance = comp, \acesso|map_ula|s[4] , acesso|map_ula|s[4], projeto_final, 1
instance = comp, \acesso|addr_ram[4]~feeder , acesso|addr_ram[4]~feeder, projeto_final, 1
instance = comp, \acesso|addr_ram[4] , acesso|addr_ram[4], projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a125 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a125, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a109 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a109, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[13]~82 , acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[13]~82, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a77 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a77, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a93 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a93, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[13]~81 , acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[13]~81, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a45 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a45, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a61 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a61, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[13]~79 , acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[13]~79, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a13 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a13, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a29 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a29, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[13]~78 , acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[13]~78, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[13]~80 , acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[13]~80, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[13]~83 , acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[13]~83, projeto_final, 1
instance = comp, \acesso|entrada_brg~15 , acesso|entrada_brg~15, projeto_final, 1
instance = comp, \acesso|entrada_brg[13] , acesso|entrada_brg[13], projeto_final, 1
instance = comp, \acesso|map_banco_regs|r8|q[13] , acesso|map_banco_regs|r8|q[13], projeto_final, 1
instance = comp, \acesso|map_banco_regs|r2|q[13] , acesso|map_banco_regs|r2|q[13], projeto_final, 1
instance = comp, \acesso|map_banco_regs|r4|q[13] , acesso|map_banco_regs|r4|q[13], projeto_final, 1
instance = comp, \acesso|map_banco_regs|saida[13]~66 , acesso|map_banco_regs|saida[13]~66, projeto_final, 1
instance = comp, \acesso|map_banco_regs|r6|q[13] , acesso|map_banco_regs|r6|q[13], projeto_final, 1
instance = comp, \acesso|map_banco_regs|saida[13]~67 , acesso|map_banco_regs|saida[13]~67, projeto_final, 1
instance = comp, \acesso|map_banco_regs|r3|q[13] , acesso|map_banco_regs|r3|q[13], projeto_final, 1
instance = comp, \acesso|map_banco_regs|r7|q[13] , acesso|map_banco_regs|r7|q[13], projeto_final, 1
instance = comp, \acesso|map_banco_regs|r1|q[13] , acesso|map_banco_regs|r1|q[13], projeto_final, 1
instance = comp, \acesso|map_banco_regs|r5|q[13] , acesso|map_banco_regs|r5|q[13], projeto_final, 1
instance = comp, \acesso|map_banco_regs|saida[13]~68 , acesso|map_banco_regs|saida[13]~68, projeto_final, 1
instance = comp, \acesso|map_banco_regs|saida[13]~69 , acesso|map_banco_regs|saida[13]~69, projeto_final, 1
instance = comp, \acesso|map_banco_regs|saida[13]~70 , acesso|map_banco_regs|saida[13]~70, projeto_final, 1
instance = comp, \acesso|map_banco_regs|saida[13] , acesso|map_banco_regs|saida[13], projeto_final, 1
instance = comp, \acesso|a_ula[13] , acesso|a_ula[13], projeto_final, 1
instance = comp, \acesso|b_ula~16 , acesso|b_ula~16, projeto_final, 1
instance = comp, \acesso|b_ula[13] , acesso|b_ula[13], projeto_final, 1
instance = comp, \acesso|map_ula|Add0~41 , acesso|map_ula|Add0~41, projeto_final, 1
instance = comp, \acesso|map_ula|Add0~42 , acesso|map_ula|Add0~42, projeto_final, 1
instance = comp, \acesso|map_ula|Add0~45 , acesso|map_ula|Add0~45, projeto_final, 1
instance = comp, \acesso|map_ula|s[14]~153 , acesso|map_ula|s[14]~153, projeto_final, 1
instance = comp, \acesso|map_ula|s[14]~161 , acesso|map_ula|s[14]~161, projeto_final, 1
instance = comp, \acesso|map_ula|s[0]~155 , acesso|map_ula|s[0]~155, projeto_final, 1
instance = comp, \acesso|map_ula|s[0]~154 , acesso|map_ula|s[0]~154, projeto_final, 1
instance = comp, \acesso|map_ula|s[0]~156 , acesso|map_ula|s[0]~156, projeto_final, 1
instance = comp, \acesso|map_ula|s[0]~157 , acesso|map_ula|s[0]~157, projeto_final, 1
instance = comp, \acesso|map_ula|s[0]~158 , acesso|map_ula|s[0]~158, projeto_final, 1
instance = comp, \acesso|map_ula|s[0]~159 , acesso|map_ula|s[0]~159, projeto_final, 1
instance = comp, \acesso|map_ula|s[14]~160 , acesso|map_ula|s[14]~160, projeto_final, 1
instance = comp, \acesso|map_ula|s[14]~162 , acesso|map_ula|s[14]~162, projeto_final, 1
instance = comp, \acesso|map_ula|s[14]~163 , acesso|map_ula|s[14]~163, projeto_final, 1
instance = comp, \acesso|map_ula|s[14] , acesso|map_ula|s[14], projeto_final, 1
instance = comp, \acesso|data_in_ram[14]~feeder , acesso|data_in_ram[14]~feeder, projeto_final, 1
instance = comp, \acesso|data_in_ram[14] , acesso|data_in_ram[14], projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a30 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a30, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a14 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a14, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[14]~84 , acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[14]~84, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a46 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a46, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a62 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a62, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[14]~85 , acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[14]~85, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[14]~86 , acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[14]~86, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a110 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a110, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a126 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a126, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[14]~88 , acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[14]~88, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a94 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a94, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a78 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a78, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[14]~87 , acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[14]~87, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[14]~89 , acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[14]~89, projeto_final, 1
instance = comp, \acesso|entrada_brg~16 , acesso|entrada_brg~16, projeto_final, 1
instance = comp, \acesso|entrada_brg[14] , acesso|entrada_brg[14], projeto_final, 1
instance = comp, \acesso|map_banco_regs|r8|q[14] , acesso|map_banco_regs|r8|q[14], projeto_final, 1
instance = comp, \acesso|map_banco_regs|r2|q[14] , acesso|map_banco_regs|r2|q[14], projeto_final, 1
instance = comp, \acesso|map_banco_regs|r4|q[14] , acesso|map_banco_regs|r4|q[14], projeto_final, 1
instance = comp, \acesso|map_banco_regs|saida[14]~71 , acesso|map_banco_regs|saida[14]~71, projeto_final, 1
instance = comp, \acesso|map_banco_regs|r6|q[14] , acesso|map_banco_regs|r6|q[14], projeto_final, 1
instance = comp, \acesso|map_banco_regs|saida[14]~72 , acesso|map_banco_regs|saida[14]~72, projeto_final, 1
instance = comp, \acesso|map_banco_regs|r7|q[14] , acesso|map_banco_regs|r7|q[14], projeto_final, 1
instance = comp, \acesso|map_banco_regs|r3|q[14] , acesso|map_banco_regs|r3|q[14], projeto_final, 1
instance = comp, \acesso|map_banco_regs|r1|q[14] , acesso|map_banco_regs|r1|q[14], projeto_final, 1
instance = comp, \acesso|map_banco_regs|r5|q[14] , acesso|map_banco_regs|r5|q[14], projeto_final, 1
instance = comp, \acesso|map_banco_regs|saida[14]~73 , acesso|map_banco_regs|saida[14]~73, projeto_final, 1
instance = comp, \acesso|map_banco_regs|saida[14]~74 , acesso|map_banco_regs|saida[14]~74, projeto_final, 1
instance = comp, \acesso|map_banco_regs|saida[14]~75 , acesso|map_banco_regs|saida[14]~75, projeto_final, 1
instance = comp, \acesso|map_banco_regs|saida[14] , acesso|map_banco_regs|saida[14], projeto_final, 1
instance = comp, \acesso|a_ula[14] , acesso|a_ula[14], projeto_final, 1
instance = comp, \acesso|map_ula|ShiftRight0~29 , acesso|map_ula|ShiftRight0~29, projeto_final, 1
instance = comp, \acesso|map_ula|ShiftRight0~30 , acesso|map_ula|ShiftRight0~30, projeto_final, 1
instance = comp, \acesso|map_ula|ShiftRight0~13 , acesso|map_ula|ShiftRight0~13, projeto_final, 1
instance = comp, \acesso|map_ula|s[2]~48 , acesso|map_ula|s[2]~48, projeto_final, 1
instance = comp, \acesso|map_ula|s[2]~49 , acesso|map_ula|s[2]~49, projeto_final, 1
instance = comp, \acesso|map_ula|s[2]~54 , acesso|map_ula|s[2]~54, projeto_final, 1
instance = comp, \acesso|map_ula|s[2]~55 , acesso|map_ula|s[2]~55, projeto_final, 1
instance = comp, \acesso|map_ula|s[2]~57 , acesso|map_ula|s[2]~57, projeto_final, 1
instance = comp, \acesso|map_ula|s[2]~56 , acesso|map_ula|s[2]~56, projeto_final, 1
instance = comp, \acesso|map_ula|s[2]~58 , acesso|map_ula|s[2]~58, projeto_final, 1
instance = comp, \acesso|map_ula|s[2]~60 , acesso|map_ula|s[2]~60, projeto_final, 1
instance = comp, \acesso|map_ula|s[2] , acesso|map_ula|s[2], projeto_final, 1
instance = comp, \acesso|data_in_ram[2]~feeder , acesso|data_in_ram[2]~feeder, projeto_final, 1
instance = comp, \acesso|data_in_ram[2] , acesso|data_in_ram[2], projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a66 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a66, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a82 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a82, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[2]~15 , acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[2]~15, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a98 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a98, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a114 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a114, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[2]~16 , acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[2]~16, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a50 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a50, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a34 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a34, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[2]~13 , acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[2]~13, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a2 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a2, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a18 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a18, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[2]~12 , acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[2]~12, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[2]~14 , acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[2]~14, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[2]~17 , acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[2]~17, projeto_final, 1
instance = comp, \acesso|entrada_brg~4 , acesso|entrada_brg~4, projeto_final, 1
instance = comp, \acesso|entrada_brg[2] , acesso|entrada_brg[2], projeto_final, 1
instance = comp, \acesso|map_banco_regs|r8|q[2] , acesso|map_banco_regs|r8|q[2], projeto_final, 1
instance = comp, \acesso|map_banco_regs|r2|q[2] , acesso|map_banco_regs|r2|q[2], projeto_final, 1
instance = comp, \acesso|map_banco_regs|r4|q[2] , acesso|map_banco_regs|r4|q[2], projeto_final, 1
instance = comp, \acesso|map_banco_regs|saida[2]~11 , acesso|map_banco_regs|saida[2]~11, projeto_final, 1
instance = comp, \acesso|map_banco_regs|r6|q[2] , acesso|map_banco_regs|r6|q[2], projeto_final, 1
instance = comp, \acesso|map_banco_regs|saida[2]~12 , acesso|map_banco_regs|saida[2]~12, projeto_final, 1
instance = comp, \acesso|map_banco_regs|r7|q[2] , acesso|map_banco_regs|r7|q[2], projeto_final, 1
instance = comp, \acesso|map_banco_regs|r1|q[2] , acesso|map_banco_regs|r1|q[2], projeto_final, 1
instance = comp, \acesso|map_banco_regs|r5|q[2] , acesso|map_banco_regs|r5|q[2], projeto_final, 1
instance = comp, \acesso|map_banco_regs|saida[2]~13 , acesso|map_banco_regs|saida[2]~13, projeto_final, 1
instance = comp, \acesso|map_banco_regs|r3|q[2] , acesso|map_banco_regs|r3|q[2], projeto_final, 1
instance = comp, \acesso|map_banco_regs|saida[2]~14 , acesso|map_banco_regs|saida[2]~14, projeto_final, 1
instance = comp, \acesso|map_banco_regs|saida[2]~15 , acesso|map_banco_regs|saida[2]~15, projeto_final, 1
instance = comp, \acesso|map_banco_regs|saida[2] , acesso|map_banco_regs|saida[2], projeto_final, 1
instance = comp, \acesso|b_ula~5 , acesso|b_ula~5, projeto_final, 1
instance = comp, \acesso|b_ula[2] , acesso|b_ula[2], projeto_final, 1
instance = comp, \acesso|map_ula|ShiftRight0~23 , acesso|map_ula|ShiftRight0~23, projeto_final, 1
instance = comp, \acesso|map_ula|s[1]~41 , acesso|map_ula|s[1]~41, projeto_final, 1
instance = comp, \acesso|map_ula|ShiftRight0~16 , acesso|map_ula|ShiftRight0~16, projeto_final, 1
instance = comp, \acesso|map_ula|ShiftRight0~15 , acesso|map_ula|ShiftRight0~15, projeto_final, 1
instance = comp, \acesso|map_ula|ShiftRight0~17 , acesso|map_ula|ShiftRight0~17, projeto_final, 1
instance = comp, \acesso|map_ula|ShiftRight0~14 , acesso|map_ula|ShiftRight0~14, projeto_final, 1
instance = comp, \acesso|map_ula|s[1]~37 , acesso|map_ula|s[1]~37, projeto_final, 1
instance = comp, \acesso|map_ula|s[1]~38 , acesso|map_ula|s[1]~38, projeto_final, 1
instance = comp, \acesso|map_ula|s[1]~39 , acesso|map_ula|s[1]~39, projeto_final, 1
instance = comp, \acesso|map_ula|s[1]~40 , acesso|map_ula|s[1]~40, projeto_final, 1
instance = comp, \acesso|map_ula|s[1]~42 , acesso|map_ula|s[1]~42, projeto_final, 1
instance = comp, \acesso|map_ula|s[1]~43 , acesso|map_ula|s[1]~43, projeto_final, 1
instance = comp, \acesso|map_ula|s[1]~44 , acesso|map_ula|s[1]~44, projeto_final, 1
instance = comp, \acesso|map_ula|s[1]~33 , acesso|map_ula|s[1]~33, projeto_final, 1
instance = comp, \acesso|map_ula|s[1]~34 , acesso|map_ula|s[1]~34, projeto_final, 1
instance = comp, \acesso|map_ula|s~35 , acesso|map_ula|s~35, projeto_final, 1
instance = comp, \acesso|map_ula|s[1]~36 , acesso|map_ula|s[1]~36, projeto_final, 1
instance = comp, \acesso|map_ula|s[1]~45 , acesso|map_ula|s[1]~45, projeto_final, 1
instance = comp, \acesso|map_ula|s[1] , acesso|map_ula|s[1], projeto_final, 1
instance = comp, \acesso|data_in_ram[1]~feeder , acesso|data_in_ram[1]~feeder, projeto_final, 1
instance = comp, \acesso|data_in_ram[1] , acesso|data_in_ram[1], projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a33 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a33, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a49 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a49, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[1]~7 , acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[1]~7, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a17 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a17, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a1 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a1, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[1]~6 , acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[1]~6, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[1]~8 , acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[1]~8, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a113 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a113, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a97 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a97, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[1]~10 , acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[1]~10, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a81 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a81, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a65 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a65, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[1]~9 , acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[1]~9, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[1]~11 , acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[1]~11, projeto_final, 1
instance = comp, \acesso|entrada_brg~3 , acesso|entrada_brg~3, projeto_final, 1
instance = comp, \acesso|entrada_brg[1] , acesso|entrada_brg[1], projeto_final, 1
instance = comp, \acesso|map_banco_regs|r7|q[1] , acesso|map_banco_regs|r7|q[1], projeto_final, 1
instance = comp, \acesso|map_banco_regs|r5|q[1] , acesso|map_banco_regs|r5|q[1], projeto_final, 1
instance = comp, \acesso|map_banco_regs|r1|q[1] , acesso|map_banco_regs|r1|q[1], projeto_final, 1
instance = comp, \acesso|map_banco_regs|saida[1]~8 , acesso|map_banco_regs|saida[1]~8, projeto_final, 1
instance = comp, \acesso|map_banco_regs|r3|q[1] , acesso|map_banco_regs|r3|q[1], projeto_final, 1
instance = comp, \acesso|map_banco_regs|saida[1]~9 , acesso|map_banco_regs|saida[1]~9, projeto_final, 1
instance = comp, \acesso|map_banco_regs|r6|q[1] , acesso|map_banco_regs|r6|q[1], projeto_final, 1
instance = comp, \acesso|map_banco_regs|r8|q[1] , acesso|map_banco_regs|r8|q[1], projeto_final, 1
instance = comp, \acesso|map_banco_regs|r2|q[1] , acesso|map_banco_regs|r2|q[1], projeto_final, 1
instance = comp, \acesso|map_banco_regs|r4|q[1] , acesso|map_banco_regs|r4|q[1], projeto_final, 1
instance = comp, \acesso|map_banco_regs|saida[1]~6 , acesso|map_banco_regs|saida[1]~6, projeto_final, 1
instance = comp, \acesso|map_banco_regs|saida[1]~7 , acesso|map_banco_regs|saida[1]~7, projeto_final, 1
instance = comp, \acesso|map_banco_regs|saida[1]~10 , acesso|map_banco_regs|saida[1]~10, projeto_final, 1
instance = comp, \acesso|map_banco_regs|saida[1] , acesso|map_banco_regs|saida[1], projeto_final, 1
instance = comp, \acesso|b_ula~1 , acesso|b_ula~1, projeto_final, 1
instance = comp, \acesso|b_ula[1] , acesso|b_ula[1], projeto_final, 1
instance = comp, \acesso|map_ula|ShiftLeft0~4 , acesso|map_ula|ShiftLeft0~4, projeto_final, 1
instance = comp, \acesso|map_ula|s[3]~63 , acesso|map_ula|s[3]~63, projeto_final, 1
instance = comp, \acesso|map_ula|s[3]~64 , acesso|map_ula|s[3]~64, projeto_final, 1
instance = comp, \acesso|map_ula|s[3]~61 , acesso|map_ula|s[3]~61, projeto_final, 1
instance = comp, \acesso|map_ula|s[3]~62 , acesso|map_ula|s[3]~62, projeto_final, 1
instance = comp, \acesso|map_ula|s[3]~65 , acesso|map_ula|s[3]~65, projeto_final, 1
instance = comp, \acesso|map_ula|s[3]~69 , acesso|map_ula|s[3]~69, projeto_final, 1
instance = comp, \acesso|map_ula|s[3]~70 , acesso|map_ula|s[3]~70, projeto_final, 1
instance = comp, \acesso|map_ula|s[3] , acesso|map_ula|s[3], projeto_final, 1
instance = comp, \acesso|data_in_ram[3]~feeder , acesso|data_in_ram[3]~feeder, projeto_final, 1
instance = comp, \acesso|data_in_ram[3] , acesso|data_in_ram[3], projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a83 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a83, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a67 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a67, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[3]~21 , acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[3]~21, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a115 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a115, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a99 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a99, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[3]~22 , acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[3]~22, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a19 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a19, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a3 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a3, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[3]~18 , acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[3]~18, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a35 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a35, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a51 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a51, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[3]~19 , acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[3]~19, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[3]~20 , acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[3]~20, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[3]~23 , acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[3]~23, projeto_final, 1
instance = comp, \acesso|entrada_brg~5 , acesso|entrada_brg~5, projeto_final, 1
instance = comp, \switches[3]~input , switches[3]~input, projeto_final, 1
instance = comp, \acesso|entrada_brg[3] , acesso|entrada_brg[3], projeto_final, 1
instance = comp, \acesso|map_banco_regs|r8|q[3] , acesso|map_banco_regs|r8|q[3], projeto_final, 1
instance = comp, \acesso|map_banco_regs|r2|q[3] , acesso|map_banco_regs|r2|q[3], projeto_final, 1
instance = comp, \acesso|map_banco_regs|r4|q[3] , acesso|map_banco_regs|r4|q[3], projeto_final, 1
instance = comp, \acesso|map_banco_regs|saida[3]~16 , acesso|map_banco_regs|saida[3]~16, projeto_final, 1
instance = comp, \acesso|map_banco_regs|r6|q[3] , acesso|map_banco_regs|r6|q[3], projeto_final, 1
instance = comp, \acesso|map_banco_regs|saida[3]~17 , acesso|map_banco_regs|saida[3]~17, projeto_final, 1
instance = comp, \acesso|map_banco_regs|r7|q[3] , acesso|map_banco_regs|r7|q[3], projeto_final, 1
instance = comp, \acesso|map_banco_regs|r1|q[3] , acesso|map_banco_regs|r1|q[3], projeto_final, 1
instance = comp, \acesso|map_banco_regs|r5|q[3] , acesso|map_banco_regs|r5|q[3], projeto_final, 1
instance = comp, \acesso|map_banco_regs|saida[3]~18 , acesso|map_banco_regs|saida[3]~18, projeto_final, 1
instance = comp, \acesso|map_banco_regs|r3|q[3] , acesso|map_banco_regs|r3|q[3], projeto_final, 1
instance = comp, \acesso|map_banco_regs|saida[3]~19 , acesso|map_banco_regs|saida[3]~19, projeto_final, 1
instance = comp, \acesso|map_banco_regs|saida[3]~20 , acesso|map_banco_regs|saida[3]~20, projeto_final, 1
instance = comp, \acesso|map_banco_regs|saida[3] , acesso|map_banco_regs|saida[3], projeto_final, 1
instance = comp, \acesso|map_eop|operacao_atual[3]~feeder , acesso|map_eop|operacao_atual[3]~feeder, projeto_final, 1
instance = comp, \acesso|map_eop|operacao_atual[3] , acesso|map_eop|operacao_atual[3], projeto_final, 1
instance = comp, \acesso|map_eop|constante[3]~feeder , acesso|map_eop|constante[3]~feeder, projeto_final, 1
instance = comp, \acesso|map_eop|constante[3] , acesso|map_eop|constante[3], projeto_final, 1
instance = comp, \acesso|b_ula~6 , acesso|b_ula~6, projeto_final, 1
instance = comp, \acesso|b_ula[3] , acesso|b_ula[3], projeto_final, 1
instance = comp, \acesso|map_ula|s[3]~50 , acesso|map_ula|s[3]~50, projeto_final, 1
instance = comp, \acesso|map_ula|s[13]~134 , acesso|map_ula|s[13]~134, projeto_final, 1
instance = comp, \acesso|map_ula|s[13]~146 , acesso|map_ula|s[13]~146, projeto_final, 1
instance = comp, \acesso|map_ula|ShiftRight0~37 , acesso|map_ula|ShiftRight0~37, projeto_final, 1
instance = comp, \acesso|map_ula|ShiftLeft0~32 , acesso|map_ula|ShiftLeft0~32, projeto_final, 1
instance = comp, \acesso|map_ula|ShiftLeft0~31 , acesso|map_ula|ShiftLeft0~31, projeto_final, 1
instance = comp, \acesso|map_ula|s[13]~144 , acesso|map_ula|s[13]~144, projeto_final, 1
instance = comp, \acesso|map_ula|s[13]~145 , acesso|map_ula|s[13]~145, projeto_final, 1
instance = comp, \acesso|map_ula|s[13]~180 , acesso|map_ula|s[13]~180, projeto_final, 1
instance = comp, \acesso|map_ula|s[13]~147 , acesso|map_ula|s[13]~147, projeto_final, 1
instance = comp, \acesso|map_ula|s[13]~148 , acesso|map_ula|s[13]~148, projeto_final, 1
instance = comp, \acesso|map_ula|s[13]~141 , acesso|map_ula|s[13]~141, projeto_final, 1
instance = comp, \acesso|map_ula|s[13]~142 , acesso|map_ula|s[13]~142, projeto_final, 1
instance = comp, \acesso|map_ula|s[13]~143 , acesso|map_ula|s[13]~143, projeto_final, 1
instance = comp, \acesso|map_ula|s[13]~149 , acesso|map_ula|s[13]~149, projeto_final, 1
instance = comp, \acesso|map_ula|s[13] , acesso|map_ula|s[13], projeto_final, 1
instance = comp, \acesso|addr_ram[13] , acesso|addr_ram[13], projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a[0] , acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a[0], projeto_final, 1
instance = comp, \acesso|data_in_ram[15]~feeder , acesso|data_in_ram[15]~feeder, projeto_final, 1
instance = comp, \acesso|data_in_ram[15] , acesso|data_in_ram[15], projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a111 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a111, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a127 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a127, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[15]~94 , acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[15]~94, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a31 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a31, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a15 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a15, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[15]~90 , acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[15]~90, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a47 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a47, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a63 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a63, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[15]~91 , acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[15]~91, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[15]~92 , acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[15]~92, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a95 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a95, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a79 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a79, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[15]~93 , acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[15]~93, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[15]~95 , acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[15]~95, projeto_final, 1
instance = comp, \acesso|entrada_brg~17 , acesso|entrada_brg~17, projeto_final, 1
instance = comp, \acesso|entrada_brg[15] , acesso|entrada_brg[15], projeto_final, 1
instance = comp, \acesso|map_banco_regs|r8|q[15] , acesso|map_banco_regs|r8|q[15], projeto_final, 1
instance = comp, \acesso|map_banco_regs|r6|q[15] , acesso|map_banco_regs|r6|q[15], projeto_final, 1
instance = comp, \acesso|map_banco_regs|r2|q[15] , acesso|map_banco_regs|r2|q[15], projeto_final, 1
instance = comp, \acesso|map_banco_regs|r4|q[15] , acesso|map_banco_regs|r4|q[15], projeto_final, 1
instance = comp, \acesso|map_banco_regs|saida[15]~76 , acesso|map_banco_regs|saida[15]~76, projeto_final, 1
instance = comp, \acesso|map_banco_regs|saida[15]~77 , acesso|map_banco_regs|saida[15]~77, projeto_final, 1
instance = comp, \acesso|map_banco_regs|r7|q[15] , acesso|map_banco_regs|r7|q[15], projeto_final, 1
instance = comp, \acesso|map_banco_regs|r3|q[15] , acesso|map_banco_regs|r3|q[15], projeto_final, 1
instance = comp, \acesso|map_banco_regs|r1|q[15] , acesso|map_banco_regs|r1|q[15], projeto_final, 1
instance = comp, \acesso|map_banco_regs|r5|q[15] , acesso|map_banco_regs|r5|q[15], projeto_final, 1
instance = comp, \acesso|map_banco_regs|saida[15]~78 , acesso|map_banco_regs|saida[15]~78, projeto_final, 1
instance = comp, \acesso|map_banco_regs|saida[15]~79 , acesso|map_banco_regs|saida[15]~79, projeto_final, 1
instance = comp, \acesso|map_banco_regs|saida[15]~80 , acesso|map_banco_regs|saida[15]~80, projeto_final, 1
instance = comp, \acesso|map_banco_regs|saida[15] , acesso|map_banco_regs|saida[15], projeto_final, 1
instance = comp, \acesso|a_ula[15] , acesso|a_ula[15], projeto_final, 1
instance = comp, \acesso|b_ula~18 , acesso|b_ula~18, projeto_final, 1
instance = comp, \acesso|b_ula[15] , acesso|b_ula[15], projeto_final, 1
instance = comp, \acesso|map_ula|Add0~47 , acesso|map_ula|Add0~47, projeto_final, 1
instance = comp, \acesso|map_ula|Add0~48 , acesso|map_ula|Add0~48, projeto_final, 1
instance = comp, \acesso|map_ula|s[15]~172 , acesso|map_ula|s[15]~172, projeto_final, 1
instance = comp, \acesso|map_ula|s[1]~167 , acesso|map_ula|s[1]~167, projeto_final, 1
instance = comp, \acesso|map_ula|s[1]~168 , acesso|map_ula|s[1]~168, projeto_final, 1
instance = comp, \acesso|map_ula|s[1]~169 , acesso|map_ula|s[1]~169, projeto_final, 1
instance = comp, \acesso|map_ula|s[1]~170 , acesso|map_ula|s[1]~170, projeto_final, 1
instance = comp, \acesso|map_ula|s[1]~171 , acesso|map_ula|s[1]~171, projeto_final, 1
instance = comp, \acesso|map_ula|s[15]~173 , acesso|map_ula|s[15]~173, projeto_final, 1
instance = comp, \acesso|map_ula|s[15]~174 , acesso|map_ula|s[15]~174, projeto_final, 1
instance = comp, \acesso|map_ula|s[15]~165 , acesso|map_ula|s[15]~165, projeto_final, 1
instance = comp, \acesso|map_ula|s[15]~164 , acesso|map_ula|s[15]~164, projeto_final, 1
instance = comp, \acesso|map_ula|s[15]~166 , acesso|map_ula|s[15]~166, projeto_final, 1
instance = comp, \acesso|map_ula|s[15]~175 , acesso|map_ula|s[15]~175, projeto_final, 1
instance = comp, \acesso|map_ula|s[15] , acesso|map_ula|s[15], projeto_final, 1
instance = comp, \acesso|addr_ram[15] , acesso|addr_ram[15], projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a[2] , acesso|map_ram|ram_image_rtl_0|auto_generated|address_reg_a[2], projeto_final, 1
instance = comp, \acesso|data_in_ram[4]~feeder , acesso|data_in_ram[4]~feeder, projeto_final, 1
instance = comp, \acesso|data_in_ram[4] , acesso|data_in_ram[4], projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a68 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a68, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a84 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a84, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[4]~27 , acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[4]~27, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a100 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a100, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a116 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a116, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[4]~28 , acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[4]~28, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a52 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a52, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a36 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a36, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[4]~25 , acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[4]~25, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a4 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a4, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a20 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a20, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[4]~24 , acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[4]~24, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[4]~26 , acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[4]~26, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[4]~29 , acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[4]~29, projeto_final, 1
instance = comp, \acesso|entrada_brg~6 , acesso|entrada_brg~6, projeto_final, 1
instance = comp, \acesso|entrada_brg[4] , acesso|entrada_brg[4], projeto_final, 1
instance = comp, \acesso|map_banco_regs|r8|q[4] , acesso|map_banco_regs|r8|q[4], projeto_final, 1
instance = comp, \acesso|map_banco_regs|r4|q[4] , acesso|map_banco_regs|r4|q[4], projeto_final, 1
instance = comp, \acesso|map_banco_regs|r2|q[4] , acesso|map_banco_regs|r2|q[4], projeto_final, 1
instance = comp, \acesso|map_banco_regs|saida[4]~21 , acesso|map_banco_regs|saida[4]~21, projeto_final, 1
instance = comp, \acesso|map_banco_regs|r6|q[4] , acesso|map_banco_regs|r6|q[4], projeto_final, 1
instance = comp, \acesso|map_banco_regs|saida[4]~22 , acesso|map_banco_regs|saida[4]~22, projeto_final, 1
instance = comp, \acesso|map_banco_regs|r7|q[4] , acesso|map_banco_regs|r7|q[4], projeto_final, 1
instance = comp, \acesso|map_banco_regs|r3|q[4] , acesso|map_banco_regs|r3|q[4], projeto_final, 1
instance = comp, \acesso|map_banco_regs|r1|q[4] , acesso|map_banco_regs|r1|q[4], projeto_final, 1
instance = comp, \acesso|map_banco_regs|r5|q[4] , acesso|map_banco_regs|r5|q[4], projeto_final, 1
instance = comp, \acesso|map_banco_regs|saida[4]~23 , acesso|map_banco_regs|saida[4]~23, projeto_final, 1
instance = comp, \acesso|map_banco_regs|saida[4]~24 , acesso|map_banco_regs|saida[4]~24, projeto_final, 1
instance = comp, \acesso|map_banco_regs|saida[4]~25 , acesso|map_banco_regs|saida[4]~25, projeto_final, 1
instance = comp, \acesso|map_banco_regs|saida[4] , acesso|map_banco_regs|saida[4], projeto_final, 1
instance = comp, \acesso|a_ula[4] , acesso|a_ula[4], projeto_final, 1
instance = comp, \acesso|map_ula|ShiftLeft0~10 , acesso|map_ula|ShiftLeft0~10, projeto_final, 1
instance = comp, \acesso|map_ula|s[5]~82 , acesso|map_ula|s[5]~82, projeto_final, 1
instance = comp, \acesso|map_ula|s[5]~83 , acesso|map_ula|s[5]~83, projeto_final, 1
instance = comp, \acesso|map_ula|s[5]~84 , acesso|map_ula|s[5]~84, projeto_final, 1
instance = comp, \acesso|map_ula|s[5]~85 , acesso|map_ula|s[5]~85, projeto_final, 1
instance = comp, \acesso|map_ula|s[5]~86 , acesso|map_ula|s[5]~86, projeto_final, 1
instance = comp, \acesso|map_ula|s[5]~87 , acesso|map_ula|s[5]~87, projeto_final, 1
instance = comp, \acesso|map_ula|s[5]~88 , acesso|map_ula|s[5]~88, projeto_final, 1
instance = comp, \acesso|map_ula|s[5] , acesso|map_ula|s[5], projeto_final, 1
instance = comp, \acesso|data_in_ram[5]~feeder , acesso|data_in_ram[5]~feeder, projeto_final, 1
instance = comp, \acesso|data_in_ram[5] , acesso|data_in_ram[5], projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a69 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a69, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a85 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a85, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[5]~33 , acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[5]~33, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a21 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a21, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a5 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a5, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[5]~30 , acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[5]~30, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a37 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a37, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a53 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a53, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[5]~31 , acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[5]~31, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[5]~32 , acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[5]~32, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a101 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a101, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a117 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a117, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[5]~34 , acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[5]~34, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[5]~35 , acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[5]~35, projeto_final, 1
instance = comp, \acesso|entrada_brg~7 , acesso|entrada_brg~7, projeto_final, 1
instance = comp, \acesso|entrada_brg[5] , acesso|entrada_brg[5], projeto_final, 1
instance = comp, \acesso|map_banco_regs|r8|q[5] , acesso|map_banco_regs|r8|q[5], projeto_final, 1
instance = comp, \acesso|map_banco_regs|r4|q[5] , acesso|map_banco_regs|r4|q[5], projeto_final, 1
instance = comp, \acesso|map_banco_regs|r2|q[5] , acesso|map_banco_regs|r2|q[5], projeto_final, 1
instance = comp, \acesso|map_banco_regs|saida[5]~26 , acesso|map_banco_regs|saida[5]~26, projeto_final, 1
instance = comp, \acesso|map_banco_regs|r6|q[5] , acesso|map_banco_regs|r6|q[5], projeto_final, 1
instance = comp, \acesso|map_banco_regs|saida[5]~27 , acesso|map_banco_regs|saida[5]~27, projeto_final, 1
instance = comp, \acesso|map_banco_regs|r7|q[5] , acesso|map_banco_regs|r7|q[5], projeto_final, 1
instance = comp, \acesso|map_banco_regs|r3|q[5] , acesso|map_banco_regs|r3|q[5], projeto_final, 1
instance = comp, \acesso|map_banco_regs|r5|q[5] , acesso|map_banco_regs|r5|q[5], projeto_final, 1
instance = comp, \acesso|map_banco_regs|r1|q[5] , acesso|map_banco_regs|r1|q[5], projeto_final, 1
instance = comp, \acesso|map_banco_regs|saida[5]~28 , acesso|map_banco_regs|saida[5]~28, projeto_final, 1
instance = comp, \acesso|map_banco_regs|saida[5]~29 , acesso|map_banco_regs|saida[5]~29, projeto_final, 1
instance = comp, \acesso|map_banco_regs|saida[5]~30 , acesso|map_banco_regs|saida[5]~30, projeto_final, 1
instance = comp, \acesso|map_banco_regs|saida[5] , acesso|map_banco_regs|saida[5], projeto_final, 1
instance = comp, \acesso|b_ula~8 , acesso|b_ula~8, projeto_final, 1
instance = comp, \acesso|b_ula[5] , acesso|b_ula[5], projeto_final, 1
instance = comp, \acesso|map_ula|ShiftLeft0~0 , acesso|map_ula|ShiftLeft0~0, projeto_final, 1
instance = comp, \acesso|map_ula|s[0]~21 , acesso|map_ula|s[0]~21, projeto_final, 1
instance = comp, \acesso|map_ula|s[0]~22 , acesso|map_ula|s[0]~22, projeto_final, 1
instance = comp, \acesso|map_ula|s[0]~23 , acesso|map_ula|s[0]~23, projeto_final, 1
instance = comp, \acesso|map_ula|s[0]~24 , acesso|map_ula|s[0]~24, projeto_final, 1
instance = comp, \acesso|map_ula|s[0]~25 , acesso|map_ula|s[0]~25, projeto_final, 1
instance = comp, \acesso|map_ula|s[0]~26 , acesso|map_ula|s[0]~26, projeto_final, 1
instance = comp, \acesso|map_ula|s[0]~27 , acesso|map_ula|s[0]~27, projeto_final, 1
instance = comp, \acesso|map_ula|s~30 , acesso|map_ula|s~30, projeto_final, 1
instance = comp, \acesso|map_ula|s[0]~28 , acesso|map_ula|s[0]~28, projeto_final, 1
instance = comp, \acesso|map_ula|s[0]~29 , acesso|map_ula|s[0]~29, projeto_final, 1
instance = comp, \acesso|map_ula|s[0]~31 , acesso|map_ula|s[0]~31, projeto_final, 1
instance = comp, \acesso|map_ula|s[0]~32 , acesso|map_ula|s[0]~32, projeto_final, 1
instance = comp, \acesso|map_ula|s[0] , acesso|map_ula|s[0], projeto_final, 1
instance = comp, \acesso|data_in_ram[0]~feeder , acesso|data_in_ram[0]~feeder, projeto_final, 1
instance = comp, \acesso|data_in_ram[0] , acesso|data_in_ram[0], projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a80 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a80, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a64 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a64, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[0]~3 , acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[0]~3, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a112 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a112, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a96 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a96, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[0]~4 , acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[0]~4, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a48 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a48, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a32 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a32, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[0]~1 , acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[0]~1, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a0 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a0, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a16 , acesso|map_ram|ram_image_rtl_0|auto_generated|ram_block1a16, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[0]~0 , acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[0]~0, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[0]~2 , acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[0]~2, projeto_final, 1
instance = comp, \acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[0]~5 , acesso|map_ram|ram_image_rtl_0|auto_generated|mux2|result_node[0]~5, projeto_final, 1
instance = comp, \acesso|entrada_brg~0 , acesso|entrada_brg~0, projeto_final, 1
instance = comp, \acesso|entrada_brg[0] , acesso|entrada_brg[0], projeto_final, 1
instance = comp, \acesso|map_banco_regs|r2|q[0] , acesso|map_banco_regs|r2|q[0], projeto_final, 1
instance = comp, \acesso|map_banco_regs|r4|q[0] , acesso|map_banco_regs|r4|q[0], projeto_final, 1
instance = comp, \acesso|map_banco_regs|saida[0]~0 , acesso|map_banco_regs|saida[0]~0, projeto_final, 1
instance = comp, \acesso|map_banco_regs|r6|q[0] , acesso|map_banco_regs|r6|q[0], projeto_final, 1
instance = comp, \acesso|map_banco_regs|r8|q[0] , acesso|map_banco_regs|r8|q[0], projeto_final, 1
instance = comp, \acesso|map_banco_regs|saida[0]~1 , acesso|map_banco_regs|saida[0]~1, projeto_final, 1
instance = comp, \acesso|map_banco_regs|r7|q[0] , acesso|map_banco_regs|r7|q[0], projeto_final, 1
instance = comp, \acesso|map_banco_regs|r5|q[0] , acesso|map_banco_regs|r5|q[0], projeto_final, 1
instance = comp, \acesso|map_banco_regs|r1|q[0] , acesso|map_banco_regs|r1|q[0], projeto_final, 1
instance = comp, \acesso|map_banco_regs|saida[0]~2 , acesso|map_banco_regs|saida[0]~2, projeto_final, 1
instance = comp, \acesso|map_banco_regs|r3|q[0] , acesso|map_banco_regs|r3|q[0], projeto_final, 1
instance = comp, \acesso|map_banco_regs|saida[0]~3 , acesso|map_banco_regs|saida[0]~3, projeto_final, 1
instance = comp, \acesso|map_banco_regs|saida[0]~4 , acesso|map_banco_regs|saida[0]~4, projeto_final, 1
instance = comp, \acesso|map_banco_regs|saida[0] , acesso|map_banco_regs|saida[0], projeto_final, 1
instance = comp, \acesso|valor_display[7]~3 , acesso|valor_display[7]~3, projeto_final, 1
instance = comp, \acesso|valor_display~4 , acesso|valor_display~4, projeto_final, 1
instance = comp, \acesso|valor_display~5 , acesso|valor_display~5, projeto_final, 1
instance = comp, \acesso|valor_display[0]~6 , acesso|valor_display[0]~6, projeto_final, 1
instance = comp, \acesso|valor_display[0]~7 , acesso|valor_display[0]~7, projeto_final, 1
instance = comp, \acesso|valor_display[0] , acesso|valor_display[0], projeto_final, 1
instance = comp, \acesso|valor_display~8 , acesso|valor_display~8, projeto_final, 1
instance = comp, \acesso|valor_display~9 , acesso|valor_display~9, projeto_final, 1
instance = comp, \acesso|valor_display[1] , acesso|valor_display[1], projeto_final, 1
instance = comp, \acesso|valor_display~10 , acesso|valor_display~10, projeto_final, 1
instance = comp, \acesso|valor_display~11 , acesso|valor_display~11, projeto_final, 1
instance = comp, \acesso|valor_display[2] , acesso|valor_display[2], projeto_final, 1
instance = comp, \acesso|valor_display~12 , acesso|valor_display~12, projeto_final, 1
instance = comp, \acesso|valor_display~13 , acesso|valor_display~13, projeto_final, 1
instance = comp, \acesso|valor_display[3] , acesso|valor_display[3], projeto_final, 1
instance = comp, \acesso|valor_display~14 , acesso|valor_display~14, projeto_final, 1
instance = comp, \acesso|valor_display~15 , acesso|valor_display~15, projeto_final, 1
instance = comp, \acesso|valor_display[4] , acesso|valor_display[4], projeto_final, 1
instance = comp, \acesso|valor_display~16 , acesso|valor_display~16, projeto_final, 1
instance = comp, \acesso|valor_display~17 , acesso|valor_display~17, projeto_final, 1
instance = comp, \acesso|valor_display[5] , acesso|valor_display[5], projeto_final, 1
instance = comp, \acesso|valor_display~18 , acesso|valor_display~18, projeto_final, 1
instance = comp, \acesso|valor_display~19 , acesso|valor_display~19, projeto_final, 1
instance = comp, \acesso|valor_display[6] , acesso|valor_display[6], projeto_final, 1
instance = comp, \acesso|valor_display~20 , acesso|valor_display~20, projeto_final, 1
instance = comp, \acesso|valor_display~21 , acesso|valor_display~21, projeto_final, 1
instance = comp, \acesso|valor_display[7] , acesso|valor_display[7], projeto_final, 1
instance = comp, \acesso|valor_display~22 , acesso|valor_display~22, projeto_final, 1
instance = comp, \acesso|valor_display~23 , acesso|valor_display~23, projeto_final, 1
instance = comp, \acesso|valor_display[8] , acesso|valor_display[8], projeto_final, 1
instance = comp, \acesso|valor_display~24 , acesso|valor_display~24, projeto_final, 1
instance = comp, \acesso|valor_display~25 , acesso|valor_display~25, projeto_final, 1
instance = comp, \acesso|valor_display[9] , acesso|valor_display[9], projeto_final, 1
instance = comp, \acesso|valor_display~26 , acesso|valor_display~26, projeto_final, 1
instance = comp, \acesso|valor_display~27 , acesso|valor_display~27, projeto_final, 1
instance = comp, \acesso|valor_display[10] , acesso|valor_display[10], projeto_final, 1
instance = comp, \acesso|valor_display~28 , acesso|valor_display~28, projeto_final, 1
instance = comp, \acesso|valor_display~29 , acesso|valor_display~29, projeto_final, 1
instance = comp, \acesso|valor_display[11] , acesso|valor_display[11], projeto_final, 1
instance = comp, \acesso|valor_display~30 , acesso|valor_display~30, projeto_final, 1
instance = comp, \acesso|valor_display~31 , acesso|valor_display~31, projeto_final, 1
instance = comp, \acesso|valor_display[12] , acesso|valor_display[12], projeto_final, 1
instance = comp, \acesso|valor_display~32 , acesso|valor_display~32, projeto_final, 1
instance = comp, \acesso|valor_display~33 , acesso|valor_display~33, projeto_final, 1
instance = comp, \acesso|valor_display[13] , acesso|valor_display[13], projeto_final, 1
instance = comp, \acesso|valor_display~34 , acesso|valor_display~34, projeto_final, 1
instance = comp, \acesso|valor_display~35 , acesso|valor_display~35, projeto_final, 1
instance = comp, \acesso|valor_display[14] , acesso|valor_display[14], projeto_final, 1
instance = comp, \acesso|valor_display~36 , acesso|valor_display~36, projeto_final, 1
instance = comp, \acesso|valor_display~37 , acesso|valor_display~37, projeto_final, 1
instance = comp, \acesso|valor_display[15] , acesso|valor_display[15], projeto_final, 1
instance = comp, \s|decod|display4|a~0 , s|decod|display4|a~0, projeto_final, 1
instance = comp, \s|decod|display3|a~0 , s|decod|display3|a~0, projeto_final, 1
instance = comp, \s|decod|display2|a~0 , s|decod|display2|a~0, projeto_final, 1
instance = comp, \s|decod|display1|a~0 , s|decod|display1|a~0, projeto_final, 1
instance = comp, \s|decod|display4|b~0 , s|decod|display4|b~0, projeto_final, 1
instance = comp, \s|decod|display3|b~0 , s|decod|display3|b~0, projeto_final, 1
instance = comp, \s|decod|display2|b~0 , s|decod|display2|b~0, projeto_final, 1
instance = comp, \s|decod|display1|b~0 , s|decod|display1|b~0, projeto_final, 1
instance = comp, \s|decod|display4|c~0 , s|decod|display4|c~0, projeto_final, 1
instance = comp, \s|decod|display3|c~0 , s|decod|display3|c~0, projeto_final, 1
instance = comp, \s|decod|display2|c~0 , s|decod|display2|c~0, projeto_final, 1
instance = comp, \s|decod|display1|c~0 , s|decod|display1|c~0, projeto_final, 1
instance = comp, \s|decod|display4|d~0 , s|decod|display4|d~0, projeto_final, 1
instance = comp, \s|decod|display3|d~0 , s|decod|display3|d~0, projeto_final, 1
instance = comp, \s|decod|display2|d~0 , s|decod|display2|d~0, projeto_final, 1
instance = comp, \s|decod|display1|d~0 , s|decod|display1|d~0, projeto_final, 1
instance = comp, \s|decod|display4|e~0 , s|decod|display4|e~0, projeto_final, 1
instance = comp, \s|decod|display3|e~0 , s|decod|display3|e~0, projeto_final, 1
instance = comp, \s|decod|display2|e~0 , s|decod|display2|e~0, projeto_final, 1
instance = comp, \s|decod|display1|e~0 , s|decod|display1|e~0, projeto_final, 1
instance = comp, \s|decod|display4|f~0 , s|decod|display4|f~0, projeto_final, 1
instance = comp, \s|decod|display3|f~0 , s|decod|display3|f~0, projeto_final, 1
instance = comp, \s|decod|display2|f~0 , s|decod|display2|f~0, projeto_final, 1
instance = comp, \s|decod|display1|f~0 , s|decod|display1|f~0, projeto_final, 1
instance = comp, \s|decod|display4|g~0 , s|decod|display4|g~0, projeto_final, 1
instance = comp, \s|decod|display3|g~0 , s|decod|display3|g~0, projeto_final, 1
instance = comp, \s|decod|display2|g~0 , s|decod|display2|g~0, projeto_final, 1
instance = comp, \s|decod|display1|g~0 , s|decod|display1|g~0, projeto_final, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
