Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Thu Aug 26 10:33:16 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/iir_sos16/UniformILPNew/iir_sos16_UniformILPNew_65_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.493ns  (required time - arrival time)
  Source:                 Delay1No16_instance/Y_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum1_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.390ns  (logic 0.966ns (28.496%)  route 2.424ns (71.504%))
  Logic Levels:           10  (CARRY8=3 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.222ns = ( 6.222 - 4.000 ) 
    Source Clock Delay      (SCD):    2.739ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.788ns (routing 0.711ns, distribution 1.077ns)
  Clock Net Delay (Destination): 1.562ns (routing 0.646ns, distribution 0.916ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=14007, routed)       1.788     2.739    Delay1No16_instance/clk_IBUF_BUFG
    SLICE_X119Y440       FDCE                                         r  Delay1No16_instance/Y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y440       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.818 r  Delay1No16_instance/Y_reg[7]/Q
                         net (fo=4, routed)           0.764     3.582    Delay1No16_instance/Q[7]
    SLICE_X128Y460       LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     3.633 r  Delay1No16_instance/geqOp_carry_i_13/O
                         net (fo=1, routed)           0.025     3.658    Sum1_0_impl_instance/FPAddSubOp_instance/S[3]
    SLICE_X128Y460       CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     3.821 r  Sum1_0_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     3.847    Sum1_0_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X128Y461       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.862 r  Sum1_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.888    Sum1_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X128Y462       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     3.940 r  Sum1_0_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.358     4.298    Delay1No16_instance/CO[0]
    SLICE_X126Y463       LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.125     4.423 f  Delay1No16_instance/shiftedFracY_d1[32]_i_16/O
                         net (fo=2, routed)           0.286     4.709    Delay1No16_instance/Sum1_0_impl_instance/FPAddSubOp_instance/expDiff__26[3]
    SLICE_X128Y464       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     4.810 f  Delay1No16_instance/shiftedFracY_d1[32]_i_9/O
                         net (fo=3, routed)           0.097     4.907    Delay1No16_instance/shiftedFracY_d1[32]_i_9_n_0
    SLICE_X128Y464       LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.052     4.959 r  Delay1No16_instance/shiftedFracY_d1[45]_i_4/O
                         net (fo=31, routed)          0.293     5.252    Delay1No17_instance/Y_reg[23]_0
    SLICE_X127Y457       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.088     5.340 r  Delay1No17_instance/shiftedFracY_d1[15]_i_2/O
                         net (fo=4, routed)           0.326     5.666    Delay1No17_instance/shiftedFracY_d1_reg[38][2]
    SLICE_X126Y457       LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.150     5.816 r  Delay1No17_instance/shiftedFracY_d1[7]_i_1/O
                         net (fo=2, routed)           0.174     5.990    Delay1No17_instance/level4__0[3]
    SLICE_X125Y457       LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.090     6.080 r  Delay1No17_instance/shiftedFracY_d1[23]_i_1/O
                         net (fo=1, routed)           0.049     6.129    Sum1_0_impl_instance/FPAddSubOp_instance/shiftedFracY[12]
    SLICE_X125Y457       FDRE                                         r  Sum1_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=14007, routed)       1.562     6.222    Sum1_0_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X125Y457       FDRE                                         r  Sum1_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[23]/C
                         clock pessimism              0.410     6.632    
                         clock uncertainty           -0.035     6.597    
    SLICE_X125Y457       FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     6.622    Sum1_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[23]
  -------------------------------------------------------------------
                         required time                          6.622    
                         arrival time                          -6.129    
  -------------------------------------------------------------------
                         slack                                  0.493    




