HelpInfo,C:\Microchip\Libero_SoC_v2024.2\SynplifyPro\lib\html,fpgahelp.qhc,synerrmsg.mp,C:\Microchip\Libero_SoC_v2024.2\SynplifyPro\bin\assistant
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_uart.vhd'.||top.srr(44);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/44||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||top.srr(46);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/46||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2024.2\SynplifyPro\lib\vhd2008\std1164.vhd'/linenumber/889
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(77);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/77||polarfire_syn_comps.v(21);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/21
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(79);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/79||polarfire_syn_comps.v(61);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/61
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(81);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/81||polarfire_syn_comps.v(88);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/88
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(83);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/83||polarfire_syn_comps.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/118
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(85);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/85||polarfire_syn_comps.v(168);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/168
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(87);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/87||polarfire_syn_comps.v(213);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/213
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(89);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/89||polarfire_syn_comps.v(232);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/232
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(91);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/91||polarfire_syn_comps.v(281);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/281
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(93);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/93||polarfire_syn_comps.v(335);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/335
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(95);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/95||polarfire_syn_comps.v(657);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/657
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(97);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/97||polarfire_syn_comps.v(761);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/761
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(99);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/99||polarfire_syn_comps.v(795);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/795
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(101);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/101||polarfire_syn_comps.v(1059);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1059
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(103);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/103||polarfire_syn_comps.v(1369);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1369
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(105);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/105||polarfire_syn_comps.v(1396);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1396
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(107);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/107||polarfire_syn_comps.v(1441);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1441
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(109);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/109||polarfire_syn_comps.v(1474);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1474
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(111);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/111||polarfire_syn_comps.v(1492);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1492
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(113);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/113||polarfire_syn_comps.v(1518);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1518
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(115);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/115||polarfire_syn_comps.v(1559);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1559
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(117);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/117||polarfire_syn_comps.v(1581);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1581
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(119);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/119||polarfire_syn_comps.v(1599);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1599
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(121);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/121||polarfire_syn_comps.v(1616);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1616
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(123);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/123||polarfire_syn_comps.v(1635);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1635
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(125);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/125||polarfire_syn_comps.v(1652);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1652
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(127);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/127||polarfire_syn_comps.v(1681);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1681
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(129);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/129||polarfire_syn_comps.v(1712);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1712
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(131);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/131||polarfire_syn_comps.v(1802);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1802
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(133);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/133||polarfire_syn_comps.v(2026);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2026
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(135);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/135||polarfire_syn_comps.v(2187);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2187
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(137);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/137||polarfire_syn_comps.v(2203);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2203
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(139);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/139||polarfire_syn_comps.v(2219);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2219
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(141);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/141||polarfire_syn_comps.v(2235);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2235
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(143);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/143||polarfire_syn_comps.v(2267);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2267
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(145);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/145||polarfire_syn_comps.v(2648);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2648
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(147);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/147||polarfire_syn_comps.v(3661);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3661
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(149);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/149||polarfire_syn_comps.v(3732);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3732
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(151);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/151||polarfire_syn_comps.v(3861);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3861
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(153);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/153||polarfire_syn_comps.v(3879);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3879
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(155);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/155||polarfire_syn_comps.v(3896);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3896
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(157);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/157||polarfire_syn_comps.v(3911);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3911
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(159);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/159||polarfire_syn_comps.v(3926);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3926
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(161);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/161||polarfire_syn_comps.v(3953);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3953
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(163);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/163||polarfire_syn_comps.v(4067);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4067
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(165);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/165||polarfire_syn_comps.v(4098);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4098
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(167);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/167||polarfire_syn_comps.v(4144);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4144
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(169);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/169||polarfire_syn_comps.v(4255);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4255
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(171);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/171||polarfire_syn_comps.v(4439);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4439
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(173);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/173||polarfire_syn_comps.v(4480);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4480
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(175);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/175||polarfire_syn_comps.v(4506);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4506
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(177);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/177||polarfire_syn_comps.v(4523);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4523
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(179);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/179||polarfire_syn_comps.v(4600);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4600
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(181);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/181||polarfire_syn_comps.v(5364);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/5364
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(183);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/183||polarfire_syn_comps.v(6174);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6174
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(185);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/185||polarfire_syn_comps.v(6283);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6283
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(187);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/187||polarfire_syn_comps.v(6321);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6321
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(189);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/189||polarfire_syn_comps.v(6394);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6394
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(191);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/191||polarfire_syn_comps.v(7283);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/7283
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(193);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/193||polarfire_syn_comps.v(8340);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/8340
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(195);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/195||polarfire_syn_comps.v(9299);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/9299
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(197);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/197||polarfire_syn_comps.v(10035);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10035
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(199);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/199||polarfire_syn_comps.v(10750);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10750
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(201);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/201||polarfire_syn_comps.v(10784);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10784
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(203);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/203||polarfire_syn_comps.v(10820);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10820
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(205);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/205||polarfire_syn_comps.v(10867);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10867
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(207);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/207||polarfire_syn_comps.v(10901);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10901
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(209);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/209||polarfire_syn_comps.v(11767);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/11767
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(211);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/211||polarfire_syn_comps.v(12810);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12810
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(213);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/213||polarfire_syn_comps.v(12822);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12822
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(215);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/215||polarfire_syn_comps.v(12833);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12833
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(217);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/217||polarfire_syn_comps.v(12846);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12846
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(247);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/247||polarfire_syn_comps.v(21);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/21
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(249);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/249||polarfire_syn_comps.v(61);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/61
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(251);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/251||polarfire_syn_comps.v(88);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/88
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(253);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/253||polarfire_syn_comps.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/118
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(255);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/255||polarfire_syn_comps.v(168);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/168
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(257);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/257||polarfire_syn_comps.v(213);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/213
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(259);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/259||polarfire_syn_comps.v(232);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/232
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(261);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/261||polarfire_syn_comps.v(281);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/281
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(263);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/263||polarfire_syn_comps.v(335);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/335
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(265);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/265||polarfire_syn_comps.v(657);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/657
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(267);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/267||polarfire_syn_comps.v(761);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/761
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(269);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/269||polarfire_syn_comps.v(795);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/795
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(271);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/271||polarfire_syn_comps.v(1059);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1059
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(273);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/273||polarfire_syn_comps.v(1369);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1369
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(275);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/275||polarfire_syn_comps.v(1396);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1396
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(277);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/277||polarfire_syn_comps.v(1441);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1441
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(279);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/279||polarfire_syn_comps.v(1474);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1474
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(281);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/281||polarfire_syn_comps.v(1492);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1492
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(283);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/283||polarfire_syn_comps.v(1518);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1518
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(285);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/285||polarfire_syn_comps.v(1559);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1559
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(287);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/287||polarfire_syn_comps.v(1581);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1581
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(289);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/289||polarfire_syn_comps.v(1599);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1599
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(291);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/291||polarfire_syn_comps.v(1616);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1616
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(293);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/293||polarfire_syn_comps.v(1635);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1635
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(295);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/295||polarfire_syn_comps.v(1652);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1652
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(297);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/297||polarfire_syn_comps.v(1681);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1681
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(299);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/299||polarfire_syn_comps.v(1712);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1712
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(301);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/301||polarfire_syn_comps.v(1802);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1802
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(303);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/303||polarfire_syn_comps.v(2026);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2026
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(305);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/305||polarfire_syn_comps.v(2187);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2187
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(307);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/307||polarfire_syn_comps.v(2203);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2203
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(309);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/309||polarfire_syn_comps.v(2219);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2219
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(311);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/311||polarfire_syn_comps.v(2235);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2235
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(313);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/313||polarfire_syn_comps.v(2267);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2267
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(315);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/315||polarfire_syn_comps.v(2648);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2648
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(317);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/317||polarfire_syn_comps.v(3661);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3661
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(319);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/319||polarfire_syn_comps.v(3732);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3732
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(321);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/321||polarfire_syn_comps.v(3861);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3861
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(323);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/323||polarfire_syn_comps.v(3879);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3879
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(325);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/325||polarfire_syn_comps.v(3896);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3896
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(327);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/327||polarfire_syn_comps.v(3911);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3911
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(329);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/329||polarfire_syn_comps.v(3926);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3926
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(331);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/331||polarfire_syn_comps.v(3953);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3953
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(333);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/333||polarfire_syn_comps.v(4067);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4067
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(335);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/335||polarfire_syn_comps.v(4098);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4098
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(337);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/337||polarfire_syn_comps.v(4144);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4144
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(339);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/339||polarfire_syn_comps.v(4255);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4255
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(341);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/341||polarfire_syn_comps.v(4439);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4439
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(343);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/343||polarfire_syn_comps.v(4480);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4480
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(345);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/345||polarfire_syn_comps.v(4506);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4506
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(347);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/347||polarfire_syn_comps.v(4523);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4523
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(349);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/349||polarfire_syn_comps.v(4600);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4600
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(351);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/351||polarfire_syn_comps.v(5364);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/5364
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(353);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/353||polarfire_syn_comps.v(6174);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6174
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(355);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/355||polarfire_syn_comps.v(6283);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6283
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(357);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/357||polarfire_syn_comps.v(6321);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6321
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(359);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/359||polarfire_syn_comps.v(6394);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6394
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(361);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/361||polarfire_syn_comps.v(7283);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/7283
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(363);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/363||polarfire_syn_comps.v(8340);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/8340
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(365);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/365||polarfire_syn_comps.v(9299);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/9299
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(367);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/367||polarfire_syn_comps.v(10035);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10035
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(369);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/369||polarfire_syn_comps.v(10750);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10750
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(371);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/371||polarfire_syn_comps.v(10784);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10784
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(373);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/373||polarfire_syn_comps.v(10820);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10820
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(375);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/375||polarfire_syn_comps.v(10867);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10867
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(377);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/377||polarfire_syn_comps.v(10901);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10901
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(379);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/379||polarfire_syn_comps.v(11767);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/11767
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(381);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/381||polarfire_syn_comps.v(12810);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12810
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(383);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/383||polarfire_syn_comps.v(12822);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12822
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(385);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/385||polarfire_syn_comps.v(12833);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12833
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(387);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/387||polarfire_syn_comps.v(12846);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12846
Implementation;Synthesis||CG238||@W:Instantiation will not be bound to the VHDL entity. For mixed HDL, only integer/real/string generics on the VHDL side are supported.  Change VHDL generic types to one of the supported types for mixed HDL usage.||top.srr(408);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/408||cmd_server.v(48);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmd_server.v'/linenumber/48
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(417);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/417||afifo.v(93);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/93
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(418);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/418||afifo.v(110);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/110
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(419);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/419||afifo.v(127);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/127
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(420);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/420||afifo.v(140);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/140
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(421);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/421||afifo.v(169);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/169
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(422);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/422||afifo.v(185);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/185
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(423);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/423||afifo.v(198);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/198
Implementation;Synthesis||CL134||@N: Found RAM mem, depth=16, width=8||top.srr(425);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/425||afifo.v(149);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/149
Implementation;Synthesis||CL260||@W:Pruning register bit 4 of wgray[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(426);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/426||afifo.v(128);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/128
Implementation;Synthesis||CL260||@W:Pruning register bit 4 of rgray[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(427);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/427||afifo.v(186);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/186
Implementation;Synthesis||CG794||@N: Using module cmn_uart from library work||top.srr(449);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/449||cmd_server.v(48);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmd_server.v'/linenumber/48
Implementation;Synthesis||CL169||@W:Pruning unused register clk2meghz_div[15:0]. Make sure that there are no unused intermediate registers.||top.srr(457);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/457||CLK_GEN.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||CL271||@W:Pruning unused bits 31 to 16 of sp[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(464);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/464||FREQ_COUNTER.v(90);liberoaction://cross_probe/hdl/file/'<project>\hdl\FREQ_COUNTER.v'/linenumber/90
Implementation;Synthesis||CL190||@W:Optimizing register bit OSC_CT_DO[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(465);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/465||FREQ_COUNTER.v(75);liberoaction://cross_probe/hdl/file/'<project>\hdl\FREQ_COUNTER.v'/linenumber/75
Implementation;Synthesis||CL190||@W:Optimizing register bit OSC_CT_DO[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(466);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/466||FREQ_COUNTER.v(75);liberoaction://cross_probe/hdl/file/'<project>\hdl\FREQ_COUNTER.v'/linenumber/75
Implementation;Synthesis||CL190||@W:Optimizing register bit OSC_CT_DO[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(467);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/467||FREQ_COUNTER.v(75);liberoaction://cross_probe/hdl/file/'<project>\hdl\FREQ_COUNTER.v'/linenumber/75
Implementation;Synthesis||CL190||@W:Optimizing register bit OSC_CT_DO[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(468);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/468||FREQ_COUNTER.v(75);liberoaction://cross_probe/hdl/file/'<project>\hdl\FREQ_COUNTER.v'/linenumber/75
Implementation;Synthesis||CL190||@W:Optimizing register bit OSC_CT_DO[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(469);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/469||FREQ_COUNTER.v(75);liberoaction://cross_probe/hdl/file/'<project>\hdl\FREQ_COUNTER.v'/linenumber/75
Implementation;Synthesis||CL190||@W:Optimizing register bit OSC_CT_DO[21] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(470);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/470||FREQ_COUNTER.v(75);liberoaction://cross_probe/hdl/file/'<project>\hdl\FREQ_COUNTER.v'/linenumber/75
Implementation;Synthesis||CL190||@W:Optimizing register bit OSC_CT_DO[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(471);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/471||FREQ_COUNTER.v(75);liberoaction://cross_probe/hdl/file/'<project>\hdl\FREQ_COUNTER.v'/linenumber/75
Implementation;Synthesis||CL190||@W:Optimizing register bit OSC_CT_DO[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(472);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/472||FREQ_COUNTER.v(75);liberoaction://cross_probe/hdl/file/'<project>\hdl\FREQ_COUNTER.v'/linenumber/75
Implementation;Synthesis||CL190||@W:Optimizing register bit OSC_CT_DO[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(473);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/473||FREQ_COUNTER.v(75);liberoaction://cross_probe/hdl/file/'<project>\hdl\FREQ_COUNTER.v'/linenumber/75
Implementation;Synthesis||CL190||@W:Optimizing register bit OSC_CT_DO[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(474);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/474||FREQ_COUNTER.v(75);liberoaction://cross_probe/hdl/file/'<project>\hdl\FREQ_COUNTER.v'/linenumber/75
Implementation;Synthesis||CL190||@W:Optimizing register bit OSC_CT_DO[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(475);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/475||FREQ_COUNTER.v(75);liberoaction://cross_probe/hdl/file/'<project>\hdl\FREQ_COUNTER.v'/linenumber/75
Implementation;Synthesis||CL190||@W:Optimizing register bit OSC_CT_DO[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(476);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/476||FREQ_COUNTER.v(75);liberoaction://cross_probe/hdl/file/'<project>\hdl\FREQ_COUNTER.v'/linenumber/75
Implementation;Synthesis||CL190||@W:Optimizing register bit OSC_CT_DO[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(477);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/477||FREQ_COUNTER.v(75);liberoaction://cross_probe/hdl/file/'<project>\hdl\FREQ_COUNTER.v'/linenumber/75
Implementation;Synthesis||CL190||@W:Optimizing register bit OSC_CT_DO[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(478);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/478||FREQ_COUNTER.v(75);liberoaction://cross_probe/hdl/file/'<project>\hdl\FREQ_COUNTER.v'/linenumber/75
Implementation;Synthesis||CL190||@W:Optimizing register bit OSC_CT_DO[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(479);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/479||FREQ_COUNTER.v(75);liberoaction://cross_probe/hdl/file/'<project>\hdl\FREQ_COUNTER.v'/linenumber/75
Implementation;Synthesis||CL190||@W:Optimizing register bit OSC_CT_DO[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(480);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/480||FREQ_COUNTER.v(75);liberoaction://cross_probe/hdl/file/'<project>\hdl\FREQ_COUNTER.v'/linenumber/75
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 16 of OSC_CT_DO[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(481);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/481||FREQ_COUNTER.v(75);liberoaction://cross_probe/hdl/file/'<project>\hdl\FREQ_COUNTER.v'/linenumber/75
Implementation;Synthesis||CL190||@W:Optimizing register bit SP_DO[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(485);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/485||ScratchPadRegister.v(53);liberoaction://cross_probe/hdl/file/'<project>\hdl\ScratchPadRegister.v'/linenumber/53
Implementation;Synthesis||CL190||@W:Optimizing register bit SP_DO[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(486);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/486||ScratchPadRegister.v(53);liberoaction://cross_probe/hdl/file/'<project>\hdl\ScratchPadRegister.v'/linenumber/53
Implementation;Synthesis||CL190||@W:Optimizing register bit SP_DO[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(487);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/487||ScratchPadRegister.v(53);liberoaction://cross_probe/hdl/file/'<project>\hdl\ScratchPadRegister.v'/linenumber/53
Implementation;Synthesis||CL190||@W:Optimizing register bit SP_DO[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(488);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/488||ScratchPadRegister.v(53);liberoaction://cross_probe/hdl/file/'<project>\hdl\ScratchPadRegister.v'/linenumber/53
Implementation;Synthesis||CL190||@W:Optimizing register bit SP_DO[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(489);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/489||ScratchPadRegister.v(53);liberoaction://cross_probe/hdl/file/'<project>\hdl\ScratchPadRegister.v'/linenumber/53
Implementation;Synthesis||CL190||@W:Optimizing register bit SP_DO[21] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(490);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/490||ScratchPadRegister.v(53);liberoaction://cross_probe/hdl/file/'<project>\hdl\ScratchPadRegister.v'/linenumber/53
Implementation;Synthesis||CL190||@W:Optimizing register bit SP_DO[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(491);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/491||ScratchPadRegister.v(53);liberoaction://cross_probe/hdl/file/'<project>\hdl\ScratchPadRegister.v'/linenumber/53
Implementation;Synthesis||CL190||@W:Optimizing register bit SP_DO[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(492);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/492||ScratchPadRegister.v(53);liberoaction://cross_probe/hdl/file/'<project>\hdl\ScratchPadRegister.v'/linenumber/53
Implementation;Synthesis||CL190||@W:Optimizing register bit SP_DO[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(493);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/493||ScratchPadRegister.v(53);liberoaction://cross_probe/hdl/file/'<project>\hdl\ScratchPadRegister.v'/linenumber/53
Implementation;Synthesis||CL190||@W:Optimizing register bit SP_DO[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(494);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/494||ScratchPadRegister.v(53);liberoaction://cross_probe/hdl/file/'<project>\hdl\ScratchPadRegister.v'/linenumber/53
Implementation;Synthesis||CL190||@W:Optimizing register bit SP_DO[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(495);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/495||ScratchPadRegister.v(53);liberoaction://cross_probe/hdl/file/'<project>\hdl\ScratchPadRegister.v'/linenumber/53
Implementation;Synthesis||CL190||@W:Optimizing register bit SP_DO[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(496);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/496||ScratchPadRegister.v(53);liberoaction://cross_probe/hdl/file/'<project>\hdl\ScratchPadRegister.v'/linenumber/53
Implementation;Synthesis||CL190||@W:Optimizing register bit SP_DO[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(497);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/497||ScratchPadRegister.v(53);liberoaction://cross_probe/hdl/file/'<project>\hdl\ScratchPadRegister.v'/linenumber/53
Implementation;Synthesis||CL190||@W:Optimizing register bit SP_DO[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(498);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/498||ScratchPadRegister.v(53);liberoaction://cross_probe/hdl/file/'<project>\hdl\ScratchPadRegister.v'/linenumber/53
Implementation;Synthesis||CL190||@W:Optimizing register bit SP_DO[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(499);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/499||ScratchPadRegister.v(53);liberoaction://cross_probe/hdl/file/'<project>\hdl\ScratchPadRegister.v'/linenumber/53
Implementation;Synthesis||CL190||@W:Optimizing register bit SP_DO[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(500);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/500||ScratchPadRegister.v(53);liberoaction://cross_probe/hdl/file/'<project>\hdl\ScratchPadRegister.v'/linenumber/53
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 16 of SP_DO[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(501);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/501||ScratchPadRegister.v(53);liberoaction://cross_probe/hdl/file/'<project>\hdl\ScratchPadRegister.v'/linenumber/53
Implementation;Synthesis||CG184||@W:Removing wire GPIO_IN, as it has the load but no drivers.||top.srr(504);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/504||top.v(121);liberoaction://cross_probe/hdl/file/'<project>\hdl\top.v'/linenumber/121
Implementation;Synthesis||CG184||@W:Removing wire ILIM_DAC_IN, as it has the load but no drivers.||top.srr(505);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/505||top.v(124);liberoaction://cross_probe/hdl/file/'<project>\hdl\top.v'/linenumber/124
Implementation;Synthesis||CG184||@W:Removing wire ADC_IN, as it has the load but no drivers.||top.srr(506);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/506||top.v(125);liberoaction://cross_probe/hdl/file/'<project>\hdl\top.v'/linenumber/125
Implementation;Synthesis||CG184||@W:Removing wire GANT_MOT_IN, as it has the load but no drivers.||top.srr(507);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/507||top.v(126);liberoaction://cross_probe/hdl/file/'<project>\hdl\top.v'/linenumber/126
Implementation;Synthesis||CG184||@W:Removing wire LIFT_MOT_IN, as it has the load but no drivers.||top.srr(508);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/508||top.v(127);liberoaction://cross_probe/hdl/file/'<project>\hdl\top.v'/linenumber/127
Implementation;Synthesis||CL156||@W:*Input GPIO_IN[31:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(512);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/512||top.v(121);liberoaction://cross_probe/hdl/file/'<project>\hdl\top.v'/linenumber/121
Implementation;Synthesis||CL156||@W:*Input ILIM_DAC_IN[31:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(513);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/513||top.v(124);liberoaction://cross_probe/hdl/file/'<project>\hdl\top.v'/linenumber/124
Implementation;Synthesis||CL156||@W:*Input ADC_IN[31:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(514);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/514||top.v(125);liberoaction://cross_probe/hdl/file/'<project>\hdl\top.v'/linenumber/125
Implementation;Synthesis||CL156||@W:*Input GANT_MOT_IN[31:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(515);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/515||top.v(126);liberoaction://cross_probe/hdl/file/'<project>\hdl\top.v'/linenumber/126
Implementation;Synthesis||CL156||@W:*Input LIFT_MOT_IN[31:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(516);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/516||top.v(127);liberoaction://cross_probe/hdl/file/'<project>\hdl\top.v'/linenumber/127
Implementation;Synthesis||CL246||@W:Input port bits 31 to 16 of SP_DI[31:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(519);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/519||ScratchPadRegister.v(23);liberoaction://cross_probe/hdl/file/'<project>\hdl\ScratchPadRegister.v'/linenumber/23
Implementation;Synthesis||CL246||@W:Input port bits 31 to 16 of OSC_CT_DI[31:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(522);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/522||FREQ_COUNTER.v(26);liberoaction://cross_probe/hdl/file/'<project>\hdl\FREQ_COUNTER.v'/linenumber/26
Implementation;Synthesis||CL246||@W:Input port bits 31 to 16 of CLK_GEN_DI[31:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(527);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/527||CLK_GEN.v(34);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/34
Implementation;Synthesis||CL246||@W:Input port bits 31 to 20 of DEC_ADDR[31:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(530);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/530||ADDR_DECODER.v(56);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADDR_DECODER.v'/linenumber/56
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state.||top.srr(535);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/535||opb_emu_target.v(121);liberoaction://cross_probe/hdl/file/'<project>\hdl\opb_emu_target.v'/linenumber/121
Implementation;Synthesis||CL190||@W:Optimizing register bit timeout_cnt[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(543);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/543||msg_write.v(235);liberoaction://cross_probe/hdl/file/'<project>\hdl\msg_write.v'/linenumber/235
Implementation;Synthesis||CL190||@W:Optimizing register bit timeout_cnt[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(544);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/544||msg_write.v(235);liberoaction://cross_probe/hdl/file/'<project>\hdl\msg_write.v'/linenumber/235
Implementation;Synthesis||CL190||@W:Optimizing register bit timeout_cnt[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(545);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/545||msg_write.v(235);liberoaction://cross_probe/hdl/file/'<project>\hdl\msg_write.v'/linenumber/235
Implementation;Synthesis||CL190||@W:Optimizing register bit timeout_cnt[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(546);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/546||msg_write.v(235);liberoaction://cross_probe/hdl/file/'<project>\hdl\msg_write.v'/linenumber/235
Implementation;Synthesis||CL190||@W:Optimizing register bit timeout_cnt[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(547);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/547||msg_write.v(235);liberoaction://cross_probe/hdl/file/'<project>\hdl\msg_write.v'/linenumber/235
Implementation;Synthesis||CL190||@W:Optimizing register bit timeout_cnt[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(548);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/548||msg_write.v(235);liberoaction://cross_probe/hdl/file/'<project>\hdl\msg_write.v'/linenumber/235
Implementation;Synthesis||CL190||@W:Optimizing register bit timeout_cnt[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(549);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/549||msg_write.v(235);liberoaction://cross_probe/hdl/file/'<project>\hdl\msg_write.v'/linenumber/235
Implementation;Synthesis||CL190||@W:Optimizing register bit timeout_cnt[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(550);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/550||msg_write.v(235);liberoaction://cross_probe/hdl/file/'<project>\hdl\msg_write.v'/linenumber/235
Implementation;Synthesis||CL279||@W:Pruning register bits 15 to 8 of timeout_cnt[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(551);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/551||msg_write.v(235);liberoaction://cross_probe/hdl/file/'<project>\hdl\msg_write.v'/linenumber/235
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state.||top.srr(552);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/552||msg_write.v(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\msg_write.v'/linenumber/74
Implementation;Synthesis||CL190||@W:Optimizing register bit timeout_cnt[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(564);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/564||msg_read.v(176);liberoaction://cross_probe/hdl/file/'<project>\hdl\msg_read.v'/linenumber/176
Implementation;Synthesis||CL190||@W:Optimizing register bit timeout_cnt[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(565);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/565||msg_read.v(176);liberoaction://cross_probe/hdl/file/'<project>\hdl\msg_read.v'/linenumber/176
Implementation;Synthesis||CL190||@W:Optimizing register bit timeout_cnt[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(566);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/566||msg_read.v(176);liberoaction://cross_probe/hdl/file/'<project>\hdl\msg_read.v'/linenumber/176
Implementation;Synthesis||CL190||@W:Optimizing register bit timeout_cnt[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(567);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/567||msg_read.v(176);liberoaction://cross_probe/hdl/file/'<project>\hdl\msg_read.v'/linenumber/176
Implementation;Synthesis||CL190||@W:Optimizing register bit timeout_cnt[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(568);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/568||msg_read.v(176);liberoaction://cross_probe/hdl/file/'<project>\hdl\msg_read.v'/linenumber/176
Implementation;Synthesis||CL190||@W:Optimizing register bit timeout_cnt[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(569);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/569||msg_read.v(176);liberoaction://cross_probe/hdl/file/'<project>\hdl\msg_read.v'/linenumber/176
Implementation;Synthesis||CL190||@W:Optimizing register bit timeout_cnt[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(570);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/570||msg_read.v(176);liberoaction://cross_probe/hdl/file/'<project>\hdl\msg_read.v'/linenumber/176
Implementation;Synthesis||CL190||@W:Optimizing register bit timeout_cnt[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(571);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/571||msg_read.v(176);liberoaction://cross_probe/hdl/file/'<project>\hdl\msg_read.v'/linenumber/176
Implementation;Synthesis||CL279||@W:Pruning register bits 15 to 8 of timeout_cnt[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(572);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/572||msg_read.v(176);liberoaction://cross_probe/hdl/file/'<project>\hdl\msg_read.v'/linenumber/176
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state.||top.srr(573);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/573||msg_read.v(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\msg_read.v'/linenumber/74
Implementation;Synthesis||CL190||@W:Optimizing register bit state[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(574);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/574||msg_read.v(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\msg_read.v'/linenumber/74
Implementation;Synthesis||CL190||@W:Optimizing register bit state[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/575||msg_read.v(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\msg_read.v'/linenumber/74
Implementation;Synthesis||CL190||@W:Optimizing register bit state[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(576);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/576||msg_read.v(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\msg_read.v'/linenumber/74
Implementation;Synthesis||CL190||@W:Optimizing register bit state[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(577);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/577||msg_read.v(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\msg_read.v'/linenumber/74
Implementation;Synthesis||CL190||@W:Optimizing register bit state[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(578);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/578||msg_read.v(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\msg_read.v'/linenumber/74
Implementation;Synthesis||CL279||@W:Pruning register bits 7 to 3 of state[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(579);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/579||msg_read.v(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\msg_read.v'/linenumber/74
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\repo2\gpb\dmd\P1060973_FPGA\hdl\cmn_uart.vhd'.||top.srr(604);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/604||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||top.srr(606);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/606||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2024.2\SynplifyPro\lib\vhd2008\std1164.vhd'/linenumber/889
Implementation;Synthesis||CD630||@N: Synthesizing work.cmn_uart.rtl.||top.srr(609);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/609||cmn_uart.vhd(42);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/42
Implementation;Synthesis||CD231||@N: Using onehot encoding for type uart_tx_states. For example, enumeration idle is mapped to "10000".||top.srr(610);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/610||cmn_uart.vhd(127);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/127
Implementation;Synthesis||CD233||@N: Using sequential encoding for type uart_rx_states.||top.srr(611);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/611||cmn_uart.vhd(142);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/142
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||top.srr(612);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/612||cmn_uart.vhd(280);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/280
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||top.srr(613);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/613||cmn_uart.vhd(468);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/468
Implementation;Synthesis||CL169||@W:Pruning unused register uart_rx_stop_count_1(31 downto 0). Make sure that there are no unused intermediate registers.||top.srr(616);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/616||cmn_uart.vhd(353);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/353
Implementation;Synthesis||CL169||@W:Pruning unused register uart_tx_stop_count_2(31 downto 0). Make sure that there are no unused intermediate registers.||top.srr(617);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/617||cmn_uart.vhd(222);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/222
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register uart_rx_state.||top.srr(620);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/620||cmn_uart.vhd(353);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/353
Implementation;Synthesis||CL249||@W:Initial value is not supported on state machine uart_rx_state||top.srr(627);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/627||cmn_uart.vhd(353);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/353
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register uart_tx_state.||top.srr(628);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/628||cmn_uart.vhd(222);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/222
Implementation;Synthesis||CL249||@W:Initial value is not supported on state machine uart_tx_state||top.srr(636);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/636||cmn_uart.vhd(222);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/222
Implementation;Synthesis||CL159||@N: Input uart_active is unused.||top.srr(637);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/637||cmn_uart.vhd(67);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/67
Implementation;Synthesis||MF472||@N: Synthesis running in Automatic Compile Point mode||top.srr(757);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/757||null;null
Implementation;Synthesis||MF474||@N: No compile point is identified in Automatic Compile Point mode||top.srr(758);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/758||null;null
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance cmd_server_0.msg_buffer_inst.tx_fifo_inst.o_rempty is being ignored due to limitations in architecture. ||top.srr(777);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/777||afifo.v(199);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/199
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance cmd_server_0.msg_buffer_inst.tx_fifo_inst.o_wfull is being ignored due to limitations in architecture. ||top.srr(778);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/778||afifo.v(141);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/141
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance cmd_server_0.cmn_uart_inst.uart_rx_data_out_stb is being ignored due to limitations in architecture. ||top.srr(779);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/779||cmn_uart.vhd(353);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/353
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance cmd_server_0.cmn_uart_inst.uart_rx_filter[1:0] is being ignored due to limitations in architecture. ||top.srr(780);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/780||cmn_uart.vhd(330);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/330
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance cmd_server_0.cmn_uart_inst.uart_rx_bit is being ignored due to limitations in architecture. ||top.srr(781);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/781||cmn_uart.vhd(330);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/330
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance cmd_server_0.cmn_uart_inst.uart_rx_count[2:0] is being ignored due to limitations in architecture. ||top.srr(782);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/782||cmn_uart.vhd(353);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/353
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance cmd_server_0.cmn_uart_inst.oversample_baud_counter[5:0] is being ignored due to limitations in architecture. ||top.srr(783);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/783||cmn_uart.vhd(300);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/300
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance cmd_server_0.cmn_uart_inst.uart_tx_count[2:0] is being ignored due to limitations in architecture. ||top.srr(784);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/784||cmn_uart.vhd(222);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/222
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance cmd_server_0.cmn_uart_inst.uart_rx_data_block[7:0] is being ignored due to limitations in architecture. ||top.srr(785);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/785||cmn_uart.vhd(353);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/353
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance cmd_server_0.cmn_uart_inst.uart_tx_data_block[7:0] is being ignored due to limitations in architecture. ||top.srr(786);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/786||cmn_uart.vhd(222);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/222
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance cmd_server_0.cmn_uart_inst.baud_counter[3:0] is being ignored due to limitations in architecture. ||top.srr(787);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/787||cmn_uart.vhd(199);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/199
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance cmd_server_0.cmn_uart_inst.next_command_ready is being ignored due to limitations in architecture. ||top.srr(788);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/788||cmn_uart.vhd(476);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/476
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance cmd_server_0.cmn_uart_inst.uart_tx_data is being ignored due to limitations in architecture. ||top.srr(789);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/789||cmn_uart.vhd(222);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/222
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance cmd_server_0.cmn_uart_inst.oversample_baud_tick is being ignored due to limitations in architecture. ||top.srr(790);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/790||cmn_uart.vhd(300);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/300
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance cmd_server_0.cmn_uart_inst.uart_rx_sync_clock[3:0] is being ignored due to limitations in architecture. ||top.srr(791);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/791||cmn_uart.vhd(353);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/353
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance cmd_server_0.cmn_uart_inst.uart_rx_data_in_ack is being ignored due to limitations in architecture. ||top.srr(792);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/792||cmn_uart.vhd(222);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/222
Implementation;Synthesis||MO111||@N: Tristate driver GPIO_IN[31] (in view: work.top(verilog)) on net GPIO_IN[31] (in view: work.top(verilog)) has its enable tied to GND.||top.srr(799);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/799||top.v(121);liberoaction://cross_probe/hdl/file/'<project>\hdl\top.v'/linenumber/121
Implementation;Synthesis||MO111||@N: Tristate driver GPIO_IN[30] (in view: work.top(verilog)) on net GPIO_IN[30] (in view: work.top(verilog)) has its enable tied to GND.||top.srr(800);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/800||top.v(121);liberoaction://cross_probe/hdl/file/'<project>\hdl\top.v'/linenumber/121
Implementation;Synthesis||MO111||@N: Tristate driver GPIO_IN[29] (in view: work.top(verilog)) on net GPIO_IN[29] (in view: work.top(verilog)) has its enable tied to GND.||top.srr(801);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/801||top.v(121);liberoaction://cross_probe/hdl/file/'<project>\hdl\top.v'/linenumber/121
Implementation;Synthesis||MO111||@N: Tristate driver GPIO_IN[28] (in view: work.top(verilog)) on net GPIO_IN[28] (in view: work.top(verilog)) has its enable tied to GND.||top.srr(802);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/802||top.v(121);liberoaction://cross_probe/hdl/file/'<project>\hdl\top.v'/linenumber/121
Implementation;Synthesis||MO111||@N: Tristate driver GPIO_IN[27] (in view: work.top(verilog)) on net GPIO_IN[27] (in view: work.top(verilog)) has its enable tied to GND.||top.srr(803);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/803||top.v(121);liberoaction://cross_probe/hdl/file/'<project>\hdl\top.v'/linenumber/121
Implementation;Synthesis||MO111||@N: Tristate driver GPIO_IN[26] (in view: work.top(verilog)) on net GPIO_IN[26] (in view: work.top(verilog)) has its enable tied to GND.||top.srr(804);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/804||top.v(121);liberoaction://cross_probe/hdl/file/'<project>\hdl\top.v'/linenumber/121
Implementation;Synthesis||MO111||@N: Tristate driver GPIO_IN[25] (in view: work.top(verilog)) on net GPIO_IN[25] (in view: work.top(verilog)) has its enable tied to GND.||top.srr(805);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/805||top.v(121);liberoaction://cross_probe/hdl/file/'<project>\hdl\top.v'/linenumber/121
Implementation;Synthesis||MO111||@N: Tristate driver GPIO_IN[24] (in view: work.top(verilog)) on net GPIO_IN[24] (in view: work.top(verilog)) has its enable tied to GND.||top.srr(806);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/806||top.v(121);liberoaction://cross_probe/hdl/file/'<project>\hdl\top.v'/linenumber/121
Implementation;Synthesis||MO111||@N: Tristate driver GPIO_IN[23] (in view: work.top(verilog)) on net GPIO_IN[23] (in view: work.top(verilog)) has its enable tied to GND.||top.srr(807);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/807||top.v(121);liberoaction://cross_probe/hdl/file/'<project>\hdl\top.v'/linenumber/121
Implementation;Synthesis||MO111||@N: Tristate driver GPIO_IN[22] (in view: work.top(verilog)) on net GPIO_IN[22] (in view: work.top(verilog)) has its enable tied to GND.||top.srr(808);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/808||top.v(121);liberoaction://cross_probe/hdl/file/'<project>\hdl\top.v'/linenumber/121
Implementation;Synthesis||BN362||@N: Removing sequential instance next_command_ready (in view: work.work_cmn_uart_rtl_false_115200_100000000_1_BAUD_RATECLOCK_FREQUENCY(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(815);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/815||cmn_uart.vhd(476);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/476
Implementation;Synthesis||BN362||@N: Removing sequential instance dataout[5:0] (in view: work.AdderDecode(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(816);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/816||addr_decoder.v(183);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADDR_DECODER.v'/linenumber/183
Implementation;Synthesis||BN115||@N: Removing instance pulse200khz_div (in view: work.ClkGen(verilog)) because it does not drive other instances.||top.srr(817);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/817||clk_gen.v(79);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/79
Implementation;Synthesis||BN115||@N: Removing instance wdclk_div (in view: work.ClkGen(verilog)) because it does not drive other instances.||top.srr(818);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/818||clk_gen.v(108);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/108
Implementation;Synthesis||BN115||@N: Removing instance clk_16khz_div (in view: work.ClkGen(verilog)) because it does not drive other instances.||top.srr(819);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/819||clk_gen.v(131);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/131
Implementation;Synthesis||BN115||@N: Removing instance pulse2mhz_div (in view: work.ClkGen(verilog)) because it does not drive other instances.||top.srr(820);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/820||clk_gen.v(101);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/101
Implementation;Synthesis||FP130||@N: Promoting Net SYS_CLK on CLKINT  I_1 ||top.srr(821);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/821||null;null
Implementation;Synthesis||FP130||@N: Promoting Net clk_gen_0.pulse2khz_div.CLK_OUT on CLKINT  I_2 ||top.srr(822);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/822||null;null
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=352 on top level netlist top ||top.srr(823);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/823||null;null
Implementation;Synthesis||MT530||@W:Found inferred clock top|SYS_CLK which controls 641 sequential elements including clkgen_2khz.cntr[15:0]. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(853);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/853||clk_div.v(37);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_DIV.V'/linenumber/37
Implementation;Synthesis||MT530||@W:Found inferred clock top|DBUG_HEADER10 which controls 1 sequential elements including osc_counter_0.cntr_trig. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(854);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/854||freq_counter.v(62);liberoaction://cross_probe/hdl/file/'<project>\hdl\FREQ_COUNTER.v'/linenumber/62
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||top.srr(856);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/856||null;null
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine uart_rx_state[0:3] (in view: work.work_cmn_uart_rtl_false_115200_100000000_1_BAUD_RATECLOCK_FREQUENCY(rtl)); safe FSM implementation is not required.||top.srr(882);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/882||cmn_uart.vhd(353);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/353
Implementation;Synthesis||MO231||@N: Found counter in view:work.top(verilog) instance osc_counter_0.counter.count[15:0] ||top.srr(950);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/950||timer_counter.v(42);liberoaction://cross_probe/hdl/file/'<project>\hdl\Timer_Counter.v'/linenumber/42
Implementation;Synthesis||FX107||@W:RAM mem[7:0] (in view: work.afifo_8s_4s_8s_4s_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(951);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/951||afifo.v(149);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/149
Implementation;Synthesis||FX702||@N: Found startup values on RAM instance mem[7:0] (in view: work.afifo_8s_4s_8s_4s_1(verilog)).||top.srr(952);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/952||afifo.v(149);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/149
Implementation;Synthesis||FX702||@N: Found startup values on RAM instance mem[7:0]||top.srr(953);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/953||afifo.v(149);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/149
Implementation;Synthesis||FX107||@W:RAM mem[7:0] (in view: work.afifo_8s_4s_8s_4s_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(954);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/954||afifo.v(149);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/149
Implementation;Synthesis||FX702||@N: Found startup values on RAM instance mem[7:0] (in view: work.afifo_8s_4s_8s_4s_0(verilog)).||top.srr(955);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/955||afifo.v(149);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/149
Implementation;Synthesis||FX702||@N: Found startup values on RAM instance mem[7:0]||top.srr(956);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/956||afifo.v(149);liberoaction://cross_probe/hdl/file/'<project>\hdl\afifo.v'/linenumber/149
Implementation;Synthesis||MO231||@N: Found counter in view:work.msg_read(verilog) instance timeout_cnt[7:0] ||top.srr(962);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/962||msg_read.v(176);liberoaction://cross_probe/hdl/file/'<project>\hdl\msg_read.v'/linenumber/176
Implementation;Synthesis||MO231||@N: Found counter in view:work.msg_write(verilog) instance timeout_cnt[7:0] ||top.srr(972);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/972||msg_write.v(235);liberoaction://cross_probe/hdl/file/'<project>\hdl\msg_write.v'/linenumber/235
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine uart_rx_state[0:3] (in view: work.work_cmn_uart_rtl_false_115200_100000000_1_BAUD_RATECLOCK_FREQUENCY(rtl)); safe FSM implementation is not required.||top.srr(979);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/979||cmn_uart.vhd(353);liberoaction://cross_probe/hdl/file/'<project>\hdl\cmn_uart.vhd'/linenumber/353
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse50us_div[1] because it is equivalent to instance clk_gen_0.clk16khz_div[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(990);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/990||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse100us_div[1] because it is equivalent to instance clk_gen_0.clk16khz_div[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(991);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/991||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse500us_div[1] because it is equivalent to instance clk_gen_0.clk16khz_div[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(992);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/992||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse5us_div[2] because it is equivalent to instance clk_gen_0.clk16khz_div[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(993);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/993||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse100us_div[2] because it is equivalent to instance clk_gen_0.clk16khz_div[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(994);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/994||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse500us_div[2] because it is equivalent to instance clk_gen_0.clk16khz_div[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(995);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/995||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse50us_div[12] because it is equivalent to instance clk_gen_0.clk16khz_div[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(996);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/996||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse5us_div[12] because it is equivalent to instance clk_gen_0.clk16khz_div[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(997);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/997||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse500us_div[12] because it is equivalent to instance clk_gen_0.clk16khz_div[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(998);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/998||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse50us_div[13] because it is equivalent to instance clk_gen_0.clk16khz_div[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(999);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/999||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse5us_div[13] because it is equivalent to instance clk_gen_0.clk16khz_div[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1000);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1000||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse100us_div[13] because it is equivalent to instance clk_gen_0.clk16khz_div[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1001);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1001||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse50us_div[14] because it is equivalent to instance clk_gen_0.clk16khz_div[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1002);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1002||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse5us_div[14] because it is equivalent to instance clk_gen_0.clk16khz_div[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1003);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1003||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse100us_div[14] because it is equivalent to instance clk_gen_0.clk16khz_div[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1004);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1004||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse50us_div[15] because it is equivalent to instance clk_gen_0.clk16khz_div[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1005);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1005||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse5us_div[15] because it is equivalent to instance clk_gen_0.clk16khz_div[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1006);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1006||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse100us_div[15] because it is equivalent to instance clk_gen_0.clk16khz_div[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1007);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1007||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse500us_div[15] because it is equivalent to instance clk_gen_0.clk16khz_div[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1008);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1008||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse500us_div[4] because it is equivalent to instance clk_gen_0.clk16khz_div[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1009);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1009||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse50us_div[4] because it is equivalent to instance clk_gen_0.clk16khz_div[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1010);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1010||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse100us_div[4] because it is equivalent to instance clk_gen_0.clk16khz_div[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1011);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1011||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse100us_div[5] because it is equivalent to instance clk_gen_0.pulse50us_div[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1012);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1012||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse500us_div[6] because it is equivalent to instance clk_gen_0.pulse100us_div[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1013);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1013||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse5us_div[9] because it is equivalent to instance clk_gen_0.pulse500us_div[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1014);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1014||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse50us_div[9] because it is equivalent to instance clk_gen_0.pulse500us_div[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1015);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1015||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse5us_div[10] because it is equivalent to instance clk_gen_0.pulse500us_div[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1016);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1016||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse500us_div[10] because it is equivalent to instance clk_gen_0.clk16khz_div[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1017);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1017||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse50us_div[10] because it is equivalent to instance clk_gen_0.clk16khz_div[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1018);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1018||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse100us_div[10] because it is equivalent to instance clk_gen_0.clk16khz_div[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1019);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1019||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse5us_div[11] because it is equivalent to instance clk_gen_0.pulse500us_div[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1020);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1020||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse500us_div[11] because it is equivalent to instance clk_gen_0.clk16khz_div[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1021);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1021||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse100us_div[11] because it is equivalent to instance clk_gen_0.clk16khz_div[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1022);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1022||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse50us_div[0] because it is equivalent to instance clk_gen_0.clk16khz_div[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1023);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1023||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse5us_div[0] because it is equivalent to instance clk_gen_0.clk16khz_div[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1024);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1024||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse100us_div[0] because it is equivalent to instance clk_gen_0.clk16khz_div[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1025);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1025||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse500us_div[0] because it is equivalent to instance clk_gen_0.clk16khz_div[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1026);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1026||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse5us_div[3] because it is equivalent to instance clk_gen_0.clk16khz_div[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1027);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1027||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse100us_div[3] because it is equivalent to instance clk_gen_0.clk16khz_div[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1028);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1028||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse500us_div[3] because it is equivalent to instance clk_gen_0.clk16khz_div[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1029);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1029||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse5us_div[5] because it is equivalent to instance clk_gen_0.pulse500us_div[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1030);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1030||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse500us_div[5] because it is equivalent to instance clk_gen_0.clk16khz_div[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1031);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1031||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse5us_div[6] because it is equivalent to instance clk_gen_0.clk16khz_div[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1032);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1032||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse50us_div[6] because it is equivalent to instance clk_gen_0.clk16khz_div[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1033);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1033||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse5us_div[7] because it is equivalent to instance clk_gen_0.pulse500us_div[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1034);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1034||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse500us_div[7] because it is equivalent to instance clk_gen_0.clk16khz_div[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1035);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1035||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse50us_div[7] because it is equivalent to instance clk_gen_0.clk16khz_div[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1036);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1036||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse100us_div[7] because it is equivalent to instance clk_gen_0.clk16khz_div[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1037);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1037||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse500us_div[8] because it is equivalent to instance clk_gen_0.clk16khz_div[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1038);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1038||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse50us_div[8] because it is equivalent to instance clk_gen_0.clk16khz_div[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1039);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1039||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse100us_div[8] because it is equivalent to instance clk_gen_0.clk16khz_div[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1040);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1040||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse100us_div[9] because it is equivalent to instance clk_gen_0.clk16khz_div[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1041);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1041||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN362||@N: Removing sequential instance clk_gen_0.pulse500us_div[9] (in view: work.top(verilog)) because it does not drive other instances.||top.srr(1042);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1042||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN362||@N: Removing sequential instance clk_gen_0.pulse100us_div[6] (in view: work.top(verilog)) because it does not drive other instances.||top.srr(1043);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1043||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN362||@N: Removing sequential instance clk_gen_0.pulse50us_div[3] (in view: work.top(verilog)) because it does not drive other instances.||top.srr(1044);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1044||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN362||@N: Removing sequential instance clk_gen_0.pulse50us_div[5] (in view: work.top(verilog)) because it does not drive other instances.||top.srr(1045);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1045||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN362||@N: Removing sequential instance clk_gen_0.pulse5us_div[8] (in view: work.top(verilog)) because it does not drive other instances.||top.srr(1046);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1046||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN362||@N: Removing sequential instance clk_gen_0.clk16khz_div[10] (in view: work.top(verilog)) because it does not drive other instances.||top.srr(1047);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1047||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN362||@N: Removing sequential instance clk_gen_0.clk16khz_div[11] (in view: work.top(verilog)) because it does not drive other instances.||top.srr(1048);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1048||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN362||@N: Removing sequential instance clk_gen_0.clk16khz_div[12] (in view: work.top(verilog)) because it does not drive other instances.||top.srr(1049);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1049||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN362||@N: Removing sequential instance clk_gen_0.clk16khz_div[13] (in view: work.top(verilog)) because it does not drive other instances.||top.srr(1050);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1050||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN362||@N: Removing sequential instance clk_gen_0.clk16khz_div[14] (in view: work.top(verilog)) because it does not drive other instances.||top.srr(1051);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1051||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN362||@N: Removing sequential instance clk_gen_0.clk16khz_div[15] (in view: work.top(verilog)) because it does not drive other instances.||top.srr(1052);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1052||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN362||@N: Removing sequential instance clk_gen_0.clk16khz_div[0] (in view: work.top(verilog)) because it does not drive other instances.||top.srr(1053);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1053||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN362||@N: Removing sequential instance clk_gen_0.clk16khz_div[1] (in view: work.top(verilog)) because it does not drive other instances.||top.srr(1054);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1054||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN362||@N: Removing sequential instance clk_gen_0.clk16khz_div[2] (in view: work.top(verilog)) because it does not drive other instances.||top.srr(1055);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1055||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN362||@N: Removing sequential instance clk_gen_0.clk16khz_div[4] (in view: work.top(verilog)) because it does not drive other instances.||top.srr(1056);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1056||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse5us_div[1] because it is equivalent to instance clk_gen_0.clk16khz_div[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1065);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1065||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.clk16khz_div[9] because it is equivalent to instance clk_gen_0.clk16khz_div[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1066);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1066||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.clk16khz_div[8] because it is equivalent to instance clk_gen_0.clk16khz_div[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1067);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1067||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.clk16khz_div[7] because it is equivalent to instance clk_gen_0.clk16khz_div[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1068);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1068||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.clk16khz_div[6] because it is equivalent to instance clk_gen_0.clk16khz_div[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1069);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1069||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.clk16khz_div[5] because it is equivalent to instance clk_gen_0.clk16khz_div[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1070);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1070||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse50us_div[2] because it is equivalent to instance clk_gen_0.clk16khz_div[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1071);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1071||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse5us_div[4] because it is equivalent to instance clk_gen_0.clk16khz_div[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1072);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1072||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse50us_div[11] because it is equivalent to instance clk_gen_0.clk16khz_div[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1073);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1073||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse100us_div[12] because it is equivalent to instance clk_gen_0.clk16khz_div[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1074);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1074||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse500us_div[14] because it is equivalent to instance clk_gen_0.clk16khz_div[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1075);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1075||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance clk_gen_0.pulse500us_div[13] because it is equivalent to instance clk_gen_0.clk16khz_div[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1076);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1076||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN362||@N: Removing sequential instance adder_decode_0.DEC_DO[19] (in view: work.top(verilog)) because it does not drive other instances.||top.srr(1077);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1077||addr_decoder.v(202);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADDR_DECODER.v'/linenumber/202
Implementation;Synthesis||BN362||@N: Removing sequential instance adder_decode_0.DEC_DO[20] (in view: work.top(verilog)) because it does not drive other instances.||top.srr(1078);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1078||addr_decoder.v(202);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADDR_DECODER.v'/linenumber/202
Implementation;Synthesis||BN362||@N: Removing sequential instance adder_decode_0.DEC_DO[21] (in view: work.top(verilog)) because it does not drive other instances.||top.srr(1079);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1079||addr_decoder.v(202);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADDR_DECODER.v'/linenumber/202
Implementation;Synthesis||BN362||@N: Removing sequential instance adder_decode_0.DEC_DO[22] (in view: work.top(verilog)) because it does not drive other instances.||top.srr(1080);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1080||addr_decoder.v(202);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADDR_DECODER.v'/linenumber/202
Implementation;Synthesis||BN362||@N: Removing sequential instance adder_decode_0.DEC_DO[23] (in view: work.top(verilog)) because it does not drive other instances.||top.srr(1081);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1081||addr_decoder.v(202);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADDR_DECODER.v'/linenumber/202
Implementation;Synthesis||BN362||@N: Removing sequential instance adder_decode_0.DEC_DO[24] (in view: work.top(verilog)) because it does not drive other instances.||top.srr(1082);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1082||addr_decoder.v(202);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADDR_DECODER.v'/linenumber/202
Implementation;Synthesis||BN362||@N: Removing sequential instance adder_decode_0.DEC_DO[25] (in view: work.top(verilog)) because it does not drive other instances.||top.srr(1083);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1083||addr_decoder.v(202);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADDR_DECODER.v'/linenumber/202
Implementation;Synthesis||BN362||@N: Removing sequential instance adder_decode_0.DEC_DO[26] (in view: work.top(verilog)) because it does not drive other instances.||top.srr(1084);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1084||addr_decoder.v(202);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADDR_DECODER.v'/linenumber/202
Implementation;Synthesis||BN362||@N: Removing sequential instance adder_decode_0.DEC_DO[27] (in view: work.top(verilog)) because it does not drive other instances.||top.srr(1085);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1085||addr_decoder.v(202);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADDR_DECODER.v'/linenumber/202
Implementation;Synthesis||BN362||@N: Removing sequential instance adder_decode_0.DEC_DO[28] (in view: work.top(verilog)) because it does not drive other instances.||top.srr(1086);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1086||addr_decoder.v(202);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADDR_DECODER.v'/linenumber/202
Implementation;Synthesis||BN362||@N: Removing sequential instance adder_decode_0.DEC_DO[29] (in view: work.top(verilog)) because it does not drive other instances.||top.srr(1087);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1087||addr_decoder.v(202);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADDR_DECODER.v'/linenumber/202
Implementation;Synthesis||BN362||@N: Removing sequential instance adder_decode_0.DEC_DO[30] (in view: work.top(verilog)) because it does not drive other instances.||top.srr(1088);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1088||addr_decoder.v(202);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADDR_DECODER.v'/linenumber/202
Implementation;Synthesis||BN362||@N: Removing sequential instance adder_decode_0.DEC_DO[31] (in view: work.top(verilog)) because it does not drive other instances.||top.srr(1089);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1089||addr_decoder.v(202);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADDR_DECODER.v'/linenumber/202
Implementation;Synthesis||BN362||@N: Removing sequential instance adder_decode_0.DEC_DO[16] (in view: work.top(verilog)) because it does not drive other instances.||top.srr(1090);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1090||addr_decoder.v(202);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADDR_DECODER.v'/linenumber/202
Implementation;Synthesis||BN362||@N: Removing sequential instance adder_decode_0.DEC_DO[17] (in view: work.top(verilog)) because it does not drive other instances.||top.srr(1091);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1091||addr_decoder.v(202);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADDR_DECODER.v'/linenumber/202
Implementation;Synthesis||BN362||@N: Removing sequential instance adder_decode_0.DEC_DO[18] (in view: work.top(verilog)) because it does not drive other instances.||top.srr(1092);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1092||addr_decoder.v(202);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADDR_DECODER.v'/linenumber/202
Implementation;Synthesis||FX271||@N: Replicating instance cmd_server_0.opb_emu_target_inst.msg_read_inst.OPB_ADDR[13] (in view: work.top(verilog)) with 4 loads 1 time to improve timing.||top.srr(1117);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1117||msg_read.v(241);liberoaction://cross_probe/hdl/file/'<project>\hdl\msg_read.v'/linenumber/241
Implementation;Synthesis||FX271||@N: Replicating instance cmd_server_0.opb_emu_target_inst.msg_read_inst.OPB_ADDR[14] (in view: work.top(verilog)) with 9 loads 1 time to improve timing.||top.srr(1118);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1118||msg_read.v(241);liberoaction://cross_probe/hdl/file/'<project>\hdl\msg_read.v'/linenumber/241
Implementation;Synthesis||FX271||@N: Replicating instance cmd_server_0.opb_emu_target_inst.msg_read_inst.OPB_ADDR[15] (in view: work.top(verilog)) with 9 loads 1 time to improve timing.||top.srr(1119);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1119||msg_read.v(241);liberoaction://cross_probe/hdl/file/'<project>\hdl\msg_read.v'/linenumber/241
Implementation;Synthesis||FX271||@N: Replicating instance cmd_server_0.opb_emu_target_inst.msg_read_inst.OPB_RE (in view: work.top(verilog)) with 43 loads 2 times to improve timing.||top.srr(1120);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1120||msg_read.v(260);liberoaction://cross_probe/hdl/file/'<project>\hdl\msg_read.v'/linenumber/260
Implementation;Synthesis||FX271||@N: Replicating instance cmd_server_0.opb_emu_target_inst.msg_read_inst.OPB_ADDR[18] (in view: work.top(verilog)) with 15 loads 2 times to improve timing.||top.srr(1121);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1121||msg_read.v(241);liberoaction://cross_probe/hdl/file/'<project>\hdl\msg_read.v'/linenumber/241
Implementation;Synthesis||FX271||@N: Replicating instance cmd_server_0.opb_emu_target_inst.msg_read_inst.OPB_ADDR[0] (in view: work.top(verilog)) with 30 loads 2 times to improve timing.||top.srr(1122);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1122||msg_read.v(241);liberoaction://cross_probe/hdl/file/'<project>\hdl\msg_read.v'/linenumber/241
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top.srr(1158);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1158||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top.srr(1159);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1159||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock top|SYS_CLK with period 10.00ns. Please declare a user-defined clock on port SYS_CLK.||top.srr(1169);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1169||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock top|DBUG_HEADER10 with period 10.00ns. Please declare a user-defined clock on port DBUG_HEADER10.||top.srr(1170);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1170||null;null
Implementation;Place and Route;RootName:top
Implementation;Place and Route||(null)||Please refer to the log file for details about 1 Warning(s) , 5 Info(s)||top_layout_log.log;liberoaction://open_report/file/top_layout_log.log||(null);(null)
Implementation;Generate Bitstream||(null)||Please refer to the log file for details about 2 Info(s)||top_generateBitstream.log;liberoaction://open_report/file/top_generateBitstream.log||(null);(null)
Implementation;Generate Bitstream;RootName:top
