{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 10 15:11:48 2011 " "Info: Processing started: Thu Mar 10 15:11:48 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off display_asix -c display_asix --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off display_asix -c display_asix --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "display_asix.v" "" { Text "E:/touchpanel/tp1_display_axis/tp1_display_axis-3-ok/display_asix.v" 36 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "SEG7_Driver:u1\|mSCAN_CLK " "Info: Detected ripple clock \"SEG7_Driver:u1\|mSCAN_CLK\" as buffer" {  } { { "SEG7_Driver.v" "" { Text "E:/touchpanel/tp1_display_axis/tp1_display_axis-3-ok/SEG7_Driver.v" 9 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SEG7_Driver:u1\|mSCAN_CLK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_50 register adc_spi_controller:u4\|dclk_cnt\[6\] register adc_spi_controller:u4\|dclk_cnt\[0\] 151.15 MHz 6.616 ns Internal " "Info: Clock \"CLOCK_50\" has Internal fmax of 151.15 MHz between source register \"adc_spi_controller:u4\|dclk_cnt\[6\]\" and destination register \"adc_spi_controller:u4\|dclk_cnt\[0\]\" (period= 6.616 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.352 ns + Longest register register " "Info: + Longest register to register delay is 6.352 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns adc_spi_controller:u4\|dclk_cnt\[6\] 1 REG LCFF_X23_Y10_N13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y10_N13; Fanout = 3; REG Node = 'adc_spi_controller:u4\|dclk_cnt\[6\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { adc_spi_controller:u4|dclk_cnt[6] } "NODE_NAME" } } { "adc_spi_controller.v" "" { Text "E:/touchpanel/tp1_display_axis/tp1_display_axis-3-ok/adc_spi_controller.v" 184 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.076 ns) + CELL(0.624 ns) 1.700 ns adc_spi_controller:u4\|Equal0~1 2 COMB LCCOMB_X24_Y10_N16 1 " "Info: 2: + IC(1.076 ns) + CELL(0.624 ns) = 1.700 ns; Loc. = LCCOMB_X24_Y10_N16; Fanout = 1; COMB Node = 'adc_spi_controller:u4\|Equal0~1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { adc_spi_controller:u4|dclk_cnt[6] adc_spi_controller:u4|Equal0~1 } "NODE_NAME" } } { "adc_spi_controller.v" "" { Text "E:/touchpanel/tp1_display_axis/tp1_display_axis-3-ok/adc_spi_controller.v" 195 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.104 ns) + CELL(0.534 ns) 3.338 ns adc_spi_controller:u4\|Equal0~4 3 COMB LCCOMB_X23_Y9_N2 14 " "Info: 3: + IC(1.104 ns) + CELL(0.534 ns) = 3.338 ns; Loc. = LCCOMB_X23_Y9_N2; Fanout = 14; COMB Node = 'adc_spi_controller:u4\|Equal0~4'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.638 ns" { adc_spi_controller:u4|Equal0~1 adc_spi_controller:u4|Equal0~4 } "NODE_NAME" } } { "adc_spi_controller.v" "" { Text "E:/touchpanel/tp1_display_axis/tp1_display_axis-3-ok/adc_spi_controller.v" 195 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.130 ns) + CELL(0.206 ns) 4.674 ns adc_spi_controller:u4\|dclk_cnt\[14\]~50 4 COMB LCCOMB_X23_Y11_N28 16 " "Info: 4: + IC(1.130 ns) + CELL(0.206 ns) = 4.674 ns; Loc. = LCCOMB_X23_Y11_N28; Fanout = 16; COMB Node = 'adc_spi_controller:u4\|dclk_cnt\[14\]~50'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.336 ns" { adc_spi_controller:u4|Equal0~4 adc_spi_controller:u4|dclk_cnt[14]~50 } "NODE_NAME" } } { "adc_spi_controller.v" "" { Text "E:/touchpanel/tp1_display_axis/tp1_display_axis-3-ok/adc_spi_controller.v" 184 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.660 ns) 6.352 ns adc_spi_controller:u4\|dclk_cnt\[0\] 5 REG LCFF_X23_Y10_N1 3 " "Info: 5: + IC(1.018 ns) + CELL(0.660 ns) = 6.352 ns; Loc. = LCFF_X23_Y10_N1; Fanout = 3; REG Node = 'adc_spi_controller:u4\|dclk_cnt\[0\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.678 ns" { adc_spi_controller:u4|dclk_cnt[14]~50 adc_spi_controller:u4|dclk_cnt[0] } "NODE_NAME" } } { "adc_spi_controller.v" "" { Text "E:/touchpanel/tp1_display_axis/tp1_display_axis-3-ok/adc_spi_controller.v" 184 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.024 ns ( 31.86 % ) " "Info: Total cell delay = 2.024 ns ( 31.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.328 ns ( 68.14 % ) " "Info: Total interconnect delay = 4.328 ns ( 68.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.352 ns" { adc_spi_controller:u4|dclk_cnt[6] adc_spi_controller:u4|Equal0~1 adc_spi_controller:u4|Equal0~4 adc_spi_controller:u4|dclk_cnt[14]~50 adc_spi_controller:u4|dclk_cnt[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.352 ns" { adc_spi_controller:u4|dclk_cnt[6] {} adc_spi_controller:u4|Equal0~1 {} adc_spi_controller:u4|Equal0~4 {} adc_spi_controller:u4|dclk_cnt[14]~50 {} adc_spi_controller:u4|dclk_cnt[0] {} } { 0.000ns 1.076ns 1.104ns 1.130ns 1.018ns } { 0.000ns 0.624ns 0.534ns 0.206ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.814 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 2.814 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns CLOCK_50 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "display_asix.v" "" { Text "E:/touchpanel/tp1_display_axis/tp1_display_axis-3-ok/display_asix.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 168 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 168; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "display_asix.v" "" { Text "E:/touchpanel/tp1_display_axis/tp1_display_axis-3-ok/display_asix.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.869 ns) + CELL(0.666 ns) 2.814 ns adc_spi_controller:u4\|dclk_cnt\[0\] 3 REG LCFF_X23_Y10_N1 3 " "Info: 3: + IC(0.869 ns) + CELL(0.666 ns) = 2.814 ns; Loc. = LCFF_X23_Y10_N1; Fanout = 3; REG Node = 'adc_spi_controller:u4\|dclk_cnt\[0\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { CLOCK_50~clkctrl adc_spi_controller:u4|dclk_cnt[0] } "NODE_NAME" } } { "adc_spi_controller.v" "" { Text "E:/touchpanel/tp1_display_axis/tp1_display_axis-3-ok/adc_spi_controller.v" 184 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 64.18 % ) " "Info: Total cell delay = 1.806 ns ( 64.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.008 ns ( 35.82 % ) " "Info: Total interconnect delay = 1.008 ns ( 35.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.814 ns" { CLOCK_50 CLOCK_50~clkctrl adc_spi_controller:u4|dclk_cnt[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.814 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} adc_spi_controller:u4|dclk_cnt[0] {} } { 0.000ns 0.000ns 0.139ns 0.869ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.814 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 2.814 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns CLOCK_50 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "display_asix.v" "" { Text "E:/touchpanel/tp1_display_axis/tp1_display_axis-3-ok/display_asix.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 168 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 168; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "display_asix.v" "" { Text "E:/touchpanel/tp1_display_axis/tp1_display_axis-3-ok/display_asix.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.869 ns) + CELL(0.666 ns) 2.814 ns adc_spi_controller:u4\|dclk_cnt\[6\] 3 REG LCFF_X23_Y10_N13 3 " "Info: 3: + IC(0.869 ns) + CELL(0.666 ns) = 2.814 ns; Loc. = LCFF_X23_Y10_N13; Fanout = 3; REG Node = 'adc_spi_controller:u4\|dclk_cnt\[6\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { CLOCK_50~clkctrl adc_spi_controller:u4|dclk_cnt[6] } "NODE_NAME" } } { "adc_spi_controller.v" "" { Text "E:/touchpanel/tp1_display_axis/tp1_display_axis-3-ok/adc_spi_controller.v" 184 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 64.18 % ) " "Info: Total cell delay = 1.806 ns ( 64.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.008 ns ( 35.82 % ) " "Info: Total interconnect delay = 1.008 ns ( 35.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.814 ns" { CLOCK_50 CLOCK_50~clkctrl adc_spi_controller:u4|dclk_cnt[6] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.814 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} adc_spi_controller:u4|dclk_cnt[6] {} } { 0.000ns 0.000ns 0.139ns 0.869ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.814 ns" { CLOCK_50 CLOCK_50~clkctrl adc_spi_controller:u4|dclk_cnt[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.814 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} adc_spi_controller:u4|dclk_cnt[0] {} } { 0.000ns 0.000ns 0.139ns 0.869ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.814 ns" { CLOCK_50 CLOCK_50~clkctrl adc_spi_controller:u4|dclk_cnt[6] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.814 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} adc_spi_controller:u4|dclk_cnt[6] {} } { 0.000ns 0.000ns 0.139ns 0.869ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "adc_spi_controller.v" "" { Text "E:/touchpanel/tp1_display_axis/tp1_display_axis-3-ok/adc_spi_controller.v" 184 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "adc_spi_controller.v" "" { Text "E:/touchpanel/tp1_display_axis/tp1_display_axis-3-ok/adc_spi_controller.v" 184 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.352 ns" { adc_spi_controller:u4|dclk_cnt[6] adc_spi_controller:u4|Equal0~1 adc_spi_controller:u4|Equal0~4 adc_spi_controller:u4|dclk_cnt[14]~50 adc_spi_controller:u4|dclk_cnt[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.352 ns" { adc_spi_controller:u4|dclk_cnt[6] {} adc_spi_controller:u4|Equal0~1 {} adc_spi_controller:u4|Equal0~4 {} adc_spi_controller:u4|dclk_cnt[14]~50 {} adc_spi_controller:u4|dclk_cnt[0] {} } { 0.000ns 1.076ns 1.104ns 1.130ns 1.018ns } { 0.000ns 0.624ns 0.534ns 0.206ns 0.660ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.814 ns" { CLOCK_50 CLOCK_50~clkctrl adc_spi_controller:u4|dclk_cnt[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.814 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} adc_spi_controller:u4|dclk_cnt[0] {} } { 0.000ns 0.000ns 0.139ns 0.869ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.814 ns" { CLOCK_50 CLOCK_50~clkctrl adc_spi_controller:u4|dclk_cnt[6] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.814 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} adc_spi_controller:u4|dclk_cnt[6] {} } { 0.000ns 0.000ns 0.139ns 0.869ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "adc_spi_controller:u4\|transmit_en GPIO\[6\] CLOCK_50 6.067 ns register " "Info: tsu for register \"adc_spi_controller:u4\|transmit_en\" (data pin = \"GPIO\[6\]\", clock pin = \"CLOCK_50\") is 6.067 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.939 ns + Longest pin register " "Info: + Longest pin to register delay is 8.939 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GPIO\[6\] 1 PIN PIN_207 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_207; Fanout = 1; PIN Node = 'GPIO\[6\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[6] } "NODE_NAME" } } { "display_asix.v" "" { Text "E:/touchpanel/tp1_display_axis/tp1_display_axis-3-ok/display_asix.v" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.014 ns) 1.014 ns GPIO\[6\]~1 2 COMB IOC_X1_Y19_N2 2 " "Info: 2: + IC(0.000 ns) + CELL(1.014 ns) = 1.014 ns; Loc. = IOC_X1_Y19_N2; Fanout = 2; COMB Node = 'GPIO\[6\]~1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.014 ns" { GPIO[6] GPIO[6]~1 } "NODE_NAME" } } { "display_asix.v" "" { Text "E:/touchpanel/tp1_display_axis/tp1_display_axis-3-ok/display_asix.v" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.879 ns) + CELL(0.370 ns) 8.263 ns adc_spi_controller:u4\|always2~1 3 COMB LCCOMB_X23_Y11_N18 1 " "Info: 3: + IC(6.879 ns) + CELL(0.370 ns) = 8.263 ns; Loc. = LCCOMB_X23_Y11_N18; Fanout = 1; COMB Node = 'adc_spi_controller:u4\|always2~1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.249 ns" { GPIO[6]~1 adc_spi_controller:u4|always2~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.202 ns) 8.831 ns adc_spi_controller:u4\|transmit_en~2 4 COMB LCCOMB_X23_Y11_N12 1 " "Info: 4: + IC(0.366 ns) + CELL(0.202 ns) = 8.831 ns; Loc. = LCCOMB_X23_Y11_N12; Fanout = 1; COMB Node = 'adc_spi_controller:u4\|transmit_en~2'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.568 ns" { adc_spi_controller:u4|always2~1 adc_spi_controller:u4|transmit_en~2 } "NODE_NAME" } } { "adc_spi_controller.v" "" { Text "E:/touchpanel/tp1_display_axis/tp1_display_axis-3-ok/adc_spi_controller.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.939 ns adc_spi_controller:u4\|transmit_en 5 REG LCFF_X23_Y11_N13 6 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 8.939 ns; Loc. = LCFF_X23_Y11_N13; Fanout = 6; REG Node = 'adc_spi_controller:u4\|transmit_en'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { adc_spi_controller:u4|transmit_en~2 adc_spi_controller:u4|transmit_en } "NODE_NAME" } } { "adc_spi_controller.v" "" { Text "E:/touchpanel/tp1_display_axis/tp1_display_axis-3-ok/adc_spi_controller.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.694 ns ( 18.95 % ) " "Info: Total cell delay = 1.694 ns ( 18.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.245 ns ( 81.05 % ) " "Info: Total interconnect delay = 7.245 ns ( 81.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.939 ns" { GPIO[6] GPIO[6]~1 adc_spi_controller:u4|always2~1 adc_spi_controller:u4|transmit_en~2 adc_spi_controller:u4|transmit_en } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.939 ns" { GPIO[6] {} GPIO[6]~1 {} adc_spi_controller:u4|always2~1 {} adc_spi_controller:u4|transmit_en~2 {} adc_spi_controller:u4|transmit_en {} } { 0.000ns 0.000ns 6.879ns 0.366ns 0.000ns } { 0.000ns 1.014ns 0.370ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "adc_spi_controller.v" "" { Text "E:/touchpanel/tp1_display_axis/tp1_display_axis-3-ok/adc_spi_controller.v" 104 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.832 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to destination register is 2.832 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns CLOCK_50 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "display_asix.v" "" { Text "E:/touchpanel/tp1_display_axis/tp1_display_axis-3-ok/display_asix.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 168 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 168; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "display_asix.v" "" { Text "E:/touchpanel/tp1_display_axis/tp1_display_axis-3-ok/display_asix.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.887 ns) + CELL(0.666 ns) 2.832 ns adc_spi_controller:u4\|transmit_en 3 REG LCFF_X23_Y11_N13 6 " "Info: 3: + IC(0.887 ns) + CELL(0.666 ns) = 2.832 ns; Loc. = LCFF_X23_Y11_N13; Fanout = 6; REG Node = 'adc_spi_controller:u4\|transmit_en'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { CLOCK_50~clkctrl adc_spi_controller:u4|transmit_en } "NODE_NAME" } } { "adc_spi_controller.v" "" { Text "E:/touchpanel/tp1_display_axis/tp1_display_axis-3-ok/adc_spi_controller.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.77 % ) " "Info: Total cell delay = 1.806 ns ( 63.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.026 ns ( 36.23 % ) " "Info: Total interconnect delay = 1.026 ns ( 36.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.832 ns" { CLOCK_50 CLOCK_50~clkctrl adc_spi_controller:u4|transmit_en } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.832 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} adc_spi_controller:u4|transmit_en {} } { 0.000ns 0.000ns 0.139ns 0.887ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.939 ns" { GPIO[6] GPIO[6]~1 adc_spi_controller:u4|always2~1 adc_spi_controller:u4|transmit_en~2 adc_spi_controller:u4|transmit_en } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.939 ns" { GPIO[6] {} GPIO[6]~1 {} adc_spi_controller:u4|always2~1 {} adc_spi_controller:u4|transmit_en~2 {} adc_spi_controller:u4|transmit_en {} } { 0.000ns 0.000ns 6.879ns 0.366ns 0.000ns } { 0.000ns 1.014ns 0.370ns 0.202ns 0.108ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.832 ns" { CLOCK_50 CLOCK_50~clkctrl adc_spi_controller:u4|transmit_en } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.832 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} adc_spi_controller:u4|transmit_en {} } { 0.000ns 0.000ns 0.139ns 0.887ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 COM\[2\] SEG7_Driver:u1\|oCOM\[5\] 10.841 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"COM\[2\]\" through register \"SEG7_Driver:u1\|oCOM\[5\]\" is 10.841 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 5.015 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 5.015 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns CLOCK_50 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "display_asix.v" "" { Text "E:/touchpanel/tp1_display_axis/tp1_display_axis-3-ok/display_asix.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.522 ns) + CELL(0.970 ns) 2.632 ns SEG7_Driver:u1\|mSCAN_CLK 2 REG LCFF_X1_Y9_N29 2 " "Info: 2: + IC(0.522 ns) + CELL(0.970 ns) = 2.632 ns; Loc. = LCFF_X1_Y9_N29; Fanout = 2; REG Node = 'SEG7_Driver:u1\|mSCAN_CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { CLOCK_50 SEG7_Driver:u1|mSCAN_CLK } "NODE_NAME" } } { "SEG7_Driver.v" "" { Text "E:/touchpanel/tp1_display_axis/tp1_display_axis-3-ok/SEG7_Driver.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.805 ns) + CELL(0.000 ns) 3.437 ns SEG7_Driver:u1\|mSCAN_CLK~clkctrl 3 COMB CLKCTRL_G1 11 " "Info: 3: + IC(0.805 ns) + CELL(0.000 ns) = 3.437 ns; Loc. = CLKCTRL_G1; Fanout = 11; COMB Node = 'SEG7_Driver:u1\|mSCAN_CLK~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.805 ns" { SEG7_Driver:u1|mSCAN_CLK SEG7_Driver:u1|mSCAN_CLK~clkctrl } "NODE_NAME" } } { "SEG7_Driver.v" "" { Text "E:/touchpanel/tp1_display_axis/tp1_display_axis-3-ok/SEG7_Driver.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.666 ns) 5.015 ns SEG7_Driver:u1\|oCOM\[5\] 4 REG LCFF_X24_Y5_N21 1 " "Info: 4: + IC(0.912 ns) + CELL(0.666 ns) = 5.015 ns; Loc. = LCFF_X24_Y5_N21; Fanout = 1; REG Node = 'SEG7_Driver:u1\|oCOM\[5\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.578 ns" { SEG7_Driver:u1|mSCAN_CLK~clkctrl SEG7_Driver:u1|oCOM[5] } "NODE_NAME" } } { "SEG7_Driver.v" "" { Text "E:/touchpanel/tp1_display_axis/tp1_display_axis-3-ok/SEG7_Driver.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.776 ns ( 55.35 % ) " "Info: Total cell delay = 2.776 ns ( 55.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.239 ns ( 44.65 % ) " "Info: Total interconnect delay = 2.239 ns ( 44.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.015 ns" { CLOCK_50 SEG7_Driver:u1|mSCAN_CLK SEG7_Driver:u1|mSCAN_CLK~clkctrl SEG7_Driver:u1|oCOM[5] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.015 ns" { CLOCK_50 {} CLOCK_50~combout {} SEG7_Driver:u1|mSCAN_CLK {} SEG7_Driver:u1|mSCAN_CLK~clkctrl {} SEG7_Driver:u1|oCOM[5] {} } { 0.000ns 0.000ns 0.522ns 0.805ns 0.912ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "SEG7_Driver.v" "" { Text "E:/touchpanel/tp1_display_axis/tp1_display_axis-3-ok/SEG7_Driver.v" 44 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.522 ns + Longest register pin " "Info: + Longest register to pin delay is 5.522 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SEG7_Driver:u1\|oCOM\[5\] 1 REG LCFF_X24_Y5_N21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y5_N21; Fanout = 1; REG Node = 'SEG7_Driver:u1\|oCOM\[5\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SEG7_Driver:u1|oCOM[5] } "NODE_NAME" } } { "SEG7_Driver.v" "" { Text "E:/touchpanel/tp1_display_axis/tp1_display_axis-3-ok/SEG7_Driver.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.256 ns) + CELL(3.266 ns) 5.522 ns COM\[2\] 2 PIN PIN_75 0 " "Info: 2: + IC(2.256 ns) + CELL(3.266 ns) = 5.522 ns; Loc. = PIN_75; Fanout = 0; PIN Node = 'COM\[2\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.522 ns" { SEG7_Driver:u1|oCOM[5] COM[2] } "NODE_NAME" } } { "display_asix.v" "" { Text "E:/touchpanel/tp1_display_axis/tp1_display_axis-3-ok/display_asix.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.266 ns ( 59.15 % ) " "Info: Total cell delay = 3.266 ns ( 59.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.256 ns ( 40.85 % ) " "Info: Total interconnect delay = 2.256 ns ( 40.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.522 ns" { SEG7_Driver:u1|oCOM[5] COM[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.522 ns" { SEG7_Driver:u1|oCOM[5] {} COM[2] {} } { 0.000ns 2.256ns } { 0.000ns 3.266ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.015 ns" { CLOCK_50 SEG7_Driver:u1|mSCAN_CLK SEG7_Driver:u1|mSCAN_CLK~clkctrl SEG7_Driver:u1|oCOM[5] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.015 ns" { CLOCK_50 {} CLOCK_50~combout {} SEG7_Driver:u1|mSCAN_CLK {} SEG7_Driver:u1|mSCAN_CLK~clkctrl {} SEG7_Driver:u1|oCOM[5] {} } { 0.000ns 0.000ns 0.522ns 0.805ns 0.912ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.522 ns" { SEG7_Driver:u1|oCOM[5] COM[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.522 ns" { SEG7_Driver:u1|oCOM[5] {} COM[2] {} } { 0.000ns 2.256ns } { 0.000ns 3.266ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "adc_spi_controller:u4\|madc_out GPIO\[7\] CLOCK_50 -5.062 ns register " "Info: th for register \"adc_spi_controller:u4\|madc_out\" (data pin = \"GPIO\[7\]\", clock pin = \"CLOCK_50\") is -5.062 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.830 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 2.830 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns CLOCK_50 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "display_asix.v" "" { Text "E:/touchpanel/tp1_display_axis/tp1_display_axis-3-ok/display_asix.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 168 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 168; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "display_asix.v" "" { Text "E:/touchpanel/tp1_display_axis/tp1_display_axis-3-ok/display_asix.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.666 ns) 2.830 ns adc_spi_controller:u4\|madc_out 3 REG LCFF_X21_Y11_N9 2 " "Info: 3: + IC(0.885 ns) + CELL(0.666 ns) = 2.830 ns; Loc. = LCFF_X21_Y11_N9; Fanout = 2; REG Node = 'adc_spi_controller:u4\|madc_out'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { CLOCK_50~clkctrl adc_spi_controller:u4|madc_out } "NODE_NAME" } } { "adc_spi_controller.v" "" { Text "E:/touchpanel/tp1_display_axis/tp1_display_axis-3-ok/adc_spi_controller.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.82 % ) " "Info: Total cell delay = 1.806 ns ( 63.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.024 ns ( 36.18 % ) " "Info: Total interconnect delay = 1.024 ns ( 36.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.830 ns" { CLOCK_50 CLOCK_50~clkctrl adc_spi_controller:u4|madc_out } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.830 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} adc_spi_controller:u4|madc_out {} } { 0.000ns 0.000ns 0.139ns 0.885ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "adc_spi_controller.v" "" { Text "E:/touchpanel/tp1_display_axis/tp1_display_axis-3-ok/adc_spi_controller.v" 116 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.198 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.198 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GPIO\[7\] 1 PIN PIN_206 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_206; Fanout = 1; PIN Node = 'GPIO\[7\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[7] } "NODE_NAME" } } { "display_asix.v" "" { Text "E:/touchpanel/tp1_display_axis/tp1_display_axis-3-ok/display_asix.v" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns GPIO\[7\]~0 2 COMB IOC_X1_Y19_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = IOC_X1_Y19_N1; Fanout = 1; COMB Node = 'GPIO\[7\]~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.004 ns" { GPIO[7] GPIO[7]~0 } "NODE_NAME" } } { "display_asix.v" "" { Text "E:/touchpanel/tp1_display_axis/tp1_display_axis-3-ok/display_asix.v" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.880 ns) + CELL(0.206 ns) 8.090 ns adc_spi_controller:u4\|madc_out~feeder 3 COMB LCCOMB_X21_Y11_N8 1 " "Info: 3: + IC(6.880 ns) + CELL(0.206 ns) = 8.090 ns; Loc. = LCCOMB_X21_Y11_N8; Fanout = 1; COMB Node = 'adc_spi_controller:u4\|madc_out~feeder'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.086 ns" { GPIO[7]~0 adc_spi_controller:u4|madc_out~feeder } "NODE_NAME" } } { "adc_spi_controller.v" "" { Text "E:/touchpanel/tp1_display_axis/tp1_display_axis-3-ok/adc_spi_controller.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.198 ns adc_spi_controller:u4\|madc_out 4 REG LCFF_X21_Y11_N9 2 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 8.198 ns; Loc. = LCFF_X21_Y11_N9; Fanout = 2; REG Node = 'adc_spi_controller:u4\|madc_out'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { adc_spi_controller:u4|madc_out~feeder adc_spi_controller:u4|madc_out } "NODE_NAME" } } { "adc_spi_controller.v" "" { Text "E:/touchpanel/tp1_display_axis/tp1_display_axis-3-ok/adc_spi_controller.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.318 ns ( 16.08 % ) " "Info: Total cell delay = 1.318 ns ( 16.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.880 ns ( 83.92 % ) " "Info: Total interconnect delay = 6.880 ns ( 83.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.198 ns" { GPIO[7] GPIO[7]~0 adc_spi_controller:u4|madc_out~feeder adc_spi_controller:u4|madc_out } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.198 ns" { GPIO[7] {} GPIO[7]~0 {} adc_spi_controller:u4|madc_out~feeder {} adc_spi_controller:u4|madc_out {} } { 0.000ns 0.000ns 6.880ns 0.000ns } { 0.000ns 1.004ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.830 ns" { CLOCK_50 CLOCK_50~clkctrl adc_spi_controller:u4|madc_out } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.830 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} adc_spi_controller:u4|madc_out {} } { 0.000ns 0.000ns 0.139ns 0.885ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.198 ns" { GPIO[7] GPIO[7]~0 adc_spi_controller:u4|madc_out~feeder adc_spi_controller:u4|madc_out } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.198 ns" { GPIO[7] {} GPIO[7]~0 {} adc_spi_controller:u4|madc_out~feeder {} adc_spi_controller:u4|madc_out {} } { 0.000ns 0.000ns 6.880ns 0.000ns } { 0.000ns 1.004ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "141 " "Info: Peak virtual memory: 141 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 10 15:11:49 2011 " "Info: Processing ended: Thu Mar 10 15:11:49 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
