
---------- Begin Simulation Statistics ----------
final_tick                                57998429500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 417544                       # Simulator instruction rate (inst/s)
host_mem_usage                                 708072                       # Number of bytes of host memory used
host_op_rate                                   422267                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   239.50                       # Real time elapsed on the host
host_tick_rate                              242169079                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     101131196                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.057998                       # Number of seconds simulated
sim_ticks                                 57998429500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             82.227380                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 4042571                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              4916332                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 28                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            333630                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           5072735                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             102741                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          676932                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           574191                       # Number of indirect misses.
system.cpu.branchPred.lookups                 6480031                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  311170                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        35956                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     101131196                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.159969                       # CPI: cycles per instruction
system.cpu.discardedOps                        938789                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           48887737                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          40573285                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          6282718                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2336953                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.862092                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        115996859                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                55047773     54.43%     54.43% # Class of committed instruction
system.cpu.op_class_0::IntMult                 172710      0.17%     54.60% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     54.60% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     54.60% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     54.60% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     54.60% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     54.60% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     54.60% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     54.60% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     54.60% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     54.60% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     54.60% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     54.60% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     54.60% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     54.60% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     54.60% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     54.60% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     54.60% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     54.60% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     54.60% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     54.60% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     54.60% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     54.60% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd            284017      0.28%     54.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     54.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp            268229      0.27%     55.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt            163430      0.16%     55.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv             54273      0.05%     55.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           504316      0.50%     55.86% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult            36743      0.04%     55.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc         10949      0.01%     55.91% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.91% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.91% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.91% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.91% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.91% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.91% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.91% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.91% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.91% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.91% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.91% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.91% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.91% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.91% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.91% # Class of committed instruction
system.cpu.op_class_0::MemRead               38162063     37.74%     93.65% # Class of committed instruction
system.cpu.op_class_0::MemWrite               6426693      6.35%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                101131196                       # Class of committed instruction
system.cpu.tickCycles                       113659906                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    33                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          3158                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          703                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        35655                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        72501                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  57998429500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1206                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1952                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1952                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1206                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         6316                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   6316                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       404224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  404224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3158                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3158    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3158                       # Request fanout histogram
system.membus.respLayer1.occupancy           29518500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy             3872000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  57998429500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              9513                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        33955                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          143                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1548                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            27342                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           27342                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           840                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         8673                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1823                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       107533                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                109356                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       125824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      8956160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                9081984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            36855                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.019319                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.137645                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  36143     98.07%     98.07% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    712      1.93%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              36855                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          104446500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          90041492                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2100499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  57998429500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   50                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                33638                       # number of demand (read+write) hits
system.l2.demand_hits::total                    33688                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  50                       # number of overall hits
system.l2.overall_hits::.cpu.data               33638                       # number of overall hits
system.l2.overall_hits::total                   33688                       # number of overall hits
system.l2.demand_misses::.cpu.inst                790                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2377                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3167                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               790                       # number of overall misses
system.l2.overall_misses::.cpu.data              2377                       # number of overall misses
system.l2.overall_misses::total                  3167                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     64833000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    200090000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        264923000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     64833000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    200090000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       264923000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              840                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            36015                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                36855                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             840                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           36015                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               36855                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.940476                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.066000                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.085931                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.940476                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.066000                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.085931                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 82067.088608                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 84177.534708                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83651.089359                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 82067.088608                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 84177.534708                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83651.089359                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   9                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  9                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           789                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2369                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3158                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          789                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2369                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3158                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     56917500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    175834000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    232751500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     56917500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    175834000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    232751500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.939286                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.065778                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.085687                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.939286                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.065778                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.085687                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 72138.783270                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 74222.878852                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73702.184927                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 72138.783270                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 74222.878852                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73702.184927                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        33955                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            33955                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        33955                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        33955                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          140                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              140                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          140                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          140                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             25390                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 25390                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            1952                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1952                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    163274000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     163274000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         27342                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             27342                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.071392                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.071392                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 83644.467213                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83644.467213                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         1952                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1952                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    143754000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    143754000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.071392                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.071392                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 73644.467213                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73644.467213                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             50                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 50                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          790                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              790                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     64833000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     64833000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          840                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            840                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.940476                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.940476                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 82067.088608                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82067.088608                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          789                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          789                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     56917500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     56917500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.939286                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.939286                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 72138.783270                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72138.783270                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          8248                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              8248                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          425                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             425                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     36816000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     36816000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         8673                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          8673                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.049003                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.049003                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 86625.882353                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86625.882353                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          417                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          417                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     32080000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     32080000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.048080                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.048080                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 76930.455635                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76930.455635                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  57998429500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2747.988243                       # Cycle average of tags in use
system.l2.tags.total_refs                       71789                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3158                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     22.732426                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       784.028501                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1963.959742                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.047853                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.119871                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.167724                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3158                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3158                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.192749                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    577542                       # Number of tag accesses
system.l2.tags.data_accesses                   577542                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  57998429500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         100992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         303232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             404224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       100992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        100992                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             789                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            2369                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3158                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           1741289                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           5228280                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               6969568                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      1741289                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1741289                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1741289                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          5228280                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              6969568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1578.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4738.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000584000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               24368                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3158                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6316                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               440                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               482                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              410                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              278                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     71844000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   31580000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               190269000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11374.92                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30124.92                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     5207                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.44                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6316                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3033                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3039                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     121                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1109                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    364.494139                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   268.216199                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   315.163360                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          425     38.32%     38.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          355     32.01%     70.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           65      5.86%     76.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           36      3.25%     79.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           29      2.61%     82.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           19      1.71%     83.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           15      1.35%     85.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          165     14.88%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1109                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 404224                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  404224                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         6.97                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      6.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.05                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   43933261000                       # Total gap between requests
system.mem_ctrls.avgGap                   13911735.59                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       100992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       303232                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 1741288.529200605350                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 5228279.500223363750                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1578                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4738                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     45191500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    145077500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28638.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30619.99                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    82.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              3848460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2045505                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            21976920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4577838720.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1405883910                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      21087494880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        27099088395                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        467.238314                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  54808958750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1936480000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1252990750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              4069800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              2163150                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            23119320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4577838720.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1438872090                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      21059715360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        27105778440                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        467.353662                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  54736607750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1936480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1325341750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     57998429500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  57998429500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     15758970                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         15758970                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     15758970                       # number of overall hits
system.cpu.icache.overall_hits::total        15758970                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          840                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            840                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          840                       # number of overall misses
system.cpu.icache.overall_misses::total           840                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     67529000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     67529000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     67529000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     67529000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     15759810                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     15759810                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     15759810                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     15759810                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000053                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000053                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000053                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000053                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 80391.666667                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 80391.666667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 80391.666667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 80391.666667                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          143                       # number of writebacks
system.cpu.icache.writebacks::total               143                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          840                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          840                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          840                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          840                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     66689000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     66689000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     66689000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     66689000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000053                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000053                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000053                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000053                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 79391.666667                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79391.666667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 79391.666667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79391.666667                       # average overall mshr miss latency
system.cpu.icache.replacements                    143                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     15758970                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        15758970                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          840                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           840                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     67529000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     67529000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     15759810                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     15759810                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000053                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000053                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 80391.666667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 80391.666667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          840                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          840                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     66689000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     66689000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000053                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000053                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 79391.666667                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79391.666667                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  57998429500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           694.552003                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            15759810                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               840                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          18761.678571                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   694.552003                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.678273                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.678273                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          697                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          697                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.680664                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          31520460                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         31520460                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  57998429500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  57998429500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  57998429500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     43871210                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         43871210                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     43890731                       # number of overall hits
system.cpu.dcache.overall_hits::total        43890731                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        39632                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          39632                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        39703                       # number of overall misses
system.cpu.dcache.overall_misses::total         39703                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    789304000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    789304000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    789304000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    789304000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     43910842                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     43910842                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     43930434                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     43930434                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000903                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000903                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000904                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000904                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 19915.825595                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 19915.825595                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 19880.210563                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 19880.210563                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        33955                       # number of writebacks
system.cpu.dcache.writebacks::total             33955                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         3690                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         3690                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         3690                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         3690                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        35942                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        35942                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        35985                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        35985                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    605199000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    605199000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    608957500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    608957500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000819                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000819                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000819                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000819                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 16838.211563                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 16838.211563                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 16922.537168                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 16922.537168                       # average overall mshr miss latency
system.cpu.dcache.replacements                  35503                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     37534721                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        37534721                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         8711                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          8711                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    147783000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    147783000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     37543432                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     37543432                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000232                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000232                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 16965.101596                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 16965.101596                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          111                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          111                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         8600                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8600                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    134273000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    134273000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000229                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000229                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 15613.139535                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15613.139535                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      6336489                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6336489                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        30921                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        30921                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    641521000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    641521000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      6367410                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6367410                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004856                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004856                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 20747.097442                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 20747.097442                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         3579                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         3579                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        27342                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        27342                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    470926000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    470926000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004294                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004294                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 17223.538878                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 17223.538878                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        19521                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         19521                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           71                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           71                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        19592                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        19592                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.003624                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.003624                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           43                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           43                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      3758500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      3758500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.002195                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.002195                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 87406.976744                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 87406.976744                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         1052                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         1052                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           30                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           30                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       468000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       468000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         1082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         1082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.027726                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.027726                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        15600                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        15600                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data           30                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           30                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       438000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       438000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.027726                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.027726                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        14600                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        14600                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         1082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         1082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         1082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         1082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  57998429500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           508.646174                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            43928880                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             36015                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1219.738442                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   508.646174                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.993450                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.993450                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           68                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          229                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          202                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           13                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          87901211                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         87901211                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  57998429500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  57998429500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
