<HTML>
<HEAD><TITLE>References for On-Chip Measurement Circuits SRC Proposal</TITLE></HEAD>
<body>
<h1>References for On-Chip Measurement Circuits SRC Proposal </h1>
<hr>

<ol>
<li><p> K. L. Shepard, S. Carey, E. Cho, B. Curran, R. Hatch, D. Hoffman, S. McCabe,
G. Northroop, and R. Seigler, "Design Methodology for the G4 S/390 Microprocessors,"
IBM Journal of Research and Development, Volume 21, pages 515-548, 1997.
</p>
<li><p> K. Shepard, V. Narayanan, and R. Rose, "Harmony: Static Noise Analysis for Deep Submicron
Digital Integrated Circuits," IEEE Transaction on Computer-Aided Design, August, 1999, pages 1132-1150.
</p>
<li><p> K. L. Shepard, V. Narayanan, P. C. Elmendorf, and G. Zheng,
``Global Harmony:  Coupled noise analysis for full-chip RC interconnect networks,"
Proceedings of the Internation Conference on Computer-Aided Design, 1997.
</p>
<li><p>  A. Deutsch, G. V. Kopcsay, C. W. Surovic, B. J. Rubin, L. M. Terman, Jr., R. P. Dunne,
T. A. Gallo, and R. H. Dennard, "Modelling and characterization of long on-chip interconnections
for high-performance microprocessors," IBM Journal of Research and Development, Volume 39,
pages 547-567, 1995.
</p>
<li><p> K. Soumyanath, S. Borkar, C. Zhou, and B. A. Bloechel, ``Accuract
On-Chip Interconnect Evaluation:  A Time-Domain Technique," IEEE Journal of 
Solid-State Circuits, Volume 34, 1999, pages 623-631
</p>
<li><p> P. Larsson and C. Svenson, ``Measuring high-bandwidth signals in CMOS circuits,"
Electronics Letters, Volume 29, 1993, pages 1761-1762.
</p>
<li><p> Ara Hajjar and Gordon W. Roberts, ``A high-speed and area-efficient on-chip analog waveform
extractor," Proceedings of the International Test Conference, 1998, pages 688-697.
</p>
<li><p> M. A. Burns, U. S. Patent 5,589,763
</p>
<li><p> M. A. Burns, U. S. Patent 5,578,935
</p>
<li><p> T. Knotts, et al, ``A 500 MHz time digitizer IC with 15.6235 ps resolution," ISSCC, 1995,
pages 58-59.
</p>
<li><p> Jorgen Christiansen, ``An Integrated High Resolution CMOS Timing Generator Based on an Array
of Delay Locked Loops," IEEE Journal of Solid-State Circuits, Volume 31, 1996, pages 952-957.
</p>
<li><p> C. T. Gray, W. Liu, W. A. M. Van Noije, T. A. Hughes, and R. K. Cavin, III,
``A Sample Technique and its CMOS Implementation with 1 Gb/sec bandwidth and 25 ps Resolution,"
IEEE Journal of Solid-State Circuits, Volume 29, 1994, pages 340-349.
</p>
<li><p>G. C. Moyer, M. Clements, W. Liu, T. Schaffer, and R. K. Cavin, III,
``The delay Vernier pattern generation technique,"
IEEE Journal of Solid-State Circuits, Volume 32, 1997, pages 551-562.
</p>
<li><p> K. Shepard and Zhong Tian, "Return-Limited Inductances:  A Practical Approach to On-Chip
Inductance Extraction," Proceedings of the Custom Integrated Circuits Conference, 1999.
</p>
</ol>
</body>
</html>
