# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do leds_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {E:/ECE 550d/hw1-leds_restored/leds_extraCredit_restored/ledcontroller.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:25:42 on Sep 23,2017
# vcom -reportprogress 300 -93 -work work E:/ECE 550d/hw1-leds_restored/leds_extraCredit_restored/ledcontroller.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity mux2to1
# -- Compiling architecture mux of mux2to1
# -- Compiling entity decoder4to7
# -- Compiling architecture structure of decoder4to7
# -- Compiling entity ledcontroller
# -- Compiling architecture basic of ledcontroller
# End time: 09:25:42 on Sep 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim rtl_work.ledcontroller
# vsim rtl_work.ledcontroller 
# Start time: 09:25:47 on Sep 23,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading synopsys.attributes
# Loading ieee.std_logic_misc(body)
# Loading rtl_work.ledcontroller(basic)
# Loading rtl_work.mux2to1(mux)
# Loading rtl_work.decoder4to7(structure)
add wave -position insertpoint sim:/ledcontroller/*
force -freeze sim:/ledcontroller/key 0 0
force -freeze sim:/ledcontroller/switches 100111100010101101 0
run -all
force -freeze sim:/ledcontroller/key 1 0
run -all
# End time: 09:30:21 on Sep 23,2017, Elapsed time: 0:04:34
# Errors: 0, Warnings: 0
