{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1540493537426 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540493537427 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 26 00:22:17 2018 " "Processing started: Fri Oct 26 00:22:17 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540493537427 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540493537427 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Multicycle-IITB-RISC -c Multicycle-IITB-RISC " "Command: quartus_map --read_settings_files=on --write_settings_files=off Multicycle-IITB-RISC -c Multicycle-IITB-RISC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540493537427 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1540493537629 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1540493537629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_file-behave " "Found design unit 1: reg_file-behave" {  } { { "reg_file.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/reg_file.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540493550602 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/reg_file.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540493550602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540493550602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_16bit-behave " "Found design unit 1: reg_16bit-behave" {  } { { "reg_16bit.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/reg_16bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540493550603 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_16bit " "Found entity 1: reg_16bit" {  } { { "reg_16bit.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/reg_16bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540493550603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540493550603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "priority_encoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file priority_encoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 priority_encoder-behave " "Found design unit 1: priority_encoder-behave" {  } { { "priority_encoder.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/priority_encoder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540493550603 ""} { "Info" "ISGN_ENTITY_NAME" "1 priority_encoder " "Found entity 1: priority_encoder" {  } { { "priority_encoder.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/priority_encoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540493550603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540493550603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_state.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_state.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_state-behave " "Found design unit 1: mux_state-behave" {  } { { "mux_state.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/mux_state.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540493550604 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_state " "Found entity 1: mux_state" {  } { { "mux_state.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/mux_state.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540493550604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540493550604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_path.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_path.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_path-behave " "Found design unit 1: control_path-behave" {  } { { "control_path.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/control_path.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540493550604 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_path " "Found entity 1: control_path" {  } { { "control_path.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/control_path.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540493550604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540493550604 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "reg_file " "Elaborating entity \"reg_file\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1540493550661 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "registers_out reg_file.vhd(46) " "VHDL Process Statement warning at reg_file.vhd(46): signal \"registers_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/reg_file.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540493550665 "|reg_file"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "registers_out reg_file.vhd(49) " "VHDL Process Statement warning at reg_file.vhd(49): signal \"registers_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/reg_file.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540493550665 "|reg_file"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_en reg_file.vhd(53) " "VHDL Process Statement warning at reg_file.vhd(53): signal \"wr_en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/reg_file.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540493550666 "|reg_file"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_16bit reg_16bit:r0 " "Elaborating entity \"reg_16bit\" for hierarchy \"reg_16bit:r0\"" {  } { { "reg_file.vhd" "r0" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/reg_file.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540493550678 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable reg_16bit.vhd(15) " "VHDL Process Statement warning at reg_16bit.vhd(15): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_16bit.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/reg_16bit.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540493550679 "|reg_16bit"}
{ "Info" "ICUT_CUT_TM_SUMMARY" "371 " "Implemented 371 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Implemented 27 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1540493551162 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1540493551162 ""} { "Info" "ICUT_CUT_TM_LCELLS" "296 " "Implemented 296 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1540493551162 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1540493551162 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "934 " "Peak virtual memory: 934 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540493551209 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 26 00:22:31 2018 " "Processing ended: Fri Oct 26 00:22:31 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540493551209 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540493551209 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540493551209 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1540493551209 ""}
