

================================================================
== Vitis HLS Report for 'C_IO_L2_in_boundary_x1'
================================================================
* Date:           Sun Sep 18 13:59:30 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.417 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+----------+----------+-----------+---------+----------+---------+
    |  Latency (cycles)  |  Latency (absolute)  |      Interval      | Pipeline|
    |   min   |    max   |    min   |    max    |   min   |    max   |   Type  |
    +---------+----------+----------+-----------+---------+----------+---------+
    |  2097229|  52435477|  6.990 ms|  0.175 sec|  2097229|  52435477|     none|
    +---------+----------+----------+-----------+---------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------------------------------------------------------------------+---------+----------+-------------+-----------+-----------+-------+----------+
        |                                                                                                 |  Latency (cycles)  |  Iteration  |  Initiation Interval  |  Trip |          |
        |                                            Loop Name                                            |   min   |    max   |   Latency   |  achieved |   target  | Count | Pipelined|
        +-------------------------------------------------------------------------------------------------+---------+----------+-------------+-----------+-----------+-------+----------+
        |- C_IO_L2_in_boundary_x1_loop_1_C_IO_L2_in_boundary_x1_loop_2                                    |       72|  50338320|  3 ~ 2097430|          -|          -|     24|        no|
        | + C_IO_L2_in_boundary_x1_loop_4                                                                 |      272|       272|           34|          -|          -|      8|        no|
        |  ++ C_IO_L2_in_boundary_x1_loop_5                                                               |       32|        32|            2|          -|          -|     16|        no|
        | + C_IO_L2_in_boundary_x1_loop_6_C_IO_L2_in_boundary_x1_loop_8_C_IO_L2_in_boundary_x1_loop_9     |  2097154|   2097154|           35|         32|         19|  65536|       yes|
        | + C_IO_L2_in_boundary_x1_loop_13                                                                |      272|       272|           34|          -|          -|      8|        no|
        |  ++ C_IO_L2_in_boundary_x1_loop_14                                                              |       32|        32|            2|          -|          -|     16|        no|
        | + C_IO_L2_in_boundary_x1_loop_15_C_IO_L2_in_boundary_x1_loop_17_C_IO_L2_in_boundary_x1_loop_18  |  2097154|   2097154|           35|         32|         19|  65536|       yes|
        |- C_IO_L2_in_boundary_x1_loop_21_C_IO_L2_in_boundary_x1_loop_23_C_IO_L2_in_boundary_x1_loop_24   |  2097154|   2097154|           35|         32|         19|  65536|       yes|
        +-------------------------------------------------------------------------------------------------+---------+----------+-------------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 32, depth = 35
  * Pipeline-1: initiation interval (II) = 32, depth = 35
  * Pipeline-2: initiation interval (II) = 32, depth = 35


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 115
* Pipeline : 3
  Pipeline-0 : II = 32, D = 35, States = { 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 }
  Pipeline-1 : II = 32, D = 35, States = { 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 }
  Pipeline-2 : II = 32, D = 35, States = { 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 42 80 
3 --> 4 41 6 
4 --> 5 3 
5 --> 4 
6 --> 41 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 6 
41 --> 2 
42 --> 43 41 45 
43 --> 44 42 
44 --> 43 
45 --> 41 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 45 
80 --> 115 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 80 
115 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_PE_0_7_x1136, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 116 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_C_C_IO_L2_in_7_x124, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 117 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_PE_0_7_x1136, void @empty_1279, i32 0, i32 0, void @empty_1431, i32 0, i32 0, void @empty_1431, void @empty_1431, void @empty_1431, i32 0, i32 0, i32 0, i32 0, void @empty_1431, void @empty_1431"   --->   Operation 118 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_C_C_IO_L2_in_7_x124, void @empty_1279, i32 0, i32 0, void @empty_1431, i32 0, i32 0, void @empty_1431, void @empty_1431, void @empty_1431, i32 0, i32 0, i32 0, i32 0, void @empty_1431, void @empty_1431"   --->   Operation 119 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%local_C_ping_V = alloca i64 1" [./dut.cpp:18582]   --->   Operation 120 'alloca' 'local_C_ping_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%local_C_pong_V = alloca i64 1" [./dut.cpp:18583]   --->   Operation 121 'alloca' 'local_C_pong_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%data_split_V_2 = alloca i64 1" [./dut.cpp:18621]   --->   Operation 122 'alloca' 'data_split_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%data_split_V_1 = alloca i64 1" [./dut.cpp:18680]   --->   Operation 123 'alloca' 'data_split_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%data_split_V = alloca i64 1" [./dut.cpp:18723]   --->   Operation 124 'alloca' 'data_split_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%specmemcore_ln18582 = specmemcore void @_ssdm_op_SpecMemCore, i512 %local_C_ping_V, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:18582]   --->   Operation 125 'specmemcore' 'specmemcore_ln18582' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%specmemcore_ln18583 = specmemcore void @_ssdm_op_SpecMemCore, i512 %local_C_pong_V, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:18583]   --->   Operation 126 'specmemcore' 'specmemcore_ln18583' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%data_split_V_1_addr = getelementptr i256 %data_split_V_1, i64 0, i64 0" [./dut.cpp:18703]   --->   Operation 127 'getelementptr' 'data_split_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%data_split_V_1_addr_1 = getelementptr i256 %data_split_V_1, i64 0, i64 1" [./dut.cpp:18703]   --->   Operation 128 'getelementptr' 'data_split_V_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%data_split_V_2_addr = getelementptr i256 %data_split_V_2, i64 0, i64 0" [./dut.cpp:18644]   --->   Operation 129 'getelementptr' 'data_split_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%data_split_V_2_addr_1 = getelementptr i256 %data_split_V_2, i64 0, i64 1" [./dut.cpp:18644]   --->   Operation 130 'getelementptr' 'data_split_V_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.38ns)   --->   "%br_ln18592 = br void" [./dut.cpp:18592]   --->   Operation 131 'br' 'br_ln18592' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.22>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%indvar_flatten151 = phi i5 0, void, i5 %add_ln890_80, void %.loopexit1130"   --->   Operation 132 'phi' 'indvar_flatten151' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%c1_V = phi i3 0, void, i3 %add_ln691_1088, void %.loopexit1130"   --->   Operation 133 'phi' 'c1_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%intra_trans_en = phi i1 0, void, i1 1, void %.loopexit1130"   --->   Operation 134 'phi' 'intra_trans_en' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%arb_1 = phi i1 0, void, i1 %arb, void %.loopexit1130"   --->   Operation 135 'phi' 'arb_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.70ns)   --->   "%add_ln890_80 = add i5 %indvar_flatten151, i5 1"   --->   Operation 136 'add' 'add_ln890_80' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (0.63ns)   --->   "%icmp_ln890 = icmp_eq  i5 %indvar_flatten151, i5 24"   --->   Operation 137 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890, void %.split52, void %.preheader.preheader"   --->   Operation 138 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_boundary_x1_loop_1_C_IO_L2_in_boundary_x1_loop_2_str"   --->   Operation 139 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 24, i64 24, i64 24"   --->   Operation 140 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.49ns)   --->   "%icmp_ln890340 = icmp_eq  i3 %c1_V, i3 6"   --->   Operation 141 'icmp' 'icmp_ln890340' <Predicate = (!icmp_ln890)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (0.27ns)   --->   "%select_ln18592 = select i1 %icmp_ln890340, i3 0, i3 %c1_V" [./dut.cpp:18592]   --->   Operation 142 'select' 'select_ln18592' <Predicate = (!icmp_ln890)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (0.12ns)   --->   "%or_ln18592 = or i1 %icmp_ln890340, i1 %intra_trans_en" [./dut.cpp:18592]   --->   Operation 143 'or' 'or_ln18592' <Predicate = (!icmp_ln890)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node and_ln18592)   --->   "%xor_ln18592 = xor i1 %icmp_ln890340, i1 1" [./dut.cpp:18592]   --->   Operation 144 'xor' 'xor_ln18592' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln18592 = and i1 %arb_1, i1 %xor_ln18592" [./dut.cpp:18592]   --->   Operation 145 'and' 'and_ln18592' <Predicate = (!icmp_ln890)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%specloopname_ln18593 = specloopname void @_ssdm_op_SpecLoopName, void @empty_768" [./dut.cpp:18593]   --->   Operation 146 'specloopname' 'specloopname_ln18593' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %select_ln18592, i3 0" [./dut.cpp:18592]   --->   Operation 147 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.70ns)   --->   "%add_i_i720_cast = sub i6 41, i6 %p_shl" [./dut.cpp:18592]   --->   Operation 148 'sub' 'add_i_i720_cast' <Predicate = (!icmp_ln890)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 149 [1/1] (0.61ns)   --->   "%icmp_ln886 = icmp_ult  i6 %add_i_i720_cast, i6 7"   --->   Operation 149 'icmp' 'icmp_ln886' <Predicate = (!icmp_ln890)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln18597 = br i1 %and_ln18592, void, void" [./dut.cpp:18597]   --->   Operation 150 'br' 'br_ln18597' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln18601 = br i1 %icmp_ln886, void %.preheader11.preheader, void %.loopexit" [./dut.cpp:18601]   --->   Operation 151 'br' 'br_ln18601' <Predicate = (!icmp_ln890 & !and_ln18592)> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.38ns)   --->   "%br_ln18614 = br void %.preheader11" [./dut.cpp:18614]   --->   Operation 152 'br' 'br_ln18614' <Predicate = (!icmp_ln890 & !and_ln18592 & !icmp_ln886)> <Delay = 0.38>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln18660 = br i1 %icmp_ln886, void %.preheader8.preheader, void %.loopexit1055" [./dut.cpp:18660]   --->   Operation 153 'br' 'br_ln18660' <Predicate = (!icmp_ln890 & and_ln18592)> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.38ns)   --->   "%br_ln18673 = br void %.preheader8" [./dut.cpp:18673]   --->   Operation 154 'br' 'br_ln18673' <Predicate = (!icmp_ln890 & and_ln18592 & !icmp_ln886)> <Delay = 0.38>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%data_split_V_addr = getelementptr i256 %data_split_V, i64 0, i64 0" [./dut.cpp:18746]   --->   Operation 155 'getelementptr' 'data_split_V_addr' <Predicate = (icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%data_split_V_addr_281 = getelementptr i256 %data_split_V, i64 0, i64 1" [./dut.cpp:18746]   --->   Operation 156 'getelementptr' 'data_split_V_addr_281' <Predicate = (icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.38ns)   --->   "%br_ln18727 = br void" [./dut.cpp:18727]   --->   Operation 157 'br' 'br_ln18727' <Predicate = (icmp_ln890)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 0.70>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "%c4_V_1 = phi i4 %add_ln691_1082, void, i4 0, void %.preheader11.preheader"   --->   Operation 158 'phi' 'c4_V_1' <Predicate = (!icmp_ln886)> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (0.70ns)   --->   "%add_ln691_1082 = add i4 %c4_V_1, i4 1"   --->   Operation 159 'add' 'add_ln691_1082' <Predicate = (!icmp_ln886)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%trunc_ln18614 = trunc i4 %c4_V_1" [./dut.cpp:18614]   --->   Operation 160 'trunc' 'trunc_ln18614' <Predicate = (!icmp_ln886)> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_560_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %trunc_ln18614, i4 0"   --->   Operation 161 'bitconcatenate' 'tmp_560_cast' <Predicate = (!icmp_ln886)> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (0.65ns)   --->   "%icmp_ln890_1021 = icmp_eq  i4 %c4_V_1, i4 8"   --->   Operation 162 'icmp' 'icmp_ln890_1021' <Predicate = (!icmp_ln886)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 163 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln886)> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%br_ln18605 = br i1 %icmp_ln890_1021, void %.split35, void %.loopexit.loopexit" [./dut.cpp:18605]   --->   Operation 164 'br' 'br_ln18605' <Predicate = (!icmp_ln886)> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%specloopname_ln18605 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1391" [./dut.cpp:18605]   --->   Operation 165 'specloopname' 'specloopname_ln18605' <Predicate = (!icmp_ln886 & !icmp_ln890_1021)> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (0.38ns)   --->   "%br_ln18607 = br void" [./dut.cpp:18607]   --->   Operation 166 'br' 'br_ln18607' <Predicate = (!icmp_ln886 & !icmp_ln890_1021)> <Delay = 0.38>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 167 'br' 'br_ln0' <Predicate = (!icmp_ln886 & icmp_ln890_1021)> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln18624 = br i1 %or_ln18592, void %.loopexit1130, void %.preheader9.preheader.preheader" [./dut.cpp:18624]   --->   Operation 168 'br' 'br_ln18624' <Predicate = (icmp_ln890_1021) | (icmp_ln886)> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (0.38ns)   --->   "%br_ln18632 = br void %.preheader9.preheader" [./dut.cpp:18632]   --->   Operation 169 'br' 'br_ln18632' <Predicate = (icmp_ln890_1021 & or_ln18592) | (icmp_ln886 & or_ln18592)> <Delay = 0.38>

State 4 <SV = 3> <Delay = 0.70>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "%c5_V_49 = phi i5 %add_ln691_1083, void %.split33, i5 0, void %.split35"   --->   Operation 170 'phi' 'c5_V_49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (0.70ns)   --->   "%add_ln691_1083 = add i5 %c5_V_49, i5 1"   --->   Operation 171 'add' 'add_ln691_1083' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln18614 = zext i5 %c5_V_49" [./dut.cpp:18614]   --->   Operation 172 'zext' 'zext_ln18614' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 173 [1/1] (0.70ns)   --->   "%add_ln18614 = add i7 %tmp_560_cast, i7 %zext_ln18614" [./dut.cpp:18614]   --->   Operation 173 'add' 'add_ln18614' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln18614_1 = zext i7 %add_ln18614" [./dut.cpp:18614]   --->   Operation 174 'zext' 'zext_ln18614_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 175 [1/1] (0.00ns)   --->   "%local_C_pong_V_addr = getelementptr i512 %local_C_pong_V, i64 0, i64 %zext_ln18614_1" [./dut.cpp:18614]   --->   Operation 175 'getelementptr' 'local_C_pong_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 176 [1/1] (0.63ns)   --->   "%icmp_ln890_1023 = icmp_eq  i5 %c5_V_49, i5 16"   --->   Operation 176 'icmp' 'icmp_ln890_1023' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 177 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 177 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 178 [1/1] (0.00ns)   --->   "%br_ln18607 = br i1 %icmp_ln890_1023, void %.split33, void" [./dut.cpp:18607]   --->   Operation 178 'br' 'br_ln18607' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader11"   --->   Operation 179 'br' 'br_ln0' <Predicate = (icmp_ln890_1023)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.41>
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "%specloopname_ln18607 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1023" [./dut.cpp:18607]   --->   Operation 180 'specloopname' 'specloopname_ln18607' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 181 [1/1] (1.21ns)   --->   "%tmp_454 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_C_C_IO_L2_in_7_x124" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 181 'read' 'tmp_454' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_5 : Operation 182 [1/1] (1.20ns)   --->   "%store_ln18614 = store i512 %tmp_454, i7 %local_C_pong_V_addr" [./dut.cpp:18614]   --->   Operation 182 'store' 'store_ln18614' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>
ST_5 : Operation 183 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 183 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 6 <SV = 3> <Delay = 2.33>
ST_6 : Operation 184 [1/1] (0.00ns)   --->   "%indvar_flatten67 = phi i17 %add_ln18625, void %.preheader9, i17 0, void %.preheader9.preheader.preheader" [./dut.cpp:18625]   --->   Operation 184 'phi' 'indvar_flatten67' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 185 [1/1] (0.00ns)   --->   "%indvar_flatten37 = phi i11 %select_ln890_48, void %.preheader9, i11 0, void %.preheader9.preheader.preheader"   --->   Operation 185 'phi' 'indvar_flatten37' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 186 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 %select_ln890_47, void %.preheader9, i10 0, void %.preheader9.preheader.preheader"   --->   Operation 186 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 187 [1/1] (0.00ns)   --->   "%c6_V_90 = phi i6 %select_ln890_46, void %.preheader9, i6 0, void %.preheader9.preheader.preheader"   --->   Operation 187 'phi' 'c6_V_90' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 188 [1/1] (0.00ns)   --->   "%c7_V_66 = phi i4 %add_ln691_1087, void %.preheader9, i4 0, void %.preheader9.preheader.preheader"   --->   Operation 188 'phi' 'c7_V_66' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 189 [1/1] (0.79ns)   --->   "%add_ln18625 = add i17 %indvar_flatten67, i17 1" [./dut.cpp:18625]   --->   Operation 189 'add' 'add_ln18625' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 190 [1/1] (0.00ns)   --->   "%empty = trunc i6 %c6_V_90"   --->   Operation 190 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 191 [1/1] (0.68ns)   --->   "%icmp_ln18625 = icmp_eq  i17 %indvar_flatten67, i17 65536" [./dut.cpp:18625]   --->   Operation 191 'icmp' 'icmp_ln18625' <Predicate = true> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 192 [1/1] (0.00ns)   --->   "%br_ln18625 = br i1 %icmp_ln18625, void %.preheader9, void %.loopexit1130.loopexit413" [./dut.cpp:18625]   --->   Operation 192 'br' 'br_ln18625' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 193 [1/1] (0.61ns)   --->   "%icmp_ln890_1027 = icmp_eq  i11 %indvar_flatten37, i11 512"   --->   Operation 193 'icmp' 'icmp_ln890_1027' <Predicate = (!icmp_ln18625)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 194 [1/1] (0.12ns)   --->   "%xor_ln18625 = xor i1 %icmp_ln890_1027, i1 1" [./dut.cpp:18625]   --->   Operation 194 'xor' 'xor_ln18625' <Predicate = (!icmp_ln18625)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 195 [1/1] (0.65ns)   --->   "%icmp_ln890_1028 = icmp_eq  i4 %c7_V_66, i4 8"   --->   Operation 195 'icmp' 'icmp_ln890_1028' <Predicate = (!icmp_ln18625)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node and_ln18631)   --->   "%and_ln18625 = and i1 %icmp_ln890_1028, i1 %xor_ln18625" [./dut.cpp:18625]   --->   Operation 196 'and' 'and_ln18625' <Predicate = (!icmp_ln18625)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 197 [1/1] (0.60ns)   --->   "%icmp_ln890_1029 = icmp_eq  i10 %indvar_flatten, i10 256"   --->   Operation 197 'icmp' 'icmp_ln890_1029' <Predicate = (!icmp_ln18625)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 198 [1/1] (0.12ns)   --->   "%and_ln18625_1 = and i1 %icmp_ln890_1029, i1 %xor_ln18625" [./dut.cpp:18625]   --->   Operation 198 'and' 'and_ln18625_1' <Predicate = (!icmp_ln18625)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 199 [1/1] (0.12ns)   --->   "%or_ln18631 = or i1 %and_ln18625_1, i1 %icmp_ln890_1027" [./dut.cpp:18631]   --->   Operation 199 'or' 'or_ln18631' <Predicate = (!icmp_ln18625)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 200 [1/1] (0.29ns)   --->   "%select_ln18631 = select i1 %or_ln18631, i6 0, i6 %c6_V_90" [./dut.cpp:18631]   --->   Operation 200 'select' 'select_ln18631' <Predicate = (!icmp_ln18625)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node select_ln18632_1)   --->   "%xor_ln18631_1 = xor i1 %or_ln18631, i1 1" [./dut.cpp:18631]   --->   Operation 201 'xor' 'xor_ln18631_1' <Predicate = (!icmp_ln18625)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node select_ln18632_1)   --->   "%and_ln18631_1 = and i1 %empty, i1 %xor_ln18631_1" [./dut.cpp:18631]   --->   Operation 202 'and' 'and_ln18631_1' <Predicate = (!icmp_ln18625)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node and_ln18631)   --->   "%xor_ln18631 = xor i1 %icmp_ln890_1029, i1 1" [./dut.cpp:18631]   --->   Operation 203 'xor' 'xor_ln18631' <Predicate = (!icmp_ln18625)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node and_ln18631)   --->   "%or_ln18631_1 = or i1 %icmp_ln890_1027, i1 %xor_ln18631" [./dut.cpp:18631]   --->   Operation 204 'or' 'or_ln18631_1' <Predicate = (!icmp_ln18625)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 205 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln18631 = and i1 %and_ln18625, i1 %or_ln18631_1" [./dut.cpp:18631]   --->   Operation 205 'and' 'and_ln18631' <Predicate = (!icmp_ln18625)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 206 [1/1] (0.70ns)   --->   "%add_ln691_1086 = add i6 %select_ln18631, i6 1"   --->   Operation 206 'add' 'add_ln691_1086' <Predicate = (!icmp_ln18625)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node select_ln18632)   --->   "%or_ln18632 = or i1 %and_ln18631, i1 %and_ln18625_1" [./dut.cpp:18632]   --->   Operation 207 'or' 'or_ln18632' <Predicate = (!icmp_ln18625)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node select_ln18632)   --->   "%or_ln18632_1 = or i1 %or_ln18632, i1 %icmp_ln890_1027" [./dut.cpp:18632]   --->   Operation 208 'or' 'or_ln18632_1' <Predicate = (!icmp_ln18625)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 209 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln18632 = select i1 %or_ln18632_1, i4 0, i4 %c7_V_66" [./dut.cpp:18632]   --->   Operation 209 'select' 'select_ln18632' <Predicate = (!icmp_ln18625)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node select_ln18632_1)   --->   "%empty_2574 = trunc i6 %add_ln691_1086"   --->   Operation 210 'trunc' 'empty_2574' <Predicate = (!icmp_ln18625)> <Delay = 0.00>
ST_6 : Operation 211 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln18632_1 = select i1 %and_ln18631, i1 %empty_2574, i1 %and_ln18631_1" [./dut.cpp:18632]   --->   Operation 211 'select' 'select_ln18632_1' <Predicate = (!icmp_ln18625)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 212 [1/1] (0.29ns)   --->   "%select_ln890_46 = select i1 %and_ln18631, i6 %add_ln691_1086, i6 %select_ln18631"   --->   Operation 212 'select' 'select_ln890_46' <Predicate = (!icmp_ln18625)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node select_ln18632_2)   --->   "%tmp_452 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln691_1086, i32 1, i32 4"   --->   Operation 213 'partselect' 'tmp_452' <Predicate = (!icmp_ln18625)> <Delay = 0.00>
ST_6 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node select_ln18632_2)   --->   "%tmp_453 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V_90, i32 1, i32 4"   --->   Operation 214 'partselect' 'tmp_453' <Predicate = (!icmp_ln18625)> <Delay = 0.00>
ST_6 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node select_ln18632_2)   --->   "%select_ln18631_1 = select i1 %or_ln18631, i4 0, i4 %tmp_453" [./dut.cpp:18631]   --->   Operation 215 'select' 'select_ln18631_1' <Predicate = (!icmp_ln18625)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 216 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln18632_2 = select i1 %and_ln18631, i4 %tmp_452, i4 %select_ln18631_1" [./dut.cpp:18632]   --->   Operation 216 'select' 'select_ln18632_2' <Predicate = (!icmp_ln18625)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 217 [1/1] (0.72ns)   --->   "%add_ln890_78 = add i10 %indvar_flatten, i10 1"   --->   Operation 217 'add' 'add_ln890_78' <Predicate = (!icmp_ln18625)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 218 [1/1] (0.30ns)   --->   "%select_ln890_47 = select i1 %or_ln18631, i10 1, i10 %add_ln890_78"   --->   Operation 218 'select' 'select_ln890_47' <Predicate = (!icmp_ln18625)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 219 [1/1] (0.73ns)   --->   "%add_ln890_79 = add i11 %indvar_flatten37, i11 1"   --->   Operation 219 'add' 'add_ln890_79' <Predicate = (!icmp_ln18625)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 220 [1/1] (0.30ns)   --->   "%select_ln890_48 = select i1 %icmp_ln890_1027, i11 1, i11 %add_ln890_79"   --->   Operation 220 'select' 'select_ln890_48' <Predicate = (!icmp_ln18625)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 4> <Delay = 1.20>
ST_7 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_92 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i56.i4.i4, i56 0, i4 %select_ln18632, i4 %select_ln18632_2" [./dut.cpp:18632]   --->   Operation 221 'bitconcatenate' 'tmp_92' <Predicate = (!icmp_ln18625)> <Delay = 0.00>
ST_7 : Operation 222 [1/1] (0.00ns)   --->   "%local_C_ping_V_addr_2 = getelementptr i512 %local_C_ping_V, i64 0, i64 %tmp_92" [./dut.cpp:18632]   --->   Operation 222 'getelementptr' 'local_C_ping_V_addr_2' <Predicate = (!icmp_ln18625)> <Delay = 0.00>
ST_7 : Operation 223 [2/2] (1.20ns)   --->   "%in_data_V_2 = load i7 %local_C_ping_V_addr_2" [./dut.cpp:18632]   --->   Operation 223 'load' 'in_data_V_2' <Predicate = (!icmp_ln18625)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>

State 8 <SV = 5> <Delay = 1.94>
ST_8 : Operation 224 [1/2] (1.20ns)   --->   "%in_data_V_2 = load i7 %local_C_ping_V_addr_2" [./dut.cpp:18632]   --->   Operation 224 'load' 'in_data_V_2' <Predicate = (!icmp_ln18625)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>
ST_8 : Operation 225 [1/1] (0.00ns)   --->   "%trunc_ln674_2 = trunc i512 %in_data_V_2"   --->   Operation 225 'trunc' 'trunc_ln674_2' <Predicate = (!icmp_ln18625)> <Delay = 0.00>
ST_8 : Operation 226 [1/1] (0.74ns)   --->   "%store_ln18644 = store i256 %trunc_ln674_2, i1 %data_split_V_2_addr" [./dut.cpp:18644]   --->   Operation 226 'store' 'store_ln18644' <Predicate = (!icmp_ln18625)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_8 : Operation 227 [1/1] (0.00ns)   --->   "%p_Result_0_1 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %in_data_V_2, i32 256, i32 511"   --->   Operation 227 'partselect' 'p_Result_0_1' <Predicate = (!icmp_ln18625)> <Delay = 0.00>
ST_8 : Operation 228 [1/1] (0.74ns)   --->   "%store_ln18644 = store i256 %p_Result_0_1, i1 %data_split_V_2_addr_1" [./dut.cpp:18644]   --->   Operation 228 'store' 'store_ln18644' <Predicate = (!icmp_ln18625)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 9 <SV = 6> <Delay = 0.74>
ST_9 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln890_130 = zext i1 %select_ln18632_1"   --->   Operation 229 'zext' 'zext_ln890_130' <Predicate = (!icmp_ln18625)> <Delay = 0.00>
ST_9 : Operation 230 [1/1] (0.00ns)   --->   "%data_split_V_2_addr_2 = getelementptr i256 %data_split_V_2, i64 0, i64 %zext_ln890_130"   --->   Operation 230 'getelementptr' 'data_split_V_2_addr_2' <Predicate = (!icmp_ln18625)> <Delay = 0.00>
ST_9 : Operation 231 [2/2] (0.74ns)   --->   "%data_split_V_2_load = load i1 %data_split_V_2_addr_2" [./dut.cpp:18648]   --->   Operation 231 'load' 'data_split_V_2_load' <Predicate = (!icmp_ln18625)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_9 : Operation 232 [1/1] (0.74ns)   --->   "%store_ln18644 = store i256 %trunc_ln674_2, i1 %data_split_V_2_addr" [./dut.cpp:18644]   --->   Operation 232 'store' 'store_ln18644' <Predicate = (!icmp_ln18625)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 10 <SV = 7> <Delay = 1.96>
ST_10 : Operation 233 [1/2] (0.74ns)   --->   "%data_split_V_2_load = load i1 %data_split_V_2_addr_2" [./dut.cpp:18648]   --->   Operation 233 'load' 'data_split_V_2_load' <Predicate = (!icmp_ln18625)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_10 : Operation 234 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x1136, i256 %data_split_V_2_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 234 'write' 'write_ln174' <Predicate = (!icmp_ln18625)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_10 : Operation 235 [1/1] (0.74ns)   --->   "%store_ln18644 = store i256 %p_Result_0_1, i1 %data_split_V_2_addr_1" [./dut.cpp:18644]   --->   Operation 235 'store' 'store_ln18644' <Predicate = (!icmp_ln18625)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 11 <SV = 8> <Delay = 0.74>
ST_11 : Operation 236 [2/2] (0.74ns)   --->   "%data_split_V_2_load_1 = load i1 %data_split_V_2_addr_2" [./dut.cpp:18648]   --->   Operation 236 'load' 'data_split_V_2_load_1' <Predicate = (!icmp_ln18625)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_11 : Operation 237 [1/1] (0.74ns)   --->   "%store_ln18644 = store i256 %trunc_ln674_2, i1 %data_split_V_2_addr" [./dut.cpp:18644]   --->   Operation 237 'store' 'store_ln18644' <Predicate = (!icmp_ln18625)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 12 <SV = 9> <Delay = 1.96>
ST_12 : Operation 238 [1/2] (0.74ns)   --->   "%data_split_V_2_load_1 = load i1 %data_split_V_2_addr_2" [./dut.cpp:18648]   --->   Operation 238 'load' 'data_split_V_2_load_1' <Predicate = (!icmp_ln18625)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_12 : Operation 239 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x1136, i256 %data_split_V_2_load_1" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 239 'write' 'write_ln174' <Predicate = (!icmp_ln18625)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_12 : Operation 240 [1/1] (0.74ns)   --->   "%store_ln18644 = store i256 %p_Result_0_1, i1 %data_split_V_2_addr_1" [./dut.cpp:18644]   --->   Operation 240 'store' 'store_ln18644' <Predicate = (!icmp_ln18625)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 13 <SV = 10> <Delay = 0.74>
ST_13 : Operation 241 [2/2] (0.74ns)   --->   "%data_split_V_2_load_2 = load i1 %data_split_V_2_addr_2" [./dut.cpp:18648]   --->   Operation 241 'load' 'data_split_V_2_load_2' <Predicate = (!icmp_ln18625)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_13 : Operation 242 [1/1] (0.74ns)   --->   "%store_ln18644 = store i256 %trunc_ln674_2, i1 %data_split_V_2_addr" [./dut.cpp:18644]   --->   Operation 242 'store' 'store_ln18644' <Predicate = (!icmp_ln18625)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 14 <SV = 11> <Delay = 1.96>
ST_14 : Operation 243 [1/2] (0.74ns)   --->   "%data_split_V_2_load_2 = load i1 %data_split_V_2_addr_2" [./dut.cpp:18648]   --->   Operation 243 'load' 'data_split_V_2_load_2' <Predicate = (!icmp_ln18625)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_14 : Operation 244 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x1136, i256 %data_split_V_2_load_2" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 244 'write' 'write_ln174' <Predicate = (!icmp_ln18625)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_14 : Operation 245 [1/1] (0.74ns)   --->   "%store_ln18644 = store i256 %p_Result_0_1, i1 %data_split_V_2_addr_1" [./dut.cpp:18644]   --->   Operation 245 'store' 'store_ln18644' <Predicate = (!icmp_ln18625)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 15 <SV = 12> <Delay = 0.74>
ST_15 : Operation 246 [2/2] (0.74ns)   --->   "%data_split_V_2_load_3 = load i1 %data_split_V_2_addr_2" [./dut.cpp:18648]   --->   Operation 246 'load' 'data_split_V_2_load_3' <Predicate = (!icmp_ln18625)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_15 : Operation 247 [1/1] (0.74ns)   --->   "%store_ln18644 = store i256 %trunc_ln674_2, i1 %data_split_V_2_addr" [./dut.cpp:18644]   --->   Operation 247 'store' 'store_ln18644' <Predicate = (!icmp_ln18625)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 16 <SV = 13> <Delay = 1.96>
ST_16 : Operation 248 [1/2] (0.74ns)   --->   "%data_split_V_2_load_3 = load i1 %data_split_V_2_addr_2" [./dut.cpp:18648]   --->   Operation 248 'load' 'data_split_V_2_load_3' <Predicate = (!icmp_ln18625)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_16 : Operation 249 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x1136, i256 %data_split_V_2_load_3" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 249 'write' 'write_ln174' <Predicate = (!icmp_ln18625)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_16 : Operation 250 [1/1] (0.74ns)   --->   "%store_ln18644 = store i256 %p_Result_0_1, i1 %data_split_V_2_addr_1" [./dut.cpp:18644]   --->   Operation 250 'store' 'store_ln18644' <Predicate = (!icmp_ln18625)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 17 <SV = 14> <Delay = 0.74>
ST_17 : Operation 251 [2/2] (0.74ns)   --->   "%data_split_V_2_load_4 = load i1 %data_split_V_2_addr_2" [./dut.cpp:18648]   --->   Operation 251 'load' 'data_split_V_2_load_4' <Predicate = (!icmp_ln18625)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_17 : Operation 252 [1/1] (0.74ns)   --->   "%store_ln18644 = store i256 %trunc_ln674_2, i1 %data_split_V_2_addr" [./dut.cpp:18644]   --->   Operation 252 'store' 'store_ln18644' <Predicate = (!icmp_ln18625)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 18 <SV = 15> <Delay = 1.96>
ST_18 : Operation 253 [1/2] (0.74ns)   --->   "%data_split_V_2_load_4 = load i1 %data_split_V_2_addr_2" [./dut.cpp:18648]   --->   Operation 253 'load' 'data_split_V_2_load_4' <Predicate = (!icmp_ln18625)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_18 : Operation 254 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x1136, i256 %data_split_V_2_load_4" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 254 'write' 'write_ln174' <Predicate = (!icmp_ln18625)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_18 : Operation 255 [1/1] (0.74ns)   --->   "%store_ln18644 = store i256 %p_Result_0_1, i1 %data_split_V_2_addr_1" [./dut.cpp:18644]   --->   Operation 255 'store' 'store_ln18644' <Predicate = (!icmp_ln18625)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 19 <SV = 16> <Delay = 0.74>
ST_19 : Operation 256 [2/2] (0.74ns)   --->   "%data_split_V_2_load_5 = load i1 %data_split_V_2_addr_2" [./dut.cpp:18648]   --->   Operation 256 'load' 'data_split_V_2_load_5' <Predicate = (!icmp_ln18625)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_19 : Operation 257 [1/1] (0.74ns)   --->   "%store_ln18644 = store i256 %trunc_ln674_2, i1 %data_split_V_2_addr" [./dut.cpp:18644]   --->   Operation 257 'store' 'store_ln18644' <Predicate = (!icmp_ln18625)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 20 <SV = 17> <Delay = 1.96>
ST_20 : Operation 258 [1/2] (0.74ns)   --->   "%data_split_V_2_load_5 = load i1 %data_split_V_2_addr_2" [./dut.cpp:18648]   --->   Operation 258 'load' 'data_split_V_2_load_5' <Predicate = (!icmp_ln18625)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_20 : Operation 259 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x1136, i256 %data_split_V_2_load_5" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 259 'write' 'write_ln174' <Predicate = (!icmp_ln18625)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_20 : Operation 260 [1/1] (0.74ns)   --->   "%store_ln18644 = store i256 %p_Result_0_1, i1 %data_split_V_2_addr_1" [./dut.cpp:18644]   --->   Operation 260 'store' 'store_ln18644' <Predicate = (!icmp_ln18625)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 21 <SV = 18> <Delay = 0.74>
ST_21 : Operation 261 [2/2] (0.74ns)   --->   "%data_split_V_2_load_6 = load i1 %data_split_V_2_addr_2" [./dut.cpp:18648]   --->   Operation 261 'load' 'data_split_V_2_load_6' <Predicate = (!icmp_ln18625)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_21 : Operation 262 [1/1] (0.74ns)   --->   "%store_ln18644 = store i256 %trunc_ln674_2, i1 %data_split_V_2_addr" [./dut.cpp:18644]   --->   Operation 262 'store' 'store_ln18644' <Predicate = (!icmp_ln18625)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 22 <SV = 19> <Delay = 1.96>
ST_22 : Operation 263 [1/2] (0.74ns)   --->   "%data_split_V_2_load_6 = load i1 %data_split_V_2_addr_2" [./dut.cpp:18648]   --->   Operation 263 'load' 'data_split_V_2_load_6' <Predicate = (!icmp_ln18625)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_22 : Operation 264 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x1136, i256 %data_split_V_2_load_6" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 264 'write' 'write_ln174' <Predicate = (!icmp_ln18625)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_22 : Operation 265 [1/1] (0.74ns)   --->   "%store_ln18644 = store i256 %p_Result_0_1, i1 %data_split_V_2_addr_1" [./dut.cpp:18644]   --->   Operation 265 'store' 'store_ln18644' <Predicate = (!icmp_ln18625)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 23 <SV = 20> <Delay = 0.74>
ST_23 : Operation 266 [2/2] (0.74ns)   --->   "%data_split_V_2_load_7 = load i1 %data_split_V_2_addr_2" [./dut.cpp:18648]   --->   Operation 266 'load' 'data_split_V_2_load_7' <Predicate = (!icmp_ln18625)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_23 : Operation 267 [1/1] (0.74ns)   --->   "%store_ln18644 = store i256 %trunc_ln674_2, i1 %data_split_V_2_addr" [./dut.cpp:18644]   --->   Operation 267 'store' 'store_ln18644' <Predicate = (!icmp_ln18625)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 24 <SV = 21> <Delay = 1.96>
ST_24 : Operation 268 [1/2] (0.74ns)   --->   "%data_split_V_2_load_7 = load i1 %data_split_V_2_addr_2" [./dut.cpp:18648]   --->   Operation 268 'load' 'data_split_V_2_load_7' <Predicate = (!icmp_ln18625)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_24 : Operation 269 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x1136, i256 %data_split_V_2_load_7" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 269 'write' 'write_ln174' <Predicate = (!icmp_ln18625)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_24 : Operation 270 [1/1] (0.74ns)   --->   "%store_ln18644 = store i256 %p_Result_0_1, i1 %data_split_V_2_addr_1" [./dut.cpp:18644]   --->   Operation 270 'store' 'store_ln18644' <Predicate = (!icmp_ln18625)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 25 <SV = 22> <Delay = 0.74>
ST_25 : Operation 271 [2/2] (0.74ns)   --->   "%data_split_V_2_load_8 = load i1 %data_split_V_2_addr_2" [./dut.cpp:18648]   --->   Operation 271 'load' 'data_split_V_2_load_8' <Predicate = (!icmp_ln18625)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_25 : Operation 272 [1/1] (0.74ns)   --->   "%store_ln18644 = store i256 %trunc_ln674_2, i1 %data_split_V_2_addr" [./dut.cpp:18644]   --->   Operation 272 'store' 'store_ln18644' <Predicate = (!icmp_ln18625)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 26 <SV = 23> <Delay = 1.96>
ST_26 : Operation 273 [1/2] (0.74ns)   --->   "%data_split_V_2_load_8 = load i1 %data_split_V_2_addr_2" [./dut.cpp:18648]   --->   Operation 273 'load' 'data_split_V_2_load_8' <Predicate = (!icmp_ln18625)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_26 : Operation 274 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x1136, i256 %data_split_V_2_load_8" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 274 'write' 'write_ln174' <Predicate = (!icmp_ln18625)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_26 : Operation 275 [1/1] (0.74ns)   --->   "%store_ln18644 = store i256 %p_Result_0_1, i1 %data_split_V_2_addr_1" [./dut.cpp:18644]   --->   Operation 275 'store' 'store_ln18644' <Predicate = (!icmp_ln18625)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 27 <SV = 24> <Delay = 0.74>
ST_27 : Operation 276 [2/2] (0.74ns)   --->   "%data_split_V_2_load_9 = load i1 %data_split_V_2_addr_2" [./dut.cpp:18648]   --->   Operation 276 'load' 'data_split_V_2_load_9' <Predicate = (!icmp_ln18625)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_27 : Operation 277 [1/1] (0.74ns)   --->   "%store_ln18644 = store i256 %trunc_ln674_2, i1 %data_split_V_2_addr" [./dut.cpp:18644]   --->   Operation 277 'store' 'store_ln18644' <Predicate = (!icmp_ln18625)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 28 <SV = 25> <Delay = 1.96>
ST_28 : Operation 278 [1/2] (0.74ns)   --->   "%data_split_V_2_load_9 = load i1 %data_split_V_2_addr_2" [./dut.cpp:18648]   --->   Operation 278 'load' 'data_split_V_2_load_9' <Predicate = (!icmp_ln18625)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_28 : Operation 279 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x1136, i256 %data_split_V_2_load_9" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 279 'write' 'write_ln174' <Predicate = (!icmp_ln18625)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_28 : Operation 280 [1/1] (0.74ns)   --->   "%store_ln18644 = store i256 %p_Result_0_1, i1 %data_split_V_2_addr_1" [./dut.cpp:18644]   --->   Operation 280 'store' 'store_ln18644' <Predicate = (!icmp_ln18625)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 29 <SV = 26> <Delay = 0.74>
ST_29 : Operation 281 [2/2] (0.74ns)   --->   "%data_split_V_2_load_10 = load i1 %data_split_V_2_addr_2" [./dut.cpp:18648]   --->   Operation 281 'load' 'data_split_V_2_load_10' <Predicate = (!icmp_ln18625)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_29 : Operation 282 [1/1] (0.74ns)   --->   "%store_ln18644 = store i256 %trunc_ln674_2, i1 %data_split_V_2_addr" [./dut.cpp:18644]   --->   Operation 282 'store' 'store_ln18644' <Predicate = (!icmp_ln18625)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 30 <SV = 27> <Delay = 1.96>
ST_30 : Operation 283 [1/2] (0.74ns)   --->   "%data_split_V_2_load_10 = load i1 %data_split_V_2_addr_2" [./dut.cpp:18648]   --->   Operation 283 'load' 'data_split_V_2_load_10' <Predicate = (!icmp_ln18625)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_30 : Operation 284 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x1136, i256 %data_split_V_2_load_10" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 284 'write' 'write_ln174' <Predicate = (!icmp_ln18625)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_30 : Operation 285 [1/1] (0.74ns)   --->   "%store_ln18644 = store i256 %p_Result_0_1, i1 %data_split_V_2_addr_1" [./dut.cpp:18644]   --->   Operation 285 'store' 'store_ln18644' <Predicate = (!icmp_ln18625)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 31 <SV = 28> <Delay = 0.74>
ST_31 : Operation 286 [2/2] (0.74ns)   --->   "%data_split_V_2_load_11 = load i1 %data_split_V_2_addr_2" [./dut.cpp:18648]   --->   Operation 286 'load' 'data_split_V_2_load_11' <Predicate = (!icmp_ln18625)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_31 : Operation 287 [1/1] (0.74ns)   --->   "%store_ln18644 = store i256 %trunc_ln674_2, i1 %data_split_V_2_addr" [./dut.cpp:18644]   --->   Operation 287 'store' 'store_ln18644' <Predicate = (!icmp_ln18625)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 32 <SV = 29> <Delay = 1.96>
ST_32 : Operation 288 [1/2] (0.74ns)   --->   "%data_split_V_2_load_11 = load i1 %data_split_V_2_addr_2" [./dut.cpp:18648]   --->   Operation 288 'load' 'data_split_V_2_load_11' <Predicate = (!icmp_ln18625)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_32 : Operation 289 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x1136, i256 %data_split_V_2_load_11" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 289 'write' 'write_ln174' <Predicate = (!icmp_ln18625)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_32 : Operation 290 [1/1] (0.74ns)   --->   "%store_ln18644 = store i256 %p_Result_0_1, i1 %data_split_V_2_addr_1" [./dut.cpp:18644]   --->   Operation 290 'store' 'store_ln18644' <Predicate = (!icmp_ln18625)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 33 <SV = 30> <Delay = 0.74>
ST_33 : Operation 291 [2/2] (0.74ns)   --->   "%data_split_V_2_load_12 = load i1 %data_split_V_2_addr_2" [./dut.cpp:18648]   --->   Operation 291 'load' 'data_split_V_2_load_12' <Predicate = (!icmp_ln18625)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_33 : Operation 292 [1/1] (0.74ns)   --->   "%store_ln18644 = store i256 %trunc_ln674_2, i1 %data_split_V_2_addr" [./dut.cpp:18644]   --->   Operation 292 'store' 'store_ln18644' <Predicate = (!icmp_ln18625)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 34 <SV = 31> <Delay = 1.96>
ST_34 : Operation 293 [1/2] (0.74ns)   --->   "%data_split_V_2_load_12 = load i1 %data_split_V_2_addr_2" [./dut.cpp:18648]   --->   Operation 293 'load' 'data_split_V_2_load_12' <Predicate = (!icmp_ln18625)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_34 : Operation 294 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x1136, i256 %data_split_V_2_load_12" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 294 'write' 'write_ln174' <Predicate = (!icmp_ln18625)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_34 : Operation 295 [1/1] (0.74ns)   --->   "%store_ln18644 = store i256 %p_Result_0_1, i1 %data_split_V_2_addr_1" [./dut.cpp:18644]   --->   Operation 295 'store' 'store_ln18644' <Predicate = (!icmp_ln18625)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 35 <SV = 32> <Delay = 0.74>
ST_35 : Operation 296 [2/2] (0.74ns)   --->   "%data_split_V_2_load_13 = load i1 %data_split_V_2_addr_2" [./dut.cpp:18648]   --->   Operation 296 'load' 'data_split_V_2_load_13' <Predicate = (!icmp_ln18625)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_35 : Operation 297 [1/1] (0.74ns)   --->   "%store_ln18644 = store i256 %trunc_ln674_2, i1 %data_split_V_2_addr" [./dut.cpp:18644]   --->   Operation 297 'store' 'store_ln18644' <Predicate = (!icmp_ln18625)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 36 <SV = 33> <Delay = 1.96>
ST_36 : Operation 298 [1/2] (0.74ns)   --->   "%data_split_V_2_load_13 = load i1 %data_split_V_2_addr_2" [./dut.cpp:18648]   --->   Operation 298 'load' 'data_split_V_2_load_13' <Predicate = (!icmp_ln18625)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_36 : Operation 299 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x1136, i256 %data_split_V_2_load_13" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 299 'write' 'write_ln174' <Predicate = (!icmp_ln18625)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_36 : Operation 300 [1/1] (0.74ns)   --->   "%store_ln18644 = store i256 %p_Result_0_1, i1 %data_split_V_2_addr_1" [./dut.cpp:18644]   --->   Operation 300 'store' 'store_ln18644' <Predicate = (!icmp_ln18625)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 37 <SV = 34> <Delay = 0.74>
ST_37 : Operation 301 [2/2] (0.74ns)   --->   "%data_split_V_2_load_14 = load i1 %data_split_V_2_addr_2" [./dut.cpp:18648]   --->   Operation 301 'load' 'data_split_V_2_load_14' <Predicate = (!icmp_ln18625)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_37 : Operation 302 [1/1] (0.74ns)   --->   "%store_ln18644 = store i256 %trunc_ln674_2, i1 %data_split_V_2_addr" [./dut.cpp:18644]   --->   Operation 302 'store' 'store_ln18644' <Predicate = (!icmp_ln18625)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_37 : Operation 303 [1/1] (0.70ns)   --->   "%add_ln691_1087 = add i4 %select_ln18632, i4 1"   --->   Operation 303 'add' 'add_ln691_1087' <Predicate = (!icmp_ln18625)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 35> <Delay = 1.96>
ST_38 : Operation 304 [1/2] (0.74ns)   --->   "%data_split_V_2_load_14 = load i1 %data_split_V_2_addr_2" [./dut.cpp:18648]   --->   Operation 304 'load' 'data_split_V_2_load_14' <Predicate = (!icmp_ln18625)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_38 : Operation 305 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x1136, i256 %data_split_V_2_load_14" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 305 'write' 'write_ln174' <Predicate = (!icmp_ln18625)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_38 : Operation 306 [1/1] (0.74ns)   --->   "%store_ln18644 = store i256 %p_Result_0_1, i1 %data_split_V_2_addr_1" [./dut.cpp:18644]   --->   Operation 306 'store' 'store_ln18644' <Predicate = (!icmp_ln18625)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 39 <SV = 36> <Delay = 0.74>
ST_39 : Operation 307 [2/2] (0.74ns)   --->   "%data_split_V_2_load_15 = load i1 %data_split_V_2_addr_2" [./dut.cpp:18648]   --->   Operation 307 'load' 'data_split_V_2_load_15' <Predicate = (!icmp_ln18625)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 40 <SV = 37> <Delay = 1.96>
ST_40 : Operation 308 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_boundary_x1_loop_6_C_IO_L2_in_boundary_x1_loop_8_C_IO_L2_in_boundary_x1_loop_9_str"   --->   Operation 308 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln18625)> <Delay = 0.00>
ST_40 : Operation 309 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 65536, i64 65536, i64 65536"   --->   Operation 309 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln18625)> <Delay = 0.00>
ST_40 : Operation 310 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_boundary_x1_loop_7_C_IO_L2_in_boundary_x1_loop_8_C_IO_L2_in_boundary_x1_loop_9_str"   --->   Operation 310 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln18625)> <Delay = 0.00>
ST_40 : Operation 311 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_boundary_x1_loop_8_C_IO_L2_in_boundary_x1_loop_9_str"   --->   Operation 311 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln18625)> <Delay = 0.00>
ST_40 : Operation 312 [1/1] (0.00ns)   --->   "%specpipeline_ln18634 = specpipeline void @_ssdm_op_SpecPipeline, i32 19, i32 0, i32 0, i32 0, void @empty_1431" [./dut.cpp:18634]   --->   Operation 312 'specpipeline' 'specpipeline_ln18634' <Predicate = (!icmp_ln18625)> <Delay = 0.00>
ST_40 : Operation 313 [1/1] (0.00ns)   --->   "%specloopname_ln18634 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1116" [./dut.cpp:18634]   --->   Operation 313 'specloopname' 'specloopname_ln18634' <Predicate = (!icmp_ln18625)> <Delay = 0.00>
ST_40 : Operation 314 [1/2] (0.74ns)   --->   "%data_split_V_2_load_15 = load i1 %data_split_V_2_addr_2" [./dut.cpp:18648]   --->   Operation 314 'load' 'data_split_V_2_load_15' <Predicate = (!icmp_ln18625)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_40 : Operation 315 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x1136, i256 %data_split_V_2_load_15" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 315 'write' 'write_ln174' <Predicate = (!icmp_ln18625)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_40 : Operation 316 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader9.preheader"   --->   Operation 316 'br' 'br_ln0' <Predicate = (!icmp_ln18625)> <Delay = 0.00>

State 41 <SV = 4> <Delay = 0.57>
ST_41 : Operation 317 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit1130"   --->   Operation 317 'br' 'br_ln0' <Predicate = (!and_ln18592 & or_ln18592)> <Delay = 0.00>
ST_41 : Operation 318 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit1130"   --->   Operation 318 'br' 'br_ln0' <Predicate = (and_ln18592 & or_ln18592)> <Delay = 0.00>
ST_41 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node arb)   --->   "%xor_ln18717 = xor i1 %arb_1, i1 1" [./dut.cpp:18717]   --->   Operation 319 'xor' 'xor_ln18717' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 320 [1/1] (0.12ns) (out node of the LUT)   --->   "%arb = or i1 %icmp_ln890340, i1 %xor_ln18717" [./dut.cpp:18717]   --->   Operation 320 'or' 'arb' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 321 [1/1] (0.57ns)   --->   "%add_ln691_1088 = add i3 %select_ln18592, i3 1"   --->   Operation 321 'add' 'add_ln691_1088' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 322 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 322 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 42 <SV = 2> <Delay = 0.70>
ST_42 : Operation 323 [1/1] (0.00ns)   --->   "%c4_V = phi i4 %add_ln691_1080, void, i4 0, void %.preheader8.preheader"   --->   Operation 323 'phi' 'c4_V' <Predicate = (!icmp_ln886)> <Delay = 0.00>
ST_42 : Operation 324 [1/1] (0.70ns)   --->   "%add_ln691_1080 = add i4 %c4_V, i4 1"   --->   Operation 324 'add' 'add_ln691_1080' <Predicate = (!icmp_ln886)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 325 [1/1] (0.00ns)   --->   "%trunc_ln18673 = trunc i4 %c4_V" [./dut.cpp:18673]   --->   Operation 325 'trunc' 'trunc_ln18673' <Predicate = (!icmp_ln886)> <Delay = 0.00>
ST_42 : Operation 326 [1/1] (0.00ns)   --->   "%tmp_559_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %trunc_ln18673, i4 0"   --->   Operation 326 'bitconcatenate' 'tmp_559_cast' <Predicate = (!icmp_ln886)> <Delay = 0.00>
ST_42 : Operation 327 [1/1] (0.65ns)   --->   "%icmp_ln890_1020 = icmp_eq  i4 %c4_V, i4 8"   --->   Operation 327 'icmp' 'icmp_ln890_1020' <Predicate = (!icmp_ln886)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 328 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 328 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln886)> <Delay = 0.00>
ST_42 : Operation 329 [1/1] (0.00ns)   --->   "%br_ln18664 = br i1 %icmp_ln890_1020, void %.split18, void %.loopexit1055.loopexit" [./dut.cpp:18664]   --->   Operation 329 'br' 'br_ln18664' <Predicate = (!icmp_ln886)> <Delay = 0.00>
ST_42 : Operation 330 [1/1] (0.00ns)   --->   "%specloopname_ln18664 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1038" [./dut.cpp:18664]   --->   Operation 330 'specloopname' 'specloopname_ln18664' <Predicate = (!icmp_ln886 & !icmp_ln890_1020)> <Delay = 0.00>
ST_42 : Operation 331 [1/1] (0.38ns)   --->   "%br_ln18666 = br void" [./dut.cpp:18666]   --->   Operation 331 'br' 'br_ln18666' <Predicate = (!icmp_ln886 & !icmp_ln890_1020)> <Delay = 0.38>
ST_42 : Operation 332 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit1055"   --->   Operation 332 'br' 'br_ln0' <Predicate = (!icmp_ln886 & icmp_ln890_1020)> <Delay = 0.00>
ST_42 : Operation 333 [1/1] (0.00ns)   --->   "%br_ln18683 = br i1 %or_ln18592, void %.loopexit1130, void %.preheader7.preheader.preheader" [./dut.cpp:18683]   --->   Operation 333 'br' 'br_ln18683' <Predicate = (icmp_ln890_1020) | (icmp_ln886)> <Delay = 0.00>
ST_42 : Operation 334 [1/1] (0.38ns)   --->   "%br_ln18691 = br void %.preheader7.preheader" [./dut.cpp:18691]   --->   Operation 334 'br' 'br_ln18691' <Predicate = (or_ln18592 & icmp_ln890_1020) | (icmp_ln886 & or_ln18592)> <Delay = 0.38>

State 43 <SV = 3> <Delay = 0.70>
ST_43 : Operation 335 [1/1] (0.00ns)   --->   "%c5_V = phi i5 %add_ln691_1081, void %.split16, i5 0, void %.split18"   --->   Operation 335 'phi' 'c5_V' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 336 [1/1] (0.70ns)   --->   "%add_ln691_1081 = add i5 %c5_V, i5 1"   --->   Operation 336 'add' 'add_ln691_1081' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 337 [1/1] (0.00ns)   --->   "%zext_ln18673 = zext i5 %c5_V" [./dut.cpp:18673]   --->   Operation 337 'zext' 'zext_ln18673' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 338 [1/1] (0.70ns)   --->   "%add_ln18673 = add i7 %tmp_559_cast, i7 %zext_ln18673" [./dut.cpp:18673]   --->   Operation 338 'add' 'add_ln18673' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 339 [1/1] (0.00ns)   --->   "%zext_ln18673_1 = zext i7 %add_ln18673" [./dut.cpp:18673]   --->   Operation 339 'zext' 'zext_ln18673_1' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 340 [1/1] (0.00ns)   --->   "%local_C_ping_V_addr_1 = getelementptr i512 %local_C_ping_V, i64 0, i64 %zext_ln18673_1" [./dut.cpp:18673]   --->   Operation 340 'getelementptr' 'local_C_ping_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 341 [1/1] (0.63ns)   --->   "%icmp_ln890_1022 = icmp_eq  i5 %c5_V, i5 16"   --->   Operation 341 'icmp' 'icmp_ln890_1022' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 342 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 342 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 343 [1/1] (0.00ns)   --->   "%br_ln18666 = br i1 %icmp_ln890_1022, void %.split16, void" [./dut.cpp:18666]   --->   Operation 343 'br' 'br_ln18666' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 344 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader8"   --->   Operation 344 'br' 'br_ln0' <Predicate = (icmp_ln890_1022)> <Delay = 0.00>

State 44 <SV = 4> <Delay = 2.41>
ST_44 : Operation 345 [1/1] (0.00ns)   --->   "%specloopname_ln18666 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1718" [./dut.cpp:18666]   --->   Operation 345 'specloopname' 'specloopname_ln18666' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 346 [1/1] (1.21ns)   --->   "%tmp_455 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_C_C_IO_L2_in_7_x124" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 346 'read' 'tmp_455' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_44 : Operation 347 [1/1] (1.20ns)   --->   "%store_ln18673 = store i512 %tmp_455, i7 %local_C_ping_V_addr_1" [./dut.cpp:18673]   --->   Operation 347 'store' 'store_ln18673' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>
ST_44 : Operation 348 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 348 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 45 <SV = 3> <Delay = 2.33>
ST_45 : Operation 349 [1/1] (0.00ns)   --->   "%indvar_flatten143 = phi i17 %add_ln18684, void %.preheader7, i17 0, void %.preheader7.preheader.preheader" [./dut.cpp:18684]   --->   Operation 349 'phi' 'indvar_flatten143' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 350 [1/1] (0.00ns)   --->   "%indvar_flatten113 = phi i11 %select_ln890_45, void %.preheader7, i11 0, void %.preheader7.preheader.preheader"   --->   Operation 350 'phi' 'indvar_flatten113' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 351 [1/1] (0.00ns)   --->   "%indvar_flatten91 = phi i10 %select_ln890_44, void %.preheader7, i10 0, void %.preheader7.preheader.preheader"   --->   Operation 351 'phi' 'indvar_flatten91' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 352 [1/1] (0.00ns)   --->   "%c6_V_89 = phi i6 %select_ln890_43, void %.preheader7, i6 0, void %.preheader7.preheader.preheader"   --->   Operation 352 'phi' 'c6_V_89' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 353 [1/1] (0.00ns)   --->   "%c7_V_65 = phi i4 %add_ln691_1085, void %.preheader7, i4 0, void %.preheader7.preheader.preheader"   --->   Operation 353 'phi' 'c7_V_65' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 354 [1/1] (0.79ns)   --->   "%add_ln18684 = add i17 %indvar_flatten143, i17 1" [./dut.cpp:18684]   --->   Operation 354 'add' 'add_ln18684' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 355 [1/1] (0.00ns)   --->   "%empty_2575 = trunc i6 %c6_V_89"   --->   Operation 355 'trunc' 'empty_2575' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 356 [1/1] (0.68ns)   --->   "%icmp_ln18684 = icmp_eq  i17 %indvar_flatten143, i17 65536" [./dut.cpp:18684]   --->   Operation 356 'icmp' 'icmp_ln18684' <Predicate = true> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 357 [1/1] (0.00ns)   --->   "%br_ln18684 = br i1 %icmp_ln18684, void %.preheader7, void %.loopexit1130.loopexit" [./dut.cpp:18684]   --->   Operation 357 'br' 'br_ln18684' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 358 [1/1] (0.61ns)   --->   "%icmp_ln890_1024 = icmp_eq  i11 %indvar_flatten113, i11 512"   --->   Operation 358 'icmp' 'icmp_ln890_1024' <Predicate = (!icmp_ln18684)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 359 [1/1] (0.12ns)   --->   "%xor_ln18684 = xor i1 %icmp_ln890_1024, i1 1" [./dut.cpp:18684]   --->   Operation 359 'xor' 'xor_ln18684' <Predicate = (!icmp_ln18684)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 360 [1/1] (0.65ns)   --->   "%icmp_ln890_1025 = icmp_eq  i4 %c7_V_65, i4 8"   --->   Operation 360 'icmp' 'icmp_ln890_1025' <Predicate = (!icmp_ln18684)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node and_ln18690)   --->   "%and_ln18684 = and i1 %icmp_ln890_1025, i1 %xor_ln18684" [./dut.cpp:18684]   --->   Operation 361 'and' 'and_ln18684' <Predicate = (!icmp_ln18684)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 362 [1/1] (0.60ns)   --->   "%icmp_ln890_1026 = icmp_eq  i10 %indvar_flatten91, i10 256"   --->   Operation 362 'icmp' 'icmp_ln890_1026' <Predicate = (!icmp_ln18684)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 363 [1/1] (0.12ns)   --->   "%and_ln18684_1 = and i1 %icmp_ln890_1026, i1 %xor_ln18684" [./dut.cpp:18684]   --->   Operation 363 'and' 'and_ln18684_1' <Predicate = (!icmp_ln18684)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 364 [1/1] (0.12ns)   --->   "%or_ln18690 = or i1 %and_ln18684_1, i1 %icmp_ln890_1024" [./dut.cpp:18690]   --->   Operation 364 'or' 'or_ln18690' <Predicate = (!icmp_ln18684)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 365 [1/1] (0.29ns)   --->   "%select_ln18690 = select i1 %or_ln18690, i6 0, i6 %c6_V_89" [./dut.cpp:18690]   --->   Operation 365 'select' 'select_ln18690' <Predicate = (!icmp_ln18684)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node select_ln18691_1)   --->   "%xor_ln18690_1 = xor i1 %or_ln18690, i1 1" [./dut.cpp:18690]   --->   Operation 366 'xor' 'xor_ln18690_1' <Predicate = (!icmp_ln18684)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node select_ln18691_1)   --->   "%and_ln18690_1 = and i1 %empty_2575, i1 %xor_ln18690_1" [./dut.cpp:18690]   --->   Operation 367 'and' 'and_ln18690_1' <Predicate = (!icmp_ln18684)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node and_ln18690)   --->   "%xor_ln18690 = xor i1 %icmp_ln890_1026, i1 1" [./dut.cpp:18690]   --->   Operation 368 'xor' 'xor_ln18690' <Predicate = (!icmp_ln18684)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node and_ln18690)   --->   "%or_ln18690_1 = or i1 %icmp_ln890_1024, i1 %xor_ln18690" [./dut.cpp:18690]   --->   Operation 369 'or' 'or_ln18690_1' <Predicate = (!icmp_ln18684)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 370 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln18690 = and i1 %and_ln18684, i1 %or_ln18690_1" [./dut.cpp:18690]   --->   Operation 370 'and' 'and_ln18690' <Predicate = (!icmp_ln18684)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 371 [1/1] (0.70ns)   --->   "%add_ln691_1084 = add i6 %select_ln18690, i6 1"   --->   Operation 371 'add' 'add_ln691_1084' <Predicate = (!icmp_ln18684)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node select_ln18691)   --->   "%or_ln18691 = or i1 %and_ln18690, i1 %and_ln18684_1" [./dut.cpp:18691]   --->   Operation 372 'or' 'or_ln18691' <Predicate = (!icmp_ln18684)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node select_ln18691)   --->   "%or_ln18691_1 = or i1 %or_ln18691, i1 %icmp_ln890_1024" [./dut.cpp:18691]   --->   Operation 373 'or' 'or_ln18691_1' <Predicate = (!icmp_ln18684)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 374 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln18691 = select i1 %or_ln18691_1, i4 0, i4 %c7_V_65" [./dut.cpp:18691]   --->   Operation 374 'select' 'select_ln18691' <Predicate = (!icmp_ln18684)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node select_ln18691_1)   --->   "%empty_2576 = trunc i6 %add_ln691_1084"   --->   Operation 375 'trunc' 'empty_2576' <Predicate = (!icmp_ln18684)> <Delay = 0.00>
ST_45 : Operation 376 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln18691_1 = select i1 %and_ln18690, i1 %empty_2576, i1 %and_ln18690_1" [./dut.cpp:18691]   --->   Operation 376 'select' 'select_ln18691_1' <Predicate = (!icmp_ln18684)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 377 [1/1] (0.29ns)   --->   "%select_ln890_43 = select i1 %and_ln18690, i6 %add_ln691_1084, i6 %select_ln18690"   --->   Operation 377 'select' 'select_ln890_43' <Predicate = (!icmp_ln18684)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node select_ln18691_2)   --->   "%tmp_450 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln691_1084, i32 1, i32 4"   --->   Operation 378 'partselect' 'tmp_450' <Predicate = (!icmp_ln18684)> <Delay = 0.00>
ST_45 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node select_ln18691_2)   --->   "%tmp_451 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V_89, i32 1, i32 4"   --->   Operation 379 'partselect' 'tmp_451' <Predicate = (!icmp_ln18684)> <Delay = 0.00>
ST_45 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node select_ln18691_2)   --->   "%select_ln18690_1 = select i1 %or_ln18690, i4 0, i4 %tmp_451" [./dut.cpp:18690]   --->   Operation 380 'select' 'select_ln18690_1' <Predicate = (!icmp_ln18684)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 381 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln18691_2 = select i1 %and_ln18690, i4 %tmp_450, i4 %select_ln18690_1" [./dut.cpp:18691]   --->   Operation 381 'select' 'select_ln18691_2' <Predicate = (!icmp_ln18684)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 382 [1/1] (0.72ns)   --->   "%add_ln890_76 = add i10 %indvar_flatten91, i10 1"   --->   Operation 382 'add' 'add_ln890_76' <Predicate = (!icmp_ln18684)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 383 [1/1] (0.30ns)   --->   "%select_ln890_44 = select i1 %or_ln18690, i10 1, i10 %add_ln890_76"   --->   Operation 383 'select' 'select_ln890_44' <Predicate = (!icmp_ln18684)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 384 [1/1] (0.73ns)   --->   "%add_ln890_77 = add i11 %indvar_flatten113, i11 1"   --->   Operation 384 'add' 'add_ln890_77' <Predicate = (!icmp_ln18684)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 385 [1/1] (0.30ns)   --->   "%select_ln890_45 = select i1 %icmp_ln890_1024, i11 1, i11 %add_ln890_77"   --->   Operation 385 'select' 'select_ln890_45' <Predicate = (!icmp_ln18684)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 46 <SV = 4> <Delay = 1.20>
ST_46 : Operation 386 [1/1] (0.00ns)   --->   "%tmp_91 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i56.i4.i4, i56 0, i4 %select_ln18691, i4 %select_ln18691_2" [./dut.cpp:18691]   --->   Operation 386 'bitconcatenate' 'tmp_91' <Predicate = (!icmp_ln18684)> <Delay = 0.00>
ST_46 : Operation 387 [1/1] (0.00ns)   --->   "%local_C_pong_V_addr_1 = getelementptr i512 %local_C_pong_V, i64 0, i64 %tmp_91" [./dut.cpp:18691]   --->   Operation 387 'getelementptr' 'local_C_pong_V_addr_1' <Predicate = (!icmp_ln18684)> <Delay = 0.00>
ST_46 : Operation 388 [2/2] (1.20ns)   --->   "%in_data_V_1 = load i7 %local_C_pong_V_addr_1" [./dut.cpp:18691]   --->   Operation 388 'load' 'in_data_V_1' <Predicate = (!icmp_ln18684)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>

State 47 <SV = 5> <Delay = 1.94>
ST_47 : Operation 389 [1/2] (1.20ns)   --->   "%in_data_V_1 = load i7 %local_C_pong_V_addr_1" [./dut.cpp:18691]   --->   Operation 389 'load' 'in_data_V_1' <Predicate = (!icmp_ln18684)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>
ST_47 : Operation 390 [1/1] (0.00ns)   --->   "%trunc_ln674_1 = trunc i512 %in_data_V_1"   --->   Operation 390 'trunc' 'trunc_ln674_1' <Predicate = (!icmp_ln18684)> <Delay = 0.00>
ST_47 : Operation 391 [1/1] (0.74ns)   --->   "%store_ln18703 = store i256 %trunc_ln674_1, i1 %data_split_V_1_addr" [./dut.cpp:18703]   --->   Operation 391 'store' 'store_ln18703' <Predicate = (!icmp_ln18684)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_47 : Operation 392 [1/1] (0.00ns)   --->   "%p_Result_4468_0_1 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %in_data_V_1, i32 256, i32 511"   --->   Operation 392 'partselect' 'p_Result_4468_0_1' <Predicate = (!icmp_ln18684)> <Delay = 0.00>
ST_47 : Operation 393 [1/1] (0.74ns)   --->   "%store_ln18703 = store i256 %p_Result_4468_0_1, i1 %data_split_V_1_addr_1" [./dut.cpp:18703]   --->   Operation 393 'store' 'store_ln18703' <Predicate = (!icmp_ln18684)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 48 <SV = 6> <Delay = 0.74>
ST_48 : Operation 394 [1/1] (0.00ns)   --->   "%zext_ln890_129 = zext i1 %select_ln18691_1"   --->   Operation 394 'zext' 'zext_ln890_129' <Predicate = (!icmp_ln18684)> <Delay = 0.00>
ST_48 : Operation 395 [1/1] (0.00ns)   --->   "%data_split_V_1_addr_2 = getelementptr i256 %data_split_V_1, i64 0, i64 %zext_ln890_129"   --->   Operation 395 'getelementptr' 'data_split_V_1_addr_2' <Predicate = (!icmp_ln18684)> <Delay = 0.00>
ST_48 : Operation 396 [2/2] (0.74ns)   --->   "%data_split_V_1_load = load i1 %data_split_V_1_addr_2" [./dut.cpp:18707]   --->   Operation 396 'load' 'data_split_V_1_load' <Predicate = (!icmp_ln18684)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_48 : Operation 397 [1/1] (0.74ns)   --->   "%store_ln18703 = store i256 %trunc_ln674_1, i1 %data_split_V_1_addr" [./dut.cpp:18703]   --->   Operation 397 'store' 'store_ln18703' <Predicate = (!icmp_ln18684)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 49 <SV = 7> <Delay = 1.96>
ST_49 : Operation 398 [1/2] (0.74ns)   --->   "%data_split_V_1_load = load i1 %data_split_V_1_addr_2" [./dut.cpp:18707]   --->   Operation 398 'load' 'data_split_V_1_load' <Predicate = (!icmp_ln18684)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_49 : Operation 399 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x1136, i256 %data_split_V_1_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 399 'write' 'write_ln174' <Predicate = (!icmp_ln18684)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_49 : Operation 400 [1/1] (0.74ns)   --->   "%store_ln18703 = store i256 %p_Result_4468_0_1, i1 %data_split_V_1_addr_1" [./dut.cpp:18703]   --->   Operation 400 'store' 'store_ln18703' <Predicate = (!icmp_ln18684)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 50 <SV = 8> <Delay = 0.74>
ST_50 : Operation 401 [2/2] (0.74ns)   --->   "%data_split_V_1_load_1 = load i1 %data_split_V_1_addr_2" [./dut.cpp:18707]   --->   Operation 401 'load' 'data_split_V_1_load_1' <Predicate = (!icmp_ln18684)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_50 : Operation 402 [1/1] (0.74ns)   --->   "%store_ln18703 = store i256 %trunc_ln674_1, i1 %data_split_V_1_addr" [./dut.cpp:18703]   --->   Operation 402 'store' 'store_ln18703' <Predicate = (!icmp_ln18684)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 51 <SV = 9> <Delay = 1.96>
ST_51 : Operation 403 [1/2] (0.74ns)   --->   "%data_split_V_1_load_1 = load i1 %data_split_V_1_addr_2" [./dut.cpp:18707]   --->   Operation 403 'load' 'data_split_V_1_load_1' <Predicate = (!icmp_ln18684)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_51 : Operation 404 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x1136, i256 %data_split_V_1_load_1" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 404 'write' 'write_ln174' <Predicate = (!icmp_ln18684)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_51 : Operation 405 [1/1] (0.74ns)   --->   "%store_ln18703 = store i256 %p_Result_4468_0_1, i1 %data_split_V_1_addr_1" [./dut.cpp:18703]   --->   Operation 405 'store' 'store_ln18703' <Predicate = (!icmp_ln18684)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 52 <SV = 10> <Delay = 0.74>
ST_52 : Operation 406 [2/2] (0.74ns)   --->   "%data_split_V_1_load_2 = load i1 %data_split_V_1_addr_2" [./dut.cpp:18707]   --->   Operation 406 'load' 'data_split_V_1_load_2' <Predicate = (!icmp_ln18684)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_52 : Operation 407 [1/1] (0.74ns)   --->   "%store_ln18703 = store i256 %trunc_ln674_1, i1 %data_split_V_1_addr" [./dut.cpp:18703]   --->   Operation 407 'store' 'store_ln18703' <Predicate = (!icmp_ln18684)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 53 <SV = 11> <Delay = 1.96>
ST_53 : Operation 408 [1/2] (0.74ns)   --->   "%data_split_V_1_load_2 = load i1 %data_split_V_1_addr_2" [./dut.cpp:18707]   --->   Operation 408 'load' 'data_split_V_1_load_2' <Predicate = (!icmp_ln18684)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_53 : Operation 409 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x1136, i256 %data_split_V_1_load_2" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 409 'write' 'write_ln174' <Predicate = (!icmp_ln18684)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_53 : Operation 410 [1/1] (0.74ns)   --->   "%store_ln18703 = store i256 %p_Result_4468_0_1, i1 %data_split_V_1_addr_1" [./dut.cpp:18703]   --->   Operation 410 'store' 'store_ln18703' <Predicate = (!icmp_ln18684)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 54 <SV = 12> <Delay = 0.74>
ST_54 : Operation 411 [2/2] (0.74ns)   --->   "%data_split_V_1_load_3 = load i1 %data_split_V_1_addr_2" [./dut.cpp:18707]   --->   Operation 411 'load' 'data_split_V_1_load_3' <Predicate = (!icmp_ln18684)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_54 : Operation 412 [1/1] (0.74ns)   --->   "%store_ln18703 = store i256 %trunc_ln674_1, i1 %data_split_V_1_addr" [./dut.cpp:18703]   --->   Operation 412 'store' 'store_ln18703' <Predicate = (!icmp_ln18684)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 55 <SV = 13> <Delay = 1.96>
ST_55 : Operation 413 [1/2] (0.74ns)   --->   "%data_split_V_1_load_3 = load i1 %data_split_V_1_addr_2" [./dut.cpp:18707]   --->   Operation 413 'load' 'data_split_V_1_load_3' <Predicate = (!icmp_ln18684)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_55 : Operation 414 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x1136, i256 %data_split_V_1_load_3" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 414 'write' 'write_ln174' <Predicate = (!icmp_ln18684)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_55 : Operation 415 [1/1] (0.74ns)   --->   "%store_ln18703 = store i256 %p_Result_4468_0_1, i1 %data_split_V_1_addr_1" [./dut.cpp:18703]   --->   Operation 415 'store' 'store_ln18703' <Predicate = (!icmp_ln18684)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 56 <SV = 14> <Delay = 0.74>
ST_56 : Operation 416 [2/2] (0.74ns)   --->   "%data_split_V_1_load_4 = load i1 %data_split_V_1_addr_2" [./dut.cpp:18707]   --->   Operation 416 'load' 'data_split_V_1_load_4' <Predicate = (!icmp_ln18684)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_56 : Operation 417 [1/1] (0.74ns)   --->   "%store_ln18703 = store i256 %trunc_ln674_1, i1 %data_split_V_1_addr" [./dut.cpp:18703]   --->   Operation 417 'store' 'store_ln18703' <Predicate = (!icmp_ln18684)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 57 <SV = 15> <Delay = 1.96>
ST_57 : Operation 418 [1/2] (0.74ns)   --->   "%data_split_V_1_load_4 = load i1 %data_split_V_1_addr_2" [./dut.cpp:18707]   --->   Operation 418 'load' 'data_split_V_1_load_4' <Predicate = (!icmp_ln18684)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_57 : Operation 419 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x1136, i256 %data_split_V_1_load_4" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 419 'write' 'write_ln174' <Predicate = (!icmp_ln18684)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_57 : Operation 420 [1/1] (0.74ns)   --->   "%store_ln18703 = store i256 %p_Result_4468_0_1, i1 %data_split_V_1_addr_1" [./dut.cpp:18703]   --->   Operation 420 'store' 'store_ln18703' <Predicate = (!icmp_ln18684)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 58 <SV = 16> <Delay = 0.74>
ST_58 : Operation 421 [2/2] (0.74ns)   --->   "%data_split_V_1_load_5 = load i1 %data_split_V_1_addr_2" [./dut.cpp:18707]   --->   Operation 421 'load' 'data_split_V_1_load_5' <Predicate = (!icmp_ln18684)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_58 : Operation 422 [1/1] (0.74ns)   --->   "%store_ln18703 = store i256 %trunc_ln674_1, i1 %data_split_V_1_addr" [./dut.cpp:18703]   --->   Operation 422 'store' 'store_ln18703' <Predicate = (!icmp_ln18684)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 59 <SV = 17> <Delay = 1.96>
ST_59 : Operation 423 [1/2] (0.74ns)   --->   "%data_split_V_1_load_5 = load i1 %data_split_V_1_addr_2" [./dut.cpp:18707]   --->   Operation 423 'load' 'data_split_V_1_load_5' <Predicate = (!icmp_ln18684)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_59 : Operation 424 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x1136, i256 %data_split_V_1_load_5" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 424 'write' 'write_ln174' <Predicate = (!icmp_ln18684)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_59 : Operation 425 [1/1] (0.74ns)   --->   "%store_ln18703 = store i256 %p_Result_4468_0_1, i1 %data_split_V_1_addr_1" [./dut.cpp:18703]   --->   Operation 425 'store' 'store_ln18703' <Predicate = (!icmp_ln18684)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 60 <SV = 18> <Delay = 0.74>
ST_60 : Operation 426 [2/2] (0.74ns)   --->   "%data_split_V_1_load_6 = load i1 %data_split_V_1_addr_2" [./dut.cpp:18707]   --->   Operation 426 'load' 'data_split_V_1_load_6' <Predicate = (!icmp_ln18684)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_60 : Operation 427 [1/1] (0.74ns)   --->   "%store_ln18703 = store i256 %trunc_ln674_1, i1 %data_split_V_1_addr" [./dut.cpp:18703]   --->   Operation 427 'store' 'store_ln18703' <Predicate = (!icmp_ln18684)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 61 <SV = 19> <Delay = 1.96>
ST_61 : Operation 428 [1/2] (0.74ns)   --->   "%data_split_V_1_load_6 = load i1 %data_split_V_1_addr_2" [./dut.cpp:18707]   --->   Operation 428 'load' 'data_split_V_1_load_6' <Predicate = (!icmp_ln18684)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_61 : Operation 429 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x1136, i256 %data_split_V_1_load_6" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 429 'write' 'write_ln174' <Predicate = (!icmp_ln18684)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_61 : Operation 430 [1/1] (0.74ns)   --->   "%store_ln18703 = store i256 %p_Result_4468_0_1, i1 %data_split_V_1_addr_1" [./dut.cpp:18703]   --->   Operation 430 'store' 'store_ln18703' <Predicate = (!icmp_ln18684)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 62 <SV = 20> <Delay = 0.74>
ST_62 : Operation 431 [2/2] (0.74ns)   --->   "%data_split_V_1_load_7 = load i1 %data_split_V_1_addr_2" [./dut.cpp:18707]   --->   Operation 431 'load' 'data_split_V_1_load_7' <Predicate = (!icmp_ln18684)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_62 : Operation 432 [1/1] (0.74ns)   --->   "%store_ln18703 = store i256 %trunc_ln674_1, i1 %data_split_V_1_addr" [./dut.cpp:18703]   --->   Operation 432 'store' 'store_ln18703' <Predicate = (!icmp_ln18684)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 63 <SV = 21> <Delay = 1.96>
ST_63 : Operation 433 [1/2] (0.74ns)   --->   "%data_split_V_1_load_7 = load i1 %data_split_V_1_addr_2" [./dut.cpp:18707]   --->   Operation 433 'load' 'data_split_V_1_load_7' <Predicate = (!icmp_ln18684)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_63 : Operation 434 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x1136, i256 %data_split_V_1_load_7" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 434 'write' 'write_ln174' <Predicate = (!icmp_ln18684)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_63 : Operation 435 [1/1] (0.74ns)   --->   "%store_ln18703 = store i256 %p_Result_4468_0_1, i1 %data_split_V_1_addr_1" [./dut.cpp:18703]   --->   Operation 435 'store' 'store_ln18703' <Predicate = (!icmp_ln18684)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 64 <SV = 22> <Delay = 0.74>
ST_64 : Operation 436 [2/2] (0.74ns)   --->   "%data_split_V_1_load_8 = load i1 %data_split_V_1_addr_2" [./dut.cpp:18707]   --->   Operation 436 'load' 'data_split_V_1_load_8' <Predicate = (!icmp_ln18684)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_64 : Operation 437 [1/1] (0.74ns)   --->   "%store_ln18703 = store i256 %trunc_ln674_1, i1 %data_split_V_1_addr" [./dut.cpp:18703]   --->   Operation 437 'store' 'store_ln18703' <Predicate = (!icmp_ln18684)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 65 <SV = 23> <Delay = 1.96>
ST_65 : Operation 438 [1/2] (0.74ns)   --->   "%data_split_V_1_load_8 = load i1 %data_split_V_1_addr_2" [./dut.cpp:18707]   --->   Operation 438 'load' 'data_split_V_1_load_8' <Predicate = (!icmp_ln18684)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_65 : Operation 439 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x1136, i256 %data_split_V_1_load_8" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 439 'write' 'write_ln174' <Predicate = (!icmp_ln18684)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_65 : Operation 440 [1/1] (0.74ns)   --->   "%store_ln18703 = store i256 %p_Result_4468_0_1, i1 %data_split_V_1_addr_1" [./dut.cpp:18703]   --->   Operation 440 'store' 'store_ln18703' <Predicate = (!icmp_ln18684)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 66 <SV = 24> <Delay = 0.74>
ST_66 : Operation 441 [2/2] (0.74ns)   --->   "%data_split_V_1_load_9 = load i1 %data_split_V_1_addr_2" [./dut.cpp:18707]   --->   Operation 441 'load' 'data_split_V_1_load_9' <Predicate = (!icmp_ln18684)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_66 : Operation 442 [1/1] (0.74ns)   --->   "%store_ln18703 = store i256 %trunc_ln674_1, i1 %data_split_V_1_addr" [./dut.cpp:18703]   --->   Operation 442 'store' 'store_ln18703' <Predicate = (!icmp_ln18684)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 67 <SV = 25> <Delay = 1.96>
ST_67 : Operation 443 [1/2] (0.74ns)   --->   "%data_split_V_1_load_9 = load i1 %data_split_V_1_addr_2" [./dut.cpp:18707]   --->   Operation 443 'load' 'data_split_V_1_load_9' <Predicate = (!icmp_ln18684)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_67 : Operation 444 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x1136, i256 %data_split_V_1_load_9" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 444 'write' 'write_ln174' <Predicate = (!icmp_ln18684)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_67 : Operation 445 [1/1] (0.74ns)   --->   "%store_ln18703 = store i256 %p_Result_4468_0_1, i1 %data_split_V_1_addr_1" [./dut.cpp:18703]   --->   Operation 445 'store' 'store_ln18703' <Predicate = (!icmp_ln18684)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 68 <SV = 26> <Delay = 0.74>
ST_68 : Operation 446 [2/2] (0.74ns)   --->   "%data_split_V_1_load_10 = load i1 %data_split_V_1_addr_2" [./dut.cpp:18707]   --->   Operation 446 'load' 'data_split_V_1_load_10' <Predicate = (!icmp_ln18684)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_68 : Operation 447 [1/1] (0.74ns)   --->   "%store_ln18703 = store i256 %trunc_ln674_1, i1 %data_split_V_1_addr" [./dut.cpp:18703]   --->   Operation 447 'store' 'store_ln18703' <Predicate = (!icmp_ln18684)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 69 <SV = 27> <Delay = 1.96>
ST_69 : Operation 448 [1/2] (0.74ns)   --->   "%data_split_V_1_load_10 = load i1 %data_split_V_1_addr_2" [./dut.cpp:18707]   --->   Operation 448 'load' 'data_split_V_1_load_10' <Predicate = (!icmp_ln18684)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_69 : Operation 449 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x1136, i256 %data_split_V_1_load_10" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 449 'write' 'write_ln174' <Predicate = (!icmp_ln18684)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_69 : Operation 450 [1/1] (0.74ns)   --->   "%store_ln18703 = store i256 %p_Result_4468_0_1, i1 %data_split_V_1_addr_1" [./dut.cpp:18703]   --->   Operation 450 'store' 'store_ln18703' <Predicate = (!icmp_ln18684)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 70 <SV = 28> <Delay = 0.74>
ST_70 : Operation 451 [2/2] (0.74ns)   --->   "%data_split_V_1_load_11 = load i1 %data_split_V_1_addr_2" [./dut.cpp:18707]   --->   Operation 451 'load' 'data_split_V_1_load_11' <Predicate = (!icmp_ln18684)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_70 : Operation 452 [1/1] (0.74ns)   --->   "%store_ln18703 = store i256 %trunc_ln674_1, i1 %data_split_V_1_addr" [./dut.cpp:18703]   --->   Operation 452 'store' 'store_ln18703' <Predicate = (!icmp_ln18684)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 71 <SV = 29> <Delay = 1.96>
ST_71 : Operation 453 [1/2] (0.74ns)   --->   "%data_split_V_1_load_11 = load i1 %data_split_V_1_addr_2" [./dut.cpp:18707]   --->   Operation 453 'load' 'data_split_V_1_load_11' <Predicate = (!icmp_ln18684)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_71 : Operation 454 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x1136, i256 %data_split_V_1_load_11" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 454 'write' 'write_ln174' <Predicate = (!icmp_ln18684)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_71 : Operation 455 [1/1] (0.74ns)   --->   "%store_ln18703 = store i256 %p_Result_4468_0_1, i1 %data_split_V_1_addr_1" [./dut.cpp:18703]   --->   Operation 455 'store' 'store_ln18703' <Predicate = (!icmp_ln18684)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 72 <SV = 30> <Delay = 0.74>
ST_72 : Operation 456 [2/2] (0.74ns)   --->   "%data_split_V_1_load_12 = load i1 %data_split_V_1_addr_2" [./dut.cpp:18707]   --->   Operation 456 'load' 'data_split_V_1_load_12' <Predicate = (!icmp_ln18684)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_72 : Operation 457 [1/1] (0.74ns)   --->   "%store_ln18703 = store i256 %trunc_ln674_1, i1 %data_split_V_1_addr" [./dut.cpp:18703]   --->   Operation 457 'store' 'store_ln18703' <Predicate = (!icmp_ln18684)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 73 <SV = 31> <Delay = 1.96>
ST_73 : Operation 458 [1/2] (0.74ns)   --->   "%data_split_V_1_load_12 = load i1 %data_split_V_1_addr_2" [./dut.cpp:18707]   --->   Operation 458 'load' 'data_split_V_1_load_12' <Predicate = (!icmp_ln18684)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_73 : Operation 459 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x1136, i256 %data_split_V_1_load_12" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 459 'write' 'write_ln174' <Predicate = (!icmp_ln18684)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_73 : Operation 460 [1/1] (0.74ns)   --->   "%store_ln18703 = store i256 %p_Result_4468_0_1, i1 %data_split_V_1_addr_1" [./dut.cpp:18703]   --->   Operation 460 'store' 'store_ln18703' <Predicate = (!icmp_ln18684)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 74 <SV = 32> <Delay = 0.74>
ST_74 : Operation 461 [2/2] (0.74ns)   --->   "%data_split_V_1_load_13 = load i1 %data_split_V_1_addr_2" [./dut.cpp:18707]   --->   Operation 461 'load' 'data_split_V_1_load_13' <Predicate = (!icmp_ln18684)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_74 : Operation 462 [1/1] (0.74ns)   --->   "%store_ln18703 = store i256 %trunc_ln674_1, i1 %data_split_V_1_addr" [./dut.cpp:18703]   --->   Operation 462 'store' 'store_ln18703' <Predicate = (!icmp_ln18684)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 75 <SV = 33> <Delay = 1.96>
ST_75 : Operation 463 [1/2] (0.74ns)   --->   "%data_split_V_1_load_13 = load i1 %data_split_V_1_addr_2" [./dut.cpp:18707]   --->   Operation 463 'load' 'data_split_V_1_load_13' <Predicate = (!icmp_ln18684)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_75 : Operation 464 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x1136, i256 %data_split_V_1_load_13" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 464 'write' 'write_ln174' <Predicate = (!icmp_ln18684)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_75 : Operation 465 [1/1] (0.74ns)   --->   "%store_ln18703 = store i256 %p_Result_4468_0_1, i1 %data_split_V_1_addr_1" [./dut.cpp:18703]   --->   Operation 465 'store' 'store_ln18703' <Predicate = (!icmp_ln18684)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 76 <SV = 34> <Delay = 0.74>
ST_76 : Operation 466 [2/2] (0.74ns)   --->   "%data_split_V_1_load_14 = load i1 %data_split_V_1_addr_2" [./dut.cpp:18707]   --->   Operation 466 'load' 'data_split_V_1_load_14' <Predicate = (!icmp_ln18684)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_76 : Operation 467 [1/1] (0.74ns)   --->   "%store_ln18703 = store i256 %trunc_ln674_1, i1 %data_split_V_1_addr" [./dut.cpp:18703]   --->   Operation 467 'store' 'store_ln18703' <Predicate = (!icmp_ln18684)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_76 : Operation 468 [1/1] (0.70ns)   --->   "%add_ln691_1085 = add i4 %select_ln18691, i4 1"   --->   Operation 468 'add' 'add_ln691_1085' <Predicate = (!icmp_ln18684)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 35> <Delay = 1.96>
ST_77 : Operation 469 [1/2] (0.74ns)   --->   "%data_split_V_1_load_14 = load i1 %data_split_V_1_addr_2" [./dut.cpp:18707]   --->   Operation 469 'load' 'data_split_V_1_load_14' <Predicate = (!icmp_ln18684)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_77 : Operation 470 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x1136, i256 %data_split_V_1_load_14" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 470 'write' 'write_ln174' <Predicate = (!icmp_ln18684)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_77 : Operation 471 [1/1] (0.74ns)   --->   "%store_ln18703 = store i256 %p_Result_4468_0_1, i1 %data_split_V_1_addr_1" [./dut.cpp:18703]   --->   Operation 471 'store' 'store_ln18703' <Predicate = (!icmp_ln18684)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 78 <SV = 36> <Delay = 0.74>
ST_78 : Operation 472 [2/2] (0.74ns)   --->   "%data_split_V_1_load_15 = load i1 %data_split_V_1_addr_2" [./dut.cpp:18707]   --->   Operation 472 'load' 'data_split_V_1_load_15' <Predicate = (!icmp_ln18684)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 79 <SV = 37> <Delay = 1.96>
ST_79 : Operation 473 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_boundary_x1_loop_15_C_IO_L2_in_boundary_x1_loop_17_C_IO_L2_in_boundary_x1_loop_18_str"   --->   Operation 473 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln18684)> <Delay = 0.00>
ST_79 : Operation 474 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 65536, i64 65536, i64 65536"   --->   Operation 474 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln18684)> <Delay = 0.00>
ST_79 : Operation 475 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_boundary_x1_loop_16_C_IO_L2_in_boundary_x1_loop_17_C_IO_L2_in_boundary_x1_loop_18_str"   --->   Operation 475 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln18684)> <Delay = 0.00>
ST_79 : Operation 476 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_boundary_x1_loop_17_C_IO_L2_in_boundary_x1_loop_18_str"   --->   Operation 476 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln18684)> <Delay = 0.00>
ST_79 : Operation 477 [1/1] (0.00ns)   --->   "%specpipeline_ln18693 = specpipeline void @_ssdm_op_SpecPipeline, i32 19, i32 0, i32 0, i32 0, void @empty_1431" [./dut.cpp:18693]   --->   Operation 477 'specpipeline' 'specpipeline_ln18693' <Predicate = (!icmp_ln18684)> <Delay = 0.00>
ST_79 : Operation 478 [1/1] (0.00ns)   --->   "%specloopname_ln18693 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1037" [./dut.cpp:18693]   --->   Operation 478 'specloopname' 'specloopname_ln18693' <Predicate = (!icmp_ln18684)> <Delay = 0.00>
ST_79 : Operation 479 [1/2] (0.74ns)   --->   "%data_split_V_1_load_15 = load i1 %data_split_V_1_addr_2" [./dut.cpp:18707]   --->   Operation 479 'load' 'data_split_V_1_load_15' <Predicate = (!icmp_ln18684)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_79 : Operation 480 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x1136, i256 %data_split_V_1_load_15" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 480 'write' 'write_ln174' <Predicate = (!icmp_ln18684)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_79 : Operation 481 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader7.preheader"   --->   Operation 481 'br' 'br_ln0' <Predicate = (!icmp_ln18684)> <Delay = 0.00>

State 80 <SV = 2> <Delay = 2.33>
ST_80 : Operation 482 [1/1] (0.00ns)   --->   "%indvar_flatten227 = phi i17 0, void %.preheader.preheader, i17 %add_ln18727, void %.preheader" [./dut.cpp:18727]   --->   Operation 482 'phi' 'indvar_flatten227' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 483 [1/1] (0.00ns)   --->   "%indvar_flatten197 = phi i11 0, void %.preheader.preheader, i11 %select_ln890_42, void %.preheader"   --->   Operation 483 'phi' 'indvar_flatten197' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 484 [1/1] (0.00ns)   --->   "%indvar_flatten175 = phi i10 0, void %.preheader.preheader, i10 %select_ln890_41, void %.preheader"   --->   Operation 484 'phi' 'indvar_flatten175' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 485 [1/1] (0.00ns)   --->   "%c6_V = phi i6 0, void %.preheader.preheader, i6 %select_ln890, void %.preheader"   --->   Operation 485 'phi' 'c6_V' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 486 [1/1] (0.00ns)   --->   "%c7_V = phi i4 0, void %.preheader.preheader, i4 %add_ln691_1079, void %.preheader"   --->   Operation 486 'phi' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 487 [1/1] (0.79ns)   --->   "%add_ln18727 = add i17 %indvar_flatten227, i17 1" [./dut.cpp:18727]   --->   Operation 487 'add' 'add_ln18727' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 488 [1/1] (0.00ns)   --->   "%empty_2577 = trunc i6 %c6_V"   --->   Operation 488 'trunc' 'empty_2577' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 489 [1/1] (0.68ns)   --->   "%icmp_ln18727 = icmp_eq  i17 %indvar_flatten227, i17 65536" [./dut.cpp:18727]   --->   Operation 489 'icmp' 'icmp_ln18727' <Predicate = true> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 490 [1/1] (0.00ns)   --->   "%br_ln18727 = br i1 %icmp_ln18727, void %.preheader, void %.loopexit1126" [./dut.cpp:18727]   --->   Operation 490 'br' 'br_ln18727' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 491 [1/1] (0.61ns)   --->   "%icmp_ln890_1017 = icmp_eq  i11 %indvar_flatten197, i11 512"   --->   Operation 491 'icmp' 'icmp_ln890_1017' <Predicate = (!icmp_ln18727)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 492 [1/1] (0.12ns)   --->   "%xor_ln18727 = xor i1 %icmp_ln890_1017, i1 1" [./dut.cpp:18727]   --->   Operation 492 'xor' 'xor_ln18727' <Predicate = (!icmp_ln18727)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 493 [1/1] (0.65ns)   --->   "%icmp_ln890_1018 = icmp_eq  i4 %c7_V, i4 8"   --->   Operation 493 'icmp' 'icmp_ln890_1018' <Predicate = (!icmp_ln18727)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 494 [1/1] (0.00ns) (grouped into LUT with out node and_ln18733)   --->   "%and_ln18727 = and i1 %icmp_ln890_1018, i1 %xor_ln18727" [./dut.cpp:18727]   --->   Operation 494 'and' 'and_ln18727' <Predicate = (!icmp_ln18727)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 495 [1/1] (0.60ns)   --->   "%icmp_ln890_1019 = icmp_eq  i10 %indvar_flatten175, i10 256"   --->   Operation 495 'icmp' 'icmp_ln890_1019' <Predicate = (!icmp_ln18727)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 496 [1/1] (0.12ns)   --->   "%and_ln18727_1 = and i1 %icmp_ln890_1019, i1 %xor_ln18727" [./dut.cpp:18727]   --->   Operation 496 'and' 'and_ln18727_1' <Predicate = (!icmp_ln18727)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 497 [1/1] (0.12ns)   --->   "%or_ln18733 = or i1 %and_ln18727_1, i1 %icmp_ln890_1017" [./dut.cpp:18733]   --->   Operation 497 'or' 'or_ln18733' <Predicate = (!icmp_ln18727)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 498 [1/1] (0.29ns)   --->   "%select_ln18733 = select i1 %or_ln18733, i6 0, i6 %c6_V" [./dut.cpp:18733]   --->   Operation 498 'select' 'select_ln18733' <Predicate = (!icmp_ln18727)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_80 : Operation 499 [1/1] (0.00ns) (grouped into LUT with out node select_ln18734_1)   --->   "%xor_ln18733_1 = xor i1 %or_ln18733, i1 1" [./dut.cpp:18733]   --->   Operation 499 'xor' 'xor_ln18733_1' <Predicate = (!icmp_ln18727)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 500 [1/1] (0.00ns) (grouped into LUT with out node select_ln18734_1)   --->   "%and_ln18733_1 = and i1 %empty_2577, i1 %xor_ln18733_1" [./dut.cpp:18733]   --->   Operation 500 'and' 'and_ln18733_1' <Predicate = (!icmp_ln18727)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 501 [1/1] (0.00ns) (grouped into LUT with out node and_ln18733)   --->   "%xor_ln18733 = xor i1 %icmp_ln890_1019, i1 1" [./dut.cpp:18733]   --->   Operation 501 'xor' 'xor_ln18733' <Predicate = (!icmp_ln18727)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 502 [1/1] (0.00ns) (grouped into LUT with out node and_ln18733)   --->   "%or_ln18733_1 = or i1 %icmp_ln890_1017, i1 %xor_ln18733" [./dut.cpp:18733]   --->   Operation 502 'or' 'or_ln18733_1' <Predicate = (!icmp_ln18727)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 503 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln18733 = and i1 %and_ln18727, i1 %or_ln18733_1" [./dut.cpp:18733]   --->   Operation 503 'and' 'and_ln18733' <Predicate = (!icmp_ln18727)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 504 [1/1] (0.70ns)   --->   "%add_ln691 = add i6 %select_ln18733, i6 1"   --->   Operation 504 'add' 'add_ln691' <Predicate = (!icmp_ln18727)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 505 [1/1] (0.00ns) (grouped into LUT with out node select_ln18734)   --->   "%or_ln18734 = or i1 %and_ln18733, i1 %and_ln18727_1" [./dut.cpp:18734]   --->   Operation 505 'or' 'or_ln18734' <Predicate = (!icmp_ln18727)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 506 [1/1] (0.00ns) (grouped into LUT with out node select_ln18734)   --->   "%or_ln18734_1 = or i1 %or_ln18734, i1 %icmp_ln890_1017" [./dut.cpp:18734]   --->   Operation 506 'or' 'or_ln18734_1' <Predicate = (!icmp_ln18727)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 507 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln18734 = select i1 %or_ln18734_1, i4 0, i4 %c7_V" [./dut.cpp:18734]   --->   Operation 507 'select' 'select_ln18734' <Predicate = (!icmp_ln18727)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_80 : Operation 508 [1/1] (0.00ns) (grouped into LUT with out node select_ln18734_1)   --->   "%empty_2578 = trunc i6 %add_ln691"   --->   Operation 508 'trunc' 'empty_2578' <Predicate = (!icmp_ln18727)> <Delay = 0.00>
ST_80 : Operation 509 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln18734_1 = select i1 %and_ln18733, i1 %empty_2578, i1 %and_ln18733_1" [./dut.cpp:18734]   --->   Operation 509 'select' 'select_ln18734_1' <Predicate = (!icmp_ln18727)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_80 : Operation 510 [1/1] (0.29ns)   --->   "%select_ln890 = select i1 %and_ln18733, i6 %add_ln691, i6 %select_ln18733"   --->   Operation 510 'select' 'select_ln890' <Predicate = (!icmp_ln18727)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_80 : Operation 511 [1/1] (0.00ns) (grouped into LUT with out node select_ln18734_2)   --->   "%tmp = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln691, i32 1, i32 4"   --->   Operation 511 'partselect' 'tmp' <Predicate = (!icmp_ln18727)> <Delay = 0.00>
ST_80 : Operation 512 [1/1] (0.00ns) (grouped into LUT with out node select_ln18734_2)   --->   "%tmp_447 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V, i32 1, i32 4"   --->   Operation 512 'partselect' 'tmp_447' <Predicate = (!icmp_ln18727)> <Delay = 0.00>
ST_80 : Operation 513 [1/1] (0.00ns) (grouped into LUT with out node select_ln18734_2)   --->   "%select_ln18733_1 = select i1 %or_ln18733, i4 0, i4 %tmp_447" [./dut.cpp:18733]   --->   Operation 513 'select' 'select_ln18733_1' <Predicate = (!icmp_ln18727)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_80 : Operation 514 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln18734_2 = select i1 %and_ln18733, i4 %tmp, i4 %select_ln18733_1" [./dut.cpp:18734]   --->   Operation 514 'select' 'select_ln18734_2' <Predicate = (!icmp_ln18727)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_80 : Operation 515 [1/1] (0.72ns)   --->   "%add_ln890 = add i10 %indvar_flatten175, i10 1"   --->   Operation 515 'add' 'add_ln890' <Predicate = (!icmp_ln18727)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 516 [1/1] (0.30ns)   --->   "%select_ln890_41 = select i1 %or_ln18733, i10 1, i10 %add_ln890"   --->   Operation 516 'select' 'select_ln890_41' <Predicate = (!icmp_ln18727)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_80 : Operation 517 [1/1] (0.73ns)   --->   "%add_ln890_75 = add i11 %indvar_flatten197, i11 1"   --->   Operation 517 'add' 'add_ln890_75' <Predicate = (!icmp_ln18727)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 518 [1/1] (0.30ns)   --->   "%select_ln890_42 = select i1 %icmp_ln890_1017, i11 1, i11 %add_ln890_75"   --->   Operation 518 'select' 'select_ln890_42' <Predicate = (!icmp_ln18727)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 81 <SV = 3> <Delay = 1.20>
ST_81 : Operation 519 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i56.i4.i4, i56 0, i4 %select_ln18734, i4 %select_ln18734_2" [./dut.cpp:18734]   --->   Operation 519 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln18727)> <Delay = 0.00>
ST_81 : Operation 520 [1/1] (0.00ns)   --->   "%local_C_ping_V_addr = getelementptr i512 %local_C_ping_V, i64 0, i64 %tmp_s" [./dut.cpp:18734]   --->   Operation 520 'getelementptr' 'local_C_ping_V_addr' <Predicate = (!icmp_ln18727)> <Delay = 0.00>
ST_81 : Operation 521 [2/2] (1.20ns)   --->   "%in_data_V = load i7 %local_C_ping_V_addr" [./dut.cpp:18734]   --->   Operation 521 'load' 'in_data_V' <Predicate = (!icmp_ln18727)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>

State 82 <SV = 4> <Delay = 1.94>
ST_82 : Operation 522 [1/2] (1.20ns)   --->   "%in_data_V = load i7 %local_C_ping_V_addr" [./dut.cpp:18734]   --->   Operation 522 'load' 'in_data_V' <Predicate = (!icmp_ln18727)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>
ST_82 : Operation 523 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i512 %in_data_V"   --->   Operation 523 'trunc' 'trunc_ln674' <Predicate = (!icmp_ln18727)> <Delay = 0.00>
ST_82 : Operation 524 [1/1] (0.74ns)   --->   "%store_ln18746 = store i256 %trunc_ln674, i1 %data_split_V_addr" [./dut.cpp:18746]   --->   Operation 524 'store' 'store_ln18746' <Predicate = (!icmp_ln18727)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_82 : Operation 525 [1/1] (0.00ns)   --->   "%p_Result_4469_0_1 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %in_data_V, i32 256, i32 511"   --->   Operation 525 'partselect' 'p_Result_4469_0_1' <Predicate = (!icmp_ln18727)> <Delay = 0.00>
ST_82 : Operation 526 [1/1] (0.74ns)   --->   "%store_ln18746 = store i256 %p_Result_4469_0_1, i1 %data_split_V_addr_281" [./dut.cpp:18746]   --->   Operation 526 'store' 'store_ln18746' <Predicate = (!icmp_ln18727)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 83 <SV = 5> <Delay = 0.74>
ST_83 : Operation 527 [1/1] (0.00ns)   --->   "%zext_ln890 = zext i1 %select_ln18734_1"   --->   Operation 527 'zext' 'zext_ln890' <Predicate = (!icmp_ln18727)> <Delay = 0.00>
ST_83 : Operation 528 [1/1] (0.00ns)   --->   "%data_split_V_addr169 = getelementptr i256 %data_split_V, i64 0, i64 %zext_ln890"   --->   Operation 528 'getelementptr' 'data_split_V_addr169' <Predicate = (!icmp_ln18727)> <Delay = 0.00>
ST_83 : Operation 529 [2/2] (0.74ns)   --->   "%data_split_V_load = load i1 %data_split_V_addr169" [./dut.cpp:18750]   --->   Operation 529 'load' 'data_split_V_load' <Predicate = (!icmp_ln18727)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_83 : Operation 530 [1/1] (0.74ns)   --->   "%store_ln18746 = store i256 %trunc_ln674, i1 %data_split_V_addr" [./dut.cpp:18746]   --->   Operation 530 'store' 'store_ln18746' <Predicate = (!icmp_ln18727)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 84 <SV = 6> <Delay = 1.96>
ST_84 : Operation 531 [1/2] (0.74ns)   --->   "%data_split_V_load = load i1 %data_split_V_addr169" [./dut.cpp:18750]   --->   Operation 531 'load' 'data_split_V_load' <Predicate = (!icmp_ln18727)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_84 : Operation 532 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x1136, i256 %data_split_V_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 532 'write' 'write_ln174' <Predicate = (!icmp_ln18727)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_84 : Operation 533 [1/1] (0.74ns)   --->   "%store_ln18746 = store i256 %p_Result_4469_0_1, i1 %data_split_V_addr_281" [./dut.cpp:18746]   --->   Operation 533 'store' 'store_ln18746' <Predicate = (!icmp_ln18727)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 85 <SV = 7> <Delay = 0.74>
ST_85 : Operation 534 [2/2] (0.74ns)   --->   "%data_split_V_load_1 = load i1 %data_split_V_addr169" [./dut.cpp:18750]   --->   Operation 534 'load' 'data_split_V_load_1' <Predicate = (!icmp_ln18727)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_85 : Operation 535 [1/1] (0.74ns)   --->   "%store_ln18746 = store i256 %trunc_ln674, i1 %data_split_V_addr" [./dut.cpp:18746]   --->   Operation 535 'store' 'store_ln18746' <Predicate = (!icmp_ln18727)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 86 <SV = 8> <Delay = 1.96>
ST_86 : Operation 536 [1/2] (0.74ns)   --->   "%data_split_V_load_1 = load i1 %data_split_V_addr169" [./dut.cpp:18750]   --->   Operation 536 'load' 'data_split_V_load_1' <Predicate = (!icmp_ln18727)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_86 : Operation 537 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x1136, i256 %data_split_V_load_1" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 537 'write' 'write_ln174' <Predicate = (!icmp_ln18727)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_86 : Operation 538 [1/1] (0.74ns)   --->   "%store_ln18746 = store i256 %p_Result_4469_0_1, i1 %data_split_V_addr_281" [./dut.cpp:18746]   --->   Operation 538 'store' 'store_ln18746' <Predicate = (!icmp_ln18727)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 87 <SV = 9> <Delay = 0.74>
ST_87 : Operation 539 [2/2] (0.74ns)   --->   "%data_split_V_load_2 = load i1 %data_split_V_addr169" [./dut.cpp:18750]   --->   Operation 539 'load' 'data_split_V_load_2' <Predicate = (!icmp_ln18727)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_87 : Operation 540 [1/1] (0.74ns)   --->   "%store_ln18746 = store i256 %trunc_ln674, i1 %data_split_V_addr" [./dut.cpp:18746]   --->   Operation 540 'store' 'store_ln18746' <Predicate = (!icmp_ln18727)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 88 <SV = 10> <Delay = 1.96>
ST_88 : Operation 541 [1/2] (0.74ns)   --->   "%data_split_V_load_2 = load i1 %data_split_V_addr169" [./dut.cpp:18750]   --->   Operation 541 'load' 'data_split_V_load_2' <Predicate = (!icmp_ln18727)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_88 : Operation 542 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x1136, i256 %data_split_V_load_2" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 542 'write' 'write_ln174' <Predicate = (!icmp_ln18727)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_88 : Operation 543 [1/1] (0.74ns)   --->   "%store_ln18746 = store i256 %p_Result_4469_0_1, i1 %data_split_V_addr_281" [./dut.cpp:18746]   --->   Operation 543 'store' 'store_ln18746' <Predicate = (!icmp_ln18727)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 89 <SV = 11> <Delay = 0.74>
ST_89 : Operation 544 [2/2] (0.74ns)   --->   "%data_split_V_load_3 = load i1 %data_split_V_addr169" [./dut.cpp:18750]   --->   Operation 544 'load' 'data_split_V_load_3' <Predicate = (!icmp_ln18727)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_89 : Operation 545 [1/1] (0.74ns)   --->   "%store_ln18746 = store i256 %trunc_ln674, i1 %data_split_V_addr" [./dut.cpp:18746]   --->   Operation 545 'store' 'store_ln18746' <Predicate = (!icmp_ln18727)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 90 <SV = 12> <Delay = 1.96>
ST_90 : Operation 546 [1/2] (0.74ns)   --->   "%data_split_V_load_3 = load i1 %data_split_V_addr169" [./dut.cpp:18750]   --->   Operation 546 'load' 'data_split_V_load_3' <Predicate = (!icmp_ln18727)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_90 : Operation 547 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x1136, i256 %data_split_V_load_3" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 547 'write' 'write_ln174' <Predicate = (!icmp_ln18727)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_90 : Operation 548 [1/1] (0.74ns)   --->   "%store_ln18746 = store i256 %p_Result_4469_0_1, i1 %data_split_V_addr_281" [./dut.cpp:18746]   --->   Operation 548 'store' 'store_ln18746' <Predicate = (!icmp_ln18727)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 91 <SV = 13> <Delay = 0.74>
ST_91 : Operation 549 [2/2] (0.74ns)   --->   "%data_split_V_load_4 = load i1 %data_split_V_addr169" [./dut.cpp:18750]   --->   Operation 549 'load' 'data_split_V_load_4' <Predicate = (!icmp_ln18727)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_91 : Operation 550 [1/1] (0.74ns)   --->   "%store_ln18746 = store i256 %trunc_ln674, i1 %data_split_V_addr" [./dut.cpp:18746]   --->   Operation 550 'store' 'store_ln18746' <Predicate = (!icmp_ln18727)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 92 <SV = 14> <Delay = 1.96>
ST_92 : Operation 551 [1/2] (0.74ns)   --->   "%data_split_V_load_4 = load i1 %data_split_V_addr169" [./dut.cpp:18750]   --->   Operation 551 'load' 'data_split_V_load_4' <Predicate = (!icmp_ln18727)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_92 : Operation 552 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x1136, i256 %data_split_V_load_4" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 552 'write' 'write_ln174' <Predicate = (!icmp_ln18727)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_92 : Operation 553 [1/1] (0.74ns)   --->   "%store_ln18746 = store i256 %p_Result_4469_0_1, i1 %data_split_V_addr_281" [./dut.cpp:18746]   --->   Operation 553 'store' 'store_ln18746' <Predicate = (!icmp_ln18727)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 93 <SV = 15> <Delay = 0.74>
ST_93 : Operation 554 [2/2] (0.74ns)   --->   "%data_split_V_load_5 = load i1 %data_split_V_addr169" [./dut.cpp:18750]   --->   Operation 554 'load' 'data_split_V_load_5' <Predicate = (!icmp_ln18727)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_93 : Operation 555 [1/1] (0.74ns)   --->   "%store_ln18746 = store i256 %trunc_ln674, i1 %data_split_V_addr" [./dut.cpp:18746]   --->   Operation 555 'store' 'store_ln18746' <Predicate = (!icmp_ln18727)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 94 <SV = 16> <Delay = 1.96>
ST_94 : Operation 556 [1/2] (0.74ns)   --->   "%data_split_V_load_5 = load i1 %data_split_V_addr169" [./dut.cpp:18750]   --->   Operation 556 'load' 'data_split_V_load_5' <Predicate = (!icmp_ln18727)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_94 : Operation 557 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x1136, i256 %data_split_V_load_5" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 557 'write' 'write_ln174' <Predicate = (!icmp_ln18727)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_94 : Operation 558 [1/1] (0.74ns)   --->   "%store_ln18746 = store i256 %p_Result_4469_0_1, i1 %data_split_V_addr_281" [./dut.cpp:18746]   --->   Operation 558 'store' 'store_ln18746' <Predicate = (!icmp_ln18727)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 95 <SV = 17> <Delay = 0.74>
ST_95 : Operation 559 [2/2] (0.74ns)   --->   "%data_split_V_load_6 = load i1 %data_split_V_addr169" [./dut.cpp:18750]   --->   Operation 559 'load' 'data_split_V_load_6' <Predicate = (!icmp_ln18727)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_95 : Operation 560 [1/1] (0.74ns)   --->   "%store_ln18746 = store i256 %trunc_ln674, i1 %data_split_V_addr" [./dut.cpp:18746]   --->   Operation 560 'store' 'store_ln18746' <Predicate = (!icmp_ln18727)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 96 <SV = 18> <Delay = 1.96>
ST_96 : Operation 561 [1/2] (0.74ns)   --->   "%data_split_V_load_6 = load i1 %data_split_V_addr169" [./dut.cpp:18750]   --->   Operation 561 'load' 'data_split_V_load_6' <Predicate = (!icmp_ln18727)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_96 : Operation 562 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x1136, i256 %data_split_V_load_6" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 562 'write' 'write_ln174' <Predicate = (!icmp_ln18727)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_96 : Operation 563 [1/1] (0.74ns)   --->   "%store_ln18746 = store i256 %p_Result_4469_0_1, i1 %data_split_V_addr_281" [./dut.cpp:18746]   --->   Operation 563 'store' 'store_ln18746' <Predicate = (!icmp_ln18727)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 97 <SV = 19> <Delay = 0.74>
ST_97 : Operation 564 [2/2] (0.74ns)   --->   "%data_split_V_load_7 = load i1 %data_split_V_addr169" [./dut.cpp:18750]   --->   Operation 564 'load' 'data_split_V_load_7' <Predicate = (!icmp_ln18727)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_97 : Operation 565 [1/1] (0.74ns)   --->   "%store_ln18746 = store i256 %trunc_ln674, i1 %data_split_V_addr" [./dut.cpp:18746]   --->   Operation 565 'store' 'store_ln18746' <Predicate = (!icmp_ln18727)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 98 <SV = 20> <Delay = 1.96>
ST_98 : Operation 566 [1/2] (0.74ns)   --->   "%data_split_V_load_7 = load i1 %data_split_V_addr169" [./dut.cpp:18750]   --->   Operation 566 'load' 'data_split_V_load_7' <Predicate = (!icmp_ln18727)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_98 : Operation 567 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x1136, i256 %data_split_V_load_7" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 567 'write' 'write_ln174' <Predicate = (!icmp_ln18727)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_98 : Operation 568 [1/1] (0.74ns)   --->   "%store_ln18746 = store i256 %p_Result_4469_0_1, i1 %data_split_V_addr_281" [./dut.cpp:18746]   --->   Operation 568 'store' 'store_ln18746' <Predicate = (!icmp_ln18727)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 99 <SV = 21> <Delay = 0.74>
ST_99 : Operation 569 [2/2] (0.74ns)   --->   "%data_split_V_load_8 = load i1 %data_split_V_addr169" [./dut.cpp:18750]   --->   Operation 569 'load' 'data_split_V_load_8' <Predicate = (!icmp_ln18727)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_99 : Operation 570 [1/1] (0.74ns)   --->   "%store_ln18746 = store i256 %trunc_ln674, i1 %data_split_V_addr" [./dut.cpp:18746]   --->   Operation 570 'store' 'store_ln18746' <Predicate = (!icmp_ln18727)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 100 <SV = 22> <Delay = 1.96>
ST_100 : Operation 571 [1/2] (0.74ns)   --->   "%data_split_V_load_8 = load i1 %data_split_V_addr169" [./dut.cpp:18750]   --->   Operation 571 'load' 'data_split_V_load_8' <Predicate = (!icmp_ln18727)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_100 : Operation 572 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x1136, i256 %data_split_V_load_8" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 572 'write' 'write_ln174' <Predicate = (!icmp_ln18727)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_100 : Operation 573 [1/1] (0.74ns)   --->   "%store_ln18746 = store i256 %p_Result_4469_0_1, i1 %data_split_V_addr_281" [./dut.cpp:18746]   --->   Operation 573 'store' 'store_ln18746' <Predicate = (!icmp_ln18727)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 101 <SV = 23> <Delay = 0.74>
ST_101 : Operation 574 [2/2] (0.74ns)   --->   "%data_split_V_load_9 = load i1 %data_split_V_addr169" [./dut.cpp:18750]   --->   Operation 574 'load' 'data_split_V_load_9' <Predicate = (!icmp_ln18727)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_101 : Operation 575 [1/1] (0.74ns)   --->   "%store_ln18746 = store i256 %trunc_ln674, i1 %data_split_V_addr" [./dut.cpp:18746]   --->   Operation 575 'store' 'store_ln18746' <Predicate = (!icmp_ln18727)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 102 <SV = 24> <Delay = 1.96>
ST_102 : Operation 576 [1/2] (0.74ns)   --->   "%data_split_V_load_9 = load i1 %data_split_V_addr169" [./dut.cpp:18750]   --->   Operation 576 'load' 'data_split_V_load_9' <Predicate = (!icmp_ln18727)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_102 : Operation 577 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x1136, i256 %data_split_V_load_9" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 577 'write' 'write_ln174' <Predicate = (!icmp_ln18727)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_102 : Operation 578 [1/1] (0.74ns)   --->   "%store_ln18746 = store i256 %p_Result_4469_0_1, i1 %data_split_V_addr_281" [./dut.cpp:18746]   --->   Operation 578 'store' 'store_ln18746' <Predicate = (!icmp_ln18727)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 103 <SV = 25> <Delay = 0.74>
ST_103 : Operation 579 [2/2] (0.74ns)   --->   "%data_split_V_load_10 = load i1 %data_split_V_addr169" [./dut.cpp:18750]   --->   Operation 579 'load' 'data_split_V_load_10' <Predicate = (!icmp_ln18727)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_103 : Operation 580 [1/1] (0.74ns)   --->   "%store_ln18746 = store i256 %trunc_ln674, i1 %data_split_V_addr" [./dut.cpp:18746]   --->   Operation 580 'store' 'store_ln18746' <Predicate = (!icmp_ln18727)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 104 <SV = 26> <Delay = 1.96>
ST_104 : Operation 581 [1/2] (0.74ns)   --->   "%data_split_V_load_10 = load i1 %data_split_V_addr169" [./dut.cpp:18750]   --->   Operation 581 'load' 'data_split_V_load_10' <Predicate = (!icmp_ln18727)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_104 : Operation 582 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x1136, i256 %data_split_V_load_10" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 582 'write' 'write_ln174' <Predicate = (!icmp_ln18727)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_104 : Operation 583 [1/1] (0.74ns)   --->   "%store_ln18746 = store i256 %p_Result_4469_0_1, i1 %data_split_V_addr_281" [./dut.cpp:18746]   --->   Operation 583 'store' 'store_ln18746' <Predicate = (!icmp_ln18727)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 105 <SV = 27> <Delay = 0.74>
ST_105 : Operation 584 [2/2] (0.74ns)   --->   "%data_split_V_load_11 = load i1 %data_split_V_addr169" [./dut.cpp:18750]   --->   Operation 584 'load' 'data_split_V_load_11' <Predicate = (!icmp_ln18727)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_105 : Operation 585 [1/1] (0.74ns)   --->   "%store_ln18746 = store i256 %trunc_ln674, i1 %data_split_V_addr" [./dut.cpp:18746]   --->   Operation 585 'store' 'store_ln18746' <Predicate = (!icmp_ln18727)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 106 <SV = 28> <Delay = 1.96>
ST_106 : Operation 586 [1/2] (0.74ns)   --->   "%data_split_V_load_11 = load i1 %data_split_V_addr169" [./dut.cpp:18750]   --->   Operation 586 'load' 'data_split_V_load_11' <Predicate = (!icmp_ln18727)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_106 : Operation 587 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x1136, i256 %data_split_V_load_11" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 587 'write' 'write_ln174' <Predicate = (!icmp_ln18727)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_106 : Operation 588 [1/1] (0.74ns)   --->   "%store_ln18746 = store i256 %p_Result_4469_0_1, i1 %data_split_V_addr_281" [./dut.cpp:18746]   --->   Operation 588 'store' 'store_ln18746' <Predicate = (!icmp_ln18727)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 107 <SV = 29> <Delay = 0.74>
ST_107 : Operation 589 [2/2] (0.74ns)   --->   "%data_split_V_load_12 = load i1 %data_split_V_addr169" [./dut.cpp:18750]   --->   Operation 589 'load' 'data_split_V_load_12' <Predicate = (!icmp_ln18727)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_107 : Operation 590 [1/1] (0.74ns)   --->   "%store_ln18746 = store i256 %trunc_ln674, i1 %data_split_V_addr" [./dut.cpp:18746]   --->   Operation 590 'store' 'store_ln18746' <Predicate = (!icmp_ln18727)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 108 <SV = 30> <Delay = 1.96>
ST_108 : Operation 591 [1/2] (0.74ns)   --->   "%data_split_V_load_12 = load i1 %data_split_V_addr169" [./dut.cpp:18750]   --->   Operation 591 'load' 'data_split_V_load_12' <Predicate = (!icmp_ln18727)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_108 : Operation 592 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x1136, i256 %data_split_V_load_12" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 592 'write' 'write_ln174' <Predicate = (!icmp_ln18727)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_108 : Operation 593 [1/1] (0.74ns)   --->   "%store_ln18746 = store i256 %p_Result_4469_0_1, i1 %data_split_V_addr_281" [./dut.cpp:18746]   --->   Operation 593 'store' 'store_ln18746' <Predicate = (!icmp_ln18727)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 109 <SV = 31> <Delay = 0.74>
ST_109 : Operation 594 [2/2] (0.74ns)   --->   "%data_split_V_load_13 = load i1 %data_split_V_addr169" [./dut.cpp:18750]   --->   Operation 594 'load' 'data_split_V_load_13' <Predicate = (!icmp_ln18727)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_109 : Operation 595 [1/1] (0.74ns)   --->   "%store_ln18746 = store i256 %trunc_ln674, i1 %data_split_V_addr" [./dut.cpp:18746]   --->   Operation 595 'store' 'store_ln18746' <Predicate = (!icmp_ln18727)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 110 <SV = 32> <Delay = 1.96>
ST_110 : Operation 596 [1/2] (0.74ns)   --->   "%data_split_V_load_13 = load i1 %data_split_V_addr169" [./dut.cpp:18750]   --->   Operation 596 'load' 'data_split_V_load_13' <Predicate = (!icmp_ln18727)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_110 : Operation 597 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x1136, i256 %data_split_V_load_13" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 597 'write' 'write_ln174' <Predicate = (!icmp_ln18727)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_110 : Operation 598 [1/1] (0.74ns)   --->   "%store_ln18746 = store i256 %p_Result_4469_0_1, i1 %data_split_V_addr_281" [./dut.cpp:18746]   --->   Operation 598 'store' 'store_ln18746' <Predicate = (!icmp_ln18727)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 111 <SV = 33> <Delay = 0.74>
ST_111 : Operation 599 [2/2] (0.74ns)   --->   "%data_split_V_load_14 = load i1 %data_split_V_addr169" [./dut.cpp:18750]   --->   Operation 599 'load' 'data_split_V_load_14' <Predicate = (!icmp_ln18727)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_111 : Operation 600 [1/1] (0.74ns)   --->   "%store_ln18746 = store i256 %trunc_ln674, i1 %data_split_V_addr" [./dut.cpp:18746]   --->   Operation 600 'store' 'store_ln18746' <Predicate = (!icmp_ln18727)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_111 : Operation 601 [1/1] (0.70ns)   --->   "%add_ln691_1079 = add i4 %select_ln18734, i4 1"   --->   Operation 601 'add' 'add_ln691_1079' <Predicate = (!icmp_ln18727)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 34> <Delay = 1.96>
ST_112 : Operation 602 [1/2] (0.74ns)   --->   "%data_split_V_load_14 = load i1 %data_split_V_addr169" [./dut.cpp:18750]   --->   Operation 602 'load' 'data_split_V_load_14' <Predicate = (!icmp_ln18727)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_112 : Operation 603 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x1136, i256 %data_split_V_load_14" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 603 'write' 'write_ln174' <Predicate = (!icmp_ln18727)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_112 : Operation 604 [1/1] (0.74ns)   --->   "%store_ln18746 = store i256 %p_Result_4469_0_1, i1 %data_split_V_addr_281" [./dut.cpp:18746]   --->   Operation 604 'store' 'store_ln18746' <Predicate = (!icmp_ln18727)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 113 <SV = 35> <Delay = 0.74>
ST_113 : Operation 605 [2/2] (0.74ns)   --->   "%data_split_V_load_15 = load i1 %data_split_V_addr169" [./dut.cpp:18750]   --->   Operation 605 'load' 'data_split_V_load_15' <Predicate = (!icmp_ln18727)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 114 <SV = 36> <Delay = 1.96>
ST_114 : Operation 606 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_boundary_x1_loop_21_C_IO_L2_in_boundary_x1_loop_23_C_IO_L2_in_boundary_x1_loop_24_str"   --->   Operation 606 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln18727)> <Delay = 0.00>
ST_114 : Operation 607 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 65536, i64 65536, i64 65536"   --->   Operation 607 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln18727)> <Delay = 0.00>
ST_114 : Operation 608 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_boundary_x1_loop_22_C_IO_L2_in_boundary_x1_loop_23_C_IO_L2_in_boundary_x1_loop_24_str"   --->   Operation 608 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln18727)> <Delay = 0.00>
ST_114 : Operation 609 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_boundary_x1_loop_23_C_IO_L2_in_boundary_x1_loop_24_str"   --->   Operation 609 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln18727)> <Delay = 0.00>
ST_114 : Operation 610 [1/1] (0.00ns)   --->   "%specpipeline_ln18736 = specpipeline void @_ssdm_op_SpecPipeline, i32 19, i32 0, i32 0, i32 0, void @empty_1431" [./dut.cpp:18736]   --->   Operation 610 'specpipeline' 'specpipeline_ln18736' <Predicate = (!icmp_ln18727)> <Delay = 0.00>
ST_114 : Operation 611 [1/1] (0.00ns)   --->   "%specloopname_ln18736 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1022" [./dut.cpp:18736]   --->   Operation 611 'specloopname' 'specloopname_ln18736' <Predicate = (!icmp_ln18727)> <Delay = 0.00>
ST_114 : Operation 612 [1/2] (0.74ns)   --->   "%data_split_V_load_15 = load i1 %data_split_V_addr169" [./dut.cpp:18750]   --->   Operation 612 'load' 'data_split_V_load_15' <Predicate = (!icmp_ln18727)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_114 : Operation 613 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x1136, i256 %data_split_V_load_15" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 613 'write' 'write_ln174' <Predicate = (!icmp_ln18727)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_114 : Operation 614 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 614 'br' 'br_ln0' <Predicate = (!icmp_ln18727)> <Delay = 0.00>

State 115 <SV = 3> <Delay = 0.00>
ST_115 : Operation 615 [1/1] (0.00ns)   --->   "%ret_ln18796 = ret" [./dut.cpp:18796]   --->   Operation 615 'ret' 'ret_ln18796' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten151') with incoming values : ('add_ln890_80') [20]  (0.387 ns)

 <State 2>: 2.22ns
The critical path consists of the following:
	'phi' operation ('c1.V') with incoming values : ('add_ln691_1088') [21]  (0 ns)
	'icmp' operation ('icmp_ln890340') [30]  (0.5 ns)
	'select' operation ('select_ln18592', ./dut.cpp:18592) [31]  (0.278 ns)
	'sub' operation ('add_i_i720_cast', ./dut.cpp:18592) [37]  (0.706 ns)
	'icmp' operation ('icmp_ln886') [38]  (0.619 ns)
	blocking operation 0.122 ns on control path)

 <State 3>: 0.708ns
The critical path consists of the following:
	'phi' operation ('c4.V') with incoming values : ('add_ln691_1082') [45]  (0 ns)
	'add' operation ('add_ln691_1082') [46]  (0.708 ns)

 <State 4>: 0.707ns
The critical path consists of the following:
	'phi' operation ('c5.V') with incoming values : ('add_ln691_1083') [56]  (0 ns)
	'add' operation ('add_ln691_1083') [57]  (0.707 ns)

 <State 5>: 2.42ns
The critical path consists of the following:
	fifo read on port 'fifo_C_C_IO_L2_in_7_x124' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [67]  (1.22 ns)
	'store' operation ('store_ln18614', ./dut.cpp:18614) of variable 'tmp', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_C_pong.V', ./dut.cpp:18583 [68]  (1.2 ns)

 <State 6>: 2.33ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten37') with incoming values : ('select_ln890_48') [80]  (0 ns)
	'icmp' operation ('icmp_ln890_1027') [91]  (0.617 ns)
	'xor' operation ('xor_ln18625', ./dut.cpp:18625) [92]  (0.122 ns)
	'and' operation ('and_ln18625_1', ./dut.cpp:18625) [96]  (0.122 ns)
	'or' operation ('or_ln18631', ./dut.cpp:18631) [98]  (0.122 ns)
	'select' operation ('select_ln18631', ./dut.cpp:18631) [99]  (0.293 ns)
	'add' operation ('add_ln691_1086') [105]  (0.706 ns)
	'select' operation ('select_ln18632_2', ./dut.cpp:18632) [117]  (0.351 ns)

 <State 7>: 1.2ns
The critical path consists of the following:
	'getelementptr' operation ('local_C_ping_V_addr_2', ./dut.cpp:18632) [119]  (0 ns)
	'load' operation ('in_data.V', ./dut.cpp:18632) on array 'local_C_ping.V', ./dut.cpp:18582 [122]  (1.2 ns)

 <State 8>: 1.95ns
The critical path consists of the following:
	'load' operation ('in_data.V', ./dut.cpp:18632) on array 'local_C_ping.V', ./dut.cpp:18582 [122]  (1.2 ns)
	'store' operation ('store_ln18644', ./dut.cpp:18644) of variable 'trunc_ln674_2' on array 'data_split.V', ./dut.cpp:18621 [124]  (0.746 ns)

 <State 9>: 0.746ns
The critical path consists of the following:
	'getelementptr' operation ('data_split_V_2_addr_2') [127]  (0 ns)
	'load' operation ('data_split_V_2_load', ./dut.cpp:18648) on array 'data_split.V', ./dut.cpp:18621 [128]  (0.746 ns)

 <State 10>: 1.96ns
The critical path consists of the following:
	'load' operation ('data_split_V_2_load', ./dut.cpp:18648) on array 'data_split.V', ./dut.cpp:18621 [128]  (0.746 ns)
	fifo write on port 'fifo_C_PE_0_7_x1136' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [129]  (1.22 ns)

 <State 11>: 0.746ns
The critical path consists of the following:
	'load' operation ('data_split_V_2_load_1', ./dut.cpp:18648) on array 'data_split.V', ./dut.cpp:18621 [132]  (0.746 ns)

 <State 12>: 1.96ns
The critical path consists of the following:
	'load' operation ('data_split_V_2_load_1', ./dut.cpp:18648) on array 'data_split.V', ./dut.cpp:18621 [132]  (0.746 ns)
	fifo write on port 'fifo_C_PE_0_7_x1136' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [133]  (1.22 ns)

 <State 13>: 0.746ns
The critical path consists of the following:
	'load' operation ('data_split_V_2_load_2', ./dut.cpp:18648) on array 'data_split.V', ./dut.cpp:18621 [136]  (0.746 ns)

 <State 14>: 1.96ns
The critical path consists of the following:
	'load' operation ('data_split_V_2_load_2', ./dut.cpp:18648) on array 'data_split.V', ./dut.cpp:18621 [136]  (0.746 ns)
	fifo write on port 'fifo_C_PE_0_7_x1136' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [137]  (1.22 ns)

 <State 15>: 0.746ns
The critical path consists of the following:
	'load' operation ('data_split_V_2_load_3', ./dut.cpp:18648) on array 'data_split.V', ./dut.cpp:18621 [140]  (0.746 ns)

 <State 16>: 1.96ns
The critical path consists of the following:
	'load' operation ('data_split_V_2_load_3', ./dut.cpp:18648) on array 'data_split.V', ./dut.cpp:18621 [140]  (0.746 ns)
	fifo write on port 'fifo_C_PE_0_7_x1136' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [141]  (1.22 ns)

 <State 17>: 0.746ns
The critical path consists of the following:
	'load' operation ('data_split_V_2_load_4', ./dut.cpp:18648) on array 'data_split.V', ./dut.cpp:18621 [144]  (0.746 ns)

 <State 18>: 1.96ns
The critical path consists of the following:
	'load' operation ('data_split_V_2_load_4', ./dut.cpp:18648) on array 'data_split.V', ./dut.cpp:18621 [144]  (0.746 ns)
	fifo write on port 'fifo_C_PE_0_7_x1136' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [145]  (1.22 ns)

 <State 19>: 0.746ns
The critical path consists of the following:
	'load' operation ('data_split_V_2_load_5', ./dut.cpp:18648) on array 'data_split.V', ./dut.cpp:18621 [148]  (0.746 ns)

 <State 20>: 1.96ns
The critical path consists of the following:
	'load' operation ('data_split_V_2_load_5', ./dut.cpp:18648) on array 'data_split.V', ./dut.cpp:18621 [148]  (0.746 ns)
	fifo write on port 'fifo_C_PE_0_7_x1136' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [149]  (1.22 ns)

 <State 21>: 0.746ns
The critical path consists of the following:
	'load' operation ('data_split_V_2_load_6', ./dut.cpp:18648) on array 'data_split.V', ./dut.cpp:18621 [152]  (0.746 ns)

 <State 22>: 1.96ns
The critical path consists of the following:
	'load' operation ('data_split_V_2_load_6', ./dut.cpp:18648) on array 'data_split.V', ./dut.cpp:18621 [152]  (0.746 ns)
	fifo write on port 'fifo_C_PE_0_7_x1136' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [153]  (1.22 ns)

 <State 23>: 0.746ns
The critical path consists of the following:
	'load' operation ('data_split_V_2_load_7', ./dut.cpp:18648) on array 'data_split.V', ./dut.cpp:18621 [156]  (0.746 ns)

 <State 24>: 1.96ns
The critical path consists of the following:
	'load' operation ('data_split_V_2_load_7', ./dut.cpp:18648) on array 'data_split.V', ./dut.cpp:18621 [156]  (0.746 ns)
	fifo write on port 'fifo_C_PE_0_7_x1136' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [157]  (1.22 ns)

 <State 25>: 0.746ns
The critical path consists of the following:
	'load' operation ('data_split_V_2_load_8', ./dut.cpp:18648) on array 'data_split.V', ./dut.cpp:18621 [160]  (0.746 ns)

 <State 26>: 1.96ns
The critical path consists of the following:
	'load' operation ('data_split_V_2_load_8', ./dut.cpp:18648) on array 'data_split.V', ./dut.cpp:18621 [160]  (0.746 ns)
	fifo write on port 'fifo_C_PE_0_7_x1136' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [161]  (1.22 ns)

 <State 27>: 0.746ns
The critical path consists of the following:
	'load' operation ('data_split_V_2_load_9', ./dut.cpp:18648) on array 'data_split.V', ./dut.cpp:18621 [164]  (0.746 ns)

 <State 28>: 1.96ns
The critical path consists of the following:
	'load' operation ('data_split_V_2_load_9', ./dut.cpp:18648) on array 'data_split.V', ./dut.cpp:18621 [164]  (0.746 ns)
	fifo write on port 'fifo_C_PE_0_7_x1136' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [165]  (1.22 ns)

 <State 29>: 0.746ns
The critical path consists of the following:
	'load' operation ('data_split_V_2_load_10', ./dut.cpp:18648) on array 'data_split.V', ./dut.cpp:18621 [168]  (0.746 ns)

 <State 30>: 1.96ns
The critical path consists of the following:
	'load' operation ('data_split_V_2_load_10', ./dut.cpp:18648) on array 'data_split.V', ./dut.cpp:18621 [168]  (0.746 ns)
	fifo write on port 'fifo_C_PE_0_7_x1136' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [169]  (1.22 ns)

 <State 31>: 0.746ns
The critical path consists of the following:
	'load' operation ('data_split_V_2_load_11', ./dut.cpp:18648) on array 'data_split.V', ./dut.cpp:18621 [172]  (0.746 ns)

 <State 32>: 1.96ns
The critical path consists of the following:
	'load' operation ('data_split_V_2_load_11', ./dut.cpp:18648) on array 'data_split.V', ./dut.cpp:18621 [172]  (0.746 ns)
	fifo write on port 'fifo_C_PE_0_7_x1136' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [173]  (1.22 ns)

 <State 33>: 0.746ns
The critical path consists of the following:
	'load' operation ('data_split_V_2_load_12', ./dut.cpp:18648) on array 'data_split.V', ./dut.cpp:18621 [176]  (0.746 ns)

 <State 34>: 1.96ns
The critical path consists of the following:
	'load' operation ('data_split_V_2_load_12', ./dut.cpp:18648) on array 'data_split.V', ./dut.cpp:18621 [176]  (0.746 ns)
	fifo write on port 'fifo_C_PE_0_7_x1136' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [177]  (1.22 ns)

 <State 35>: 0.746ns
The critical path consists of the following:
	'load' operation ('data_split_V_2_load_13', ./dut.cpp:18648) on array 'data_split.V', ./dut.cpp:18621 [180]  (0.746 ns)

 <State 36>: 1.96ns
The critical path consists of the following:
	'load' operation ('data_split_V_2_load_13', ./dut.cpp:18648) on array 'data_split.V', ./dut.cpp:18621 [180]  (0.746 ns)
	fifo write on port 'fifo_C_PE_0_7_x1136' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [181]  (1.22 ns)

 <State 37>: 0.746ns
The critical path consists of the following:
	'load' operation ('data_split_V_2_load_14', ./dut.cpp:18648) on array 'data_split.V', ./dut.cpp:18621 [184]  (0.746 ns)

 <State 38>: 1.96ns
The critical path consists of the following:
	'load' operation ('data_split_V_2_load_14', ./dut.cpp:18648) on array 'data_split.V', ./dut.cpp:18621 [184]  (0.746 ns)
	fifo write on port 'fifo_C_PE_0_7_x1136' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [185]  (1.22 ns)

 <State 39>: 0.746ns
The critical path consists of the following:
	'load' operation ('data_split_V_2_load_15', ./dut.cpp:18648) on array 'data_split.V', ./dut.cpp:18621 [188]  (0.746 ns)

 <State 40>: 1.96ns
The critical path consists of the following:
	'load' operation ('data_split_V_2_load_15', ./dut.cpp:18648) on array 'data_split.V', ./dut.cpp:18621 [188]  (0.746 ns)
	fifo write on port 'fifo_C_PE_0_7_x1136' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [189]  (1.22 ns)

 <State 41>: 0.572ns
The critical path consists of the following:
	'add' operation ('add_ln691_1088') [359]  (0.572 ns)

 <State 42>: 0.708ns
The critical path consists of the following:
	'phi' operation ('c4.V') with incoming values : ('add_ln691_1080') [203]  (0 ns)
	'add' operation ('add_ln691_1080') [204]  (0.708 ns)

 <State 43>: 0.707ns
The critical path consists of the following:
	'phi' operation ('c5.V') with incoming values : ('add_ln691_1081') [214]  (0 ns)
	'add' operation ('add_ln691_1081') [215]  (0.707 ns)

 <State 44>: 2.42ns
The critical path consists of the following:
	fifo read on port 'fifo_C_C_IO_L2_in_7_x124' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [225]  (1.22 ns)
	'store' operation ('store_ln18673', ./dut.cpp:18673) of variable 'tmp', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_C_ping.V', ./dut.cpp:18582 [226]  (1.2 ns)

 <State 45>: 2.33ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten113') with incoming values : ('select_ln890_45') [238]  (0 ns)
	'icmp' operation ('icmp_ln890_1024') [249]  (0.617 ns)
	'xor' operation ('xor_ln18684', ./dut.cpp:18684) [250]  (0.122 ns)
	'and' operation ('and_ln18684_1', ./dut.cpp:18684) [254]  (0.122 ns)
	'or' operation ('or_ln18690', ./dut.cpp:18690) [256]  (0.122 ns)
	'select' operation ('select_ln18690', ./dut.cpp:18690) [257]  (0.293 ns)
	'add' operation ('add_ln691_1084') [263]  (0.706 ns)
	'select' operation ('select_ln18691_2', ./dut.cpp:18691) [275]  (0.351 ns)

 <State 46>: 1.2ns
The critical path consists of the following:
	'getelementptr' operation ('local_C_pong_V_addr_1', ./dut.cpp:18691) [277]  (0 ns)
	'load' operation ('in_data.V', ./dut.cpp:18691) on array 'local_C_pong.V', ./dut.cpp:18583 [280]  (1.2 ns)

 <State 47>: 1.95ns
The critical path consists of the following:
	'load' operation ('in_data.V', ./dut.cpp:18691) on array 'local_C_pong.V', ./dut.cpp:18583 [280]  (1.2 ns)
	'store' operation ('store_ln18703', ./dut.cpp:18703) of variable 'trunc_ln674_1' on array 'data_split.V', ./dut.cpp:18680 [282]  (0.746 ns)

 <State 48>: 0.746ns
The critical path consists of the following:
	'getelementptr' operation ('data_split_V_1_addr_2') [285]  (0 ns)
	'load' operation ('data_split_V_1_load', ./dut.cpp:18707) on array 'data_split.V', ./dut.cpp:18680 [286]  (0.746 ns)

 <State 49>: 1.96ns
The critical path consists of the following:
	'load' operation ('data_split_V_1_load', ./dut.cpp:18707) on array 'data_split.V', ./dut.cpp:18680 [286]  (0.746 ns)
	fifo write on port 'fifo_C_PE_0_7_x1136' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [287]  (1.22 ns)

 <State 50>: 0.746ns
The critical path consists of the following:
	'load' operation ('data_split_V_1_load_1', ./dut.cpp:18707) on array 'data_split.V', ./dut.cpp:18680 [290]  (0.746 ns)

 <State 51>: 1.96ns
The critical path consists of the following:
	'load' operation ('data_split_V_1_load_1', ./dut.cpp:18707) on array 'data_split.V', ./dut.cpp:18680 [290]  (0.746 ns)
	fifo write on port 'fifo_C_PE_0_7_x1136' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [291]  (1.22 ns)

 <State 52>: 0.746ns
The critical path consists of the following:
	'load' operation ('data_split_V_1_load_2', ./dut.cpp:18707) on array 'data_split.V', ./dut.cpp:18680 [294]  (0.746 ns)

 <State 53>: 1.96ns
The critical path consists of the following:
	'load' operation ('data_split_V_1_load_2', ./dut.cpp:18707) on array 'data_split.V', ./dut.cpp:18680 [294]  (0.746 ns)
	fifo write on port 'fifo_C_PE_0_7_x1136' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [295]  (1.22 ns)

 <State 54>: 0.746ns
The critical path consists of the following:
	'load' operation ('data_split_V_1_load_3', ./dut.cpp:18707) on array 'data_split.V', ./dut.cpp:18680 [298]  (0.746 ns)

 <State 55>: 1.96ns
The critical path consists of the following:
	'load' operation ('data_split_V_1_load_3', ./dut.cpp:18707) on array 'data_split.V', ./dut.cpp:18680 [298]  (0.746 ns)
	fifo write on port 'fifo_C_PE_0_7_x1136' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [299]  (1.22 ns)

 <State 56>: 0.746ns
The critical path consists of the following:
	'load' operation ('data_split_V_1_load_4', ./dut.cpp:18707) on array 'data_split.V', ./dut.cpp:18680 [302]  (0.746 ns)

 <State 57>: 1.96ns
The critical path consists of the following:
	'load' operation ('data_split_V_1_load_4', ./dut.cpp:18707) on array 'data_split.V', ./dut.cpp:18680 [302]  (0.746 ns)
	fifo write on port 'fifo_C_PE_0_7_x1136' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [303]  (1.22 ns)

 <State 58>: 0.746ns
The critical path consists of the following:
	'load' operation ('data_split_V_1_load_5', ./dut.cpp:18707) on array 'data_split.V', ./dut.cpp:18680 [306]  (0.746 ns)

 <State 59>: 1.96ns
The critical path consists of the following:
	'load' operation ('data_split_V_1_load_5', ./dut.cpp:18707) on array 'data_split.V', ./dut.cpp:18680 [306]  (0.746 ns)
	fifo write on port 'fifo_C_PE_0_7_x1136' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [307]  (1.22 ns)

 <State 60>: 0.746ns
The critical path consists of the following:
	'load' operation ('data_split_V_1_load_6', ./dut.cpp:18707) on array 'data_split.V', ./dut.cpp:18680 [310]  (0.746 ns)

 <State 61>: 1.96ns
The critical path consists of the following:
	'load' operation ('data_split_V_1_load_6', ./dut.cpp:18707) on array 'data_split.V', ./dut.cpp:18680 [310]  (0.746 ns)
	fifo write on port 'fifo_C_PE_0_7_x1136' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [311]  (1.22 ns)

 <State 62>: 0.746ns
The critical path consists of the following:
	'load' operation ('data_split_V_1_load_7', ./dut.cpp:18707) on array 'data_split.V', ./dut.cpp:18680 [314]  (0.746 ns)

 <State 63>: 1.96ns
The critical path consists of the following:
	'load' operation ('data_split_V_1_load_7', ./dut.cpp:18707) on array 'data_split.V', ./dut.cpp:18680 [314]  (0.746 ns)
	fifo write on port 'fifo_C_PE_0_7_x1136' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [315]  (1.22 ns)

 <State 64>: 0.746ns
The critical path consists of the following:
	'load' operation ('data_split_V_1_load_8', ./dut.cpp:18707) on array 'data_split.V', ./dut.cpp:18680 [318]  (0.746 ns)

 <State 65>: 1.96ns
The critical path consists of the following:
	'load' operation ('data_split_V_1_load_8', ./dut.cpp:18707) on array 'data_split.V', ./dut.cpp:18680 [318]  (0.746 ns)
	fifo write on port 'fifo_C_PE_0_7_x1136' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [319]  (1.22 ns)

 <State 66>: 0.746ns
The critical path consists of the following:
	'load' operation ('data_split_V_1_load_9', ./dut.cpp:18707) on array 'data_split.V', ./dut.cpp:18680 [322]  (0.746 ns)

 <State 67>: 1.96ns
The critical path consists of the following:
	'load' operation ('data_split_V_1_load_9', ./dut.cpp:18707) on array 'data_split.V', ./dut.cpp:18680 [322]  (0.746 ns)
	fifo write on port 'fifo_C_PE_0_7_x1136' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [323]  (1.22 ns)

 <State 68>: 0.746ns
The critical path consists of the following:
	'load' operation ('data_split_V_1_load_10', ./dut.cpp:18707) on array 'data_split.V', ./dut.cpp:18680 [326]  (0.746 ns)

 <State 69>: 1.96ns
The critical path consists of the following:
	'load' operation ('data_split_V_1_load_10', ./dut.cpp:18707) on array 'data_split.V', ./dut.cpp:18680 [326]  (0.746 ns)
	fifo write on port 'fifo_C_PE_0_7_x1136' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [327]  (1.22 ns)

 <State 70>: 0.746ns
The critical path consists of the following:
	'load' operation ('data_split_V_1_load_11', ./dut.cpp:18707) on array 'data_split.V', ./dut.cpp:18680 [330]  (0.746 ns)

 <State 71>: 1.96ns
The critical path consists of the following:
	'load' operation ('data_split_V_1_load_11', ./dut.cpp:18707) on array 'data_split.V', ./dut.cpp:18680 [330]  (0.746 ns)
	fifo write on port 'fifo_C_PE_0_7_x1136' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [331]  (1.22 ns)

 <State 72>: 0.746ns
The critical path consists of the following:
	'load' operation ('data_split_V_1_load_12', ./dut.cpp:18707) on array 'data_split.V', ./dut.cpp:18680 [334]  (0.746 ns)

 <State 73>: 1.96ns
The critical path consists of the following:
	'load' operation ('data_split_V_1_load_12', ./dut.cpp:18707) on array 'data_split.V', ./dut.cpp:18680 [334]  (0.746 ns)
	fifo write on port 'fifo_C_PE_0_7_x1136' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [335]  (1.22 ns)

 <State 74>: 0.746ns
The critical path consists of the following:
	'load' operation ('data_split_V_1_load_13', ./dut.cpp:18707) on array 'data_split.V', ./dut.cpp:18680 [338]  (0.746 ns)

 <State 75>: 1.96ns
The critical path consists of the following:
	'load' operation ('data_split_V_1_load_13', ./dut.cpp:18707) on array 'data_split.V', ./dut.cpp:18680 [338]  (0.746 ns)
	fifo write on port 'fifo_C_PE_0_7_x1136' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [339]  (1.22 ns)

 <State 76>: 0.746ns
The critical path consists of the following:
	'load' operation ('data_split_V_1_load_14', ./dut.cpp:18707) on array 'data_split.V', ./dut.cpp:18680 [342]  (0.746 ns)

 <State 77>: 1.96ns
The critical path consists of the following:
	'load' operation ('data_split_V_1_load_14', ./dut.cpp:18707) on array 'data_split.V', ./dut.cpp:18680 [342]  (0.746 ns)
	fifo write on port 'fifo_C_PE_0_7_x1136' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [343]  (1.22 ns)

 <State 78>: 0.746ns
The critical path consists of the following:
	'load' operation ('data_split_V_1_load_15', ./dut.cpp:18707) on array 'data_split.V', ./dut.cpp:18680 [346]  (0.746 ns)

 <State 79>: 1.96ns
The critical path consists of the following:
	'load' operation ('data_split_V_1_load_15', ./dut.cpp:18707) on array 'data_split.V', ./dut.cpp:18680 [346]  (0.746 ns)
	fifo write on port 'fifo_C_PE_0_7_x1136' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [347]  (1.22 ns)

 <State 80>: 2.33ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten197') with incoming values : ('select_ln890_42') [367]  (0 ns)
	'icmp' operation ('icmp_ln890_1017') [378]  (0.617 ns)
	'xor' operation ('xor_ln18727', ./dut.cpp:18727) [379]  (0.122 ns)
	'and' operation ('and_ln18727_1', ./dut.cpp:18727) [383]  (0.122 ns)
	'or' operation ('or_ln18733', ./dut.cpp:18733) [385]  (0.122 ns)
	'select' operation ('select_ln18733', ./dut.cpp:18733) [386]  (0.293 ns)
	'add' operation ('add_ln691') [392]  (0.706 ns)
	'select' operation ('select_ln18734_2', ./dut.cpp:18734) [404]  (0.351 ns)

 <State 81>: 1.2ns
The critical path consists of the following:
	'getelementptr' operation ('local_C_ping_V_addr', ./dut.cpp:18734) [406]  (0 ns)
	'load' operation ('in_data.V', ./dut.cpp:18734) on array 'local_C_ping.V', ./dut.cpp:18582 [409]  (1.2 ns)

 <State 82>: 1.95ns
The critical path consists of the following:
	'load' operation ('in_data.V', ./dut.cpp:18734) on array 'local_C_ping.V', ./dut.cpp:18582 [409]  (1.2 ns)
	'store' operation ('store_ln18746', ./dut.cpp:18746) of variable 'trunc_ln674' on array 'data_split.V', ./dut.cpp:18723 [411]  (0.746 ns)

 <State 83>: 0.746ns
The critical path consists of the following:
	'getelementptr' operation ('data_split_V_addr169') [414]  (0 ns)
	'load' operation ('data_split_V_load', ./dut.cpp:18750) on array 'data_split.V', ./dut.cpp:18723 [415]  (0.746 ns)

 <State 84>: 1.96ns
The critical path consists of the following:
	'load' operation ('data_split_V_load', ./dut.cpp:18750) on array 'data_split.V', ./dut.cpp:18723 [415]  (0.746 ns)
	fifo write on port 'fifo_C_PE_0_7_x1136' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [416]  (1.22 ns)

 <State 85>: 0.746ns
The critical path consists of the following:
	'load' operation ('data_split_V_load_1', ./dut.cpp:18750) on array 'data_split.V', ./dut.cpp:18723 [419]  (0.746 ns)

 <State 86>: 1.96ns
The critical path consists of the following:
	'load' operation ('data_split_V_load_1', ./dut.cpp:18750) on array 'data_split.V', ./dut.cpp:18723 [419]  (0.746 ns)
	fifo write on port 'fifo_C_PE_0_7_x1136' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [420]  (1.22 ns)

 <State 87>: 0.746ns
The critical path consists of the following:
	'load' operation ('data_split_V_load_2', ./dut.cpp:18750) on array 'data_split.V', ./dut.cpp:18723 [423]  (0.746 ns)

 <State 88>: 1.96ns
The critical path consists of the following:
	'load' operation ('data_split_V_load_2', ./dut.cpp:18750) on array 'data_split.V', ./dut.cpp:18723 [423]  (0.746 ns)
	fifo write on port 'fifo_C_PE_0_7_x1136' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [424]  (1.22 ns)

 <State 89>: 0.746ns
The critical path consists of the following:
	'load' operation ('data_split_V_load_3', ./dut.cpp:18750) on array 'data_split.V', ./dut.cpp:18723 [427]  (0.746 ns)

 <State 90>: 1.96ns
The critical path consists of the following:
	'load' operation ('data_split_V_load_3', ./dut.cpp:18750) on array 'data_split.V', ./dut.cpp:18723 [427]  (0.746 ns)
	fifo write on port 'fifo_C_PE_0_7_x1136' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [428]  (1.22 ns)

 <State 91>: 0.746ns
The critical path consists of the following:
	'load' operation ('data_split_V_load_4', ./dut.cpp:18750) on array 'data_split.V', ./dut.cpp:18723 [431]  (0.746 ns)

 <State 92>: 1.96ns
The critical path consists of the following:
	'load' operation ('data_split_V_load_4', ./dut.cpp:18750) on array 'data_split.V', ./dut.cpp:18723 [431]  (0.746 ns)
	fifo write on port 'fifo_C_PE_0_7_x1136' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [432]  (1.22 ns)

 <State 93>: 0.746ns
The critical path consists of the following:
	'load' operation ('data_split_V_load_5', ./dut.cpp:18750) on array 'data_split.V', ./dut.cpp:18723 [435]  (0.746 ns)

 <State 94>: 1.96ns
The critical path consists of the following:
	'load' operation ('data_split_V_load_5', ./dut.cpp:18750) on array 'data_split.V', ./dut.cpp:18723 [435]  (0.746 ns)
	fifo write on port 'fifo_C_PE_0_7_x1136' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [436]  (1.22 ns)

 <State 95>: 0.746ns
The critical path consists of the following:
	'load' operation ('data_split_V_load_6', ./dut.cpp:18750) on array 'data_split.V', ./dut.cpp:18723 [439]  (0.746 ns)

 <State 96>: 1.96ns
The critical path consists of the following:
	'load' operation ('data_split_V_load_6', ./dut.cpp:18750) on array 'data_split.V', ./dut.cpp:18723 [439]  (0.746 ns)
	fifo write on port 'fifo_C_PE_0_7_x1136' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [440]  (1.22 ns)

 <State 97>: 0.746ns
The critical path consists of the following:
	'load' operation ('data_split_V_load_7', ./dut.cpp:18750) on array 'data_split.V', ./dut.cpp:18723 [443]  (0.746 ns)

 <State 98>: 1.96ns
The critical path consists of the following:
	'load' operation ('data_split_V_load_7', ./dut.cpp:18750) on array 'data_split.V', ./dut.cpp:18723 [443]  (0.746 ns)
	fifo write on port 'fifo_C_PE_0_7_x1136' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [444]  (1.22 ns)

 <State 99>: 0.746ns
The critical path consists of the following:
	'load' operation ('data_split_V_load_8', ./dut.cpp:18750) on array 'data_split.V', ./dut.cpp:18723 [447]  (0.746 ns)

 <State 100>: 1.96ns
The critical path consists of the following:
	'load' operation ('data_split_V_load_8', ./dut.cpp:18750) on array 'data_split.V', ./dut.cpp:18723 [447]  (0.746 ns)
	fifo write on port 'fifo_C_PE_0_7_x1136' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [448]  (1.22 ns)

 <State 101>: 0.746ns
The critical path consists of the following:
	'load' operation ('data_split_V_load_9', ./dut.cpp:18750) on array 'data_split.V', ./dut.cpp:18723 [451]  (0.746 ns)

 <State 102>: 1.96ns
The critical path consists of the following:
	'load' operation ('data_split_V_load_9', ./dut.cpp:18750) on array 'data_split.V', ./dut.cpp:18723 [451]  (0.746 ns)
	fifo write on port 'fifo_C_PE_0_7_x1136' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [452]  (1.22 ns)

 <State 103>: 0.746ns
The critical path consists of the following:
	'load' operation ('data_split_V_load_10', ./dut.cpp:18750) on array 'data_split.V', ./dut.cpp:18723 [455]  (0.746 ns)

 <State 104>: 1.96ns
The critical path consists of the following:
	'load' operation ('data_split_V_load_10', ./dut.cpp:18750) on array 'data_split.V', ./dut.cpp:18723 [455]  (0.746 ns)
	fifo write on port 'fifo_C_PE_0_7_x1136' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [456]  (1.22 ns)

 <State 105>: 0.746ns
The critical path consists of the following:
	'load' operation ('data_split_V_load_11', ./dut.cpp:18750) on array 'data_split.V', ./dut.cpp:18723 [459]  (0.746 ns)

 <State 106>: 1.96ns
The critical path consists of the following:
	'load' operation ('data_split_V_load_11', ./dut.cpp:18750) on array 'data_split.V', ./dut.cpp:18723 [459]  (0.746 ns)
	fifo write on port 'fifo_C_PE_0_7_x1136' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [460]  (1.22 ns)

 <State 107>: 0.746ns
The critical path consists of the following:
	'load' operation ('data_split_V_load_12', ./dut.cpp:18750) on array 'data_split.V', ./dut.cpp:18723 [463]  (0.746 ns)

 <State 108>: 1.96ns
The critical path consists of the following:
	'load' operation ('data_split_V_load_12', ./dut.cpp:18750) on array 'data_split.V', ./dut.cpp:18723 [463]  (0.746 ns)
	fifo write on port 'fifo_C_PE_0_7_x1136' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [464]  (1.22 ns)

 <State 109>: 0.746ns
The critical path consists of the following:
	'load' operation ('data_split_V_load_13', ./dut.cpp:18750) on array 'data_split.V', ./dut.cpp:18723 [467]  (0.746 ns)

 <State 110>: 1.96ns
The critical path consists of the following:
	'load' operation ('data_split_V_load_13', ./dut.cpp:18750) on array 'data_split.V', ./dut.cpp:18723 [467]  (0.746 ns)
	fifo write on port 'fifo_C_PE_0_7_x1136' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [468]  (1.22 ns)

 <State 111>: 0.746ns
The critical path consists of the following:
	'load' operation ('data_split_V_load_14', ./dut.cpp:18750) on array 'data_split.V', ./dut.cpp:18723 [471]  (0.746 ns)

 <State 112>: 1.96ns
The critical path consists of the following:
	'load' operation ('data_split_V_load_14', ./dut.cpp:18750) on array 'data_split.V', ./dut.cpp:18723 [471]  (0.746 ns)
	fifo write on port 'fifo_C_PE_0_7_x1136' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [472]  (1.22 ns)

 <State 113>: 0.746ns
The critical path consists of the following:
	'load' operation ('data_split_V_load_15', ./dut.cpp:18750) on array 'data_split.V', ./dut.cpp:18723 [475]  (0.746 ns)

 <State 114>: 1.96ns
The critical path consists of the following:
	'load' operation ('data_split_V_load_15', ./dut.cpp:18750) on array 'data_split.V', ./dut.cpp:18723 [475]  (0.746 ns)
	fifo write on port 'fifo_C_PE_0_7_x1136' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [476]  (1.22 ns)

 <State 115>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
