

================================================================
== Vivado HLS Report for 'conv_2'
================================================================
* Date:           Mon Jul 10 16:58:24 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        cnn
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.440 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  20328265|  20328265| 0.203 sec | 0.203 sec |  20328265|  20328265|   none  |
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+----------+----------+----------+-----------+-----------+------+----------+
        |                         |   Latency (cycles)  | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+----------+----------+----------+-----------+-----------+------+----------+
        |- Row_Loop               |  20328264|  20328264|   1848024|          -|          -|    11|    no    |
        | + Col_Loop              |   1848022|   1848022|    168002|          -|          -|    11|    no    |
        |  ++ Filter2_Loop        |    168000|    168000|      2625|          -|          -|    64|    no    |
        |   +++ W_Row_Loop        |      2616|      2616|       872|          -|          -|     3|    no    |
        |    ++++ W_Col_Loop      |       870|       870|       290|          -|          -|     3|    no    |
        |     +++++ Filter1_Loop  |       288|       288|         9|          -|          -|    32|    no    |
        +-------------------------+----------+----------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      0|       0|     393|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      5|     421|     418|    -|
|Memory           |       65|      -|       0|       0|    -|
|Multiplexer      |        -|      -|       -|     229|    -|
|Register         |        -|      -|     403|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |       65|      5|     824|    1040|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2060|   2800|  607200|  303600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        3|   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |cnn_fadd_32ns_32ncud_U14  |cnn_fadd_32ns_32ncud  |        0|      2|  227|  214|    0|
    |cnn_fcmp_32ns_32neOg_U16  |cnn_fcmp_32ns_32neOg  |        0|      0|   66|   66|    0|
    |cnn_fmul_32ns_32ndEe_U15  |cnn_fmul_32ns_32ndEe  |        0|      3|  128|  138|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|      5|  421|  418|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +------------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |      Memory      |        Module        | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +------------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |conv_2_bias_U     |conv_2_conv_2_bias    |        1|  0|   0|    0|     64|   32|     1|         2048|
    |conv_2_weights_U  |conv_2_conv_2_weifYi  |       64|  0|   0|    0|  18432|   32|     1|       589824|
    +------------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total             |                      |       65|  0|   0|    0|  18496|   64|     2|       591872|
    +------------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |mul_ln25_fu_410_p2     |     *    |      0|  0|  13|           4|           4|
    |add_ln25_1_fu_453_p2   |     +    |      0|  0|  13|           4|           4|
    |add_ln25_2_fu_436_p2   |     +    |      0|  0|  15|           6|           6|
    |add_ln25_3_fu_463_p2   |     +    |      0|  0|  15|           8|           8|
    |add_ln25_4_fu_500_p2   |     +    |      0|  0|  17|          10|          10|
    |add_ln25_5_fu_513_p2   |     +    |      0|  0|  23|          16|          16|
    |add_ln25_6_fu_523_p2   |     +    |      0|  0|  21|          14|          14|
    |add_ln25_fu_400_p2     |     +    |      0|  0|  13|           4|           4|
    |add_ln33_1_fu_348_p2   |     +    |      0|  0|  21|          14|          14|
    |add_ln33_fu_306_p2     |     +    |      0|  0|  15|           7|           7|
    |add_ln7_fu_272_p2      |     +    |      0|  0|  15|           7|           4|
    |c_fu_296_p2            |     +    |      0|  0|  13|           4|           1|
    |ch_fu_486_p2           |     +    |      0|  0|  15|           6|           1|
    |f_fu_330_p2            |     +    |      0|  0|  15|           7|           1|
    |r_fu_284_p2            |     +    |      0|  0|  13|           4|           1|
    |wc_fu_426_p2           |     +    |      0|  0|  10|           2|           1|
    |wr_fu_368_p2           |     +    |      0|  0|  10|           2|           1|
    |sub_ln25_fu_390_p2     |     -    |      0|  0|  15|           5|           5|
    |and_ln32_fu_568_p2     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln10_fu_290_p2    |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln13_fu_324_p2    |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln17_fu_362_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln20_fu_420_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln23_fu_480_p2    |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln32_1_fu_556_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln32_fu_550_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln7_fu_278_p2     |   icmp   |      0|  0|   9|           4|           4|
    |or_ln32_fu_562_p2      |    or    |      0|  0|   2|           1|           1|
    |conv_out_d0            |  select  |      0|  0|  32|           1|          32|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 393|         183|         166|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+-----+-----------+-----+-----------+
    |       Name      | LUT | Input Size| Bits| Total Bits|
    +-----------------+-----+-----------+-----+-----------+
    |ap_NS_fsm        |  109|         23|    1|         23|
    |c_0_reg_165      |    9|          2|    4|          8|
    |ch_0_reg_246     |    9|          2|    6|         12|
    |f_0_reg_177      |    9|          2|    7|         14|
    |grp_fu_257_p0    |   15|          3|   32|         96|
    |grp_fu_257_p1    |   15|          3|   32|         96|
    |phi_mul_reg_153  |    9|          2|    7|         14|
    |r_0_reg_141      |    9|          2|    4|          8|
    |w_sum_0_reg_199  |    9|          2|   32|         64|
    |w_sum_1_reg_211  |    9|          2|   32|         64|
    |w_sum_2_reg_234  |    9|          2|   32|         64|
    |wc_0_reg_223     |    9|          2|    2|          4|
    |wr_0_reg_188     |    9|          2|    2|          4|
    +-----------------+-----+-----------+-----+-----------+
    |Total            |  229|         49|  193|        471|
    +-----------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln7_reg_582              |   7|   0|    7|          0|
    |ap_CS_fsm                    |  22|   0|   22|          0|
    |c_0_reg_165                  |   4|   0|    4|          0|
    |c_reg_598                    |   4|   0|    4|          0|
    |ch_0_reg_246                 |   6|   0|    6|          0|
    |ch_reg_675                   |   6|   0|    6|          0|
    |conv_2_bias_load_reg_710     |  32|   0|   32|          0|
    |conv_2_weights_load_reg_690  |  32|   0|   32|          0|
    |conv_out_addr_reg_626        |  13|   0|   13|          0|
    |f_0_reg_177                  |   7|   0|    7|          0|
    |f_reg_611                    |   7|   0|    7|          0|
    |input_load_reg_695           |  32|   0|   32|          0|
    |mul_ln25_reg_644             |   8|   0|    8|          0|
    |phi_mul_reg_153              |   7|   0|    7|          0|
    |r_0_reg_141                  |   4|   0|    4|          0|
    |r_reg_590                    |   4|   0|    4|          0|
    |sext_ln25_reg_639            |   6|   0|    6|          0|
    |tmp_5_reg_700                |  32|   0|   32|          0|
    |tmp_9_reg_662                |   5|   0|   10|          5|
    |w_sum_0_reg_199              |  32|   0|   32|          0|
    |w_sum_1_reg_211              |  32|   0|   32|          0|
    |w_sum_2_reg_234              |  32|   0|   32|          0|
    |w_sum_reg_715                |  32|   0|   32|          0|
    |wc_0_reg_223                 |   2|   0|    2|          0|
    |wc_reg_657                   |   2|   0|    2|          0|
    |wr_0_reg_188                 |   2|   0|    2|          0|
    |wr_reg_634                   |   2|   0|    2|          0|
    |zext_ln13_reg_603            |   7|   0|   14|          7|
    |zext_ln23_reg_667            |   8|   0|   14|          6|
    |zext_ln25_reg_616            |   7|   0|   64|         57|
    |zext_ln33_1_reg_621          |   7|   0|   16|          9|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 403|   0|  487|         84|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |    conv_2    | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |    conv_2    | return value |
|ap_start           |  in |    1| ap_ctrl_hs |    conv_2    | return value |
|ap_done            | out |    1| ap_ctrl_hs |    conv_2    | return value |
|ap_idle            | out |    1| ap_ctrl_hs |    conv_2    | return value |
|ap_ready           | out |    1| ap_ctrl_hs |    conv_2    | return value |
|input_r_address0   | out |   13|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |   32|  ap_memory |    input_r   |     array    |
|conv_out_address0  | out |   13|  ap_memory |   conv_out   |     array    |
|conv_out_ce0       | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_we0       | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_d0        | out |   32|  ap_memory |   conv_out   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 16 6 
6 --> 7 5 
7 --> 8 6 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 7 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.18>
ST_1 : Operation 23 [1/1] (1.18ns)   --->   "br label %1" [conv_2.cpp:7]   --->   Operation 23 'br' <Predicate = true> <Delay = 1.18>

State 2 <SV = 1> <Delay = 1.38>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%r_0 = phi i4 [ 0, %0 ], [ %r, %Row_Loop_end ]"   --->   Operation 24 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%phi_mul = phi i7 [ 0, %0 ], [ %add_ln7, %Row_Loop_end ]" [conv_2.cpp:7]   --->   Operation 25 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.38ns)   --->   "%add_ln7 = add i7 %phi_mul, 11" [conv_2.cpp:7]   --->   Operation 26 'add' 'add_ln7' <Predicate = true> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.12ns)   --->   "%icmp_ln7 = icmp eq i4 %r_0, -5" [conv_2.cpp:7]   --->   Operation 27 'icmp' 'icmp_ln7' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11)"   --->   Operation 28 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.36ns)   --->   "%r = add i4 %r_0, 1" [conv_2.cpp:7]   --->   Operation 29 'add' 'r' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %icmp_ln7, label %8, label %Row_Loop_begin" [conv_2.cpp:7]   --->   Operation 30 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str6) nounwind" [conv_2.cpp:8]   --->   Operation 31 'specloopname' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str6)" [conv_2.cpp:8]   --->   Operation 32 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.18ns)   --->   "br label %2" [conv_2.cpp:10]   --->   Operation 33 'br' <Predicate = (!icmp_ln7)> <Delay = 1.18>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "ret void" [conv_2.cpp:40]   --->   Operation 34 'ret' <Predicate = (icmp_ln7)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.38>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%c_0 = phi i4 [ 0, %Row_Loop_begin ], [ %c, %Col_Loop_end ]"   --->   Operation 35 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.12ns)   --->   "%icmp_ln10 = icmp eq i4 %c_0, -5" [conv_2.cpp:10]   --->   Operation 36 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11)"   --->   Operation 37 'speclooptripcount' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.36ns)   --->   "%c = add i4 %c_0, 1" [conv_2.cpp:10]   --->   Operation 38 'add' 'c' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %Row_Loop_end, label %Col_Loop_begin" [conv_2.cpp:10]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str17) nounwind" [conv_2.cpp:11]   --->   Operation 40 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str17)" [conv_2.cpp:11]   --->   Operation 41 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i4 %c_0 to i7" [conv_2.cpp:33]   --->   Operation 42 'zext' 'zext_ln33' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.38ns)   --->   "%add_ln33 = add i7 %phi_mul, %zext_ln33" [conv_2.cpp:33]   --->   Operation 43 'add' 'add_ln33' <Predicate = (!icmp_ln10)> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_7 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %add_ln33, i6 0)" [conv_2.cpp:13]   --->   Operation 44 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i13 %tmp_7 to i14" [conv_2.cpp:13]   --->   Operation 45 'zext' 'zext_ln13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (1.18ns)   --->   "br label %3" [conv_2.cpp:13]   --->   Operation 46 'br' <Predicate = (!icmp_ln10)> <Delay = 1.18>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str6, i32 %tmp_s)" [conv_2.cpp:39]   --->   Operation 47 'specregionend' 'empty_39' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "br label %1" [conv_2.cpp:7]   --->   Operation 48 'br' <Predicate = (icmp_ln10)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.51>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%f_0 = phi i7 [ 0, %Col_Loop_begin ], [ %f, %Filter2_Loop_end ]"   --->   Operation 49 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (1.12ns)   --->   "%icmp_ln13 = icmp eq i7 %f_0, -64" [conv_2.cpp:13]   --->   Operation 50 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 51 'speclooptripcount' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (1.38ns)   --->   "%f = add i7 %f_0, 1" [conv_2.cpp:13]   --->   Operation 52 'add' 'f' <Predicate = true> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13, label %Col_Loop_end, label %Filter2_Loop_begin" [conv_2.cpp:13]   --->   Operation 53 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str28) nounwind" [conv_2.cpp:14]   --->   Operation 54 'specloopname' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str28)" [conv_2.cpp:14]   --->   Operation 55 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i7 %f_0 to i64" [conv_2.cpp:25]   --->   Operation 56 'zext' 'zext_ln25' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln33_1 = zext i7 %f_0 to i16" [conv_2.cpp:33]   --->   Operation 57 'zext' 'zext_ln33_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln33_2 = zext i7 %f_0 to i14" [conv_2.cpp:33]   --->   Operation 58 'zext' 'zext_ln33_2' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (1.51ns)   --->   "%add_ln33_1 = add i14 %zext_ln13, %zext_ln33_2" [conv_2.cpp:33]   --->   Operation 59 'add' 'add_ln33_1' <Predicate = (!icmp_ln13)> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln33_3 = zext i14 %add_ln33_1 to i64" [conv_2.cpp:33]   --->   Operation 60 'zext' 'zext_ln33_3' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%conv_out_addr = getelementptr [7744 x float]* %conv_out, i64 0, i64 %zext_ln33_3" [conv_2.cpp:33]   --->   Operation 61 'getelementptr' 'conv_out_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (1.18ns)   --->   "br label %4" [conv_2.cpp:17]   --->   Operation 62 'br' <Predicate = (!icmp_ln13)> <Delay = 1.18>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str17, i32 %tmp_1)" [conv_2.cpp:38]   --->   Operation 63 'specregionend' 'empty_38' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "br label %2" [conv_2.cpp:10]   --->   Operation 64 'br' <Predicate = (icmp_ln13)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.89>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%wr_0 = phi i2 [ 0, %Filter2_Loop_begin ], [ %wr, %W_Row_Loop_end ]"   --->   Operation 65 'phi' 'wr_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%w_sum_0 = phi float [ 0.000000e+00, %Filter2_Loop_begin ], [ %w_sum_1, %W_Row_Loop_end ]" [conv_2.cpp:25]   --->   Operation 66 'phi' 'w_sum_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i2 %wr_0 to i4" [conv_2.cpp:17]   --->   Operation 67 'zext' 'zext_ln17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.61ns)   --->   "%icmp_ln17 = icmp eq i2 %wr_0, -1" [conv_2.cpp:17]   --->   Operation 68 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 69 'speclooptripcount' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (1.00ns)   --->   "%wr = add i2 %wr_0, 1" [conv_2.cpp:17]   --->   Operation 70 'add' 'wr' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "br i1 %icmp_ln17, label %Filter2_Loop_end, label %W_Row_Loop_begin" [conv_2.cpp:17]   --->   Operation 71 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str39) nounwind" [conv_2.cpp:18]   --->   Operation 72 'specloopname' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str39)" [conv_2.cpp:18]   --->   Operation 73 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln25_1 = zext i2 %wr_0 to i5" [conv_2.cpp:25]   --->   Operation 74 'zext' 'zext_ln25_1' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_8 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0, i2 0)" [conv_2.cpp:25]   --->   Operation 75 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln25_2 = zext i4 %tmp_8 to i5" [conv_2.cpp:25]   --->   Operation 76 'zext' 'zext_ln25_2' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (1.36ns)   --->   "%sub_ln25 = sub i5 %zext_ln25_2, %zext_ln25_1" [conv_2.cpp:25]   --->   Operation 77 'sub' 'sub_ln25' <Predicate = (!icmp_ln17)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln25 = sext i5 %sub_ln25 to i6" [conv_2.cpp:25]   --->   Operation 78 'sext' 'sext_ln25' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (1.36ns)   --->   "%add_ln25 = add i4 %zext_ln17, %r_0" [conv_2.cpp:25]   --->   Operation 79 'add' 'add_ln25' <Predicate = (!icmp_ln17)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln25_3 = zext i4 %add_ln25 to i8" [conv_2.cpp:25]   --->   Operation 80 'zext' 'zext_ln25_3' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (2.53ns)   --->   "%mul_ln25 = mul i8 %zext_ln25_3, 13" [conv_2.cpp:25]   --->   Operation 81 'mul' 'mul_ln25' <Predicate = (!icmp_ln17)> <Delay = 2.53> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (1.18ns)   --->   "br label %5" [conv_2.cpp:20]   --->   Operation 82 'br' <Predicate = (!icmp_ln17)> <Delay = 1.18>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%conv_2_bias_addr = getelementptr inbounds [64 x float]* @conv_2_bias, i64 0, i64 %zext_ln25" [conv_2.cpp:29]   --->   Operation 83 'getelementptr' 'conv_2_bias_addr' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_5 : Operation 84 [2/2] (2.66ns)   --->   "%conv_2_bias_load = load float* %conv_2_bias_addr, align 4" [conv_2.cpp:29]   --->   Operation 84 'load' 'conv_2_bias_load' <Predicate = (icmp_ln17)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 6 <SV = 5> <Delay = 2.75>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%w_sum_1 = phi float [ %w_sum_0, %W_Row_Loop_begin ], [ %w_sum_2, %W_Col_Loop_end ]" [conv_2.cpp:25]   --->   Operation 85 'phi' 'w_sum_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%wc_0 = phi i2 [ 0, %W_Row_Loop_begin ], [ %wc, %W_Col_Loop_end ]"   --->   Operation 86 'phi' 'wc_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i2 %wc_0 to i4" [conv_2.cpp:20]   --->   Operation 87 'zext' 'zext_ln20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.61ns)   --->   "%icmp_ln20 = icmp eq i2 %wc_0, -1" [conv_2.cpp:20]   --->   Operation 88 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 89 'speclooptripcount' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (1.00ns)   --->   "%wc = add i2 %wc_0, 1" [conv_2.cpp:20]   --->   Operation 90 'add' 'wc' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20, label %W_Row_Loop_end, label %W_Col_Loop_begin" [conv_2.cpp:20]   --->   Operation 91 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str410) nounwind" [conv_2.cpp:21]   --->   Operation 92 'specloopname' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str410)" [conv_2.cpp:21]   --->   Operation 93 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln25_4 = zext i2 %wc_0 to i6" [conv_2.cpp:25]   --->   Operation 94 'zext' 'zext_ln25_4' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (1.36ns)   --->   "%add_ln25_2 = add i6 %sext_ln25, %zext_ln25_4" [conv_2.cpp:25]   --->   Operation 95 'add' 'add_ln25_2' <Predicate = (!icmp_ln20)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln25 = trunc i6 %add_ln25_2 to i5" [conv_2.cpp:25]   --->   Operation 96 'trunc' 'trunc_ln25' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_9 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %trunc_ln25, i5 0)" [conv_2.cpp:25]   --->   Operation 97 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (1.36ns)   --->   "%add_ln25_1 = add i4 %zext_ln20, %c_0" [conv_2.cpp:25]   --->   Operation 98 'add' 'add_ln25_1' <Predicate = (!icmp_ln20)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln25_6 = zext i4 %add_ln25_1 to i8" [conv_2.cpp:25]   --->   Operation 99 'zext' 'zext_ln25_6' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (1.39ns)   --->   "%add_ln25_3 = add i8 %mul_ln25, %zext_ln25_6" [conv_2.cpp:25]   --->   Operation 100 'add' 'add_ln25_3' <Predicate = (!icmp_ln20)> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_10 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %add_ln25_3, i5 0)" [conv_2.cpp:23]   --->   Operation 101 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i13 %tmp_10 to i14" [conv_2.cpp:23]   --->   Operation 102 'zext' 'zext_ln23' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (1.18ns)   --->   "br label %6" [conv_2.cpp:23]   --->   Operation 103 'br' <Predicate = (!icmp_ln20)> <Delay = 1.18>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str39, i32 %tmp_3)" [conv_2.cpp:28]   --->   Operation 104 'specregionend' 'empty_36' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "br label %4" [conv_2.cpp:17]   --->   Operation 105 'br' <Predicate = (icmp_ln20)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 5.69>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%w_sum_2 = phi float [ %w_sum_1, %W_Col_Loop_begin ], [ %w_sum_3, %7 ]"   --->   Operation 106 'phi' 'w_sum_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%ch_0 = phi i6 [ 0, %W_Col_Loop_begin ], [ %ch, %7 ]"   --->   Operation 107 'phi' 'ch_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (1.12ns)   --->   "%icmp_ln23 = icmp eq i6 %ch_0, -32" [conv_2.cpp:23]   --->   Operation 108 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 109 'speclooptripcount' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (1.37ns)   --->   "%ch = add i6 %ch_0, 1" [conv_2.cpp:23]   --->   Operation 110 'add' 'ch' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23, label %W_Col_Loop_end, label %7" [conv_2.cpp:23]   --->   Operation 111 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln25_5 = zext i6 %ch_0 to i10" [conv_2.cpp:25]   --->   Operation 112 'zext' 'zext_ln25_5' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln25_7 = zext i6 %ch_0 to i14" [conv_2.cpp:25]   --->   Operation 113 'zext' 'zext_ln25_7' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (1.44ns)   --->   "%add_ln25_4 = add i10 %zext_ln25_5, %tmp_9" [conv_2.cpp:25]   --->   Operation 114 'add' 'add_ln25_4' <Predicate = (!icmp_ln23)> <Delay = 1.44> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_29_cast = call i16 @_ssdm_op_BitConcatenate.i16.i10.i6(i10 %add_ln25_4, i6 0)" [conv_2.cpp:25]   --->   Operation 115 'bitconcatenate' 'tmp_29_cast' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (1.58ns)   --->   "%add_ln25_5 = add i16 %zext_ln33_1, %tmp_29_cast" [conv_2.cpp:25]   --->   Operation 116 'add' 'add_ln25_5' <Predicate = (!icmp_ln23)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln25_8 = zext i16 %add_ln25_5 to i64" [conv_2.cpp:25]   --->   Operation 117 'zext' 'zext_ln25_8' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%conv_2_weights_addr = getelementptr [18432 x float]* @conv_2_weights, i64 0, i64 %zext_ln25_8" [conv_2.cpp:25]   --->   Operation 118 'getelementptr' 'conv_2_weights_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (1.51ns)   --->   "%add_ln25_6 = add i14 %zext_ln25_7, %zext_ln23" [conv_2.cpp:25]   --->   Operation 119 'add' 'add_ln25_6' <Predicate = (!icmp_ln23)> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln25_9 = zext i14 %add_ln25_6 to i64" [conv_2.cpp:25]   --->   Operation 120 'zext' 'zext_ln25_9' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [5408 x float]* %input_r, i64 0, i64 %zext_ln25_9" [conv_2.cpp:25]   --->   Operation 121 'getelementptr' 'input_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 122 [2/2] (2.66ns)   --->   "%conv_2_weights_load = load float* %conv_2_weights_addr, align 4" [conv_2.cpp:25]   --->   Operation 122 'load' 'conv_2_weights_load' <Predicate = (!icmp_ln23)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_7 : Operation 123 [2/2] (2.66ns)   --->   "%input_load = load float* %input_addr, align 4" [conv_2.cpp:25]   --->   Operation 123 'load' 'input_load' <Predicate = (!icmp_ln23)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str410, i32 %tmp_4)" [conv_2.cpp:27]   --->   Operation 124 'specregionend' 'empty_35' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "br label %5" [conv_2.cpp:20]   --->   Operation 125 'br' <Predicate = (icmp_ln23)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.66>
ST_8 : Operation 126 [1/2] (2.66ns)   --->   "%conv_2_weights_load = load float* %conv_2_weights_addr, align 4" [conv_2.cpp:25]   --->   Operation 126 'load' 'conv_2_weights_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_8 : Operation 127 [1/2] (2.66ns)   --->   "%input_load = load float* %input_addr, align 4" [conv_2.cpp:25]   --->   Operation 127 'load' 'input_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>

State 9 <SV = 8> <Delay = 8.44>
ST_9 : Operation 128 [3/3] (8.44ns)   --->   "%tmp_5 = fmul float %conv_2_weights_load, %input_load" [conv_2.cpp:25]   --->   Operation 128 'fmul' 'tmp_5' <Predicate = true> <Delay = 8.44> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.44> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 8.44>
ST_10 : Operation 129 [2/3] (8.44ns)   --->   "%tmp_5 = fmul float %conv_2_weights_load, %input_load" [conv_2.cpp:25]   --->   Operation 129 'fmul' 'tmp_5' <Predicate = true> <Delay = 8.44> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.44> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 8.44>
ST_11 : Operation 130 [1/3] (8.44ns)   --->   "%tmp_5 = fmul float %conv_2_weights_load, %input_load" [conv_2.cpp:25]   --->   Operation 130 'fmul' 'tmp_5' <Predicate = true> <Delay = 8.44> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.44> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 8.21>
ST_12 : Operation 131 [4/4] (8.21ns)   --->   "%w_sum_3 = fadd float %w_sum_2, %tmp_5" [conv_2.cpp:25]   --->   Operation 131 'fadd' 'w_sum_3' <Predicate = true> <Delay = 8.21> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 8.21>
ST_13 : Operation 132 [3/4] (8.21ns)   --->   "%w_sum_3 = fadd float %w_sum_2, %tmp_5" [conv_2.cpp:25]   --->   Operation 132 'fadd' 'w_sum_3' <Predicate = true> <Delay = 8.21> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 8.21>
ST_14 : Operation 133 [2/4] (8.21ns)   --->   "%w_sum_3 = fadd float %w_sum_2, %tmp_5" [conv_2.cpp:25]   --->   Operation 133 'fadd' 'w_sum_3' <Predicate = true> <Delay = 8.21> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 8.21>
ST_15 : Operation 134 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str511) nounwind" [conv_2.cpp:24]   --->   Operation 134 'specloopname' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 135 [1/4] (8.21ns)   --->   "%w_sum_3 = fadd float %w_sum_2, %tmp_5" [conv_2.cpp:25]   --->   Operation 135 'fadd' 'w_sum_3' <Predicate = true> <Delay = 8.21> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 136 [1/1] (0.00ns)   --->   "br label %6" [conv_2.cpp:23]   --->   Operation 136 'br' <Predicate = true> <Delay = 0.00>

State 16 <SV = 5> <Delay = 2.66>
ST_16 : Operation 137 [1/2] (2.66ns)   --->   "%conv_2_bias_load = load float* %conv_2_bias_addr, align 4" [conv_2.cpp:29]   --->   Operation 137 'load' 'conv_2_bias_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 17 <SV = 6> <Delay = 8.21>
ST_17 : Operation 138 [4/4] (8.21ns)   --->   "%w_sum = fadd float %w_sum_0, %conv_2_bias_load" [conv_2.cpp:29]   --->   Operation 138 'fadd' 'w_sum' <Predicate = true> <Delay = 8.21> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 7> <Delay = 8.21>
ST_18 : Operation 139 [3/4] (8.21ns)   --->   "%w_sum = fadd float %w_sum_0, %conv_2_bias_load" [conv_2.cpp:29]   --->   Operation 139 'fadd' 'w_sum' <Predicate = true> <Delay = 8.21> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 8> <Delay = 8.21>
ST_19 : Operation 140 [2/4] (8.21ns)   --->   "%w_sum = fadd float %w_sum_0, %conv_2_bias_load" [conv_2.cpp:29]   --->   Operation 140 'fadd' 'w_sum' <Predicate = true> <Delay = 8.21> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 9> <Delay = 8.21>
ST_20 : Operation 141 [1/4] (8.21ns)   --->   "%w_sum = fadd float %w_sum_0, %conv_2_bias_load" [conv_2.cpp:29]   --->   Operation 141 'fadd' 'w_sum' <Predicate = true> <Delay = 8.21> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 10> <Delay = 3.78>
ST_21 : Operation 142 [2/2] (3.78ns)   --->   "%tmp_6 = fcmp ogt float %w_sum, 0.000000e+00" [conv_2.cpp:32]   --->   Operation 142 'fcmp' 'tmp_6' <Predicate = true> <Delay = 3.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 11> <Delay = 7.06>
ST_22 : Operation 143 [1/1] (0.00ns)   --->   "%bitcast_ln32 = bitcast float %w_sum to i32" [conv_2.cpp:32]   --->   Operation 143 'bitcast' 'bitcast_ln32' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 144 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln32, i32 23, i32 30)" [conv_2.cpp:32]   --->   Operation 144 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln32 = trunc i32 %bitcast_ln32 to i23" [conv_2.cpp:32]   --->   Operation 145 'trunc' 'trunc_ln32' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 146 [1/1] (1.12ns)   --->   "%icmp_ln32 = icmp ne i8 %tmp, -1" [conv_2.cpp:32]   --->   Operation 146 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 147 [1/1] (1.48ns)   --->   "%icmp_ln32_1 = icmp eq i23 %trunc_ln32, 0" [conv_2.cpp:32]   --->   Operation 147 'icmp' 'icmp_ln32_1' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node w_sum_4)   --->   "%or_ln32 = or i1 %icmp_ln32_1, %icmp_ln32" [conv_2.cpp:32]   --->   Operation 148 'or' 'or_ln32' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 149 [1/2] (3.78ns)   --->   "%tmp_6 = fcmp ogt float %w_sum, 0.000000e+00" [conv_2.cpp:32]   --->   Operation 149 'fcmp' 'tmp_6' <Predicate = true> <Delay = 3.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node w_sum_4)   --->   "%and_ln32 = and i1 %or_ln32, %tmp_6" [conv_2.cpp:32]   --->   Operation 150 'and' 'and_ln32' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 151 [1/1] (0.61ns) (out node of the LUT)   --->   "%w_sum_4 = select i1 %and_ln32, float %w_sum, float 0.000000e+00" [conv_2.cpp:32]   --->   Operation 151 'select' 'w_sum_4' <Predicate = true> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 152 [1/1] (2.66ns)   --->   "store float %w_sum_4, float* %conv_out_addr, align 4" [conv_2.cpp:33]   --->   Operation 152 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>
ST_22 : Operation 153 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str28, i32 %tmp_2)" [conv_2.cpp:37]   --->   Operation 153 'specregionend' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 154 [1/1] (0.00ns)   --->   "br label %3" [conv_2.cpp:13]   --->   Operation 154 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_2_weights]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_bias]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln7              (br               ) [ 01111111111111111111111]
r_0                 (phi              ) [ 00101111111111111111111]
phi_mul             (phi              ) [ 00111111111111111111111]
add_ln7             (add              ) [ 01111111111111111111111]
icmp_ln7            (icmp             ) [ 00111111111111111111111]
empty               (speclooptripcount) [ 00000000000000000000000]
r                   (add              ) [ 01111111111111111111111]
br_ln7              (br               ) [ 00000000000000000000000]
specloopname_ln8    (specloopname     ) [ 00000000000000000000000]
tmp_s               (specregionbegin  ) [ 00011111111111111111111]
br_ln10             (br               ) [ 00111111111111111111111]
ret_ln40            (ret              ) [ 00000000000000000000000]
c_0                 (phi              ) [ 00010111111111110000000]
icmp_ln10           (icmp             ) [ 00111111111111111111111]
empty_30            (speclooptripcount) [ 00000000000000000000000]
c                   (add              ) [ 00111111111111111111111]
br_ln10             (br               ) [ 00000000000000000000000]
specloopname_ln11   (specloopname     ) [ 00000000000000000000000]
tmp_1               (specregionbegin  ) [ 00001111111111111111111]
zext_ln33           (zext             ) [ 00000000000000000000000]
add_ln33            (add              ) [ 00000000000000000000000]
tmp_7               (bitconcatenate   ) [ 00000000000000000000000]
zext_ln13           (zext             ) [ 00001111111111111111111]
br_ln13             (br               ) [ 00111111111111111111111]
empty_39            (specregionend    ) [ 00000000000000000000000]
br_ln7              (br               ) [ 01111111111111111111111]
f_0                 (phi              ) [ 00001000000000000000000]
icmp_ln13           (icmp             ) [ 00111111111111111111111]
empty_31            (speclooptripcount) [ 00000000000000000000000]
f                   (add              ) [ 00111111111111111111111]
br_ln13             (br               ) [ 00000000000000000000000]
specloopname_ln14   (specloopname     ) [ 00000000000000000000000]
tmp_2               (specregionbegin  ) [ 00000111111111111111111]
zext_ln25           (zext             ) [ 00000111111111110000000]
zext_ln33_1         (zext             ) [ 00000111111111110000000]
zext_ln33_2         (zext             ) [ 00000000000000000000000]
add_ln33_1          (add              ) [ 00000000000000000000000]
zext_ln33_3         (zext             ) [ 00000000000000000000000]
conv_out_addr       (getelementptr    ) [ 00000111111111111111111]
br_ln17             (br               ) [ 00111111111111111111111]
empty_38            (specregionend    ) [ 00000000000000000000000]
br_ln10             (br               ) [ 00111111111111111111111]
wr_0                (phi              ) [ 00000100000000000000000]
w_sum_0             (phi              ) [ 00000111111111111111100]
zext_ln17           (zext             ) [ 00000000000000000000000]
icmp_ln17           (icmp             ) [ 00111111111111111111111]
empty_32            (speclooptripcount) [ 00000000000000000000000]
wr                  (add              ) [ 00111111111111111111111]
br_ln17             (br               ) [ 00000000000000000000000]
specloopname_ln18   (specloopname     ) [ 00000000000000000000000]
tmp_3               (specregionbegin  ) [ 00000011111111110000000]
zext_ln25_1         (zext             ) [ 00000000000000000000000]
tmp_8               (bitconcatenate   ) [ 00000000000000000000000]
zext_ln25_2         (zext             ) [ 00000000000000000000000]
sub_ln25            (sub              ) [ 00000000000000000000000]
sext_ln25           (sext             ) [ 00000011111111110000000]
add_ln25            (add              ) [ 00000000000000000000000]
zext_ln25_3         (zext             ) [ 00000000000000000000000]
mul_ln25            (mul              ) [ 00000011111111110000000]
br_ln20             (br               ) [ 00111111111111111111111]
conv_2_bias_addr    (getelementptr    ) [ 00000000000000001000000]
w_sum_1             (phi              ) [ 00111111111111111111111]
wc_0                (phi              ) [ 00000010000000000000000]
zext_ln20           (zext             ) [ 00000000000000000000000]
icmp_ln20           (icmp             ) [ 00111111111111111111111]
empty_33            (speclooptripcount) [ 00000000000000000000000]
wc                  (add              ) [ 00111111111111111111111]
br_ln20             (br               ) [ 00000000000000000000000]
specloopname_ln21   (specloopname     ) [ 00000000000000000000000]
tmp_4               (specregionbegin  ) [ 00000001111111110000000]
zext_ln25_4         (zext             ) [ 00000000000000000000000]
add_ln25_2          (add              ) [ 00000000000000000000000]
trunc_ln25          (trunc            ) [ 00000000000000000000000]
tmp_9               (bitconcatenate   ) [ 00000001111111110000000]
add_ln25_1          (add              ) [ 00000000000000000000000]
zext_ln25_6         (zext             ) [ 00000000000000000000000]
add_ln25_3          (add              ) [ 00000000000000000000000]
tmp_10              (bitconcatenate   ) [ 00000000000000000000000]
zext_ln23           (zext             ) [ 00000001111111110000000]
br_ln23             (br               ) [ 00111111111111111111111]
empty_36            (specregionend    ) [ 00000000000000000000000]
br_ln17             (br               ) [ 00111111111111111111111]
w_sum_2             (phi              ) [ 00111111111111111111111]
ch_0                (phi              ) [ 00000001000000000000000]
icmp_ln23           (icmp             ) [ 00111111111111111111111]
empty_34            (speclooptripcount) [ 00000000000000000000000]
ch                  (add              ) [ 00111111111111111111111]
br_ln23             (br               ) [ 00000000000000000000000]
zext_ln25_5         (zext             ) [ 00000000000000000000000]
zext_ln25_7         (zext             ) [ 00000000000000000000000]
add_ln25_4          (add              ) [ 00000000000000000000000]
tmp_29_cast         (bitconcatenate   ) [ 00000000000000000000000]
add_ln25_5          (add              ) [ 00000000000000000000000]
zext_ln25_8         (zext             ) [ 00000000000000000000000]
conv_2_weights_addr (getelementptr    ) [ 00000000100000000000000]
add_ln25_6          (add              ) [ 00000000000000000000000]
zext_ln25_9         (zext             ) [ 00000000000000000000000]
input_addr          (getelementptr    ) [ 00000000100000000000000]
empty_35            (specregionend    ) [ 00000000000000000000000]
br_ln20             (br               ) [ 00111111111111111111111]
conv_2_weights_load (load             ) [ 00000000011100000000000]
input_load          (load             ) [ 00000000011100000000000]
tmp_5               (fmul             ) [ 00000000000011110000000]
specloopname_ln24   (specloopname     ) [ 00000000000000000000000]
w_sum_3             (fadd             ) [ 00111111111111111111111]
br_ln23             (br               ) [ 00111111111111111111111]
conv_2_bias_load    (load             ) [ 00000000000000000111100]
w_sum               (fadd             ) [ 00000000000000000000011]
bitcast_ln32        (bitcast          ) [ 00000000000000000000000]
tmp                 (partselect       ) [ 00000000000000000000000]
trunc_ln32          (trunc            ) [ 00000000000000000000000]
icmp_ln32           (icmp             ) [ 00000000000000000000000]
icmp_ln32_1         (icmp             ) [ 00000000000000000000000]
or_ln32             (or               ) [ 00000000000000000000000]
tmp_6               (fcmp             ) [ 00000000000000000000000]
and_ln32            (and              ) [ 00000000000000000000000]
w_sum_4             (select           ) [ 00000000000000000000000]
store_ln33          (store            ) [ 00000000000000000000000]
empty_37            (specregionend    ) [ 00000000000000000000000]
br_ln13             (br               ) [ 00111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_2_weights">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_2_bias">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str17"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i7.i6"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str28"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str39"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str410"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i8.i5"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i10.i6"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str511"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="conv_out_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="14" slack="0"/>
<pin id="94" dir="1" index="3" bw="13" slack="8"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_addr/4 "/>
</bind>
</comp>

<comp id="97" class="1004" name="conv_2_bias_addr_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="7" slack="1"/>
<pin id="101" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_2_bias_addr/5 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_access_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="6" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="107" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_2_bias_load/5 "/>
</bind>
</comp>

<comp id="110" class="1004" name="conv_2_weights_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="16" slack="0"/>
<pin id="114" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_2_weights_addr/7 "/>
</bind>
</comp>

<comp id="117" class="1004" name="input_addr_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="14" slack="0"/>
<pin id="121" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/7 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_access_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="15" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_2_weights_load/7 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_access_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="13" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/7 "/>
</bind>
</comp>

<comp id="136" class="1004" name="store_ln33_access_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="13" slack="8"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/22 "/>
</bind>
</comp>

<comp id="141" class="1005" name="r_0_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="4" slack="1"/>
<pin id="143" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="145" class="1004" name="r_0_phi_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="1"/>
<pin id="147" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="4" slack="0"/>
<pin id="149" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="153" class="1005" name="phi_mul_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="7" slack="1"/>
<pin id="155" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="157" class="1004" name="phi_mul_phi_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="1"/>
<pin id="159" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="7" slack="0"/>
<pin id="161" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="165" class="1005" name="c_0_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="4" slack="1"/>
<pin id="167" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="169" class="1004" name="c_0_phi_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="1"/>
<pin id="171" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="4" slack="0"/>
<pin id="173" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/3 "/>
</bind>
</comp>

<comp id="177" class="1005" name="f_0_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="7" slack="1"/>
<pin id="179" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="181" class="1004" name="f_0_phi_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="1"/>
<pin id="183" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="184" dir="0" index="2" bw="7" slack="0"/>
<pin id="185" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/4 "/>
</bind>
</comp>

<comp id="188" class="1005" name="wr_0_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="2" slack="1"/>
<pin id="190" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wr_0 (phireg) "/>
</bind>
</comp>

<comp id="192" class="1004" name="wr_0_phi_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="1"/>
<pin id="194" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="2" slack="0"/>
<pin id="196" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wr_0/5 "/>
</bind>
</comp>

<comp id="199" class="1005" name="w_sum_0_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="1"/>
<pin id="201" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_0 (phireg) "/>
</bind>
</comp>

<comp id="203" class="1004" name="w_sum_0_phi_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="1"/>
<pin id="205" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="32" slack="1"/>
<pin id="207" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_0/5 "/>
</bind>
</comp>

<comp id="211" class="1005" name="w_sum_1_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="1"/>
<pin id="213" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_1 (phireg) "/>
</bind>
</comp>

<comp id="215" class="1004" name="w_sum_1_phi_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="1"/>
<pin id="217" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="218" dir="0" index="2" bw="32" slack="1"/>
<pin id="219" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_1/6 "/>
</bind>
</comp>

<comp id="223" class="1005" name="wc_0_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="2" slack="1"/>
<pin id="225" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wc_0 (phireg) "/>
</bind>
</comp>

<comp id="227" class="1004" name="wc_0_phi_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="1"/>
<pin id="229" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="230" dir="0" index="2" bw="2" slack="0"/>
<pin id="231" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="232" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wc_0/6 "/>
</bind>
</comp>

<comp id="234" class="1005" name="w_sum_2_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="1"/>
<pin id="236" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_2 (phireg) "/>
</bind>
</comp>

<comp id="238" class="1004" name="w_sum_2_phi_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="1"/>
<pin id="240" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="241" dir="0" index="2" bw="32" slack="1"/>
<pin id="242" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="243" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_2/7 "/>
</bind>
</comp>

<comp id="246" class="1005" name="ch_0_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="6" slack="1"/>
<pin id="248" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="ch_0 (phireg) "/>
</bind>
</comp>

<comp id="250" class="1004" name="ch_0_phi_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="1"/>
<pin id="252" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="253" dir="0" index="2" bw="6" slack="0"/>
<pin id="254" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="255" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ch_0/7 "/>
</bind>
</comp>

<comp id="257" class="1004" name="grp_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="2"/>
<pin id="259" dir="0" index="1" bw="32" slack="1"/>
<pin id="260" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="w_sum_3/12 w_sum/17 "/>
</bind>
</comp>

<comp id="263" class="1004" name="grp_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="1"/>
<pin id="265" dir="0" index="1" bw="32" slack="1"/>
<pin id="266" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_5/9 "/>
</bind>
</comp>

<comp id="267" class="1004" name="grp_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="1"/>
<pin id="269" dir="0" index="1" bw="32" slack="0"/>
<pin id="270" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_6/21 "/>
</bind>
</comp>

<comp id="272" class="1004" name="add_ln7_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="7" slack="0"/>
<pin id="274" dir="0" index="1" bw="5" slack="0"/>
<pin id="275" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln7/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="icmp_ln7_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="4" slack="0"/>
<pin id="280" dir="0" index="1" bw="4" slack="0"/>
<pin id="281" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="r_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="4" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="icmp_ln10_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="4" slack="0"/>
<pin id="292" dir="0" index="1" bw="4" slack="0"/>
<pin id="293" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/3 "/>
</bind>
</comp>

<comp id="296" class="1004" name="c_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="4" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="zext_ln33_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="4" slack="0"/>
<pin id="304" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33/3 "/>
</bind>
</comp>

<comp id="306" class="1004" name="add_ln33_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="7" slack="1"/>
<pin id="308" dir="0" index="1" bw="4" slack="0"/>
<pin id="309" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33/3 "/>
</bind>
</comp>

<comp id="312" class="1004" name="tmp_7_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="13" slack="0"/>
<pin id="314" dir="0" index="1" bw="7" slack="0"/>
<pin id="315" dir="0" index="2" bw="1" slack="0"/>
<pin id="316" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="320" class="1004" name="zext_ln13_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="13" slack="0"/>
<pin id="322" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/3 "/>
</bind>
</comp>

<comp id="324" class="1004" name="icmp_ln13_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="7" slack="0"/>
<pin id="326" dir="0" index="1" bw="7" slack="0"/>
<pin id="327" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/4 "/>
</bind>
</comp>

<comp id="330" class="1004" name="f_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="7" slack="0"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/4 "/>
</bind>
</comp>

<comp id="336" class="1004" name="zext_ln25_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="7" slack="0"/>
<pin id="338" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25/4 "/>
</bind>
</comp>

<comp id="340" class="1004" name="zext_ln33_1_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="7" slack="0"/>
<pin id="342" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_1/4 "/>
</bind>
</comp>

<comp id="344" class="1004" name="zext_ln33_2_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="7" slack="0"/>
<pin id="346" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_2/4 "/>
</bind>
</comp>

<comp id="348" class="1004" name="add_ln33_1_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="13" slack="1"/>
<pin id="350" dir="0" index="1" bw="7" slack="0"/>
<pin id="351" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33_1/4 "/>
</bind>
</comp>

<comp id="353" class="1004" name="zext_ln33_3_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="14" slack="0"/>
<pin id="355" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_3/4 "/>
</bind>
</comp>

<comp id="358" class="1004" name="zext_ln17_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="2" slack="0"/>
<pin id="360" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17/5 "/>
</bind>
</comp>

<comp id="362" class="1004" name="icmp_ln17_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="2" slack="0"/>
<pin id="364" dir="0" index="1" bw="2" slack="0"/>
<pin id="365" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17/5 "/>
</bind>
</comp>

<comp id="368" class="1004" name="wr_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="2" slack="0"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wr/5 "/>
</bind>
</comp>

<comp id="374" class="1004" name="zext_ln25_1_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="2" slack="0"/>
<pin id="376" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25_1/5 "/>
</bind>
</comp>

<comp id="378" class="1004" name="tmp_8_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="4" slack="0"/>
<pin id="380" dir="0" index="1" bw="2" slack="0"/>
<pin id="381" dir="0" index="2" bw="1" slack="0"/>
<pin id="382" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="386" class="1004" name="zext_ln25_2_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="4" slack="0"/>
<pin id="388" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25_2/5 "/>
</bind>
</comp>

<comp id="390" class="1004" name="sub_ln25_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="4" slack="0"/>
<pin id="392" dir="0" index="1" bw="2" slack="0"/>
<pin id="393" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln25/5 "/>
</bind>
</comp>

<comp id="396" class="1004" name="sext_ln25_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="5" slack="0"/>
<pin id="398" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln25/5 "/>
</bind>
</comp>

<comp id="400" class="1004" name="add_ln25_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="2" slack="0"/>
<pin id="402" dir="0" index="1" bw="4" slack="3"/>
<pin id="403" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25/5 "/>
</bind>
</comp>

<comp id="406" class="1004" name="zext_ln25_3_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="4" slack="0"/>
<pin id="408" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25_3/5 "/>
</bind>
</comp>

<comp id="410" class="1004" name="mul_ln25_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="4" slack="0"/>
<pin id="412" dir="0" index="1" bw="5" slack="0"/>
<pin id="413" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln25/5 "/>
</bind>
</comp>

<comp id="416" class="1004" name="zext_ln20_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="2" slack="0"/>
<pin id="418" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20/6 "/>
</bind>
</comp>

<comp id="420" class="1004" name="icmp_ln20_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="2" slack="0"/>
<pin id="422" dir="0" index="1" bw="2" slack="0"/>
<pin id="423" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/6 "/>
</bind>
</comp>

<comp id="426" class="1004" name="wc_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="2" slack="0"/>
<pin id="428" dir="0" index="1" bw="1" slack="0"/>
<pin id="429" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wc/6 "/>
</bind>
</comp>

<comp id="432" class="1004" name="zext_ln25_4_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="2" slack="0"/>
<pin id="434" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25_4/6 "/>
</bind>
</comp>

<comp id="436" class="1004" name="add_ln25_2_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="5" slack="1"/>
<pin id="438" dir="0" index="1" bw="2" slack="0"/>
<pin id="439" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25_2/6 "/>
</bind>
</comp>

<comp id="441" class="1004" name="trunc_ln25_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="6" slack="0"/>
<pin id="443" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln25/6 "/>
</bind>
</comp>

<comp id="445" class="1004" name="tmp_9_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="10" slack="0"/>
<pin id="447" dir="0" index="1" bw="5" slack="0"/>
<pin id="448" dir="0" index="2" bw="1" slack="0"/>
<pin id="449" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/6 "/>
</bind>
</comp>

<comp id="453" class="1004" name="add_ln25_1_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="2" slack="0"/>
<pin id="455" dir="0" index="1" bw="4" slack="3"/>
<pin id="456" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25_1/6 "/>
</bind>
</comp>

<comp id="459" class="1004" name="zext_ln25_6_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="4" slack="0"/>
<pin id="461" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25_6/6 "/>
</bind>
</comp>

<comp id="463" class="1004" name="add_ln25_3_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="8" slack="1"/>
<pin id="465" dir="0" index="1" bw="4" slack="0"/>
<pin id="466" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25_3/6 "/>
</bind>
</comp>

<comp id="468" class="1004" name="tmp_10_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="13" slack="0"/>
<pin id="470" dir="0" index="1" bw="8" slack="0"/>
<pin id="471" dir="0" index="2" bw="1" slack="0"/>
<pin id="472" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/6 "/>
</bind>
</comp>

<comp id="476" class="1004" name="zext_ln23_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="13" slack="0"/>
<pin id="478" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/6 "/>
</bind>
</comp>

<comp id="480" class="1004" name="icmp_ln23_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="6" slack="0"/>
<pin id="482" dir="0" index="1" bw="6" slack="0"/>
<pin id="483" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/7 "/>
</bind>
</comp>

<comp id="486" class="1004" name="ch_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="6" slack="0"/>
<pin id="488" dir="0" index="1" bw="1" slack="0"/>
<pin id="489" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ch/7 "/>
</bind>
</comp>

<comp id="492" class="1004" name="zext_ln25_5_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="6" slack="0"/>
<pin id="494" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25_5/7 "/>
</bind>
</comp>

<comp id="496" class="1004" name="zext_ln25_7_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="6" slack="0"/>
<pin id="498" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25_7/7 "/>
</bind>
</comp>

<comp id="500" class="1004" name="add_ln25_4_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="6" slack="0"/>
<pin id="502" dir="0" index="1" bw="10" slack="1"/>
<pin id="503" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25_4/7 "/>
</bind>
</comp>

<comp id="505" class="1004" name="tmp_29_cast_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="16" slack="0"/>
<pin id="507" dir="0" index="1" bw="10" slack="0"/>
<pin id="508" dir="0" index="2" bw="1" slack="0"/>
<pin id="509" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_29_cast/7 "/>
</bind>
</comp>

<comp id="513" class="1004" name="add_ln25_5_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="7" slack="3"/>
<pin id="515" dir="0" index="1" bw="16" slack="0"/>
<pin id="516" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25_5/7 "/>
</bind>
</comp>

<comp id="518" class="1004" name="zext_ln25_8_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="16" slack="0"/>
<pin id="520" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25_8/7 "/>
</bind>
</comp>

<comp id="523" class="1004" name="add_ln25_6_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="6" slack="0"/>
<pin id="525" dir="0" index="1" bw="13" slack="1"/>
<pin id="526" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25_6/7 "/>
</bind>
</comp>

<comp id="528" class="1004" name="zext_ln25_9_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="14" slack="0"/>
<pin id="530" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25_9/7 "/>
</bind>
</comp>

<comp id="533" class="1004" name="bitcast_ln32_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="32" slack="2"/>
<pin id="535" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln32/22 "/>
</bind>
</comp>

<comp id="536" class="1004" name="tmp_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="8" slack="0"/>
<pin id="538" dir="0" index="1" bw="32" slack="0"/>
<pin id="539" dir="0" index="2" bw="6" slack="0"/>
<pin id="540" dir="0" index="3" bw="6" slack="0"/>
<pin id="541" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/22 "/>
</bind>
</comp>

<comp id="546" class="1004" name="trunc_ln32_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="32" slack="0"/>
<pin id="548" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln32/22 "/>
</bind>
</comp>

<comp id="550" class="1004" name="icmp_ln32_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="8" slack="0"/>
<pin id="552" dir="0" index="1" bw="8" slack="0"/>
<pin id="553" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/22 "/>
</bind>
</comp>

<comp id="556" class="1004" name="icmp_ln32_1_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="23" slack="0"/>
<pin id="558" dir="0" index="1" bw="23" slack="0"/>
<pin id="559" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32_1/22 "/>
</bind>
</comp>

<comp id="562" class="1004" name="or_ln32_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="0"/>
<pin id="564" dir="0" index="1" bw="1" slack="0"/>
<pin id="565" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln32/22 "/>
</bind>
</comp>

<comp id="568" class="1004" name="and_ln32_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="1" slack="0"/>
<pin id="570" dir="0" index="1" bw="1" slack="0"/>
<pin id="571" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln32/22 "/>
</bind>
</comp>

<comp id="574" class="1004" name="w_sum_4_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="1" slack="0"/>
<pin id="576" dir="0" index="1" bw="32" slack="2"/>
<pin id="577" dir="0" index="2" bw="32" slack="0"/>
<pin id="578" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="w_sum_4/22 "/>
</bind>
</comp>

<comp id="582" class="1005" name="add_ln7_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="7" slack="0"/>
<pin id="584" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln7 "/>
</bind>
</comp>

<comp id="590" class="1005" name="r_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="4" slack="0"/>
<pin id="592" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="598" class="1005" name="c_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="4" slack="0"/>
<pin id="600" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="603" class="1005" name="zext_ln13_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="14" slack="1"/>
<pin id="605" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln13 "/>
</bind>
</comp>

<comp id="611" class="1005" name="f_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="7" slack="0"/>
<pin id="613" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="616" class="1005" name="zext_ln25_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="64" slack="1"/>
<pin id="618" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln25 "/>
</bind>
</comp>

<comp id="621" class="1005" name="zext_ln33_1_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="16" slack="3"/>
<pin id="623" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln33_1 "/>
</bind>
</comp>

<comp id="626" class="1005" name="conv_out_addr_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="13" slack="8"/>
<pin id="628" dir="1" index="1" bw="13" slack="8"/>
</pin_list>
<bind>
<opset="conv_out_addr "/>
</bind>
</comp>

<comp id="634" class="1005" name="wr_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="2" slack="0"/>
<pin id="636" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="wr "/>
</bind>
</comp>

<comp id="639" class="1005" name="sext_ln25_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="6" slack="1"/>
<pin id="641" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln25 "/>
</bind>
</comp>

<comp id="644" class="1005" name="mul_ln25_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="8" slack="1"/>
<pin id="646" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln25 "/>
</bind>
</comp>

<comp id="649" class="1005" name="conv_2_bias_addr_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="6" slack="1"/>
<pin id="651" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="conv_2_bias_addr "/>
</bind>
</comp>

<comp id="657" class="1005" name="wc_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="2" slack="0"/>
<pin id="659" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="wc "/>
</bind>
</comp>

<comp id="662" class="1005" name="tmp_9_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="10" slack="1"/>
<pin id="664" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="667" class="1005" name="zext_ln23_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="14" slack="1"/>
<pin id="669" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln23 "/>
</bind>
</comp>

<comp id="675" class="1005" name="ch_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="6" slack="0"/>
<pin id="677" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="ch "/>
</bind>
</comp>

<comp id="680" class="1005" name="conv_2_weights_addr_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="15" slack="1"/>
<pin id="682" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="conv_2_weights_addr "/>
</bind>
</comp>

<comp id="685" class="1005" name="input_addr_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="13" slack="1"/>
<pin id="687" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="690" class="1005" name="conv_2_weights_load_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="32" slack="1"/>
<pin id="692" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_2_weights_load "/>
</bind>
</comp>

<comp id="695" class="1005" name="input_load_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="32" slack="1"/>
<pin id="697" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="700" class="1005" name="tmp_5_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="32" slack="1"/>
<pin id="702" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="705" class="1005" name="w_sum_3_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="32" slack="1"/>
<pin id="707" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_3 "/>
</bind>
</comp>

<comp id="710" class="1005" name="conv_2_bias_load_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="32" slack="1"/>
<pin id="712" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_2_bias_load "/>
</bind>
</comp>

<comp id="715" class="1005" name="w_sum_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="32" slack="1"/>
<pin id="717" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="95"><net_src comp="2" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="44" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="6" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="44" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="109"><net_src comp="97" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="115"><net_src comp="4" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="44" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="0" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="44" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="129"><net_src comp="110" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="135"><net_src comp="117" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="144"><net_src comp="8" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="151"><net_src comp="141" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="152"><net_src comp="145" pin="4"/><net_sink comp="141" pin=0"/></net>

<net id="156"><net_src comp="10" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="163"><net_src comp="153" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="164"><net_src comp="157" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="168"><net_src comp="8" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="175"><net_src comp="165" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="176"><net_src comp="169" pin="4"/><net_sink comp="165" pin=0"/></net>

<net id="180"><net_src comp="10" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="187"><net_src comp="177" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="191"><net_src comp="46" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="188" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="48" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="209"><net_src comp="199" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="210"><net_src comp="203" pin="4"/><net_sink comp="199" pin=0"/></net>

<net id="214"><net_src comp="211" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="221"><net_src comp="199" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="215" pin="4"/><net_sink comp="211" pin=0"/></net>

<net id="226"><net_src comp="46" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="233"><net_src comp="223" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="237"><net_src comp="234" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="244"><net_src comp="211" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="238" pin="4"/><net_sink comp="234" pin=0"/></net>

<net id="249"><net_src comp="32" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="256"><net_src comp="246" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="261"><net_src comp="234" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="199" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="271"><net_src comp="48" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="276"><net_src comp="157" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="12" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="145" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="14" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="145" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="20" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="169" pin="4"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="14" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="169" pin="4"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="20" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="305"><net_src comp="169" pin="4"/><net_sink comp="302" pin=0"/></net>

<net id="310"><net_src comp="153" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="302" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="317"><net_src comp="30" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="306" pin="2"/><net_sink comp="312" pin=1"/></net>

<net id="319"><net_src comp="32" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="323"><net_src comp="312" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="328"><net_src comp="181" pin="4"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="36" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="181" pin="4"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="40" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="339"><net_src comp="181" pin="4"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="181" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="181" pin="4"/><net_sink comp="344" pin=0"/></net>

<net id="352"><net_src comp="344" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="356"><net_src comp="348" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="361"><net_src comp="192" pin="4"/><net_sink comp="358" pin=0"/></net>

<net id="366"><net_src comp="192" pin="4"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="50" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="192" pin="4"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="54" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="377"><net_src comp="192" pin="4"/><net_sink comp="374" pin=0"/></net>

<net id="383"><net_src comp="58" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="384"><net_src comp="192" pin="4"/><net_sink comp="378" pin=1"/></net>

<net id="385"><net_src comp="46" pin="0"/><net_sink comp="378" pin=2"/></net>

<net id="389"><net_src comp="378" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="394"><net_src comp="386" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="374" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="399"><net_src comp="390" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="404"><net_src comp="358" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="141" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="409"><net_src comp="400" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="414"><net_src comp="406" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="60" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="419"><net_src comp="227" pin="4"/><net_sink comp="416" pin=0"/></net>

<net id="424"><net_src comp="227" pin="4"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="50" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="430"><net_src comp="227" pin="4"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="54" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="435"><net_src comp="227" pin="4"/><net_sink comp="432" pin=0"/></net>

<net id="440"><net_src comp="432" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="444"><net_src comp="436" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="450"><net_src comp="64" pin="0"/><net_sink comp="445" pin=0"/></net>

<net id="451"><net_src comp="441" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="452"><net_src comp="66" pin="0"/><net_sink comp="445" pin=2"/></net>

<net id="457"><net_src comp="416" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="165" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="462"><net_src comp="453" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="467"><net_src comp="459" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="473"><net_src comp="68" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="474"><net_src comp="463" pin="2"/><net_sink comp="468" pin=1"/></net>

<net id="475"><net_src comp="66" pin="0"/><net_sink comp="468" pin=2"/></net>

<net id="479"><net_src comp="468" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="484"><net_src comp="250" pin="4"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="70" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="490"><net_src comp="250" pin="4"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="74" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="495"><net_src comp="250" pin="4"/><net_sink comp="492" pin=0"/></net>

<net id="499"><net_src comp="250" pin="4"/><net_sink comp="496" pin=0"/></net>

<net id="504"><net_src comp="492" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="510"><net_src comp="76" pin="0"/><net_sink comp="505" pin=0"/></net>

<net id="511"><net_src comp="500" pin="2"/><net_sink comp="505" pin=1"/></net>

<net id="512"><net_src comp="32" pin="0"/><net_sink comp="505" pin=2"/></net>

<net id="517"><net_src comp="505" pin="3"/><net_sink comp="513" pin=1"/></net>

<net id="521"><net_src comp="513" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="527"><net_src comp="496" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="531"><net_src comp="523" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="542"><net_src comp="80" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="543"><net_src comp="533" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="544"><net_src comp="82" pin="0"/><net_sink comp="536" pin=2"/></net>

<net id="545"><net_src comp="84" pin="0"/><net_sink comp="536" pin=3"/></net>

<net id="549"><net_src comp="533" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="554"><net_src comp="536" pin="4"/><net_sink comp="550" pin=0"/></net>

<net id="555"><net_src comp="86" pin="0"/><net_sink comp="550" pin=1"/></net>

<net id="560"><net_src comp="546" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="88" pin="0"/><net_sink comp="556" pin=1"/></net>

<net id="566"><net_src comp="556" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="550" pin="2"/><net_sink comp="562" pin=1"/></net>

<net id="572"><net_src comp="562" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="573"><net_src comp="267" pin="2"/><net_sink comp="568" pin=1"/></net>

<net id="579"><net_src comp="568" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="580"><net_src comp="48" pin="0"/><net_sink comp="574" pin=2"/></net>

<net id="581"><net_src comp="574" pin="3"/><net_sink comp="136" pin=1"/></net>

<net id="585"><net_src comp="272" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="593"><net_src comp="284" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="601"><net_src comp="296" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="606"><net_src comp="320" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="614"><net_src comp="330" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="619"><net_src comp="336" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="624"><net_src comp="340" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="629"><net_src comp="90" pin="3"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="637"><net_src comp="368" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="642"><net_src comp="396" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="647"><net_src comp="410" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="652"><net_src comp="97" pin="3"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="660"><net_src comp="426" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="665"><net_src comp="445" pin="3"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="670"><net_src comp="476" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="523" pin=1"/></net>

<net id="678"><net_src comp="486" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="683"><net_src comp="110" pin="3"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="688"><net_src comp="117" pin="3"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="693"><net_src comp="124" pin="3"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="698"><net_src comp="130" pin="3"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="703"><net_src comp="263" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="708"><net_src comp="257" pin="2"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="713"><net_src comp="104" pin="3"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="718"><net_src comp="257" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="720"><net_src comp="715" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="721"><net_src comp="715" pin="1"/><net_sink comp="574" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv_out | {22 }
	Port: conv_2_weights | {}
	Port: conv_2_bias | {}
 - Input state : 
	Port: conv_2 : input_r | {7 8 }
	Port: conv_2 : conv_2_weights | {7 8 }
	Port: conv_2 : conv_2_bias | {5 16 }
  - Chain level:
	State 1
	State 2
		add_ln7 : 1
		icmp_ln7 : 1
		r : 1
		br_ln7 : 2
	State 3
		icmp_ln10 : 1
		c : 1
		br_ln10 : 2
		zext_ln33 : 1
		add_ln33 : 2
		tmp_7 : 3
		zext_ln13 : 4
	State 4
		icmp_ln13 : 1
		f : 1
		br_ln13 : 2
		zext_ln25 : 1
		zext_ln33_1 : 1
		zext_ln33_2 : 1
		add_ln33_1 : 2
		zext_ln33_3 : 3
		conv_out_addr : 4
	State 5
		zext_ln17 : 1
		icmp_ln17 : 1
		wr : 1
		br_ln17 : 2
		zext_ln25_1 : 1
		tmp_8 : 1
		zext_ln25_2 : 2
		sub_ln25 : 3
		sext_ln25 : 4
		add_ln25 : 2
		zext_ln25_3 : 3
		mul_ln25 : 4
		conv_2_bias_load : 1
	State 6
		zext_ln20 : 1
		icmp_ln20 : 1
		wc : 1
		br_ln20 : 2
		zext_ln25_4 : 1
		add_ln25_2 : 2
		trunc_ln25 : 3
		tmp_9 : 4
		add_ln25_1 : 2
		zext_ln25_6 : 3
		add_ln25_3 : 4
		tmp_10 : 5
		zext_ln23 : 6
	State 7
		icmp_ln23 : 1
		ch : 1
		br_ln23 : 2
		zext_ln25_5 : 1
		zext_ln25_7 : 1
		add_ln25_4 : 2
		tmp_29_cast : 3
		add_ln25_5 : 4
		zext_ln25_8 : 5
		conv_2_weights_addr : 6
		add_ln25_6 : 2
		zext_ln25_9 : 3
		input_addr : 4
		conv_2_weights_load : 7
		input_load : 5
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
		tmp : 1
		trunc_ln32 : 1
		icmp_ln32 : 2
		icmp_ln32_1 : 2
		or_ln32 : 3
		and_ln32 : 3
		w_sum_4 : 3
		store_ln33 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|   fadd   |     grp_fu_257     |    2    |   227   |   214   |
|----------|--------------------|---------|---------|---------|
|   fmul   |     grp_fu_263     |    3    |   128   |   138   |
|----------|--------------------|---------|---------|---------|
|          |   add_ln7_fu_272   |    0    |    0    |    15   |
|          |      r_fu_284      |    0    |    0    |    13   |
|          |      c_fu_296      |    0    |    0    |    13   |
|          |   add_ln33_fu_306  |    0    |    0    |    15   |
|          |      f_fu_330      |    0    |    0    |    15   |
|          |  add_ln33_1_fu_348 |    0    |    0    |    20   |
|          |      wr_fu_368     |    0    |    0    |    10   |
|    add   |   add_ln25_fu_400  |    0    |    0    |    13   |
|          |      wc_fu_426     |    0    |    0    |    10   |
|          |  add_ln25_2_fu_436 |    0    |    0    |    15   |
|          |  add_ln25_1_fu_453 |    0    |    0    |    13   |
|          |  add_ln25_3_fu_463 |    0    |    0    |    15   |
|          |      ch_fu_486     |    0    |    0    |    15   |
|          |  add_ln25_4_fu_500 |    0    |    0    |    17   |
|          |  add_ln25_5_fu_513 |    0    |    0    |    23   |
|          |  add_ln25_6_fu_523 |    0    |    0    |    20   |
|----------|--------------------|---------|---------|---------|
|   fcmp   |     grp_fu_267     |    0    |    66   |    66   |
|----------|--------------------|---------|---------|---------|
|          |   icmp_ln7_fu_278  |    0    |    0    |    9    |
|          |  icmp_ln10_fu_290  |    0    |    0    |    9    |
|          |  icmp_ln13_fu_324  |    0    |    0    |    11   |
|   icmp   |  icmp_ln17_fu_362  |    0    |    0    |    8    |
|          |  icmp_ln20_fu_420  |    0    |    0    |    8    |
|          |  icmp_ln23_fu_480  |    0    |    0    |    11   |
|          |  icmp_ln32_fu_550  |    0    |    0    |    11   |
|          | icmp_ln32_1_fu_556 |    0    |    0    |    18   |
|----------|--------------------|---------|---------|---------|
|  select  |   w_sum_4_fu_574   |    0    |    0    |    32   |
|----------|--------------------|---------|---------|---------|
|    mul   |   mul_ln25_fu_410  |    0    |    0    |    17   |
|----------|--------------------|---------|---------|---------|
|    sub   |   sub_ln25_fu_390  |    0    |    0    |    13   |
|----------|--------------------|---------|---------|---------|
|    or    |   or_ln32_fu_562   |    0    |    0    |    2    |
|----------|--------------------|---------|---------|---------|
|    and   |   and_ln32_fu_568  |    0    |    0    |    2    |
|----------|--------------------|---------|---------|---------|
|          |  zext_ln33_fu_302  |    0    |    0    |    0    |
|          |  zext_ln13_fu_320  |    0    |    0    |    0    |
|          |  zext_ln25_fu_336  |    0    |    0    |    0    |
|          | zext_ln33_1_fu_340 |    0    |    0    |    0    |
|          | zext_ln33_2_fu_344 |    0    |    0    |    0    |
|          | zext_ln33_3_fu_353 |    0    |    0    |    0    |
|          |  zext_ln17_fu_358  |    0    |    0    |    0    |
|          | zext_ln25_1_fu_374 |    0    |    0    |    0    |
|   zext   | zext_ln25_2_fu_386 |    0    |    0    |    0    |
|          | zext_ln25_3_fu_406 |    0    |    0    |    0    |
|          |  zext_ln20_fu_416  |    0    |    0    |    0    |
|          | zext_ln25_4_fu_432 |    0    |    0    |    0    |
|          | zext_ln25_6_fu_459 |    0    |    0    |    0    |
|          |  zext_ln23_fu_476  |    0    |    0    |    0    |
|          | zext_ln25_5_fu_492 |    0    |    0    |    0    |
|          | zext_ln25_7_fu_496 |    0    |    0    |    0    |
|          | zext_ln25_8_fu_518 |    0    |    0    |    0    |
|          | zext_ln25_9_fu_528 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |    tmp_7_fu_312    |    0    |    0    |    0    |
|          |    tmp_8_fu_378    |    0    |    0    |    0    |
|bitconcatenate|    tmp_9_fu_445    |    0    |    0    |    0    |
|          |    tmp_10_fu_468   |    0    |    0    |    0    |
|          | tmp_29_cast_fu_505 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   sext   |  sext_ln25_fu_396  |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   trunc  |  trunc_ln25_fu_441 |    0    |    0    |    0    |
|          |  trunc_ln32_fu_546 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|partselect|     tmp_fu_536     |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    5    |   421   |   811   |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|      add_ln7_reg_582      |    7   |
|        c_0_reg_165        |    4   |
|         c_reg_598         |    4   |
|        ch_0_reg_246       |    6   |
|         ch_reg_675        |    6   |
|  conv_2_bias_addr_reg_649 |    6   |
|  conv_2_bias_load_reg_710 |   32   |
|conv_2_weights_addr_reg_680|   15   |
|conv_2_weights_load_reg_690|   32   |
|   conv_out_addr_reg_626   |   13   |
|        f_0_reg_177        |    7   |
|         f_reg_611         |    7   |
|     input_addr_reg_685    |   13   |
|     input_load_reg_695    |   32   |
|      mul_ln25_reg_644     |    8   |
|      phi_mul_reg_153      |    7   |
|        r_0_reg_141        |    4   |
|         r_reg_590         |    4   |
|     sext_ln25_reg_639     |    6   |
|       tmp_5_reg_700       |   32   |
|       tmp_9_reg_662       |   10   |
|      w_sum_0_reg_199      |   32   |
|      w_sum_1_reg_211      |   32   |
|      w_sum_2_reg_234      |   32   |
|      w_sum_3_reg_705      |   32   |
|       w_sum_reg_715       |   32   |
|        wc_0_reg_223       |    2   |
|         wc_reg_657        |    2   |
|        wr_0_reg_188       |    2   |
|         wr_reg_634        |    2   |
|     zext_ln13_reg_603     |   14   |
|     zext_ln23_reg_667     |   14   |
|     zext_ln25_reg_616     |   64   |
|    zext_ln33_1_reg_621    |   16   |
+---------------------------+--------+
|           Total           |   531  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_104 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_124 |  p0  |   2  |  15  |   30   ||    9    |
| grp_access_fu_130 |  p0  |   2  |  13  |   26   ||    9    |
|    r_0_reg_141    |  p0  |   2  |   4  |    8   ||    9    |
|  phi_mul_reg_153  |  p0  |   2  |   7  |   14   ||    9    |
|    c_0_reg_165    |  p0  |   2  |   4  |    8   ||    9    |
|  w_sum_0_reg_199  |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_257    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_257    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   290  ||  10.647 ||    81   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   421  |   811  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   10   |    -   |   81   |
|  Register |    -   |    -   |   531  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |   10   |   952  |   892  |
+-----------+--------+--------+--------+--------+
