TimeQuest Timing Analyzer report for Project
Fri Nov 10 18:59:52 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'GClock'
 13. Slow 1200mV 85C Model Hold: 'GClock'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'GClock'
 15. Setup Times
 16. Hold Times
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Slow 1200mV 85C Model Metastability Report
 20. Slow 1200mV 0C Model Fmax Summary
 21. Slow 1200mV 0C Model Setup Summary
 22. Slow 1200mV 0C Model Hold Summary
 23. Slow 1200mV 0C Model Recovery Summary
 24. Slow 1200mV 0C Model Removal Summary
 25. Slow 1200mV 0C Model Minimum Pulse Width Summary
 26. Slow 1200mV 0C Model Setup: 'GClock'
 27. Slow 1200mV 0C Model Hold: 'GClock'
 28. Slow 1200mV 0C Model Minimum Pulse Width: 'GClock'
 29. Setup Times
 30. Hold Times
 31. Clock to Output Times
 32. Minimum Clock to Output Times
 33. Slow 1200mV 0C Model Metastability Report
 34. Fast 1200mV 0C Model Setup Summary
 35. Fast 1200mV 0C Model Hold Summary
 36. Fast 1200mV 0C Model Recovery Summary
 37. Fast 1200mV 0C Model Removal Summary
 38. Fast 1200mV 0C Model Minimum Pulse Width Summary
 39. Fast 1200mV 0C Model Setup: 'GClock'
 40. Fast 1200mV 0C Model Hold: 'GClock'
 41. Fast 1200mV 0C Model Minimum Pulse Width: 'GClock'
 42. Setup Times
 43. Hold Times
 44. Clock to Output Times
 45. Minimum Clock to Output Times
 46. Fast 1200mV 0C Model Metastability Report
 47. Multicorner Timing Analysis Summary
 48. Setup Times
 49. Hold Times
 50. Clock to Output Times
 51. Minimum Clock to Output Times
 52. Board Trace Model Assignments
 53. Input Transition Times
 54. Signal Integrity Metrics (Slow 1200mv 0c Model)
 55. Signal Integrity Metrics (Slow 1200mv 85c Model)
 56. Signal Integrity Metrics (Fast 1200mv 0c Model)
 57. Setup Transfers
 58. Hold Transfers
 59. Report TCCS
 60. Report RSKM
 61. Unconstrained Paths
 62. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Project                                                           ;
; Device Family      ; Cyclone IV E                                                      ;
; Device Name        ; EP4CE115F29C7                                                     ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                             ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets    ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+
; GClock     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { GClock } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                        ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 374.39 MHz ; 250.0 MHz       ; GClock     ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+--------+--------+-------------------+
; Clock  ; Slack  ; End Point TNS     ;
+--------+--------+-------------------+
; GClock ; -1.671 ; -14.335           ;
+--------+--------+-------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+--------+-------+-------------------+
; Clock  ; Slack ; End Point TNS     ;
+--------+-------+-------------------+
; GClock ; 0.401 ; 0.000             ;
+--------+-------+-------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+--------+--------+---------------------------------+
; Clock  ; Slack  ; End Point TNS                   ;
+--------+--------+---------------------------------+
; GClock ; -3.000 ; -19.705                         ;
+--------+--------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'GClock'                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                           ; To Node                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.671 ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q                      ; GClock       ; GClock      ; 1.000        ; -0.125     ; 2.431      ;
; -1.614 ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q                      ; GClock       ; GClock      ; 1.000        ; -0.125     ; 2.374      ;
; -1.587 ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_1 ; GClock       ; GClock      ; 1.000        ; -0.125     ; 2.347      ;
; -1.579 ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_1 ; GClock       ; GClock      ; 1.000        ; -0.125     ; 2.339      ;
; -1.528 ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q              ; GClock       ; GClock      ; 1.000        ; -0.125     ; 2.288      ;
; -1.520 ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q              ; GClock       ; GClock      ; 1.000        ; -0.125     ; 2.280      ;
; -1.493 ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q                      ; GClock       ; GClock      ; 1.000        ; -0.125     ; 2.253      ;
; -1.397 ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q                      ; GClock       ; GClock      ; 1.000        ; -0.125     ; 2.157      ;
; -1.387 ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_1 ; GClock       ; GClock      ; 1.000        ; -0.125     ; 2.147      ;
; -1.362 ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ; GClock       ; GClock      ; 1.000        ; -0.082     ; 2.278      ;
; -1.354 ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ; GClock       ; GClock      ; 1.000        ; -0.082     ; 2.270      ;
; -1.345 ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; GClock       ; GClock      ; 1.000        ; -0.082     ; 2.261      ;
; -1.343 ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q                      ; GClock       ; GClock      ; 1.000        ; -0.125     ; 2.103      ;
; -1.328 ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q              ; GClock       ; GClock      ; 1.000        ; -0.125     ; 2.088      ;
; -1.315 ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q                      ; GClock       ; GClock      ; 1.000        ; -0.125     ; 2.075      ;
; -1.289 ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; GClock       ; GClock      ; 1.000        ; -0.082     ; 2.205      ;
; -1.253 ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; GClock       ; GClock      ; 1.000        ; -0.082     ; 2.169      ;
; -1.250 ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_1 ; GClock       ; GClock      ; 1.000        ; -0.125     ; 2.010      ;
; -1.204 ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; GClock       ; GClock      ; 1.000        ; -0.082     ; 2.120      ;
; -1.191 ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q              ; GClock       ; GClock      ; 1.000        ; -0.125     ; 1.951      ;
; -1.175 ; FSMController:instFSMController|enARdFF_2:\generateDFF:0:dffInst|int_q              ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q                      ; GClock       ; GClock      ; 1.000        ; -0.125     ; 1.935      ;
; -1.167 ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; GClock       ; GClock      ; 1.000        ; -0.082     ; 2.083      ;
; -1.162 ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ; GClock       ; GClock      ; 1.000        ; -0.082     ; 2.078      ;
; -1.158 ; FSMController:instFSMController|enARdFF_2:\generateDFF:3:dffInst|int_q              ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q                      ; GClock       ; GClock      ; 1.000        ; -0.125     ; 1.918      ;
; -1.135 ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:0:dffInst|int_q              ; GClock       ; GClock      ; 1.000        ; -0.082     ; 2.051      ;
; -1.127 ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:0:dffInst|int_q              ; GClock       ; GClock      ; 1.000        ; -0.082     ; 2.043      ;
; -1.126 ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_1 ; GClock       ; GClock      ; 1.000        ; -0.125     ; 1.886      ;
; -1.125 ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_1 ; GClock       ; GClock      ; 1.000        ; -0.125     ; 1.885      ;
; -1.122 ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q              ; GClock       ; GClock      ; 1.000        ; -0.125     ; 1.882      ;
; -1.098 ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; GClock       ; GClock      ; 1.000        ; -0.082     ; 2.014      ;
; -1.094 ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; GClock       ; GClock      ; 1.000        ; -0.082     ; 2.010      ;
; -1.092 ; FSMController:instFSMController|enARdFF_2:\generateDFF:0:dffInst|int_q              ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_1 ; GClock       ; GClock      ; 1.000        ; -0.125     ; 1.852      ;
; -1.072 ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; GClock       ; GClock      ; 1.000        ; -0.082     ; 1.988      ;
; -1.071 ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; GClock       ; GClock      ; 1.000        ; -0.082     ; 1.987      ;
; -1.070 ; FSMController:instFSMController|enARdFF_2:\generateDFF:0:dffInst|int_q              ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q              ; GClock       ; GClock      ; 1.000        ; -0.125     ; 1.830      ;
; -1.051 ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q              ; GClock       ; GClock      ; 1.000        ; -0.125     ; 1.811      ;
; -1.036 ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; GClock       ; GClock      ; 1.000        ; -0.082     ; 1.952      ;
; -1.025 ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ; GClock       ; GClock      ; 1.000        ; -0.082     ; 1.941      ;
; -1.017 ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; GClock       ; GClock      ; 1.000        ; -0.082     ; 1.933      ;
; -0.999 ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; GClock       ; GClock      ; 1.000        ; -0.082     ; 1.915      ;
; -0.989 ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; GClock       ; GClock      ; 1.000        ; -0.082     ; 1.905      ;
; -0.983 ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; GClock       ; GClock      ; 1.000        ; -0.082     ; 1.899      ;
; -0.983 ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:3:dffInst|int_q              ; GClock       ; GClock      ; 1.000        ; -0.082     ; 1.899      ;
; -0.975 ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; GClock       ; GClock      ; 1.000        ; -0.082     ; 1.891      ;
; -0.975 ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:3:dffInst|int_q              ; GClock       ; GClock      ; 1.000        ; -0.082     ; 1.891      ;
; -0.953 ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; GClock       ; GClock      ; 1.000        ; -0.082     ; 1.869      ;
; -0.943 ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ; GClock       ; GClock      ; 1.000        ; -0.082     ; 1.859      ;
; -0.935 ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:0:dffInst|int_q              ; GClock       ; GClock      ; 1.000        ; -0.082     ; 1.851      ;
; -0.928 ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; GClock       ; GClock      ; 1.000        ; -0.082     ; 1.844      ;
; -0.920 ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; GClock       ; GClock      ; 1.000        ; -0.082     ; 1.836      ;
; -0.900 ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ; GClock       ; GClock      ; 1.000        ; -0.082     ; 1.816      ;
; -0.891 ; FSMController:instFSMController|enARdFF_2:\generateDFF:0:dffInst|int_q              ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ; GClock       ; GClock      ; 1.000        ; -0.082     ; 1.807      ;
; -0.890 ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; GClock       ; GClock      ; 1.000        ; -0.082     ; 1.806      ;
; -0.850 ; FSMController:instFSMController|enARdFF_2:\generateDFF:0:dffInst|int_q              ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; GClock       ; GClock      ; 1.000        ; -0.082     ; 1.766      ;
; -0.832 ; FSMController:instFSMController|enARdFF_2:\generateDFF:3:dffInst|int_q              ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; GClock       ; GClock      ; 1.000        ; -0.082     ; 1.748      ;
; -0.798 ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; FSMController:instFSMController|enARdFF_2:\generateDFF:0:dffInst|int_q              ; GClock       ; GClock      ; 1.000        ; -0.082     ; 1.714      ;
; -0.783 ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; GClock       ; GClock      ; 1.000        ; -0.082     ; 1.699      ;
; -0.783 ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:3:dffInst|int_q              ; GClock       ; GClock      ; 1.000        ; -0.082     ; 1.699      ;
; -0.782 ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; FSMController:instFSMController|enARdFF_2:\generateDFF:3:dffInst|int_q              ; GClock       ; GClock      ; 1.000        ; -0.082     ; 1.698      ;
; -0.765 ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; GClock       ; GClock      ; 1.000        ; -0.082     ; 1.681      ;
; -0.761 ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; GClock       ; GClock      ; 1.000        ; -0.082     ; 1.677      ;
; -0.740 ; debouncer_2:instDebouncer|enARdFF_2:first|int_q                                     ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; GClock       ; GClock      ; 1.000        ; -0.081     ; 1.657      ;
; -0.720 ; debouncer_2:instDebouncer|enARdFF_2:second|int_q                                    ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; GClock       ; GClock      ; 1.000        ; -0.081     ; 1.637      ;
; -0.694 ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; GClock       ; GClock      ; 1.000        ; -0.082     ; 1.610      ;
; -0.691 ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; GClock       ; GClock      ; 1.000        ; -0.082     ; 1.607      ;
; -0.668 ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; GClock       ; GClock      ; 1.000        ; -0.082     ; 1.584      ;
; -0.665 ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; GClock       ; GClock      ; 1.000        ; -0.082     ; 1.581      ;
; -0.652 ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; GClock       ; GClock      ; 1.000        ; -0.082     ; 1.568      ;
; -0.646 ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; GClock       ; GClock      ; 1.000        ; -0.082     ; 1.562      ;
; -0.646 ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; FSMController:instFSMController|enARdFF_2:\generateDFF:3:dffInst|int_q              ; GClock       ; GClock      ; 1.000        ; -0.082     ; 1.562      ;
; -0.635 ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ; FSMController:instFSMController|enARdFF_2:\generateDFF:3:dffInst|int_q              ; GClock       ; GClock      ; 1.000        ; -0.082     ; 1.551      ;
; -0.608 ; FSMController:instFSMController|enARdFF_2:\generateDFF:3:dffInst|int_q              ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; GClock       ; GClock      ; 1.000        ; -0.082     ; 1.524      ;
; -0.604 ; FSMController:instFSMController|enARdFF_2:\generateDFF:3:dffInst|int_q              ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; GClock       ; GClock      ; 1.000        ; -0.082     ; 1.520      ;
; -0.577 ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; GClock       ; GClock      ; 1.000        ; -0.082     ; 1.493      ;
; -0.576 ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; GClock       ; GClock      ; 1.000        ; -0.082     ; 1.492      ;
; -0.511 ; FSMController:instFSMController|enARdFF_2:\generateDFF:3:dffInst|int_q              ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; GClock       ; GClock      ; 1.000        ; -0.082     ; 1.427      ;
; -0.322 ; FSMController:instFSMController|enARdFF_2:\generateDFF:0:dffInst|int_q              ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; GClock       ; GClock      ; 1.000        ; -0.082     ; 1.238      ;
; -0.294 ; FSMController:instFSMController|enARdFF_2:\generateDFF:0:dffInst|int_q              ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; GClock       ; GClock      ; 1.000        ; -0.082     ; 1.210      ;
; -0.292 ; FSMController:instFSMController|enARdFF_2:\generateDFF:0:dffInst|int_q              ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; GClock       ; GClock      ; 1.000        ; -0.082     ; 1.208      ;
; -0.290 ; FSMController:instFSMController|enARdFF_2:\generateDFF:0:dffInst|int_q              ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; GClock       ; GClock      ; 1.000        ; -0.082     ; 1.206      ;
; -0.289 ; FSMController:instFSMController|enARdFF_2:\generateDFF:0:dffInst|int_q              ; FSMController:instFSMController|enARdFF_2:\generateDFF:3:dffInst|int_q              ; GClock       ; GClock      ; 1.000        ; -0.082     ; 1.205      ;
; -0.174 ; debouncer_2:instDebouncer|enARdFF_2:first|int_q                                     ; debouncer_2:instDebouncer|enARdFF_2:second|int_q                                    ; GClock       ; GClock      ; 1.000        ; -0.081     ; 1.091      ;
; 0.105  ; debouncer_2:instDebouncer|enARdFF_2:second|int_q                                    ; debouncer_2:instDebouncer|enARdFF_2:first|int_q                                     ; GClock       ; GClock      ; 1.000        ; -0.081     ; 0.812      ;
; 0.151  ; FSMController:instFSMController|enARdFF_2:\generateDFF:0:dffInst|int_q              ; FSMController:instFSMController|enARdFF_2:\generateDFF:0:dffInst|int_q              ; GClock       ; GClock      ; 1.000        ; -0.082     ; 0.765      ;
; 0.152  ; debouncer_2:instDebouncer|enARdFF_2:second|int_q                                    ; debouncer_2:instDebouncer|enARdFF_2:second|int_q                                    ; GClock       ; GClock      ; 1.000        ; -0.081     ; 0.765      ;
; 0.182  ; FSMController:instFSMController|enARdFF_2:\generateDFF:3:dffInst|int_q              ; FSMController:instFSMController|enARdFF_2:\generateDFF:3:dffInst|int_q              ; GClock       ; GClock      ; 1.000        ; -0.082     ; 0.734      ;
; 0.183  ; debouncer_2:instDebouncer|enARdFF_2:first|int_q                                     ; debouncer_2:instDebouncer|enARdFF_2:first|int_q                                     ; GClock       ; GClock      ; 1.000        ; -0.081     ; 0.734      ;
+--------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'GClock'                                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                           ; To Node                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.401 ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; GClock       ; GClock      ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; FSMController:instFSMController|enARdFF_2:\generateDFF:3:dffInst|int_q              ; FSMController:instFSMController|enARdFF_2:\generateDFF:3:dffInst|int_q              ; GClock       ; GClock      ; 0.000        ; 0.082      ; 0.669      ;
; 0.402 ; debouncer_2:instDebouncer|enARdFF_2:first|int_q                                     ; debouncer_2:instDebouncer|enARdFF_2:first|int_q                                     ; GClock       ; GClock      ; 0.000        ; 0.081      ; 0.669      ;
; 0.406 ; FSMController:instFSMController|enARdFF_2:\generateDFF:0:dffInst|int_q              ; FSMController:instFSMController|enARdFF_2:\generateDFF:0:dffInst|int_q              ; GClock       ; GClock      ; 0.000        ; 0.082      ; 0.674      ;
; 0.407 ; debouncer_2:instDebouncer|enARdFF_2:second|int_q                                    ; debouncer_2:instDebouncer|enARdFF_2:second|int_q                                    ; GClock       ; GClock      ; 0.000        ; 0.081      ; 0.674      ;
; 0.451 ; debouncer_2:instDebouncer|enARdFF_2:second|int_q                                    ; debouncer_2:instDebouncer|enARdFF_2:first|int_q                                     ; GClock       ; GClock      ; 0.000        ; 0.081      ; 0.718      ;
; 0.674 ; debouncer_2:instDebouncer|enARdFF_2:first|int_q                                     ; debouncer_2:instDebouncer|enARdFF_2:second|int_q                                    ; GClock       ; GClock      ; 0.000        ; 0.081      ; 0.941      ;
; 0.698 ; FSMController:instFSMController|enARdFF_2:\generateDFF:0:dffInst|int_q              ; FSMController:instFSMController|enARdFF_2:\generateDFF:3:dffInst|int_q              ; GClock       ; GClock      ; 0.000        ; 0.082      ; 0.966      ;
; 0.700 ; FSMController:instFSMController|enARdFF_2:\generateDFF:0:dffInst|int_q              ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; GClock       ; GClock      ; 0.000        ; 0.082      ; 0.968      ;
; 0.701 ; FSMController:instFSMController|enARdFF_2:\generateDFF:0:dffInst|int_q              ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; GClock       ; GClock      ; 0.000        ; 0.082      ; 0.969      ;
; 0.715 ; FSMController:instFSMController|enARdFF_2:\generateDFF:0:dffInst|int_q              ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; GClock       ; GClock      ; 0.000        ; 0.082      ; 0.983      ;
; 0.718 ; FSMController:instFSMController|enARdFF_2:\generateDFF:0:dffInst|int_q              ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; GClock       ; GClock      ; 0.000        ; 0.082      ; 0.986      ;
; 1.023 ; FSMController:instFSMController|enARdFF_2:\generateDFF:3:dffInst|int_q              ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; GClock       ; GClock      ; 0.000        ; 0.082      ; 1.291      ;
; 1.089 ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; GClock       ; GClock      ; 0.000        ; 0.082      ; 1.357      ;
; 1.089 ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; FSMController:instFSMController|enARdFF_2:\generateDFF:3:dffInst|int_q              ; GClock       ; GClock      ; 0.000        ; 0.082      ; 1.357      ;
; 1.090 ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; GClock       ; GClock      ; 0.000        ; 0.082      ; 1.358      ;
; 1.090 ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; GClock       ; GClock      ; 0.000        ; 0.082      ; 1.358      ;
; 1.095 ; FSMController:instFSMController|enARdFF_2:\generateDFF:3:dffInst|int_q              ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; GClock       ; GClock      ; 0.000        ; 0.082      ; 1.363      ;
; 1.124 ; FSMController:instFSMController|enARdFF_2:\generateDFF:3:dffInst|int_q              ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; GClock       ; GClock      ; 0.000        ; 0.082      ; 1.392      ;
; 1.129 ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; GClock       ; GClock      ; 0.000        ; 0.082      ; 1.397      ;
; 1.160 ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; GClock       ; GClock      ; 0.000        ; 0.082      ; 1.428      ;
; 1.177 ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; GClock       ; GClock      ; 0.000        ; 0.082      ; 1.445      ;
; 1.183 ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; GClock       ; GClock      ; 0.000        ; 0.082      ; 1.451      ;
; 1.190 ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ; FSMController:instFSMController|enARdFF_2:\generateDFF:3:dffInst|int_q              ; GClock       ; GClock      ; 0.000        ; 0.082      ; 1.458      ;
; 1.200 ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; FSMController:instFSMController|enARdFF_2:\generateDFF:0:dffInst|int_q              ; GClock       ; GClock      ; 0.000        ; 0.082      ; 1.468      ;
; 1.211 ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; GClock       ; GClock      ; 0.000        ; 0.082      ; 1.479      ;
; 1.240 ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; GClock       ; GClock      ; 0.000        ; 0.082      ; 1.508      ;
; 1.240 ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:3:dffInst|int_q              ; GClock       ; GClock      ; 0.000        ; 0.082      ; 1.508      ;
; 1.242 ; debouncer_2:instDebouncer|enARdFF_2:second|int_q                                    ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; GClock       ; GClock      ; 0.000        ; 0.082      ; 1.510      ;
; 1.249 ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; GClock       ; GClock      ; 0.000        ; 0.082      ; 1.517      ;
; 1.255 ; FSMController:instFSMController|enARdFF_2:\generateDFF:0:dffInst|int_q              ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; GClock       ; GClock      ; 0.000        ; 0.082      ; 1.523      ;
; 1.255 ; debouncer_2:instDebouncer|enARdFF_2:first|int_q                                     ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; GClock       ; GClock      ; 0.000        ; 0.082      ; 1.523      ;
; 1.278 ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; GClock       ; GClock      ; 0.000        ; 0.082      ; 1.546      ;
; 1.307 ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; FSMController:instFSMController|enARdFF_2:\generateDFF:3:dffInst|int_q              ; GClock       ; GClock      ; 0.000        ; 0.082      ; 1.575      ;
; 1.328 ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; GClock       ; GClock      ; 0.000        ; 0.082      ; 1.596      ;
; 1.350 ; FSMController:instFSMController|enARdFF_2:\generateDFF:3:dffInst|int_q              ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; GClock       ; GClock      ; 0.000        ; 0.082      ; 1.618      ;
; 1.351 ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:0:dffInst|int_q              ; GClock       ; GClock      ; 0.000        ; 0.082      ; 1.619      ;
; 1.360 ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ; GClock       ; GClock      ; 0.000        ; 0.082      ; 1.628      ;
; 1.367 ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; GClock       ; GClock      ; 0.000        ; 0.082      ; 1.635      ;
; 1.367 ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; GClock       ; GClock      ; 0.000        ; 0.082      ; 1.635      ;
; 1.379 ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ; GClock       ; GClock      ; 0.000        ; 0.082      ; 1.647      ;
; 1.394 ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; GClock       ; GClock      ; 0.000        ; 0.082      ; 1.662      ;
; 1.404 ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; GClock       ; GClock      ; 0.000        ; 0.082      ; 1.672      ;
; 1.422 ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; GClock       ; GClock      ; 0.000        ; 0.082      ; 1.690      ;
; 1.422 ; FSMController:instFSMController|enARdFF_2:\generateDFF:0:dffInst|int_q              ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ; GClock       ; GClock      ; 0.000        ; 0.082      ; 1.690      ;
; 1.434 ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; GClock       ; GClock      ; 0.000        ; 0.082      ; 1.702      ;
; 1.434 ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:3:dffInst|int_q              ; GClock       ; GClock      ; 0.000        ; 0.082      ; 1.702      ;
; 1.437 ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; GClock       ; GClock      ; 0.000        ; 0.082      ; 1.705      ;
; 1.437 ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:3:dffInst|int_q              ; GClock       ; GClock      ; 0.000        ; 0.082      ; 1.705      ;
; 1.492 ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q              ; GClock       ; GClock      ; 0.000        ; 0.017      ; 1.623      ;
; 1.495 ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; GClock       ; GClock      ; 0.000        ; 0.082      ; 1.763      ;
; 1.496 ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; GClock       ; GClock      ; 0.000        ; 0.082      ; 1.764      ;
; 1.504 ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; GClock       ; GClock      ; 0.000        ; 0.082      ; 1.772      ;
; 1.511 ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q              ; GClock       ; GClock      ; 0.000        ; 0.017      ; 1.642      ;
; 1.517 ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ; GClock       ; GClock      ; 0.000        ; 0.082      ; 1.785      ;
; 1.542 ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; GClock       ; GClock      ; 0.000        ; 0.082      ; 1.810      ;
; 1.545 ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:0:dffInst|int_q              ; GClock       ; GClock      ; 0.000        ; 0.082      ; 1.813      ;
; 1.548 ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:0:dffInst|int_q              ; GClock       ; GClock      ; 0.000        ; 0.082      ; 1.816      ;
; 1.552 ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_1 ; GClock       ; GClock      ; 0.000        ; 0.017      ; 1.683      ;
; 1.553 ; FSMController:instFSMController|enARdFF_2:\generateDFF:0:dffInst|int_q              ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q                      ; GClock       ; GClock      ; 0.000        ; 0.017      ; 1.684      ;
; 1.553 ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_1 ; GClock       ; GClock      ; 0.000        ; 0.017      ; 1.684      ;
; 1.566 ; FSMController:instFSMController|enARdFF_2:\generateDFF:0:dffInst|int_q              ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q              ; GClock       ; GClock      ; 0.000        ; 0.017      ; 1.697      ;
; 1.570 ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; GClock       ; GClock      ; 0.000        ; 0.082      ; 1.838      ;
; 1.570 ; FSMController:instFSMController|enARdFF_2:\generateDFF:0:dffInst|int_q              ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_1 ; GClock       ; GClock      ; 0.000        ; 0.017      ; 1.701      ;
; 1.587 ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; GClock       ; GClock      ; 0.000        ; 0.082      ; 1.855      ;
; 1.615 ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; GClock       ; GClock      ; 0.000        ; 0.082      ; 1.883      ;
; 1.648 ; FSMController:instFSMController|enARdFF_2:\generateDFF:3:dffInst|int_q              ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q                      ; GClock       ; GClock      ; 0.000        ; 0.017      ; 1.779      ;
; 1.655 ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; GClock       ; GClock      ; 0.000        ; 0.082      ; 1.923      ;
; 1.665 ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_1 ; GClock       ; GClock      ; 0.000        ; 0.017      ; 1.796      ;
; 1.668 ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ; GClock       ; GClock      ; 0.000        ; 0.082      ; 1.936      ;
; 1.671 ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q              ; GClock       ; GClock      ; 0.000        ; 0.017      ; 1.802      ;
; 1.740 ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; GClock       ; GClock      ; 0.000        ; 0.082      ; 2.008      ;
; 1.778 ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; GClock       ; GClock      ; 0.000        ; 0.082      ; 2.046      ;
; 1.794 ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q                      ; GClock       ; GClock      ; 0.000        ; 0.017      ; 1.925      ;
; 1.802 ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q                      ; GClock       ; GClock      ; 0.000        ; 0.017      ; 1.933      ;
; 1.816 ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_1 ; GClock       ; GClock      ; 0.000        ; 0.017      ; 1.947      ;
; 1.822 ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q              ; GClock       ; GClock      ; 0.000        ; 0.017      ; 1.953      ;
; 1.862 ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ; GClock       ; GClock      ; 0.000        ; 0.082      ; 2.130      ;
; 1.865 ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ; GClock       ; GClock      ; 0.000        ; 0.082      ; 2.133      ;
; 1.868 ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q                      ; GClock       ; GClock      ; 0.000        ; 0.017      ; 1.999      ;
; 1.913 ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q                      ; GClock       ; GClock      ; 0.000        ; 0.017      ; 2.044      ;
; 2.010 ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_1 ; GClock       ; GClock      ; 0.000        ; 0.017      ; 2.141      ;
; 2.013 ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_1 ; GClock       ; GClock      ; 0.000        ; 0.017      ; 2.144      ;
; 2.016 ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q              ; GClock       ; GClock      ; 0.000        ; 0.017      ; 2.147      ;
; 2.019 ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q              ; GClock       ; GClock      ; 0.000        ; 0.017      ; 2.150      ;
; 2.040 ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q                      ; GClock       ; GClock      ; 0.000        ; 0.017      ; 2.171      ;
; 2.076 ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q                      ; GClock       ; GClock      ; 0.000        ; 0.017      ; 2.207      ;
+-------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'GClock'                                                                                                                   ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                              ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; GClock ; Rise       ; GClock                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; FSMController:instFSMController|enARdFF_2:\generateDFF:0:dffInst|int_q              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_1 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; FSMController:instFSMController|enARdFF_2:\generateDFF:3:dffInst|int_q              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; debouncer_2:instDebouncer|enARdFF_2:first|int_q                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; debouncer_2:instDebouncer|enARdFF_2:second|int_q                                    ;
; 0.242  ; 0.400        ; 0.158          ; Low Pulse Width  ; GClock ; Rise       ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q                      ;
; 0.242  ; 0.400        ; 0.158          ; Low Pulse Width  ; GClock ; Rise       ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q              ;
; 0.242  ; 0.400        ; 0.158          ; Low Pulse Width  ; GClock ; Rise       ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_1 ;
; 0.260  ; 0.448        ; 0.188          ; Low Pulse Width  ; GClock ; Rise       ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ;
; 0.260  ; 0.448        ; 0.188          ; Low Pulse Width  ; GClock ; Rise       ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ;
; 0.260  ; 0.448        ; 0.188          ; Low Pulse Width  ; GClock ; Rise       ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ;
; 0.260  ; 0.448        ; 0.188          ; Low Pulse Width  ; GClock ; Rise       ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ;
; 0.260  ; 0.448        ; 0.188          ; Low Pulse Width  ; GClock ; Rise       ; FSMController:instFSMController|enARdFF_2:\generateDFF:0:dffInst|int_q              ;
; 0.260  ; 0.448        ; 0.188          ; Low Pulse Width  ; GClock ; Rise       ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ;
; 0.260  ; 0.448        ; 0.188          ; Low Pulse Width  ; GClock ; Rise       ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ;
; 0.260  ; 0.448        ; 0.188          ; Low Pulse Width  ; GClock ; Rise       ; FSMController:instFSMController|enARdFF_2:\generateDFF:3:dffInst|int_q              ;
; 0.260  ; 0.448        ; 0.188          ; Low Pulse Width  ; GClock ; Rise       ; debouncer_2:instDebouncer|enARdFF_2:first|int_q                                     ;
; 0.260  ; 0.448        ; 0.188          ; Low Pulse Width  ; GClock ; Rise       ; debouncer_2:instDebouncer|enARdFF_2:second|int_q                                    ;
; 0.331  ; 0.551        ; 0.220          ; High Pulse Width ; GClock ; Rise       ; debouncer_2:instDebouncer|enARdFF_2:first|int_q                                     ;
; 0.331  ; 0.551        ; 0.220          ; High Pulse Width ; GClock ; Rise       ; debouncer_2:instDebouncer|enARdFF_2:second|int_q                                    ;
; 0.332  ; 0.552        ; 0.220          ; High Pulse Width ; GClock ; Rise       ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ;
; 0.332  ; 0.552        ; 0.220          ; High Pulse Width ; GClock ; Rise       ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ;
; 0.332  ; 0.552        ; 0.220          ; High Pulse Width ; GClock ; Rise       ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ;
; 0.332  ; 0.552        ; 0.220          ; High Pulse Width ; GClock ; Rise       ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ;
; 0.332  ; 0.552        ; 0.220          ; High Pulse Width ; GClock ; Rise       ; FSMController:instFSMController|enARdFF_2:\generateDFF:0:dffInst|int_q              ;
; 0.332  ; 0.552        ; 0.220          ; High Pulse Width ; GClock ; Rise       ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ;
; 0.332  ; 0.552        ; 0.220          ; High Pulse Width ; GClock ; Rise       ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ;
; 0.332  ; 0.552        ; 0.220          ; High Pulse Width ; GClock ; Rise       ; FSMController:instFSMController|enARdFF_2:\generateDFF:3:dffInst|int_q              ;
; 0.394  ; 0.394        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; GClock~input|o                                                                      ;
; 0.400  ; 0.400        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; instCounter16|\generateDFF:0:dffInst|int_q|clk                                      ;
; 0.400  ; 0.400        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; instFSMController|\generateDFF:2:dffInst|int_q|clk                                  ;
; 0.400  ; 0.400        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; instFSMController|\generateDFF:2:dffInst|int_q~_Duplicate_1|clk                     ;
; 0.408  ; 0.408        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; GClock~inputclkctrl|inclk[0]                                                        ;
; 0.408  ; 0.408        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; GClock~inputclkctrl|outclk                                                          ;
; 0.412  ; 0.412        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; instCounter16|\generateDFF:0:dffInst|int_q~_Duplicate_1|clk                         ;
; 0.412  ; 0.412        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; instCounter16|\generateDFF:1:dffInst|int_q|clk                                      ;
; 0.412  ; 0.412        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; instCounter16|\generateDFF:2:dffInst|int_q|clk                                      ;
; 0.412  ; 0.412        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; instCounter16|\generateDFF:3:dffInst|int_q|clk                                      ;
; 0.412  ; 0.412        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; instFSMController|\generateDFF:0:dffInst|int_q|clk                                  ;
; 0.412  ; 0.412        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; instFSMController|\generateDFF:1:dffInst|int_q|clk                                  ;
; 0.412  ; 0.412        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; instFSMController|\generateDFF:2:dffInst|int_q~_Duplicate_2|clk                     ;
; 0.412  ; 0.412        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; instFSMController|\generateDFF:3:dffInst|int_q|clk                                  ;
; 0.413  ; 0.413        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; instDebouncer|first|int_q|clk                                                       ;
; 0.413  ; 0.413        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; instDebouncer|second|int_q|clk                                                      ;
; 0.447  ; 0.600        ; 0.153          ; High Pulse Width ; GClock ; Rise       ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q                      ;
; 0.447  ; 0.600        ; 0.153          ; High Pulse Width ; GClock ; Rise       ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q              ;
; 0.447  ; 0.600        ; 0.153          ; High Pulse Width ; GClock ; Rise       ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_1 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; GClock~input|i                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; GClock~input|i                                                                      ;
; 0.587  ; 0.587        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; instCounter16|\generateDFF:0:dffInst|int_q~_Duplicate_1|clk                         ;
; 0.587  ; 0.587        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; instCounter16|\generateDFF:1:dffInst|int_q|clk                                      ;
; 0.587  ; 0.587        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; instCounter16|\generateDFF:2:dffInst|int_q|clk                                      ;
; 0.587  ; 0.587        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; instCounter16|\generateDFF:3:dffInst|int_q|clk                                      ;
; 0.587  ; 0.587        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; instDebouncer|first|int_q|clk                                                       ;
; 0.587  ; 0.587        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; instDebouncer|second|int_q|clk                                                      ;
; 0.587  ; 0.587        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; instFSMController|\generateDFF:0:dffInst|int_q|clk                                  ;
; 0.587  ; 0.587        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; instFSMController|\generateDFF:1:dffInst|int_q|clk                                  ;
; 0.587  ; 0.587        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; instFSMController|\generateDFF:2:dffInst|int_q~_Duplicate_2|clk                     ;
; 0.587  ; 0.587        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; instFSMController|\generateDFF:3:dffInst|int_q|clk                                  ;
; 0.592  ; 0.592        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; GClock~inputclkctrl|inclk[0]                                                        ;
; 0.592  ; 0.592        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; GClock~inputclkctrl|outclk                                                          ;
; 0.600  ; 0.600        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; instCounter16|\generateDFF:0:dffInst|int_q|clk                                      ;
; 0.600  ; 0.600        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; instFSMController|\generateDFF:2:dffInst|int_q|clk                                  ;
; 0.600  ; 0.600        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; instFSMController|\generateDFF:2:dffInst|int_q~_Duplicate_1|clk                     ;
; 0.606  ; 0.606        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; GClock~input|o                                                                      ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; MSC[*]    ; GClock     ; 2.570 ; 2.958 ; Rise       ; GClock          ;
;  MSC[0]   ; GClock     ; 2.570 ; 2.958 ; Rise       ; GClock          ;
;  MSC[1]   ; GClock     ; 1.561 ; 1.924 ; Rise       ; GClock          ;
;  MSC[2]   ; GClock     ; 2.117 ; 2.449 ; Rise       ; GClock          ;
;  MSC[3]   ; GClock     ; 1.817 ; 2.185 ; Rise       ; GClock          ;
; SSC[*]    ; GClock     ; 2.672 ; 3.063 ; Rise       ; GClock          ;
;  SSC[0]   ; GClock     ; 2.672 ; 3.063 ; Rise       ; GClock          ;
;  SSC[1]   ; GClock     ; 1.763 ; 2.115 ; Rise       ; GClock          ;
;  SSC[2]   ; GClock     ; 1.712 ; 2.016 ; Rise       ; GClock          ;
;  SSC[3]   ; GClock     ; 1.944 ; 2.254 ; Rise       ; GClock          ;
; SSCS      ; GClock     ; 1.742 ; 2.076 ; Rise       ; GClock          ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; MSC[*]    ; GClock     ; -1.098 ; -1.443 ; Rise       ; GClock          ;
;  MSC[0]   ; GClock     ; -1.774 ; -2.139 ; Rise       ; GClock          ;
;  MSC[1]   ; GClock     ; -1.098 ; -1.443 ; Rise       ; GClock          ;
;  MSC[2]   ; GClock     ; -1.562 ; -1.859 ; Rise       ; GClock          ;
;  MSC[3]   ; GClock     ; -1.312 ; -1.641 ; Rise       ; GClock          ;
; SSC[*]    ; GClock     ; -1.243 ; -1.532 ; Rise       ; GClock          ;
;  SSC[0]   ; GClock     ; -1.851 ; -2.212 ; Rise       ; GClock          ;
;  SSC[1]   ; GClock     ; -1.275 ; -1.598 ; Rise       ; GClock          ;
;  SSC[2]   ; GClock     ; -1.243 ; -1.532 ; Rise       ; GClock          ;
;  SSC[3]   ; GClock     ; -1.473 ; -1.761 ; Rise       ; GClock          ;
; SSCS      ; GClock     ; -1.004 ; -1.292 ; Rise       ; GClock          ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; BCD1[*]   ; GClock     ; 9.587 ; 9.638 ; Rise       ; GClock          ;
;  BCD1[0]  ; GClock     ; 6.110 ; 6.083 ; Rise       ; GClock          ;
;  BCD1[1]  ; GClock     ; 9.587 ; 9.638 ; Rise       ; GClock          ;
;  BCD1[2]  ; GClock     ; 8.057 ; 8.032 ; Rise       ; GClock          ;
;  BCD1[3]  ; GClock     ; 8.085 ; 8.006 ; Rise       ; GClock          ;
; BCD2[*]   ; GClock     ; 8.077 ; 8.047 ; Rise       ; GClock          ;
;  BCD2[0]  ; GClock     ; 8.077 ; 8.047 ; Rise       ; GClock          ;
; MSTL[*]   ; GClock     ; 8.073 ; 8.134 ; Rise       ; GClock          ;
;  MSTL[0]  ; GClock     ; 8.073 ; 8.134 ; Rise       ; GClock          ;
;  MSTL[1]  ; GClock     ; 7.691 ; 7.680 ; Rise       ; GClock          ;
;  MSTL[2]  ; GClock     ; 6.110 ; 6.083 ; Rise       ; GClock          ;
; SSTL[*]   ; GClock     ; 7.687 ; 7.651 ; Rise       ; GClock          ;
;  SSTL[0]  ; GClock     ; 7.687 ; 7.575 ; Rise       ; GClock          ;
;  SSTL[1]  ; GClock     ; 7.655 ; 7.651 ; Rise       ; GClock          ;
;  SSTL[2]  ; GClock     ; 6.130 ; 6.103 ; Rise       ; GClock          ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; BCD1[*]   ; GClock     ; 5.998 ; 5.972 ; Rise       ; GClock          ;
;  BCD1[0]  ; GClock     ; 5.998 ; 5.972 ; Rise       ; GClock          ;
;  BCD1[1]  ; GClock     ; 9.060 ; 9.066 ; Rise       ; GClock          ;
;  BCD1[2]  ; GClock     ; 7.522 ; 7.452 ; Rise       ; GClock          ;
;  BCD1[3]  ; GClock     ; 7.539 ; 7.446 ; Rise       ; GClock          ;
; BCD2[*]   ; GClock     ; 7.559 ; 7.489 ; Rise       ; GClock          ;
;  BCD2[0]  ; GClock     ; 7.559 ; 7.489 ; Rise       ; GClock          ;
; MSTL[*]   ; GClock     ; 5.998 ; 5.972 ; Rise       ; GClock          ;
;  MSTL[0]  ; GClock     ; 7.657 ; 7.738 ; Rise       ; GClock          ;
;  MSTL[1]  ; GClock     ; 7.367 ; 7.234 ; Rise       ; GClock          ;
;  MSTL[2]  ; GClock     ; 5.998 ; 5.972 ; Rise       ; GClock          ;
; SSTL[*]   ; GClock     ; 6.018 ; 5.992 ; Rise       ; GClock          ;
;  SSTL[0]  ; GClock     ; 7.276 ; 7.245 ; Rise       ; GClock          ;
;  SSTL[1]  ; GClock     ; 7.279 ; 7.249 ; Rise       ; GClock          ;
;  SSTL[2]  ; GClock     ; 6.018 ; 5.992 ; Rise       ; GClock          ;
+-----------+------------+-------+-------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 412.71 MHz ; 250.0 MHz       ; GClock     ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+--------+--------+------------------+
; Clock  ; Slack  ; End Point TNS    ;
+--------+--------+------------------+
; GClock ; -1.423 ; -11.817          ;
+--------+--------+------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+--------+-------+------------------+
; Clock  ; Slack ; End Point TNS    ;
+--------+-------+------------------+
; GClock ; 0.353 ; 0.000            ;
+--------+-------+------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+--------+--------+--------------------------------+
; Clock  ; Slack  ; End Point TNS                  ;
+--------+--------+--------------------------------+
; GClock ; -3.000 ; -19.705                        ;
+--------+--------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'GClock'                                                                                                                                                                                                                     ;
+--------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                           ; To Node                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.423 ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q                      ; GClock       ; GClock      ; 1.000        ; -0.114     ; 2.198      ;
; -1.382 ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q                      ; GClock       ; GClock      ; 1.000        ; -0.114     ; 2.157      ;
; -1.369 ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_1 ; GClock       ; GClock      ; 1.000        ; -0.114     ; 2.144      ;
; -1.363 ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_1 ; GClock       ; GClock      ; 1.000        ; -0.114     ; 2.138      ;
; -1.297 ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q              ; GClock       ; GClock      ; 1.000        ; -0.114     ; 2.072      ;
; -1.291 ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q              ; GClock       ; GClock      ; 1.000        ; -0.114     ; 2.066      ;
; -1.267 ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q                      ; GClock       ; GClock      ; 1.000        ; -0.114     ; 2.042      ;
; -1.200 ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_1 ; GClock       ; GClock      ; 1.000        ; -0.114     ; 1.975      ;
; -1.188 ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q                      ; GClock       ; GClock      ; 1.000        ; -0.114     ; 1.963      ;
; -1.155 ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ; GClock       ; GClock      ; 1.000        ; -0.073     ; 2.081      ;
; -1.149 ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ; GClock       ; GClock      ; 1.000        ; -0.073     ; 2.075      ;
; -1.130 ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q                      ; GClock       ; GClock      ; 1.000        ; -0.114     ; 1.905      ;
; -1.128 ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q              ; GClock       ; GClock      ; 1.000        ; -0.114     ; 1.903      ;
; -1.121 ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; GClock       ; GClock      ; 1.000        ; -0.073     ; 2.047      ;
; -1.116 ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q                      ; GClock       ; GClock      ; 1.000        ; -0.114     ; 1.891      ;
; -1.077 ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; GClock       ; GClock      ; 1.000        ; -0.073     ; 2.003      ;
; -1.071 ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_1 ; GClock       ; GClock      ; 1.000        ; -0.114     ; 1.846      ;
; -1.011 ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; GClock       ; GClock      ; 1.000        ; -0.073     ; 1.937      ;
; -0.999 ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q              ; GClock       ; GClock      ; 1.000        ; -0.114     ; 1.774      ;
; -0.986 ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ; GClock       ; GClock      ; 1.000        ; -0.073     ; 1.912      ;
; -0.981 ; FSMController:instFSMController|enARdFF_2:\generateDFF:0:dffInst|int_q              ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q                      ; GClock       ; GClock      ; 1.000        ; -0.114     ; 1.756      ;
; -0.969 ; FSMController:instFSMController|enARdFF_2:\generateDFF:3:dffInst|int_q              ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q                      ; GClock       ; GClock      ; 1.000        ; -0.114     ; 1.744      ;
; -0.967 ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; GClock       ; GClock      ; 1.000        ; -0.073     ; 1.893      ;
; -0.965 ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; GClock       ; GClock      ; 1.000        ; -0.073     ; 1.891      ;
; -0.947 ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_1 ; GClock       ; GClock      ; 1.000        ; -0.114     ; 1.722      ;
; -0.945 ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_1 ; GClock       ; GClock      ; 1.000        ; -0.114     ; 1.720      ;
; -0.940 ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:0:dffInst|int_q              ; GClock       ; GClock      ; 1.000        ; -0.073     ; 1.866      ;
; -0.934 ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:0:dffInst|int_q              ; GClock       ; GClock      ; 1.000        ; -0.073     ; 1.860      ;
; -0.929 ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q              ; GClock       ; GClock      ; 1.000        ; -0.114     ; 1.704      ;
; -0.924 ; FSMController:instFSMController|enARdFF_2:\generateDFF:0:dffInst|int_q              ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_1 ; GClock       ; GClock      ; 1.000        ; -0.114     ; 1.699      ;
; -0.909 ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; GClock       ; GClock      ; 1.000        ; -0.073     ; 1.835      ;
; -0.883 ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; GClock       ; GClock      ; 1.000        ; -0.073     ; 1.809      ;
; -0.882 ; FSMController:instFSMController|enARdFF_2:\generateDFF:0:dffInst|int_q              ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q              ; GClock       ; GClock      ; 1.000        ; -0.114     ; 1.657      ;
; -0.871 ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; GClock       ; GClock      ; 1.000        ; -0.073     ; 1.797      ;
; -0.866 ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q              ; GClock       ; GClock      ; 1.000        ; -0.114     ; 1.641      ;
; -0.857 ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ; GClock       ; GClock      ; 1.000        ; -0.073     ; 1.783      ;
; -0.851 ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; GClock       ; GClock      ; 1.000        ; -0.073     ; 1.777      ;
; -0.828 ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; GClock       ; GClock      ; 1.000        ; -0.073     ; 1.754      ;
; -0.823 ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; GClock       ; GClock      ; 1.000        ; -0.073     ; 1.749      ;
; -0.819 ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; GClock       ; GClock      ; 1.000        ; -0.073     ; 1.745      ;
; -0.814 ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; GClock       ; GClock      ; 1.000        ; -0.073     ; 1.740      ;
; -0.789 ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; GClock       ; GClock      ; 1.000        ; -0.073     ; 1.715      ;
; -0.789 ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:3:dffInst|int_q              ; GClock       ; GClock      ; 1.000        ; -0.073     ; 1.715      ;
; -0.783 ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; GClock       ; GClock      ; 1.000        ; -0.073     ; 1.709      ;
; -0.783 ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:3:dffInst|int_q              ; GClock       ; GClock      ; 1.000        ; -0.073     ; 1.709      ;
; -0.771 ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:0:dffInst|int_q              ; GClock       ; GClock      ; 1.000        ; -0.073     ; 1.697      ;
; -0.752 ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ; GClock       ; GClock      ; 1.000        ; -0.073     ; 1.678      ;
; -0.752 ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; GClock       ; GClock      ; 1.000        ; -0.073     ; 1.678      ;
; -0.731 ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ; GClock       ; GClock      ; 1.000        ; -0.073     ; 1.657      ;
; -0.722 ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; GClock       ; GClock      ; 1.000        ; -0.073     ; 1.648      ;
; -0.715 ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; GClock       ; GClock      ; 1.000        ; -0.073     ; 1.641      ;
; -0.710 ; FSMController:instFSMController|enARdFF_2:\generateDFF:0:dffInst|int_q              ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ; GClock       ; GClock      ; 1.000        ; -0.073     ; 1.636      ;
; -0.702 ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; GClock       ; GClock      ; 1.000        ; -0.073     ; 1.628      ;
; -0.676 ; FSMController:instFSMController|enARdFF_2:\generateDFF:0:dffInst|int_q              ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; GClock       ; GClock      ; 1.000        ; -0.073     ; 1.602      ;
; -0.667 ; FSMController:instFSMController|enARdFF_2:\generateDFF:3:dffInst|int_q              ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; GClock       ; GClock      ; 1.000        ; -0.073     ; 1.593      ;
; -0.642 ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; FSMController:instFSMController|enARdFF_2:\generateDFF:0:dffInst|int_q              ; GClock       ; GClock      ; 1.000        ; -0.073     ; 1.568      ;
; -0.625 ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; GClock       ; GClock      ; 1.000        ; -0.073     ; 1.551      ;
; -0.620 ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; GClock       ; GClock      ; 1.000        ; -0.073     ; 1.546      ;
; -0.620 ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:3:dffInst|int_q              ; GClock       ; GClock      ; 1.000        ; -0.073     ; 1.546      ;
; -0.612 ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; GClock       ; GClock      ; 1.000        ; -0.073     ; 1.538      ;
; -0.608 ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; FSMController:instFSMController|enARdFF_2:\generateDFF:3:dffInst|int_q              ; GClock       ; GClock      ; 1.000        ; -0.073     ; 1.534      ;
; -0.578 ; debouncer_2:instDebouncer|enARdFF_2:second|int_q                                    ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; GClock       ; GClock      ; 1.000        ; -0.072     ; 1.505      ;
; -0.555 ; debouncer_2:instDebouncer|enARdFF_2:first|int_q                                     ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; GClock       ; GClock      ; 1.000        ; -0.072     ; 1.482      ;
; -0.548 ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; GClock       ; GClock      ; 1.000        ; -0.073     ; 1.474      ;
; -0.525 ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; GClock       ; GClock      ; 1.000        ; -0.073     ; 1.451      ;
; -0.524 ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; GClock       ; GClock      ; 1.000        ; -0.073     ; 1.450      ;
; -0.520 ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; GClock       ; GClock      ; 1.000        ; -0.073     ; 1.446      ;
; -0.510 ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; GClock       ; GClock      ; 1.000        ; -0.073     ; 1.436      ;
; -0.498 ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ; FSMController:instFSMController|enARdFF_2:\generateDFF:3:dffInst|int_q              ; GClock       ; GClock      ; 1.000        ; -0.073     ; 1.424      ;
; -0.491 ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; GClock       ; GClock      ; 1.000        ; -0.073     ; 1.417      ;
; -0.491 ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; FSMController:instFSMController|enARdFF_2:\generateDFF:3:dffInst|int_q              ; GClock       ; GClock      ; 1.000        ; -0.073     ; 1.417      ;
; -0.478 ; FSMController:instFSMController|enARdFF_2:\generateDFF:3:dffInst|int_q              ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; GClock       ; GClock      ; 1.000        ; -0.073     ; 1.404      ;
; -0.465 ; FSMController:instFSMController|enARdFF_2:\generateDFF:3:dffInst|int_q              ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; GClock       ; GClock      ; 1.000        ; -0.073     ; 1.391      ;
; -0.456 ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; GClock       ; GClock      ; 1.000        ; -0.073     ; 1.382      ;
; -0.412 ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; GClock       ; GClock      ; 1.000        ; -0.073     ; 1.338      ;
; -0.378 ; FSMController:instFSMController|enARdFF_2:\generateDFF:3:dffInst|int_q              ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; GClock       ; GClock      ; 1.000        ; -0.073     ; 1.304      ;
; -0.189 ; FSMController:instFSMController|enARdFF_2:\generateDFF:0:dffInst|int_q              ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; GClock       ; GClock      ; 1.000        ; -0.073     ; 1.115      ;
; -0.169 ; FSMController:instFSMController|enARdFF_2:\generateDFF:0:dffInst|int_q              ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; GClock       ; GClock      ; 1.000        ; -0.073     ; 1.095      ;
; -0.167 ; FSMController:instFSMController|enARdFF_2:\generateDFF:0:dffInst|int_q              ; FSMController:instFSMController|enARdFF_2:\generateDFF:3:dffInst|int_q              ; GClock       ; GClock      ; 1.000        ; -0.073     ; 1.093      ;
; -0.164 ; FSMController:instFSMController|enARdFF_2:\generateDFF:0:dffInst|int_q              ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; GClock       ; GClock      ; 1.000        ; -0.073     ; 1.090      ;
; -0.161 ; FSMController:instFSMController|enARdFF_2:\generateDFF:0:dffInst|int_q              ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; GClock       ; GClock      ; 1.000        ; -0.073     ; 1.087      ;
; -0.055 ; debouncer_2:instDebouncer|enARdFF_2:first|int_q                                     ; debouncer_2:instDebouncer|enARdFF_2:second|int_q                                    ; GClock       ; GClock      ; 1.000        ; -0.073     ; 0.981      ;
; 0.195  ; debouncer_2:instDebouncer|enARdFF_2:second|int_q                                    ; debouncer_2:instDebouncer|enARdFF_2:first|int_q                                     ; GClock       ; GClock      ; 1.000        ; -0.073     ; 0.731      ;
; 0.243  ; FSMController:instFSMController|enARdFF_2:\generateDFF:0:dffInst|int_q              ; FSMController:instFSMController|enARdFF_2:\generateDFF:0:dffInst|int_q              ; GClock       ; GClock      ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; debouncer_2:instDebouncer|enARdFF_2:second|int_q                                    ; debouncer_2:instDebouncer|enARdFF_2:second|int_q                                    ; GClock       ; GClock      ; 1.000        ; -0.073     ; 0.683      ;
; 0.267  ; FSMController:instFSMController|enARdFF_2:\generateDFF:3:dffInst|int_q              ; FSMController:instFSMController|enARdFF_2:\generateDFF:3:dffInst|int_q              ; GClock       ; GClock      ; 1.000        ; -0.073     ; 0.659      ;
; 0.267  ; debouncer_2:instDebouncer|enARdFF_2:first|int_q                                     ; debouncer_2:instDebouncer|enARdFF_2:first|int_q                                     ; GClock       ; GClock      ; 1.000        ; -0.073     ; 0.659      ;
+--------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'GClock'                                                                                                                                                                                                                     ;
+-------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                           ; To Node                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.353 ; debouncer_2:instDebouncer|enARdFF_2:first|int_q                                     ; debouncer_2:instDebouncer|enARdFF_2:first|int_q                                     ; GClock       ; GClock      ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; GClock       ; GClock      ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; FSMController:instFSMController|enARdFF_2:\generateDFF:3:dffInst|int_q              ; FSMController:instFSMController|enARdFF_2:\generateDFF:3:dffInst|int_q              ; GClock       ; GClock      ; 0.000        ; 0.073      ; 0.597      ;
; 0.364 ; debouncer_2:instDebouncer|enARdFF_2:second|int_q                                    ; debouncer_2:instDebouncer|enARdFF_2:second|int_q                                    ; GClock       ; GClock      ; 0.000        ; 0.073      ; 0.608      ;
; 0.364 ; FSMController:instFSMController|enARdFF_2:\generateDFF:0:dffInst|int_q              ; FSMController:instFSMController|enARdFF_2:\generateDFF:0:dffInst|int_q              ; GClock       ; GClock      ; 0.000        ; 0.073      ; 0.608      ;
; 0.415 ; debouncer_2:instDebouncer|enARdFF_2:second|int_q                                    ; debouncer_2:instDebouncer|enARdFF_2:first|int_q                                     ; GClock       ; GClock      ; 0.000        ; 0.073      ; 0.659      ;
; 0.613 ; debouncer_2:instDebouncer|enARdFF_2:first|int_q                                     ; debouncer_2:instDebouncer|enARdFF_2:second|int_q                                    ; GClock       ; GClock      ; 0.000        ; 0.073      ; 0.857      ;
; 0.641 ; FSMController:instFSMController|enARdFF_2:\generateDFF:0:dffInst|int_q              ; FSMController:instFSMController|enARdFF_2:\generateDFF:3:dffInst|int_q              ; GClock       ; GClock      ; 0.000        ; 0.073      ; 0.885      ;
; 0.643 ; FSMController:instFSMController|enARdFF_2:\generateDFF:0:dffInst|int_q              ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; GClock       ; GClock      ; 0.000        ; 0.073      ; 0.887      ;
; 0.644 ; FSMController:instFSMController|enARdFF_2:\generateDFF:0:dffInst|int_q              ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; GClock       ; GClock      ; 0.000        ; 0.073      ; 0.888      ;
; 0.660 ; FSMController:instFSMController|enARdFF_2:\generateDFF:0:dffInst|int_q              ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; GClock       ; GClock      ; 0.000        ; 0.073      ; 0.904      ;
; 0.661 ; FSMController:instFSMController|enARdFF_2:\generateDFF:0:dffInst|int_q              ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; GClock       ; GClock      ; 0.000        ; 0.073      ; 0.905      ;
; 0.922 ; FSMController:instFSMController|enARdFF_2:\generateDFF:3:dffInst|int_q              ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; GClock       ; GClock      ; 0.000        ; 0.073      ; 1.166      ;
; 0.963 ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; GClock       ; GClock      ; 0.000        ; 0.073      ; 1.207      ;
; 0.978 ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; GClock       ; GClock      ; 0.000        ; 0.073      ; 1.222      ;
; 0.979 ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; FSMController:instFSMController|enARdFF_2:\generateDFF:3:dffInst|int_q              ; GClock       ; GClock      ; 0.000        ; 0.073      ; 1.223      ;
; 0.990 ; FSMController:instFSMController|enARdFF_2:\generateDFF:3:dffInst|int_q              ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; GClock       ; GClock      ; 0.000        ; 0.073      ; 1.234      ;
; 1.009 ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; GClock       ; GClock      ; 0.000        ; 0.073      ; 1.253      ;
; 1.009 ; FSMController:instFSMController|enARdFF_2:\generateDFF:3:dffInst|int_q              ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; GClock       ; GClock      ; 0.000        ; 0.073      ; 1.253      ;
; 1.014 ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; GClock       ; GClock      ; 0.000        ; 0.073      ; 1.258      ;
; 1.055 ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; GClock       ; GClock      ; 0.000        ; 0.073      ; 1.299      ;
; 1.063 ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; GClock       ; GClock      ; 0.000        ; 0.073      ; 1.307      ;
; 1.071 ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ; FSMController:instFSMController|enARdFF_2:\generateDFF:3:dffInst|int_q              ; GClock       ; GClock      ; 0.000        ; 0.073      ; 1.315      ;
; 1.076 ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; GClock       ; GClock      ; 0.000        ; 0.073      ; 1.320      ;
; 1.077 ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; FSMController:instFSMController|enARdFF_2:\generateDFF:0:dffInst|int_q              ; GClock       ; GClock      ; 0.000        ; 0.073      ; 1.321      ;
; 1.084 ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; GClock       ; GClock      ; 0.000        ; 0.073      ; 1.328      ;
; 1.115 ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; GClock       ; GClock      ; 0.000        ; 0.073      ; 1.359      ;
; 1.116 ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:3:dffInst|int_q              ; GClock       ; GClock      ; 0.000        ; 0.073      ; 1.360      ;
; 1.126 ; debouncer_2:instDebouncer|enARdFF_2:second|int_q                                    ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; GClock       ; GClock      ; 0.000        ; 0.074      ; 1.371      ;
; 1.131 ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; GClock       ; GClock      ; 0.000        ; 0.073      ; 1.375      ;
; 1.150 ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; GClock       ; GClock      ; 0.000        ; 0.073      ; 1.394      ;
; 1.154 ; FSMController:instFSMController|enARdFF_2:\generateDFF:0:dffInst|int_q              ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; GClock       ; GClock      ; 0.000        ; 0.073      ; 1.398      ;
; 1.164 ; debouncer_2:instDebouncer|enARdFF_2:first|int_q                                     ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; GClock       ; GClock      ; 0.000        ; 0.074      ; 1.409      ;
; 1.199 ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; FSMController:instFSMController|enARdFF_2:\generateDFF:3:dffInst|int_q              ; GClock       ; GClock      ; 0.000        ; 0.073      ; 1.443      ;
; 1.204 ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; GClock       ; GClock      ; 0.000        ; 0.073      ; 1.448      ;
; 1.214 ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:0:dffInst|int_q              ; GClock       ; GClock      ; 0.000        ; 0.073      ; 1.458      ;
; 1.231 ; FSMController:instFSMController|enARdFF_2:\generateDFF:3:dffInst|int_q              ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; GClock       ; GClock      ; 0.000        ; 0.073      ; 1.475      ;
; 1.249 ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; GClock       ; GClock      ; 0.000        ; 0.073      ; 1.493      ;
; 1.255 ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ; GClock       ; GClock      ; 0.000        ; 0.073      ; 1.499      ;
; 1.258 ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; GClock       ; GClock      ; 0.000        ; 0.073      ; 1.502      ;
; 1.274 ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ; GClock       ; GClock      ; 0.000        ; 0.073      ; 1.518      ;
; 1.281 ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; GClock       ; GClock      ; 0.000        ; 0.073      ; 1.525      ;
; 1.296 ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; GClock       ; GClock      ; 0.000        ; 0.073      ; 1.540      ;
; 1.297 ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; GClock       ; GClock      ; 0.000        ; 0.073      ; 1.541      ;
; 1.297 ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; GClock       ; GClock      ; 0.000        ; 0.073      ; 1.541      ;
; 1.298 ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:3:dffInst|int_q              ; GClock       ; GClock      ; 0.000        ; 0.073      ; 1.542      ;
; 1.298 ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:3:dffInst|int_q              ; GClock       ; GClock      ; 0.000        ; 0.073      ; 1.542      ;
; 1.303 ; FSMController:instFSMController|enARdFF_2:\generateDFF:0:dffInst|int_q              ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ; GClock       ; GClock      ; 0.000        ; 0.073      ; 1.547      ;
; 1.311 ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; GClock       ; GClock      ; 0.000        ; 0.073      ; 1.555      ;
; 1.370 ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q              ; GClock       ; GClock      ; 0.000        ; 0.013      ; 1.484      ;
; 1.372 ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; GClock       ; GClock      ; 0.000        ; 0.073      ; 1.616      ;
; 1.373 ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; GClock       ; GClock      ; 0.000        ; 0.073      ; 1.617      ;
; 1.373 ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ; GClock       ; GClock      ; 0.000        ; 0.073      ; 1.617      ;
; 1.380 ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; GClock       ; GClock      ; 0.000        ; 0.073      ; 1.624      ;
; 1.389 ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q              ; GClock       ; GClock      ; 0.000        ; 0.013      ; 1.503      ;
; 1.396 ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:0:dffInst|int_q              ; GClock       ; GClock      ; 0.000        ; 0.073      ; 1.640      ;
; 1.396 ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:0:dffInst|int_q              ; GClock       ; GClock      ; 0.000        ; 0.073      ; 1.640      ;
; 1.405 ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_1 ; GClock       ; GClock      ; 0.000        ; 0.013      ; 1.519      ;
; 1.408 ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_1 ; GClock       ; GClock      ; 0.000        ; 0.013      ; 1.522      ;
; 1.428 ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; GClock       ; GClock      ; 0.000        ; 0.073      ; 1.672      ;
; 1.433 ; FSMController:instFSMController|enARdFF_2:\generateDFF:0:dffInst|int_q              ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q                      ; GClock       ; GClock      ; 0.000        ; 0.013      ; 1.547      ;
; 1.433 ; FSMController:instFSMController|enARdFF_2:\generateDFF:0:dffInst|int_q              ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_1 ; GClock       ; GClock      ; 0.000        ; 0.013      ; 1.547      ;
; 1.435 ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; GClock       ; GClock      ; 0.000        ; 0.073      ; 1.679      ;
; 1.446 ; FSMController:instFSMController|enARdFF_2:\generateDFF:0:dffInst|int_q              ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q              ; GClock       ; GClock      ; 0.000        ; 0.013      ; 1.560      ;
; 1.453 ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; GClock       ; GClock      ; 0.000        ; 0.073      ; 1.697      ;
; 1.480 ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; GClock       ; GClock      ; 0.000        ; 0.073      ; 1.724      ;
; 1.503 ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_1 ; GClock       ; GClock      ; 0.000        ; 0.013      ; 1.617      ;
; 1.510 ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ; GClock       ; GClock      ; 0.000        ; 0.073      ; 1.754      ;
; 1.510 ; FSMController:instFSMController|enARdFF_2:\generateDFF:3:dffInst|int_q              ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q                      ; GClock       ; GClock      ; 0.000        ; 0.013      ; 1.624      ;
; 1.527 ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q              ; GClock       ; GClock      ; 0.000        ; 0.013      ; 1.641      ;
; 1.535 ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; GClock       ; GClock      ; 0.000        ; 0.073      ; 1.779      ;
; 1.591 ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; GClock       ; GClock      ; 0.000        ; 0.073      ; 1.835      ;
; 1.629 ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; GClock       ; GClock      ; 0.000        ; 0.073      ; 1.873      ;
; 1.640 ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_1 ; GClock       ; GClock      ; 0.000        ; 0.013      ; 1.754      ;
; 1.651 ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q                      ; GClock       ; GClock      ; 0.000        ; 0.013      ; 1.765      ;
; 1.652 ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q                      ; GClock       ; GClock      ; 0.000        ; 0.013      ; 1.766      ;
; 1.664 ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q              ; GClock       ; GClock      ; 0.000        ; 0.013      ; 1.778      ;
; 1.692 ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ; GClock       ; GClock      ; 0.000        ; 0.073      ; 1.936      ;
; 1.692 ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ; GClock       ; GClock      ; 0.000        ; 0.073      ; 1.936      ;
; 1.711 ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q                      ; GClock       ; GClock      ; 0.000        ; 0.013      ; 1.825      ;
; 1.759 ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q                      ; GClock       ; GClock      ; 0.000        ; 0.013      ; 1.873      ;
; 1.822 ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_1 ; GClock       ; GClock      ; 0.000        ; 0.013      ; 1.936      ;
; 1.822 ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_1 ; GClock       ; GClock      ; 0.000        ; 0.013      ; 1.936      ;
; 1.846 ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q              ; GClock       ; GClock      ; 0.000        ; 0.013      ; 1.960      ;
; 1.846 ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q              ; GClock       ; GClock      ; 0.000        ; 0.013      ; 1.960      ;
; 1.867 ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q                      ; GClock       ; GClock      ; 0.000        ; 0.013      ; 1.981      ;
; 1.908 ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q                      ; GClock       ; GClock      ; 0.000        ; 0.013      ; 2.022      ;
+-------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'GClock'                                                                                                                    ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                              ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; GClock ; Rise       ; GClock                                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; FSMController:instFSMController|enARdFF_2:\generateDFF:0:dffInst|int_q              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_1 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; FSMController:instFSMController|enARdFF_2:\generateDFF:3:dffInst|int_q              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; debouncer_2:instDebouncer|enARdFF_2:first|int_q                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; GClock ; Rise       ; debouncer_2:instDebouncer|enARdFF_2:second|int_q                                    ;
; 0.265  ; 0.421        ; 0.156          ; Low Pulse Width  ; GClock ; Rise       ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q                      ;
; 0.265  ; 0.421        ; 0.156          ; Low Pulse Width  ; GClock ; Rise       ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q              ;
; 0.265  ; 0.421        ; 0.156          ; Low Pulse Width  ; GClock ; Rise       ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_1 ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width  ; GClock ; Rise       ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width  ; GClock ; Rise       ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width  ; GClock ; Rise       ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width  ; GClock ; Rise       ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width  ; GClock ; Rise       ; FSMController:instFSMController|enARdFF_2:\generateDFF:0:dffInst|int_q              ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width  ; GClock ; Rise       ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width  ; GClock ; Rise       ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width  ; GClock ; Rise       ; FSMController:instFSMController|enARdFF_2:\generateDFF:3:dffInst|int_q              ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width  ; GClock ; Rise       ; debouncer_2:instDebouncer|enARdFF_2:first|int_q                                     ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width  ; GClock ; Rise       ; debouncer_2:instDebouncer|enARdFF_2:second|int_q                                    ;
; 0.314  ; 0.532        ; 0.218          ; High Pulse Width ; GClock ; Rise       ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ;
; 0.314  ; 0.532        ; 0.218          ; High Pulse Width ; GClock ; Rise       ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ;
; 0.314  ; 0.532        ; 0.218          ; High Pulse Width ; GClock ; Rise       ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ;
; 0.314  ; 0.532        ; 0.218          ; High Pulse Width ; GClock ; Rise       ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ;
; 0.314  ; 0.532        ; 0.218          ; High Pulse Width ; GClock ; Rise       ; FSMController:instFSMController|enARdFF_2:\generateDFF:0:dffInst|int_q              ;
; 0.314  ; 0.532        ; 0.218          ; High Pulse Width ; GClock ; Rise       ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ;
; 0.314  ; 0.532        ; 0.218          ; High Pulse Width ; GClock ; Rise       ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ;
; 0.314  ; 0.532        ; 0.218          ; High Pulse Width ; GClock ; Rise       ; FSMController:instFSMController|enARdFF_2:\generateDFF:3:dffInst|int_q              ;
; 0.315  ; 0.533        ; 0.218          ; High Pulse Width ; GClock ; Rise       ; debouncer_2:instDebouncer|enARdFF_2:first|int_q                                     ;
; 0.315  ; 0.533        ; 0.218          ; High Pulse Width ; GClock ; Rise       ; debouncer_2:instDebouncer|enARdFF_2:second|int_q                                    ;
; 0.414  ; 0.414        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; instCounter16|\generateDFF:0:dffInst|int_q|clk                                      ;
; 0.414  ; 0.414        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; instFSMController|\generateDFF:2:dffInst|int_q|clk                                  ;
; 0.414  ; 0.414        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; instFSMController|\generateDFF:2:dffInst|int_q~_Duplicate_1|clk                     ;
; 0.416  ; 0.416        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; GClock~input|o                                                                      ;
; 0.422  ; 0.422        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; GClock~inputclkctrl|inclk[0]                                                        ;
; 0.422  ; 0.422        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; GClock~inputclkctrl|outclk                                                          ;
; 0.427  ; 0.578        ; 0.151          ; High Pulse Width ; GClock ; Rise       ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q                      ;
; 0.427  ; 0.578        ; 0.151          ; High Pulse Width ; GClock ; Rise       ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q              ;
; 0.427  ; 0.578        ; 0.151          ; High Pulse Width ; GClock ; Rise       ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_1 ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; instCounter16|\generateDFF:0:dffInst|int_q~_Duplicate_1|clk                         ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; instCounter16|\generateDFF:1:dffInst|int_q|clk                                      ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; instCounter16|\generateDFF:2:dffInst|int_q|clk                                      ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; instCounter16|\generateDFF:3:dffInst|int_q|clk                                      ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; instDebouncer|first|int_q|clk                                                       ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; instDebouncer|second|int_q|clk                                                      ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; instFSMController|\generateDFF:0:dffInst|int_q|clk                                  ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; instFSMController|\generateDFF:1:dffInst|int_q|clk                                  ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; instFSMController|\generateDFF:2:dffInst|int_q~_Duplicate_2|clk                     ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; instFSMController|\generateDFF:3:dffInst|int_q|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; GClock~input|i                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; GClock~input|i                                                                      ;
; 0.572  ; 0.572        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; instCounter16|\generateDFF:0:dffInst|int_q~_Duplicate_1|clk                         ;
; 0.572  ; 0.572        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; instCounter16|\generateDFF:1:dffInst|int_q|clk                                      ;
; 0.572  ; 0.572        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; instCounter16|\generateDFF:2:dffInst|int_q|clk                                      ;
; 0.572  ; 0.572        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; instCounter16|\generateDFF:3:dffInst|int_q|clk                                      ;
; 0.572  ; 0.572        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; instFSMController|\generateDFF:0:dffInst|int_q|clk                                  ;
; 0.572  ; 0.572        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; instFSMController|\generateDFF:1:dffInst|int_q|clk                                  ;
; 0.572  ; 0.572        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; instFSMController|\generateDFF:2:dffInst|int_q~_Duplicate_2|clk                     ;
; 0.572  ; 0.572        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; instFSMController|\generateDFF:3:dffInst|int_q|clk                                  ;
; 0.573  ; 0.573        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; instDebouncer|first|int_q|clk                                                       ;
; 0.573  ; 0.573        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; instDebouncer|second|int_q|clk                                                      ;
; 0.578  ; 0.578        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; GClock~inputclkctrl|inclk[0]                                                        ;
; 0.578  ; 0.578        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; GClock~inputclkctrl|outclk                                                          ;
; 0.584  ; 0.584        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; GClock~input|o                                                                      ;
; 0.586  ; 0.586        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; instCounter16|\generateDFF:0:dffInst|int_q|clk                                      ;
; 0.586  ; 0.586        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; instFSMController|\generateDFF:2:dffInst|int_q|clk                                  ;
; 0.586  ; 0.586        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; instFSMController|\generateDFF:2:dffInst|int_q~_Duplicate_1|clk                     ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; MSC[*]    ; GClock     ; 2.272 ; 2.540 ; Rise       ; GClock          ;
;  MSC[0]   ; GClock     ; 2.272 ; 2.540 ; Rise       ; GClock          ;
;  MSC[1]   ; GClock     ; 1.352 ; 1.581 ; Rise       ; GClock          ;
;  MSC[2]   ; GClock     ; 1.875 ; 2.050 ; Rise       ; GClock          ;
;  MSC[3]   ; GClock     ; 1.588 ; 1.814 ; Rise       ; GClock          ;
; SSC[*]    ; GClock     ; 2.371 ; 2.631 ; Rise       ; GClock          ;
;  SSC[0]   ; GClock     ; 2.371 ; 2.631 ; Rise       ; GClock          ;
;  SSC[1]   ; GClock     ; 1.543 ; 1.751 ; Rise       ; GClock          ;
;  SSC[2]   ; GClock     ; 1.498 ; 1.659 ; Rise       ; GClock          ;
;  SSC[3]   ; GClock     ; 1.717 ; 1.882 ; Rise       ; GClock          ;
; SSCS      ; GClock     ; 1.524 ; 1.718 ; Rise       ; GClock          ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; MSC[*]    ; GClock     ; -0.941 ; -1.154 ; Rise       ; GClock          ;
;  MSC[0]   ; GClock     ; -1.545 ; -1.803 ; Rise       ; GClock          ;
;  MSC[1]   ; GClock     ; -0.941 ; -1.154 ; Rise       ; GClock          ;
;  MSC[2]   ; GClock     ; -1.376 ; -1.525 ; Rise       ; GClock          ;
;  MSC[3]   ; GClock     ; -1.137 ; -1.334 ; Rise       ; GClock          ;
; SSC[*]    ; GClock     ; -1.082 ; -1.230 ; Rise       ; GClock          ;
;  SSC[0]   ; GClock     ; -1.619 ; -1.864 ; Rise       ; GClock          ;
;  SSC[1]   ; GClock     ; -1.106 ; -1.292 ; Rise       ; GClock          ;
;  SSC[2]   ; GClock     ; -1.082 ; -1.230 ; Rise       ; GClock          ;
;  SSC[3]   ; GClock     ; -1.296 ; -1.446 ; Rise       ; GClock          ;
; SSCS      ; GClock     ; -0.860 ; -1.020 ; Rise       ; GClock          ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; BCD1[*]   ; GClock     ; 8.642 ; 8.593 ; Rise       ; GClock          ;
;  BCD1[0]  ; GClock     ; 5.475 ; 5.448 ; Rise       ; GClock          ;
;  BCD1[1]  ; GClock     ; 8.642 ; 8.593 ; Rise       ; GClock          ;
;  BCD1[2]  ; GClock     ; 7.289 ; 7.215 ; Rise       ; GClock          ;
;  BCD1[3]  ; GClock     ; 7.273 ; 7.238 ; Rise       ; GClock          ;
; BCD2[*]   ; GClock     ; 7.313 ; 7.236 ; Rise       ; GClock          ;
;  BCD2[0]  ; GClock     ; 7.313 ; 7.236 ; Rise       ; GClock          ;
; MSTL[*]   ; GClock     ; 7.254 ; 7.366 ; Rise       ; GClock          ;
;  MSTL[0]  ; GClock     ; 7.254 ; 7.366 ; Rise       ; GClock          ;
;  MSTL[1]  ; GClock     ; 6.950 ; 6.906 ; Rise       ; GClock          ;
;  MSTL[2]  ; GClock     ; 5.475 ; 5.448 ; Rise       ; GClock          ;
; SSTL[*]   ; GClock     ; 6.918 ; 6.874 ; Rise       ; GClock          ;
;  SSTL[0]  ; GClock     ; 6.918 ; 6.834 ; Rise       ; GClock          ;
;  SSTL[1]  ; GClock     ; 6.914 ; 6.874 ; Rise       ; GClock          ;
;  SSTL[2]  ; GClock     ; 5.495 ; 5.468 ; Rise       ; GClock          ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; BCD1[*]   ; GClock     ; 5.376 ; 5.348 ; Rise       ; GClock          ;
;  BCD1[0]  ; GClock     ; 5.376 ; 5.348 ; Rise       ; GClock          ;
;  BCD1[1]  ; GClock     ; 8.123 ; 8.069 ; Rise       ; GClock          ;
;  BCD1[2]  ; GClock     ; 6.783 ; 6.679 ; Rise       ; GClock          ;
;  BCD1[3]  ; GClock     ; 6.767 ; 6.707 ; Rise       ; GClock          ;
; BCD2[*]   ; GClock     ; 6.819 ; 6.719 ; Rise       ; GClock          ;
;  BCD2[0]  ; GClock     ; 6.819 ; 6.719 ; Rise       ; GClock          ;
; MSTL[*]   ; GClock     ; 5.376 ; 5.348 ; Rise       ; GClock          ;
;  MSTL[0]  ; GClock     ; 6.863 ; 6.992 ; Rise       ; GClock          ;
;  MSTL[1]  ; GClock     ; 6.614 ; 6.514 ; Rise       ; GClock          ;
;  MSTL[2]  ; GClock     ; 5.376 ; 5.348 ; Rise       ; GClock          ;
; SSTL[*]   ; GClock     ; 5.396 ; 5.368 ; Rise       ; GClock          ;
;  SSTL[0]  ; GClock     ; 6.557 ; 6.496 ; Rise       ; GClock          ;
;  SSTL[1]  ; GClock     ; 6.558 ; 6.496 ; Rise       ; GClock          ;
;  SSTL[2]  ; GClock     ; 5.396 ; 5.368 ; Rise       ; GClock          ;
+-----------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+--------+--------+------------------+
; Clock  ; Slack  ; End Point TNS    ;
+--------+--------+------------------+
; GClock ; -0.280 ; -1.245           ;
+--------+--------+------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+--------+-------+------------------+
; Clock  ; Slack ; End Point TNS    ;
+--------+-------+------------------+
; GClock ; 0.181 ; 0.000            ;
+--------+-------+------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+--------+--------+--------------------------------+
; Clock  ; Slack  ; End Point TNS                  ;
+--------+--------+--------------------------------+
; GClock ; -3.000 ; -16.800                        ;
+--------+--------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'GClock'                                                                                                                                                                                                                     ;
+--------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                           ; To Node                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.280 ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q                      ; GClock       ; GClock      ; 1.000        ; -0.067     ; 1.153      ;
; -0.247 ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q                      ; GClock       ; GClock      ; 1.000        ; -0.067     ; 1.120      ;
; -0.226 ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_1 ; GClock       ; GClock      ; 1.000        ; -0.067     ; 1.099      ;
; -0.217 ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_1 ; GClock       ; GClock      ; 1.000        ; -0.067     ; 1.090      ;
; -0.215 ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q              ; GClock       ; GClock      ; 1.000        ; -0.067     ; 1.088      ;
; -0.206 ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q              ; GClock       ; GClock      ; 1.000        ; -0.067     ; 1.079      ;
; -0.189 ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q                      ; GClock       ; GClock      ; 1.000        ; -0.067     ; 1.062      ;
; -0.152 ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q                      ; GClock       ; GClock      ; 1.000        ; -0.067     ; 1.025      ;
; -0.132 ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ; GClock       ; GClock      ; 1.000        ; -0.042     ; 1.077      ;
; -0.123 ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ; GClock       ; GClock      ; 1.000        ; -0.042     ; 1.068      ;
; -0.119 ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; GClock       ; GClock      ; 1.000        ; -0.042     ; 1.064      ;
; -0.119 ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q                      ; GClock       ; GClock      ; 1.000        ; -0.067     ; 0.992      ;
; -0.118 ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; GClock       ; GClock      ; 1.000        ; -0.042     ; 1.063      ;
; -0.116 ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_1 ; GClock       ; GClock      ; 1.000        ; -0.067     ; 0.989      ;
; -0.105 ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q              ; GClock       ; GClock      ; 1.000        ; -0.067     ; 0.978      ;
; -0.097 ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q                      ; GClock       ; GClock      ; 1.000        ; -0.067     ; 0.970      ;
; -0.096 ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; GClock       ; GClock      ; 1.000        ; -0.042     ; 1.041      ;
; -0.082 ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; GClock       ; GClock      ; 1.000        ; -0.042     ; 1.027      ;
; -0.056 ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_1 ; GClock       ; GClock      ; 1.000        ; -0.067     ; 0.929      ;
; -0.051 ; FSMController:instFSMController|enARdFF_2:\generateDFF:0:dffInst|int_q              ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q                      ; GClock       ; GClock      ; 1.000        ; -0.067     ; 0.924      ;
; -0.045 ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q              ; GClock       ; GClock      ; 1.000        ; -0.067     ; 0.918      ;
; -0.040 ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; GClock       ; GClock      ; 1.000        ; -0.042     ; 0.985      ;
; -0.036 ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; GClock       ; GClock      ; 1.000        ; -0.042     ; 0.981      ;
; -0.034 ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_1 ; GClock       ; GClock      ; 1.000        ; -0.067     ; 0.907      ;
; -0.028 ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; GClock       ; GClock      ; 1.000        ; -0.042     ; 0.973      ;
; -0.024 ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; GClock       ; GClock      ; 1.000        ; -0.042     ; 0.969      ;
; -0.023 ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:0:dffInst|int_q              ; GClock       ; GClock      ; 1.000        ; -0.042     ; 0.968      ;
; -0.023 ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q              ; GClock       ; GClock      ; 1.000        ; -0.067     ; 0.896      ;
; -0.023 ; FSMController:instFSMController|enARdFF_2:\generateDFF:3:dffInst|int_q              ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q                      ; GClock       ; GClock      ; 1.000        ; -0.067     ; 0.896      ;
; -0.022 ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ; GClock       ; GClock      ; 1.000        ; -0.042     ; 0.967      ;
; -0.014 ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:0:dffInst|int_q              ; GClock       ; GClock      ; 1.000        ; -0.042     ; 0.959      ;
; -0.011 ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_1 ; GClock       ; GClock      ; 1.000        ; -0.067     ; 0.884      ;
; -0.008 ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; GClock       ; GClock      ; 1.000        ; -0.042     ; 0.953      ;
; -0.005 ; FSMController:instFSMController|enARdFF_2:\generateDFF:0:dffInst|int_q              ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_1 ; GClock       ; GClock      ; 1.000        ; -0.067     ; 0.878      ;
; 0.006  ; FSMController:instFSMController|enARdFF_2:\generateDFF:0:dffInst|int_q              ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q              ; GClock       ; GClock      ; 1.000        ; -0.067     ; 0.867      ;
; 0.009  ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; GClock       ; GClock      ; 1.000        ; -0.042     ; 0.936      ;
; 0.011  ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q              ; GClock       ; GClock      ; 1.000        ; -0.067     ; 0.862      ;
; 0.035  ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; GClock       ; GClock      ; 1.000        ; -0.042     ; 0.910      ;
; 0.036  ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; GClock       ; GClock      ; 1.000        ; -0.042     ; 0.909      ;
; 0.038  ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; GClock       ; GClock      ; 1.000        ; -0.042     ; 0.907      ;
; 0.038  ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ; GClock       ; GClock      ; 1.000        ; -0.042     ; 0.907      ;
; 0.039  ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:3:dffInst|int_q              ; GClock       ; GClock      ; 1.000        ; -0.042     ; 0.906      ;
; 0.040  ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; GClock       ; GClock      ; 1.000        ; -0.042     ; 0.905      ;
; 0.041  ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; GClock       ; GClock      ; 1.000        ; -0.042     ; 0.904      ;
; 0.042  ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; GClock       ; GClock      ; 1.000        ; -0.042     ; 0.903      ;
; 0.048  ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:3:dffInst|int_q              ; GClock       ; GClock      ; 1.000        ; -0.042     ; 0.897      ;
; 0.049  ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; GClock       ; GClock      ; 1.000        ; -0.042     ; 0.896      ;
; 0.060  ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ; GClock       ; GClock      ; 1.000        ; -0.042     ; 0.885      ;
; 0.064  ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; GClock       ; GClock      ; 1.000        ; -0.042     ; 0.881      ;
; 0.071  ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; GClock       ; GClock      ; 1.000        ; -0.042     ; 0.874      ;
; 0.087  ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:0:dffInst|int_q              ; GClock       ; GClock      ; 1.000        ; -0.042     ; 0.858      ;
; 0.089  ; FSMController:instFSMController|enARdFF_2:\generateDFF:0:dffInst|int_q              ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ; GClock       ; GClock      ; 1.000        ; -0.042     ; 0.856      ;
; 0.103  ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ; GClock       ; GClock      ; 1.000        ; -0.042     ; 0.842      ;
; 0.111  ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; FSMController:instFSMController|enARdFF_2:\generateDFF:3:dffInst|int_q              ; GClock       ; GClock      ; 1.000        ; -0.042     ; 0.834      ;
; 0.114  ; FSMController:instFSMController|enARdFF_2:\generateDFF:0:dffInst|int_q              ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; GClock       ; GClock      ; 1.000        ; -0.042     ; 0.831      ;
; 0.138  ; FSMController:instFSMController|enARdFF_2:\generateDFF:3:dffInst|int_q              ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; GClock       ; GClock      ; 1.000        ; -0.042     ; 0.807      ;
; 0.142  ; debouncer_2:instDebouncer|enARdFF_2:first|int_q                                     ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; GClock       ; GClock      ; 1.000        ; -0.042     ; 0.803      ;
; 0.147  ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; FSMController:instFSMController|enARdFF_2:\generateDFF:0:dffInst|int_q              ; GClock       ; GClock      ; 1.000        ; -0.042     ; 0.798      ;
; 0.149  ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:3:dffInst|int_q              ; GClock       ; GClock      ; 1.000        ; -0.042     ; 0.796      ;
; 0.150  ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; GClock       ; GClock      ; 1.000        ; -0.042     ; 0.795      ;
; 0.163  ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; GClock       ; GClock      ; 1.000        ; -0.042     ; 0.782      ;
; 0.164  ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; GClock       ; GClock      ; 1.000        ; -0.042     ; 0.781      ;
; 0.165  ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; GClock       ; GClock      ; 1.000        ; -0.042     ; 0.780      ;
; 0.169  ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; GClock       ; GClock      ; 1.000        ; -0.042     ; 0.776      ;
; 0.171  ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; GClock       ; GClock      ; 1.000        ; -0.042     ; 0.774      ;
; 0.175  ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; GClock       ; GClock      ; 1.000        ; -0.042     ; 0.770      ;
; 0.177  ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ; FSMController:instFSMController|enARdFF_2:\generateDFF:3:dffInst|int_q              ; GClock       ; GClock      ; 1.000        ; -0.042     ; 0.768      ;
; 0.196  ; debouncer_2:instDebouncer|enARdFF_2:second|int_q                                    ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; GClock       ; GClock      ; 1.000        ; -0.042     ; 0.749      ;
; 0.209  ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; FSMController:instFSMController|enARdFF_2:\generateDFF:3:dffInst|int_q              ; GClock       ; GClock      ; 1.000        ; -0.042     ; 0.736      ;
; 0.210  ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; GClock       ; GClock      ; 1.000        ; -0.042     ; 0.735      ;
; 0.214  ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; GClock       ; GClock      ; 1.000        ; -0.042     ; 0.731      ;
; 0.220  ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; GClock       ; GClock      ; 1.000        ; -0.042     ; 0.725      ;
; 0.222  ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; GClock       ; GClock      ; 1.000        ; -0.042     ; 0.723      ;
; 0.240  ; FSMController:instFSMController|enARdFF_2:\generateDFF:3:dffInst|int_q              ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; GClock       ; GClock      ; 1.000        ; -0.042     ; 0.705      ;
; 0.245  ; FSMController:instFSMController|enARdFF_2:\generateDFF:3:dffInst|int_q              ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; GClock       ; GClock      ; 1.000        ; -0.042     ; 0.700      ;
; 0.288  ; FSMController:instFSMController|enARdFF_2:\generateDFF:3:dffInst|int_q              ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; GClock       ; GClock      ; 1.000        ; -0.042     ; 0.657      ;
; 0.348  ; FSMController:instFSMController|enARdFF_2:\generateDFF:0:dffInst|int_q              ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; GClock       ; GClock      ; 1.000        ; -0.042     ; 0.597      ;
; 0.361  ; FSMController:instFSMController|enARdFF_2:\generateDFF:0:dffInst|int_q              ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; GClock       ; GClock      ; 1.000        ; -0.042     ; 0.584      ;
; 0.362  ; FSMController:instFSMController|enARdFF_2:\generateDFF:0:dffInst|int_q              ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; GClock       ; GClock      ; 1.000        ; -0.042     ; 0.583      ;
; 0.363  ; FSMController:instFSMController|enARdFF_2:\generateDFF:0:dffInst|int_q              ; FSMController:instFSMController|enARdFF_2:\generateDFF:3:dffInst|int_q              ; GClock       ; GClock      ; 1.000        ; -0.042     ; 0.582      ;
; 0.366  ; FSMController:instFSMController|enARdFF_2:\generateDFF:0:dffInst|int_q              ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; GClock       ; GClock      ; 1.000        ; -0.042     ; 0.579      ;
; 0.425  ; debouncer_2:instDebouncer|enARdFF_2:first|int_q                                     ; debouncer_2:instDebouncer|enARdFF_2:second|int_q                                    ; GClock       ; GClock      ; 1.000        ; -0.042     ; 0.520      ;
; 0.561  ; debouncer_2:instDebouncer|enARdFF_2:second|int_q                                    ; debouncer_2:instDebouncer|enARdFF_2:first|int_q                                     ; GClock       ; GClock      ; 1.000        ; -0.042     ; 0.384      ;
; 0.586  ; FSMController:instFSMController|enARdFF_2:\generateDFF:0:dffInst|int_q              ; FSMController:instFSMController|enARdFF_2:\generateDFF:0:dffInst|int_q              ; GClock       ; GClock      ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; debouncer_2:instDebouncer|enARdFF_2:second|int_q                                    ; debouncer_2:instDebouncer|enARdFF_2:second|int_q                                    ; GClock       ; GClock      ; 1.000        ; -0.042     ; 0.359      ;
; 0.595  ; FSMController:instFSMController|enARdFF_2:\generateDFF:3:dffInst|int_q              ; FSMController:instFSMController|enARdFF_2:\generateDFF:3:dffInst|int_q              ; GClock       ; GClock      ; 1.000        ; -0.042     ; 0.350      ;
; 0.595  ; debouncer_2:instDebouncer|enARdFF_2:first|int_q                                     ; debouncer_2:instDebouncer|enARdFF_2:first|int_q                                     ; GClock       ; GClock      ; 1.000        ; -0.042     ; 0.350      ;
+--------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'GClock'                                                                                                                                                                                                                     ;
+-------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                           ; To Node                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.181 ; debouncer_2:instDebouncer|enARdFF_2:first|int_q                                     ; debouncer_2:instDebouncer|enARdFF_2:first|int_q                                     ; GClock       ; GClock      ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; GClock       ; GClock      ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; FSMController:instFSMController|enARdFF_2:\generateDFF:3:dffInst|int_q              ; FSMController:instFSMController|enARdFF_2:\generateDFF:3:dffInst|int_q              ; GClock       ; GClock      ; 0.000        ; 0.042      ; 0.307      ;
; 0.188 ; debouncer_2:instDebouncer|enARdFF_2:second|int_q                                    ; debouncer_2:instDebouncer|enARdFF_2:second|int_q                                    ; GClock       ; GClock      ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; FSMController:instFSMController|enARdFF_2:\generateDFF:0:dffInst|int_q              ; FSMController:instFSMController|enARdFF_2:\generateDFF:0:dffInst|int_q              ; GClock       ; GClock      ; 0.000        ; 0.042      ; 0.314      ;
; 0.199 ; debouncer_2:instDebouncer|enARdFF_2:second|int_q                                    ; debouncer_2:instDebouncer|enARdFF_2:first|int_q                                     ; GClock       ; GClock      ; 0.000        ; 0.042      ; 0.325      ;
; 0.306 ; debouncer_2:instDebouncer|enARdFF_2:first|int_q                                     ; debouncer_2:instDebouncer|enARdFF_2:second|int_q                                    ; GClock       ; GClock      ; 0.000        ; 0.042      ; 0.432      ;
; 0.328 ; FSMController:instFSMController|enARdFF_2:\generateDFF:0:dffInst|int_q              ; FSMController:instFSMController|enARdFF_2:\generateDFF:3:dffInst|int_q              ; GClock       ; GClock      ; 0.000        ; 0.042      ; 0.454      ;
; 0.330 ; FSMController:instFSMController|enARdFF_2:\generateDFF:0:dffInst|int_q              ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; GClock       ; GClock      ; 0.000        ; 0.042      ; 0.456      ;
; 0.330 ; FSMController:instFSMController|enARdFF_2:\generateDFF:0:dffInst|int_q              ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; GClock       ; GClock      ; 0.000        ; 0.042      ; 0.456      ;
; 0.332 ; FSMController:instFSMController|enARdFF_2:\generateDFF:0:dffInst|int_q              ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; GClock       ; GClock      ; 0.000        ; 0.042      ; 0.458      ;
; 0.337 ; FSMController:instFSMController|enARdFF_2:\generateDFF:0:dffInst|int_q              ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; GClock       ; GClock      ; 0.000        ; 0.042      ; 0.463      ;
; 0.486 ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; GClock       ; GClock      ; 0.000        ; 0.042      ; 0.612      ;
; 0.489 ; FSMController:instFSMController|enARdFF_2:\generateDFF:3:dffInst|int_q              ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; GClock       ; GClock      ; 0.000        ; 0.042      ; 0.615      ;
; 0.502 ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; GClock       ; GClock      ; 0.000        ; 0.042      ; 0.628      ;
; 0.505 ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; GClock       ; GClock      ; 0.000        ; 0.042      ; 0.631      ;
; 0.523 ; FSMController:instFSMController|enARdFF_2:\generateDFF:3:dffInst|int_q              ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; GClock       ; GClock      ; 0.000        ; 0.042      ; 0.649      ;
; 0.524 ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; GClock       ; GClock      ; 0.000        ; 0.042      ; 0.650      ;
; 0.525 ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; FSMController:instFSMController|enARdFF_2:\generateDFF:3:dffInst|int_q              ; GClock       ; GClock      ; 0.000        ; 0.042      ; 0.651      ;
; 0.525 ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ; FSMController:instFSMController|enARdFF_2:\generateDFF:3:dffInst|int_q              ; GClock       ; GClock      ; 0.000        ; 0.042      ; 0.651      ;
; 0.526 ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; GClock       ; GClock      ; 0.000        ; 0.042      ; 0.652      ;
; 0.531 ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; GClock       ; GClock      ; 0.000        ; 0.042      ; 0.657      ;
; 0.535 ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; GClock       ; GClock      ; 0.000        ; 0.042      ; 0.661      ;
; 0.543 ; FSMController:instFSMController|enARdFF_2:\generateDFF:3:dffInst|int_q              ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; GClock       ; GClock      ; 0.000        ; 0.042      ; 0.669      ;
; 0.561 ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; GClock       ; GClock      ; 0.000        ; 0.042      ; 0.687      ;
; 0.563 ; debouncer_2:instDebouncer|enARdFF_2:first|int_q                                     ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; GClock       ; GClock      ; 0.000        ; 0.042      ; 0.689      ;
; 0.572 ; FSMController:instFSMController|enARdFF_2:\generateDFF:0:dffInst|int_q              ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; GClock       ; GClock      ; 0.000        ; 0.042      ; 0.698      ;
; 0.579 ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; FSMController:instFSMController|enARdFF_2:\generateDFF:3:dffInst|int_q              ; GClock       ; GClock      ; 0.000        ; 0.042      ; 0.705      ;
; 0.582 ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; GClock       ; GClock      ; 0.000        ; 0.042      ; 0.708      ;
; 0.583 ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:3:dffInst|int_q              ; GClock       ; GClock      ; 0.000        ; 0.042      ; 0.709      ;
; 0.584 ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; FSMController:instFSMController|enARdFF_2:\generateDFF:0:dffInst|int_q              ; GClock       ; GClock      ; 0.000        ; 0.042      ; 0.710      ;
; 0.584 ; debouncer_2:instDebouncer|enARdFF_2:second|int_q                                    ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; GClock       ; GClock      ; 0.000        ; 0.042      ; 0.710      ;
; 0.595 ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; GClock       ; GClock      ; 0.000        ; 0.042      ; 0.721      ;
; 0.605 ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; GClock       ; GClock      ; 0.000        ; 0.042      ; 0.731      ;
; 0.607 ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ; GClock       ; GClock      ; 0.000        ; 0.042      ; 0.733      ;
; 0.610 ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; GClock       ; GClock      ; 0.000        ; 0.042      ; 0.736      ;
; 0.611 ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; GClock       ; GClock      ; 0.000        ; 0.042      ; 0.737      ;
; 0.614 ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; GClock       ; GClock      ; 0.000        ; 0.042      ; 0.740      ;
; 0.615 ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ; GClock       ; GClock      ; 0.000        ; 0.042      ; 0.741      ;
; 0.620 ; FSMController:instFSMController|enARdFF_2:\generateDFF:3:dffInst|int_q              ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; GClock       ; GClock      ; 0.000        ; 0.042      ; 0.746      ;
; 0.623 ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; GClock       ; GClock      ; 0.000        ; 0.042      ; 0.749      ;
; 0.628 ; FSMController:instFSMController|enARdFF_2:\generateDFF:0:dffInst|int_q              ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ; GClock       ; GClock      ; 0.000        ; 0.042      ; 0.754      ;
; 0.633 ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; GClock       ; GClock      ; 0.000        ; 0.042      ; 0.759      ;
; 0.647 ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; GClock       ; GClock      ; 0.000        ; 0.042      ; 0.773      ;
; 0.652 ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:0:dffInst|int_q              ; GClock       ; GClock      ; 0.000        ; 0.042      ; 0.778      ;
; 0.669 ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; GClock       ; GClock      ; 0.000        ; 0.042      ; 0.795      ;
; 0.673 ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; GClock       ; GClock      ; 0.000        ; 0.042      ; 0.799      ;
; 0.679 ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; GClock       ; GClock      ; 0.000        ; 0.042      ; 0.805      ;
; 0.680 ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:3:dffInst|int_q              ; GClock       ; GClock      ; 0.000        ; 0.042      ; 0.806      ;
; 0.682 ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; GClock       ; GClock      ; 0.000        ; 0.042      ; 0.808      ;
; 0.682 ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:3:dffInst|int_q              ; GClock       ; GClock      ; 0.000        ; 0.042      ; 0.808      ;
; 0.690 ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q              ; GClock       ; GClock      ; 0.000        ; 0.005      ; 0.753      ;
; 0.692 ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; GClock       ; GClock      ; 0.000        ; 0.042      ; 0.818      ;
; 0.694 ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; GClock       ; GClock      ; 0.000        ; 0.042      ; 0.820      ;
; 0.698 ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q              ; GClock       ; GClock      ; 0.000        ; 0.005      ; 0.761      ;
; 0.702 ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ; GClock       ; GClock      ; 0.000        ; 0.042      ; 0.828      ;
; 0.704 ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; GClock       ; GClock      ; 0.000        ; 0.042      ; 0.830      ;
; 0.711 ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_1 ; GClock       ; GClock      ; 0.000        ; 0.005      ; 0.774      ;
; 0.711 ; FSMController:instFSMController|enARdFF_2:\generateDFF:0:dffInst|int_q              ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q              ; GClock       ; GClock      ; 0.000        ; 0.005      ; 0.774      ;
; 0.714 ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; GClock       ; GClock      ; 0.000        ; 0.042      ; 0.840      ;
; 0.719 ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_1 ; GClock       ; GClock      ; 0.000        ; 0.005      ; 0.782      ;
; 0.724 ; FSMController:instFSMController|enARdFF_2:\generateDFF:0:dffInst|int_q              ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q                      ; GClock       ; GClock      ; 0.000        ; 0.005      ; 0.787      ;
; 0.726 ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; GClock       ; GClock      ; 0.000        ; 0.042      ; 0.852      ;
; 0.732 ; FSMController:instFSMController|enARdFF_2:\generateDFF:0:dffInst|int_q              ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_1 ; GClock       ; GClock      ; 0.000        ; 0.005      ; 0.795      ;
; 0.739 ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:0:dffInst|int_q              ; GClock       ; GClock      ; 0.000        ; 0.042      ; 0.865      ;
; 0.740 ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:0:dffInst|int_q              ; GClock       ; GClock      ; 0.000        ; 0.042      ; 0.866      ;
; 0.748 ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; GClock       ; GClock      ; 0.000        ; 0.042      ; 0.874      ;
; 0.770 ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ; GClock       ; GClock      ; 0.000        ; 0.042      ; 0.896      ;
; 0.772 ; FSMController:instFSMController|enARdFF_2:\generateDFF:3:dffInst|int_q              ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q                      ; GClock       ; GClock      ; 0.000        ; 0.005      ; 0.835      ;
; 0.785 ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q              ; GClock       ; GClock      ; 0.000        ; 0.005      ; 0.848      ;
; 0.805 ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_1 ; GClock       ; GClock      ; 0.000        ; 0.005      ; 0.868      ;
; 0.805 ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; GClock       ; GClock      ; 0.000        ; 0.042      ; 0.931      ;
; 0.807 ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; GClock       ; GClock      ; 0.000        ; 0.042      ; 0.933      ;
; 0.821 ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q                      ; GClock       ; GClock      ; 0.000        ; 0.005      ; 0.884      ;
; 0.844 ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q                      ; GClock       ; GClock      ; 0.000        ; 0.005      ; 0.907      ;
; 0.853 ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q              ; GClock       ; GClock      ; 0.000        ; 0.005      ; 0.916      ;
; 0.856 ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q                      ; GClock       ; GClock      ; 0.000        ; 0.005      ; 0.919      ;
; 0.857 ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ; GClock       ; GClock      ; 0.000        ; 0.042      ; 0.983      ;
; 0.858 ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ; GClock       ; GClock      ; 0.000        ; 0.042      ; 0.984      ;
; 0.873 ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_1 ; GClock       ; GClock      ; 0.000        ; 0.005      ; 0.936      ;
; 0.878 ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q                      ; GClock       ; GClock      ; 0.000        ; 0.005      ; 0.941      ;
; 0.940 ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q              ; GClock       ; GClock      ; 0.000        ; 0.005      ; 1.003      ;
; 0.941 ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q              ; GClock       ; GClock      ; 0.000        ; 0.005      ; 1.004      ;
; 0.954 ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q                      ; GClock       ; GClock      ; 0.000        ; 0.005      ; 1.017      ;
; 0.959 ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q                      ; GClock       ; GClock      ; 0.000        ; 0.005      ; 1.022      ;
; 0.960 ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_1 ; GClock       ; GClock      ; 0.000        ; 0.005      ; 1.023      ;
; 0.961 ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_1 ; GClock       ; GClock      ; 0.000        ; 0.005      ; 1.024      ;
+-------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'GClock'                                                                                                                    ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                              ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; GClock ; Rise       ; GClock                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GClock ; Rise       ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GClock ; Rise       ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GClock ; Rise       ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GClock ; Rise       ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GClock ; Rise       ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GClock ; Rise       ; FSMController:instFSMController|enARdFF_2:\generateDFF:0:dffInst|int_q              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GClock ; Rise       ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GClock ; Rise       ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GClock ; Rise       ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GClock ; Rise       ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GClock ; Rise       ; FSMController:instFSMController|enARdFF_2:\generateDFF:3:dffInst|int_q              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GClock ; Rise       ; debouncer_2:instDebouncer|enARdFF_2:first|int_q                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GClock ; Rise       ; debouncer_2:instDebouncer|enARdFF_2:second|int_q                                    ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width  ; GClock ; Rise       ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width  ; GClock ; Rise       ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width  ; GClock ; Rise       ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width  ; GClock ; Rise       ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width  ; GClock ; Rise       ; FSMController:instFSMController|enARdFF_2:\generateDFF:0:dffInst|int_q              ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width  ; GClock ; Rise       ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width  ; GClock ; Rise       ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width  ; GClock ; Rise       ; FSMController:instFSMController|enARdFF_2:\generateDFF:3:dffInst|int_q              ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width  ; GClock ; Rise       ; debouncer_2:instDebouncer|enARdFF_2:first|int_q                                     ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width  ; GClock ; Rise       ; debouncer_2:instDebouncer|enARdFF_2:second|int_q                                    ;
; -0.060 ; 0.095        ; 0.155          ; Low Pulse Width  ; GClock ; Rise       ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q                      ;
; -0.060 ; 0.095        ; 0.155          ; Low Pulse Width  ; GClock ; Rise       ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q              ;
; -0.060 ; 0.095        ; 0.155          ; Low Pulse Width  ; GClock ; Rise       ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_1 ;
; 0.113  ; 0.113        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; instCounter16|\generateDFF:0:dffInst|int_q|clk                                      ;
; 0.113  ; 0.113        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; instFSMController|\generateDFF:2:dffInst|int_q|clk                                  ;
; 0.113  ; 0.113        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; instFSMController|\generateDFF:2:dffInst|int_q~_Duplicate_1|clk                     ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; instCounter16|\generateDFF:0:dffInst|int_q~_Duplicate_1|clk                         ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; instCounter16|\generateDFF:1:dffInst|int_q|clk                                      ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; instCounter16|\generateDFF:2:dffInst|int_q|clk                                      ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; instCounter16|\generateDFF:3:dffInst|int_q|clk                                      ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; instFSMController|\generateDFF:0:dffInst|int_q|clk                                  ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; instFSMController|\generateDFF:1:dffInst|int_q|clk                                  ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; instFSMController|\generateDFF:2:dffInst|int_q~_Duplicate_2|clk                     ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; instFSMController|\generateDFF:3:dffInst|int_q|clk                                  ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; instDebouncer|first|int_q|clk                                                       ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; instDebouncer|second|int_q|clk                                                      ;
; 0.120  ; 0.120        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; GClock~input|o                                                                      ;
; 0.133  ; 0.133        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; GClock~inputclkctrl|inclk[0]                                                        ;
; 0.133  ; 0.133        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; GClock~inputclkctrl|outclk                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; GClock~input|i                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; GClock ; Rise       ; GClock~input|i                                                                      ;
; 0.660  ; 0.876        ; 0.216          ; High Pulse Width ; GClock ; Rise       ; debouncer_2:instDebouncer|enARdFF_2:first|int_q                                     ;
; 0.660  ; 0.876        ; 0.216          ; High Pulse Width ; GClock ; Rise       ; debouncer_2:instDebouncer|enARdFF_2:second|int_q                                    ;
; 0.661  ; 0.877        ; 0.216          ; High Pulse Width ; GClock ; Rise       ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q~_Duplicate_1         ;
; 0.661  ; 0.877        ; 0.216          ; High Pulse Width ; GClock ; Rise       ; Counter16:instCounter16|enARdFF_2:\generateDFF:1:dffInst|int_q                      ;
; 0.661  ; 0.877        ; 0.216          ; High Pulse Width ; GClock ; Rise       ; Counter16:instCounter16|enARdFF_2:\generateDFF:2:dffInst|int_q                      ;
; 0.661  ; 0.877        ; 0.216          ; High Pulse Width ; GClock ; Rise       ; Counter16:instCounter16|enARdFF_2:\generateDFF:3:dffInst|int_q                      ;
; 0.661  ; 0.877        ; 0.216          ; High Pulse Width ; GClock ; Rise       ; FSMController:instFSMController|enARdFF_2:\generateDFF:0:dffInst|int_q              ;
; 0.661  ; 0.877        ; 0.216          ; High Pulse Width ; GClock ; Rise       ; FSMController:instFSMController|enARdFF_2:\generateDFF:1:dffInst|int_q              ;
; 0.661  ; 0.877        ; 0.216          ; High Pulse Width ; GClock ; Rise       ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_2 ;
; 0.661  ; 0.877        ; 0.216          ; High Pulse Width ; GClock ; Rise       ; FSMController:instFSMController|enARdFF_2:\generateDFF:3:dffInst|int_q              ;
; 0.753  ; 0.903        ; 0.150          ; High Pulse Width ; GClock ; Rise       ; Counter16:instCounter16|enARdFF_2:\generateDFF:0:dffInst|int_q                      ;
; 0.753  ; 0.903        ; 0.150          ; High Pulse Width ; GClock ; Rise       ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q              ;
; 0.753  ; 0.903        ; 0.150          ; High Pulse Width ; GClock ; Rise       ; FSMController:instFSMController|enARdFF_2:\generateDFF:2:dffInst|int_q~_Duplicate_1 ;
; 0.866  ; 0.866        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; GClock~inputclkctrl|inclk[0]                                                        ;
; 0.866  ; 0.866        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; GClock~inputclkctrl|outclk                                                          ;
; 0.880  ; 0.880        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; GClock~input|o                                                                      ;
; 0.882  ; 0.882        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; instCounter16|\generateDFF:0:dffInst|int_q~_Duplicate_1|clk                         ;
; 0.882  ; 0.882        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; instCounter16|\generateDFF:1:dffInst|int_q|clk                                      ;
; 0.882  ; 0.882        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; instCounter16|\generateDFF:2:dffInst|int_q|clk                                      ;
; 0.882  ; 0.882        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; instCounter16|\generateDFF:3:dffInst|int_q|clk                                      ;
; 0.882  ; 0.882        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; instDebouncer|first|int_q|clk                                                       ;
; 0.882  ; 0.882        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; instDebouncer|second|int_q|clk                                                      ;
; 0.882  ; 0.882        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; instFSMController|\generateDFF:0:dffInst|int_q|clk                                  ;
; 0.882  ; 0.882        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; instFSMController|\generateDFF:1:dffInst|int_q|clk                                  ;
; 0.882  ; 0.882        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; instFSMController|\generateDFF:2:dffInst|int_q~_Duplicate_2|clk                     ;
; 0.882  ; 0.882        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; instFSMController|\generateDFF:3:dffInst|int_q|clk                                  ;
; 0.887  ; 0.887        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; instCounter16|\generateDFF:0:dffInst|int_q|clk                                      ;
; 0.887  ; 0.887        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; instFSMController|\generateDFF:2:dffInst|int_q|clk                                  ;
; 0.887  ; 0.887        ; 0.000          ; High Pulse Width ; GClock ; Rise       ; instFSMController|\generateDFF:2:dffInst|int_q~_Duplicate_1|clk                     ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; MSC[*]    ; GClock     ; 1.142 ; 1.751 ; Rise       ; GClock          ;
;  MSC[0]   ; GClock     ; 1.142 ; 1.751 ; Rise       ; GClock          ;
;  MSC[1]   ; GClock     ; 0.677 ; 1.279 ; Rise       ; GClock          ;
;  MSC[2]   ; GClock     ; 0.931 ; 1.564 ; Rise       ; GClock          ;
;  MSC[3]   ; GClock     ; 0.812 ; 1.432 ; Rise       ; GClock          ;
; SSC[*]    ; GClock     ; 1.201 ; 1.816 ; Rise       ; GClock          ;
;  SSC[0]   ; GClock     ; 1.201 ; 1.816 ; Rise       ; GClock          ;
;  SSC[1]   ; GClock     ; 0.793 ; 1.407 ; Rise       ; GClock          ;
;  SSC[2]   ; GClock     ; 0.749 ; 1.349 ; Rise       ; GClock          ;
;  SSC[3]   ; GClock     ; 0.851 ; 1.464 ; Rise       ; GClock          ;
; SSCS      ; GClock     ; 0.783 ; 1.397 ; Rise       ; GClock          ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; MSC[*]    ; GClock     ; -0.450 ; -1.036 ; Rise       ; GClock          ;
;  MSC[0]   ; GClock     ; -0.742 ; -1.345 ; Rise       ; GClock          ;
;  MSC[1]   ; GClock     ; -0.450 ; -1.036 ; Rise       ; GClock          ;
;  MSC[2]   ; GClock     ; -0.659 ; -1.268 ; Rise       ; GClock          ;
;  MSC[3]   ; GClock     ; -0.568 ; -1.161 ; Rise       ; GClock          ;
; SSC[*]    ; GClock     ; -0.520 ; -1.104 ; Rise       ; GClock          ;
;  SSC[0]   ; GClock     ; -0.791 ; -1.392 ; Rise       ; GClock          ;
;  SSC[1]   ; GClock     ; -0.557 ; -1.142 ; Rise       ; GClock          ;
;  SSC[2]   ; GClock     ; -0.520 ; -1.104 ; Rise       ; GClock          ;
;  SSC[3]   ; GClock     ; -0.617 ; -1.216 ; Rise       ; GClock          ;
; SSCS      ; GClock     ; -0.424 ; -1.002 ; Rise       ; GClock          ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; BCD1[*]   ; GClock     ; 5.210 ; 5.380 ; Rise       ; GClock          ;
;  BCD1[0]  ; GClock     ; 3.335 ; 3.354 ; Rise       ; GClock          ;
;  BCD1[1]  ; GClock     ; 5.210 ; 5.380 ; Rise       ; GClock          ;
;  BCD1[2]  ; GClock     ; 4.220 ; 4.332 ; Rise       ; GClock          ;
;  BCD1[3]  ; GClock     ; 4.295 ; 4.267 ; Rise       ; GClock          ;
; BCD2[*]   ; GClock     ; 4.246 ; 4.357 ; Rise       ; GClock          ;
;  BCD2[0]  ; GClock     ; 4.246 ; 4.357 ; Rise       ; GClock          ;
; MSTL[*]   ; GClock     ; 4.369 ; 4.255 ; Rise       ; GClock          ;
;  MSTL[0]  ; GClock     ; 4.369 ; 4.255 ; Rise       ; GClock          ;
;  MSTL[1]  ; GClock     ; 4.068 ; 4.163 ; Rise       ; GClock          ;
;  MSTL[2]  ; GClock     ; 3.335 ; 3.354 ; Rise       ; GClock          ;
; SSTL[*]   ; GClock     ; 4.075 ; 4.130 ; Rise       ; GClock          ;
;  SSTL[0]  ; GClock     ; 4.075 ; 4.063 ; Rise       ; GClock          ;
;  SSTL[1]  ; GClock     ; 4.030 ; 4.130 ; Rise       ; GClock          ;
;  SSTL[2]  ; GClock     ; 3.355 ; 3.374 ; Rise       ; GClock          ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; BCD1[*]   ; GClock     ; 3.275 ; 3.295 ; Rise       ; GClock          ;
;  BCD1[0]  ; GClock     ; 3.275 ; 3.295 ; Rise       ; GClock          ;
;  BCD1[1]  ; GClock     ; 4.947 ; 5.044 ; Rise       ; GClock          ;
;  BCD1[2]  ; GClock     ; 3.955 ; 4.039 ; Rise       ; GClock          ;
;  BCD1[3]  ; GClock     ; 4.011 ; 3.991 ; Rise       ; GClock          ;
; BCD2[*]   ; GClock     ; 3.987 ; 4.079 ; Rise       ; GClock          ;
;  BCD2[0]  ; GClock     ; 3.987 ; 4.079 ; Rise       ; GClock          ;
; MSTL[*]   ; GClock     ; 3.275 ; 3.295 ; Rise       ; GClock          ;
;  MSTL[0]  ; GClock     ; 4.160 ; 4.060 ; Rise       ; GClock          ;
;  MSTL[1]  ; GClock     ; 3.930 ; 3.912 ; Rise       ; GClock          ;
;  MSTL[2]  ; GClock     ; 3.275 ; 3.295 ; Rise       ; GClock          ;
; SSTL[*]   ; GClock     ; 3.295 ; 3.315 ; Rise       ; GClock          ;
;  SSTL[0]  ; GClock     ; 3.841 ; 3.928 ; Rise       ; GClock          ;
;  SSTL[1]  ; GClock     ; 3.843 ; 3.931 ; Rise       ; GClock          ;
;  SSTL[2]  ; GClock     ; 3.295 ; 3.315 ; Rise       ; GClock          ;
+-----------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -1.671  ; 0.181 ; N/A      ; N/A     ; -3.000              ;
;  GClock          ; -1.671  ; 0.181 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -14.335 ; 0.0   ; 0.0      ; 0.0     ; -19.705             ;
;  GClock          ; -14.335 ; 0.000 ; N/A      ; N/A     ; -19.705             ;
+------------------+---------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; MSC[*]    ; GClock     ; 2.570 ; 2.958 ; Rise       ; GClock          ;
;  MSC[0]   ; GClock     ; 2.570 ; 2.958 ; Rise       ; GClock          ;
;  MSC[1]   ; GClock     ; 1.561 ; 1.924 ; Rise       ; GClock          ;
;  MSC[2]   ; GClock     ; 2.117 ; 2.449 ; Rise       ; GClock          ;
;  MSC[3]   ; GClock     ; 1.817 ; 2.185 ; Rise       ; GClock          ;
; SSC[*]    ; GClock     ; 2.672 ; 3.063 ; Rise       ; GClock          ;
;  SSC[0]   ; GClock     ; 2.672 ; 3.063 ; Rise       ; GClock          ;
;  SSC[1]   ; GClock     ; 1.763 ; 2.115 ; Rise       ; GClock          ;
;  SSC[2]   ; GClock     ; 1.712 ; 2.016 ; Rise       ; GClock          ;
;  SSC[3]   ; GClock     ; 1.944 ; 2.254 ; Rise       ; GClock          ;
; SSCS      ; GClock     ; 1.742 ; 2.076 ; Rise       ; GClock          ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; MSC[*]    ; GClock     ; -0.450 ; -1.036 ; Rise       ; GClock          ;
;  MSC[0]   ; GClock     ; -0.742 ; -1.345 ; Rise       ; GClock          ;
;  MSC[1]   ; GClock     ; -0.450 ; -1.036 ; Rise       ; GClock          ;
;  MSC[2]   ; GClock     ; -0.659 ; -1.268 ; Rise       ; GClock          ;
;  MSC[3]   ; GClock     ; -0.568 ; -1.161 ; Rise       ; GClock          ;
; SSC[*]    ; GClock     ; -0.520 ; -1.104 ; Rise       ; GClock          ;
;  SSC[0]   ; GClock     ; -0.791 ; -1.392 ; Rise       ; GClock          ;
;  SSC[1]   ; GClock     ; -0.557 ; -1.142 ; Rise       ; GClock          ;
;  SSC[2]   ; GClock     ; -0.520 ; -1.104 ; Rise       ; GClock          ;
;  SSC[3]   ; GClock     ; -0.617 ; -1.216 ; Rise       ; GClock          ;
; SSCS      ; GClock     ; -0.424 ; -1.002 ; Rise       ; GClock          ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; BCD1[*]   ; GClock     ; 9.587 ; 9.638 ; Rise       ; GClock          ;
;  BCD1[0]  ; GClock     ; 6.110 ; 6.083 ; Rise       ; GClock          ;
;  BCD1[1]  ; GClock     ; 9.587 ; 9.638 ; Rise       ; GClock          ;
;  BCD1[2]  ; GClock     ; 8.057 ; 8.032 ; Rise       ; GClock          ;
;  BCD1[3]  ; GClock     ; 8.085 ; 8.006 ; Rise       ; GClock          ;
; BCD2[*]   ; GClock     ; 8.077 ; 8.047 ; Rise       ; GClock          ;
;  BCD2[0]  ; GClock     ; 8.077 ; 8.047 ; Rise       ; GClock          ;
; MSTL[*]   ; GClock     ; 8.073 ; 8.134 ; Rise       ; GClock          ;
;  MSTL[0]  ; GClock     ; 8.073 ; 8.134 ; Rise       ; GClock          ;
;  MSTL[1]  ; GClock     ; 7.691 ; 7.680 ; Rise       ; GClock          ;
;  MSTL[2]  ; GClock     ; 6.110 ; 6.083 ; Rise       ; GClock          ;
; SSTL[*]   ; GClock     ; 7.687 ; 7.651 ; Rise       ; GClock          ;
;  SSTL[0]  ; GClock     ; 7.687 ; 7.575 ; Rise       ; GClock          ;
;  SSTL[1]  ; GClock     ; 7.655 ; 7.651 ; Rise       ; GClock          ;
;  SSTL[2]  ; GClock     ; 6.130 ; 6.103 ; Rise       ; GClock          ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; BCD1[*]   ; GClock     ; 3.275 ; 3.295 ; Rise       ; GClock          ;
;  BCD1[0]  ; GClock     ; 3.275 ; 3.295 ; Rise       ; GClock          ;
;  BCD1[1]  ; GClock     ; 4.947 ; 5.044 ; Rise       ; GClock          ;
;  BCD1[2]  ; GClock     ; 3.955 ; 4.039 ; Rise       ; GClock          ;
;  BCD1[3]  ; GClock     ; 4.011 ; 3.991 ; Rise       ; GClock          ;
; BCD2[*]   ; GClock     ; 3.987 ; 4.079 ; Rise       ; GClock          ;
;  BCD2[0]  ; GClock     ; 3.987 ; 4.079 ; Rise       ; GClock          ;
; MSTL[*]   ; GClock     ; 3.275 ; 3.295 ; Rise       ; GClock          ;
;  MSTL[0]  ; GClock     ; 4.160 ; 4.060 ; Rise       ; GClock          ;
;  MSTL[1]  ; GClock     ; 3.930 ; 3.912 ; Rise       ; GClock          ;
;  MSTL[2]  ; GClock     ; 3.275 ; 3.295 ; Rise       ; GClock          ;
; SSTL[*]   ; GClock     ; 3.295 ; 3.315 ; Rise       ; GClock          ;
;  SSTL[0]  ; GClock     ; 3.841 ; 3.928 ; Rise       ; GClock          ;
;  SSTL[1]  ; GClock     ; 3.843 ; 3.931 ; Rise       ; GClock          ;
;  SSTL[2]  ; GClock     ; 3.295 ; 3.315 ; Rise       ; GClock          ;
+-----------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; BCD1[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BCD1[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BCD1[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BCD1[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BCD2[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BCD2[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BCD2[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BCD2[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MSTL[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MSTL[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MSTL[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSTL[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSTL[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSTL[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SSC[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; MSC[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GClock                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GReset                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SSC[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; MSC[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SSC[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; MSC[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SSC[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; MSC[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SSCS                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; BCD1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; BCD1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; BCD1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; BCD1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; BCD2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; BCD2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; BCD2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; BCD2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; MSTL[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; MSTL[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; MSTL[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SSTL[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SSTL[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SSTL[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; BCD1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; BCD1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; BCD1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; BCD1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; BCD2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; BCD2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; BCD2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; BCD2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; MSTL[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; MSTL[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; MSTL[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SSTL[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SSTL[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SSTL[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; BCD1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; BCD1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; BCD1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; BCD1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; BCD2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; BCD2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; BCD2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; BCD2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MSTL[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; MSTL[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MSTL[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SSTL[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SSTL[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SSTL[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; GClock     ; GClock   ; 88       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; GClock     ; GClock   ; 88       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 10    ; 10   ;
; Unconstrained Input Port Paths  ; 25    ; 25   ;
; Unconstrained Output Ports      ; 11    ; 11   ;
; Unconstrained Output Port Paths ; 23    ; 23   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Nov 10 18:59:45 2023
Info: Command: quartus_sta Project -c Project
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Project.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name GClock GClock
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.671
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.671       -14.335 GClock 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.401         0.000 GClock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -19.705 GClock 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.423
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.423       -11.817 GClock 
Info (332146): Worst-case hold slack is 0.353
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.353         0.000 GClock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -19.705 GClock 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.280
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.280        -1.245 GClock 
Info (332146): Worst-case hold slack is 0.181
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.181         0.000 GClock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -16.800 GClock 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 580 megabytes
    Info: Processing ended: Fri Nov 10 18:59:52 2023
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:05


