Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Thu Jun 21 16:01:45 2018
| Host             : PC-201805041311 running 64-bit major release  (build 9200)
| Command          : report_power -file ethernet_4port_power_routed.rpt -pb ethernet_4port_power_summary_routed.pb -rpx ethernet_4port_power_routed.rpx
| Design           : ethernet_4port
| Device           : xc7a100tfgg484-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.263        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.165        |
| Device Static (W)        | 0.098        |
| Effective TJA (C/W)      | 2.7          |
| Max Ambient (C)          | 84.3         |
| Junction Temperature (C) | 25.7         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.061 |       11 |       --- |             --- |
| Slice Logic    |     0.015 |    26479 |       --- |             --- |
|   LUT as Logic |     0.013 |    10919 |     63400 |           17.22 |
|   CARRY4       |     0.002 |     1796 |     15850 |           11.33 |
|   Register     |    <0.001 |    11040 |    126800 |            8.71 |
|   F7/F8 Muxes  |    <0.001 |        8 |     63400 |            0.01 |
|   Others       |     0.000 |      274 |       --- |             --- |
| Signals        |     0.018 |    20064 |       --- |             --- |
| Block RAM      |     0.013 |       10 |       135 |            7.41 |
| I/O            |     0.059 |       94 |       285 |           32.98 |
| Static Power   |     0.098 |          |           |                 |
| Total          |     0.263 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.122 |       0.107 |      0.016 |
| Vccaux    |       1.800 |     0.020 |       0.002 |      0.018 |
| Vcco33    |       3.300 |     0.021 |       0.017 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.001 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.7                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------+---------+-----------------+
| Clock     | Domain  | Constraint (ns) |
+-----------+---------+-----------------+
| e1_rx_clk | e1_gtxc |             8.0 |
| e1_rx_clk | e1_rxc  |             8.0 |
| e2_rx_clk | e2_gtxc |             8.0 |
| e2_rx_clk | e2_rxc  |             8.0 |
| e3_rx_clk | e3_gtxc |             8.0 |
| e3_rx_clk | e3_rxc  |             8.0 |
| e4_rx_clk | e4_gtxc |             8.0 |
| e4_rx_clk | e4_rxc  |             8.0 |
+-----------+---------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------------------+-----------+
| Name                                                             | Power (W) |
+------------------------------------------------------------------+-----------+
| ethernet_4port                                                   |     0.165 |
|   u1                                                             |     0.026 |
|     mac_test0                                                    |     0.026 |
|       ax0                                                        |    <0.001 |
|       mac_top0                                                   |     0.025 |
|         cache0                                                   |    <0.001 |
|         icmp0                                                    |     0.007 |
|           icmp_receive_ram                                       |     0.002 |
|             U0                                                   |     0.002 |
|               inst_blk_mem_gen                                   |     0.002 |
|                 gnbram.gnativebmg.native_blk_mem_gen             |     0.002 |
|                   valid.cstr                                     |     0.002 |
|                     ramloop[0].ram.r                             |     0.002 |
|                       prim_noinit.ram                            |     0.002 |
|         mac_rx0                                                  |     0.010 |
|           arp0                                                   |     0.001 |
|           c0                                                     |    <0.001 |
|           ip0                                                    |     0.001 |
|           mac0                                                   |     0.003 |
|           udp0                                                   |     0.004 |
|             udp_receive_ram                                      |     0.001 |
|               U0                                                 |     0.001 |
|                 inst_blk_mem_gen                                 |     0.001 |
|                   gnbram.gnativebmg.native_blk_mem_gen           |     0.001 |
|                     valid.cstr                                   |     0.001 |
|                       ramloop[0].ram.r                           |     0.001 |
|                         prim_noinit.ram                          |     0.001 |
|         mac_tx0                                                  |     0.008 |
|           arp_tx0                                                |    <0.001 |
|           c0                                                     |    <0.001 |
|           ip0                                                    |     0.002 |
|           ipmode                                                 |    <0.001 |
|           mac0                                                   |    <0.001 |
|           mode0                                                  |    <0.001 |
|           udp0                                                   |     0.003 |
|             tx_data_fifo                                         |    <0.001 |
|               U0                                                 |    <0.001 |
|                 inst_fifo_gen                                    |    <0.001 |
|                   gconvfifo.rf                                   |    <0.001 |
|                     grf.rf                                       |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                   |    <0.001 |
|                         grss.gdc.dc                              |    <0.001 |
|                           gsym_dc.dc                             |    <0.001 |
|                         grss.rsts                                |    <0.001 |
|                           c1                                     |     0.000 |
|                           c2                                     |     0.000 |
|                         rpntr                                    |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                   |    <0.001 |
|                         gwss.wsts                                |    <0.001 |
|                           c0                                     |     0.000 |
|                           c1                                     |     0.000 |
|                           gaf.c2                                 |     0.000 |
|                         wpntr                                    |    <0.001 |
|                       gntv_or_sync_fifo.mem                      |    <0.001 |
|                         gbm.gbmg.gbmga.ngecc.bmg                 |    <0.001 |
|                           inst_blk_mem_gen                       |    <0.001 |
|                             gnbram.gnativebmg.native_blk_mem_gen |    <0.001 |
|                               valid.cstr                         |    <0.001 |
|                                 ramloop[0].ram.r                 |    <0.001 |
|                                   prim_noinit.ram                |    <0.001 |
|             udp_tx_checksum                                      |    <0.001 |
|               U0                                                 |    <0.001 |
|                 inst_fifo_gen                                    |    <0.001 |
|                   gconvfifo.rf                                   |    <0.001 |
|                     grf.rf                                       |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                   |    <0.001 |
|                         grss.gdc.dc                              |    <0.001 |
|                           gsym_dc.dc                             |    <0.001 |
|                         grss.rsts                                |    <0.001 |
|                         rpntr                                    |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                   |    <0.001 |
|                         gwss.wsts                                |    <0.001 |
|                         wpntr                                    |    <0.001 |
|                       gntv_or_sync_fifo.mem                      |    <0.001 |
|                         gbm.gbmg.gbmga.ngecc.bmg                 |    <0.001 |
|                           inst_blk_mem_gen                       |    <0.001 |
|                             gnbram.gnativebmg.native_blk_mem_gen |    <0.001 |
|                               valid.cstr                         |    <0.001 |
|                                 ramloop[0].ram.r                 |    <0.001 |
|                                   prim_noinit.ram                |    <0.001 |
|   u2                                                             |     0.026 |
|     mac_test0                                                    |     0.026 |
|       ax0                                                        |    <0.001 |
|       mac_top0                                                   |     0.025 |
|         cache0                                                   |    <0.001 |
|         icmp0                                                    |     0.007 |
|           icmp_receive_ram                                       |     0.002 |
|             U0                                                   |     0.002 |
|               inst_blk_mem_gen                                   |     0.002 |
|                 gnbram.gnativebmg.native_blk_mem_gen             |     0.002 |
|                   valid.cstr                                     |     0.002 |
|                     ramloop[0].ram.r                             |     0.002 |
|                       prim_noinit.ram                            |     0.002 |
|         mac_rx0                                                  |     0.010 |
|           arp0                                                   |     0.001 |
|           c0                                                     |    <0.001 |
|           ip0                                                    |     0.001 |
|           mac0                                                   |     0.003 |
|           udp0                                                   |     0.004 |
|             udp_receive_ram                                      |     0.001 |
|               U0                                                 |     0.001 |
|                 inst_blk_mem_gen                                 |     0.001 |
|                   gnbram.gnativebmg.native_blk_mem_gen           |     0.001 |
|                     valid.cstr                                   |     0.001 |
|                       ramloop[0].ram.r                           |     0.001 |
|                         prim_noinit.ram                          |     0.001 |
|         mac_tx0                                                  |     0.008 |
|           arp_tx0                                                |    <0.001 |
|           c0                                                     |    <0.001 |
|           ip0                                                    |     0.002 |
|           ipmode                                                 |    <0.001 |
|           mac0                                                   |    <0.001 |
|           mode0                                                  |    <0.001 |
|           udp0                                                   |     0.004 |
|             tx_data_fifo                                         |    <0.001 |
|               U0                                                 |    <0.001 |
|                 inst_fifo_gen                                    |    <0.001 |
|                   gconvfifo.rf                                   |    <0.001 |
|                     grf.rf                                       |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                   |    <0.001 |
|                         grss.gdc.dc                              |    <0.001 |
|                           gsym_dc.dc                             |    <0.001 |
|                         grss.rsts                                |    <0.001 |
|                           c1                                     |     0.000 |
|                           c2                                     |     0.000 |
|                         rpntr                                    |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                   |    <0.001 |
|                         gwss.wsts                                |    <0.001 |
|                           c0                                     |     0.000 |
|                           c1                                     |     0.000 |
|                           gaf.c2                                 |     0.000 |
|                         wpntr                                    |    <0.001 |
|                       gntv_or_sync_fifo.mem                      |    <0.001 |
|                         gbm.gbmg.gbmga.ngecc.bmg                 |    <0.001 |
|                           inst_blk_mem_gen                       |    <0.001 |
|                             gnbram.gnativebmg.native_blk_mem_gen |    <0.001 |
|                               valid.cstr                         |    <0.001 |
|                                 ramloop[0].ram.r                 |    <0.001 |
|                                   prim_noinit.ram                |    <0.001 |
|             udp_tx_checksum                                      |    <0.001 |
|               U0                                                 |    <0.001 |
|                 inst_fifo_gen                                    |    <0.001 |
|                   gconvfifo.rf                                   |    <0.001 |
|                     grf.rf                                       |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                   |    <0.001 |
|                         grss.gdc.dc                              |    <0.001 |
|                           gsym_dc.dc                             |    <0.001 |
|                         grss.rsts                                |    <0.001 |
|                         rpntr                                    |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                   |    <0.001 |
|                         gwss.wsts                                |    <0.001 |
|                         wpntr                                    |    <0.001 |
|                       gntv_or_sync_fifo.mem                      |    <0.001 |
|                         gbm.gbmg.gbmga.ngecc.bmg                 |    <0.001 |
|                           inst_blk_mem_gen                       |    <0.001 |
|                             gnbram.gnativebmg.native_blk_mem_gen |    <0.001 |
|                               valid.cstr                         |    <0.001 |
|                                 ramloop[0].ram.r                 |    <0.001 |
|                                   prim_noinit.ram                |    <0.001 |
|   u3                                                             |     0.026 |
|     mac_test0                                                    |     0.026 |
|       ax0                                                        |    <0.001 |
|       mac_top0                                                   |     0.025 |
|         cache0                                                   |    <0.001 |
|         icmp0                                                    |     0.007 |
|           icmp_receive_ram                                       |     0.002 |
|             U0                                                   |     0.002 |
|               inst_blk_mem_gen                                   |     0.002 |
|                 gnbram.gnativebmg.native_blk_mem_gen             |     0.002 |
|                   valid.cstr                                     |     0.002 |
|                     ramloop[0].ram.r                             |     0.002 |
|                       prim_noinit.ram                            |     0.002 |
|         mac_rx0                                                  |     0.010 |
|           arp0                                                   |     0.001 |
|           c0                                                     |    <0.001 |
|           ip0                                                    |     0.001 |
|           mac0                                                   |     0.003 |
|           udp0                                                   |     0.004 |
|             udp_receive_ram                                      |     0.001 |
|               U0                                                 |     0.001 |
|                 inst_blk_mem_gen                                 |     0.001 |
|                   gnbram.gnativebmg.native_blk_mem_gen           |     0.001 |
|                     valid.cstr                                   |     0.001 |
|                       ramloop[0].ram.r                           |     0.001 |
|                         prim_noinit.ram                          |     0.001 |
|         mac_tx0                                                  |     0.008 |
|           arp_tx0                                                |    <0.001 |
|           c0                                                     |    <0.001 |
|           ip0                                                    |     0.002 |
|           ipmode                                                 |    <0.001 |
|           mac0                                                   |    <0.001 |
|           mode0                                                  |    <0.001 |
|           udp0                                                   |     0.003 |
|             tx_data_fifo                                         |    <0.001 |
|               U0                                                 |    <0.001 |
|                 inst_fifo_gen                                    |    <0.001 |
|                   gconvfifo.rf                                   |    <0.001 |
|                     grf.rf                                       |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                   |    <0.001 |
|                         grss.gdc.dc                              |    <0.001 |
|                           gsym_dc.dc                             |    <0.001 |
|                         grss.rsts                                |    <0.001 |
|                           c1                                     |     0.000 |
|                           c2                                     |     0.000 |
|                         rpntr                                    |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                   |    <0.001 |
|                         gwss.wsts                                |    <0.001 |
|                           c0                                     |     0.000 |
|                           c1                                     |     0.000 |
|                           gaf.c2                                 |     0.000 |
|                         wpntr                                    |    <0.001 |
|                       gntv_or_sync_fifo.mem                      |    <0.001 |
|                         gbm.gbmg.gbmga.ngecc.bmg                 |    <0.001 |
|                           inst_blk_mem_gen                       |    <0.001 |
|                             gnbram.gnativebmg.native_blk_mem_gen |    <0.001 |
|                               valid.cstr                         |    <0.001 |
|                                 ramloop[0].ram.r                 |    <0.001 |
|                                   prim_noinit.ram                |    <0.001 |
|             udp_tx_checksum                                      |    <0.001 |
|               U0                                                 |    <0.001 |
|                 inst_fifo_gen                                    |    <0.001 |
|                   gconvfifo.rf                                   |    <0.001 |
|                     grf.rf                                       |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                   |    <0.001 |
|                         grss.gdc.dc                              |    <0.001 |
|                           gsym_dc.dc                             |    <0.001 |
|                         grss.rsts                                |    <0.001 |
|                         rpntr                                    |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                   |    <0.001 |
|                         gwss.wsts                                |    <0.001 |
|                         wpntr                                    |    <0.001 |
|                       gntv_or_sync_fifo.mem                      |    <0.001 |
|                         gbm.gbmg.gbmga.ngecc.bmg                 |    <0.001 |
|                           inst_blk_mem_gen                       |    <0.001 |
|                             gnbram.gnativebmg.native_blk_mem_gen |    <0.001 |
|                               valid.cstr                         |    <0.001 |
|                                 ramloop[0].ram.r                 |    <0.001 |
|                                   prim_noinit.ram                |    <0.001 |
|   u4                                                             |     0.027 |
|     mac_test0                                                    |     0.027 |
|       ax0                                                        |    <0.001 |
|       mac_top0                                                   |     0.026 |
|         cache0                                                   |    <0.001 |
|         icmp0                                                    |     0.007 |
|           icmp_receive_ram                                       |     0.002 |
|             U0                                                   |     0.002 |
|               inst_blk_mem_gen                                   |     0.002 |
|                 gnbram.gnativebmg.native_blk_mem_gen             |     0.002 |
|                   valid.cstr                                     |     0.002 |
|                     ramloop[0].ram.r                             |     0.002 |
|                       prim_noinit.ram                            |     0.002 |
|         mac_rx0                                                  |     0.010 |
|           arp0                                                   |     0.001 |
|           c0                                                     |    <0.001 |
|           ip0                                                    |     0.001 |
|           mac0                                                   |     0.003 |
|           udp0                                                   |     0.004 |
|             udp_receive_ram                                      |     0.001 |
|               U0                                                 |     0.001 |
|                 inst_blk_mem_gen                                 |     0.001 |
|                   gnbram.gnativebmg.native_blk_mem_gen           |     0.001 |
|                     valid.cstr                                   |     0.001 |
|                       ramloop[0].ram.r                           |     0.001 |
|                         prim_noinit.ram                          |     0.001 |
|         mac_tx0                                                  |     0.008 |
|           arp_tx0                                                |    <0.001 |
|           c0                                                     |    <0.001 |
|           ip0                                                    |     0.002 |
|           ipmode                                                 |    <0.001 |
|           mac0                                                   |    <0.001 |
|           mode0                                                  |    <0.001 |
|           udp0                                                   |     0.004 |
|             tx_data_fifo                                         |    <0.001 |
|               U0                                                 |    <0.001 |
|                 inst_fifo_gen                                    |    <0.001 |
|                   gconvfifo.rf                                   |    <0.001 |
|                     grf.rf                                       |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                   |    <0.001 |
|                         grss.gdc.dc                              |    <0.001 |
|                           gsym_dc.dc                             |    <0.001 |
|                         grss.rsts                                |    <0.001 |
|                           c1                                     |     0.000 |
|                           c2                                     |     0.000 |
|                         rpntr                                    |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                   |    <0.001 |
|                         gwss.wsts                                |    <0.001 |
|                           c0                                     |     0.000 |
|                           c1                                     |     0.000 |
|                           gaf.c2                                 |     0.000 |
|                         wpntr                                    |    <0.001 |
|                       gntv_or_sync_fifo.mem                      |    <0.001 |
|                         gbm.gbmg.gbmga.ngecc.bmg                 |    <0.001 |
|                           inst_blk_mem_gen                       |    <0.001 |
|                             gnbram.gnativebmg.native_blk_mem_gen |    <0.001 |
|                               valid.cstr                         |    <0.001 |
|                                 ramloop[0].ram.r                 |    <0.001 |
|                                   prim_noinit.ram                |    <0.001 |
|             udp_tx_checksum                                      |    <0.001 |
|               U0                                                 |    <0.001 |
|                 inst_fifo_gen                                    |    <0.001 |
|                   gconvfifo.rf                                   |    <0.001 |
|                     grf.rf                                       |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                   |    <0.001 |
|                         grss.gdc.dc                              |    <0.001 |
|                           gsym_dc.dc                             |    <0.001 |
|                         grss.rsts                                |    <0.001 |
|                         rpntr                                    |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                   |    <0.001 |
|                         gwss.wsts                                |    <0.001 |
|                         wpntr                                    |    <0.001 |
|                       gntv_or_sync_fifo.mem                      |    <0.001 |
|                         gbm.gbmg.gbmga.ngecc.bmg                 |    <0.001 |
|                           inst_blk_mem_gen                       |    <0.001 |
|                             gnbram.gnativebmg.native_blk_mem_gen |    <0.001 |
|                               valid.cstr                         |    <0.001 |
|                                 ramloop[0].ram.r                 |    <0.001 |
|                                   prim_noinit.ram                |    <0.001 |
+------------------------------------------------------------------+-----------+


