

================================================================
== Vitis HLS Report for 'master_fix_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_264_2'
================================================================
* Date:           Wed Jul 27 16:07:19 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        Testing
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.41 ns|  7.040 ns|     2.81 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1022|     1022|  10.639 us|  10.639 us|  1022|  1022|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_263_1_VITIS_LOOP_264_2  |     1020|     1020|        14|          1|          1|  1008|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    365|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|     162|    153|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     81|    -|
|Register         |        -|    -|     543|    128|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     705|    727|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+---------------------+---------+----+-----+-----+-----+
    |         Instance        |        Module       | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------+---------------------+---------+----+-----+-----+-----+
    |mul_7ns_9ns_15_1_1_U92   |mul_7ns_9ns_15_1_1   |        0|   0|    0|   51|    0|
    |urem_7ns_3ns_2_11_1_U91  |urem_7ns_3ns_2_11_1  |        0|   0|  162|  102|    0|
    +-------------------------+---------------------+---------+----+-----+-----+-----+
    |Total                    |                     |        0|   0|  162|  153|    0|
    +-------------------------+---------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln263_1_fu_160_p2     |         +|   0|  0|  13|          10|           1|
    |add_ln263_fu_172_p2       |         +|   0|  0|  13|           4|           1|
    |add_ln264_fu_252_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln269_1_fu_289_p2     |         +|   0|  0|  12|          12|           4|
    |add_ln269_2_fu_294_p2     |         +|   0|  0|  12|          12|          12|
    |add_ln269_3_fu_305_p2     |         +|   0|  0|  12|          12|           5|
    |add_ln269_4_fu_310_p2     |         +|   0|  0|  12|          12|          12|
    |add_ln269_fu_279_p2       |         +|   0|  0|  12|          12|          12|
    |empty_37_fu_328_p2        |         +|   0|  0|  14|           9|           9|
    |sub_ln269_fu_220_p2       |         -|   0|  0|  12|          12|          12|
    |icmp_ln1548_1_fu_366_p2   |      icmp|   0|  0|  19|          35|          35|
    |icmp_ln1548_2_fu_376_p2   |      icmp|   0|  0|  19|          35|          35|
    |icmp_ln1548_fu_354_p2     |      icmp|   0|  0|  19|          35|          35|
    |icmp_ln263_fu_154_p2      |      icmp|   0|  0|  11|          10|           6|
    |icmp_ln264_fu_178_p2      |      icmp|   0|  0|  10|           7|           3|
    |icmp_ln265_fu_338_p2      |      icmp|   0|  0|   8|           2|           1|
    |select_ln263_1_fu_192_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln263_fu_184_p3    |    select|   0|  0|   7|           1|           1|
    |select_ln265_fu_347_p3    |    select|   0|  0|  35|           1|           1|
    |select_ln270_1_fu_370_p3  |    select|   0|  0|  35|           1|          35|
    |select_ln270_2_fu_381_p3  |    select|   0|  0|  35|           1|          35|
    |select_ln270_fu_359_p3    |    select|   0|  0|  35|           1|          35|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 365|         233|         297|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_d_load               |   9|          2|    4|          8|
    |ap_sig_allocacmp_i_load               |   9|          2|    7|         14|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   10|         20|
    |ap_sig_allocacmp_p_load               |   9|          2|   35|         70|
    |d_fu_78                               |   9|          2|    4|          8|
    |i_fu_74                               |   9|          2|    7|         14|
    |indvar_flatten_fu_82                  |   9|          2|   10|         20|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  81|         18|   79|        158|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |conv1_load_1_reg_477               |  35|   0|   35|          0|
    |conv1_load_2_reg_483               |  35|   0|   35|          0|
    |conv1_load_reg_471                 |  35|   0|   35|          0|
    |d_fu_78                            |   4|   0|    4|          0|
    |empty_37_reg_466                   |   9|   0|    9|          0|
    |empty_fu_70                        |  35|   0|   35|          0|
    |i_fu_74                            |   7|   0|    7|          0|
    |icmp_ln265_reg_489                 |   1|   0|    1|          0|
    |indvar_flatten_fu_82               |  10|   0|   10|          0|
    |select_ln263_1_reg_433             |   4|   0|    4|          0|
    |select_ln270_2_reg_500             |  35|   0|   35|          0|
    |select_ln270_reg_494               |  35|   0|   35|          0|
    |sub_ln269_reg_439                  |   9|   0|   12|          3|
    |tmp_reg_446                        |   6|   0|    6|          0|
    |conv1_load_1_reg_477               |  64|  32|   35|          0|
    |conv1_load_2_reg_483               |  64|  32|   35|          0|
    |conv1_load_reg_471                 |  64|  32|   35|          0|
    |empty_37_reg_466                   |  64|  32|    9|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 543| 128|  404|          3|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |                     Source Object                     |    C Type    |
+-------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_264_2|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_264_2|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_264_2|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_264_2|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_264_2|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_264_2|  return value|
|conv1_address0     |  out|   12|   ap_memory|                                                  conv1|         array|
|conv1_ce0          |  out|    1|   ap_memory|                                                  conv1|         array|
|conv1_q0           |   in|   35|   ap_memory|                                                  conv1|         array|
|conv1_address1     |  out|   12|   ap_memory|                                                  conv1|         array|
|conv1_ce1          |  out|    1|   ap_memory|                                                  conv1|         array|
|conv1_q1           |   in|   35|   ap_memory|                                                  conv1|         array|
|conv1_address2     |  out|   12|   ap_memory|                                                  conv1|         array|
|conv1_ce2          |  out|    1|   ap_memory|                                                  conv1|         array|
|conv1_q2           |   in|   35|   ap_memory|                                                  conv1|         array|
|max1_V_0_address0  |  out|    9|   ap_memory|                                               max1_V_0|         array|
|max1_V_0_ce0       |  out|    1|   ap_memory|                                               max1_V_0|         array|
|max1_V_0_we0       |  out|    1|   ap_memory|                                               max1_V_0|         array|
|max1_V_0_d0        |  out|   35|   ap_memory|                                               max1_V_0|         array|
+-------------------+-----+-----+------------+-------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 1, D = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.83>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 17 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 18 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%d = alloca i32 1"   --->   Operation 19 'alloca' 'd' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 20 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %d"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEC2Ei.exit.i"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i10 %indvar_flatten" [model_functions.cpp:263]   --->   Operation 25 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 26 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.77ns)   --->   "%icmp_ln263 = icmp_eq  i10 %indvar_flatten_load, i10 1008" [model_functions.cpp:263]   --->   Operation 27 'icmp' 'icmp_ln263' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.73ns)   --->   "%add_ln263_1 = add i10 %indvar_flatten_load, i10 1" [model_functions.cpp:263]   --->   Operation 28 'add' 'add_ln263_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln263 = br i1 %icmp_ln263, void %.split25, void %_Z12maxPool1_fixPA3_A8_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA1_S3_.exit.exitStub" [model_functions.cpp:263]   --->   Operation 29 'br' 'br_ln263' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%i_load = load i7 %i" [model_functions.cpp:264]   --->   Operation 30 'load' 'i_load' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%d_load = load i4 %d" [model_functions.cpp:263]   --->   Operation 31 'load' 'd_load' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.73ns)   --->   "%add_ln263 = add i4 %d_load, i4 1" [model_functions.cpp:263]   --->   Operation 32 'add' 'add_ln263' <Predicate = (!icmp_ln263)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (1.48ns)   --->   "%icmp_ln264 = icmp_eq  i7 %i_load, i7 126" [model_functions.cpp:264]   --->   Operation 33 'icmp' 'icmp_ln264' <Predicate = (!icmp_ln263)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.99ns)   --->   "%select_ln263 = select i1 %icmp_ln264, i7 0, i7 %i_load" [model_functions.cpp:263]   --->   Operation 34 'select' 'select_ln263' <Predicate = (!icmp_ln263)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (1.02ns)   --->   "%select_ln263_1 = select i1 %icmp_ln264, i4 %add_ln263, i4 %d_load" [model_functions.cpp:263]   --->   Operation 35 'select' 'select_ln263_1' <Predicate = (!icmp_ln263)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %select_ln263, i5 0" [model_functions.cpp:269]   --->   Operation 36 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %select_ln263, i3 0" [model_functions.cpp:269]   --->   Operation 37 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln269 = zext i10 %tmp_8" [model_functions.cpp:269]   --->   Operation 38 'zext' 'zext_ln269' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.54ns)   --->   "%sub_ln269 = sub i12 %tmp_4, i12 %zext_ln269" [model_functions.cpp:269]   --->   Operation 39 'sub' 'sub_ln269' <Predicate = (!icmp_ln263)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [11/11] (4.21ns)   --->   "%rem_i_urem = urem i7 %select_ln263, i7 3" [model_functions.cpp:263]   --->   Operation 40 'urem' 'rem_i_urem' <Predicate = (!icmp_ln263)> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%select_ln263_cast = zext i7 %select_ln263" [model_functions.cpp:263]   --->   Operation 41 'zext' 'select_ln263_cast' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (4.35ns)   --->   "%mul = mul i15 %select_ln263_cast, i15 171" [model_functions.cpp:263]   --->   Operation 42 'mul' 'mul' <Predicate = (!icmp_ln263)> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp = partselect i6 @_ssdm_op_PartSelect.i6.i15.i32.i32, i15 %mul, i32 9, i32 14" [model_functions.cpp:263]   --->   Operation 43 'partselect' 'tmp' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (1.87ns)   --->   "%add_ln264 = add i7 %select_ln263, i7 1" [model_functions.cpp:264]   --->   Operation 44 'add' 'add_ln264' <Predicate = (!icmp_ln263)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln263 = store i10 %add_ln263_1, i10 %indvar_flatten" [model_functions.cpp:263]   --->   Operation 45 'store' 'store_ln263' <Predicate = (!icmp_ln263)> <Delay = 1.58>
ST_1 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln263 = store i4 %select_ln263_1, i4 %d" [model_functions.cpp:263]   --->   Operation 46 'store' 'store_ln263' <Predicate = (!icmp_ln263)> <Delay = 1.58>
ST_1 : Operation 47 [1/1] (1.58ns)   --->   "%store_ln264 = store i7 %add_ln264, i7 %i" [model_functions.cpp:264]   --->   Operation 47 'store' 'store_ln264' <Predicate = (!icmp_ln263)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.04>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%select_ln263_1_cast1 = zext i4 %select_ln263_1" [model_functions.cpp:263]   --->   Operation 48 'zext' 'select_ln263_1_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%select_ln263_1_cast = zext i4 %select_ln263_1" [model_functions.cpp:263]   --->   Operation 49 'zext' 'select_ln263_1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.54ns)   --->   "%add_ln269 = add i12 %sub_ln269, i12 %select_ln263_1_cast" [model_functions.cpp:269]   --->   Operation 50 'add' 'add_ln269' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln269_1 = zext i12 %add_ln269" [model_functions.cpp:269]   --->   Operation 51 'zext' 'zext_ln269_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%conv1_addr = getelementptr i35 %conv1, i64 0, i64 %zext_ln269_1" [model_functions.cpp:269]   --->   Operation 52 'getelementptr' 'conv1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln269_1 = add i12 %sub_ln269, i12 8" [model_functions.cpp:269]   --->   Operation 53 'add' 'add_ln269_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 54 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln269_2 = add i12 %add_ln269_1, i12 %select_ln263_1_cast" [model_functions.cpp:269]   --->   Operation 54 'add' 'add_ln269_2' <Predicate = true> <Delay = 3.78> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln269_2 = zext i12 %add_ln269_2" [model_functions.cpp:269]   --->   Operation 55 'zext' 'zext_ln269_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%conv1_addr_1 = getelementptr i35 %conv1, i64 0, i64 %zext_ln269_2" [model_functions.cpp:269]   --->   Operation 56 'getelementptr' 'conv1_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln269_3 = add i12 %sub_ln269, i12 16" [model_functions.cpp:269]   --->   Operation 57 'add' 'add_ln269_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 58 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln269_4 = add i12 %add_ln269_3, i12 %select_ln263_1_cast" [model_functions.cpp:269]   --->   Operation 58 'add' 'add_ln269_4' <Predicate = true> <Delay = 3.78> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln269_3 = zext i12 %add_ln269_4" [model_functions.cpp:269]   --->   Operation 59 'zext' 'zext_ln269_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%conv1_addr_2 = getelementptr i35 %conv1, i64 0, i64 %zext_ln269_3" [model_functions.cpp:269]   --->   Operation 60 'getelementptr' 'conv1_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [10/11] (4.21ns)   --->   "%rem_i_urem = urem i7 %select_ln263, i7 3" [model_functions.cpp:263]   --->   Operation 61 'urem' 'rem_i_urem' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [2/2] (3.25ns)   --->   "%conv1_load = load i12 %conv1_addr" [model_functions.cpp:269]   --->   Operation 62 'load' 'conv1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 35> <Depth = 3072> <RAM>
ST_2 : Operation 63 [2/2] (3.25ns)   --->   "%conv1_load_1 = load i12 %conv1_addr_1" [model_functions.cpp:269]   --->   Operation 63 'load' 'conv1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 35> <Depth = 3072> <RAM>
ST_2 : Operation 64 [2/2] (3.25ns)   --->   "%conv1_load_2 = load i12 %conv1_addr_2" [model_functions.cpp:269]   --->   Operation 64 'load' 'conv1_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 35> <Depth = 3072> <RAM>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_10_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %tmp, i3 0" [model_functions.cpp:263]   --->   Operation 65 'bitconcatenate' 'tmp_10_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (1.82ns)   --->   "%empty_37 = add i9 %tmp_10_cast, i9 %select_ln263_1_cast1" [model_functions.cpp:263]   --->   Operation 66 'add' 'empty_37' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.21>
ST_3 : Operation 67 [9/11] (4.21ns)   --->   "%rem_i_urem = urem i7 %select_ln263, i7 3" [model_functions.cpp:263]   --->   Operation 67 'urem' 'rem_i_urem' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/2] (3.25ns)   --->   "%conv1_load = load i12 %conv1_addr" [model_functions.cpp:269]   --->   Operation 68 'load' 'conv1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 35> <Depth = 3072> <RAM>
ST_3 : Operation 69 [1/2] (3.25ns)   --->   "%conv1_load_1 = load i12 %conv1_addr_1" [model_functions.cpp:269]   --->   Operation 69 'load' 'conv1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 35> <Depth = 3072> <RAM>
ST_3 : Operation 70 [1/2] (3.25ns)   --->   "%conv1_load_2 = load i12 %conv1_addr_2" [model_functions.cpp:269]   --->   Operation 70 'load' 'conv1_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 35> <Depth = 3072> <RAM>

State 4 <SV = 3> <Delay = 4.21>
ST_4 : Operation 71 [8/11] (4.21ns)   --->   "%rem_i_urem = urem i7 %select_ln263, i7 3" [model_functions.cpp:263]   --->   Operation 71 'urem' 'rem_i_urem' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.21>
ST_5 : Operation 72 [7/11] (4.21ns)   --->   "%rem_i_urem = urem i7 %select_ln263, i7 3" [model_functions.cpp:263]   --->   Operation 72 'urem' 'rem_i_urem' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.21>
ST_6 : Operation 73 [6/11] (4.21ns)   --->   "%rem_i_urem = urem i7 %select_ln263, i7 3" [model_functions.cpp:263]   --->   Operation 73 'urem' 'rem_i_urem' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.21>
ST_7 : Operation 74 [5/11] (4.21ns)   --->   "%rem_i_urem = urem i7 %select_ln263, i7 3" [model_functions.cpp:263]   --->   Operation 74 'urem' 'rem_i_urem' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.21>
ST_8 : Operation 75 [4/11] (4.21ns)   --->   "%rem_i_urem = urem i7 %select_ln263, i7 3" [model_functions.cpp:263]   --->   Operation 75 'urem' 'rem_i_urem' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.21>
ST_9 : Operation 76 [3/11] (4.21ns)   --->   "%rem_i_urem = urem i7 %select_ln263, i7 3" [model_functions.cpp:263]   --->   Operation 76 'urem' 'rem_i_urem' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.21>
ST_10 : Operation 77 [2/11] (4.21ns)   --->   "%rem_i_urem = urem i7 %select_ln263, i7 3" [model_functions.cpp:263]   --->   Operation 77 'urem' 'rem_i_urem' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.17>
ST_11 : Operation 78 [1/11] (4.21ns)   --->   "%rem_i_urem = urem i7 %select_ln263, i7 3" [model_functions.cpp:263]   --->   Operation 78 'urem' 'rem_i_urem' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln265 = trunc i2 %rem_i_urem" [model_functions.cpp:265]   --->   Operation 79 'trunc' 'trunc_ln265' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 80 [1/1] (0.95ns)   --->   "%icmp_ln265 = icmp_eq  i2 %trunc_ln265, i2 0" [model_functions.cpp:265]   --->   Operation 80 'icmp' 'icmp_ln265' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.53>
ST_12 : Operation 81 [1/1] (0.00ns)   --->   "%p_load = load i35 %empty" [model_functions.cpp:265]   --->   Operation 81 'load' 'p_load' <Predicate = (!icmp_ln265)> <Delay = 0.00>
ST_12 : Operation 82 [1/1] (1.02ns)   --->   "%select_ln265 = select i1 %icmp_ln265, i35 0, i35 %p_load" [model_functions.cpp:265]   --->   Operation 82 'select' 'select_ln265' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 83 [1/1] (2.49ns)   --->   "%icmp_ln1548 = icmp_ult  i35 %select_ln265, i35 %conv1_load"   --->   Operation 83 'icmp' 'icmp_ln1548' <Predicate = true> <Delay = 2.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 84 [1/1] (1.02ns)   --->   "%select_ln270 = select i1 %icmp_ln1548, i35 %conv1_load, i35 %select_ln265" [model_functions.cpp:270]   --->   Operation 84 'select' 'select_ln270' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.03>
ST_13 : Operation 85 [1/1] (2.49ns)   --->   "%icmp_ln1548_1 = icmp_ult  i35 %select_ln270, i35 %conv1_load_1"   --->   Operation 85 'icmp' 'icmp_ln1548_1' <Predicate = true> <Delay = 2.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 86 [1/1] (1.02ns)   --->   "%select_ln270_1 = select i1 %icmp_ln1548_1, i35 %conv1_load_1, i35 %select_ln270" [model_functions.cpp:270]   --->   Operation 86 'select' 'select_ln270_1' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 87 [1/1] (2.49ns)   --->   "%icmp_ln1548_2 = icmp_ult  i35 %select_ln270_1, i35 %conv1_load_2"   --->   Operation 87 'icmp' 'icmp_ln1548_2' <Predicate = true> <Delay = 2.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 88 [1/1] (1.02ns)   --->   "%select_ln270_2 = select i1 %icmp_ln1548_2, i35 %conv1_load_2, i35 %select_ln270_1" [model_functions.cpp:270]   --->   Operation 88 'select' 'select_ln270_2' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 89 [1/1] (0.00ns)   --->   "%store_ln270 = store i35 %select_ln270_2, i35 %empty" [model_functions.cpp:270]   --->   Operation 89 'store' 'store_ln270' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 98 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 98 'ret' 'ret_ln0' <Predicate = (icmp_ln263)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 3.25>
ST_14 : Operation 90 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_263_1_VITIS_LOOP_264_2_str"   --->   Operation 90 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 91 [1/1] (0.00ns)   --->   "%empty_36 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1008, i64 1008, i64 1008"   --->   Operation 91 'speclooptripcount' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 92 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 92 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 93 [1/1] (0.00ns)   --->   "%specloopname_ln258 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [model_functions.cpp:258]   --->   Operation 93 'specloopname' 'specloopname_ln258' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 94 [1/1] (0.00ns)   --->   "%p_cast = zext i9 %empty_37" [model_functions.cpp:263]   --->   Operation 94 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 95 [1/1] (0.00ns)   --->   "%max1_V_0_addr = getelementptr i35 %max1_V_0, i64 0, i64 %p_cast" [model_functions.cpp:263]   --->   Operation 95 'getelementptr' 'max1_V_0_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 96 [1/1] (3.25ns)   --->   "%store_ln271 = store i35 %select_ln270_2, i9 %max1_V_0_addr" [model_functions.cpp:271]   --->   Operation 96 'store' 'store_ln271' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 35> <Depth = 336> <RAM>
ST_14 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEC2Ei.exit.i"   --->   Operation 97 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11133333333333333]; IO mode=ap_memory:ce=0
Port [ max1_V_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                (alloca           ) [ 011111111111110]
i                    (alloca           ) [ 010000000000000]
d                    (alloca           ) [ 010000000000000]
indvar_flatten       (alloca           ) [ 010000000000000]
store_ln0            (store            ) [ 000000000000000]
store_ln0            (store            ) [ 000000000000000]
store_ln0            (store            ) [ 000000000000000]
br_ln0               (br               ) [ 000000000000000]
indvar_flatten_load  (load             ) [ 000000000000000]
specpipeline_ln0     (specpipeline     ) [ 000000000000000]
icmp_ln263           (icmp             ) [ 011111111111110]
add_ln263_1          (add              ) [ 000000000000000]
br_ln263             (br               ) [ 000000000000000]
i_load               (load             ) [ 000000000000000]
d_load               (load             ) [ 000000000000000]
add_ln263            (add              ) [ 000000000000000]
icmp_ln264           (icmp             ) [ 000000000000000]
select_ln263         (select           ) [ 011111111111000]
select_ln263_1       (select           ) [ 011000000000000]
tmp_4                (bitconcatenate   ) [ 000000000000000]
tmp_8                (bitconcatenate   ) [ 000000000000000]
zext_ln269           (zext             ) [ 000000000000000]
sub_ln269            (sub              ) [ 011000000000000]
select_ln263_cast    (zext             ) [ 000000000000000]
mul                  (mul              ) [ 000000000000000]
tmp                  (partselect       ) [ 011000000000000]
add_ln264            (add              ) [ 000000000000000]
store_ln263          (store            ) [ 000000000000000]
store_ln263          (store            ) [ 000000000000000]
store_ln264          (store            ) [ 000000000000000]
select_ln263_1_cast1 (zext             ) [ 000000000000000]
select_ln263_1_cast  (zext             ) [ 000000000000000]
add_ln269            (add              ) [ 000000000000000]
zext_ln269_1         (zext             ) [ 000000000000000]
conv1_addr           (getelementptr    ) [ 010100000000000]
add_ln269_1          (add              ) [ 000000000000000]
add_ln269_2          (add              ) [ 000000000000000]
zext_ln269_2         (zext             ) [ 000000000000000]
conv1_addr_1         (getelementptr    ) [ 010100000000000]
add_ln269_3          (add              ) [ 000000000000000]
add_ln269_4          (add              ) [ 000000000000000]
zext_ln269_3         (zext             ) [ 000000000000000]
conv1_addr_2         (getelementptr    ) [ 010100000000000]
tmp_10_cast          (bitconcatenate   ) [ 000000000000000]
empty_37             (add              ) [ 010111111111111]
conv1_load           (load             ) [ 010011111111100]
conv1_load_1         (load             ) [ 010011111111110]
conv1_load_2         (load             ) [ 010011111111110]
rem_i_urem           (urem             ) [ 000000000000000]
trunc_ln265          (trunc            ) [ 000000000000000]
icmp_ln265           (icmp             ) [ 010000000000100]
p_load               (load             ) [ 000000000000000]
select_ln265         (select           ) [ 000000000000000]
icmp_ln1548          (icmp             ) [ 000000000000000]
select_ln270         (select           ) [ 010000000000010]
icmp_ln1548_1        (icmp             ) [ 000000000000000]
select_ln270_1       (select           ) [ 000000000000000]
icmp_ln1548_2        (icmp             ) [ 000000000000000]
select_ln270_2       (select           ) [ 010000000000001]
store_ln270          (store            ) [ 000000000000000]
specloopname_ln0     (specloopname     ) [ 000000000000000]
empty_36             (speclooptripcount) [ 000000000000000]
specpipeline_ln0     (specpipeline     ) [ 000000000000000]
specloopname_ln258   (specloopname     ) [ 000000000000000]
p_cast               (zext             ) [ 000000000000000]
max1_V_0_addr        (getelementptr    ) [ 000000000000000]
store_ln271          (store            ) [ 000000000000000]
br_ln0               (br               ) [ 000000000000000]
ret_ln0              (ret              ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1"/><MemPortTyVec>1 1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="max1_V_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max1_V_0"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i7.i5"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i7.i3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i6.i3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_263_1_VITIS_LOOP_264_2_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="empty_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="35" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="i_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="d_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="d/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="indvar_flatten_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="conv1_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="35" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="12" slack="0"/>
<pin id="90" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_addr/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="conv1_addr_1_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="35" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="12" slack="0"/>
<pin id="97" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_addr_1/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="conv1_addr_2_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="35" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="12" slack="0"/>
<pin id="104" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_addr_2/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_access_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="12" slack="0"/>
<pin id="109" dir="0" index="1" bw="35" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="0" slack="0"/>
<pin id="112" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="113" dir="0" index="5" bw="35" slack="0"/>
<pin id="114" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="116" dir="0" index="8" bw="12" slack="2147483647"/>
<pin id="117" dir="0" index="9" bw="35" slack="2147483647"/>
<pin id="118" dir="0" index="10" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="3" bw="35" slack="10"/>
<pin id="115" dir="1" index="7" bw="35" slack="10"/>
<pin id="119" dir="1" index="11" bw="35" slack="9"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1_load/2 conv1_load_1/2 conv1_load_2/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="max1_V_0_addr_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="35" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="9" slack="0"/>
<pin id="127" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max1_V_0_addr/14 "/>
</bind>
</comp>

<comp id="130" class="1004" name="store_ln271_access_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="9" slack="0"/>
<pin id="132" dir="0" index="1" bw="35" slack="1"/>
<pin id="133" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="3" bw="35" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln271/14 "/>
</bind>
</comp>

<comp id="136" class="1004" name="store_ln0_store_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="10" slack="0"/>
<pin id="139" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="store_ln0_store_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="0"/>
<pin id="143" dir="0" index="1" bw="4" slack="0"/>
<pin id="144" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="store_ln0_store_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="0" index="1" bw="7" slack="0"/>
<pin id="149" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="indvar_flatten_load_load_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="10" slack="0"/>
<pin id="153" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="icmp_ln263_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="10" slack="0"/>
<pin id="156" dir="0" index="1" bw="10" slack="0"/>
<pin id="157" dir="1" index="2" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln263/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="add_ln263_1_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="10" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln263_1/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="i_load_load_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="7" slack="0"/>
<pin id="168" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="d_load_load_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="4" slack="0"/>
<pin id="171" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="d_load/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="add_ln263_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="4" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln263/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="icmp_ln264_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="7" slack="0"/>
<pin id="180" dir="0" index="1" bw="7" slack="0"/>
<pin id="181" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln264/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="select_ln263_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="7" slack="0"/>
<pin id="187" dir="0" index="2" bw="7" slack="0"/>
<pin id="188" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln263/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="select_ln263_1_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="4" slack="0"/>
<pin id="195" dir="0" index="2" bw="4" slack="0"/>
<pin id="196" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln263_1/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmp_4_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="12" slack="0"/>
<pin id="202" dir="0" index="1" bw="7" slack="0"/>
<pin id="203" dir="0" index="2" bw="1" slack="0"/>
<pin id="204" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="tmp_8_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="10" slack="0"/>
<pin id="210" dir="0" index="1" bw="7" slack="0"/>
<pin id="211" dir="0" index="2" bw="1" slack="0"/>
<pin id="212" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="zext_ln269_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="10" slack="0"/>
<pin id="218" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln269/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="sub_ln269_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="12" slack="0"/>
<pin id="222" dir="0" index="1" bw="10" slack="0"/>
<pin id="223" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln269/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="7" slack="0"/>
<pin id="228" dir="0" index="1" bw="3" slack="0"/>
<pin id="229" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="rem_i_urem/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="select_ln263_cast_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="7" slack="0"/>
<pin id="234" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln263_cast/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="mul_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="7" slack="0"/>
<pin id="238" dir="0" index="1" bw="9" slack="0"/>
<pin id="239" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="tmp_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="6" slack="0"/>
<pin id="244" dir="0" index="1" bw="15" slack="0"/>
<pin id="245" dir="0" index="2" bw="5" slack="0"/>
<pin id="246" dir="0" index="3" bw="5" slack="0"/>
<pin id="247" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="add_ln264_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="7" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln264/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="store_ln263_store_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="10" slack="0"/>
<pin id="260" dir="0" index="1" bw="10" slack="0"/>
<pin id="261" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln263/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="store_ln263_store_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="4" slack="0"/>
<pin id="265" dir="0" index="1" bw="4" slack="0"/>
<pin id="266" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln263/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="store_ln264_store_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="7" slack="0"/>
<pin id="270" dir="0" index="1" bw="7" slack="0"/>
<pin id="271" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln264/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="select_ln263_1_cast1_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="4" slack="1"/>
<pin id="275" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln263_1_cast1/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="select_ln263_1_cast_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="4" slack="1"/>
<pin id="278" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln263_1_cast/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="add_ln269_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="12" slack="1"/>
<pin id="281" dir="0" index="1" bw="4" slack="0"/>
<pin id="282" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln269/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="zext_ln269_1_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="12" slack="0"/>
<pin id="286" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln269_1/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="add_ln269_1_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="12" slack="1"/>
<pin id="291" dir="0" index="1" bw="5" slack="0"/>
<pin id="292" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln269_1/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="add_ln269_2_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="12" slack="0"/>
<pin id="296" dir="0" index="1" bw="4" slack="0"/>
<pin id="297" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln269_2/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="zext_ln269_2_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="12" slack="0"/>
<pin id="302" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln269_2/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="add_ln269_3_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="12" slack="1"/>
<pin id="307" dir="0" index="1" bw="6" slack="0"/>
<pin id="308" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln269_3/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="add_ln269_4_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="12" slack="0"/>
<pin id="312" dir="0" index="1" bw="4" slack="0"/>
<pin id="313" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln269_4/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="zext_ln269_3_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="12" slack="0"/>
<pin id="318" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln269_3/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="tmp_10_cast_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="9" slack="0"/>
<pin id="323" dir="0" index="1" bw="6" slack="1"/>
<pin id="324" dir="0" index="2" bw="1" slack="0"/>
<pin id="325" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10_cast/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="empty_37_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="9" slack="0"/>
<pin id="330" dir="0" index="1" bw="4" slack="0"/>
<pin id="331" dir="1" index="2" bw="9" slack="12"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_37/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="trunc_ln265_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="2" slack="0"/>
<pin id="336" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln265/11 "/>
</bind>
</comp>

<comp id="338" class="1004" name="icmp_ln265_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="2" slack="0"/>
<pin id="340" dir="0" index="1" bw="2" slack="0"/>
<pin id="341" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln265/11 "/>
</bind>
</comp>

<comp id="344" class="1004" name="p_load_load_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="35" slack="11"/>
<pin id="346" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/12 "/>
</bind>
</comp>

<comp id="347" class="1004" name="select_ln265_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="1"/>
<pin id="349" dir="0" index="1" bw="35" slack="0"/>
<pin id="350" dir="0" index="2" bw="35" slack="0"/>
<pin id="351" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln265/12 "/>
</bind>
</comp>

<comp id="354" class="1004" name="icmp_ln1548_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="35" slack="0"/>
<pin id="356" dir="0" index="1" bw="35" slack="9"/>
<pin id="357" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1548/12 "/>
</bind>
</comp>

<comp id="359" class="1004" name="select_ln270_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="0"/>
<pin id="361" dir="0" index="1" bw="35" slack="9"/>
<pin id="362" dir="0" index="2" bw="35" slack="0"/>
<pin id="363" dir="1" index="3" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln270/12 "/>
</bind>
</comp>

<comp id="366" class="1004" name="icmp_ln1548_1_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="35" slack="1"/>
<pin id="368" dir="0" index="1" bw="35" slack="10"/>
<pin id="369" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1548_1/13 "/>
</bind>
</comp>

<comp id="370" class="1004" name="select_ln270_1_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="0"/>
<pin id="372" dir="0" index="1" bw="35" slack="10"/>
<pin id="373" dir="0" index="2" bw="35" slack="1"/>
<pin id="374" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln270_1/13 "/>
</bind>
</comp>

<comp id="376" class="1004" name="icmp_ln1548_2_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="35" slack="0"/>
<pin id="378" dir="0" index="1" bw="35" slack="10"/>
<pin id="379" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1548_2/13 "/>
</bind>
</comp>

<comp id="381" class="1004" name="select_ln270_2_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="0"/>
<pin id="383" dir="0" index="1" bw="35" slack="10"/>
<pin id="384" dir="0" index="2" bw="35" slack="0"/>
<pin id="385" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln270_2/13 "/>
</bind>
</comp>

<comp id="388" class="1004" name="store_ln270_store_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="35" slack="0"/>
<pin id="390" dir="0" index="1" bw="35" slack="12"/>
<pin id="391" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln270/13 "/>
</bind>
</comp>

<comp id="393" class="1004" name="p_cast_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="9" slack="12"/>
<pin id="395" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/14 "/>
</bind>
</comp>

<comp id="397" class="1005" name="empty_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="35" slack="11"/>
<pin id="399" dir="1" index="1" bw="35" slack="11"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="403" class="1005" name="i_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="7" slack="0"/>
<pin id="405" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="410" class="1005" name="d_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="4" slack="0"/>
<pin id="412" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="d "/>
</bind>
</comp>

<comp id="417" class="1005" name="indvar_flatten_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="10" slack="0"/>
<pin id="419" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="424" class="1005" name="icmp_ln263_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="12"/>
<pin id="426" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln263 "/>
</bind>
</comp>

<comp id="428" class="1005" name="select_ln263_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="7" slack="1"/>
<pin id="430" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="select_ln263 "/>
</bind>
</comp>

<comp id="433" class="1005" name="select_ln263_1_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="4" slack="1"/>
<pin id="435" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln263_1 "/>
</bind>
</comp>

<comp id="439" class="1005" name="sub_ln269_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="12" slack="1"/>
<pin id="441" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln269 "/>
</bind>
</comp>

<comp id="446" class="1005" name="tmp_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="6" slack="1"/>
<pin id="448" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="451" class="1005" name="conv1_addr_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="12" slack="1"/>
<pin id="453" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv1_addr "/>
</bind>
</comp>

<comp id="456" class="1005" name="conv1_addr_1_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="12" slack="1"/>
<pin id="458" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv1_addr_1 "/>
</bind>
</comp>

<comp id="461" class="1005" name="conv1_addr_2_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="12" slack="1"/>
<pin id="463" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv1_addr_2 "/>
</bind>
</comp>

<comp id="466" class="1005" name="empty_37_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="9" slack="12"/>
<pin id="468" dir="1" index="1" bw="9" slack="12"/>
</pin_list>
<bind>
<opset="empty_37 "/>
</bind>
</comp>

<comp id="471" class="1005" name="conv1_load_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="35" slack="9"/>
<pin id="473" dir="1" index="1" bw="35" slack="9"/>
</pin_list>
<bind>
<opset="conv1_load "/>
</bind>
</comp>

<comp id="477" class="1005" name="conv1_load_1_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="35" slack="10"/>
<pin id="479" dir="1" index="1" bw="35" slack="10"/>
</pin_list>
<bind>
<opset="conv1_load_1 "/>
</bind>
</comp>

<comp id="483" class="1005" name="conv1_load_2_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="35" slack="10"/>
<pin id="485" dir="1" index="1" bw="35" slack="10"/>
</pin_list>
<bind>
<opset="conv1_load_2 "/>
</bind>
</comp>

<comp id="489" class="1005" name="icmp_ln265_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="1"/>
<pin id="491" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln265 "/>
</bind>
</comp>

<comp id="494" class="1005" name="select_ln270_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="35" slack="1"/>
<pin id="496" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="select_ln270 "/>
</bind>
</comp>

<comp id="500" class="1005" name="select_ln270_2_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="35" slack="1"/>
<pin id="502" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="select_ln270_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="4" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="48" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="0" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="48" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="105"><net_src comp="0" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="48" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="120"><net_src comp="86" pin="3"/><net_sink comp="107" pin=5"/></net>

<net id="121"><net_src comp="93" pin="3"/><net_sink comp="107" pin=2"/></net>

<net id="122"><net_src comp="100" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="128"><net_src comp="2" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="48" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="135"><net_src comp="123" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="140"><net_src comp="6" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="145"><net_src comp="8" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="150"><net_src comp="10" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="158"><net_src comp="151" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="20" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="151" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="22" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="176"><net_src comp="169" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="24" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="166" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="26" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="189"><net_src comp="178" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="10" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="166" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="197"><net_src comp="178" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="172" pin="2"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="169" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="205"><net_src comp="28" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="184" pin="3"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="30" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="213"><net_src comp="32" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="184" pin="3"/><net_sink comp="208" pin=1"/></net>

<net id="215"><net_src comp="34" pin="0"/><net_sink comp="208" pin=2"/></net>

<net id="219"><net_src comp="208" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="224"><net_src comp="200" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="216" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="184" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="36" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="235"><net_src comp="184" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="240"><net_src comp="232" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="38" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="248"><net_src comp="40" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="236" pin="2"/><net_sink comp="242" pin=1"/></net>

<net id="250"><net_src comp="42" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="251"><net_src comp="44" pin="0"/><net_sink comp="242" pin=3"/></net>

<net id="256"><net_src comp="184" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="46" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="160" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="267"><net_src comp="192" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="272"><net_src comp="252" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="283"><net_src comp="276" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="287"><net_src comp="279" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="293"><net_src comp="50" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="298"><net_src comp="289" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="276" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="303"><net_src comp="294" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="309"><net_src comp="52" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="314"><net_src comp="305" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="276" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="319"><net_src comp="310" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="326"><net_src comp="54" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="327"><net_src comp="34" pin="0"/><net_sink comp="321" pin=2"/></net>

<net id="332"><net_src comp="321" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="273" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="337"><net_src comp="226" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="342"><net_src comp="334" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="56" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="352"><net_src comp="58" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="353"><net_src comp="344" pin="1"/><net_sink comp="347" pin=2"/></net>

<net id="358"><net_src comp="347" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="364"><net_src comp="354" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="347" pin="3"/><net_sink comp="359" pin=2"/></net>

<net id="375"><net_src comp="366" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="380"><net_src comp="370" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="386"><net_src comp="376" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="387"><net_src comp="370" pin="3"/><net_sink comp="381" pin=2"/></net>

<net id="392"><net_src comp="381" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="396"><net_src comp="393" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="400"><net_src comp="70" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="402"><net_src comp="397" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="406"><net_src comp="74" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="408"><net_src comp="403" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="409"><net_src comp="403" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="413"><net_src comp="78" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="415"><net_src comp="410" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="416"><net_src comp="410" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="420"><net_src comp="82" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="422"><net_src comp="417" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="423"><net_src comp="417" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="427"><net_src comp="154" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="431"><net_src comp="184" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="436"><net_src comp="192" pin="3"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="438"><net_src comp="433" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="442"><net_src comp="220" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="444"><net_src comp="439" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="445"><net_src comp="439" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="449"><net_src comp="242" pin="4"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="454"><net_src comp="86" pin="3"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="107" pin=5"/></net>

<net id="459"><net_src comp="93" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="464"><net_src comp="100" pin="3"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="469"><net_src comp="328" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="474"><net_src comp="107" pin="11"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="476"><net_src comp="471" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="480"><net_src comp="107" pin="7"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="482"><net_src comp="477" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="486"><net_src comp="107" pin="3"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="488"><net_src comp="483" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="492"><net_src comp="338" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="497"><net_src comp="359" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="499"><net_src comp="494" pin="1"/><net_sink comp="370" pin=2"/></net>

<net id="503"><net_src comp="381" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="130" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: max1_V_0 | {14 }
 - Input state : 
	Port: master_fix_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_264_2 : conv1 | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten_load : 1
		icmp_ln263 : 2
		add_ln263_1 : 2
		br_ln263 : 3
		i_load : 1
		d_load : 1
		add_ln263 : 2
		icmp_ln264 : 2
		select_ln263 : 3
		select_ln263_1 : 3
		tmp_4 : 4
		tmp_8 : 4
		zext_ln269 : 5
		sub_ln269 : 6
		rem_i_urem : 4
		select_ln263_cast : 4
		mul : 5
		tmp : 6
		add_ln264 : 4
		store_ln263 : 3
		store_ln263 : 4
		store_ln264 : 5
	State 2
		add_ln269 : 1
		zext_ln269_1 : 2
		conv1_addr : 3
		add_ln269_2 : 1
		zext_ln269_2 : 2
		conv1_addr_1 : 3
		add_ln269_4 : 1
		zext_ln269_3 : 2
		conv1_addr_2 : 3
		conv1_load : 4
		conv1_load_1 : 4
		conv1_load_2 : 4
		empty_37 : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		trunc_ln265 : 1
		icmp_ln265 : 2
	State 12
		select_ln265 : 1
		icmp_ln1548 : 2
		select_ln270 : 3
	State 13
		select_ln270_1 : 1
		icmp_ln1548_2 : 2
		select_ln270_2 : 3
		store_ln270 : 4
	State 14
		max1_V_0_addr : 1
		store_ln271 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|   urem   |          grp_fu_226         |    0    |   162   |   102   |
|----------|-----------------------------|---------|---------|---------|
|          |     select_ln263_fu_184     |    0    |    0    |    7    |
|          |    select_ln263_1_fu_192    |    0    |    0    |    4    |
|  select  |     select_ln265_fu_347     |    0    |    0    |    35   |
|          |     select_ln270_fu_359     |    0    |    0    |    35   |
|          |    select_ln270_1_fu_370    |    0    |    0    |    35   |
|          |    select_ln270_2_fu_381    |    0    |    0    |    35   |
|----------|-----------------------------|---------|---------|---------|
|          |      add_ln263_1_fu_160     |    0    |    0    |    13   |
|          |       add_ln263_fu_172      |    0    |    0    |    13   |
|          |       add_ln264_fu_252      |    0    |    0    |    14   |
|          |       add_ln269_fu_279      |    0    |    0    |    12   |
|    add   |      add_ln269_1_fu_289     |    0    |    0    |    12   |
|          |      add_ln269_2_fu_294     |    0    |    0    |    12   |
|          |      add_ln269_3_fu_305     |    0    |    0    |    12   |
|          |      add_ln269_4_fu_310     |    0    |    0    |    12   |
|          |       empty_37_fu_328       |    0    |    0    |    14   |
|----------|-----------------------------|---------|---------|---------|
|          |      icmp_ln263_fu_154      |    0    |    0    |    11   |
|          |      icmp_ln264_fu_178      |    0    |    0    |    10   |
|   icmp   |      icmp_ln265_fu_338      |    0    |    0    |    8    |
|          |      icmp_ln1548_fu_354     |    0    |    0    |    19   |
|          |     icmp_ln1548_1_fu_366    |    0    |    0    |    19   |
|          |     icmp_ln1548_2_fu_376    |    0    |    0    |    19   |
|----------|-----------------------------|---------|---------|---------|
|    mul   |          mul_fu_236         |    0    |    0    |    51   |
|----------|-----------------------------|---------|---------|---------|
|    sub   |       sub_ln269_fu_220      |    0    |    0    |    12   |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_4_fu_200        |    0    |    0    |    0    |
|bitconcatenate|         tmp_8_fu_208        |    0    |    0    |    0    |
|          |      tmp_10_cast_fu_321     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      zext_ln269_fu_216      |    0    |    0    |    0    |
|          |   select_ln263_cast_fu_232  |    0    |    0    |    0    |
|          | select_ln263_1_cast1_fu_273 |    0    |    0    |    0    |
|   zext   |  select_ln263_1_cast_fu_276 |    0    |    0    |    0    |
|          |     zext_ln269_1_fu_284     |    0    |    0    |    0    |
|          |     zext_ln269_2_fu_300     |    0    |    0    |    0    |
|          |     zext_ln269_3_fu_316     |    0    |    0    |    0    |
|          |        p_cast_fu_393        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|partselect|          tmp_fu_242         |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   trunc  |      trunc_ln265_fu_334     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    0    |   162   |   516   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
| conv1_addr_1_reg_456 |   12   |
| conv1_addr_2_reg_461 |   12   |
|  conv1_addr_reg_451  |   12   |
| conv1_load_1_reg_477 |   35   |
| conv1_load_2_reg_483 |   35   |
|  conv1_load_reg_471  |   35   |
|       d_reg_410      |    4   |
|   empty_37_reg_466   |    9   |
|     empty_reg_397    |   35   |
|       i_reg_403      |    7   |
|  icmp_ln263_reg_424  |    1   |
|  icmp_ln265_reg_489  |    1   |
|indvar_flatten_reg_417|   10   |
|select_ln263_1_reg_433|    4   |
| select_ln263_reg_428 |    7   |
|select_ln270_2_reg_500|   35   |
| select_ln270_reg_494 |   35   |
|   sub_ln269_reg_439  |   12   |
|      tmp_reg_446     |    6   |
+----------------------+--------+
|         Total        |   307  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_107 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_107 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_107 |  p5  |   2  |  35  |   70   ||    9    |
|     grp_fu_226    |  p0  |   2  |   7  |   14   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   108  ||  6.352  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   162  |   516  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   36   |
|  Register |    -   |    -   |   307  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    6   |   469  |   552  |
+-----------+--------+--------+--------+--------+
