// Generated by CIRCT 42e53322a
module usbf_crc16(	// /tmp/tmp.61i10qJAJp/26777_core_usb_cdc_src_v_usbf_crc16.cleaned.mlir:2:3
  input  [15:0] crc_in_i,	// /tmp/tmp.61i10qJAJp/26777_core_usb_cdc_src_v_usbf_crc16.cleaned.mlir:2:28
  input  [7:0]  din_i,	// /tmp/tmp.61i10qJAJp/26777_core_usb_cdc_src_v_usbf_crc16.cleaned.mlir:2:48
  output [15:0] crc_out_o	// /tmp/tmp.61i10qJAJp/26777_core_usb_cdc_src_v_usbf_crc16.cleaned.mlir:2:65
);

  wire _GEN = din_i[0] ^ din_i[1];	// /tmp/tmp.61i10qJAJp/26777_core_usb_cdc_src_v_usbf_crc16.cleaned.mlir:3:10, :4:10, :5:10
  wire _GEN_0 = _GEN ^ din_i[2] ^ din_i[3] ^ din_i[4] ^ din_i[5] ^ din_i[6];	// /tmp/tmp.61i10qJAJp/26777_core_usb_cdc_src_v_usbf_crc16.cleaned.mlir:5:10, :6:10, :7:10, :8:10, :9:10, :10:10, :11:10
  wire _GEN_1 = _GEN_0 ^ din_i[7];	// /tmp/tmp.61i10qJAJp/26777_core_usb_cdc_src_v_usbf_crc16.cleaned.mlir:11:10, :12:10, :13:11
  assign crc_out_o =
    {_GEN_1 ^ crc_in_i[7] ^ crc_in_i[6] ^ crc_in_i[5] ^ crc_in_i[4] ^ crc_in_i[3]
       ^ crc_in_i[2] ^ crc_in_i[1] ^ crc_in_i[0],
     _GEN_0 ^ crc_in_i[6] ^ crc_in_i[5] ^ crc_in_i[4] ^ crc_in_i[3] ^ crc_in_i[2]
       ^ crc_in_i[1] ^ crc_in_i[0],
     din_i[6] ^ din_i[7] ^ crc_in_i[7] ^ crc_in_i[6],
     din_i[5] ^ din_i[6] ^ crc_in_i[6] ^ crc_in_i[5],
     din_i[4] ^ din_i[5] ^ crc_in_i[5] ^ crc_in_i[4],
     din_i[3] ^ din_i[4] ^ crc_in_i[4] ^ crc_in_i[3],
     din_i[2] ^ din_i[3] ^ crc_in_i[3] ^ crc_in_i[2],
     din_i[1] ^ din_i[2] ^ crc_in_i[2] ^ crc_in_i[1],
     _GEN ^ crc_in_i[15] ^ crc_in_i[1] ^ crc_in_i[0],
     din_i[0] ^ crc_in_i[14] ^ crc_in_i[0],
     crc_in_i[13:9],
     _GEN_1 ^ crc_in_i[8] ^ crc_in_i[7] ^ crc_in_i[6] ^ crc_in_i[5] ^ crc_in_i[4]
       ^ crc_in_i[3] ^ crc_in_i[2] ^ crc_in_i[1] ^ crc_in_i[0]};	// /tmp/tmp.61i10qJAJp/26777_core_usb_cdc_src_v_usbf_crc16.cleaned.mlir:3:10, :4:10, :5:10, :6:10, :7:10, :8:10, :9:10, :10:10, :11:10, :12:10, :13:11, :14:11, :15:11, :16:11, :17:11, :18:11, :19:11, :20:11, :21:11, :22:11, :23:11, :24:11, :25:11, :26:11, :27:11, :28:11, :29:11, :30:11, :31:11, :32:11, :33:11, :34:11, :35:11, :36:11, :37:11, :38:5
endmodule

