/* Generated by Yosys 0.33+65 (git sha1 934c82254, clang 14.0.0-1ubuntu1.1 -fPIC -Os) */

(* \amaranth.hierarchy  = "top.ALU" *)
(* generator = "Amaranth" *)
module ALU(load_wb, branching, jump, Ra, immediate, pc, Rb, reg_addr_in, inst_type, inst_type1, inst_type2, inst_type3, shamt, web, result, wmask, reg_addr_out, csb);
  reg \$auto$verilog_backend.cc:2184:dump_module$1  = 0;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:73" *)
  wire \$1 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:123" *)
  wire \$101 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:126" *)
  wire \$103 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:127" *)
  wire \$105 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:130" *)
  wire \$107 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:73" *)
  wire \$109 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:130" *)
  wire \$11 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:85" *)
  wire \$111 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:95" *)
  wire \$113 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:105" *)
  wire \$115 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:116" *)
  wire \$117 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:130" *)
  wire \$119 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:133" *)
  wire \$121 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:139" *)
  wire \$123 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:145" *)
  wire \$125 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:151" *)
  wire \$127 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:157" *)
  wire \$129 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:73" *)
  wire \$13 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:164" *)
  wire \$131 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:73" *)
  wire \$133 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:80" *)
  wire \$135 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:81" *)
  wire [31:0] \$137 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:82" *)
  wire \$139 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:83" *)
  wire [31:0] \$141 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:85" *)
  wire \$143 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:91" *)
  wire \$145 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:93" *)
  wire [31:0] \$147 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:33" *)
  wire [8:0] \$148 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:85" *)
  wire \$15 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:93" *)
  wire [9:0] \$150 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:95" *)
  wire \$153 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:102" *)
  wire \$155 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:105" *)
  wire \$157 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:111" *)
  wire \$159 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:113" *)
  wire [32:0] \$161 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:113" *)
  wire [32:0] \$162 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:116" *)
  wire \$164 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:122" *)
  wire \$166 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:123" *)
  wire \$168 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:95" *)
  wire \$17 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:125" *)
  wire [32:0] \$170 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:125" *)
  wire [32:0] \$171 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:126" *)
  wire \$173 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:127" *)
  wire \$175 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:130" *)
  wire \$177 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:133" *)
  wire \$179 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:138" *)
  wire [32:0] \$181 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:138" *)
  wire [32:0] \$182 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:139" *)
  wire \$184 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:144" *)
  wire [31:0] \$186 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:145" *)
  wire \$188 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:105" *)
  wire \$19 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:150" *)
  wire [31:0] \$190 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:151" *)
  wire \$192 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:155" *)
  wire [31:0] \$194 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:33" *)
  wire [8:0] \$195 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:155" *)
  wire [9:0] \$197 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:157" *)
  wire \$200 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:163" *)
  wire [31:0] \$202 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:164" *)
  wire \$204 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:165" *)
  wire [32:0] \$206 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:165" *)
  wire [32:0] \$207 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:105" *)
  wire \$209 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:116" *)
  wire \$21 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:111" *)
  wire \$211 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:130" *)
  wire \$213 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:157" *)
  wire \$215 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:130" *)
  wire \$23 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:133" *)
  wire \$25 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:139" *)
  wire \$27 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:145" *)
  wire \$29 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:85" *)
  wire \$3 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:151" *)
  wire \$31 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:157" *)
  wire \$33 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:164" *)
  wire \$35 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:73" *)
  wire \$37 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:85" *)
  wire \$39 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:95" *)
  wire \$41 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:105" *)
  wire \$43 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:116" *)
  wire \$45 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:130" *)
  wire \$47 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:133" *)
  wire \$49 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:95" *)
  wire \$5 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:139" *)
  wire \$51 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:145" *)
  wire \$53 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:151" *)
  wire \$55 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:157" *)
  wire \$57 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:164" *)
  wire \$59 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:73" *)
  wire \$61 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:85" *)
  wire \$63 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:95" *)
  wire \$65 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:105" *)
  wire \$67 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:111" *)
  wire \$69 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:105" *)
  wire \$7 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:116" *)
  wire \$71 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:130" *)
  wire \$73 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:133" *)
  wire \$75 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:139" *)
  wire \$77 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:145" *)
  wire \$79 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:151" *)
  wire \$81 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:157" *)
  wire \$83 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:164" *)
  wire \$85 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:73" *)
  wire \$87 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:85" *)
  wire \$89 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:116" *)
  wire \$9 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:91" *)
  wire \$91 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:95" *)
  wire \$93 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:105" *)
  wire \$95 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:116" *)
  wire \$97 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:122" *)
  wire \$99 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:14" *)
  input [31:0] Ra;
  wire [31:0] Ra;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:12" *)
  reg [31:0] Ra_unsigned;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:15" *)
  input [31:0] Rb;
  wire [31:0] Rb;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:25" *)
  output branching;
  reg branching;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:36" *)
  output csb;
  reg csb;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:26" *)
  reg [31:0] data_to_mem;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:24" *)
  input [31:0] immediate;
  wire [31:0] immediate;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:18" *)
  input [2:0] inst_type;
  wire [2:0] inst_type;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:20" *)
  input [10:0] inst_type1;
  wire [10:0] inst_type1;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:28" *)
  wire [10:0] inst_type1_out;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:21" *)
  input [10:0] inst_type2;
  wire [10:0] inst_type2;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:29" *)
  wire [10:0] inst_type2_out;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:22" *)
  input [6:0] inst_type3;
  wire [6:0] inst_type3;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:30" *)
  wire [6:0] inst_type3_out;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:27" *)
  wire [2:0] inst_type_out;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:32" *)
  output jump;
  reg jump;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:40" *)
  output load_wb;
  reg load_wb;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:33" *)
  input [7:0] pc;
  wire [7:0] pc;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:23" *)
  input [4:0] reg_addr_in;
  wire [4:0] reg_addr_in;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:31" *)
  output [4:0] reg_addr_out;
  wire [4:0] reg_addr_out;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:16" *)
  output [31:0] result;
  reg [31:0] result;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:34" *)
  input [4:0] shamt;
  wire [4:0] shamt;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:35" *)
  wire [4:0] shamt1;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:37" *)
  output web;
  reg web;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:41" *)
  output [3:0] wmask;
  reg [3:0] wmask;
  assign \$133  = inst_type == (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:73" *) 3'h7;
  assign \$135  = inst_type1 == (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:80" *) 10'h333;
  assign \$137  = $signed(Rb) | (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:81" *) $signed(Ra);
  assign \$139  = inst_type1 == (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:82" *) 10'h3b3;
  assign \$141  = $signed(Rb) & (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:83" *) $signed(Ra);
  assign \$143  = inst_type == (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:85" *) 3'h6;
  assign \$145  = inst_type3 == (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:91" *) 7'h6f;
  assign \$150  = $signed(\$148 ) + (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:93" *) $signed(9'h1fe);
  assign \$147  = + (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:93" *) $signed(\$150 );
  assign \$153  = inst_type == (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:95" *) 3'h5;
  assign \$155  = inst_type3 == (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:102" *) 6'h37;
  assign \$164  = inst_type == (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:116" *) 3'h4;
  assign \$166  = inst_type2 == (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:122" *) 8'he3;
  assign \$168  = $signed(Ra) != (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:123" *) $signed(Rb);
  assign \$173  = inst_type2 == (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:126" *) 10'h263;
  assign \$175  = $signed(Ra) < (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:127" *) $signed(Rb);
  assign \$179  = inst_type2 == (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:133" *) 5'h13;
  assign \$184  = inst_type2 == (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:139" *) 10'h313;
  assign \$186  = $signed(Ra) | (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:144" *) $signed(immediate);
  assign \$188  = inst_type2 == (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:145" *) 10'h393;
  assign \$190  = $signed(Ra) & (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:150" *) $signed(immediate);
  assign \$192  = inst_type2 == (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:151" *) 7'h67;
  assign \$195  = + (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:33" *) pc;
  assign \$202  = Ra_unsigned >>> (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:163" *) shamt;
  assign \$204  = inst_type2 == (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:164" *) 9'h103;
  assign \$207  = $signed(Ra) + (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:165" *) $signed(immediate);
  assign \$209  = inst_type == (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:105" *) 2'h3;
  assign \$211  = inst_type2 == (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:111" *) 9'h123;
  assign \$213  = inst_type == (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:130" *) 1'h1;
  assign \$215  = inst_type1 == (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:157" *) 10'h293;
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$1 ) begin end
    branching = 1'h0;
    (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:73" *)
    casez (\$87 )
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:73" */
      1'h1:
          branching = 1'h0;
    endcase
    (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:85" *)
    casez (\$89 )
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:85" */
      1'h1:
          (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:91" *)
          casez (\$91 )
            /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:91" */
            1'h1:
                branching = 1'h1;
          endcase
    endcase
    (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:95" *)
    casez (\$93 )
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:95" */
      1'h1:
          branching = 1'h0;
    endcase
    (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:105" *)
    casez (\$95 )
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:105" */
      1'h1:
          branching = 1'h0;
    endcase
    (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:116" *)
    casez (\$97 )
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:116" */
      1'h1:
        begin
          (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:122" *)
          casez (\$99 )
            /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:122" */
            1'h1:
                (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:123" *)
                casez (\$101 )
                  /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:123" */
                  1'h1:
                      branching = 1'h1;
                endcase
          endcase
          (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:126" *)
          casez (\$103 )
            /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:126" */
            1'h1:
                (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:127" *)
                casez (\$105 )
                  /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:127" */
                  1'h1:
                      branching = 1'h1;
                endcase
          endcase
        end
    endcase
    (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:130" *)
    casez (\$107 )
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:130" */
      1'h1:
          branching = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$1 ) begin end
    jump = 1'h0;
    (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:73" *)
    casez (\$109 )
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:73" */
      1'h1:
          jump = 1'h0;
    endcase
    (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:85" *)
    casez (\$111 )
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:85" */
      1'h1:
          jump = 1'h0;
    endcase
    (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:95" *)
    casez (\$113 )
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:95" */
      1'h1:
          jump = 1'h0;
    endcase
    (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:105" *)
    casez (\$115 )
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:105" */
      1'h1:
          jump = 1'h0;
    endcase
    (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:116" *)
    casez (\$117 )
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:116" */
      1'h1:
          jump = 1'h0;
    endcase
    (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:130" *)
    casez (\$119 )
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:130" */
      1'h1:
        begin
          (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:133" *)
          casez (\$121 )
            /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:133" */
            1'h1:
                jump = 1'h0;
          endcase
          (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:139" *)
          casez (\$123 )
            /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:139" */
            1'h1:
                jump = 1'h0;
          endcase
          (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:145" *)
          casez (\$125 )
            /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:145" */
            1'h1:
                jump = 1'h0;
          endcase
          (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:151" *)
          casez (\$127 )
            /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:151" */
            1'h1:
                jump = 1'h1;
          endcase
          (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:157" *)
          casez (\$129 )
            /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:157" */
            1'h1:
                jump = 1'h0;
          endcase
          (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:164" *)
          casez (\$131 )
            /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:164" */
            1'h1:
                jump = 1'h0;
          endcase
        end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$1 ) begin end
    result = 32'd0;
    (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:73" *)
    casez (\$133 )
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:73" */
      1'h1:
        begin
          (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:80" *)
          casez (\$135 )
            /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:80" */
            1'h1:
                result = \$137 ;
          endcase
          (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:82" *)
          casez (\$139 )
            /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:82" */
            1'h1:
                result = \$141 ;
          endcase
        end
    endcase
    (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:85" *)
    casez (\$143 )
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:85" */
      1'h1:
          (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:91" *)
          casez (\$145 )
            /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:91" */
            1'h1:
                result = \$147 ;
          endcase
    endcase
    (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:95" *)
    casez (\$153 )
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:95" */
      1'h1:
          (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:102" *)
          casez (\$155 )
            /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:102" */
            1'h1:
                result = immediate;
          endcase
    endcase
    (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:105" *)
    casez (\$157 )
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:105" */
      1'h1:
          (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:111" *)
          casez (\$159 )
            /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:111" */
            1'h1:
                result = \$162 [31:0];
          endcase
    endcase
    (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:116" *)
    casez (\$164 )
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:116" */
      1'h1:
        begin
          (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:122" *)
          casez (\$166 )
            /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:122" */
            1'h1:
                (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:123" *)
                casez (\$168 )
                  /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:123" */
                  1'h1:
                      result = \$171 [31:0];
                endcase
          endcase
          (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:126" *)
          casez (\$173 )
            /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:126" */
            1'h1:
                (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:127" *)
                casez (\$175 )
                  /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:127" */
                  1'h1:
                      result = immediate;
                endcase
          endcase
        end
    endcase
    (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:130" *)
    casez (\$177 )
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:130" */
      1'h1:
        begin
          (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:133" *)
          casez (\$179 )
            /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:133" */
            1'h1:
                result = \$182 [31:0];
          endcase
          (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:139" *)
          casez (\$184 )
            /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:139" */
            1'h1:
                result = \$186 ;
          endcase
          (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:145" *)
          casez (\$188 )
            /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:145" */
            1'h1:
                result = \$190 ;
          endcase
          (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:151" *)
          casez (\$192 )
            /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:151" */
            1'h1:
                result = \$194 ;
          endcase
          (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:157" *)
          casez (\$200 )
            /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:157" */
            1'h1:
                result = \$202 ;
          endcase
          (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:164" *)
          casez (\$204 )
            /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:164" */
            1'h1:
                result = \$207 [31:0];
          endcase
        end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$1 ) begin end
    data_to_mem = 32'd0;
    (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:105" *)
    casez (\$209 )
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:105" */
      1'h1:
          (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:111" *)
          casez (\$211 )
            /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:111" */
            1'h1:
                data_to_mem = Rb;
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$1 ) begin end
    Ra_unsigned = 32'd0;
    (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:130" *)
    casez (\$213 )
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:130" */
      1'h1:
          (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:157" *)
          casez (\$215 )
            /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:157" */
            1'h1:
                Ra_unsigned = Ra;
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$1 ) begin end
    load_wb = 1'h0;
    (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:73" *)
    casez (\$1 )
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:73" */
      1'h1:
          load_wb = 1'h1;
    endcase
    (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:85" *)
    casez (\$3 )
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:85" */
      1'h1:
          load_wb = 1'h1;
    endcase
    (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:95" *)
    casez (\$5 )
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:95" */
      1'h1:
          load_wb = 1'h1;
    endcase
    (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:105" *)
    casez (\$7 )
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:105" */
      1'h1:
          load_wb = 1'h0;
    endcase
    (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:116" *)
    casez (\$9 )
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:116" */
      1'h1:
          load_wb = 1'h0;
    endcase
    (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:130" *)
    casez (\$11 )
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:130" */
      1'h1:
          load_wb = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$1 ) begin end
    csb = 1'h0;
    (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:73" *)
    casez (\$13 )
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:73" */
      1'h1:
          csb = 1'h1;
    endcase
    (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:85" *)
    casez (\$15 )
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:85" */
      1'h1:
          csb = 1'h1;
    endcase
    (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:95" *)
    casez (\$17 )
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:95" */
      1'h1:
          csb = 1'h1;
    endcase
    (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:105" *)
    casez (\$19 )
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:105" */
      1'h1:
          csb = 1'h0;
    endcase
    (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:116" *)
    casez (\$21 )
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:116" */
      1'h1:
          csb = 1'h1;
    endcase
    (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:130" *)
    casez (\$23 )
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:130" */
      1'h1:
        begin
          (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:133" *)
          casez (\$25 )
            /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:133" */
            1'h1:
                csb = 1'h1;
          endcase
          (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:139" *)
          casez (\$27 )
            /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:139" */
            1'h1:
                csb = 1'h1;
          endcase
          (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:145" *)
          casez (\$29 )
            /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:145" */
            1'h1:
                csb = 1'h1;
          endcase
          (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:151" *)
          casez (\$31 )
            /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:151" */
            1'h1:
                csb = 1'h1;
          endcase
          (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:157" *)
          casez (\$33 )
            /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:157" */
            1'h1:
                csb = 1'h1;
          endcase
          (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:164" *)
          casez (\$35 )
            /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:164" */
            1'h1:
                csb = 1'h0;
          endcase
        end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$1 ) begin end
    web = 1'h0;
    (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:73" *)
    casez (\$37 )
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:73" */
      1'h1:
          web = 1'h1;
    endcase
    (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:85" *)
    casez (\$39 )
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:85" */
      1'h1:
          web = 1'h0;
    endcase
    (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:95" *)
    casez (\$41 )
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:95" */
      1'h1:
          web = 1'h0;
    endcase
    (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:105" *)
    casez (\$43 )
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:105" */
      1'h1:
          web = 1'h0;
    endcase
    (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:116" *)
    casez (\$45 )
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:116" */
      1'h1:
          web = 1'h0;
    endcase
    (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:130" *)
    casez (\$47 )
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:130" */
      1'h1:
        begin
          (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:133" *)
          casez (\$49 )
            /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:133" */
            1'h1:
                web = 1'h0;
          endcase
          (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:139" *)
          casez (\$51 )
            /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:139" */
            1'h1:
                web = 1'h0;
          endcase
          (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:145" *)
          casez (\$53 )
            /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:145" */
            1'h1:
                web = 1'h0;
          endcase
          (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:151" *)
          casez (\$55 )
            /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:151" */
            1'h1:
                web = 1'h0;
          endcase
          (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:157" *)
          casez (\$57 )
            /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:157" */
            1'h1:
                web = 1'h0;
          endcase
          (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:164" *)
          casez (\$59 )
            /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:164" */
            1'h1:
                web = 1'h1;
          endcase
        end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$1 ) begin end
    wmask = 4'h0;
    (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:73" *)
    casez (\$61 )
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:73" */
      1'h1:
          wmask = 4'h0;
    endcase
    (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:85" *)
    casez (\$63 )
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:85" */
      1'h1:
          wmask = 4'h0;
    endcase
    (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:95" *)
    casez (\$65 )
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:95" */
      1'h1:
          wmask = 4'h0;
    endcase
    (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:105" *)
    casez (\$67 )
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:105" */
      1'h1:
          (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:111" *)
          casez (\$69 )
            /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:111" */
            1'h1:
                wmask = 4'hf;
          endcase
    endcase
    (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:116" *)
    casez (\$71 )
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:116" */
      1'h1:
          wmask = 4'h0;
    endcase
    (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:130" *)
    casez (\$73 )
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:130" */
      1'h1:
        begin
          (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:133" *)
          casez (\$75 )
            /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:133" */
            1'h1:
                wmask = 4'h0;
          endcase
          (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:139" *)
          casez (\$77 )
            /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:139" */
            1'h1:
                wmask = 4'h0;
          endcase
          (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:145" *)
          casez (\$79 )
            /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:145" */
            1'h1:
                wmask = 4'h0;
          endcase
          (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:151" *)
          casez (\$81 )
            /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:151" */
            1'h1:
                wmask = 4'h0;
          endcase
          (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:157" *)
          casez (\$83 )
            /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:157" */
            1'h1:
                wmask = 4'h0;
          endcase
          (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:164" *)
          casez (\$85 )
            /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:164" */
            1'h1:
                wmask = 4'hf;
          endcase
        end
    endcase
  end
  assign \$161  = \$162 ;
  assign \$170  = \$171 ;
  assign \$181  = \$182 ;
  assign \$206  = \$207 ;
  assign shamt1 = Rb[4:0];
  assign reg_addr_out = reg_addr_in;
  assign inst_type3_out = inst_type3;
  assign inst_type2_out = inst_type2;
  assign inst_type1_out = inst_type1;
  assign inst_type_out = inst_type;
  assign \$200  = \$215 ;
  assign \$182  = \$207 ;
  assign \$177  = \$213 ;
  assign \$171  = \$207 ;
  assign \$162  = \$207 ;
  assign \$159  = \$211 ;
  assign \$157  = \$209 ;
  assign \$148  = \$195 ;
  assign \$131  = \$204 ;
  assign \$129  = \$215 ;
  assign \$127  = \$192 ;
  assign \$125  = \$188 ;
  assign \$123  = \$184 ;
  assign \$121  = \$179 ;
  assign \$119  = \$213 ;
  assign \$117  = \$164 ;
  assign \$115  = \$209 ;
  assign \$113  = \$153 ;
  assign \$111  = \$143 ;
  assign \$109  = \$133 ;
  assign \$107  = \$213 ;
  assign \$105  = \$175 ;
  assign \$103  = \$173 ;
  assign \$101  = \$168 ;
  assign \$99  = \$166 ;
  assign \$97  = \$164 ;
  assign \$95  = \$209 ;
  assign \$93  = \$153 ;
  assign \$91  = \$145 ;
  assign \$89  = \$143 ;
  assign \$87  = \$133 ;
  assign \$85  = \$204 ;
  assign \$83  = \$215 ;
  assign \$81  = \$192 ;
  assign \$79  = \$188 ;
  assign \$77  = \$184 ;
  assign \$75  = \$179 ;
  assign \$73  = \$213 ;
  assign \$71  = \$164 ;
  assign \$69  = \$211 ;
  assign \$67  = \$209 ;
  assign \$65  = \$153 ;
  assign \$63  = \$143 ;
  assign \$61  = \$133 ;
  assign \$59  = \$204 ;
  assign \$57  = \$215 ;
  assign \$55  = \$192 ;
  assign \$53  = \$188 ;
  assign \$51  = \$184 ;
  assign \$49  = \$179 ;
  assign \$47  = \$213 ;
  assign \$45  = \$164 ;
  assign \$43  = \$209 ;
  assign \$41  = \$153 ;
  assign \$39  = \$143 ;
  assign \$37  = \$133 ;
  assign \$35  = \$204 ;
  assign \$33  = \$215 ;
  assign \$31  = \$192 ;
  assign \$29  = \$188 ;
  assign \$27  = \$184 ;
  assign \$25  = \$179 ;
  assign \$23  = \$213 ;
  assign \$21  = \$164 ;
  assign \$19  = \$209 ;
  assign \$17  = \$153 ;
  assign \$15  = \$143 ;
  assign \$13  = \$133 ;
  assign \$11  = \$213 ;
  assign \$9  = \$164 ;
  assign \$7  = \$209 ;
  assign \$5  = \$153 ;
  assign \$3  = \$143 ;
  assign \$1  = \$133 ;
  assign \$197  = \$150 ;
  assign \$194  = \$147 ;
endmodule

(* \amaranth.hierarchy  = "top.ID" *)
(* generator = "Amaranth" *)
module ID(s1, s2, s1_data_in, s2_data_in, des, s1data_out, s2data_out, signextended_immediate, instruction_type, it0, it1, it2, it3, ifload, shamt, instruction);
  reg \$auto$verilog_backend.cc:2184:dump_module$2  = 0;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:55" *)
  wire [10:0] \$1 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:61" *)
  wire \$101 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:61" *)
  wire \$103 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:74" *)
  wire \$105 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:74" *)
  wire \$107 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:83" *)
  wire \$109 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:66" *)
  wire \$11 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:83" *)
  wire \$111 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:83" *)
  wire \$113 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:83" *)
  wire \$115 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:61" *)
  wire \$117 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:61" *)
  wire \$119 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:61" *)
  wire \$121 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:61" *)
  wire \$123 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:66" *)
  wire \$125 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:66" *)
  wire \$127 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:70" *)
  wire \$129 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:66" *)
  wire \$13 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:91" *)
  wire \$131 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:91" *)
  wire \$133 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:91" *)
  wire \$135 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:91" *)
  wire \$137 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:91" *)
  wire \$139 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:91" *)
  wire \$141 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:91" *)
  wire \$143 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:91" *)
  wire \$145 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:100" *)
  wire \$147 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:100" *)
  wire \$149 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:70" *)
  wire \$15 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:109" *)
  wire \$151 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:109" *)
  wire \$153 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:66" *)
  wire \$155 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:66" *)
  wire \$157 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:68" *)
  wire [34:0] \$159 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:68" *)
  wire [34:0] \$160 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:70" *)
  wire \$162 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:73" *)
  wire [31:0] \$164 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:74" *)
  wire \$166 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:74" *)
  wire \$168 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:74" *)
  wire \$17 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:79" *)
  wire \$170 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:80" *)
  wire [31:0] \$172 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:83" *)
  wire \$174 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:83" *)
  wire \$176 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:83" *)
  wire \$178 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:83" *)
  wire \$180 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:85" *)
  wire \$182 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:86" *)
  wire [31:0] \$184 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:91" *)
  wire \$186 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:91" *)
  wire \$188 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:74" *)
  wire \$19 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:91" *)
  wire \$190 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:91" *)
  wire \$192 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:91" *)
  wire \$194 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:91" *)
  wire \$196 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:91" *)
  wire \$198 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:91" *)
  wire \$200 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:96" *)
  wire \$202 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:97" *)
  wire [31:0] \$204 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:100" *)
  wire \$206 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:100" *)
  wire \$208 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:83" *)
  wire \$21 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:105" *)
  wire \$210 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:106" *)
  wire [31:0] \$212 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:109" *)
  wire \$214 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:109" *)
  wire \$216 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:113" *)
  wire \$218 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:114" *)
  wire [31:0] \$220 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:115" *)
  wire \$222 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:91" *)
  wire \$224 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:91" *)
  wire \$226 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:91" *)
  wire \$228 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:83" *)
  wire \$23 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:91" *)
  wire \$230 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:91" *)
  wire \$232 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:91" *)
  wire \$234 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:91" *)
  wire \$236 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:91" *)
  wire \$238 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:100" *)
  wire \$240 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:100" *)
  wire \$242 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:109" *)
  wire \$244 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:109" *)
  wire \$246 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:83" *)
  wire \$25 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:83" *)
  wire \$27 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:91" *)
  wire \$29 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:61" *)
  wire \$3 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:91" *)
  wire \$31 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:91" *)
  wire \$33 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:91" *)
  wire \$35 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:91" *)
  wire \$37 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:91" *)
  wire \$39 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:91" *)
  wire \$41 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:91" *)
  wire \$43 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:100" *)
  wire \$45 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:100" *)
  wire \$47 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:109" *)
  wire \$49 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:61" *)
  wire \$5 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:109" *)
  wire \$51 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:61" *)
  wire \$53 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:61" *)
  wire \$55 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:61" *)
  wire \$57 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:61" *)
  wire \$59 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:74" *)
  wire \$61 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:74" *)
  wire \$63 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:83" *)
  wire \$65 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:83" *)
  wire \$67 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:83" *)
  wire \$69 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:61" *)
  wire \$7 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:83" *)
  wire \$71 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:91" *)
  wire \$73 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:91" *)
  wire \$75 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:91" *)
  wire \$77 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:91" *)
  wire \$79 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:91" *)
  wire \$81 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:91" *)
  wire \$83 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:91" *)
  wire \$85 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:91" *)
  wire \$87 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:100" *)
  wire \$89 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:61" *)
  wire \$9 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:100" *)
  wire \$91 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:109" *)
  wire \$93 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:109" *)
  wire \$95 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:61" *)
  wire \$97 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:61" *)
  wire \$99 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:18" *)
  output [4:0] des;
  reg [4:0] des;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:29" *)
  output ifload;
  reg ifload;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:12" *)
  input [31:0] instruction;
  wire [31:0] instruction;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:24" *)
  output [2:0] instruction_type;
  reg [2:0] instruction_type;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:25" *)
  output [16:0] it0;
  wire [16:0] it0;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:26" *)
  output [10:0] it1;
  wire [10:0] it1;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:27" *)
  output [10:0] it2;
  wire [10:0] it2;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:28" *)
  output [6:0] it3;
  wire [6:0] it3;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:19" *)
  output [4:0] s1;
  wire [4:0] s1;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:13" *)
  input [31:0] s1_data_in;
  wire [31:0] s1_data_in;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:21" *)
  output [31:0] s1data_out;
  reg [31:0] s1data_out;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:20" *)
  output [4:0] s2;
  wire [4:0] s2;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:14" *)
  input [31:0] s2_data_in;
  wire [31:0] s2_data_in;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:22" *)
  output [31:0] s2data_out;
  reg [31:0] s2data_out;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:30" *)
  output [4:0] shamt;
  reg [4:0] shamt;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:23" *)
  output [31:0] signextended_immediate;
  reg [31:0] signextended_immediate;
  assign \$117  = it1 == (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:61" *) 10'h333;
  assign \$121  = it1 == (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:61" *) 10'h3b3;
  assign \$123  = \$119  | (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:61" *) \$121 ;
  assign \$131  = it2 == (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:91" *) 5'h13;
  assign \$135  = it2 == (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:91" *) 10'h313;
  assign \$137  = \$133  | (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:91" *) \$135 ;
  assign \$151  = it2 == (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:109" *) 9'h103;
  assign \$155  = it3 == (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:66" *) 6'h37;
  assign \$162  = it3 == (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:70" *) 7'h6f;
  assign \$164  = + (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:73" *) { 1'h0, instruction[31], instruction[19:12], instruction[20], instruction[30:21], 1'h0 };
  assign \$166  = it2 == (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:74" *) 9'h123;
  assign \$172  = + (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:80" *) { 1'h0, instruction[31:25], instruction[11:7] };
  assign \$174  = it2 == (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:83" *) 8'he3;
  assign \$178  = it2 == (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:83" *) 10'h263;
  assign \$182  = ~ (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:85" *) instruction[31];
  assign \$184  = + (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:86" *) { 2'h0, instruction[31], instruction[7], instruction[30:25], instruction[11:8], 1'h0 };
  assign \$194  = it2 == (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:91" *) 10'h393;
  assign \$198  = it2 == (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:91" *) 7'h67;
  assign \$1  = + (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:55" *) { instruction[14:12], instruction[6:0] };
  assign \$204  = + (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:97" *) { 1'h0, instruction[31:20] };
  assign \$206  = it1 == (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:100" *) 10'h293;
  assign \$234  = \$230  | (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:91" *) \$232 ;
  assign \$43  = \$39  | (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:91" *) \$41 ;
  assign \$71  = \$67  | (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:83" *) \$69 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$2 ) begin end
    signextended_immediate = 32'd0;
    (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:66" *)
    casez (\$157 )
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:66" */
      1'h1:
          signextended_immediate = \$160 [31:0];
    endcase
    (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:70" *)
    casez (\$162 )
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:70" */
      1'h1:
          signextended_immediate = \$164 ;
    endcase
    (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:74" *)
    casez (\$168 )
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:74" */
      1'h1:
          (* full_case = 32'd1 *)
          (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:79" *)
          casez (\$170 )
            /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:79" */
            1'h1:
                signextended_immediate = \$172 ;
            /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:81" */
            default:
                signextended_immediate = { 20'hfffff, instruction[31:25], instruction[11:7] };
          endcase
    endcase
    (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:83" *)
    casez (\$180 )
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:83" */
      1'h1:
          (* full_case = 32'd1 *)
          (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:85" *)
          casez (\$182 )
            /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:85" */
            1'h1:
                signextended_immediate = \$184 ;
            /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:87" */
            default:
                signextended_immediate = { 19'h7ffff, instruction[31], instruction[7], instruction[30:25], instruction[11:8], 1'h0 };
          endcase
    endcase
    (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:91" *)
    casez (\$200 )
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:91" */
      1'h1:
          (* full_case = 32'd1 *)
          (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:96" *)
          casez (\$202 )
            /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:96" */
            1'h1:
                signextended_immediate = \$204 ;
            /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:98" */
            default:
                signextended_immediate = { 20'hfffff, instruction[31:20] };
          endcase
    endcase
    (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:100" *)
    casez (\$208 )
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:100" */
      1'h1:
          (* full_case = 32'd1 *)
          (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:105" *)
          casez (\$210 )
            /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:105" */
            1'h1:
                signextended_immediate = \$212 ;
            /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:107" */
            default:
                signextended_immediate = { 20'hfffff, instruction[31:20] };
          endcase
    endcase
    (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:109" *)
    casez (\$216 )
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:109" */
      1'h1:
        begin
          (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:113" *)
          casez (\$218 )
            /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:113" */
            1'h1:
                signextended_immediate = \$220 ;
          endcase
          (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:115" *)
          casez (\$222 )
            /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:115" */
            1'h1:
                signextended_immediate = { 20'hfffff, instruction[31:20] };
          endcase
        end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$2 ) begin end
    shamt = 5'h00;
    (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:91" *)
    casez (\$238 )
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:91" */
      1'h1:
          shamt = instruction[24:20];
    endcase
    (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:100" *)
    casez (\$242 )
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:100" */
      1'h1:
          shamt = instruction[24:20];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$2 ) begin end
    ifload = 1'h0;
    (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:109" *)
    casez (\$246 )
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:109" */
      1'h1:
          ifload = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$2 ) begin end
    instruction_type = 3'h0;
    (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:61" *)
    casez (\$9 )
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:61" */
      1'h1:
          instruction_type = 3'h7;
    endcase
    (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:66" *)
    casez (\$13 )
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:66" */
      1'h1:
          instruction_type = 3'h5;
    endcase
    (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:70" *)
    casez (\$15 )
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:70" */
      1'h1:
          instruction_type = 3'h6;
    endcase
    (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:74" *)
    casez (\$19 )
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:74" */
      1'h1:
          instruction_type = 3'h3;
    endcase
    (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:83" *)
    casez (\$27 )
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:83" */
      1'h1:
          instruction_type = 3'h4;
    endcase
    (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:91" *)
    casez (\$43 )
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:91" */
      1'h1:
          instruction_type = 3'h1;
    endcase
    (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:100" *)
    casez (\$47 )
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:100" */
      1'h1:
          instruction_type = 3'h1;
    endcase
    (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:109" *)
    casez (\$51 )
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:109" */
      1'h1:
          instruction_type = 3'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$2 ) begin end
    s1data_out = 32'd0;
    (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:61" *)
    casez (\$59 )
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:61" */
      1'h1:
          s1data_out = s1_data_in;
    endcase
    (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:74" *)
    casez (\$63 )
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:74" */
      1'h1:
          s1data_out = s1_data_in;
    endcase
    (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:83" *)
    casez (\$71 )
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:83" */
      1'h1:
          s1data_out = s1_data_in;
    endcase
    (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:91" *)
    casez (\$87 )
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:91" */
      1'h1:
          s1data_out = s1_data_in;
    endcase
    (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:100" *)
    casez (\$91 )
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:100" */
      1'h1:
          s1data_out = s1_data_in;
    endcase
    (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:109" *)
    casez (\$95 )
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:109" */
      1'h1:
          s1data_out = s1_data_in;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$2 ) begin end
    s2data_out = 32'd0;
    (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:61" *)
    casez (\$103 )
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:61" */
      1'h1:
          s2data_out = s2_data_in;
    endcase
    (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:74" *)
    casez (\$107 )
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:74" */
      1'h1:
          s2data_out = s2_data_in;
    endcase
    (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:83" *)
    casez (\$115 )
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:83" */
      1'h1:
          s2data_out = s2_data_in;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$2 ) begin end
    des = 5'h00;
    (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:61" *)
    casez (\$123 )
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:61" */
      1'h1:
          des = instruction[11:7];
    endcase
    (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:66" *)
    casez (\$127 )
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:66" */
      1'h1:
          des = instruction[11:7];
    endcase
    (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:70" *)
    casez (\$129 )
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:70" */
      1'h1:
          des = instruction[11:7];
    endcase
    (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:91" *)
    casez (\$145 )
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:91" */
      1'h1:
          des = instruction[11:7];
    endcase
    (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:100" *)
    casez (\$149 )
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:100" */
      1'h1:
          des = instruction[11:7];
    endcase
    (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:109" *)
    casez (\$153 )
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:109" */
      1'h1:
          des = instruction[11:7];
    endcase
  end
  assign \$159  = \$160 ;
  assign s2 = instruction[24:20];
  assign s1 = instruction[19:15];
  assign it0 = { instruction[31:25], instruction[14:12], instruction[6:0] };
  assign it1 = { instruction[30], instruction[14:12], instruction[6:0] };
  assign it2 = \$1 ;
  assign it3 = instruction[6:0];
  assign \$5  = \$3 ;
  assign \$13  = \$11 ;
  assign \$19  = \$17 ;
  assign \$23  = \$21 ;
  assign \$31  = \$29 ;
  assign \$47  = \$45 ;
  assign \$51  = \$49 ;
  assign \$55  = \$53 ;
  assign \$63  = \$61 ;
  assign \$67  = \$65 ;
  assign \$75  = \$73 ;
  assign \$91  = \$89 ;
  assign \$95  = \$93 ;
  assign \$99  = \$97 ;
  assign \$107  = \$105 ;
  assign \$111  = \$109 ;
  assign \$119  = \$117 ;
  assign \$127  = \$125 ;
  assign \$133  = \$131 ;
  assign \$149  = \$147 ;
  assign \$153  = \$151 ;
  assign \$157  = \$155 ;
  assign \$160  = { 3'h0, instruction[31:12], 12'h000 };
  assign \$168  = \$166 ;
  assign \$176  = \$174 ;
  assign \$188  = \$186 ;
  assign \$208  = \$206 ;
  assign \$216  = \$214 ;
  assign \$222  = instruction[31];
  assign \$226  = \$224 ;
  assign \$242  = \$240 ;
  assign \$246  = \$244 ;
  assign \$170  = \$182 ;
  assign \$202  = \$182 ;
  assign \$147  = \$206 ;
  assign \$143  = \$198 ;
  assign \$139  = \$194 ;
  assign \$210  = \$182 ;
  assign \$129  = \$162 ;
  assign \$212  = \$204 ;
  assign \$125  = \$155 ;
  assign \$214  = \$151 ;
  assign \$113  = \$178 ;
  assign \$109  = \$174 ;
  assign \$218  = \$182 ;
  assign \$105  = \$166 ;
  assign \$101  = \$121 ;
  assign \$220  = \$204 ;
  assign \$97  = \$117 ;
  assign \$190  = \$135 ;
  assign \$93  = \$151 ;
  assign \$224  = \$131 ;
  assign \$89  = \$206 ;
  assign \$85  = \$198 ;
  assign \$81  = \$194 ;
  assign \$77  = \$135 ;
  assign \$73  = \$131 ;
  assign \$69  = \$178 ;
  assign \$228  = \$135 ;
  assign \$65  = \$174 ;
  assign \$230  = \$137 ;
  assign \$61  = \$166 ;
  assign \$57  = \$121 ;
  assign \$232  = \$194 ;
  assign \$53  = \$117 ;
  assign \$49  = \$151 ;
  assign \$236  = \$198 ;
  assign \$45  = \$206 ;
  assign \$41  = \$198 ;
  assign \$37  = \$194 ;
  assign \$33  = \$135 ;
  assign \$29  = \$131 ;
  assign \$25  = \$178 ;
  assign \$240  = \$206 ;
  assign \$21  = \$174 ;
  assign \$186  = \$131 ;
  assign \$17  = \$166 ;
  assign \$15  = \$162 ;
  assign \$244  = \$151 ;
  assign \$11  = \$155 ;
  assign \$7  = \$121 ;
  assign \$3  = \$117 ;
  assign \$79  = \$137 ;
  assign \$59  = \$123 ;
  assign \$115  = \$71 ;
  assign \$192  = \$137 ;
  assign \$180  = \$71 ;
  assign \$35  = \$137 ;
  assign \$103  = \$123 ;
  assign \$27  = \$71 ;
  assign \$141  = \$234 ;
  assign \$9  = \$123 ;
  assign \$83  = \$234 ;
  assign \$196  = \$234 ;
  assign \$39  = \$234 ;
  assign \$145  = \$238 ;
  assign \$200  = \$238 ;
  assign \$87  = \$238 ;
  assign \$238  = \$43 ;
endmodule

(* \amaranth.hierarchy  = "top.IF_ID_pipeline" *)
(* generator = "Amaranth" *)
module IF_ID_pipeline(jump, stall, IF2_out, inst_out, rst, clk, branch);
  reg \$auto$verilog_backend.cc:2184:dump_module$3  = 0;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/IF_ID_pipeline.py:47" *)
  wire \$1 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/IF_ID_pipeline.py:67" *)
  wire \$11 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/IF_ID_pipeline.py:71" *)
  wire \$13 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/IF_ID_pipeline.py:75" *)
  wire \$15 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/IF_ID_pipeline.py:79" *)
  wire \$17 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/IF_ID_pipeline.py:47" *)
  wire \$19 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/IF_ID_pipeline.py:51" *)
  wire \$21 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/IF_ID_pipeline.py:55" *)
  wire \$23 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/IF_ID_pipeline.py:59" *)
  wire \$25 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/IF_ID_pipeline.py:63" *)
  wire \$27 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/IF_ID_pipeline.py:67" *)
  wire \$29 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/IF_ID_pipeline.py:51" *)
  wire \$3 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/IF_ID_pipeline.py:71" *)
  wire \$31 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/IF_ID_pipeline.py:75" *)
  wire \$33 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/IF_ID_pipeline.py:79" *)
  wire \$35 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/IF_ID_pipeline.py:55" *)
  wire \$5 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/IF_ID_pipeline.py:59" *)
  wire \$7 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/IF_ID_pipeline.py:63" *)
  wire \$9 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/IF_ID_pipeline.py:15" *)
  input [31:0] IF2_out;
  wire [31:0] IF2_out;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/IF_ID_pipeline.py:21" *)
  input branch;
  wire branch;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/IF_ID_pipeline.py:26" *)
  reg branch_next = 1'h0;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/IF_ID_pipeline.py:26" *)
  reg \branch_next$next ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/IF_ID_pipeline.py:28" *)
  reg branch_next2 = 1'h0;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/IF_ID_pipeline.py:28" *)
  reg \branch_next2$next ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/IF_ID_pipeline.py:30" *)
  reg branch_next3 = 1'h0;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/IF_ID_pipeline.py:30" *)
  reg \branch_next3$next ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/IF_ID_pipeline.py:16" *)
  reg [31:0] buffer = 32'd0;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/IF_ID_pipeline.py:16" *)
  reg [31:0] \buffer$next ;
  (* src = "/home/ubuntu/.local/lib/python3.10/site-packages/amaranth/hdl/ir.py:527" *)
  input clk;
  wire clk;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/IF_ID_pipeline.py:13" *)
  reg [31:0] inst_in;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/IF_ID_pipeline.py:18" *)
  output [31:0] inst_out;
  reg [31:0] inst_out;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/IF_ID_pipeline.py:14" *)
  reg [31:0] inst_prev = 32'd0;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/IF_ID_pipeline.py:14" *)
  reg [31:0] \inst_prev$next ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/IF_ID_pipeline.py:22" *)
  input jump;
  wire jump;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/IF_ID_pipeline.py:27" *)
  reg jump_next = 1'h0;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/IF_ID_pipeline.py:27" *)
  reg \jump_next$next ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/IF_ID_pipeline.py:29" *)
  reg jump_next2 = 1'h0;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/IF_ID_pipeline.py:29" *)
  reg \jump_next2$next ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/IF_ID_pipeline.py:31" *)
  reg jump_next3 = 1'h0;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/IF_ID_pipeline.py:31" *)
  reg \jump_next3$next ;
  (* src = "/home/ubuntu/.local/lib/python3.10/site-packages/amaranth/hdl/ir.py:527" *)
  input rst;
  wire rst;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/IF_ID_pipeline.py:20" *)
  input stall;
  wire stall;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/IF_ID_pipeline.py:23" *)
  reg stall_next = 1'h0;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/IF_ID_pipeline.py:23" *)
  reg \stall_next$next ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/IF_ID_pipeline.py:24" *)
  reg stall_next2 = 1'h0;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/IF_ID_pipeline.py:24" *)
  reg \stall_next2$next ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/IF_ID_pipeline.py:25" *)
  reg stall_next3 = 1'h0;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/IF_ID_pipeline.py:25" *)
  reg \stall_next3$next ;
  always @(posedge clk)
    buffer <= \buffer$next ;
  always @(posedge clk)
    branch_next <= \branch_next$next ;
  always @(posedge clk)
    jump_next <= \jump_next$next ;
  always @(posedge clk)
    branch_next2 <= \branch_next2$next ;
  always @(posedge clk)
    jump_next2 <= \jump_next2$next ;
  always @(posedge clk)
    branch_next3 <= \branch_next3$next ;
  always @(posedge clk)
    jump_next3 <= \jump_next3$next ;
  always @(posedge clk)
    stall_next <= \stall_next$next ;
  always @(posedge clk)
    stall_next2 <= \stall_next2$next ;
  always @(posedge clk)
    stall_next3 <= \stall_next3$next ;
  always @(posedge clk)
    inst_prev <= \inst_prev$next ;
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$3 ) begin end
    \buffer$next  = IF2_out;
    (* src = "/home/ubuntu/.local/lib/python3.10/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \buffer$next  = 32'd0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$3 ) begin end
    \branch_next$next  = branch;
    (* src = "/home/ubuntu/.local/lib/python3.10/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \branch_next$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$3 ) begin end
    \inst_prev$next  = inst_out;
    (* src = "/home/ubuntu/.local/lib/python3.10/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \inst_prev$next  = 32'd0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$3 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/IF_ID_pipeline.py:47" *)
    casez ({ \$17 , \$15 , \$13 , \$11 , \$9 , \$7 , \$5 , \$3 , \$1  })
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/IF_ID_pipeline.py:47" */
      9'b????????1:
          inst_in = IF2_out;
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/IF_ID_pipeline.py:51" */
      9'b???????1?:
          inst_in = 32'd0;
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/IF_ID_pipeline.py:55" */
      9'b??????1??:
          inst_in = 32'd0;
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/IF_ID_pipeline.py:59" */
      9'b?????1???:
          inst_in = buffer;
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/IF_ID_pipeline.py:63" */
      9'b????1????:
          inst_in = 32'd0;
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/IF_ID_pipeline.py:67" */
      9'b???1?????:
          inst_in = 32'd0;
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/IF_ID_pipeline.py:71" */
      9'b??1??????:
          inst_in = buffer;
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/IF_ID_pipeline.py:75" */
      9'b?1???????:
          inst_in = 32'd0;
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/IF_ID_pipeline.py:79" */
      9'h1??:
          inst_in = 32'd0;
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/IF_ID_pipeline.py:83" */
      default:
          inst_in = IF2_out;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$3 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/IF_ID_pipeline.py:47" *)
    casez ({ \$35 , \$33 , \$31 , \$29 , \$27 , \$25 , \$23 , \$21 , \$19  })
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/IF_ID_pipeline.py:47" */
      9'b????????1:
          inst_out = inst_prev;
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/IF_ID_pipeline.py:51" */
      9'b???????1?:
          inst_out = 32'd0;
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/IF_ID_pipeline.py:55" */
      9'b??????1??:
          inst_out = 32'd0;
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/IF_ID_pipeline.py:59" */
      9'b?????1???:
          inst_out = inst_in;
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/IF_ID_pipeline.py:63" */
      9'b????1????:
          inst_out = 32'd0;
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/IF_ID_pipeline.py:67" */
      9'b???1?????:
          inst_out = 32'd0;
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/IF_ID_pipeline.py:71" */
      9'b??1??????:
          inst_out = inst_in;
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/IF_ID_pipeline.py:75" */
      9'b?1???????:
          inst_out = 32'd0;
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/IF_ID_pipeline.py:79" */
      9'h1??:
          inst_out = 32'd0;
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/IF_ID_pipeline.py:83" */
      default:
          inst_out = inst_in;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$3 ) begin end
    \jump_next$next  = jump;
    (* src = "/home/ubuntu/.local/lib/python3.10/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \jump_next$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$3 ) begin end
    \branch_next2$next  = branch_next;
    (* src = "/home/ubuntu/.local/lib/python3.10/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \branch_next2$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$3 ) begin end
    \jump_next2$next  = jump_next;
    (* src = "/home/ubuntu/.local/lib/python3.10/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \jump_next2$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$3 ) begin end
    \branch_next3$next  = branch_next2;
    (* src = "/home/ubuntu/.local/lib/python3.10/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \branch_next3$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$3 ) begin end
    \jump_next3$next  = jump_next2;
    (* src = "/home/ubuntu/.local/lib/python3.10/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \jump_next3$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$3 ) begin end
    \stall_next$next  = stall;
    (* src = "/home/ubuntu/.local/lib/python3.10/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \stall_next$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$3 ) begin end
    \stall_next2$next  = stall_next;
    (* src = "/home/ubuntu/.local/lib/python3.10/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \stall_next2$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$3 ) begin end
    \stall_next3$next  = stall_next2;
    (* src = "/home/ubuntu/.local/lib/python3.10/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \stall_next3$next  = 1'h0;
    endcase
  end
  assign \$1  = stall_next;
  assign \$3  = branch_next;
  assign \$5  = jump_next;
  assign \$7  = stall_next2;
  assign \$9  = branch_next2;
  assign \$11  = jump_next2;
  assign \$13  = stall_next3;
  assign \$15  = branch_next3;
  assign \$17  = jump_next3;
  assign \$19  = stall_next;
  assign \$21  = branch_next;
  assign \$23  = jump_next;
  assign \$25  = stall_next2;
  assign \$27  = branch_next2;
  assign \$29  = jump_next2;
  assign \$31  = stall_next3;
  assign \$33  = branch_next3;
  assign \$35  = jump_next3;
endmodule

(* \amaranth.hierarchy  = "top.M1_M2_pipeline" *)
(* generator = "Amaranth" *)
module M1_M2_pipeline(web_out, reg_file_write_addr_in, reg_file_write_in, memory_reg_addr_out_out, s1_in, s2_in, csb_in, web_in, reg_file_write_out, s1_out, s2_out, rst, clk, csb_out);
  reg \$auto$verilog_backend.cc:2184:dump_module$4  = 0;
  (* src = "/home/ubuntu/.local/lib/python3.10/site-packages/amaranth/hdl/ir.py:527" *)
  input clk;
  wire clk;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/M1_M2_pipeline.py:26" *)
  input csb_in;
  wire csb_in;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/M1_M2_pipeline.py:27" *)
  output csb_out;
  reg csb_out = 1'h0;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/M1_M2_pipeline.py:27" *)
  reg \csb_out$next ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/M1_M2_pipeline.py:18" *)
  wire [31:0] memory_data_out_out;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/M1_M2_pipeline.py:16" *)
  input [4:0] memory_reg_addr_out_out;
  wire [4:0] memory_reg_addr_out_out;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/M1_M2_pipeline.py:17" *)
  output [4:0] reg_file_write_addr_in;
  reg [4:0] reg_file_write_addr_in = 5'h00;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/M1_M2_pipeline.py:17" *)
  reg [4:0] \reg_file_write_addr_in$next ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/M1_M2_pipeline.py:19" *)
  reg [31:0] reg_file_write_data_in = 32'd0;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/M1_M2_pipeline.py:19" *)
  reg [31:0] \reg_file_write_data_in$next ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/M1_M2_pipeline.py:14" *)
  input reg_file_write_in;
  wire reg_file_write_in;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/M1_M2_pipeline.py:15" *)
  output reg_file_write_out;
  reg reg_file_write_out = 1'h0;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/M1_M2_pipeline.py:15" *)
  reg \reg_file_write_out$next ;
  (* src = "/home/ubuntu/.local/lib/python3.10/site-packages/amaranth/hdl/ir.py:527" *)
  input rst;
  wire rst;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/M1_M2_pipeline.py:21" *)
  input [4:0] s1_in;
  wire [4:0] s1_in;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/M1_M2_pipeline.py:23" *)
  output [4:0] s1_out;
  reg [4:0] s1_out = 5'h00;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/M1_M2_pipeline.py:23" *)
  reg [4:0] \s1_out$next ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/M1_M2_pipeline.py:22" *)
  input [4:0] s2_in;
  wire [4:0] s2_in;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/M1_M2_pipeline.py:24" *)
  output [4:0] s2_out;
  reg [4:0] s2_out = 5'h00;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/M1_M2_pipeline.py:24" *)
  reg [4:0] \s2_out$next ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/M1_M2_pipeline.py:28" *)
  input web_in;
  wire web_in;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/M1_M2_pipeline.py:29" *)
  output web_out;
  reg web_out = 1'h0;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/M1_M2_pipeline.py:29" *)
  reg \web_out$next ;
  always @(posedge clk)
    reg_file_write_out <= \reg_file_write_out$next ;
  always @(posedge clk)
    reg_file_write_addr_in <= \reg_file_write_addr_in$next ;
  always @(posedge clk)
    reg_file_write_data_in <= \reg_file_write_data_in$next ;
  always @(posedge clk)
    s1_out <= \s1_out$next ;
  always @(posedge clk)
    s2_out <= \s2_out$next ;
  always @(posedge clk)
    csb_out <= \csb_out$next ;
  always @(posedge clk)
    web_out <= \web_out$next ;
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$4 ) begin end
    \reg_file_write_out$next  = reg_file_write_in;
    (* src = "/home/ubuntu/.local/lib/python3.10/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \reg_file_write_out$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$4 ) begin end
    \reg_file_write_addr_in$next  = memory_reg_addr_out_out;
    (* src = "/home/ubuntu/.local/lib/python3.10/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \reg_file_write_addr_in$next  = 5'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$4 ) begin end
    \reg_file_write_data_in$next  = 32'd0;
    (* src = "/home/ubuntu/.local/lib/python3.10/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \reg_file_write_data_in$next  = 32'd0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$4 ) begin end
    \s1_out$next  = s1_in;
    (* src = "/home/ubuntu/.local/lib/python3.10/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \s1_out$next  = 5'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$4 ) begin end
    \s2_out$next  = s2_in;
    (* src = "/home/ubuntu/.local/lib/python3.10/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \s2_out$next  = 5'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$4 ) begin end
    \csb_out$next  = csb_in;
    (* src = "/home/ubuntu/.local/lib/python3.10/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \csb_out$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$4 ) begin end
    \web_out$next  = web_in;
    (* src = "/home/ubuntu/.local/lib/python3.10/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \web_out$next  = 1'h0;
    endcase
  end
  assign memory_data_out_out = 32'd0;
endmodule

(* \amaranth.hierarchy  = "top.M2_WB_pipeline" *)
(* generator = "Amaranth" *)
module M2_WB_pipeline(web_out, reg_file_write_out, reg_file_write_in, memory_reg_addr_out_out, memory_data_out_out, s1_in, s2_in, csb_in, web_in, reg_file_write_addr_in, reg_file_write_data_in, rst, clk, csb_out);
  reg \$auto$verilog_backend.cc:2184:dump_module$5  = 0;
  (* src = "/home/ubuntu/.local/lib/python3.10/site-packages/amaranth/hdl/ir.py:527" *)
  input clk;
  wire clk;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/M2_WB_pipeline.py:26" *)
  input csb_in;
  wire csb_in;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/M2_WB_pipeline.py:27" *)
  output csb_out;
  reg csb_out = 1'h0;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/M2_WB_pipeline.py:27" *)
  reg \csb_out$next ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/M2_WB_pipeline.py:18" *)
  input [31:0] memory_data_out_out;
  wire [31:0] memory_data_out_out;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/M2_WB_pipeline.py:16" *)
  input [4:0] memory_reg_addr_out_out;
  wire [4:0] memory_reg_addr_out_out;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/M2_WB_pipeline.py:17" *)
  output [4:0] reg_file_write_addr_in;
  reg [4:0] reg_file_write_addr_in = 5'h00;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/M2_WB_pipeline.py:17" *)
  reg [4:0] \reg_file_write_addr_in$next ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/M2_WB_pipeline.py:19" *)
  output [31:0] reg_file_write_data_in;
  reg [31:0] reg_file_write_data_in = 32'd0;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/M2_WB_pipeline.py:19" *)
  reg [31:0] \reg_file_write_data_in$next ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/M2_WB_pipeline.py:14" *)
  input reg_file_write_in;
  wire reg_file_write_in;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/M2_WB_pipeline.py:15" *)
  output reg_file_write_out;
  reg reg_file_write_out = 1'h0;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/M2_WB_pipeline.py:15" *)
  reg \reg_file_write_out$next ;
  (* src = "/home/ubuntu/.local/lib/python3.10/site-packages/amaranth/hdl/ir.py:527" *)
  input rst;
  wire rst;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/M2_WB_pipeline.py:21" *)
  input [4:0] s1_in;
  wire [4:0] s1_in;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/M2_WB_pipeline.py:23" *)
  reg [4:0] s1_out = 5'h00;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/M2_WB_pipeline.py:23" *)
  reg [4:0] \s1_out$next ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/M2_WB_pipeline.py:22" *)
  input [4:0] s2_in;
  wire [4:0] s2_in;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/M2_WB_pipeline.py:24" *)
  reg [4:0] s2_out = 5'h00;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/M2_WB_pipeline.py:24" *)
  reg [4:0] \s2_out$next ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/M2_WB_pipeline.py:28" *)
  input web_in;
  wire web_in;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/M2_WB_pipeline.py:29" *)
  output web_out;
  reg web_out = 1'h0;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/M2_WB_pipeline.py:29" *)
  reg \web_out$next ;
  always @(posedge clk)
    reg_file_write_out <= \reg_file_write_out$next ;
  always @(posedge clk)
    reg_file_write_addr_in <= \reg_file_write_addr_in$next ;
  always @(posedge clk)
    reg_file_write_data_in <= \reg_file_write_data_in$next ;
  always @(posedge clk)
    s1_out <= \s1_out$next ;
  always @(posedge clk)
    s2_out <= \s2_out$next ;
  always @(posedge clk)
    csb_out <= \csb_out$next ;
  always @(posedge clk)
    web_out <= \web_out$next ;
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$5 ) begin end
    \reg_file_write_out$next  = reg_file_write_in;
    (* src = "/home/ubuntu/.local/lib/python3.10/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \reg_file_write_out$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$5 ) begin end
    \reg_file_write_addr_in$next  = memory_reg_addr_out_out;
    (* src = "/home/ubuntu/.local/lib/python3.10/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \reg_file_write_addr_in$next  = 5'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$5 ) begin end
    \reg_file_write_data_in$next  = memory_data_out_out;
    (* src = "/home/ubuntu/.local/lib/python3.10/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \reg_file_write_data_in$next  = 32'd0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$5 ) begin end
    \s1_out$next  = s1_in;
    (* src = "/home/ubuntu/.local/lib/python3.10/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \s1_out$next  = 5'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$5 ) begin end
    \s2_out$next  = s2_in;
    (* src = "/home/ubuntu/.local/lib/python3.10/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \s2_out$next  = 5'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$5 ) begin end
    \csb_out$next  = csb_in;
    (* src = "/home/ubuntu/.local/lib/python3.10/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \csb_out$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$5 ) begin end
    \web_out$next  = web_in;
    (* src = "/home/ubuntu/.local/lib/python3.10/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \web_out$next  = 1'h0;
    endcase
  end
endmodule

(* \amaranth.hierarchy  = "top.forwarding_alu" *)
(* generator = "Amaranth" *)
module forwarding_alu(s2, s1_data, s2_data, des0, val0, csb0, web0, ra, rb, s1);
  reg \$auto$verilog_backend.cc:2184:dump_module$6  = 0;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/forward_alu.py:31" *)
  wire \$1 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/forward_alu.py:32" *)
  wire \$11 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/forward_alu.py:40" *)
  wire \$13 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/forward_alu.py:40" *)
  wire \$15 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/forward_alu.py:40" *)
  wire \$17 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/forward_alu.py:40" *)
  wire \$19 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/forward_alu.py:40" *)
  wire \$21 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/forward_alu.py:41" *)
  wire \$23 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/forward_alu.py:31" *)
  wire \$3 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/forward_alu.py:31" *)
  wire \$5 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/forward_alu.py:31" *)
  wire \$7 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/forward_alu.py:31" *)
  wire \$9 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/forward_alu.py:20" *)
  input csb0;
  wire csb0;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/forward_alu.py:18" *)
  input [4:0] des0;
  wire [4:0] des0;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/forward_alu.py:24" *)
  output [31:0] ra;
  reg [31:0] ra;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/forward_alu.py:25" *)
  output [31:0] rb;
  reg [31:0] rb;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/forward_alu.py:15" *)
  input [4:0] s1;
  wire [4:0] s1;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/forward_alu.py:13" *)
  input [31:0] s1_data;
  wire [31:0] s1_data;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/forward_alu.py:16" *)
  input [4:0] s2;
  wire [4:0] s2;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/forward_alu.py:14" *)
  input [31:0] s2_data;
  wire [31:0] s2_data;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/forward_alu.py:19" *)
  input [31:0] val0;
  wire [31:0] val0;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/forward_alu.py:21" *)
  input web0;
  wire web0;
  assign \$9  = \$5  & (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/forward_alu.py:31" *) \$7 ;
  assign \$11  = | (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/forward_alu.py:32" *) s1;
  assign \$13  = s2 == (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/forward_alu.py:40" *) des0;
  assign \$15  = ~ (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/forward_alu.py:40" *) csb0;
  assign \$17  = \$13  & (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/forward_alu.py:40" *) \$15 ;
  assign \$1  = s1 == (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/forward_alu.py:31" *) des0;
  assign \$21  = \$17  & (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/forward_alu.py:40" *) \$19 ;
  assign \$23  = | (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/forward_alu.py:41" *) s2;
  assign \$5  = \$1  & (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/forward_alu.py:31" *) \$3 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$6 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/forward_alu.py:31" *)
    casez (\$9 )
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/forward_alu.py:31" */
      1'h1:
          (* full_case = 32'd1 *)
          (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/forward_alu.py:32" *)
          casez (\$11 )
            /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/forward_alu.py:32" */
            1'h1:
                ra = val0;
            /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/forward_alu.py:34" */
            default:
                ra = s1_data;
          endcase
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/forward_alu.py:37" */
      default:
          ra = s1_data;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$6 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/forward_alu.py:40" *)
    casez (\$21 )
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/forward_alu.py:40" */
      1'h1:
          (* full_case = 32'd1 *)
          (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/forward_alu.py:41" *)
          casez (\$23 )
            /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/forward_alu.py:41" */
            1'h1:
                rb = val0;
            /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/forward_alu.py:43" */
            default:
                rb = s2_data;
          endcase
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/forward_alu.py:46" */
      default:
          rb = s2_data;
    endcase
  end
  assign \$7  = web0;
  assign \$19  = web0;
  assign \$3  = \$15 ;
endmodule

(* \amaranth.hierarchy  = "top.id_mux" *)
(* generator = "Amaranth" *)
module id_mux(des_id, s1_id, s2_id, s1data_out_id, s2data_out_id, signextended_immediate_id, instruction_type_id, it0_id, it1_id, it2_id, it3_id, ifload_id, shamt_id, s1, s2, s1data_out, s2data_out, des, signextended_immediate, instruction_type, it0
, it1, it2, it3, shamt, stall);
  reg \$auto$verilog_backend.cc:2184:dump_module$7  = 0;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id_mux.py:46" *)
  wire \$1 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id_mux.py:46" *)
  wire \$11 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id_mux.py:46" *)
  wire \$13 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id_mux.py:46" *)
  wire \$15 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id_mux.py:46" *)
  wire \$17 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id_mux.py:46" *)
  wire \$19 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id_mux.py:46" *)
  wire \$21 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id_mux.py:46" *)
  wire \$23 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id_mux.py:46" *)
  wire \$25 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id_mux.py:46" *)
  wire \$3 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id_mux.py:46" *)
  wire \$5 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id_mux.py:46" *)
  wire \$7 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id_mux.py:46" *)
  wire \$9 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id_mux.py:30" *)
  output [4:0] des;
  reg [4:0] des;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id_mux.py:13" *)
  input [4:0] des_id;
  wire [4:0] des_id;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id_mux.py:41" *)
  reg ifload;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id_mux.py:24" *)
  input ifload_id;
  wire ifload_id;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id_mux.py:36" *)
  output [2:0] instruction_type;
  reg [2:0] instruction_type;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id_mux.py:19" *)
  input [2:0] instruction_type_id;
  wire [2:0] instruction_type_id;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id_mux.py:37" *)
  output [16:0] it0;
  reg [16:0] it0;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id_mux.py:20" *)
  input [16:0] it0_id;
  wire [16:0] it0_id;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id_mux.py:38" *)
  output [10:0] it1;
  reg [10:0] it1;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id_mux.py:21" *)
  input [10:0] it1_id;
  wire [10:0] it1_id;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id_mux.py:39" *)
  output [10:0] it2;
  reg [10:0] it2;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id_mux.py:22" *)
  input [10:0] it2_id;
  wire [10:0] it2_id;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id_mux.py:40" *)
  output [6:0] it3;
  reg [6:0] it3;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id_mux.py:23" *)
  input [6:0] it3_id;
  wire [6:0] it3_id;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id_mux.py:31" *)
  output [4:0] s1;
  reg [4:0] s1;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id_mux.py:14" *)
  input [4:0] s1_id;
  wire [4:0] s1_id;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id_mux.py:33" *)
  output [31:0] s1data_out;
  reg [31:0] s1data_out;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id_mux.py:16" *)
  input [31:0] s1data_out_id;
  wire [31:0] s1data_out_id;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id_mux.py:32" *)
  output [4:0] s2;
  reg [4:0] s2;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id_mux.py:15" *)
  input [4:0] s2_id;
  wire [4:0] s2_id;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id_mux.py:34" *)
  output [31:0] s2data_out;
  reg [31:0] s2data_out;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id_mux.py:17" *)
  input [31:0] s2data_out_id;
  wire [31:0] s2data_out_id;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id_mux.py:42" *)
  output [4:0] shamt;
  reg [4:0] shamt;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id_mux.py:25" *)
  input [4:0] shamt_id;
  wire [4:0] shamt_id;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id_mux.py:35" *)
  output [31:0] signextended_immediate;
  reg [31:0] signextended_immediate;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id_mux.py:18" *)
  input [31:0] signextended_immediate_id;
  wire [31:0] signextended_immediate_id;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id_mux.py:27" *)
  input stall;
  wire stall;
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$7 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id_mux.py:46" *)
    casez (\$1 )
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id_mux.py:46" */
      1'h1:
          des = 5'h00;
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id_mux.py:62" */
      default:
          des = des_id;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$7 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id_mux.py:46" *)
    casez (\$3 )
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id_mux.py:46" */
      1'h1:
          s1 = 5'h00;
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id_mux.py:62" */
      default:
          s1 = s1_id;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$7 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id_mux.py:46" *)
    casez (\$21 )
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id_mux.py:46" */
      1'h1:
          it3 = 7'h00;
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id_mux.py:62" */
      default:
          it3 = it3_id;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$7 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id_mux.py:46" *)
    casez (\$23 )
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id_mux.py:46" */
      1'h1:
          ifload = 1'h0;
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id_mux.py:62" */
      default:
          ifload = ifload_id;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$7 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id_mux.py:46" *)
    casez (\$25 )
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id_mux.py:46" */
      1'h1:
          shamt = 5'h00;
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id_mux.py:62" */
      default:
          shamt = shamt_id;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$7 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id_mux.py:46" *)
    casez (\$5 )
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id_mux.py:46" */
      1'h1:
          s2 = 5'h00;
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id_mux.py:62" */
      default:
          s2 = s2_id;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$7 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id_mux.py:46" *)
    casez (\$7 )
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id_mux.py:46" */
      1'h1:
          s1data_out = 32'd0;
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id_mux.py:62" */
      default:
          s1data_out = s1data_out_id;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$7 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id_mux.py:46" *)
    casez (\$9 )
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id_mux.py:46" */
      1'h1:
          s2data_out = 32'd0;
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id_mux.py:62" */
      default:
          s2data_out = s2data_out_id;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$7 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id_mux.py:46" *)
    casez (\$11 )
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id_mux.py:46" */
      1'h1:
          signextended_immediate = 32'd0;
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id_mux.py:62" */
      default:
          signextended_immediate = signextended_immediate_id;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$7 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id_mux.py:46" *)
    casez (\$13 )
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id_mux.py:46" */
      1'h1:
          instruction_type = 3'h0;
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id_mux.py:62" */
      default:
          instruction_type = instruction_type_id;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$7 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id_mux.py:46" *)
    casez (\$15 )
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id_mux.py:46" */
      1'h1:
          it0 = 17'h00000;
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id_mux.py:62" */
      default:
          it0 = it0_id;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$7 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id_mux.py:46" *)
    casez (\$17 )
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id_mux.py:46" */
      1'h1:
          it1 = 11'h000;
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id_mux.py:62" */
      default:
          it1 = it1_id;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$7 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id_mux.py:46" *)
    casez (\$19 )
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id_mux.py:46" */
      1'h1:
          it2 = 11'h000;
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id_mux.py:62" */
      default:
          it2 = it2_id;
    endcase
  end
  assign \$1  = stall;
  assign \$3  = stall;
  assign \$5  = stall;
  assign \$7  = stall;
  assign \$9  = stall;
  assign \$11  = stall;
  assign \$13  = stall;
  assign \$15  = stall;
  assign \$17  = stall;
  assign \$19  = stall;
  assign \$21  = stall;
  assign \$23  = stall;
  assign \$25  = stall;
endmodule

(* \amaranth.hierarchy  = "top.pc_controller" *)
(* generator = "Amaranth" *)
module pc_controller(branch, jump, pc_in, ra, immediate, read_flag, pc, rst, clk, stall);
  reg \$auto$verilog_backend.cc:2184:dump_module$8  = 0;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/pc_controller.py:29" *)
  wire \$1 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/pc_controller.py:37" *)
  wire [31:0] \$10 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/pc_controller.py:37" *)
  wire [31:0] \$12 ;
  (* src = "/home/ubuntu/.local/lib/python3.10/site-packages/amaranth/back/rtlil.py:569" *)
  wire \$13 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/pc_controller.py:37" *)
  wire [32:0] \$16 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/pc_controller.py:37" *)
  wire [33:0] \$18 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/pc_controller.py:40" *)
  wire [32:0] \$20 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/pc_controller.py:40" *)
  wire [31:0] \$21 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/pc_controller.py:40" *)
  wire [31:0] \$23 ;
  (* src = "/home/ubuntu/.local/lib/python3.10/site-packages/amaranth/back/rtlil.py:569" *)
  wire \$24 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/pc_controller.py:40" *)
  wire [32:0] \$27 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/pc_controller.py:43" *)
  wire [8:0] \$29 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/pc_controller.py:33" *)
  wire \$3 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/pc_controller.py:43" *)
  wire [8:0] \$30 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/pc_controller.py:36" *)
  wire \$5 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/pc_controller.py:39" *)
  wire \$7 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/pc_controller.py:37" *)
  wire [33:0] \$9 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/pc_controller.py:14" *)
  input branch;
  wire branch;
  (* src = "/home/ubuntu/.local/lib/python3.10/site-packages/amaranth/hdl/ir.py:527" *)
  input clk;
  wire clk;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/pc_controller.py:16" *)
  input [31:0] immediate;
  wire [31:0] immediate;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/pc_controller.py:15" *)
  input jump;
  wire jump;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/pc_controller.py:23" *)
  output [7:0] pc;
  reg [7:0] pc = 8'h00;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/pc_controller.py:23" *)
  reg [7:0] \pc$next ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/pc_controller.py:18" *)
  input [7:0] pc_in;
  wire [7:0] pc_in;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/pc_controller.py:17" *)
  input [31:0] ra;
  wire [31:0] ra;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/pc_controller.py:20" *)
  input read_flag;
  wire read_flag;
  (* src = "/home/ubuntu/.local/lib/python3.10/site-packages/amaranth/hdl/ir.py:527" *)
  input rst;
  wire rst;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/pc_controller.py:13" *)
  input stall;
  wire stall;
  assign \$16  = pc_in + (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/pc_controller.py:37" *) \$12 ;
  assign \$18  = \$16  - (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/pc_controller.py:37" *) 2'h3;
  assign \$1  = ~ (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/pc_controller.py:29" *) read_flag;
  assign \$27  = ra + (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/pc_controller.py:40" *) \$23 ;
  assign \$30  = pc_in + (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/pc_controller.py:43" *) 1'h1;
  always @(posedge clk)
    pc <= \pc$next ;
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$8 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/pc_controller.py:29" *)
    casez (\$1 )
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/pc_controller.py:29" */
      1'h1:
          \pc$next  = 8'h00;
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/pc_controller.py:32" */
      default:
          (* full_case = 32'd1 *)
          (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/pc_controller.py:33" *)
          casez ({ \$7 , \$5 , \$3  })
            /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/pc_controller.py:33" */
            3'b??1:
                \pc$next  = pc_in;
            /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/pc_controller.py:36" */
            3'b?1?:
                \pc$next  = \$18 [7:0];
            /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/pc_controller.py:39" */
            3'b1??:
                \pc$next  = \$27 [7:0];
            /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/pc_controller.py:42" */
            default:
                \pc$next  = \$30 [7:0];
          endcase
    endcase
    (* src = "/home/ubuntu/.local/lib/python3.10/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (rst)
      1'h1:
          \pc$next  = 8'h00;
    endcase
  end
  assign \$9  = \$18 ;
  assign \$20  = \$27 ;
  assign \$29  = \$30 ;
  assign \$3  = stall;
  assign \$5  = branch;
  assign \$7  = jump;
  assign \$13  = 1'h0;
  assign \$12  = \$10 ;
  assign \$24  = 1'h0;
  assign \$23  = \$21 ;
  assign \$10  = { 2'h0, immediate[31:2] };
  assign \$21  = { 2'h0, immediate[31:2] };
endmodule

(* \amaranth.hierarchy  = "top.reg_file" *)
(* generator = "Amaranth" *)
module reg_file(write_alu, csb_mem, web_mem, write_mem, pc, load_Rs1_addr, load_Rs2_addr, write_Rs1_data, write_Rs2_data, write_addr_mem, write_data_mem, write_addr_alu, write_data_alu, \$signal , gpio_input, neg_rst, neg_clk, csb_alu);
  reg \$auto$verilog_backend.cc:2184:dump_module$9  = 0;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:55" *)
  wire \$33 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:70" *)
  wire \$35 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:70" *)
  wire \$37 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:70" *)
  wire \$39 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:81" *)
  wire \$41 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:55" *)
  wire \$74 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:60" *)
  wire \$76 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:70" *)
  wire \$78 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:70" *)
  wire \$80 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:70" *)
  wire \$82 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:81" *)
  wire \$84 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:49" *)
  output [31:0] \$signal ;
  reg [31:0] \$signal  = 32'd0;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:47" *)
  reg \$signal$1  = 1'h0;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:47" *)
  reg \$signal$1$next ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:47" *)
  reg \$signal$10  = 1'h0;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:47" *)
  reg \$signal$10$next ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:47" *)
  reg \$signal$11  = 1'h0;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:47" *)
  reg \$signal$11$next ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:47" *)
  reg \$signal$12  = 1'h0;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:47" *)
  reg \$signal$12$next ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:47" *)
  reg \$signal$13  = 1'h0;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:47" *)
  reg \$signal$13$next ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:47" *)
  reg \$signal$14  = 1'h0;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:47" *)
  reg \$signal$14$next ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:47" *)
  reg \$signal$15  = 1'h0;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:47" *)
  reg \$signal$15$next ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:47" *)
  reg \$signal$16  = 1'h0;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:47" *)
  reg \$signal$16$next ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:47" *)
  reg \$signal$17  = 1'h0;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:47" *)
  reg \$signal$17$next ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:47" *)
  reg \$signal$18  = 1'h0;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:47" *)
  reg \$signal$18$next ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:47" *)
  reg \$signal$19  = 1'h0;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:47" *)
  reg \$signal$19$next ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:47" *)
  reg \$signal$2  = 1'h0;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:47" *)
  reg \$signal$2$next ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:47" *)
  reg \$signal$20  = 1'h0;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:47" *)
  reg \$signal$20$next ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:47" *)
  reg \$signal$21  = 1'h0;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:47" *)
  reg \$signal$21$next ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:47" *)
  reg \$signal$22  = 1'h0;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:47" *)
  reg \$signal$22$next ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:47" *)
  reg \$signal$23  = 1'h0;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:47" *)
  reg \$signal$23$next ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:47" *)
  reg \$signal$24  = 1'h0;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:47" *)
  reg \$signal$24$next ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:47" *)
  reg \$signal$25  = 1'h0;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:47" *)
  reg \$signal$25$next ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:47" *)
  reg \$signal$26  = 1'h0;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:47" *)
  reg \$signal$26$next ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:47" *)
  reg \$signal$27  = 1'h0;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:47" *)
  reg \$signal$27$next ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:47" *)
  reg \$signal$28  = 1'h0;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:47" *)
  reg \$signal$28$next ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:47" *)
  reg \$signal$29  = 1'h0;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:47" *)
  reg \$signal$29$next ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:47" *)
  reg \$signal$3  = 1'h0;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:47" *)
  reg \$signal$3$next ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:47" *)
  reg \$signal$30  = 1'h0;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:47" *)
  reg \$signal$30$next ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:47" *)
  reg \$signal$31  = 1'h0;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:47" *)
  reg \$signal$31$next ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:47" *)
  reg \$signal$32  = 1'h0;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:47" *)
  reg \$signal$32$next ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:47" *)
  reg \$signal$4  = 1'h0;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:47" *)
  reg \$signal$4$next ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:49" *)
  reg [31:0] \$signal$43  = 32'd0;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:49" *)
  reg [31:0] \$signal$43$next ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:49" *)
  reg [31:0] \$signal$44  = 32'd0;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:49" *)
  reg [31:0] \$signal$44$next ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:49" *)
  reg [31:0] \$signal$45  = 32'd0;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:49" *)
  reg [31:0] \$signal$45$next ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:49" *)
  reg [31:0] \$signal$46  = 32'd0;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:49" *)
  reg [31:0] \$signal$46$next ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:49" *)
  reg [31:0] \$signal$47  = 32'd0;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:49" *)
  reg [31:0] \$signal$47$next ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:49" *)
  reg [31:0] \$signal$48  = 32'd0;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:49" *)
  reg [31:0] \$signal$48$next ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:49" *)
  reg [31:0] \$signal$49  = 32'd0;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:49" *)
  reg [31:0] \$signal$49$next ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:47" *)
  reg \$signal$5  = 1'h0;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:47" *)
  reg \$signal$5$next ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:49" *)
  reg [31:0] \$signal$50  = 32'd0;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:49" *)
  reg [31:0] \$signal$50$next ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:49" *)
  reg [31:0] \$signal$51  = 32'd0;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:49" *)
  reg [31:0] \$signal$51$next ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:49" *)
  reg [31:0] \$signal$52  = 32'd0;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:49" *)
  reg [31:0] \$signal$52$next ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:49" *)
  reg [31:0] \$signal$53  = 32'd0;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:49" *)
  reg [31:0] \$signal$53$next ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:49" *)
  reg [31:0] \$signal$54  = 32'd0;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:49" *)
  reg [31:0] \$signal$54$next ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:49" *)
  reg [31:0] \$signal$55  = 32'd0;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:49" *)
  reg [31:0] \$signal$55$next ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:49" *)
  reg [31:0] \$signal$56  = 32'd0;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:49" *)
  reg [31:0] \$signal$56$next ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:49" *)
  reg [31:0] \$signal$57  = 32'd0;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:49" *)
  reg [31:0] \$signal$57$next ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:49" *)
  reg [31:0] \$signal$58  = 32'd0;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:49" *)
  reg [31:0] \$signal$58$next ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:49" *)
  reg [31:0] \$signal$59  = 32'd0;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:49" *)
  reg [31:0] \$signal$59$next ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:47" *)
  reg \$signal$6  = 1'h0;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:47" *)
  reg \$signal$6$next ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:49" *)
  reg [31:0] \$signal$60  = 32'd0;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:49" *)
  reg [31:0] \$signal$60$next ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:49" *)
  reg [31:0] \$signal$61  = 32'd0;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:49" *)
  reg [31:0] \$signal$61$next ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:49" *)
  reg [31:0] \$signal$62  = 32'd0;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:49" *)
  reg [31:0] \$signal$62$next ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:49" *)
  reg [31:0] \$signal$63  = 32'd0;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:49" *)
  reg [31:0] \$signal$63$next ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:49" *)
  reg [31:0] \$signal$64  = 32'd0;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:49" *)
  reg [31:0] \$signal$64$next ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:49" *)
  reg [31:0] \$signal$65  = 32'd0;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:49" *)
  reg [31:0] \$signal$65$next ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:49" *)
  reg [31:0] \$signal$66  = 32'd0;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:49" *)
  reg [31:0] \$signal$66$next ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:49" *)
  reg [31:0] \$signal$67  = 32'd0;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:49" *)
  reg [31:0] \$signal$67$next ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:49" *)
  reg [31:0] \$signal$68  = 32'd0;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:49" *)
  reg [31:0] \$signal$68$next ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:49" *)
  reg [31:0] \$signal$69  = 32'd0;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:49" *)
  reg [31:0] \$signal$69$next ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:47" *)
  reg \$signal$7  = 1'h0;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:47" *)
  reg \$signal$7$next ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:49" *)
  reg [31:0] \$signal$70  = 32'd0;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:49" *)
  reg [31:0] \$signal$70$next ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:49" *)
  reg [31:0] \$signal$71  = 32'd0;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:49" *)
  reg [31:0] \$signal$71$next ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:49" *)
  reg [31:0] \$signal$72  = 32'd0;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:49" *)
  reg [31:0] \$signal$72$next ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:49" *)
  reg [31:0] \$signal$73  = 32'd0;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:49" *)
  reg [31:0] \$signal$73$next ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:47" *)
  reg \$signal$8  = 1'h0;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:47" *)
  reg \$signal$8$next ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:47" *)
  reg \$signal$9  = 1'h0;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:47" *)
  reg \$signal$9$next ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:49" *)
  reg [31:0] \$signal$next ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:33" *)
  input csb_alu;
  wire csb_alu;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:39" *)
  input csb_mem;
  wire csb_mem;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:42" *)
  input [31:0] gpio_input;
  wire [31:0] gpio_input;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:26" *)
  input [4:0] load_Rs1_addr;
  wire [4:0] load_Rs1_addr;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:27" *)
  input [4:0] load_Rs2_addr;
  wire [4:0] load_Rs2_addr;
  (* src = "/home/ubuntu/.local/lib/python3.10/site-packages/amaranth/hdl/ir.py:527" *)
  input neg_clk;
  wire neg_clk;
  (* src = "/home/ubuntu/.local/lib/python3.10/site-packages/amaranth/hdl/ir.py:527" *)
  input neg_rst;
  wire neg_rst;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:28" *)
  input [7:0] pc;
  wire [7:0] pc;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:40" *)
  input web_mem;
  wire web_mem;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:45" *)
  output [31:0] write_Rs1_data;
  reg [31:0] write_Rs1_data;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:46" *)
  output [31:0] write_Rs2_data;
  reg [31:0] write_Rs2_data;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:31" *)
  input [4:0] write_addr_alu;
  wire [4:0] write_addr_alu;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:37" *)
  input [4:0] write_addr_mem;
  wire [4:0] write_addr_mem;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:30" *)
  input write_alu;
  wire write_alu;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:32" *)
  input [31:0] write_data_alu;
  wire [31:0] write_data_alu;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:38" *)
  input [31:0] write_data_mem;
  wire [31:0] write_data_mem;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:36" *)
  input write_mem;
  wire write_mem;
  always @(posedge neg_clk)
    \$signal$15  <= \$signal$15$next ;
  always @(posedge neg_clk)
    \$signal$16  <= \$signal$16$next ;
  always @(posedge neg_clk)
    \$signal$17  <= \$signal$17$next ;
  always @(posedge neg_clk)
    \$signal$18  <= \$signal$18$next ;
  always @(posedge neg_clk)
    \$signal$19  <= \$signal$19$next ;
  always @(posedge neg_clk)
    \$signal$20  <= \$signal$20$next ;
  always @(posedge neg_clk)
    \$signal$21  <= \$signal$21$next ;
  always @(posedge neg_clk)
    \$signal$22  <= \$signal$22$next ;
  always @(posedge neg_clk)
    \$signal$23  <= \$signal$23$next ;
  always @(posedge neg_clk)
    \$signal$24  <= \$signal$24$next ;
  always @(posedge neg_clk)
    \$signal$25  <= \$signal$25$next ;
  always @(posedge neg_clk)
    \$signal$26  <= \$signal$26$next ;
  always @(posedge neg_clk)
    \$signal$27  <= \$signal$27$next ;
  always @(posedge neg_clk)
    \$signal$28  <= \$signal$28$next ;
  always @(posedge neg_clk)
    \$signal$29  <= \$signal$29$next ;
  always @(posedge neg_clk)
    \$signal$30  <= \$signal$30$next ;
  always @(posedge neg_clk)
    \$signal$31  <= \$signal$31$next ;
  always @(posedge neg_clk)
    \$signal$32  <= \$signal$32$next ;
  always @(posedge neg_clk)
    \$signal$43  <= \$signal$43$next ;
  always @(posedge neg_clk)
    \$signal$44  <= \$signal$44$next ;
  always @(posedge neg_clk)
    \$signal$45  <= \$signal$45$next ;
  always @(posedge neg_clk)
    \$signal$46  <= \$signal$46$next ;
  always @(posedge neg_clk)
    \$signal$47  <= \$signal$47$next ;
  always @(posedge neg_clk)
    \$signal$48  <= \$signal$48$next ;
  always @(posedge neg_clk)
    \$signal$49  <= \$signal$49$next ;
  always @(posedge neg_clk)
    \$signal$50  <= \$signal$50$next ;
  always @(posedge neg_clk)
    \$signal$51  <= \$signal$51$next ;
  always @(posedge neg_clk)
    \$signal$52  <= \$signal$52$next ;
  always @(posedge neg_clk)
    \$signal$53  <= \$signal$53$next ;
  always @(posedge neg_clk)
    \$signal$54  <= \$signal$54$next ;
  always @(posedge neg_clk)
    \$signal$55  <= \$signal$55$next ;
  always @(posedge neg_clk)
    \$signal$56  <= \$signal$56$next ;
  always @(posedge neg_clk)
    \$signal$57  <= \$signal$57$next ;
  always @(posedge neg_clk)
    \$signal$58  <= \$signal$58$next ;
  always @(posedge neg_clk)
    \$signal$59  <= \$signal$59$next ;
  always @(posedge neg_clk)
    \$signal$60  <= \$signal$60$next ;
  always @(posedge neg_clk)
    \$signal$61  <= \$signal$61$next ;
  always @(posedge neg_clk)
    \$signal$62  <= \$signal$62$next ;
  always @(posedge neg_clk)
    \$signal$63  <= \$signal$63$next ;
  always @(posedge neg_clk)
    \$signal$64  <= \$signal$64$next ;
  always @(posedge neg_clk)
    \$signal$65  <= \$signal$65$next ;
  always @(posedge neg_clk)
    \$signal$66  <= \$signal$66$next ;
  always @(posedge neg_clk)
    \$signal$67  <= \$signal$67$next ;
  always @(posedge neg_clk)
    \$signal$68  <= \$signal$68$next ;
  always @(posedge neg_clk)
    \$signal$69  <= \$signal$69$next ;
  always @(posedge neg_clk)
    \$signal$70  <= \$signal$70$next ;
  always @(posedge neg_clk)
    \$signal$71  <= \$signal$71$next ;
  always @(posedge neg_clk)
    \$signal$72  <= \$signal$72$next ;
  always @(posedge neg_clk)
    \$signal  <= \$signal$next ;
  always @(posedge neg_clk)
    \$signal$73  <= \$signal$73$next ;
  assign \$74  = pc < (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:55" *) 2'h3;
  assign \$76  = ~ (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:60" *) \$signal$3 ;
  assign \$78  = ~ (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:70" *) csb_mem;
  assign \$82  = \$78  & (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:70" *) \$80 ;
  always @(posedge neg_clk)
    \$signal$1  <= \$signal$1$next ;
  always @(posedge neg_clk)
    \$signal$2  <= \$signal$2$next ;
  always @(posedge neg_clk)
    \$signal$3  <= \$signal$3$next ;
  always @(posedge neg_clk)
    \$signal$4  <= \$signal$4$next ;
  always @(posedge neg_clk)
    \$signal$5  <= \$signal$5$next ;
  always @(posedge neg_clk)
    \$signal$6  <= \$signal$6$next ;
  always @(posedge neg_clk)
    \$signal$7  <= \$signal$7$next ;
  always @(posedge neg_clk)
    \$signal$8  <= \$signal$8$next ;
  always @(posedge neg_clk)
    \$signal$9  <= \$signal$9$next ;
  always @(posedge neg_clk)
    \$signal$10  <= \$signal$10$next ;
  always @(posedge neg_clk)
    \$signal$11  <= \$signal$11$next ;
  always @(posedge neg_clk)
    \$signal$12  <= \$signal$12$next ;
  always @(posedge neg_clk)
    \$signal$13  <= \$signal$13$next ;
  always @(posedge neg_clk)
    \$signal$14  <= \$signal$14$next ;
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$9 ) begin end
    \$signal$1$next  = \$signal$1 ;
    \$signal$2$next  = \$signal$2 ;
    \$signal$3$next  = \$signal$3 ;
    \$signal$4$next  = \$signal$4 ;
    \$signal$5$next  = \$signal$5 ;
    \$signal$6$next  = \$signal$6 ;
    \$signal$7$next  = \$signal$7 ;
    \$signal$8$next  = \$signal$8 ;
    \$signal$9$next  = \$signal$9 ;
    \$signal$10$next  = \$signal$10 ;
    \$signal$11$next  = \$signal$11 ;
    \$signal$12$next  = \$signal$12 ;
    \$signal$13$next  = \$signal$13 ;
    \$signal$14$next  = \$signal$14 ;
    \$signal$15$next  = \$signal$15 ;
    \$signal$16$next  = \$signal$16 ;
    \$signal$17$next  = \$signal$17 ;
    \$signal$18$next  = \$signal$18 ;
    \$signal$19$next  = \$signal$19 ;
    \$signal$20$next  = \$signal$20 ;
    \$signal$21$next  = \$signal$21 ;
    \$signal$22$next  = \$signal$22 ;
    \$signal$23$next  = \$signal$23 ;
    \$signal$24$next  = \$signal$24 ;
    \$signal$25$next  = \$signal$25 ;
    \$signal$26$next  = \$signal$26 ;
    \$signal$27$next  = \$signal$27 ;
    \$signal$28$next  = \$signal$28 ;
    \$signal$29$next  = \$signal$29 ;
    \$signal$30$next  = \$signal$30 ;
    \$signal$31$next  = \$signal$31 ;
    \$signal$32$next  = \$signal$32 ;
    (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:55" *)
    casez (\$33 )
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:55" */
      1'h1:
          \$signal$3$next  = 1'h0;
    endcase
    (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:69" *)
    casez (write_mem)
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:69" */
      1'h1:
          (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:70" *)
          casez (\$39 )
            /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:70" */
            1'h1:
                (* full_case = 32'd1 *)
                (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:72" *)
                casez (write_addr_mem)
                  5'h00:
                      \$signal$1$next  = 1'h1;
                  5'h01:
                      \$signal$2$next  = 1'h1;
                  5'h02:
                      \$signal$3$next  = 1'h1;
                  5'h03:
                      \$signal$4$next  = 1'h1;
                  5'h04:
                      \$signal$5$next  = 1'h1;
                  5'h05:
                      \$signal$6$next  = 1'h1;
                  5'h06:
                      \$signal$7$next  = 1'h1;
                  5'h07:
                      \$signal$8$next  = 1'h1;
                  5'h08:
                      \$signal$9$next  = 1'h1;
                  5'h09:
                      \$signal$10$next  = 1'h1;
                  5'h0a:
                      \$signal$11$next  = 1'h1;
                  5'h0b:
                      \$signal$12$next  = 1'h1;
                  5'h0c:
                      \$signal$13$next  = 1'h1;
                  5'h0d:
                      \$signal$14$next  = 1'h1;
                  5'h0e:
                      \$signal$15$next  = 1'h1;
                  5'h0f:
                      \$signal$16$next  = 1'h1;
                  5'h10:
                      \$signal$17$next  = 1'h1;
                  5'h11:
                      \$signal$18$next  = 1'h1;
                  5'h12:
                      \$signal$19$next  = 1'h1;
                  5'h13:
                      \$signal$20$next  = 1'h1;
                  5'h14:
                      \$signal$21$next  = 1'h1;
                  5'h15:
                      \$signal$22$next  = 1'h1;
                  5'h16:
                      \$signal$23$next  = 1'h1;
                  5'h17:
                      \$signal$24$next  = 1'h1;
                  5'h18:
                      \$signal$25$next  = 1'h1;
                  5'h19:
                      \$signal$26$next  = 1'h1;
                  5'h1a:
                      \$signal$27$next  = 1'h1;
                  5'h1b:
                      \$signal$28$next  = 1'h1;
                  5'h1c:
                      \$signal$29$next  = 1'h1;
                  5'h1d:
                      \$signal$30$next  = 1'h1;
                  5'h1e:
                      \$signal$31$next  = 1'h1;
                  5'h??:
                      \$signal$32$next  = 1'h1;
                endcase
          endcase
    endcase
    (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:80" *)
    casez (write_alu)
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:80" */
      1'h1:
          (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:81" *)
          casez (\$41 )
            /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:81" */
            1'h1:
                (* full_case = 32'd1 *)
                (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:83" *)
                casez (write_addr_alu)
                  5'h00:
                      \$signal$1$next  = 1'h1;
                  5'h01:
                      \$signal$2$next  = 1'h1;
                  5'h02:
                      \$signal$3$next  = 1'h1;
                  5'h03:
                      \$signal$4$next  = 1'h1;
                  5'h04:
                      \$signal$5$next  = 1'h1;
                  5'h05:
                      \$signal$6$next  = 1'h1;
                  5'h06:
                      \$signal$7$next  = 1'h1;
                  5'h07:
                      \$signal$8$next  = 1'h1;
                  5'h08:
                      \$signal$9$next  = 1'h1;
                  5'h09:
                      \$signal$10$next  = 1'h1;
                  5'h0a:
                      \$signal$11$next  = 1'h1;
                  5'h0b:
                      \$signal$12$next  = 1'h1;
                  5'h0c:
                      \$signal$13$next  = 1'h1;
                  5'h0d:
                      \$signal$14$next  = 1'h1;
                  5'h0e:
                      \$signal$15$next  = 1'h1;
                  5'h0f:
                      \$signal$16$next  = 1'h1;
                  5'h10:
                      \$signal$17$next  = 1'h1;
                  5'h11:
                      \$signal$18$next  = 1'h1;
                  5'h12:
                      \$signal$19$next  = 1'h1;
                  5'h13:
                      \$signal$20$next  = 1'h1;
                  5'h14:
                      \$signal$21$next  = 1'h1;
                  5'h15:
                      \$signal$22$next  = 1'h1;
                  5'h16:
                      \$signal$23$next  = 1'h1;
                  5'h17:
                      \$signal$24$next  = 1'h1;
                  5'h18:
                      \$signal$25$next  = 1'h1;
                  5'h19:
                      \$signal$26$next  = 1'h1;
                  5'h1a:
                      \$signal$27$next  = 1'h1;
                  5'h1b:
                      \$signal$28$next  = 1'h1;
                  5'h1c:
                      \$signal$29$next  = 1'h1;
                  5'h1d:
                      \$signal$30$next  = 1'h1;
                  5'h1e:
                      \$signal$31$next  = 1'h1;
                  5'h??:
                      \$signal$32$next  = 1'h1;
                endcase
          endcase
    endcase
    (* src = "/home/ubuntu/.local/lib/python3.10/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (neg_rst)
      1'h1:
        begin
          \$signal$1$next  = 1'h0;
          \$signal$2$next  = 1'h0;
          \$signal$3$next  = 1'h0;
          \$signal$4$next  = 1'h0;
          \$signal$5$next  = 1'h0;
          \$signal$6$next  = 1'h0;
          \$signal$7$next  = 1'h0;
          \$signal$8$next  = 1'h0;
          \$signal$9$next  = 1'h0;
          \$signal$10$next  = 1'h0;
          \$signal$11$next  = 1'h0;
          \$signal$12$next  = 1'h0;
          \$signal$13$next  = 1'h0;
          \$signal$14$next  = 1'h0;
          \$signal$15$next  = 1'h0;
          \$signal$16$next  = 1'h0;
          \$signal$17$next  = 1'h0;
          \$signal$18$next  = 1'h0;
          \$signal$19$next  = 1'h0;
          \$signal$20$next  = 1'h0;
          \$signal$21$next  = 1'h0;
          \$signal$22$next  = 1'h0;
          \$signal$23$next  = 1'h0;
          \$signal$24$next  = 1'h0;
          \$signal$25$next  = 1'h0;
          \$signal$26$next  = 1'h0;
          \$signal$27$next  = 1'h0;
          \$signal$28$next  = 1'h0;
          \$signal$29$next  = 1'h0;
          \$signal$30$next  = 1'h0;
          \$signal$31$next  = 1'h0;
          \$signal$32$next  = 1'h0;
        end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$9 ) begin end
    \$signal$44$next  = \$signal$44 ;
    \$signal$45$next  = \$signal$45 ;
    \$signal$47$next  = \$signal$47 ;
    \$signal$48$next  = \$signal$48 ;
    \$signal$49$next  = \$signal$49 ;
    \$signal$50$next  = \$signal$50 ;
    \$signal$51$next  = \$signal$51 ;
    \$signal$52$next  = \$signal$52 ;
    \$signal$53$next  = \$signal$53 ;
    \$signal$54$next  = \$signal$54 ;
    \$signal$55$next  = \$signal$55 ;
    \$signal$56$next  = \$signal$56 ;
    \$signal$57$next  = \$signal$57 ;
    \$signal$58$next  = \$signal$58 ;
    \$signal$59$next  = \$signal$59 ;
    \$signal$60$next  = \$signal$60 ;
    \$signal$61$next  = \$signal$61 ;
    \$signal$62$next  = \$signal$62 ;
    \$signal$63$next  = \$signal$63 ;
    \$signal$64$next  = \$signal$64 ;
    \$signal$65$next  = \$signal$65 ;
    \$signal$66$next  = \$signal$66 ;
    \$signal$67$next  = \$signal$67 ;
    \$signal$68$next  = \$signal$68 ;
    \$signal$69$next  = \$signal$69 ;
    \$signal$70$next  = \$signal$70 ;
    \$signal$71$next  = \$signal$71 ;
    \$signal$72$next  = \$signal$72 ;
    \$signal$73$next  = \$signal$73 ;
    (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:55" *)
    casez (\$74 )
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:55" */
      1'h1:
          \$signal$45$next  = 32'd255;
    endcase
    (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:60" *)
    casez (\$76 )
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:60" */
      1'h1:
          \$signal$45$next  = 32'd255;
    endcase
    begin
        \$signal$next  = gpio_input;
    end
    begin
        \$signal$46$next  = 32'd2303;
    end
    begin
        \$signal$43$next  = 32'd0;
    end
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:69" *)
    casez (write_mem)
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:69" */
      1'h1:
          (* full_case = 32'd1 *)
          (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:70" *)
          casez (\$82 )
            /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:70" */
            1'h1:
                (* full_case = 32'd1 *)
                (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:71" *)
                casez (write_addr_mem)
                  5'h00:
                      \$signal$43$next  = write_data_mem;
                  5'h01:
                      \$signal$44$next  = write_data_mem;
                  5'h02:
                      \$signal$45$next  = write_data_mem;
                  5'h03:
                      \$signal$46$next  = write_data_mem;
                  5'h04:
                      \$signal$47$next  = write_data_mem;
                  5'h05:
                      \$signal$48$next  = write_data_mem;
                  5'h06:
                      \$signal$49$next  = write_data_mem;
                  5'h07:
                      \$signal$50$next  = write_data_mem;
                  5'h08:
                      \$signal$51$next  = write_data_mem;
                  5'h09:
                      \$signal$52$next  = write_data_mem;
                  5'h0a:
                      \$signal$53$next  = write_data_mem;
                  5'h0b:
                      \$signal$54$next  = write_data_mem;
                  5'h0c:
                      \$signal$55$next  = write_data_mem;
                  5'h0d:
                      \$signal$56$next  = write_data_mem;
                  5'h0e:
                      \$signal$57$next  = write_data_mem;
                  5'h0f:
                      \$signal$58$next  = write_data_mem;
                  5'h10:
                      \$signal$59$next  = write_data_mem;
                  5'h11:
                      \$signal$60$next  = write_data_mem;
                  5'h12:
                      \$signal$61$next  = write_data_mem;
                  5'h13:
                      \$signal$62$next  = write_data_mem;
                  5'h14:
                      \$signal$63$next  = write_data_mem;
                  5'h15:
                      \$signal$64$next  = write_data_mem;
                  5'h16:
                      \$signal$65$next  = write_data_mem;
                  5'h17:
                      \$signal$66$next  = write_data_mem;
                  5'h18:
                      \$signal$67$next  = write_data_mem;
                  5'h19:
                      \$signal$68$next  = write_data_mem;
                  5'h1a:
                      \$signal$69$next  = write_data_mem;
                  5'h1b:
                      \$signal$70$next  = write_data_mem;
                  5'h1c:
                      \$signal$71$next  = write_data_mem;
                  5'h1d:
                      \$signal$72$next  = write_data_mem;
                  5'h1e:
                      \$signal$next  = write_data_mem;
                  5'h??:
                      \$signal$73$next  = write_data_mem;
                endcase
            /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:73" */
            default:
                \$signal$43$next  = 32'd0;
          endcase
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:76" */
      default:
          \$signal$43$next  = 32'd0;
    endcase
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:80" *)
    casez (write_alu)
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:80" */
      1'h1:
          (* full_case = 32'd1 *)
          (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:81" *)
          casez (\$84 )
            /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:81" */
            1'h1:
                (* full_case = 32'd1 *)
                (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:82" *)
                casez (write_addr_alu)
                  5'h00:
                      \$signal$43$next  = write_data_alu;
                  5'h01:
                      \$signal$44$next  = write_data_alu;
                  5'h02:
                      \$signal$45$next  = write_data_alu;
                  5'h03:
                      \$signal$46$next  = write_data_alu;
                  5'h04:
                      \$signal$47$next  = write_data_alu;
                  5'h05:
                      \$signal$48$next  = write_data_alu;
                  5'h06:
                      \$signal$49$next  = write_data_alu;
                  5'h07:
                      \$signal$50$next  = write_data_alu;
                  5'h08:
                      \$signal$51$next  = write_data_alu;
                  5'h09:
                      \$signal$52$next  = write_data_alu;
                  5'h0a:
                      \$signal$53$next  = write_data_alu;
                  5'h0b:
                      \$signal$54$next  = write_data_alu;
                  5'h0c:
                      \$signal$55$next  = write_data_alu;
                  5'h0d:
                      \$signal$56$next  = write_data_alu;
                  5'h0e:
                      \$signal$57$next  = write_data_alu;
                  5'h0f:
                      \$signal$58$next  = write_data_alu;
                  5'h10:
                      \$signal$59$next  = write_data_alu;
                  5'h11:
                      \$signal$60$next  = write_data_alu;
                  5'h12:
                      \$signal$61$next  = write_data_alu;
                  5'h13:
                      \$signal$62$next  = write_data_alu;
                  5'h14:
                      \$signal$63$next  = write_data_alu;
                  5'h15:
                      \$signal$64$next  = write_data_alu;
                  5'h16:
                      \$signal$65$next  = write_data_alu;
                  5'h17:
                      \$signal$66$next  = write_data_alu;
                  5'h18:
                      \$signal$67$next  = write_data_alu;
                  5'h19:
                      \$signal$68$next  = write_data_alu;
                  5'h1a:
                      \$signal$69$next  = write_data_alu;
                  5'h1b:
                      \$signal$70$next  = write_data_alu;
                  5'h1c:
                      \$signal$71$next  = write_data_alu;
                  5'h1d:
                      \$signal$72$next  = write_data_alu;
                  5'h1e:
                      \$signal$next  = write_data_alu;
                  5'h??:
                      \$signal$73$next  = write_data_alu;
                endcase
            /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:84" */
            default:
                \$signal$43$next  = 32'd0;
          endcase
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:87" */
      default:
          \$signal$43$next  = 32'd0;
    endcase
    (* src = "/home/ubuntu/.local/lib/python3.10/site-packages/amaranth/hdl/xfrm.py:519" *)
    casez (neg_rst)
      1'h1:
        begin
          \$signal$43$next  = 32'd0;
          \$signal$44$next  = 32'd0;
          \$signal$45$next  = 32'd0;
          \$signal$46$next  = 32'd0;
          \$signal$47$next  = 32'd0;
          \$signal$48$next  = 32'd0;
          \$signal$49$next  = 32'd0;
          \$signal$50$next  = 32'd0;
          \$signal$51$next  = 32'd0;
          \$signal$52$next  = 32'd0;
          \$signal$53$next  = 32'd0;
          \$signal$54$next  = 32'd0;
          \$signal$55$next  = 32'd0;
          \$signal$56$next  = 32'd0;
          \$signal$57$next  = 32'd0;
          \$signal$58$next  = 32'd0;
          \$signal$59$next  = 32'd0;
          \$signal$60$next  = 32'd0;
          \$signal$61$next  = 32'd0;
          \$signal$62$next  = 32'd0;
          \$signal$63$next  = 32'd0;
          \$signal$64$next  = 32'd0;
          \$signal$65$next  = 32'd0;
          \$signal$66$next  = 32'd0;
          \$signal$67$next  = 32'd0;
          \$signal$68$next  = 32'd0;
          \$signal$69$next  = 32'd0;
          \$signal$70$next  = 32'd0;
          \$signal$71$next  = 32'd0;
          \$signal$72$next  = 32'd0;
          \$signal$next  = 32'd0;
          \$signal$73$next  = 32'd0;
        end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$9 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:66" *)
    casez (load_Rs1_addr)
      5'h00:
          write_Rs1_data = \$signal$43 ;
      5'h01:
          write_Rs1_data = \$signal$44 ;
      5'h02:
          write_Rs1_data = \$signal$45 ;
      5'h03:
          write_Rs1_data = \$signal$46 ;
      5'h04:
          write_Rs1_data = \$signal$47 ;
      5'h05:
          write_Rs1_data = \$signal$48 ;
      5'h06:
          write_Rs1_data = \$signal$49 ;
      5'h07:
          write_Rs1_data = \$signal$50 ;
      5'h08:
          write_Rs1_data = \$signal$51 ;
      5'h09:
          write_Rs1_data = \$signal$52 ;
      5'h0a:
          write_Rs1_data = \$signal$53 ;
      5'h0b:
          write_Rs1_data = \$signal$54 ;
      5'h0c:
          write_Rs1_data = \$signal$55 ;
      5'h0d:
          write_Rs1_data = \$signal$56 ;
      5'h0e:
          write_Rs1_data = \$signal$57 ;
      5'h0f:
          write_Rs1_data = \$signal$58 ;
      5'h10:
          write_Rs1_data = \$signal$59 ;
      5'h11:
          write_Rs1_data = \$signal$60 ;
      5'h12:
          write_Rs1_data = \$signal$61 ;
      5'h13:
          write_Rs1_data = \$signal$62 ;
      5'h14:
          write_Rs1_data = \$signal$63 ;
      5'h15:
          write_Rs1_data = \$signal$64 ;
      5'h16:
          write_Rs1_data = \$signal$65 ;
      5'h17:
          write_Rs1_data = \$signal$66 ;
      5'h18:
          write_Rs1_data = \$signal$67 ;
      5'h19:
          write_Rs1_data = \$signal$68 ;
      5'h1a:
          write_Rs1_data = \$signal$69 ;
      5'h1b:
          write_Rs1_data = \$signal$70 ;
      5'h1c:
          write_Rs1_data = \$signal$71 ;
      5'h1d:
          write_Rs1_data = \$signal$72 ;
      5'h1e:
          write_Rs1_data = \$signal ;
      5'h??:
          write_Rs1_data = \$signal$73 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$9 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:67" *)
    casez (load_Rs2_addr)
      5'h00:
          write_Rs2_data = \$signal$43 ;
      5'h01:
          write_Rs2_data = \$signal$44 ;
      5'h02:
          write_Rs2_data = \$signal$45 ;
      5'h03:
          write_Rs2_data = \$signal$46 ;
      5'h04:
          write_Rs2_data = \$signal$47 ;
      5'h05:
          write_Rs2_data = \$signal$48 ;
      5'h06:
          write_Rs2_data = \$signal$49 ;
      5'h07:
          write_Rs2_data = \$signal$50 ;
      5'h08:
          write_Rs2_data = \$signal$51 ;
      5'h09:
          write_Rs2_data = \$signal$52 ;
      5'h0a:
          write_Rs2_data = \$signal$53 ;
      5'h0b:
          write_Rs2_data = \$signal$54 ;
      5'h0c:
          write_Rs2_data = \$signal$55 ;
      5'h0d:
          write_Rs2_data = \$signal$56 ;
      5'h0e:
          write_Rs2_data = \$signal$57 ;
      5'h0f:
          write_Rs2_data = \$signal$58 ;
      5'h10:
          write_Rs2_data = \$signal$59 ;
      5'h11:
          write_Rs2_data = \$signal$60 ;
      5'h12:
          write_Rs2_data = \$signal$61 ;
      5'h13:
          write_Rs2_data = \$signal$62 ;
      5'h14:
          write_Rs2_data = \$signal$63 ;
      5'h15:
          write_Rs2_data = \$signal$64 ;
      5'h16:
          write_Rs2_data = \$signal$65 ;
      5'h17:
          write_Rs2_data = \$signal$66 ;
      5'h18:
          write_Rs2_data = \$signal$67 ;
      5'h19:
          write_Rs2_data = \$signal$68 ;
      5'h1a:
          write_Rs2_data = \$signal$69 ;
      5'h1b:
          write_Rs2_data = \$signal$70 ;
      5'h1c:
          write_Rs2_data = \$signal$71 ;
      5'h1d:
          write_Rs2_data = \$signal$72 ;
      5'h1e:
          write_Rs2_data = \$signal ;
      5'h??:
          write_Rs2_data = \$signal$73 ;
    endcase
  end
  assign \$37  = web_mem;
  assign \$41  = csb_alu;
  assign \$80  = web_mem;
  assign \$84  = csb_alu;
  assign \$35  = \$78 ;
  assign \$33  = \$74 ;
  assign \$39  = \$82 ;
endmodule

(* \amaranth.hierarchy  = "top.stall_unit" *)
(* generator = "Amaranth" *)
module stall_unit(csb0, web0, ID_src1, ID_src2, next_dest0, stall);
  reg \$auto$verilog_backend.cc:2184:dump_module$10  = 0;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/Stall_unit.py:25" *)
  wire \$1 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/Stall_unit.py:27" *)
  wire \$11 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/Stall_unit.py:33" *)
  wire \$13 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/Stall_unit.py:25" *)
  wire \$3 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/Stall_unit.py:25" *)
  wire \$5 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/Stall_unit.py:26" *)
  wire \$7 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/Stall_unit.py:32" *)
  wire \$9 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/Stall_unit.py:15" *)
  input [4:0] ID_src1;
  wire [4:0] ID_src1;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/Stall_unit.py:16" *)
  input [4:0] ID_src2;
  wire [4:0] ID_src2;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/Stall_unit.py:13" *)
  input csb0;
  wire csb0;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/Stall_unit.py:17" *)
  input [4:0] next_dest0;
  wire [4:0] next_dest0;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/Stall_unit.py:19" *)
  output stall;
  reg stall;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/Stall_unit.py:14" *)
  input web0;
  wire web0;
  assign \$9  = ID_src2 == (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/Stall_unit.py:32" *) next_dest0;
  assign \$11  = | (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/Stall_unit.py:27" *) ID_src1;
  assign \$13  = | (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/Stall_unit.py:33" *) ID_src2;
  assign \$1  = ~ (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/Stall_unit.py:25" *) csb0;
  assign \$5  = \$1  & (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/Stall_unit.py:25" *) \$3 ;
  assign \$7  = ID_src1 == (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/Stall_unit.py:26" *) next_dest0;
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$10 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/Stall_unit.py:25" *)
    casez (\$5 )
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/Stall_unit.py:25" */
      1'h1:
          (* full_case = 32'd1 *)
          (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/Stall_unit.py:26" *)
          casez ({ \$9 , \$7  })
            /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/Stall_unit.py:26" */
            2'b?1:
                (* full_case = 32'd1 *)
                (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/Stall_unit.py:27" *)
                casez (\$11 )
                  /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/Stall_unit.py:27" */
                  1'h1:
                      stall = 1'h1;
                  /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/Stall_unit.py:29" */
                  default:
                      stall = 1'h0;
                endcase
            /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/Stall_unit.py:32" */
            2'b1?:
                (* full_case = 32'd1 *)
                (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/Stall_unit.py:33" *)
                casez (\$13 )
                  /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/Stall_unit.py:33" */
                  1'h1:
                      stall = 1'h1;
                  /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/Stall_unit.py:35" */
                  default:
                      stall = 1'h0;
                endcase
            /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/Stall_unit.py:38" */
            default:
                stall = 1'h0;
          endcase
      /* src = "/home/ubuntu/Chipcron-core-generator/all_stages/Stall_unit.py:41" */
      default:
          stall = 1'h0;
    endcase
  end
  assign \$3  = web0;
endmodule

(* \amaranth.hierarchy  = "top" *)
(* top =  1  *)
(* generator = "Amaranth" *)
module top(csb_alu, csb_mem, web, wmask, alu_result, gpio_pins, output_pins, inst_mem_addr, inst_mem_rdata, data_mem_addr, data_mem_wdata, data_mem_rdata, neg_clk, neg_rst, clk, rst, read_flag);
  reg \$auto$verilog_backend.cc:2184:dump_module$11  = 0;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
  wire \$1 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
  wire \$101 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
  wire \$103 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
  wire \$105 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
  wire \$107 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
  wire \$109 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:73" *)
  wire \$11 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
  wire \$111 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
  wire \$113 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
  wire \$115 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
  wire \$117 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
  wire \$119 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
  wire \$121 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
  wire \$123 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
  wire \$125 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
  wire \$127 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
  wire \$129 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:75" *)
  wire \$13 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
  wire \$131 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
  wire \$133 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
  wire \$135 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
  wire \$137 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
  wire \$139 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
  wire \$141 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
  wire \$143 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
  wire \$145 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
  wire \$147 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
  wire \$149 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
  wire \$15 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
  wire \$151 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
  wire \$153 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
  wire \$155 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
  wire \$157 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
  wire \$159 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
  wire \$161 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
  wire \$163 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
  wire \$165 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
  wire \$167 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
  wire \$169 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:73" *)
  wire \$17 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
  wire \$171 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
  wire \$173 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
  wire \$175 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
  wire \$177 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
  wire \$179 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
  wire \$181 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
  wire \$183 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
  wire \$185 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
  wire \$187 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
  wire \$189 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:75" *)
  wire \$19 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
  wire \$191 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
  wire \$193 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
  wire \$195 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
  wire \$197 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
  wire \$199 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
  wire \$201 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
  wire \$203 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
  wire \$205 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
  wire \$207 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
  wire \$209 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
  wire \$21 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
  wire \$211 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
  wire \$213 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
  wire \$215 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
  wire \$217 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
  wire \$219 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
  wire \$221 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:73" *)
  wire \$23 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:75" *)
  wire \$25 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
  wire \$27 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:73" *)
  wire \$29 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
  wire \$3 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:75" *)
  wire \$31 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
  wire \$33 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:73" *)
  wire \$35 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:75" *)
  wire \$37 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
  wire \$39 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:73" *)
  wire \$41 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:75" *)
  wire \$43 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
  wire \$45 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:73" *)
  wire \$47 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:75" *)
  wire \$49 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:73" *)
  wire \$5 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
  wire \$51 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:73" *)
  wire \$53 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:75" *)
  wire \$55 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
  wire \$57 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:73" *)
  wire \$59 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
  wire \$61 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:73" *)
  wire \$63 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
  wire \$65 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:73" *)
  wire \$67 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
  wire \$69 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:75" *)
  wire \$7 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
  wire \$71 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
  wire \$73 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
  wire \$75 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
  wire \$77 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
  wire \$79 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
  wire \$81 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
  wire \$83 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
  wire \$85 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
  wire \$87 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
  wire \$89 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
  wire \$9 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
  wire \$91 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
  wire \$93 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
  wire \$95 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
  wire \$97 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
  wire \$99 ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:14" *)
  reg [31:0] ALU_Ra;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:15" *)
  reg [31:0] ALU_Rb;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:25" *)
  wire ALU_branching;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:36" *)
  wire ALU_csb;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:24" *)
  reg [31:0] ALU_immediate;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:18" *)
  reg [2:0] ALU_inst_type;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:20" *)
  reg [10:0] ALU_inst_type1;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:21" *)
  reg [10:0] ALU_inst_type2;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:22" *)
  reg [6:0] ALU_inst_type3;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:32" *)
  wire ALU_jump;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:40" *)
  wire ALU_load_wb;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:33" *)
  reg [7:0] ALU_pc;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:23" *)
  reg [4:0] ALU_reg_addr_in;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:31" *)
  wire [4:0] ALU_reg_addr_out;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:16" *)
  wire [31:0] ALU_result;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:34" *)
  reg [4:0] ALU_shamt;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:37" *)
  wire ALU_web;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:41" *)
  wire [3:0] ALU_wmask;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:18" *)
  wire [4:0] ID_des;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:29" *)
  wire ID_ifload;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:12" *)
  reg [31:0] ID_instruction;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:24" *)
  wire [2:0] ID_instruction_type;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:25" *)
  wire [16:0] ID_it0;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:26" *)
  wire [10:0] ID_it1;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:27" *)
  wire [10:0] ID_it2;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:28" *)
  wire [6:0] ID_it3;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:19" *)
  wire [4:0] ID_s1;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:13" *)
  reg [31:0] ID_s1_data_in;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:21" *)
  wire [31:0] ID_s1data_out;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:20" *)
  wire [4:0] ID_s2;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:14" *)
  reg [31:0] ID_s2_data_in;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:22" *)
  wire [31:0] ID_s2data_out;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:30" *)
  wire [4:0] ID_shamt;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id.py:23" *)
  wire [31:0] ID_signextended_immediate;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/IF_ID_pipeline.py:15" *)
  reg [31:0] IF_ID_pipeline_IF2_out;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/IF_ID_pipeline.py:21" *)
  reg IF_ID_pipeline_branch;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/IF_ID_pipeline.py:18" *)
  wire [31:0] IF_ID_pipeline_inst_out;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/IF_ID_pipeline.py:22" *)
  reg IF_ID_pipeline_jump;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/IF_ID_pipeline.py:20" *)
  reg IF_ID_pipeline_stall;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/M1_M2_pipeline.py:26" *)
  reg M1_M2_pipeline_csb_in;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/M1_M2_pipeline.py:27" *)
  wire M1_M2_pipeline_csb_out;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/M1_M2_pipeline.py:16" *)
  reg [4:0] M1_M2_pipeline_memory_reg_addr_out_out;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/M1_M2_pipeline.py:17" *)
  wire [4:0] M1_M2_pipeline_reg_file_write_addr_in;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/M1_M2_pipeline.py:14" *)
  reg M1_M2_pipeline_reg_file_write_in;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/M1_M2_pipeline.py:15" *)
  wire M1_M2_pipeline_reg_file_write_out;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/M1_M2_pipeline.py:21" *)
  reg [4:0] M1_M2_pipeline_s1_in;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/M1_M2_pipeline.py:23" *)
  wire [4:0] M1_M2_pipeline_s1_out;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/M1_M2_pipeline.py:22" *)
  reg [4:0] M1_M2_pipeline_s2_in;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/M1_M2_pipeline.py:24" *)
  wire [4:0] M1_M2_pipeline_s2_out;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/M1_M2_pipeline.py:28" *)
  reg M1_M2_pipeline_web_in;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/M1_M2_pipeline.py:29" *)
  wire M1_M2_pipeline_web_out;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/M2_WB_pipeline.py:26" *)
  reg M2_WB_pipeline_csb_in;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/M2_WB_pipeline.py:27" *)
  wire M2_WB_pipeline_csb_out;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/M2_WB_pipeline.py:18" *)
  reg [31:0] M2_WB_pipeline_memory_data_out_out;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/M2_WB_pipeline.py:16" *)
  reg [4:0] M2_WB_pipeline_memory_reg_addr_out_out;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/M2_WB_pipeline.py:17" *)
  wire [4:0] M2_WB_pipeline_reg_file_write_addr_in;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/M2_WB_pipeline.py:19" *)
  wire [31:0] M2_WB_pipeline_reg_file_write_data_in;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/M2_WB_pipeline.py:14" *)
  reg M2_WB_pipeline_reg_file_write_in;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/M2_WB_pipeline.py:15" *)
  wire M2_WB_pipeline_reg_file_write_out;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/M2_WB_pipeline.py:21" *)
  reg [4:0] M2_WB_pipeline_s1_in;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/M2_WB_pipeline.py:22" *)
  reg [4:0] M2_WB_pipeline_s2_in;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/M2_WB_pipeline.py:28" *)
  reg M2_WB_pipeline_web_in;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/M2_WB_pipeline.py:29" *)
  wire M2_WB_pipeline_web_out;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:38" *)
  output [31:0] alu_result;
  reg [31:0] alu_result;
  (* src = "/home/ubuntu/.local/lib/python3.10/site-packages/amaranth/hdl/ir.py:527" *)
  input clk;
  wire clk;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:32" *)
  output csb_alu;
  reg csb_alu;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:33" *)
  output csb_mem;
  reg csb_mem;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:36" *)
  output [7:0] data_mem_addr;
  reg [7:0] data_mem_addr;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:37" *)
  input [31:0] data_mem_rdata;
  wire [31:0] data_mem_rdata;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:35" *)
  output [31:0] data_mem_wdata;
  reg [31:0] data_mem_wdata;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/forward_alu.py:20" *)
  reg forwarding_alu_csb0;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/forward_alu.py:18" *)
  reg [4:0] forwarding_alu_des0;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/forward_alu.py:24" *)
  wire [31:0] forwarding_alu_ra;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/forward_alu.py:25" *)
  wire [31:0] forwarding_alu_rb;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/forward_alu.py:15" *)
  reg [4:0] forwarding_alu_s1;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/forward_alu.py:13" *)
  reg [31:0] forwarding_alu_s1_data;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/forward_alu.py:16" *)
  reg [4:0] forwarding_alu_s2;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/forward_alu.py:14" *)
  reg [31:0] forwarding_alu_s2_data;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/forward_alu.py:19" *)
  reg [31:0] forwarding_alu_val0;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/forward_alu.py:21" *)
  reg forwarding_alu_web0;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:39" *)
  output [31:0] gpio_pins;
  reg [31:0] gpio_pins;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id_mux.py:30" *)
  wire [4:0] id_mux_des;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id_mux.py:13" *)
  reg [4:0] id_mux_des_id;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id_mux.py:24" *)
  reg id_mux_ifload_id;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id_mux.py:36" *)
  wire [2:0] id_mux_instruction_type;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id_mux.py:19" *)
  reg [2:0] id_mux_instruction_type_id;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id_mux.py:37" *)
  wire [16:0] id_mux_it0;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id_mux.py:20" *)
  reg [16:0] id_mux_it0_id;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id_mux.py:38" *)
  wire [10:0] id_mux_it1;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id_mux.py:21" *)
  reg [10:0] id_mux_it1_id;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id_mux.py:39" *)
  wire [10:0] id_mux_it2;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id_mux.py:22" *)
  reg [10:0] id_mux_it2_id;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id_mux.py:40" *)
  wire [6:0] id_mux_it3;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id_mux.py:23" *)
  reg [6:0] id_mux_it3_id;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id_mux.py:31" *)
  wire [4:0] id_mux_s1;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id_mux.py:14" *)
  reg [4:0] id_mux_s1_id;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id_mux.py:33" *)
  wire [31:0] id_mux_s1data_out;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id_mux.py:16" *)
  reg [31:0] id_mux_s1data_out_id;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id_mux.py:32" *)
  wire [4:0] id_mux_s2;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id_mux.py:15" *)
  reg [4:0] id_mux_s2_id;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id_mux.py:34" *)
  wire [31:0] id_mux_s2data_out;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id_mux.py:17" *)
  reg [31:0] id_mux_s2data_out_id;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id_mux.py:42" *)
  wire [4:0] id_mux_shamt;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id_mux.py:25" *)
  reg [4:0] id_mux_shamt_id;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id_mux.py:35" *)
  wire [31:0] id_mux_signextended_immediate;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id_mux.py:18" *)
  reg [31:0] id_mux_signextended_immediate_id;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/id_mux.py:27" *)
  reg id_mux_stall;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:29" *)
  output [7:0] inst_mem_addr;
  reg [7:0] inst_mem_addr;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:30" *)
  input [31:0] inst_mem_rdata;
  wire [31:0] inst_mem_rdata;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:19" *)
  reg [16:0] inst_type0;
  (* src = "/home/ubuntu/.local/lib/python3.10/site-packages/amaranth/hdl/ir.py:527" *)
  input neg_clk;
  wire neg_clk;
  (* src = "/home/ubuntu/.local/lib/python3.10/site-packages/amaranth/hdl/ir.py:527" *)
  input neg_rst;
  wire neg_rst;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:40" *)
  input [31:0] output_pins;
  wire [31:0] output_pins;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:27" *)
  reg [7:0] pc;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/pc_controller.py:14" *)
  reg pc_controller_branch;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/pc_controller.py:16" *)
  reg [31:0] pc_controller_immediate;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/pc_controller.py:15" *)
  reg pc_controller_jump;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/pc_controller.py:23" *)
  wire [7:0] pc_controller_pc;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/pc_controller.py:18" *)
  reg [7:0] pc_controller_pc_in;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/pc_controller.py:17" *)
  reg [31:0] pc_controller_ra;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/pc_controller.py:20" *)
  reg pc_controller_read_flag;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/pc_controller.py:13" *)
  reg pc_controller_stall;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:28" *)
  input read_flag;
  wire read_flag;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:49" *)
  wire [31:0] \reg_file_$signal ;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:33" *)
  reg reg_file_csb_alu;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:39" *)
  reg reg_file_csb_mem;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:42" *)
  reg [31:0] reg_file_gpio_input;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:26" *)
  reg [4:0] reg_file_load_Rs1_addr;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:27" *)
  reg [4:0] reg_file_load_Rs2_addr;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:28" *)
  reg [7:0] reg_file_pc;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:40" *)
  reg reg_file_web_mem;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:45" *)
  wire [31:0] reg_file_write_Rs1_data;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:46" *)
  wire [31:0] reg_file_write_Rs2_data;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:31" *)
  reg [4:0] reg_file_write_addr_alu;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:37" *)
  reg [4:0] reg_file_write_addr_mem;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:30" *)
  reg reg_file_write_alu;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:32" *)
  reg [31:0] reg_file_write_data_alu;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:38" *)
  reg [31:0] reg_file_write_data_mem;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/reg_file.py:36" *)
  reg reg_file_write_mem;
  (* src = "/home/ubuntu/.local/lib/python3.10/site-packages/amaranth/hdl/ir.py:527" *)
  input rst;
  wire rst;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:42" *)
  reg [4:0] s1;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/alu.py:43" *)
  reg [4:0] s2;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/Stall_unit.py:15" *)
  reg [4:0] stall_unit_ID_src1;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/Stall_unit.py:16" *)
  reg [4:0] stall_unit_ID_src2;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/Stall_unit.py:13" *)
  reg stall_unit_csb0;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/Stall_unit.py:17" *)
  reg [4:0] stall_unit_next_dest0;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/Stall_unit.py:19" *)
  wire stall_unit_stall;
  (* src = "/home/ubuntu/Chipcron-core-generator/all_stages/Stall_unit.py:14" *)
  reg stall_unit_web0;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:34" *)
  output web;
  reg web;
  (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:31" *)
  output [3:0] wmask;
  reg [3:0] wmask;
  assign \$221  = ~ (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *) read_flag;
  assign \$55  = pc < (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:75" *) 3'h5;
  assign \$67  = pc < (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:73" *) 3'h7;
  ALU ALU (
    .Ra(ALU_Ra),
    .Rb(ALU_Rb),
    .branching(ALU_branching),
    .csb(ALU_csb),
    .immediate(ALU_immediate),
    .inst_type(ALU_inst_type),
    .inst_type1(ALU_inst_type1),
    .inst_type2(ALU_inst_type2),
    .inst_type3(ALU_inst_type3),
    .jump(ALU_jump),
    .load_wb(ALU_load_wb),
    .pc(ALU_pc),
    .reg_addr_in(ALU_reg_addr_in),
    .reg_addr_out(ALU_reg_addr_out),
    .result(ALU_result),
    .shamt(ALU_shamt),
    .web(ALU_web),
    .wmask(ALU_wmask)
  );
  ID ID (
    .des(ID_des),
    .ifload(ID_ifload),
    .instruction(ID_instruction),
    .instruction_type(ID_instruction_type),
    .it0(ID_it0),
    .it1(ID_it1),
    .it2(ID_it2),
    .it3(ID_it3),
    .s1(ID_s1),
    .s1_data_in(ID_s1_data_in),
    .s1data_out(ID_s1data_out),
    .s2(ID_s2),
    .s2_data_in(ID_s2_data_in),
    .s2data_out(ID_s2data_out),
    .shamt(ID_shamt),
    .signextended_immediate(ID_signextended_immediate)
  );
  IF_ID_pipeline IF_ID_pipeline (
    .IF2_out(IF_ID_pipeline_IF2_out),
    .branch(IF_ID_pipeline_branch),
    .clk(clk),
    .inst_out(IF_ID_pipeline_inst_out),
    .jump(IF_ID_pipeline_jump),
    .rst(rst),
    .stall(IF_ID_pipeline_stall)
  );
  M1_M2_pipeline M1_M2_pipeline (
    .clk(clk),
    .csb_in(M1_M2_pipeline_csb_in),
    .csb_out(M1_M2_pipeline_csb_out),
    .memory_reg_addr_out_out(M1_M2_pipeline_memory_reg_addr_out_out),
    .reg_file_write_addr_in(M1_M2_pipeline_reg_file_write_addr_in),
    .reg_file_write_in(M1_M2_pipeline_reg_file_write_in),
    .reg_file_write_out(M1_M2_pipeline_reg_file_write_out),
    .rst(rst),
    .s1_in(M1_M2_pipeline_s1_in),
    .s1_out(M1_M2_pipeline_s1_out),
    .s2_in(M1_M2_pipeline_s2_in),
    .s2_out(M1_M2_pipeline_s2_out),
    .web_in(M1_M2_pipeline_web_in),
    .web_out(M1_M2_pipeline_web_out)
  );
  M2_WB_pipeline M2_WB_pipeline (
    .clk(clk),
    .csb_in(M2_WB_pipeline_csb_in),
    .csb_out(M2_WB_pipeline_csb_out),
    .memory_data_out_out(M2_WB_pipeline_memory_data_out_out),
    .memory_reg_addr_out_out(M2_WB_pipeline_memory_reg_addr_out_out),
    .reg_file_write_addr_in(M2_WB_pipeline_reg_file_write_addr_in),
    .reg_file_write_data_in(M2_WB_pipeline_reg_file_write_data_in),
    .reg_file_write_in(M2_WB_pipeline_reg_file_write_in),
    .reg_file_write_out(M2_WB_pipeline_reg_file_write_out),
    .rst(rst),
    .s1_in(M2_WB_pipeline_s1_in),
    .s2_in(M2_WB_pipeline_s2_in),
    .web_in(M2_WB_pipeline_web_in),
    .web_out(M2_WB_pipeline_web_out)
  );
  forwarding_alu forwarding_alu (
    .csb0(forwarding_alu_csb0),
    .des0(forwarding_alu_des0),
    .ra(forwarding_alu_ra),
    .rb(forwarding_alu_rb),
    .s1(forwarding_alu_s1),
    .s1_data(forwarding_alu_s1_data),
    .s2(forwarding_alu_s2),
    .s2_data(forwarding_alu_s2_data),
    .val0(forwarding_alu_val0),
    .web0(forwarding_alu_web0)
  );
  id_mux id_mux (
    .des(id_mux_des),
    .des_id(id_mux_des_id),
    .ifload_id(id_mux_ifload_id),
    .instruction_type(id_mux_instruction_type),
    .instruction_type_id(id_mux_instruction_type_id),
    .it0(id_mux_it0),
    .it0_id(id_mux_it0_id),
    .it1(id_mux_it1),
    .it1_id(id_mux_it1_id),
    .it2(id_mux_it2),
    .it2_id(id_mux_it2_id),
    .it3(id_mux_it3),
    .it3_id(id_mux_it3_id),
    .s1(id_mux_s1),
    .s1_id(id_mux_s1_id),
    .s1data_out(id_mux_s1data_out),
    .s1data_out_id(id_mux_s1data_out_id),
    .s2(id_mux_s2),
    .s2_id(id_mux_s2_id),
    .s2data_out(id_mux_s2data_out),
    .s2data_out_id(id_mux_s2data_out_id),
    .shamt(id_mux_shamt),
    .shamt_id(id_mux_shamt_id),
    .signextended_immediate(id_mux_signextended_immediate),
    .signextended_immediate_id(id_mux_signextended_immediate_id),
    .stall(id_mux_stall)
  );
  pc_controller pc_controller (
    .branch(pc_controller_branch),
    .clk(clk),
    .immediate(pc_controller_immediate),
    .jump(pc_controller_jump),
    .pc(pc_controller_pc),
    .pc_in(pc_controller_pc_in),
    .ra(pc_controller_ra),
    .read_flag(pc_controller_read_flag),
    .rst(rst),
    .stall(pc_controller_stall)
  );
  reg_file reg_file (
    .\$signal (\reg_file_$signal ),
    .csb_alu(reg_file_csb_alu),
    .csb_mem(reg_file_csb_mem),
    .gpio_input(reg_file_gpio_input),
    .load_Rs1_addr(reg_file_load_Rs1_addr),
    .load_Rs2_addr(reg_file_load_Rs2_addr),
    .neg_clk(neg_clk),
    .neg_rst(neg_rst),
    .pc(reg_file_pc),
    .web_mem(reg_file_web_mem),
    .write_Rs1_data(reg_file_write_Rs1_data),
    .write_Rs2_data(reg_file_write_Rs2_data),
    .write_addr_alu(reg_file_write_addr_alu),
    .write_addr_mem(reg_file_write_addr_mem),
    .write_alu(reg_file_write_alu),
    .write_data_alu(reg_file_write_data_alu),
    .write_data_mem(reg_file_write_data_mem),
    .write_mem(reg_file_write_mem)
  );
  stall_unit stall_unit (
    .ID_src1(stall_unit_ID_src1),
    .ID_src2(stall_unit_ID_src2),
    .csb0(stall_unit_csb0),
    .next_dest0(stall_unit_next_dest0),
    .stall(stall_unit_stall),
    .web0(stall_unit_web0)
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$11 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
    casez (\$1 )
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" */
      1'h1:
          pc = 8'h00;
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:71" */
      default:
          pc = pc_controller_pc;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$11 ) begin end
    reg_file_csb_alu = 1'h0;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
    casez (\$3 )
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" */
      1'h1:
          /* empty */;
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:71" */
      default:
          (* full_case = 32'd1 *)
          (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:73" *)
          casez (\$5 )
            /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:73" */
            1'h1:
                (* full_case = 32'd1 *)
                (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:75" *)
                casez (\$7 )
                  /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:75" */
                  1'h1:
                      reg_file_csb_alu = 1'h0;
                  /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:85" */
                  default:
                      reg_file_csb_alu = ALU_csb;
                endcase
            /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:100" */
            default:
                reg_file_csb_alu = ALU_csb;
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$11 ) begin end
    reg_file_csb_mem = 1'h0;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
    casez (\$57 )
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" */
      1'h1:
          /* empty */;
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:71" */
      default:
          (* full_case = 32'd1 *)
          (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:73" *)
          casez (\$59 )
            /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:73" */
            1'h1:
                reg_file_csb_mem = 1'h0;
            /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:100" */
            default:
                reg_file_csb_mem = M2_WB_pipeline_csb_out;
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$11 ) begin end
    reg_file_web_mem = 1'h0;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
    casez (\$61 )
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" */
      1'h1:
          /* empty */;
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:71" */
      default:
          (* full_case = 32'd1 *)
          (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:73" *)
          casez (\$63 )
            /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:73" */
            1'h1:
                reg_file_web_mem = 1'h0;
            /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:100" */
            default:
                reg_file_web_mem = M2_WB_pipeline_web_out;
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$11 ) begin end
    reg_file_write_mem = 1'h0;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
    casez (\$65 )
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" */
      1'h1:
          /* empty */;
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:71" */
      default:
          (* full_case = 32'd1 *)
          (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:73" *)
          casez (\$67 )
            /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:73" */
            1'h1:
                reg_file_write_mem = 1'h0;
            /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:100" */
            default:
                reg_file_write_mem = M2_WB_pipeline_reg_file_write_out;
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$11 ) begin end
    inst_mem_addr = 8'h00;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
    casez (\$69 )
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" */
      1'h1:
          /* empty */;
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:71" */
      default:
          inst_mem_addr = pc;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$11 ) begin end
    IF_ID_pipeline_IF2_out = 32'd0;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
    casez (\$71 )
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" */
      1'h1:
          /* empty */;
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:71" */
      default:
          IF_ID_pipeline_IF2_out = inst_mem_rdata;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$11 ) begin end
    ID_instruction = 32'd0;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
    casez (\$73 )
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" */
      1'h1:
          /* empty */;
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:71" */
      default:
          ID_instruction = IF_ID_pipeline_inst_out;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$11 ) begin end
    stall_unit_csb0 = 1'h0;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
    casez (\$75 )
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" */
      1'h1:
          /* empty */;
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:71" */
      default:
          stall_unit_csb0 = M1_M2_pipeline_csb_out;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$11 ) begin end
    stall_unit_web0 = 1'h0;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
    casez (\$77 )
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" */
      1'h1:
          /* empty */;
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:71" */
      default:
          stall_unit_web0 = M1_M2_pipeline_web_out;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$11 ) begin end
    stall_unit_ID_src1 = 5'h00;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
    casez (\$79 )
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" */
      1'h1:
          /* empty */;
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:71" */
      default:
          stall_unit_ID_src1 = ID_s1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$11 ) begin end
    stall_unit_ID_src2 = 5'h00;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
    casez (\$81 )
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" */
      1'h1:
          /* empty */;
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:71" */
      default:
          stall_unit_ID_src2 = ID_s2;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$11 ) begin end
    reg_file_write_alu = 1'h0;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
    casez (\$9 )
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" */
      1'h1:
          /* empty */;
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:71" */
      default:
          (* full_case = 32'd1 *)
          (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:73" *)
          casez (\$11 )
            /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:73" */
            1'h1:
                (* full_case = 32'd1 *)
                (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:75" *)
                casez (\$13 )
                  /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:75" */
                  1'h1:
                      reg_file_write_alu = 1'h0;
                  /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:85" */
                  default:
                      reg_file_write_alu = ALU_load_wb;
                endcase
            /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:100" */
            default:
                reg_file_write_alu = ALU_load_wb;
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$11 ) begin end
    stall_unit_next_dest0 = 5'h00;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
    casez (\$83 )
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" */
      1'h1:
          /* empty */;
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:71" */
      default:
          stall_unit_next_dest0 = M1_M2_pipeline_reg_file_write_addr_in;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$11 ) begin end
    pc_controller_pc_in = 8'h00;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
    casez (\$85 )
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" */
      1'h1:
          /* empty */;
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:71" */
      default:
          pc_controller_pc_in = pc;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$11 ) begin end
    pc_controller_ra = 32'd0;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
    casez (\$87 )
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" */
      1'h1:
          /* empty */;
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:71" */
      default:
          pc_controller_ra = ALU_Ra;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$11 ) begin end
    pc_controller_immediate = 32'd0;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
    casez (\$89 )
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" */
      1'h1:
          /* empty */;
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:71" */
      default:
          pc_controller_immediate = ALU_immediate;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$11 ) begin end
    pc_controller_read_flag = 1'h0;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
    casez (\$91 )
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" */
      1'h1:
          /* empty */;
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:71" */
      default:
          pc_controller_read_flag = read_flag;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$11 ) begin end
    reg_file_pc = 8'h00;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
    casez (\$93 )
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" */
      1'h1:
          /* empty */;
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:71" */
      default:
          reg_file_pc = pc;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$11 ) begin end
    reg_file_load_Rs1_addr = 5'h00;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
    casez (\$95 )
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" */
      1'h1:
          /* empty */;
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:71" */
      default:
          reg_file_load_Rs1_addr = ID_s1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$11 ) begin end
    reg_file_load_Rs2_addr = 5'h00;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
    casez (\$97 )
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" */
      1'h1:
          /* empty */;
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:71" */
      default:
          reg_file_load_Rs2_addr = ID_s2;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$11 ) begin end
    ID_s1_data_in = 32'd0;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
    casez (\$99 )
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" */
      1'h1:
          /* empty */;
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:71" */
      default:
          ID_s1_data_in = reg_file_write_Rs1_data;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$11 ) begin end
    ID_s2_data_in = 32'd0;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
    casez (\$101 )
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" */
      1'h1:
          /* empty */;
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:71" */
      default:
          ID_s2_data_in = reg_file_write_Rs2_data;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$11 ) begin end
    IF_ID_pipeline_branch = 1'h0;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
    casez (\$15 )
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" */
      1'h1:
          /* empty */;
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:71" */
      default:
          (* full_case = 32'd1 *)
          (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:73" *)
          casez (\$17 )
            /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:73" */
            1'h1:
                (* full_case = 32'd1 *)
                (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:75" *)
                casez (\$19 )
                  /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:75" */
                  1'h1:
                      IF_ID_pipeline_branch = 1'h0;
                  /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:85" */
                  default:
                      IF_ID_pipeline_branch = ALU_branching;
                endcase
            /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:100" */
            default:
                IF_ID_pipeline_branch = ALU_branching;
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$11 ) begin end
    id_mux_des_id = 5'h00;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
    casez (\$103 )
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" */
      1'h1:
          /* empty */;
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:71" */
      default:
          id_mux_des_id = ID_des;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$11 ) begin end
    id_mux_s1_id = 5'h00;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
    casez (\$105 )
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" */
      1'h1:
          /* empty */;
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:71" */
      default:
          id_mux_s1_id = ID_s1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$11 ) begin end
    id_mux_s2_id = 5'h00;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
    casez (\$107 )
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" */
      1'h1:
          /* empty */;
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:71" */
      default:
          id_mux_s2_id = ID_s2;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$11 ) begin end
    id_mux_s1data_out_id = 32'd0;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
    casez (\$109 )
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" */
      1'h1:
          /* empty */;
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:71" */
      default:
          id_mux_s1data_out_id = ID_s1data_out;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$11 ) begin end
    id_mux_s2data_out_id = 32'd0;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
    casez (\$111 )
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" */
      1'h1:
          /* empty */;
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:71" */
      default:
          id_mux_s2data_out_id = ID_s2data_out;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$11 ) begin end
    id_mux_signextended_immediate_id = 32'd0;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
    casez (\$113 )
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" */
      1'h1:
          /* empty */;
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:71" */
      default:
          id_mux_signextended_immediate_id = ID_signextended_immediate;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$11 ) begin end
    id_mux_instruction_type_id = 3'h0;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
    casez (\$115 )
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" */
      1'h1:
          /* empty */;
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:71" */
      default:
          id_mux_instruction_type_id = ID_instruction_type;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$11 ) begin end
    id_mux_it0_id = 17'h00000;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
    casez (\$117 )
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" */
      1'h1:
          /* empty */;
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:71" */
      default:
          id_mux_it0_id = ID_it0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$11 ) begin end
    id_mux_it1_id = 11'h000;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
    casez (\$119 )
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" */
      1'h1:
          /* empty */;
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:71" */
      default:
          id_mux_it1_id = ID_it1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$11 ) begin end
    id_mux_it2_id = 11'h000;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
    casez (\$121 )
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" */
      1'h1:
          /* empty */;
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:71" */
      default:
          id_mux_it2_id = ID_it2;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$11 ) begin end
    IF_ID_pipeline_jump = 1'h0;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
    casez (\$21 )
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" */
      1'h1:
          /* empty */;
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:71" */
      default:
          (* full_case = 32'd1 *)
          (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:73" *)
          casez (\$23 )
            /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:73" */
            1'h1:
                (* full_case = 32'd1 *)
                (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:75" *)
                casez (\$25 )
                  /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:75" */
                  1'h1:
                      IF_ID_pipeline_jump = 1'h0;
                  /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:85" */
                  default:
                      IF_ID_pipeline_jump = ALU_jump;
                endcase
            /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:100" */
            default:
                IF_ID_pipeline_jump = ALU_jump;
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$11 ) begin end
    id_mux_it3_id = 7'h00;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
    casez (\$123 )
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" */
      1'h1:
          /* empty */;
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:71" */
      default:
          id_mux_it3_id = ID_it3;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$11 ) begin end
    id_mux_ifload_id = 1'h0;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
    casez (\$125 )
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" */
      1'h1:
          /* empty */;
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:71" */
      default:
          id_mux_ifload_id = ID_ifload;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$11 ) begin end
    id_mux_shamt_id = 5'h00;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
    casez (\$127 )
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" */
      1'h1:
          /* empty */;
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:71" */
      default:
          id_mux_shamt_id = ID_shamt;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$11 ) begin end
    forwarding_alu_s1 = 5'h00;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
    casez (\$129 )
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" */
      1'h1:
          /* empty */;
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:71" */
      default:
          forwarding_alu_s1 = id_mux_s1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$11 ) begin end
    forwarding_alu_s2 = 5'h00;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
    casez (\$131 )
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" */
      1'h1:
          /* empty */;
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:71" */
      default:
          forwarding_alu_s2 = id_mux_s2;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$11 ) begin end
    forwarding_alu_s1_data = 32'd0;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
    casez (\$133 )
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" */
      1'h1:
          /* empty */;
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:71" */
      default:
          forwarding_alu_s1_data = id_mux_s1data_out;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$11 ) begin end
    forwarding_alu_s2_data = 32'd0;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
    casez (\$135 )
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" */
      1'h1:
          /* empty */;
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:71" */
      default:
          forwarding_alu_s2_data = id_mux_s2data_out;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$11 ) begin end
    forwarding_alu_des0 = 5'h00;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
    casez (\$137 )
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" */
      1'h1:
          /* empty */;
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:71" */
      default:
          forwarding_alu_des0 = reg_file_write_addr_mem;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$11 ) begin end
    forwarding_alu_val0 = 32'd0;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
    casez (\$139 )
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" */
      1'h1:
          /* empty */;
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:71" */
      default:
          forwarding_alu_val0 = reg_file_write_data_mem;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$11 ) begin end
    forwarding_alu_csb0 = 1'h0;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
    casez (\$141 )
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" */
      1'h1:
          /* empty */;
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:71" */
      default:
          forwarding_alu_csb0 = reg_file_csb_mem;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$11 ) begin end
    IF_ID_pipeline_stall = 1'h0;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
    casez (\$27 )
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" */
      1'h1:
          /* empty */;
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:71" */
      default:
          (* full_case = 32'd1 *)
          (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:73" *)
          casez (\$29 )
            /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:73" */
            1'h1:
                (* full_case = 32'd1 *)
                (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:75" *)
                casez (\$31 )
                  /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:75" */
                  1'h1:
                      IF_ID_pipeline_stall = 1'h0;
                  /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:85" */
                  default:
                      IF_ID_pipeline_stall = stall_unit_stall;
                endcase
            /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:100" */
            default:
                IF_ID_pipeline_stall = stall_unit_stall;
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$11 ) begin end
    forwarding_alu_web0 = 1'h0;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
    casez (\$143 )
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" */
      1'h1:
          /* empty */;
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:71" */
      default:
          forwarding_alu_web0 = reg_file_web_mem;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$11 ) begin end
    ALU_pc = 8'h00;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
    casez (\$145 )
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" */
      1'h1:
          /* empty */;
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:71" */
      default:
          ALU_pc = pc;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$11 ) begin end
    ALU_Ra = 32'd0;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
    casez (\$147 )
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" */
      1'h1:
          /* empty */;
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:71" */
      default:
          ALU_Ra = forwarding_alu_ra;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$11 ) begin end
    ALU_Rb = 32'd0;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
    casez (\$149 )
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" */
      1'h1:
          /* empty */;
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:71" */
      default:
          ALU_Rb = forwarding_alu_rb;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$11 ) begin end
    ALU_reg_addr_in = 5'h00;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
    casez (\$151 )
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" */
      1'h1:
          /* empty */;
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:71" */
      default:
          ALU_reg_addr_in = id_mux_des;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$11 ) begin end
    ALU_immediate = 32'd0;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
    casez (\$153 )
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" */
      1'h1:
          /* empty */;
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:71" */
      default:
          ALU_immediate = id_mux_signextended_immediate;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$11 ) begin end
    ALU_inst_type = 3'h0;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
    casez (\$155 )
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" */
      1'h1:
          /* empty */;
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:71" */
      default:
          ALU_inst_type = id_mux_instruction_type;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$11 ) begin end
    inst_type0 = 17'h00000;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
    casez (\$157 )
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" */
      1'h1:
          /* empty */;
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:71" */
      default:
          inst_type0 = id_mux_it0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$11 ) begin end
    ALU_inst_type1 = 11'h000;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
    casez (\$159 )
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" */
      1'h1:
          /* empty */;
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:71" */
      default:
          ALU_inst_type1 = id_mux_it1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$11 ) begin end
    ALU_inst_type2 = 11'h000;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
    casez (\$161 )
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" */
      1'h1:
          /* empty */;
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:71" */
      default:
          ALU_inst_type2 = id_mux_it2;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$11 ) begin end
    pc_controller_stall = 1'h0;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
    casez (\$33 )
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" */
      1'h1:
          /* empty */;
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:71" */
      default:
          (* full_case = 32'd1 *)
          (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:73" *)
          casez (\$35 )
            /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:73" */
            1'h1:
                (* full_case = 32'd1 *)
                (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:75" *)
                casez (\$37 )
                  /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:75" */
                  1'h1:
                      pc_controller_stall = 1'h0;
                  /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:85" */
                  default:
                      pc_controller_stall = stall_unit_stall;
                endcase
            /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:100" */
            default:
                pc_controller_stall = stall_unit_stall;
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$11 ) begin end
    ALU_inst_type3 = 7'h00;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
    casez (\$163 )
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" */
      1'h1:
          /* empty */;
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:71" */
      default:
          ALU_inst_type3 = id_mux_it3;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$11 ) begin end
    s1 = 5'h00;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
    casez (\$165 )
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" */
      1'h1:
          /* empty */;
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:71" */
      default:
          s1 = id_mux_s1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$11 ) begin end
    s2 = 5'h00;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
    casez (\$167 )
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" */
      1'h1:
          /* empty */;
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:71" */
      default:
          s2 = id_mux_s2;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$11 ) begin end
    ALU_shamt = 5'h00;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
    casez (\$169 )
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" */
      1'h1:
          /* empty */;
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:71" */
      default:
          ALU_shamt = id_mux_shamt;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$11 ) begin end
    csb_alu = 1'h0;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
    casez (\$171 )
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" */
      1'h1:
          /* empty */;
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:71" */
      default:
          csb_alu = ALU_csb;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$11 ) begin end
    csb_mem = 1'h0;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
    casez (\$173 )
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" */
      1'h1:
          /* empty */;
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:71" */
      default:
          csb_mem = M1_M2_pipeline_csb_out;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$11 ) begin end
    web = 1'h0;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
    casez (\$175 )
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" */
      1'h1:
          /* empty */;
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:71" */
      default:
          web = ALU_web;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$11 ) begin end
    data_mem_addr = 8'h00;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
    casez (\$177 )
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" */
      1'h1:
          /* empty */;
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:71" */
      default:
          data_mem_addr = ALU_result[7:0];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$11 ) begin end
    wmask = 4'h0;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
    casez (\$179 )
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" */
      1'h1:
          /* empty */;
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:71" */
      default:
          wmask = ALU_wmask;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$11 ) begin end
    alu_result = 32'd0;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
    casez (\$181 )
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" */
      1'h1:
          /* empty */;
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:71" */
      default:
          alu_result = ALU_result;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$11 ) begin end
    pc_controller_branch = 1'h0;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
    casez (\$39 )
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" */
      1'h1:
          /* empty */;
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:71" */
      default:
          (* full_case = 32'd1 *)
          (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:73" *)
          casez (\$41 )
            /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:73" */
            1'h1:
                (* full_case = 32'd1 *)
                (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:75" *)
                casez (\$43 )
                  /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:75" */
                  1'h1:
                      pc_controller_branch = 1'h0;
                  /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:85" */
                  default:
                      pc_controller_branch = ALU_branching;
                endcase
            /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:100" */
            default:
                pc_controller_branch = ALU_branching;
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$11 ) begin end
    data_mem_wdata = 32'd0;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
    casez (\$183 )
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" */
      1'h1:
          /* empty */;
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:71" */
      default:
          data_mem_wdata = ALU_Rb;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$11 ) begin end
    M1_M2_pipeline_reg_file_write_in = 1'h0;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
    casez (\$185 )
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" */
      1'h1:
          /* empty */;
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:71" */
      default:
          M1_M2_pipeline_reg_file_write_in = ALU_load_wb;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$11 ) begin end
    M1_M2_pipeline_memory_reg_addr_out_out = 5'h00;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
    casez (\$187 )
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" */
      1'h1:
          /* empty */;
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:71" */
      default:
          M1_M2_pipeline_memory_reg_addr_out_out = ALU_reg_addr_out;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$11 ) begin end
    M1_M2_pipeline_s1_in = 5'h00;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
    casez (\$189 )
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" */
      1'h1:
          /* empty */;
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:71" */
      default:
          M1_M2_pipeline_s1_in = s1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$11 ) begin end
    M1_M2_pipeline_s2_in = 5'h00;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
    casez (\$191 )
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" */
      1'h1:
          /* empty */;
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:71" */
      default:
          M1_M2_pipeline_s2_in = s2;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$11 ) begin end
    M1_M2_pipeline_csb_in = 1'h0;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
    casez (\$193 )
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" */
      1'h1:
          /* empty */;
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:71" */
      default:
          M1_M2_pipeline_csb_in = ALU_csb;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$11 ) begin end
    M1_M2_pipeline_web_in = 1'h0;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
    casez (\$195 )
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" */
      1'h1:
          /* empty */;
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:71" */
      default:
          M1_M2_pipeline_web_in = ALU_web;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$11 ) begin end
    M2_WB_pipeline_reg_file_write_in = 1'h0;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
    casez (\$197 )
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" */
      1'h1:
          /* empty */;
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:71" */
      default:
          M2_WB_pipeline_reg_file_write_in = M1_M2_pipeline_reg_file_write_out;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$11 ) begin end
    M2_WB_pipeline_memory_reg_addr_out_out = 5'h00;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
    casez (\$199 )
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" */
      1'h1:
          /* empty */;
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:71" */
      default:
          M2_WB_pipeline_memory_reg_addr_out_out = M1_M2_pipeline_reg_file_write_addr_in;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$11 ) begin end
    M2_WB_pipeline_memory_data_out_out = 32'd0;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
    casez (\$201 )
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" */
      1'h1:
          /* empty */;
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:71" */
      default:
          M2_WB_pipeline_memory_data_out_out = data_mem_rdata;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$11 ) begin end
    pc_controller_jump = 1'h0;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
    casez (\$45 )
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" */
      1'h1:
          /* empty */;
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:71" */
      default:
          (* full_case = 32'd1 *)
          (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:73" *)
          casez (\$47 )
            /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:73" */
            1'h1:
                (* full_case = 32'd1 *)
                (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:75" *)
                casez (\$49 )
                  /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:75" */
                  1'h1:
                      pc_controller_jump = 1'h0;
                  /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:85" */
                  default:
                      pc_controller_jump = ALU_jump;
                endcase
            /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:100" */
            default:
                pc_controller_jump = ALU_jump;
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$11 ) begin end
    M2_WB_pipeline_s1_in = 5'h00;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
    casez (\$203 )
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" */
      1'h1:
          /* empty */;
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:71" */
      default:
          M2_WB_pipeline_s1_in = M1_M2_pipeline_s1_out;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$11 ) begin end
    M2_WB_pipeline_s2_in = 5'h00;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
    casez (\$205 )
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" */
      1'h1:
          /* empty */;
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:71" */
      default:
          M2_WB_pipeline_s2_in = M1_M2_pipeline_s2_out;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$11 ) begin end
    M2_WB_pipeline_csb_in = 1'h0;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
    casez (\$207 )
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" */
      1'h1:
          /* empty */;
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:71" */
      default:
          M2_WB_pipeline_csb_in = M1_M2_pipeline_csb_out;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$11 ) begin end
    M2_WB_pipeline_web_in = 1'h0;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
    casez (\$209 )
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" */
      1'h1:
          /* empty */;
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:71" */
      default:
          M2_WB_pipeline_web_in = M1_M2_pipeline_web_out;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$11 ) begin end
    reg_file_write_addr_alu = 5'h00;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
    casez (\$211 )
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" */
      1'h1:
          /* empty */;
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:71" */
      default:
          reg_file_write_addr_alu = ALU_reg_addr_out;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$11 ) begin end
    reg_file_write_data_alu = 32'd0;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
    casez (\$213 )
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" */
      1'h1:
          /* empty */;
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:71" */
      default:
          reg_file_write_data_alu = ALU_result;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$11 ) begin end
    reg_file_write_addr_mem = 5'h00;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
    casez (\$215 )
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" */
      1'h1:
          /* empty */;
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:71" */
      default:
          reg_file_write_addr_mem = M2_WB_pipeline_reg_file_write_addr_in;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$11 ) begin end
    reg_file_write_data_mem = 32'd0;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
    casez (\$217 )
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" */
      1'h1:
          /* empty */;
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:71" */
      default:
          reg_file_write_data_mem = M2_WB_pipeline_reg_file_write_data_in;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$11 ) begin end
    gpio_pins = 32'd0;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
    casez (\$219 )
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" */
      1'h1:
          /* empty */;
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:71" */
      default:
          gpio_pins = \reg_file_$signal ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$11 ) begin end
    reg_file_gpio_input = 32'd0;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
    casez (\$221 )
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" */
      1'h1:
          /* empty */;
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:71" */
      default:
          reg_file_gpio_input = output_pins;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2184:dump_module$11 ) begin end
    id_mux_stall = 1'h0;
    (* full_case = 32'd1 *)
    (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" *)
    casez (\$51 )
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:68" */
      1'h1:
          /* empty */;
      /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:71" */
      default:
          (* full_case = 32'd1 *)
          (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:73" *)
          casez (\$53 )
            /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:73" */
            1'h1:
                (* full_case = 32'd1 *)
                (* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:75" *)
                casez (\$55 )
                  /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:75" */
                  1'h1:
                      id_mux_stall = 1'h0;
                  /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:85" */
                  default:
                      id_mux_stall = stall_unit_stall;
                endcase
            /* src = "/home/ubuntu/Chipcron-core-generator/Wrapper_class.py:100" */
            default:
                id_mux_stall = stall_unit_stall;
          endcase
    endcase
  end
  assign \$219  = \$221 ;
  assign \$217  = \$221 ;
  assign \$215  = \$221 ;
  assign \$213  = \$221 ;
  assign \$211  = \$221 ;
  assign \$209  = \$221 ;
  assign \$207  = \$221 ;
  assign \$205  = \$221 ;
  assign \$203  = \$221 ;
  assign \$201  = \$221 ;
  assign \$199  = \$221 ;
  assign \$197  = \$221 ;
  assign \$195  = \$221 ;
  assign \$193  = \$221 ;
  assign \$191  = \$221 ;
  assign \$189  = \$221 ;
  assign \$187  = \$221 ;
  assign \$185  = \$221 ;
  assign \$183  = \$221 ;
  assign \$181  = \$221 ;
  assign \$179  = \$221 ;
  assign \$177  = \$221 ;
  assign \$175  = \$221 ;
  assign \$173  = \$221 ;
  assign \$171  = \$221 ;
  assign \$169  = \$221 ;
  assign \$167  = \$221 ;
  assign \$165  = \$221 ;
  assign \$163  = \$221 ;
  assign \$161  = \$221 ;
  assign \$159  = \$221 ;
  assign \$157  = \$221 ;
  assign \$155  = \$221 ;
  assign \$153  = \$221 ;
  assign \$151  = \$221 ;
  assign \$149  = \$221 ;
  assign \$147  = \$221 ;
  assign \$145  = \$221 ;
  assign \$143  = \$221 ;
  assign \$141  = \$221 ;
  assign \$139  = \$221 ;
  assign \$137  = \$221 ;
  assign \$135  = \$221 ;
  assign \$133  = \$221 ;
  assign \$131  = \$221 ;
  assign \$129  = \$221 ;
  assign \$127  = \$221 ;
  assign \$125  = \$221 ;
  assign \$123  = \$221 ;
  assign \$121  = \$221 ;
  assign \$119  = \$221 ;
  assign \$117  = \$221 ;
  assign \$115  = \$221 ;
  assign \$113  = \$221 ;
  assign \$111  = \$221 ;
  assign \$109  = \$221 ;
  assign \$107  = \$221 ;
  assign \$105  = \$221 ;
  assign \$103  = \$221 ;
  assign \$101  = \$221 ;
  assign \$99  = \$221 ;
  assign \$97  = \$221 ;
  assign \$95  = \$221 ;
  assign \$93  = \$221 ;
  assign \$91  = \$221 ;
  assign \$89  = \$221 ;
  assign \$87  = \$221 ;
  assign \$85  = \$221 ;
  assign \$83  = \$221 ;
  assign \$81  = \$221 ;
  assign \$79  = \$221 ;
  assign \$77  = \$221 ;
  assign \$75  = \$221 ;
  assign \$73  = \$221 ;
  assign \$71  = \$221 ;
  assign \$69  = \$221 ;
  assign \$65  = \$221 ;
  assign \$63  = \$67 ;
  assign \$61  = \$221 ;
  assign \$59  = \$67 ;
  assign \$57  = \$221 ;
  assign \$53  = \$67 ;
  assign \$51  = \$221 ;
  assign \$49  = \$55 ;
  assign \$47  = \$67 ;
  assign \$45  = \$221 ;
  assign \$43  = \$55 ;
  assign \$41  = \$67 ;
  assign \$39  = \$221 ;
  assign \$37  = \$55 ;
  assign \$35  = \$67 ;
  assign \$33  = \$221 ;
  assign \$31  = \$55 ;
  assign \$29  = \$67 ;
  assign \$27  = \$221 ;
  assign \$25  = \$55 ;
  assign \$23  = \$67 ;
  assign \$21  = \$221 ;
  assign \$19  = \$55 ;
  assign \$17  = \$67 ;
  assign \$15  = \$221 ;
  assign \$13  = \$55 ;
  assign \$11  = \$67 ;
  assign \$9  = \$221 ;
  assign \$7  = \$55 ;
  assign \$5  = \$67 ;
  assign \$3  = \$221 ;
  assign \$1  = \$221 ;
endmodule




    module sky130_sram_2kbyte_1rw1r_32x256_8_inst(
    `ifdef USE_POWER_PINS
        vccd1,
        vssd1,
    `endif
    // Port 0: RW
        clk0,csb0,web0,wmask0,addr0,din0,dout0,
    // Port 1: R
        clk1,csb1,addr1,dout1
    );

    parameter NUM_WMASKS = 4 ;
    parameter DATA_WIDTH = 32 ;
    parameter ADDR_WIDTH = 8 ;
    parameter RAM_DEPTH = 1 << ADDR_WIDTH;
    // FIXME: This delay is arbitrary.
    parameter DELAY = 0 ;
    parameter VERBOSE = 0 ; //Set to 0 to only display warnings
    parameter T_HOLD = 0 ; //Delay to hold dout value after posedge. Value is arbitrary

    `ifdef USE_POWER_PINS
        inout vccd1;
        inout vssd1;
    `endif
    input  clk0; // clock
    input   csb0; // active low chip select
    input  web0; // active low write control
    input [NUM_WMASKS-1:0]   wmask0; // write mask
    input [ADDR_WIDTH-1:0]  addr0;
    input [DATA_WIDTH-1:0]  din0;
    output [DATA_WIDTH-1:0] dout0;
    input  clk1; // clock
    input   csb1; // active low chip select
    input [ADDR_WIDTH-1:0]  addr1;
    output [DATA_WIDTH-1:0] dout1;

    reg  csb0_reg;
    reg  web0_reg;
    reg [NUM_WMASKS-1:0]   wmask0_reg;
    reg [ADDR_WIDTH-1:0]  addr0_reg;
    reg [DATA_WIDTH-1:0]  din0_reg;
    reg [DATA_WIDTH-1:0]  dout0;

    // All inputs are registers
    always @(posedge clk0)
    begin
        csb0_reg = csb0;
        web0_reg = web0;
        wmask0_reg = wmask0;
        addr0_reg = addr0;
        din0_reg = din0;
        #(T_HOLD) dout0 = 32'bx;
        // if ( !csb0_reg && web0_reg && VERBOSE ) 
        //   $display($time," Reading %m addr0=%b dout0=%b",addr0_reg,mem[addr0_reg]);
        // if ( !csb0_reg && !web0_reg && VERBOSE )
        //   $display($time," Writing %m addr0=%b din0=%b wmask0=%b",addr0_reg,din0_reg,wmask0_reg);
    end

    reg  csb1_reg;
    reg [ADDR_WIDTH-1:0]  addr1_reg;
    reg [DATA_WIDTH-1:0]  dout1;

    // All inputs are registers
    always @(posedge clk1)
    begin
        csb1_reg = csb1;
        addr1_reg = addr1;
        // if (!csb0 && !web0 && !csb1 && (addr0 == addr1))
        //      $display($time," WARNING: Writing and reading addr0=%b and addr1=%b simultaneously!",addr0,addr1);
        #(T_HOLD) dout1 = 32'bx;
        // if ( !csb1_reg && VERBOSE ) 
        //   $display($time," Reading %m addr1=%b dout1=%b",addr1_reg,mem[addr1_reg]);
    end

    reg [DATA_WIDTH-1:0]    mem [0:RAM_DEPTH-1];

    initial
    begin

    	mem[0] = 32'h00000000;
	mem[1] = 32'h00000000;
	mem[2] = 32'hff010113;
	mem[3] = 32'h00112623;
	mem[4] = 32'h00812423;
	mem[5] = 32'h01010413;
	mem[6] = 32'h000117b7;
	mem[7] = 32'h3007a783;
	mem[8] = 32'h0807c263;
	mem[9] = 32'h000117b7;
	mem[10] = 32'h3007a703;
	mem[11] = 32'h00100793;
	mem[12] = 32'h06e7ca63;
	mem[13] = 32'h000117b7;
	mem[14] = 32'h3047a783;
	mem[15] = 32'h0607c463;
	mem[16] = 32'h000117b7;
	mem[17] = 32'h3047a703;
	mem[18] = 32'h00100793;
	mem[19] = 32'h04e7cc63;
	mem[20] = 32'h8081a783;
	mem[21] = 32'h0407c863;
	mem[22] = 32'h8081a703;
	mem[23] = 32'h00100793;
	mem[24] = 32'h04e7c263;
	mem[25] = 32'h8081a783;
	mem[26] = 32'h00079663;
	mem[27] = 32'h0f0000ef;
	mem[28] = 32'hfa9ff06f;
	mem[29] = 32'h000117b7;
	mem[30] = 32'h3047a783;
	mem[31] = 32'h00079663;
	mem[32] = 32'h088000ef;
	mem[33] = 32'hf95ff06f;
	mem[34] = 32'h000117b7;
	mem[35] = 32'h3007a783;
	mem[36] = 32'h00079663;
	mem[37] = 32'h11c000ef;
	mem[38] = 32'hf81ff06f;
	mem[39] = 32'h164000ef;
	mem[40] = 32'hf79ff06f;
	mem[41] = 32'h00000013;
	mem[42] = 32'hf71ff06f;
	mem[43] = 32'hfe010113;
	mem[44] = 32'h00812e23;
	mem[45] = 32'h02010413;
	mem[46] = 32'hfea42623;
	mem[47] = 32'hfeb42423;
	mem[48] = 32'hfec42223;
	mem[49] = 32'hcc800f13;
	mem[50] = 32'h000f5613;
	mem[51] = 32'h00167613;
	mem[52] = 32'h001f5f13;
	mem[53] = 32'h001f7693;
	mem[54] = 32'h001f5f13;
	mem[55] = 32'h001f7713;
	mem[56] = 32'hfec42783;
	mem[57] = 32'h00c7a023;
	mem[58] = 32'hfe842783;
	mem[59] = 32'h00d7a023;
	mem[60] = 32'hfe442783;
	mem[61] = 32'h00e7a023;
	mem[62] = 32'h00000013;
	mem[63] = 32'h01c12403;
	mem[64] = 32'h02010113;
	mem[65] = 32'h00008067;
	mem[66] = 32'hff010113;
	mem[67] = 32'h00112623;
	mem[68] = 32'h00812423;
	mem[69] = 32'h01010413;
	mem[70] = 32'hcc800f13;
	mem[71] = 32'h01e075b3;
	mem[72] = 32'h0105e593;
	mem[73] = 32'h00000613;
	mem[74] = 32'h00000693;
	mem[75] = 32'h200f6713;
	mem[76] = 32'h80b1a623;
	mem[77] = 32'h80c1a823;
	mem[78] = 32'h80d1aa23;
	mem[79] = 32'h80e1ac23;
	mem[80] = 32'h57800513;
	mem[81] = 32'h110000ef;
	mem[82] = 32'h00000013;
	mem[83] = 32'h00c12083;
	mem[84] = 32'h00812403;
	mem[85] = 32'h01010113;
	mem[86] = 32'h00008067;
	mem[87] = 32'hff010113;
	mem[88] = 32'h00112623;
	mem[89] = 32'h00812423;
	mem[90] = 32'h01010413;
	mem[91] = 32'hcc800f13;
	mem[92] = 32'h01e075b3;
	mem[93] = 32'h0105e593;
	mem[94] = 32'h00000613;
	mem[95] = 32'h100f6693;
	mem[96] = 32'h00000713;
	mem[97] = 32'h80b1a623;
	mem[98] = 32'h80c1a823;
	mem[99] = 32'h80d1aa23;
	mem[100] = 32'h80e1ac23;
	mem[101] = 32'h2bc00513;
	mem[102] = 32'h0bc000ef;
	mem[103] = 32'h00000013;
	mem[104] = 32'h00c12083;
	mem[105] = 32'h00812403;
	mem[106] = 32'h01010113;
	mem[107] = 32'h00008067;
	mem[108] = 32'hff010113;
	mem[109] = 32'h00112623;
	mem[110] = 32'h00812423;
	mem[111] = 32'h01010413;
	mem[112] = 32'hcc800f13;
	mem[113] = 32'h00000593;
	mem[114] = 32'h020f6613;
	mem[115] = 32'h00000693;
	mem[116] = 32'h200f6713;
	mem[117] = 32'h80b1a623;
	mem[118] = 32'h80c1a823;
	mem[119] = 32'h80d1aa23;
	mem[120] = 32'h80e1ac23;
	mem[121] = 32'h2bc00513;
	mem[122] = 32'h06c000ef;
	mem[123] = 32'h00000013;
	mem[124] = 32'h00c12083;
	mem[125] = 32'h00812403;
	mem[126] = 32'h01010113;
	mem[127] = 32'h00008067;
	mem[128] = 32'hff010113;
	mem[129] = 32'h00112623;
	mem[130] = 32'h00812423;
	mem[131] = 32'h01010413;
	mem[132] = 32'hcc800f13;
	mem[133] = 32'h01e075b3;
	mem[134] = 32'h0105e593;
	mem[135] = 32'h00000613;
	mem[136] = 32'h100f6693;
	mem[137] = 32'h00000713;
	mem[138] = 32'h80b1a623;
	mem[139] = 32'h80c1a823;
	mem[140] = 32'h80d1aa23;
	mem[141] = 32'h80e1ac23;
	mem[142] = 32'h57800513;
	mem[143] = 32'h018000ef;
	mem[144] = 32'h00000013;
	mem[145] = 32'h00c12083;
	mem[146] = 32'h00812403;
	mem[147] = 32'h01010113;
	mem[148] = 32'h00008067;
	mem[149] = 32'hfd010113;
	mem[150] = 32'h02812623;
	mem[151] = 32'h03010413;
	mem[152] = 32'hfca42e23;
	mem[153] = 32'hfe042623;
	mem[154] = 32'h0100006f;
	mem[155] = 32'hfec42783;
	mem[156] = 32'h00178793;
	mem[157] = 32'hfef42623;
	mem[158] = 32'hfec42703;
	mem[159] = 32'hfdc42783;
	mem[160] = 32'hfef746e3;
	mem[161] = 32'h00000013;
	mem[162] = 32'h02c12403;
	mem[163] = 32'h03010113;
	mem[164] = 32'h00008067;
	mem[165] = 32'hffffffff;
	mem[166] = 32'hffffffff;

    end

    // Memory Write Block Port 0
    // Write Operation : When web0 = 0, csb0 = 0
    always @ (negedge clk0)
    begin : MEM_WRITE0
        if ( !csb0_reg && !web0_reg ) begin
            if (wmask0_reg[0])
                    mem[addr0_reg][7:0] = din0_reg[7:0];
            if (wmask0_reg[1])
                    mem[addr0_reg][15:8] = din0_reg[15:8];
            if (wmask0_reg[2])
                    mem[addr0_reg][23:16] = din0_reg[23:16];
            if (wmask0_reg[3])
                    mem[addr0_reg][31:24] = din0_reg[31:24];
        end
    end

    // Memory Read Block Port 0
    // Read Operation : When web0 = 1, csb0 = 0
    always @ (negedge clk0)
    begin : MEM_READ0
        if (!csb0_reg && web0_reg)
        dout0 = #(DELAY) mem[addr0_reg];
    end

    // Memory Read Block Port 1
    // Read Operation : When web1 = 1, csb1 = 0
    always @ (negedge clk1)
    begin : MEM_READ1
        if (!csb1_reg)
        dout1 = #(DELAY) mem[addr1_reg];
    end

    endmodule


    module sky130_sram_2kbyte_1rw1r_32x256_8_data(
    `ifdef USE_POWER_PINS
        vccd1,
        vssd1,
    `endif
    // Port 0: RW
        clk0,csb0,web0,wmask0,addr0,din0,dout0,
    // Port 1: R
        clk1,csb1,addr1,dout1
    );

    parameter NUM_WMASKS = 4 ;
    parameter DATA_WIDTH = 32 ;
    parameter ADDR_WIDTH = 8 ;
    parameter RAM_DEPTH = 1 << ADDR_WIDTH;
    // FIXME: This delay is arbitrary.
    parameter DELAY = 0 ;
    parameter VERBOSE = 0 ; //Set to 0 to only display warnings
    parameter T_HOLD = 0 ; //Delay to hold dout value after posedge. Value is arbitrary

    `ifdef USE_POWER_PINS
        inout vccd1;
        inout vssd1;
    `endif
    input  clk0; // clock
    input   csb0; // active low chip select
    input  web0; // active low write control
    input [NUM_WMASKS-1:0]   wmask0; // write mask
    input [ADDR_WIDTH-1:0]  addr0;
    input [DATA_WIDTH-1:0]  din0;
    output [DATA_WIDTH-1:0] dout0;
    input  clk1; // clock
    input   csb1; // active low chip select
    input [ADDR_WIDTH-1:0]  addr1;
    output [DATA_WIDTH-1:0] dout1;

    reg  csb0_reg;
    reg  web0_reg;
    reg [NUM_WMASKS-1:0]   wmask0_reg;
    reg [ADDR_WIDTH-1:0]  addr0_reg;
    reg [DATA_WIDTH-1:0]  din0_reg;
    reg [DATA_WIDTH-1:0]  dout0;

    // All inputs are registers
    always @(posedge clk0)
    begin
        csb0_reg = csb0;
        web0_reg = web0;
        wmask0_reg = wmask0;
        addr0_reg = addr0;
        din0_reg = din0;
        #(T_HOLD) dout0 = 32'bx;
        // if ( !csb0_reg && web0_reg && VERBOSE ) 
        //   $display($time," Reading %m addr0=%b dout0=%b",addr0_reg,mem[addr0_reg]);
        // if ( !csb0_reg && !web0_reg && VERBOSE )
        //   $display($time," Writing %m addr0=%b din0=%b wmask0=%b",addr0_reg,din0_reg,wmask0_reg);
    end

    reg  csb1_reg;
    reg [ADDR_WIDTH-1:0]  addr1_reg;
    reg [DATA_WIDTH-1:0]  dout1;

    // All inputs are registers
    always @(posedge clk1)
    begin
        csb1_reg = csb1;
        addr1_reg = addr1;
        // if (!csb0 && !web0 && !csb1 && (addr0 == addr1))
        //      $display($time," WARNING: Writing and reading addr0=%b and addr1=%b simultaneously!",addr0,addr1);
        #(T_HOLD) dout1 = 32'bx;
        // if ( !csb1_reg && VERBOSE ) 
        //   $display($time," Reading %m addr1=%b dout1=%b",addr1_reg,mem[addr1_reg]);
    end

    reg [DATA_WIDTH-1:0]    mem [0:RAM_DEPTH-1];

    // Memory Write Block Port 0
    // Write Operation : When web0 = 0, csb0 = 0
    always @ (negedge clk0)
    begin : MEM_WRITE0
        if ( !csb0_reg && !web0_reg ) begin
            if (wmask0_reg[0])
                    mem[addr0_reg][7:0] = din0_reg[7:0];
            if (wmask0_reg[1])
                    mem[addr0_reg][15:8] = din0_reg[15:8];
            if (wmask0_reg[2])
                    mem[addr0_reg][23:16] = din0_reg[23:16];
            if (wmask0_reg[3])
                    mem[addr0_reg][31:24] = din0_reg[31:24];
        end
    end

    // Memory Read Block Port 0
    // Read Operation : When web0 = 1, csb0 = 0
    always @ (negedge clk0)
    begin : MEM_READ0
        if (!csb0_reg && web0_reg)
        dout0 = #(DELAY) mem[addr0_reg];
    end

    // Memory Read Block Port 1
    // Read Operation : When web1 = 1, csb1 = 0
    always @ (negedge clk1)
    begin : MEM_READ1
        if (!csb1_reg)
        dout1 = #(DELAY) mem[addr1_reg];
    end

    endmodule

    module uart_rx(
    input  wire       clk          , // Top level system clock input.
    input  wire       resetn       , // Asynchronous active low reset.
    input  wire       uart_rxd     , // UART Recieve pin.
    input  wire       uart_rx_en   , // Recieve enable
    output wire       uart_rx_break, // Did we get a BREAK message?
    output wire       uart_rx_valid, // Valid data recieved and available.
    output reg  [8-1:0] uart_rx_data   // The recieved data.
    );

    // --------------------------------------------------------------------------- 
    // External parameters.
    // 

    //
    // Input bit rate of the UART line.
    parameter   BIT_RATE        = 9600; // bits / sec
    localparam  BIT_P           = 1_000_000_000 * 1/BIT_RATE; // nanoseconds

    //
    // Clock frequency in hertz.
    parameter   CLK_HZ          =    50_000_000;
    localparam  CLK_P           = 1_000_000_000 * 1/CLK_HZ; // nanoseconds

    //
    // Number of data bits recieved per UART packet.
    parameter   PAYLOAD_BITS    = 8;

    //
    // Number of stop bits indicating the end of a packet.
    parameter   STOP_BITS       = 1;

    // -------------------------------------------------------------------------- 
    // Internal parameters.
    // 

    //
    // Number of clock cycles per uart bit.
    localparam       CYCLES_PER_BIT     = BIT_P / CLK_P;

    //
    // Size of the registers which store sample counts and bit durations.
    localparam       COUNT_REG_LEN      = 1+$clog2(CYCLES_PER_BIT);

    // -------------------------------------------------------------------------- 
    // Internal registers.
    // 

    //
    // Internally latched value of the uart_rxd line. Helps break long timing
    // paths from input pins into the logic.
    reg rxd_reg;
    reg rxd_reg_0;

    //
    // Storage for the recieved serial data.
    reg [PAYLOAD_BITS-1:0] recieved_data;

    //
    // Counter for the number of cycles over a packet bit.
    reg [COUNT_REG_LEN-1:0] cycle_counter;

    //
    // Counter for the number of recieved bits of the packet.
    reg [3:0] bit_counter;

    //
    // Sample of the UART input line whenever we are in the middle of a bit frame.
    reg bit_sample;

    //
    // Current and next states of the internal FSM.
    reg [2:0] fsm_state;
    reg [2:0] n_fsm_state;

    localparam FSM_IDLE = 0;
    localparam FSM_START= 1;
    localparam FSM_RECV = 2;
    localparam FSM_STOP = 3;

    // --------------------------------------------------------------------------- 
    // Output assignment
    // 

    assign uart_rx_break = uart_rx_valid && ~|recieved_data;
    assign uart_rx_valid = fsm_state == FSM_STOP && n_fsm_state == FSM_IDLE;

    always @(posedge clk) begin
        if(!resetn) begin
            uart_rx_data  <= {PAYLOAD_BITS{1'b0}};
        end else if (fsm_state == FSM_STOP) begin
            uart_rx_data  <= recieved_data;
        end
    end

    // --------------------------------------------------------------------------- 
    // FSM next state selection.
    // 

    wire next_bit     = cycle_counter == CYCLES_PER_BIT ||
                            fsm_state       == FSM_STOP && 
                            cycle_counter   == CYCLES_PER_BIT/2;
    wire payload_done = bit_counter   == PAYLOAD_BITS  ;

    //
    // Handle picking the next state.
    always @(*) begin : p_n_fsm_state
        case(fsm_state)
            FSM_IDLE : n_fsm_state = rxd_reg      ? FSM_IDLE : FSM_START;
            FSM_START: n_fsm_state = next_bit     ? FSM_RECV : FSM_START;
            FSM_RECV : n_fsm_state = payload_done ? FSM_STOP : FSM_RECV ;
            FSM_STOP : n_fsm_state = next_bit     ? FSM_IDLE : FSM_STOP ;
            default  : n_fsm_state = FSM_IDLE;
        endcase
    end

    // --------------------------------------------------------------------------- 
    // Internal register setting and re-setting.
    // 

    //
    // Handle updates to the recieved data register.
    integer i = 0;
    always @(posedge clk) begin : p_recieved_data
        if(!resetn) begin
            recieved_data <= {PAYLOAD_BITS{1'b0}};
        end else if(fsm_state == FSM_IDLE             ) begin
            recieved_data <= {PAYLOAD_BITS{1'b0}};
        end else if(fsm_state == FSM_RECV && next_bit ) begin
            recieved_data[PAYLOAD_BITS-1] <= bit_sample;
            for ( i = PAYLOAD_BITS-2; i >= 0; i = i - 1) begin
                recieved_data[i] <= recieved_data[i+1];
            end
        end
    end

    //
    // Increments the bit counter when recieving.
    always @(posedge clk) begin : p_bit_counter
        if(!resetn) begin
            bit_counter <= 4'b0;
        end else if(fsm_state != FSM_RECV) begin
            bit_counter <= {COUNT_REG_LEN{1'b0}};
        end else if(fsm_state == FSM_RECV && next_bit) begin
            bit_counter <= bit_counter + 1'b1;
        end
    end

    //
    // Sample the recieved bit when in the middle of a bit frame.
    always @(posedge clk) begin : p_bit_sample
        if(!resetn) begin
            bit_sample <= 1'b0;
        end else if (cycle_counter == CYCLES_PER_BIT/2) begin
            bit_sample <= rxd_reg;
        end
    end


    //
    // Increments the cycle counter when recieving.
    always @(posedge clk) begin : p_cycle_counter
        if(!resetn) begin
            cycle_counter <= {COUNT_REG_LEN{1'b0}};
        end else if(next_bit) begin
            cycle_counter <= {COUNT_REG_LEN{1'b0}};
        end else if(fsm_state == FSM_START || 
                    fsm_state == FSM_RECV  || 
                    fsm_state == FSM_STOP   ) begin
            cycle_counter <= cycle_counter + 1'b1;
        end
    end


    //
    // Progresses the next FSM state.
    always @(posedge clk) begin : p_fsm_state
        if(!resetn) begin
            fsm_state <= FSM_IDLE;
        end else begin
            fsm_state <= n_fsm_state;
        end
    end


    //
    // Responsible for updating the internal value of the rxd_reg.
    always @(posedge clk) begin : p_rxd_reg
        if(!resetn) begin
            rxd_reg     <= 1'b1;
            rxd_reg_0   <= 1'b1;
        end else if(uart_rx_en) begin
            rxd_reg     <= rxd_reg_0;
            rxd_reg_0   <= uart_rxd;
        end
    end


    endmodule

    module wrapper(clk,resetn,uart_rxd,uart_rx_en,uart_rx_break,uart_rx_valid,uart_rx_data, Motor1A,Motor1B,Motor2A,Motor2B, Sensor1,Sensor2,Sensor3, write_done, instructions);
    input clk;
    output reg write_done ; 
    output reg [2:0] instructions ; 
   input wire Sensor1,Sensor2,Sensor3;
    output reg Motor1A,Motor1B,Motor2A,Motor2B;   
    reg rst;
    reg neg_clk; 
    reg neg_rst; 
    input  resetn       ; // Asynchronous active low reset.
    input  uart_rxd     ; // UART Recieve pin.
    input  uart_rx_en   ; // Recieve enable
    output uart_rx_break; // Did we get a BREAK message?
    output uart_rx_valid; // Valid data recieved and available.
    output [7:0] uart_rx_data  ; // The recieved data.


    wire web;
    wire [7:0]inst_mem_addr;
    wire [7:0] data_mem_addr;
    wire [31:0]data_mem_wdata;
    wire [3:0]mem_wstrb;
    wire [31:0] inst_mem_rdata;
    wire [31:0] inst_mem_rdata_dummy;
    reg [31:0] inst_mem_rdata_reg;
    wire [31:0] data_mem_rdata; 
    wire [31:0] data_mem_rdata_dummy; 
    reg [31:0] data_mem_rdata_reg;

    wire [3:0] wmask; 
    wire csb_mem;
    wire csb_alu;

    reg temp_web;
    reg temp_csb;

    reg [31:0]instruction;

    parameter zero = 1'b0;
    parameter one = 1'b1;

    reg[7:0]write_inst_count;
    reg writing_inst_done;
    wire uart_rx_valid;
    wire [31:0] alu_result ; 

    wire [31:0] top_gpio_pins; 


    reg [1:0]inst_byte_count;
    reg inst_flag;// active low as write enable of sram is active low 

    always@(*)
    begin 
        neg_clk = ~clk; 
        rst = ~resetn ; 
        neg_rst = ~resetn; 
    end 

    // reg [2:0] count = 3'b0; // 3-bit counter to divide by 5
    // reg clk = 0; 

    // always @(posedge clk_in) begin
    //   // if (rst == 1) begin 
    //   //   clk <=0; 
    //   // end 
    //   // else begin 
    //   if (count == 3'b100) begin
    //     count <= 3'b0;            // Reset the counter
    //     clk <= ~clk; // Toggle the output clock
    //   end else begin
    //     count <= count + 1;       // Increment the counter
    //     clk <= clk; // Output clock remains unchanged
    //   end
    // // end 
    // end


    reg [31:0] output_pins ; 

    always@(posedge clk)
    begin

        if(rst==1)
        begin 
            writing_inst_done=1;
            write_inst_count=0;
            instruction=0;
            inst_byte_count=0;
            inst_flag=1;
            
        end
        else 
        begin
            if(writing_inst_done==0)
            begin
                inst_flag=1;
                
                
                if(uart_rx_valid==1)
                begin
                    //inst_flag=1;
                    inst_byte_count = inst_byte_count+1;
                    if(inst_byte_count==1)
                    instruction[7:0]=uart_rx_data;
                    else if(inst_byte_count==2)
                    instruction[15:8]=uart_rx_data;
                    else if(inst_byte_count==3)
                    instruction[23:16]=uart_rx_data;
                    
                    // instruction = {o_Rx_Byte,instruction};
                    
                    else//byte count=4
                    begin
                        instruction[31:24]=uart_rx_data;
                        inst_flag=0;
                        inst_byte_count=0;
                        write_inst_count=write_inst_count+1;
                        if(instruction==32'b11111111111111111111111111111111)
                        begin
                        inst_flag=1;
                        writing_inst_done=1;
                        //write_inst_count<=inst_mem_addr;
                        end
                    end
                end
                temp_web=inst_flag;
                temp_csb=inst_flag;
            end
            else//(writing_inst_done==1)
            begin
                write_inst_count=inst_mem_addr;
                //starting to read 
                temp_web=1;//same as csb not proper 
                temp_csb=0;//csb from top module is not proper so hardwiring it to 0

                    
            end
        end
    end

    // (* blackbox *)
    top top_inst(.web(web), 
                .inst_mem_addr(inst_mem_addr), 
                .data_mem_addr(data_mem_addr),
                .data_mem_wdata(data_mem_wdata),
                .wmask(wmask), 
                .inst_mem_rdata(inst_mem_rdata_reg), 
                .data_mem_rdata(data_mem_rdata_reg),
                .neg_clk(neg_clk), 
                .neg_rst(neg_rst), 
                .clk(clk),
                .rst(rst), 
                .csb_mem(csb_mem),
                .csb_alu(csb_alu),
                .read_flag(writing_inst_done), 
                .alu_result(alu_result), 
                .gpio_pins(top_gpio_pins),  
                .output_pins(output_pins));


    // (* blackbox *)
    uart_rx uart_inst(.clk(clk)          , // Top level system clock input.
    .resetn(resetn)       , // Asynchronous active low reset.
    .uart_rxd(uart_rxd)     , // UART Recieve pin.
    .uart_rx_en(uart_rx_en)   , // Recieve enable
    .uart_rx_break(uart_rx_break), // Did we get a BREAK message?
    .uart_rx_valid(uart_rx_valid), // Valid data recieved and available.
    .uart_rx_data(uart_rx_data) );  // The recieved data.)



    // (* blackbox *)
    sky130_sram_2kbyte_1rw1r_32x256_8_inst inst_mem(
    .clk0(clk),// clock
    .csb0(temp_csb), // active low chip select
    .web0(temp_web), // active low write control
    .wmask0(4'b1111), // write mask
    .addr0(write_inst_count),
    .din0(instruction),
    .dout0(inst_mem_rdata),

    //not using 
    .clk1(1'b0), // clock
    .csb1(1'b1), // active low chip select
    .addr1(write_inst_count),
    .dout1(inst_mem_rdata_dummy)
    );

    //data mem
    // (* blackbox *)
    sky130_sram_2kbyte_1rw1r_32x256_8_data data_mem(
    .clk0(clk), // clock
    .csb0(csb_alu), // active low chip select
    .web0(web), // active low write control
    .wmask0(wmask), // write mask
    .addr0(data_mem_addr),
    .din0(data_mem_wdata),
    .dout0(data_mem_rdata),

    //not using 
    .clk1(1'b0), // clock
    .csb1(1'b1), // active low chip select
    .addr1(write_inst_count),
    .dout1(data_mem_rdata_dummy)
    );
    //sram_1rw0r0w_32_1024_sky130A_icache sram_instr_inst(.clk0(clk),.csb0(temp_csb),.web0(temp_web),.addr0(write_inst_count[9:0]),.din0(instruction),.dout0(inst_mem_rdata));
    //sram_1rw0r0w_32_1024_sky130A_dcache sram_data_inst(.clk0(clk),.csb0(csb),.web0(web),.addr0(data_mem_addr[9:0]),.din0(data_mem_wdata),.dout0(data_mem_rdata));

    always@(*) 
    begin 
        if(csb_mem == 0)
        begin 
            data_mem_rdata_reg = data_mem_rdata; 
        end 
        else 
        begin 
            data_mem_rdata_reg = alu_result; 
        end 
    end 



    always@(posedge clk)
    begin 
        inst_mem_rdata_reg = inst_mem_rdata; 
        // data_mem_rdata_reg = data_mem_rdata;

    end 

    always @(posedge clk) 
    begin
   output_pins = {22'b0,top_gpio_pins[9:8], 2'b0,top_gpio_pins[5:4],1'b0,Sensor3,Sensor2,Sensor1} ; 

    Motor1A= top_gpio_pins[4:4]; 
    Motor1B= top_gpio_pins[5:5]; 
    Motor2A= top_gpio_pins[8:8]; 
    Motor2B= top_gpio_pins[9:9]; 
    write_done = writing_inst_done ; 
    instructions = write_inst_count[2:0]; 

    end 

    endmodule
    
