--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml counter.twx counter.ncd -o counter.twr counter.pcf

Design file:              counter.ncd
Physical constraint file: counter.pcf
Device,package,speed:     xc6slx9,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 193 paths analyzed, 70 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.637ns.
--------------------------------------------------------------------------------

Paths for end point anodes_1 (SLICE_X12Y39.C6), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.363ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_11 (FF)
  Destination:          anodes_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.588ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.142 - 0.156)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_11 to anodes_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y37.DQ      Tcko                  0.447   counter<11>
                                                       counter_11
    SLICE_X13Y39.A1      net (fanout=4)        0.810   counter<11>
    SLICE_X13Y39.A       Tilo                  0.259   N3
                                                       anode_clk<15>3_SW1
    SLICE_X12Y39.C6      net (fanout=1)        0.783   N5
    SLICE_X12Y39.CLK     Tas                   0.289   anodes_2
                                                       anodes_1_rstpot
                                                       anodes_1
    -------------------------------------------------  ---------------------------
    Total                                      2.588ns (0.995ns logic, 1.593ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.557ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_12 (FF)
  Destination:          anodes_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.397ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.142 - 0.153)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_12 to anodes_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y38.AQ      Tcko                  0.447   counter<15>
                                                       counter_12
    SLICE_X13Y39.A2      net (fanout=4)        0.619   counter<12>
    SLICE_X13Y39.A       Tilo                  0.259   N3
                                                       anode_clk<15>3_SW1
    SLICE_X12Y39.C6      net (fanout=1)        0.783   N5
    SLICE_X12Y39.CLK     Tas                   0.289   anodes_2
                                                       anodes_1_rstpot
                                                       anodes_1
    -------------------------------------------------  ---------------------------
    Total                                      2.397ns (0.995ns logic, 1.402ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.875ns (requirement - (data path - clock path skew + uncertainty))
  Source:               anodes_2 (FF)
  Destination:          anodes_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.090ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: anodes_2 to anodes_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y39.DQ      Tcko                  0.447   anodes_2
                                                       anodes_2
    SLICE_X13Y39.A3      net (fanout=7)        0.312   anodes_2
    SLICE_X13Y39.A       Tilo                  0.259   N3
                                                       anode_clk<15>3_SW1
    SLICE_X12Y39.C6      net (fanout=1)        0.783   N5
    SLICE_X12Y39.CLK     Tas                   0.289   anodes_2
                                                       anodes_1_rstpot
                                                       anodes_1
    -------------------------------------------------  ---------------------------
    Total                                      2.090ns (0.995ns logic, 1.095ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------

Paths for end point anodes_1 (SLICE_X12Y39.C3), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.612ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_15 (FF)
  Destination:          anodes_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.342ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.142 - 0.153)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_15 to anodes_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y38.DQ      Tcko                  0.447   counter<15>
                                                       counter_15
    SLICE_X12Y34.A3      net (fanout=2)        0.691   counter<15>
    SLICE_X12Y34.A       Tilo                  0.203   anode_clk<15>
                                                       anode_clk<15>1
    SLICE_X12Y39.C3      net (fanout=3)        0.712   anode_clk<15>
    SLICE_X12Y39.CLK     Tas                   0.289   anodes_2
                                                       anodes_1_rstpot
                                                       anodes_1
    -------------------------------------------------  ---------------------------
    Total                                      2.342ns (0.939ns logic, 1.403ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.654ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_2 (FF)
  Destination:          anodes_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.292ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.142 - 0.161)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_2 to anodes_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y35.CQ      Tcko                  0.447   counter<3>
                                                       counter_2
    SLICE_X12Y34.A1      net (fanout=2)        0.641   counter<2>
    SLICE_X12Y34.A       Tilo                  0.203   anode_clk<15>
                                                       anode_clk<15>1
    SLICE_X12Y39.C3      net (fanout=3)        0.712   anode_clk<15>
    SLICE_X12Y39.CLK     Tas                   0.289   anodes_2
                                                       anodes_1_rstpot
                                                       anodes_1
    -------------------------------------------------  ---------------------------
    Total                                      2.292ns (0.939ns logic, 1.353ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.672ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_4 (FF)
  Destination:          anodes_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.276ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.142 - 0.159)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_4 to anodes_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y36.AQ      Tcko                  0.447   counter<7>
                                                       counter_4
    SLICE_X12Y34.A2      net (fanout=2)        0.625   counter<4>
    SLICE_X12Y34.A       Tilo                  0.203   anode_clk<15>
                                                       anode_clk<15>1
    SLICE_X12Y39.C3      net (fanout=3)        0.712   anode_clk<15>
    SLICE_X12Y39.CLK     Tas                   0.289   anodes_2
                                                       anodes_1_rstpot
                                                       anodes_1
    -------------------------------------------------  ---------------------------
    Total                                      2.276ns (0.939ns logic, 1.337ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------

Paths for end point anodes_2 (SLICE_X12Y39.D3), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.622ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_15 (FF)
  Destination:          anodes_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.332ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.142 - 0.153)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_15 to anodes_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y38.DQ      Tcko                  0.447   counter<15>
                                                       counter_15
    SLICE_X12Y34.A3      net (fanout=2)        0.691   counter<15>
    SLICE_X12Y34.A       Tilo                  0.203   anode_clk<15>
                                                       anode_clk<15>1
    SLICE_X12Y39.D3      net (fanout=3)        0.702   anode_clk<15>
    SLICE_X12Y39.CLK     Tas                   0.289   anodes_2
                                                       anodes_2_rstpot
                                                       anodes_2
    -------------------------------------------------  ---------------------------
    Total                                      2.332ns (0.939ns logic, 1.393ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.664ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_2 (FF)
  Destination:          anodes_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.282ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.142 - 0.161)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_2 to anodes_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y35.CQ      Tcko                  0.447   counter<3>
                                                       counter_2
    SLICE_X12Y34.A1      net (fanout=2)        0.641   counter<2>
    SLICE_X12Y34.A       Tilo                  0.203   anode_clk<15>
                                                       anode_clk<15>1
    SLICE_X12Y39.D3      net (fanout=3)        0.702   anode_clk<15>
    SLICE_X12Y39.CLK     Tas                   0.289   anodes_2
                                                       anodes_2_rstpot
                                                       anodes_2
    -------------------------------------------------  ---------------------------
    Total                                      2.282ns (0.939ns logic, 1.343ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.682ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_4 (FF)
  Destination:          anodes_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.266ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.142 - 0.159)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_4 to anodes_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y36.AQ      Tcko                  0.447   counter<7>
                                                       counter_4
    SLICE_X12Y34.A2      net (fanout=2)        0.625   counter<4>
    SLICE_X12Y34.A       Tilo                  0.203   anode_clk<15>
                                                       anode_clk<15>1
    SLICE_X12Y39.D3      net (fanout=3)        0.702   anode_clk<15>
    SLICE_X12Y39.CLK     Tas                   0.289   anodes_2
                                                       anodes_2_rstpot
                                                       anodes_2
    -------------------------------------------------  ---------------------------
    Total                                      2.266ns (0.939ns logic, 1.327ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point anodes_2 (SLICE_X12Y39.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.468ns (requirement - (clock path skew + uncertainty - data path))
  Source:               anodes_2 (FF)
  Destination:          anodes_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.468ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: anodes_2 to anodes_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y39.DQ      Tcko                  0.234   anodes_2
                                                       anodes_2
    SLICE_X12Y39.D6      net (fanout=7)        0.037   anodes_2
    SLICE_X12Y39.CLK     Tah         (-Th)    -0.197   anodes_2
                                                       anodes_2_rstpot
                                                       anodes_2
    -------------------------------------------------  ---------------------------
    Total                                      0.468ns (0.431ns logic, 0.037ns route)
                                                       (92.1% logic, 7.9% route)

--------------------------------------------------------------------------------

Paths for end point anodes_1 (SLICE_X12Y39.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.509ns (requirement - (clock path skew + uncertainty - data path))
  Source:               anodes_1 (FF)
  Destination:          anodes_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.509ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: anodes_1 to anodes_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y39.CQ      Tcko                  0.234   anodes_2
                                                       anodes_1
    SLICE_X12Y39.C5      net (fanout=7)        0.078   anodes_1
    SLICE_X12Y39.CLK     Tah         (-Th)    -0.197   anodes_2
                                                       anodes_1_rstpot
                                                       anodes_1
    -------------------------------------------------  ---------------------------
    Total                                      0.509ns (0.431ns logic, 0.078ns route)
                                                       (84.7% logic, 15.3% route)

--------------------------------------------------------------------------------

Paths for end point counter_15 (SLICE_X12Y38.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.524ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_15 (FF)
  Destination:          counter_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.524ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_15 to counter_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y38.DQ      Tcko                  0.234   counter<15>
                                                       counter_15
    SLICE_X12Y38.D6      net (fanout=2)        0.026   counter<15>
    SLICE_X12Y38.CLK     Tah         (-Th)    -0.264   counter<15>
                                                       counter<15>_rt
                                                       Mcount_counter_xor<15>
                                                       counter_15
    -------------------------------------------------  ---------------------------
    Total                                      0.524ns (0.498ns logic, 0.026ns route)
                                                       (95.0% logic, 5.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 8.361ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: outleds_0/CLK0
  Logical resource: outleds_0/CK0
  Location pin: OLOGIC_X12Y12.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.361ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: outleds_1/CLK0
  Logical resource: outleds_1/CK0
  Location pin: OLOGIC_X12Y13.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.637|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 193 paths, 0 nets, and 67 connections

Design statistics:
   Minimum period:   2.637ns{1}   (Maximum frequency: 379.219MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Sep 24 21:42:43 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 390 MB



