{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Power dynamic power reduced timing performance and increased compilation time " "Aggressive Power optimization mode selected -- dynamic power will be prioritized at the potential cost of reduced timing performance and increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1510435351689 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1510435351703 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "iZero EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"iZero\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1510435351762 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1510435351796 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1510435351796 ""}
{ "Info" "IFITCC_FITCC_INFO_FAST_FIT_COMPILATION_ON" "" "Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" {  } {  } 0 171001 "Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1510435352267 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1510435352275 ""}
{ "Warning" "WFITCC_FITCC_TIMING_DRIVEN_COMPILE_OFF" "" "Timing-driven compilation is disabled - timing performance will not be optimized" {  } {  } 0 171124 "Timing-driven compilation is disabled - timing performance will not be optimized" 0 0 "Fitter" 0 -1 1510435352299 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1510435352429 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1510435352429 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1510435352429 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1510435352429 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1510435352429 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1510435352429 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1510435352429 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1510435352429 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1510435352429 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1510435352429 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/home/diego/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diego/altera/15.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/diego/i_zero_final/iZero/iZero/" { { 0 { 0 ""} 0 20944 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1510435352453 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/diego/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diego/altera/15.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/diego/i_zero_final/iZero/iZero/" { { 0 { 0 ""} 0 20946 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1510435352453 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/home/diego/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diego/altera/15.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/diego/i_zero_final/iZero/iZero/" { { 0 { 0 ""} 0 20948 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1510435352453 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/home/diego/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diego/altera/15.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/diego/i_zero_final/iZero/iZero/" { { 0 { 0 ""} 0 20950 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1510435352453 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/home/diego/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diego/altera/15.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/diego/i_zero_final/iZero/iZero/" { { 0 { 0 ""} 0 20952 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1510435352453 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1510435352453 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1510435352461 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1510435354761 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1510435356901 ""}  } { { "iZero.bdf" "" { Schematic "/home/diego/i_zero_final/iZero/iZero/iZero.bdf" { { -136 -568 -392 -120 "clock" "" } } } } { "temporary_test_loc" "" { Generic "/home/diego/i_zero_final/iZero/iZero/" { { 0 { 0 ""} 0 20939 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1510435356901 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "multiplexador_clock:inst23\|clk  " "Automatically promoted node multiplexador_clock:inst23\|clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1510435356901 ""}  } { { "../componentes_CPU/multiplexador_clock.v" "" { Text "/home/diego/i_zero_final/iZero/componentes_CPU/multiplexador_clock.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diego/i_zero_final/iZero/iZero/" { { 0 { 0 ""} 0 1718 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1510435356901 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lcdlab3:inst26\|LCD_Display:u1\|CLK_400HZ  " "Automatically promoted node lcdlab3:inst26\|LCD_Display:u1\|CLK_400HZ " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1510435356901 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcdlab3:inst26\|LCD_Display:u1\|CLK_400HZ~0 " "Destination node lcdlab3:inst26\|LCD_Display:u1\|CLK_400HZ~0" {  } { { "../componentes_CPU/LCD_Display.v" "" { Text "/home/diego/i_zero_final/iZero/componentes_CPU/LCD_Display.v" 66 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diego/i_zero_final/iZero/iZero/" { { 0 { 0 ""} 0 19726 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1510435356901 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1510435356901 ""}  } { { "../componentes_CPU/LCD_Display.v" "" { Text "/home/diego/i_zero_final/iZero/componentes_CPU/LCD_Display.v" 66 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diego/i_zero_final/iZero/iZero/" { { 0 { 0 ""} 0 299 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1510435356901 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "debouncer:inst12\|DB_out  " "Automatically promoted node debouncer:inst12\|DB_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1510435356901 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "banco_de_registradores:inst9\|regs\[21\]\[0\]~34 " "Destination node banco_de_registradores:inst9\|regs\[21\]\[0\]~34" {  } { { "../componentes_CPU/banco_de_registradores/banco_de_registradores.v" "" { Text "/home/diego/i_zero_final/iZero/componentes_CPU/banco_de_registradores/banco_de_registradores.v" 25 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diego/i_zero_final/iZero/iZero/" { { 0 { 0 ""} 0 15611 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1510435356901 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "unidade_de_controle:inst\|interrupt " "Destination node unidade_de_controle:inst\|interrupt" {  } { { "../componentes_CPU/unidade_de_controle/unidade_de_controle.v" "" { Text "/home/diego/i_zero_final/iZero/componentes_CPU/unidade_de_controle/unidade_de_controle.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diego/i_zero_final/iZero/iZero/" { { 0 { 0 ""} 0 1691 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1510435356901 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contador_de_programa:inst16\|always0~0 " "Destination node contador_de_programa:inst16\|always0~0" {  } { { "temporary_test_loc" "" { Generic "/home/diego/i_zero_final/iZero/iZero/" { { 0 { 0 ""} 0 15633 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1510435356901 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "banco_de_registradores:inst9\|regs\[25\]\[0\]~35 " "Destination node banco_de_registradores:inst9\|regs\[25\]\[0\]~35" {  } { { "../componentes_CPU/banco_de_registradores/banco_de_registradores.v" "" { Text "/home/diego/i_zero_final/iZero/componentes_CPU/banco_de_registradores/banco_de_registradores.v" 25 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diego/i_zero_final/iZero/iZero/" { { 0 { 0 ""} 0 15768 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1510435356901 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "banco_de_registradores:inst9\|regs\[17\]\[0\]~36 " "Destination node banco_de_registradores:inst9\|regs\[17\]\[0\]~36" {  } { { "../componentes_CPU/banco_de_registradores/banco_de_registradores.v" "" { Text "/home/diego/i_zero_final/iZero/componentes_CPU/banco_de_registradores/banco_de_registradores.v" 25 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diego/i_zero_final/iZero/iZero/" { { 0 { 0 ""} 0 15771 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1510435356901 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "banco_de_registradores:inst9\|regs\[29\]\[0\]~37 " "Destination node banco_de_registradores:inst9\|regs\[29\]\[0\]~37" {  } { { "../componentes_CPU/banco_de_registradores/banco_de_registradores.v" "" { Text "/home/diego/i_zero_final/iZero/componentes_CPU/banco_de_registradores/banco_de_registradores.v" 25 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diego/i_zero_final/iZero/iZero/" { { 0 { 0 ""} 0 15773 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1510435356901 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "banco_de_registradores:inst9\|regs\[26\]\[0\]~38 " "Destination node banco_de_registradores:inst9\|regs\[26\]\[0\]~38" {  } { { "../componentes_CPU/banco_de_registradores/banco_de_registradores.v" "" { Text "/home/diego/i_zero_final/iZero/componentes_CPU/banco_de_registradores/banco_de_registradores.v" 25 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diego/i_zero_final/iZero/iZero/" { { 0 { 0 ""} 0 15777 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1510435356901 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "banco_de_registradores:inst9\|regs\[22\]\[0\]~39 " "Destination node banco_de_registradores:inst9\|regs\[22\]\[0\]~39" {  } { { "../componentes_CPU/banco_de_registradores/banco_de_registradores.v" "" { Text "/home/diego/i_zero_final/iZero/componentes_CPU/banco_de_registradores/banco_de_registradores.v" 25 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diego/i_zero_final/iZero/iZero/" { { 0 { 0 ""} 0 15779 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1510435356901 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "banco_de_registradores:inst9\|regs\[18\]\[0\]~40 " "Destination node banco_de_registradores:inst9\|regs\[18\]\[0\]~40" {  } { { "../componentes_CPU/banco_de_registradores/banco_de_registradores.v" "" { Text "/home/diego/i_zero_final/iZero/componentes_CPU/banco_de_registradores/banco_de_registradores.v" 25 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diego/i_zero_final/iZero/iZero/" { { 0 { 0 ""} 0 15781 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1510435356901 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "banco_de_registradores:inst9\|regs\[24\]\[0\]~41 " "Destination node banco_de_registradores:inst9\|regs\[24\]\[0\]~41" {  } { { "../componentes_CPU/banco_de_registradores/banco_de_registradores.v" "" { Text "/home/diego/i_zero_final/iZero/componentes_CPU/banco_de_registradores/banco_de_registradores.v" 25 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diego/i_zero_final/iZero/iZero/" { { 0 { 0 ""} 0 15787 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1510435356901 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1510435356901 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1510435356901 ""}  } { { "../componentes_CPU/debouncer.v" "" { Text "/home/diego/i_zero_final/iZero/componentes_CPU/debouncer.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diego/i_zero_final/iZero/iZero/" { { 0 { 0 ""} 0 1818 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1510435356901 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "contador_de_programa:inst16\|always0~0  " "Automatically promoted node contador_de_programa:inst16\|always0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1510435356901 ""}  } { { "temporary_test_loc" "" { Generic "/home/diego/i_zero_final/iZero/iZero/" { { 0 { 0 ""} 0 15633 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1510435356901 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lcdlab3:inst26\|Reset_Delay:r0\|oRESET  " "Automatically promoted node lcdlab3:inst26\|Reset_Delay:r0\|oRESET " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1510435356901 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcdlab3:inst26\|LCD_Display:u1\|LCD_RS " "Destination node lcdlab3:inst26\|LCD_Display:u1\|LCD_RS" {  } { { "../componentes_CPU/LCD_Display.v" "" { Text "/home/diego/i_zero_final/iZero/componentes_CPU/LCD_Display.v" 42 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diego/i_zero_final/iZero/iZero/" { { 0 { 0 ""} 0 273 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1510435356901 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcdlab3:inst26\|LCD_Display:u1\|DATA_BUS_VALUE\[7\] " "Destination node lcdlab3:inst26\|LCD_Display:u1\|DATA_BUS_VALUE\[7\]" {  } { { "../componentes_CPU/LCD_Display.v" "" { Text "/home/diego/i_zero_final/iZero/componentes_CPU/LCD_Display.v" 102 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diego/i_zero_final/iZero/iZero/" { { 0 { 0 ""} 0 261 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1510435356901 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcdlab3:inst26\|LCD_Display:u1\|DATA_BUS_VALUE\[6\] " "Destination node lcdlab3:inst26\|LCD_Display:u1\|DATA_BUS_VALUE\[6\]" {  } { { "../componentes_CPU/LCD_Display.v" "" { Text "/home/diego/i_zero_final/iZero/componentes_CPU/LCD_Display.v" 102 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diego/i_zero_final/iZero/iZero/" { { 0 { 0 ""} 0 262 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1510435356901 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcdlab3:inst26\|LCD_Display:u1\|DATA_BUS_VALUE\[3\] " "Destination node lcdlab3:inst26\|LCD_Display:u1\|DATA_BUS_VALUE\[3\]" {  } { { "../componentes_CPU/LCD_Display.v" "" { Text "/home/diego/i_zero_final/iZero/componentes_CPU/LCD_Display.v" 102 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diego/i_zero_final/iZero/iZero/" { { 0 { 0 ""} 0 265 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1510435356901 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcdlab3:inst26\|LCD_Display:u1\|DATA_BUS_VALUE\[2\] " "Destination node lcdlab3:inst26\|LCD_Display:u1\|DATA_BUS_VALUE\[2\]" {  } { { "../componentes_CPU/LCD_Display.v" "" { Text "/home/diego/i_zero_final/iZero/componentes_CPU/LCD_Display.v" 102 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diego/i_zero_final/iZero/iZero/" { { 0 { 0 ""} 0 266 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1510435356901 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcdlab3:inst26\|LCD_Display:u1\|DATA_BUS_VALUE\[1\] " "Destination node lcdlab3:inst26\|LCD_Display:u1\|DATA_BUS_VALUE\[1\]" {  } { { "../componentes_CPU/LCD_Display.v" "" { Text "/home/diego/i_zero_final/iZero/componentes_CPU/LCD_Display.v" 102 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diego/i_zero_final/iZero/iZero/" { { 0 { 0 ""} 0 267 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1510435356901 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcdlab3:inst26\|LCD_Display:u1\|DATA_BUS_VALUE\[0\] " "Destination node lcdlab3:inst26\|LCD_Display:u1\|DATA_BUS_VALUE\[0\]" {  } { { "../componentes_CPU/LCD_Display.v" "" { Text "/home/diego/i_zero_final/iZero/componentes_CPU/LCD_Display.v" 102 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diego/i_zero_final/iZero/iZero/" { { 0 { 0 ""} 0 268 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1510435356901 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcdlab3:inst26\|LCD_Display:u1\|CHAR_COUNT\[4\] " "Destination node lcdlab3:inst26\|LCD_Display:u1\|CHAR_COUNT\[4\]" {  } { { "../componentes_CPU/LCD_Display.v" "" { Text "/home/diego/i_zero_final/iZero/componentes_CPU/LCD_Display.v" 102 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diego/i_zero_final/iZero/iZero/" { { 0 { 0 ""} 0 256 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1510435356901 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcdlab3:inst26\|LCD_Display:u1\|CHAR_COUNT\[3\] " "Destination node lcdlab3:inst26\|LCD_Display:u1\|CHAR_COUNT\[3\]" {  } { { "../componentes_CPU/LCD_Display.v" "" { Text "/home/diego/i_zero_final/iZero/componentes_CPU/LCD_Display.v" 102 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diego/i_zero_final/iZero/iZero/" { { 0 { 0 ""} 0 257 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1510435356901 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcdlab3:inst26\|LCD_Display:u1\|CHAR_COUNT\[2\] " "Destination node lcdlab3:inst26\|LCD_Display:u1\|CHAR_COUNT\[2\]" {  } { { "../componentes_CPU/LCD_Display.v" "" { Text "/home/diego/i_zero_final/iZero/componentes_CPU/LCD_Display.v" 102 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diego/i_zero_final/iZero/iZero/" { { 0 { 0 ""} 0 258 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1510435356901 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1510435356901 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1510435356901 ""}  } { { "../componentes_CPU/Reset_Delay.v" "" { Text "/home/diego/i_zero_final/iZero/componentes_CPU/Reset_Delay.v" 3 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diego/i_zero_final/iZero/iZero/" { { 0 { 0 ""} 0 345 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1510435356901 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1510435357016 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1510435357039 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1510435357112 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1510435357139 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1510435357175 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1510435357220 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1510435357385 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1510435357408 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1510435357408 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Fitter" 0 -1 1510435357462 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Fitter" 0 -1 1510435357636 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "teste " "Node \"teste\" is assigned to location or region, but does not exist in design" {  } { { "/home/diego/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diego/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "teste" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1510435360117 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1510435360117 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1510435360117 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1510435360136 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1510435365754 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Fitter" 0 -1 1510435365816 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Fitter" 0 -1 1510435365988 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:06 " "Fitter placement preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1510435371998 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1510435372063 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1510435421682 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:50 " "Fitter placement operations ending: elapsed time is 00:00:50" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1510435421682 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1510435421717 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "25 X69_Y24 X80_Y36 " "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X69_Y24 to location X80_Y36" {  } { { "loc" "" { Generic "/home/diego/i_zero_final/iZero/iZero/" { { 1 { 0 "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X69_Y24 to location X80_Y36"} { { 12 { 0 ""} 69 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1510435429624 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1510435429624 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:10 " "Fitter routing operations ending: elapsed time is 00:00:10" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1510435435487 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.00 " "Total time spent on timing analysis during the Fitter is 0.00 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1510435435836 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1510435435856 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1510435438559 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "iZero.sdc " "Synopsys Design Constraints File file not found: 'iZero.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1510435438883 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1510435438884 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "contador_de_programa:inst16\|pcAtual\[0\] contador_de_programa:inst16\|pcAtual\[0\] " "Clock target contador_de_programa:inst16\|pcAtual\[0\] of clock contador_de_programa:inst16\|pcAtual\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Fitter" 0 -1 1510435438966 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "contador_de_programa:inst16\|pcAtual\[0\] contador_de_programa:inst16\|pcAtual\[0\] " "Clock target contador_de_programa:inst16\|pcAtual\[0\] of clock contador_de_programa:inst16\|pcAtual\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Fitter" 0 -1 1510435438970 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst22\|Mux3~7  from: datad  to: combout " "Cell: inst22\|Mux3~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510435438993 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst22\|Mux4~10  from: datad  to: combout " "Cell: inst22\|Mux4~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510435438993 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst22\|Mux5~4  from: datac  to: combout " "Cell: inst22\|Mux5~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510435438993 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst22\|instrucao\[29\]~19  from: datad  to: combout " "Cell: inst22\|instrucao\[29\]~19  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510435438993 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst22\|instrucao\[30\]~17  from: datac  to: combout " "Cell: inst22\|instrucao\[30\]~17  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510435438993 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst23\|clk  from: datac  to: combout " "Cell: inst23\|clk  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510435438993 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1510435438993 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1510435439060 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1510435439060 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Quartus II" 0 -1 1510435439085 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1510435439085 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1510435439085 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1510435439085 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000        clock " "   1.000        clock" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1510435439085 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 contador_de_programa:inst16\|pcAtual\[0\] " "   1.000 contador_de_programa:inst16\|pcAtual\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1510435439085 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 lcdlab3:inst26\|LCD_Display:u1\|CLK_400HZ " "   1.000 lcdlab3:inst26\|LCD_Display:u1\|CLK_400HZ" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1510435439085 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1510435439085 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1510435439450 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1510435442215 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/diego/i_zero_final/iZero/iZero/output_files/iZero.fit.smsg " "Generated suppressed messages file /home/diego/i_zero_final/iZero/iZero/output_files/iZero.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1510435443187 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1203 " "Peak virtual memory: 1203 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1510435444607 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 11 19:24:04 2017 " "Processing ended: Sat Nov 11 19:24:04 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1510435444607 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:33 " "Elapsed time: 00:01:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1510435444607 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:33 " "Total CPU time (on all processors): 00:01:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1510435444607 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1510435444607 ""}
