[submodule "数字系统设计实验/VerilogLab"]
	path = 数字系统设计实验/VerilogLab
	url = https://github.com/GgbNnD/VerilogLab.git
