
<dsp-builder xmlns="http://www.altera.com/ns/2011/dsp-builder">

  <design version="1.2">
    <param name="designGenerator">"DSP Builder 18.0std b614 "</param>
    <param name="generateAbsoluteOutputPath">"C:\\git_projects\\MCC150\\final_project/C:/git_projects/MCC150/final_project/./rtl"</param>
    <param name="generateLanguage">VHDL</param>
    <param name="generateOutputPath">"C:/git_projects/MCC150/final_project/./rtl"</param>
    <param name="generateSubPath">final_project_1</param>
    <model name="final_project_1_txrx_fp">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="generateHwTcl">true</param>
      <param name="simulinkHasDeviceBlock">true</param>
      <param name="simulinkPath">"final_project_1/txrx_fp"</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">10</param>
      <param name="synthBusClockMode">synthBusClockSys</param>
      <param name="synthBusDataWidth">16</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">40</param>
      <param name="synthCircuitTimed">true</param>
      <param name="synthClockFreq">40</param>
      <param name="synthClockName">clk</param>
      <param name="synthCycleAccurate">false</param>
      <param name="synthDeviceFamily">"Cyclone V"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">"5CSXFC6D 6F31C6"</param>
      <param name="synthDeviceSpeedGrade">"6_H6"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthOutputMode">synthOutputHDLRoot</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <block name="(SampleDelay1 loopPin)">
        <param name="0">[/final_project_1_txrx_fp/SampleDelay1/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 2 0)</param>
      </block>
      <block name="(SampleDelay3 loopPin)">
        <param name="0">[/final_project_1_txrx_fp/SampleDelay3/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
      <block name="(pin (1 ADC_I))">
        <param name="0">[/final_project_1_txrx_fp/inputBlock/(1 ADC_I)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeSFixed 12 0)</param>
      </block>
      <block name="(pin (1 DAC_I))">
        <param name="0">[/final_project_1_txrx_fp/ChanView/0]</param>
        <param name="blockType">typePinBlock</param>
        <param name="metadataTuple">()</param>
        <param name="typePinType">(typeSFixed 12 0)</param>
      </block>
      <block name="(pin (2 ADC_Q))">
        <param name="0">[/final_project_1_txrx_fp/inputBlock/(2 ADC_Q)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeSFixed 12 0)</param>
      </block>
      <block name="(pin (2 DAC_Q))">
        <param name="0">[/final_project_1_txrx_fp/ChanView1/0]</param>
        <param name="blockType">typePinBlock</param>
        <param name="metadataTuple">()</param>
        <param name="typePinType">(typeSFixed 12 0)</param>
      </block>
      <block name="(pin (3 Reset))">
        <param name="0">[/final_project_1_txrx_fp/inputBlock/(3 Reset)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeSFloatIEEE 52 11)</param>
      </block>
      <block name="(pin (3 mem_o))">
        <param name="0">[/final_project_1_txrx_fp/ChanView3/0]</param>
        <param name="blockType">typePinBlock</param>
        <param name="hasBooleanType">true</param>
        <param name="metadataTuple">()</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
      <block name="(pin (4 BBI))">
        <param name="0">[/final_project_1_txrx_fp/ChanView2/0]</param>
        <param name="blockType">typePinBlock</param>
        <param name="metadataTuple">()</param>
        <param name="typePinType">(typeSFixed 18 10)</param>
      </block>
      <block name="(pin (5 BBQ))">
        <param name="0">[/final_project_1_txrx_fp/ChanView4/0]</param>
        <param name="blockType">typePinBlock</param>
        <param name="metadataTuple">()</param>
        <param name="typePinType">(typeSFixed 18 10)</param>
      </block>
      <block name="(pin (6 pow_rx))">
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeSFloatIEEE 52 11)</param>
      </block>
      <block name="(pin (7 pow_rx_preshift))">
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeSFloatIEEE 52 11)</param>
      </block>
      <block name="&quot;8-PSK Mapper&quot;">
        <param name="(1 bit_stream)">[/final_project_1_txrx_fp/Memory/(1 mem_tx)]</param>
        <param name="(2 dv)">[/final_project_1_txrx_fp/Memory/(2 qv)]</param>
        <param name="(3 dc)">[/final_project_1_txrx_fp/Memory/(3 qc)]</param>
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"final_project_1_txrx_fp_8-PSK Mapper"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0) (1 1 0 ^4) (1 8 0 ^4))</param>
        <wire name="(1 symbol_I)"/>
        <wire name="(2 symbol_Q)"/>
        <wire name="(3 qv)"/>
        <wire name="(4 qc)"/>
      </block>
      <block name="ChanView">
        <param name="blockType">chanviewBlock</param>
        <param name="chanviewInputCount">1</param>
        <param name="chanviewPortData">[/final_project_1_txrx_fp/Scale/scaleWireData]</param>
        <param name="portChannel">[/final_project_1_txrx_fp/Scale/wireChannel]</param>
        <param name="portValid">[/final_project_1_txrx_fp/Scale/wireValid]</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 12 0 0 1 0))</param>
        <param name="simulinkPath">"final_project_1/txrx_fp/ChanView"</param>
        <wire name="0"/>
      </block>
      <block name="ChanView1">
        <param name="blockType">chanviewBlock</param>
        <param name="chanviewInputCount">1</param>
        <param name="chanviewPortData">[/final_project_1_txrx_fp/Scale1/scaleWireData]</param>
        <param name="portChannel">[/final_project_1_txrx_fp/Scale1/wireChannel]</param>
        <param name="portValid">[/final_project_1_txrx_fp/Scale1/wireValid]</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 12 0 0 1 0))</param>
        <param name="simulinkPath">"final_project_1/txrx_fp/ChanView1"</param>
        <wire name="0"/>
      </block>
      <block name="ChanView2">
        <param name="blockType">chanviewBlock</param>
        <param name="chanviewInputCount">1</param>
        <param name="chanviewPortData">[/final_project_1_txrx_fp/SingleRateFIR_I/firWireData]</param>
        <param name="portChannel">[/final_project_1_txrx_fp/SingleRateFIR_I/wireChannel]</param>
        <param name="portValid">[/final_project_1_txrx_fp/SingleRateFIR_I/wireValid]</param>
        <param name="simulinkExtraCacheKeys">((1 28 10 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 28 10 0 1 0))</param>
        <param name="simulinkPath">"final_project_1/txrx_fp/ChanView2"</param>
        <wire name="0"/>
      </block>
      <block name="ChanView3">
        <param name="blockType">chanviewBlock</param>
        <param name="chanviewInputCount">1</param>
        <param name="chanviewPortData">[/final_project_1_txrx_fp/Memory/(1 mem_tx)]</param>
        <param name="portChannel">[/final_project_1_txrx_fp/Memory/(3 qc)]</param>
        <param name="portValid">[/final_project_1_txrx_fp/Memory/(2 qv)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4))</param>
        <param name="simulinkPath">"final_project_1/txrx_fp/ChanView3"</param>
        <wire name="0"/>
      </block>
      <block name="ChanView4">
        <param name="blockType">chanviewBlock</param>
        <param name="chanviewInputCount">1</param>
        <param name="chanviewPortData">[/final_project_1_txrx_fp/SingleRateFIR_Q/firWireData]</param>
        <param name="portChannel">[/final_project_1_txrx_fp/SingleRateFIR_Q/wireChannel]</param>
        <param name="portValid">[/final_project_1_txrx_fp/SingleRateFIR_Q/wireValid]</param>
        <param name="simulinkExtraCacheKeys">((1 28 10 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 28 10 0 1 0))</param>
        <param name="simulinkPath">"final_project_1/txrx_fp/ChanView4"</param>
        <wire name="0"/>
      </block>
      <block name="Channel">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 8 0)</param>
        <param name="constValue">0</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="InterpolatingFIR">
        <param name="blockType">firBlock</param>
        <param name="firBandCount">1</param>
        <param name="firChannelCount">1</param>
        <param name="firCoefs">((-0x4p-12 -0xCp-12 -0x1.4p-8 -0x1.cp-8 -0x1.cp-8 -0x1.8p-8 -0xCp-12 0 0x1p-8 0x1.cp-8 0x2.4p-8 0x2.4p-8 0x1.8p-8 0 -0x2p-8 -0x4.8p-8 -0x6.8p-8 -0x8p-8 -0x8p-8 -0x6.4p-8 -0x2.4p-8 0x4.4p-8 0xDp-8 0x1.8p-4 0x2.48p-4 0x3.1cp-4 0x3.e4p-4 0x4.98p-4 0x5.28p-4 0x5.8p-4 0x5.ap-4 0x5.8p-4 0x5.28p-4 0x4.98p-4 0x3.e4p-4 0x3.1cp-4 0x2.48p-4 0x1.8p-4 0xDp-8 0x4.4p-8 -0x2.4p-8 -0x6.4p-8 -0x8p-8 -0x8p-8 -0x6.8p-8 -0x4.8p-8 -0x2p-8 0 0x1.8p-8 0x2.4p-8 0x2.4p-8 0x1.cp-8 0x1p-8 0 -0xCp-12 -0x1.8p-8 -0x1.cp-8 -0x1.cp-8 -0x1.4p-8 -0xCp-12 -0x4p-12))</param>
        <param name="firCoefsType">(typeSFixed 0 10)</param>
        <param name="firDecimFactor">1</param>
        <param name="firInputRate">0x3.5555555555556p+0</param>
        <param name="firInterpFactor">12</param>
        <param name="firMM">((0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15))</param>
        <param name="firPortData">[/final_project_1_txrx_fp/"8-PSK Mapper"/(1 symbol_I)]</param>
        <param name="firShapeType">firShapeSymmetrical</param>
        <param name="portChannel">[/final_project_1_txrx_fp/"8-PSK Mapper"/(4 qc)]</param>
        <param name="portValid">[/final_project_1_txrx_fp/"8-PSK Mapper"/(3 qv)]</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 25 10 0 1 0) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="simulinkPath">"final_project_1/txrx_fp/InterpolatingFIR"</param>
        <wire name="firWireData"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="InterpolatingFIR1">
        <param name="blockType">firBlock</param>
        <param name="firBandCount">1</param>
        <param name="firChannelCount">1</param>
        <param name="firCoefs">((-0x4p-12 -0xCp-12 -0x1.4p-8 -0x1.cp-8 -0x1.cp-8 -0x1.8p-8 -0xCp-12 0 0x1p-8 0x1.cp-8 0x2.4p-8 0x2.4p-8 0x1.8p-8 0 -0x2p-8 -0x4.8p-8 -0x6.8p-8 -0x8p-8 -0x8p-8 -0x6.4p-8 -0x2.4p-8 0x4.4p-8 0xDp-8 0x1.8p-4 0x2.48p-4 0x3.1cp-4 0x3.e4p-4 0x4.98p-4 0x5.28p-4 0x5.8p-4 0x5.ap-4 0x5.8p-4 0x5.28p-4 0x4.98p-4 0x3.e4p-4 0x3.1cp-4 0x2.48p-4 0x1.8p-4 0xDp-8 0x4.4p-8 -0x2.4p-8 -0x6.4p-8 -0x8p-8 -0x8p-8 -0x6.8p-8 -0x4.8p-8 -0x2p-8 0 0x1.8p-8 0x2.4p-8 0x2.4p-8 0x1.cp-8 0x1p-8 0 -0xCp-12 -0x1.8p-8 -0x1.cp-8 -0x1.cp-8 -0x1.4p-8 -0xCp-12 -0x4p-12))</param>
        <param name="firCoefsType">(typeSFixed 0 10)</param>
        <param name="firDecimFactor">1</param>
        <param name="firInputRate">0x3.5555555555556p+0</param>
        <param name="firInterpFactor">12</param>
        <param name="firMM">((0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15))</param>
        <param name="firPortData">[/final_project_1_txrx_fp/"8-PSK Mapper"/(2 symbol_Q)]</param>
        <param name="firShapeType">firShapeSymmetrical</param>
        <param name="portChannel">[/final_project_1_txrx_fp/"8-PSK Mapper"/(4 qc)]</param>
        <param name="portValid">[/final_project_1_txrx_fp/"8-PSK Mapper"/(3 qv)]</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 25 10 0 1 0) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="simulinkPath">"final_project_1/txrx_fp/InterpolatingFIR1"</param>
        <wire name="firWireData"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="Memory">
        <param name="(1 dv)">[/final_project_1_txrx_fp/Valid/primWireOut]</param>
        <param name="(2 dc)">[/final_project_1_txrx_fp/Channel/primWireOut]</param>
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/final_project_1_txrx_fp_Memory]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 8 0 ^4))</param>
        <wire name="(1 mem_tx)"/>
        <wire name="(2 qv)"/>
        <wire name="(3 qc)"/>
        <wire name="(4 mem_rx)"/>
        <wire name="(5 qv1)"/>
        <wire name="(6 qc1)"/>
      </block>
      <block name="&quot;Phase extraction and synchronization&quot;">
        <param name="(1 left_I)">[/final_project_1_txrx_fp/"Symbol recovery"/(1 left_I)]</param>
        <param name="(2 left_Q)">[/final_project_1_txrx_fp/"Symbol recovery"/(2 left_Q)]</param>
        <param name="(3 main_I)">[/final_project_1_txrx_fp/"Symbol recovery"/(4 main_I)]</param>
        <param name="(4 main_Q)">[/final_project_1_txrx_fp/"Symbol recovery"/(5 main_Q)]</param>
        <param name="(5 right_I)">[/final_project_1_txrx_fp/"Symbol recovery"/(6 right_I)]</param>
        <param name="(6 right_Q)">[/final_project_1_txrx_fp/"Symbol recovery"/(7 right_Q)]</param>
        <param name="(7 packet_trigger)">[/final_project_1_txrx_fp/"Symbol recovery"/(9 packet_trigger)]</param>
        <param name="(8 sym_sample)">[/final_project_1_txrx_fp/"Symbol sample adaptation"/(4 sym_sample)]</param>
        <param name="(9 v)">[/final_project_1_txrx_fp/"Symbol recovery"/(3 qv)]</param>
        <param name="(10 c)">[/final_project_1_txrx_fp/"Symbol recovery"/(8 qc)]</param>
        <param name="(11 sample_update)">[/final_project_1_txrx_fp/"Symbol sample adaptation"/(1 v_sample_update)]</param>
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"final_project_1_txrx_fp_Phase extraction and synchronization"]</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) ^6 (1 1 0 ^4) (1 2 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 v_sym_update)"/>
        <wire name="(2 qc)"/>
        <wire name="(3 sample_crement)"/>
        <wire name="(4 sym_sample1)"/>
      </block>
      <block name="&quot;Power extraction&quot;">
        <param name="(1 left_I)">[/final_project_1_txrx_fp/"Symbol recovery"/(1 left_I)]</param>
        <param name="(2 left_Q)">[/final_project_1_txrx_fp/"Symbol recovery"/(2 left_Q)]</param>
        <param name="(3 main_I)">[/final_project_1_txrx_fp/"Symbol recovery"/(4 main_I)]</param>
        <param name="(4 main_Q)">[/final_project_1_txrx_fp/"Symbol recovery"/(5 main_Q)]</param>
        <param name="(5 right_I)">[/final_project_1_txrx_fp/"Symbol recovery"/(6 right_I)]</param>
        <param name="(6 right_Q)">[/final_project_1_txrx_fp/"Symbol recovery"/(7 right_Q)]</param>
        <param name="(7 v)">[/final_project_1_txrx_fp/"Symbol recovery"/(3 qv)]</param>
        <param name="(8 c)">[/final_project_1_txrx_fp/"Symbol recovery"/(8 qc)]</param>
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"final_project_1_txrx_fp_Power extraction"]</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) ^6 (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 25 0 0 1 0) (1 25 0 0 1 0) (1 25 0 0 1 0))</param>
        <wire name="(1 qv)"/>
        <wire name="(2 qc)"/>
        <wire name="(3 left_power)"/>
        <wire name="(4 main_power)"/>
        <wire name="(5 right_power)"/>
      </block>
      <block name="SampleDelay1">
        <param name="0">[/final_project_1_txrx_fp/"Symbol sample adaptation"/(3 sample_crement)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4) (1 2 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay3">
        <param name="0">[/final_project_1_txrx_fp/"Symbol sample adaptation"/(1 v_sample_update)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Scale">
        <param name="blockType">scaleBlock</param>
        <param name="portChannel">[/final_project_1_txrx_fp/InterpolatingFIR/wireChannel]</param>
        <param name="portValid">[/final_project_1_txrx_fp/InterpolatingFIR/wireValid]</param>
        <param name="scaleOutputType">(typeSFixed 12 0)</param>
        <param name="scalePortData">[/final_project_1_txrx_fp/InterpolatingFIR/firWireData]</param>
        <param name="scaleRoundingMode">roundingBiased</param>
        <param name="scaleSaturateMode">saturateSymmetric</param>
        <param name="scaleShiftVector">(1)</param>
        <param name="simulinkExtraCacheKeys">((1 25 10 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 12 0 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4))</param>
        <param name="simulinkPath">"final_project_1/txrx_fp/Scale"</param>
        <param name="synthBitAccurate">false</param>
        <wire name="scaleWireData"/>
        <wire name="scaleWireOverflow"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="Scale1">
        <param name="blockType">scaleBlock</param>
        <param name="portChannel">[/final_project_1_txrx_fp/InterpolatingFIR1/wireChannel]</param>
        <param name="portValid">[/final_project_1_txrx_fp/InterpolatingFIR1/wireValid]</param>
        <param name="scaleOutputType">(typeSFixed 12 0)</param>
        <param name="scalePortData">[/final_project_1_txrx_fp/InterpolatingFIR1/firWireData]</param>
        <param name="scaleRoundingMode">roundingBiased</param>
        <param name="scaleSaturateMode">saturateSymmetric</param>
        <param name="scaleShiftVector">(1)</param>
        <param name="simulinkExtraCacheKeys">((1 25 10 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 12 0 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4))</param>
        <param name="simulinkPath">"final_project_1/txrx_fp/Scale1"</param>
        <param name="synthBitAccurate">false</param>
        <wire name="scaleWireData"/>
        <wire name="scaleWireOverflow"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="Scale2_Q">
        <param name="blockType">scaleBlock</param>
        <param name="portChannel">[/final_project_1_txrx_fp/SingleRateFIR_Q/wireChannel]</param>
        <param name="portValid">[/final_project_1_txrx_fp/SingleRateFIR_Q/wireValid]</param>
        <param name="scaleOutputType">(typeSFixed 12 0)</param>
        <param name="scalePortData">[/final_project_1_txrx_fp/SingleRateFIR_Q/firWireData]</param>
        <param name="scaleRoundingMode">roundingBiased</param>
        <param name="scaleSaturateMode">saturateSymmetric</param>
        <param name="scaleShiftVector">(-2)</param>
        <param name="simulinkExtraCacheKeys">((1 28 10 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 12 0 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4))</param>
        <param name="simulinkPath">"final_project_1/txrx_fp/Scale2_Q"</param>
        <param name="synthBitAccurate">false</param>
        <wire name="scaleWireData"/>
        <wire name="scaleWireOverflow"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="Scale3_I">
        <param name="blockType">scaleBlock</param>
        <param name="portChannel">[/final_project_1_txrx_fp/SingleRateFIR_I/wireChannel]</param>
        <param name="portValid">[/final_project_1_txrx_fp/SingleRateFIR_I/wireValid]</param>
        <param name="scaleOutputType">(typeSFixed 12 0)</param>
        <param name="scalePortData">[/final_project_1_txrx_fp/SingleRateFIR_I/firWireData]</param>
        <param name="scaleRoundingMode">roundingBiased</param>
        <param name="scaleSaturateMode">saturateSymmetric</param>
        <param name="scaleShiftVector">(-2)</param>
        <param name="simulinkExtraCacheKeys">((1 28 10 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 12 0 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4))</param>
        <param name="simulinkPath">"final_project_1/txrx_fp/Scale3_I"</param>
        <param name="synthBitAccurate">false</param>
        <wire name="scaleWireData"/>
        <wire name="scaleWireOverflow"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="Scale3_I1">
        <param name="blockType">scaleBlock</param>
        <param name="portChannel">[/final_project_1_txrx_fp/SingleRateFIR1/wireChannel]</param>
        <param name="portValid">[/final_project_1_txrx_fp/SingleRateFIR1/wireValid]</param>
        <param name="scaleOutputType">(typeSFixed 12 0)</param>
        <param name="scalePortData">[/final_project_1_txrx_fp/SingleRateFIR1/firWireData]</param>
        <param name="scaleRoundingMode">roundingBiased</param>
        <param name="scaleSaturateMode">saturateSymmetric</param>
        <param name="scaleShiftVector">(-3)</param>
        <param name="simulinkExtraCacheKeys">((1 32 12 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 12 0 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4))</param>
        <param name="simulinkPath">"final_project_1/txrx_fp/Scale3_I1"</param>
        <param name="synthBitAccurate">false</param>
        <wire name="scaleWireData"/>
        <wire name="scaleWireOverflow"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="Scale3_I2">
        <param name="blockType">scaleBlock</param>
        <param name="portChannel">[/final_project_1_txrx_fp/SingleRateFIR/wireChannel]</param>
        <param name="portValid">[/final_project_1_txrx_fp/SingleRateFIR/wireValid]</param>
        <param name="scaleOutputType">(typeSFixed 12 0)</param>
        <param name="scalePortData">[/final_project_1_txrx_fp/SingleRateFIR/firWireData]</param>
        <param name="scaleRoundingMode">roundingBiased</param>
        <param name="scaleSaturateMode">saturateSymmetric</param>
        <param name="scaleShiftVector">(-3)</param>
        <param name="simulinkExtraCacheKeys">((1 32 12 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 12 0 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4))</param>
        <param name="simulinkPath">"final_project_1/txrx_fp/Scale3_I2"</param>
        <param name="synthBitAccurate">false</param>
        <wire name="scaleWireData"/>
        <wire name="scaleWireOverflow"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="Scale3_I3">
        <param name="blockType">scaleBlock</param>
        <param name="portChannel">[/final_project_1_txrx_fp/SingleRateFIR2/wireChannel]</param>
        <param name="portValid">[/final_project_1_txrx_fp/SingleRateFIR2/wireValid]</param>
        <param name="scaleOutputType">(typeSFixed 12 0)</param>
        <param name="scalePortData">[/final_project_1_txrx_fp/SingleRateFIR2/firWireData]</param>
        <param name="scaleRoundingMode">roundingBiased</param>
        <param name="scaleSaturateMode">saturateSymmetric</param>
        <param name="scaleShiftVector">(-3)</param>
        <param name="simulinkExtraCacheKeys">((1 32 12 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 12 0 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4))</param>
        <param name="simulinkPath">"final_project_1/txrx_fp/Scale3_I3"</param>
        <param name="synthBitAccurate">false</param>
        <wire name="scaleWireData"/>
        <wire name="scaleWireOverflow"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="Scale3_I4">
        <param name="blockType">scaleBlock</param>
        <param name="portChannel">[/final_project_1_txrx_fp/"Power extraction"/(2 qc)]</param>
        <param name="portValid">[/final_project_1_txrx_fp/"Power extraction"/(1 qv)]</param>
        <param name="scaleOutputType">(typeSFixed 18 0)</param>
        <param name="scalePortData">[/final_project_1_txrx_fp/"Power extraction"/(3 left_power)]</param>
        <param name="scaleRoundingMode">roundingBiased</param>
        <param name="scaleSaturateMode">saturateSymmetric</param>
        <param name="scaleShiftVector">(-7)</param>
        <param name="simulinkExtraCacheKeys">((1 25 0 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 18 0 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4))</param>
        <param name="simulinkPath">"final_project_1/txrx_fp/Scale3_I4"</param>
        <param name="synthBitAccurate">false</param>
        <wire name="scaleWireData"/>
        <wire name="scaleWireOverflow"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="Scale3_I5">
        <param name="blockType">scaleBlock</param>
        <param name="portChannel">[/final_project_1_txrx_fp/"Power extraction"/(2 qc)]</param>
        <param name="portValid">[/final_project_1_txrx_fp/"Power extraction"/(1 qv)]</param>
        <param name="scaleOutputType">(typeSFixed 18 0)</param>
        <param name="scalePortData">[/final_project_1_txrx_fp/"Power extraction"/(4 main_power)]</param>
        <param name="scaleRoundingMode">roundingBiased</param>
        <param name="scaleSaturateMode">saturateSymmetric</param>
        <param name="scaleShiftVector">(-10)</param>
        <param name="simulinkExtraCacheKeys">((1 25 0 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 18 0 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4))</param>
        <param name="simulinkPath">"final_project_1/txrx_fp/Scale3_I5"</param>
        <param name="synthBitAccurate">false</param>
        <wire name="scaleWireData"/>
        <wire name="scaleWireOverflow"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="Scale3_I6">
        <param name="blockType">scaleBlock</param>
        <param name="portChannel">[/final_project_1_txrx_fp/"Power extraction"/(2 qc)]</param>
        <param name="portValid">[/final_project_1_txrx_fp/"Power extraction"/(1 qv)]</param>
        <param name="scaleOutputType">(typeSFixed 18 0)</param>
        <param name="scalePortData">[/final_project_1_txrx_fp/"Power extraction"/(5 right_power)]</param>
        <param name="scaleRoundingMode">roundingBiased</param>
        <param name="scaleSaturateMode">saturateSymmetric</param>
        <param name="scaleShiftVector">(-10)</param>
        <param name="simulinkExtraCacheKeys">((1 25 0 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 18 0 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4))</param>
        <param name="simulinkPath">"final_project_1/txrx_fp/Scale3_I6"</param>
        <param name="synthBitAccurate">false</param>
        <wire name="scaleWireData"/>
        <wire name="scaleWireOverflow"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="SingleRateFIR">
        <param name="blockType">firBlock</param>
        <param name="firBandCount">1</param>
        <param name="firChannelCount">1</param>
        <param name="firCoefs">((0x5.2p-8 ^50))</param>
        <param name="firCoefsType">(typeSFixed -4 12)</param>
        <param name="firDecimFactor">1</param>
        <param name="firInputRate">40</param>
        <param name="firInterpFactor">1</param>
        <param name="firMM">((0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19))</param>
        <param name="firPortData">[/final_project_1_txrx_fp/Scale3_I5/scaleWireData]</param>
        <param name="firShapeType">firShapeSymmetrical</param>
        <param name="portChannel">[/final_project_1_txrx_fp/Scale3_I5/wireChannel]</param>
        <param name="portValid">[/final_project_1_txrx_fp/Scale3_I5/wireValid]</param>
        <param name="simulinkExtraCacheKeys">((1 18 0 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 32 12 0 1 0) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="simulinkPath">"final_project_1/txrx_fp/SingleRateFIR"</param>
        <wire name="firWireData"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="SingleRateFIR1">
        <param name="blockType">firBlock</param>
        <param name="firBandCount">1</param>
        <param name="firChannelCount">1</param>
        <param name="firCoefs">((0x5.2p-8 ^50))</param>
        <param name="firCoefsType">(typeSFixed -4 12)</param>
        <param name="firDecimFactor">1</param>
        <param name="firInputRate">40</param>
        <param name="firInterpFactor">1</param>
        <param name="firMM">((0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19))</param>
        <param name="firPortData">[/final_project_1_txrx_fp/Scale3_I4/scaleWireData]</param>
        <param name="firShapeType">firShapeSymmetrical</param>
        <param name="portChannel">[/final_project_1_txrx_fp/Scale3_I4/wireChannel]</param>
        <param name="portValid">[/final_project_1_txrx_fp/Scale3_I4/wireValid]</param>
        <param name="simulinkExtraCacheKeys">((1 18 0 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 32 12 0 1 0) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="simulinkPath">"final_project_1/txrx_fp/SingleRateFIR1"</param>
        <wire name="firWireData"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="SingleRateFIR2">
        <param name="blockType">firBlock</param>
        <param name="firBandCount">1</param>
        <param name="firChannelCount">1</param>
        <param name="firCoefs">((0x5.2p-8 ^50))</param>
        <param name="firCoefsType">(typeSFixed -4 12)</param>
        <param name="firDecimFactor">1</param>
        <param name="firInputRate">40</param>
        <param name="firInterpFactor">1</param>
        <param name="firMM">((0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19))</param>
        <param name="firPortData">[/final_project_1_txrx_fp/Scale3_I6/scaleWireData]</param>
        <param name="firShapeType">firShapeSymmetrical</param>
        <param name="portChannel">[/final_project_1_txrx_fp/Scale3_I6/wireChannel]</param>
        <param name="portValid">[/final_project_1_txrx_fp/Scale3_I6/wireValid]</param>
        <param name="simulinkExtraCacheKeys">((1 18 0 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 32 12 0 1 0) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="simulinkPath">"final_project_1/txrx_fp/SingleRateFIR2"</param>
        <wire name="firWireData"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="SingleRateFIR_I">
        <param name="blockType">firBlock</param>
        <param name="busAccessMode">busAccessReadWrite</param>
        <param name="busBaseAddr">1024</param>
        <param name="busUsePipelinedReads">true</param>
        <param name="firBandCount">1</param>
        <param name="firChannelCount">1</param>
        <param name="firCoefs">((-0x4p-12 -0xCp-12 -0x1.4p-8 -0x1.cp-8 -0x1.cp-8 -0x1.8p-8 -0xCp-12 0 0x1p-8 0x1.cp-8 0x2.4p-8 0x2.4p-8 0x1.8p-8 0 -0x2p-8 -0x4.8p-8 -0x6.8p-8 -0x8p-8 -0x8p-8 -0x6.4p-8 -0x2.4p-8 0x4.4p-8 0xDp-8 0x1.8p-4 0x2.48p-4 0x3.1cp-4 0x3.e4p-4 0x4.98p-4 0x5.28p-4 0x5.8p-4 0x5.ap-4 0x5.8p-4 0x5.28p-4 0x4.98p-4 0x3.e4p-4 0x3.1cp-4 0x2.48p-4 0x1.8p-4 0xDp-8 0x4.4p-8 -0x2.4p-8 -0x6.4p-8 -0x8p-8 -0x8p-8 -0x6.8p-8 -0x4.8p-8 -0x2p-8 0 0x1.8p-8 0x2.4p-8 0x2.4p-8 0x1.cp-8 0x1p-8 0 -0xCp-12 -0x1.8p-8 -0x1.cp-8 -0x1.cp-8 -0x1.4p-8 -0xCp-12 -0x4p-12))</param>
        <param name="firCoefsType">(typeSFixed 0 10)</param>
        <param name="firDecimFactor">1</param>
        <param name="firInputRate">40</param>
        <param name="firInterpFactor">1</param>
        <param name="firMM">((0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19))</param>
        <param name="firPortData">[/final_project_1_txrx_fp/inputBlock/(1 ADC_I)]</param>
        <param name="firShapeType">firShapeSymmetrical</param>
        <param name="portChannel">[/final_project_1_txrx_fp/Channel/primWireOut]</param>
        <param name="portValid">[/final_project_1_txrx_fp/Valid/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 28 10 0 1 0) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="simulinkPath">"final_project_1/txrx_fp/SingleRateFIR_I"</param>
        <wire name="firWireData"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="SingleRateFIR_Q">
        <param name="blockType">firBlock</param>
        <param name="busAccessMode">busAccessReadWrite</param>
        <param name="busBaseAddr">512</param>
        <param name="busUsePipelinedReads">true</param>
        <param name="firBandCount">1</param>
        <param name="firChannelCount">1</param>
        <param name="firCoefs">((-0x4p-12 -0xCp-12 -0x1.4p-8 -0x1.cp-8 -0x1.cp-8 -0x1.8p-8 -0xCp-12 0 0x1p-8 0x1.cp-8 0x2.4p-8 0x2.4p-8 0x1.8p-8 0 -0x2p-8 -0x4.8p-8 -0x6.8p-8 -0x8p-8 -0x8p-8 -0x6.4p-8 -0x2.4p-8 0x4.4p-8 0xDp-8 0x1.8p-4 0x2.48p-4 0x3.1cp-4 0x3.e4p-4 0x4.98p-4 0x5.28p-4 0x5.8p-4 0x5.ap-4 0x5.8p-4 0x5.28p-4 0x4.98p-4 0x3.e4p-4 0x3.1cp-4 0x2.48p-4 0x1.8p-4 0xDp-8 0x4.4p-8 -0x2.4p-8 -0x6.4p-8 -0x8p-8 -0x8p-8 -0x6.8p-8 -0x4.8p-8 -0x2p-8 0 0x1.8p-8 0x2.4p-8 0x2.4p-8 0x1.cp-8 0x1p-8 0 -0xCp-12 -0x1.8p-8 -0x1.cp-8 -0x1.cp-8 -0x1.4p-8 -0xCp-12 -0x4p-12))</param>
        <param name="firCoefsType">(typeSFixed 0 10)</param>
        <param name="firDecimFactor">1</param>
        <param name="firInputRate">40</param>
        <param name="firInterpFactor">1</param>
        <param name="firMM">((0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19))</param>
        <param name="firPortData">[/final_project_1_txrx_fp/inputBlock/(2 ADC_Q)]</param>
        <param name="firShapeType">firShapeSymmetrical</param>
        <param name="portChannel">[/final_project_1_txrx_fp/Channel/primWireOut]</param>
        <param name="portValid">[/final_project_1_txrx_fp/Valid/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 28 10 0 1 0) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="simulinkPath">"final_project_1/txrx_fp/SingleRateFIR_Q"</param>
        <wire name="firWireData"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="&quot;Symbol recovery&quot;">
        <param name="(1 in_I)">[/final_project_1_txrx_fp/Scale3_I/scaleWireData]</param>
        <param name="(2 in_Q)">[/final_project_1_txrx_fp/Scale2_Q/scaleWireData]</param>
        <param name="(3 v)">[/final_project_1_txrx_fp/Scale2_Q/wireValid]</param>
        <param name="(4 sample_crement)">[/final_project_1_txrx_fp/SampleDelay1/primWireOut]</param>
        <param name="(5 c)">[/final_project_1_txrx_fp/Scale2_Q/wireChannel]</param>
        <param name="(6 v_sample_update)">[/final_project_1_txrx_fp/SampleDelay3/primWireOut]</param>
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"final_project_1_txrx_fp_Symbol recovery"]</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 12 0 0 1 0) (1 1 0 ^4) (1 2 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0) (1 1 0 ^4) (1 12 0 0 1 0) ^4 (1 8 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 left_I)"/>
        <wire name="(2 left_Q)"/>
        <wire name="(3 qv)"/>
        <wire name="(4 main_I)"/>
        <wire name="(5 main_Q)"/>
        <wire name="(6 right_I)"/>
        <wire name="(7 right_Q)"/>
        <wire name="(8 qc)"/>
        <wire name="(9 packet_trigger)"/>
      </block>
      <block name="&quot;Symbol sample adaptation&quot;">
        <param name="(1 left_power)">[/final_project_1_txrx_fp/Scale3_I1/scaleWireData]</param>
        <param name="(2 main_power)">[/final_project_1_txrx_fp/Scale3_I2/scaleWireData]</param>
        <param name="(3 right_power)">[/final_project_1_txrx_fp/Scale3_I3/scaleWireData]</param>
        <param name="(4 v)">[/final_project_1_txrx_fp/"Power extraction"/(1 qv)]</param>
        <param name="(5 c)">[/final_project_1_txrx_fp/"Power extraction"/(2 qc)]</param>
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"final_project_1_txrx_fp_Symbol sample adaptation"]</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 12 0 0 1 0) (1 12 0 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 2 0 ^4) (1 2 0 ^4))</param>
        <wire name="(1 v_sample_update)"/>
        <wire name="(2 qc)"/>
        <wire name="(3 sample_crement)"/>
        <wire name="(4 sym_sample)"/>
      </block>
      <block name="Valid">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 12 0 0 1 0) (1 64 52 1 0 0))</param>
        <wire name="(1 ADC_I)"/>
        <wire name="(2 ADC_Q)"/>
        <wire name="(3 Reset)"/>
      </block>
      <block name="outputBlock">
        <param name="(1 DAC_I)">[/final_project_1_txrx_fp/ChanView/0]</param>
        <param name="(2 DAC_Q)">[/final_project_1_txrx_fp/ChanView1/0]</param>
        <param name="(3 mem_o)">[/final_project_1_txrx_fp/ChanView3/0]</param>
        <param name="(4 BBI)">[/final_project_1_txrx_fp/ChanView2/0]</param>
        <param name="(5 BBQ)">[/final_project_1_txrx_fp/ChanView4/0]</param>
        <param name="blockType">outputBlock</param>
        <param name="metadataTuple">()</param>
      </block>
    </model>
    <model name="&quot;final_project_1_txrx_fp_8-PSK Mapper&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0) (1 1 0 ^4) (1 8 0 ^4))</param>
      <param name="simulinkPath">"final_project_1/txrx_fp/8-PSK Mapper"</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBitAccurate">false</param>
      <param name="synthBusAddrWidth">10</param>
      <param name="synthBusClockMode">synthBusClockSys</param>
      <param name="synthBusDataWidth">16</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">40</param>
      <param name="synthClockFreq">40</param>
      <param name="synthClockName">clk</param>
      <param name="synthCycleAccurate">false</param>
      <param name="synthDeviceFamily">"Cyclone V"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">"5CSXFC6D 6F31C6"</param>
      <param name="synthDeviceSpeedGrade">"6_H6"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/"final_project_1_txrx_fp_8-PSK Mapper"/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
      <block name="(SampleDelay1 loopPin)">
        <param name="0">[/"final_project_1_txrx_fp_8-PSK Mapper"/SampleDelay1/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
      <block name="(SampleDelay2 loopPin)">
        <param name="0">[/"final_project_1_txrx_fp_8-PSK Mapper"/SampleDelay2/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
      <block name="And">
        <param name="0">[/"final_project_1_txrx_fp_8-PSK Mapper"/SRlatch/(1 q)]</param>
        <param name="1">[/"final_project_1_txrx_fp_8-PSK Mapper"/Not/primWireOut]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="BitCombine1">
        <param name="0">[/"final_project_1_txrx_fp_8-PSK Mapper"/latch_0L2/(1 q)]</param>
        <param name="1">[/"final_project_1_txrx_fp_8-PSK Mapper"/latch_0L/(1 q)]</param>
        <param name="2">[/"final_project_1_txrx_fp_8-PSK Mapper"/ChannelIn/0]</param>
        <param name="blockType">bitJoinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 3 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ChannelIn">
        <param name="0">[/"final_project_1_txrx_fp_8-PSK Mapper"/inputBlock/(1 bit_stream)]</param>
        <param name="blockType">channelInBlock</param>
        <param name="portChannel">[/"final_project_1_txrx_fp_8-PSK Mapper"/inputBlock/(3 dc)]</param>
        <param name="portValid">[/"final_project_1_txrx_fp_8-PSK Mapper"/inputBlock/(2 dv)]</param>
        <param name="scheduleOrigin">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4))</param>
        <param name="simulinkPath">"final_project_1/txrx_fp/8-PSK Mapper/ChannelIn"</param>
        <wire name="0"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="ChannelOut">
        <param name="0">[/"final_project_1_txrx_fp_8-PSK Mapper"/latch_0L3/(1 q)]</param>
        <param name="1">[/"final_project_1_txrx_fp_8-PSK Mapper"/latch_0L4/(1 q)]</param>
        <param name="blockType">channelOutBlock</param>
        <param name="portChannel">[/"final_project_1_txrx_fp_8-PSK Mapper"/ChannelIn/wireChannel]</param>
        <param name="portValid">[/"final_project_1_txrx_fp_8-PSK Mapper"/And/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <param name="simulinkPath">"final_project_1/txrx_fp/8-PSK Mapper/ChannelOut"</param>
        <wire name="0"/>
        <wire name="1"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mapper_I">
        <param name="blockType">lutBlock</param>
        <param name="lutData">(2048 0x5.a827997709f7cp+8 0x5.a827997709f7cp+8 0 -0x5.a827997709f7cp+8 0 -2048 -0x5.a827997709f7cp+8)</param>
        <param name="lutPortAddr">[/"final_project_1_txrx_fp_8-PSK Mapper"/BitCombine1/primWireOut]</param>
        <param name="lutType">(typeSFixed 12 0)</param>
        <param name="simulinkExtraCacheKeys">((1 3 0 ^4) (1 12 0 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mapper_Q">
        <param name="blockType">lutBlock</param>
        <param name="lutData">(0 0x5.a827997709f7cp+8 -0x5.a827997709f7cp+8 -2048 0x5.a827997709f7cp+8 2048 0 -0x5.a827997709f7cp+8)</param>
        <param name="lutPortAddr">[/"final_project_1_txrx_fp_8-PSK Mapper"/BitCombine1/primWireOut]</param>
        <param name="lutType">(typeSFixed 12 0)</param>
        <param name="simulinkExtraCacheKeys">((1 3 0 ^4) (1 12 0 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Not">
        <param name="0">[/"final_project_1_txrx_fp_8-PSK Mapper"/Sequence/primWireOut]</param>
        <param name="blockType">notBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SRlatch">
        <param name="(1 s)">[/"final_project_1_txrx_fp_8-PSK Mapper"/ChannelIn/wireValid]</param>
        <param name="(2 r)">[/"final_project_1_txrx_fp_8-PSK Mapper"/Const/primWireOut]</param>
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"final_project_1_txrx_fp_8-PSK Mapper_SRlatch"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 q)"/>
      </block>
      <block name="SampleDelay">
        <param name="0">[/"final_project_1_txrx_fp_8-PSK Mapper"/latch_0L1/(1 q)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay1">
        <param name="0">[/"final_project_1_txrx_fp_8-PSK Mapper"/ChannelIn/0]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay2">
        <param name="0">[/"final_project_1_txrx_fp_8-PSK Mapper"/ChannelIn/0]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Sequence">
        <param name="blockType">sequenceBlock</param>
        <param name="portEnable">[/"final_project_1_txrx_fp_8-PSK Mapper"/SRlatch/(1 q)]</param>
        <param name="sequencePeriod">12</param>
        <param name="sequencePhase">0</param>
        <param name="sequenceStep">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 8 0 ^4))</param>
        <wire name="(1 bit_stream)"/>
        <wire name="(2 dv)"/>
        <wire name="(3 dc)"/>
      </block>
      <block name="latch_0L">
        <param name="(1 e)">[/"final_project_1_txrx_fp_8-PSK Mapper"/ChannelIn/wireValid]</param>
        <param name="(2 d)">[/"final_project_1_txrx_fp_8-PSK Mapper"/SampleDelay1/primWireOut]</param>
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"final_project_1_txrx_fp_8-PSK Mapper_latch_0L"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 q)"/>
      </block>
      <block name="latch_0L1">
        <param name="(1 e)">[/"final_project_1_txrx_fp_8-PSK Mapper"/ChannelIn/wireValid]</param>
        <param name="(2 d)">[/"final_project_1_txrx_fp_8-PSK Mapper"/SampleDelay2/primWireOut]</param>
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"final_project_1_txrx_fp_8-PSK Mapper_latch_0L1"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 q)"/>
      </block>
      <block name="latch_0L2">
        <param name="(1 e)">[/"final_project_1_txrx_fp_8-PSK Mapper"/ChannelIn/wireValid]</param>
        <param name="(2 d)">[/"final_project_1_txrx_fp_8-PSK Mapper"/SampleDelay/primWireOut]</param>
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"final_project_1_txrx_fp_8-PSK Mapper_latch_0L2"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 q)"/>
      </block>
      <block name="latch_0L3">
        <param name="(1 e)">[/"final_project_1_txrx_fp_8-PSK Mapper"/And/primWireOut]</param>
        <param name="(2 d)">[/"final_project_1_txrx_fp_8-PSK Mapper"/Mapper_I/primWireOut]</param>
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"final_project_1_txrx_fp_8-PSK Mapper_latch_0L3"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <wire name="(1 q)"/>
      </block>
      <block name="latch_0L4">
        <param name="(1 e)">[/"final_project_1_txrx_fp_8-PSK Mapper"/And/primWireOut]</param>
        <param name="(2 d)">[/"final_project_1_txrx_fp_8-PSK Mapper"/Mapper_Q/primWireOut]</param>
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"final_project_1_txrx_fp_8-PSK Mapper_latch_0L4"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <wire name="(1 q)"/>
      </block>
      <block name="outputBlock">
        <param name="(1 symbol_I)">[/"final_project_1_txrx_fp_8-PSK Mapper"/ChannelOut/0]</param>
        <param name="(2 symbol_Q)">[/"final_project_1_txrx_fp_8-PSK Mapper"/ChannelOut/1]</param>
        <param name="(3 qv)">[/"final_project_1_txrx_fp_8-PSK Mapper"/ChannelOut/wireValid]</param>
        <param name="(4 qc)">[/"final_project_1_txrx_fp_8-PSK Mapper"/ChannelOut/wireChannel]</param>
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 12 0 0 1 0) (1 1 0 ^4) (1 8 0 ^4))</param>
      </block>
    </model>
    <model name="&quot;final_project_1_txrx_fp_8-PSK Mapper_SRlatch&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"final_project_1/txrx_fp/8-PSK Mapper/SRlatch"</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBitAccurate">false</param>
      <param name="synthBusAddrWidth">10</param>
      <param name="synthBusClockMode">synthBusClockSys</param>
      <param name="synthBusDataWidth">16</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">40</param>
      <param name="synthClockFreq">40</param>
      <param name="synthClockName">clk</param>
      <param name="synthCycleAccurate">false</param>
      <param name="synthDeviceFamily">"Cyclone V"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">"5CSXFC6D 6F31C6"</param>
      <param name="synthDeviceSpeedGrade">"6_H6"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <block name="And">
        <param name="0">[/"final_project_1_txrx_fp_8-PSK Mapper_SRlatch"/Or/primWireOut]</param>
        <param name="1">[/"final_project_1_txrx_fp_8-PSK Mapper_SRlatch"/Not/primWireOut]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Not">
        <param name="0">[/"final_project_1_txrx_fp_8-PSK Mapper_SRlatch"/inputBlock/(2 r)]</param>
        <param name="blockType">notBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Or">
        <param name="0">[/"final_project_1_txrx_fp_8-PSK Mapper_SRlatch"/SampleDelay1_PostCast_primWireOut/primWireOut]</param>
        <param name="1">[/"final_project_1_txrx_fp_8-PSK Mapper_SRlatch"/inputBlock/(1 s)]</param>
        <param name="blockType">orBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay1">
        <param name="0">[/"final_project_1_txrx_fp_8-PSK Mapper_SRlatch"/And/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay1_PostCast_primWireOut">
        <param name="0">[/"final_project_1_txrx_fp_8-PSK Mapper_SRlatch"/SampleDelay1/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeReinterp</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 s)"/>
        <wire name="(2 r)"/>
      </block>
      <block name="outputBlock">
        <param name="(1 q)">[/"final_project_1_txrx_fp_8-PSK Mapper_SRlatch"/SampleDelay1_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
      </block>
    </model>
    <model name="&quot;final_project_1_txrx_fp_8-PSK Mapper_latch_0L&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"final_project_1/txrx_fp/8-PSK Mapper/latch_0L"</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBitAccurate">false</param>
      <param name="synthBusAddrWidth">10</param>
      <param name="synthBusClockMode">synthBusClockSys</param>
      <param name="synthBusDataWidth">16</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">40</param>
      <param name="synthClockFreq">40</param>
      <param name="synthClockName">clk</param>
      <param name="synthCycleAccurate">false</param>
      <param name="synthDeviceFamily">"Cyclone V"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">"5CSXFC6D 6F31C6"</param>
      <param name="synthDeviceSpeedGrade">"6_H6"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/"final_project_1_txrx_fp_8-PSK Mapper_latch_0L"/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
      <block name="Mux">
        <param name="0">[/"final_project_1_txrx_fp_8-PSK Mapper_latch_0L"/SampleDelay/primWireOut]</param>
        <param name="1">[/"final_project_1_txrx_fp_8-PSK Mapper_latch_0L"/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"final_project_1_txrx_fp_8-PSK Mapper_latch_0L"/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) ^4)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/"final_project_1_txrx_fp_8-PSK Mapper_latch_0L"/inputBlock/(2 d)]</param>
        <param name="1">[/"final_project_1_txrx_fp_8-PSK Mapper_latch_0L"/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="typePinPortTypes">((typeUFixed 1 0) (typeUFixed 1 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/"final_project_1_txrx_fp_8-PSK Mapper_latch_0L"/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="(1 q)">[/"final_project_1_txrx_fp_8-PSK Mapper_latch_0L"/Mux/primWireOut]</param>
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
      </block>
    </model>
    <model name="&quot;final_project_1_txrx_fp_8-PSK Mapper_latch_0L1&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"final_project_1/txrx_fp/8-PSK Mapper/latch_0L1"</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBitAccurate">false</param>
      <param name="synthBusAddrWidth">10</param>
      <param name="synthBusClockMode">synthBusClockSys</param>
      <param name="synthBusDataWidth">16</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">40</param>
      <param name="synthClockFreq">40</param>
      <param name="synthClockName">clk</param>
      <param name="synthCycleAccurate">false</param>
      <param name="synthDeviceFamily">"Cyclone V"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">"5CSXFC6D 6F31C6"</param>
      <param name="synthDeviceSpeedGrade">"6_H6"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/"final_project_1_txrx_fp_8-PSK Mapper_latch_0L1"/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
      <block name="Mux">
        <param name="0">[/"final_project_1_txrx_fp_8-PSK Mapper_latch_0L1"/SampleDelay/primWireOut]</param>
        <param name="1">[/"final_project_1_txrx_fp_8-PSK Mapper_latch_0L1"/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"final_project_1_txrx_fp_8-PSK Mapper_latch_0L1"/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) ^4)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/"final_project_1_txrx_fp_8-PSK Mapper_latch_0L1"/inputBlock/(2 d)]</param>
        <param name="1">[/"final_project_1_txrx_fp_8-PSK Mapper_latch_0L1"/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="typePinPortTypes">((typeUFixed 1 0) (typeUFixed 1 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/"final_project_1_txrx_fp_8-PSK Mapper_latch_0L1"/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="(1 q)">[/"final_project_1_txrx_fp_8-PSK Mapper_latch_0L1"/Mux/primWireOut]</param>
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
      </block>
    </model>
    <model name="&quot;final_project_1_txrx_fp_8-PSK Mapper_latch_0L2&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"final_project_1/txrx_fp/8-PSK Mapper/latch_0L2"</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBitAccurate">false</param>
      <param name="synthBusAddrWidth">10</param>
      <param name="synthBusClockMode">synthBusClockSys</param>
      <param name="synthBusDataWidth">16</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">40</param>
      <param name="synthClockFreq">40</param>
      <param name="synthClockName">clk</param>
      <param name="synthCycleAccurate">false</param>
      <param name="synthDeviceFamily">"Cyclone V"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">"5CSXFC6D 6F31C6"</param>
      <param name="synthDeviceSpeedGrade">"6_H6"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/"final_project_1_txrx_fp_8-PSK Mapper_latch_0L2"/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
      <block name="Mux">
        <param name="0">[/"final_project_1_txrx_fp_8-PSK Mapper_latch_0L2"/SampleDelay/primWireOut]</param>
        <param name="1">[/"final_project_1_txrx_fp_8-PSK Mapper_latch_0L2"/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"final_project_1_txrx_fp_8-PSK Mapper_latch_0L2"/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) ^4)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/"final_project_1_txrx_fp_8-PSK Mapper_latch_0L2"/inputBlock/(2 d)]</param>
        <param name="1">[/"final_project_1_txrx_fp_8-PSK Mapper_latch_0L2"/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="typePinPortTypes">((typeUFixed 1 0) (typeUFixed 1 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/"final_project_1_txrx_fp_8-PSK Mapper_latch_0L2"/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="(1 q)">[/"final_project_1_txrx_fp_8-PSK Mapper_latch_0L2"/Mux/primWireOut]</param>
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
      </block>
    </model>
    <model name="&quot;final_project_1_txrx_fp_8-PSK Mapper_latch_0L3&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
      <param name="simulinkPath">"final_project_1/txrx_fp/8-PSK Mapper/latch_0L3"</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBitAccurate">false</param>
      <param name="synthBusAddrWidth">10</param>
      <param name="synthBusClockMode">synthBusClockSys</param>
      <param name="synthBusDataWidth">16</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">40</param>
      <param name="synthClockFreq">40</param>
      <param name="synthClockName">clk</param>
      <param name="synthCycleAccurate">false</param>
      <param name="synthDeviceFamily">"Cyclone V"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">"5CSXFC6D 6F31C6"</param>
      <param name="synthDeviceSpeedGrade">"6_H6"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/"final_project_1_txrx_fp_8-PSK Mapper_latch_0L3"/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeSFixed 12 0)</param>
      </block>
      <block name="Mux">
        <param name="0">[/"final_project_1_txrx_fp_8-PSK Mapper_latch_0L3"/SampleDelay/primWireOut]</param>
        <param name="1">[/"final_project_1_txrx_fp_8-PSK Mapper_latch_0L3"/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"final_project_1_txrx_fp_8-PSK Mapper_latch_0L3"/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/"final_project_1_txrx_fp_8-PSK Mapper_latch_0L3"/inputBlock/(2 d)]</param>
        <param name="1">[/"final_project_1_txrx_fp_8-PSK Mapper_latch_0L3"/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <param name="typePinPortTypes">((typeSFixed 12 0) (typeSFixed 12 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/"final_project_1_txrx_fp_8-PSK Mapper_latch_0L3"/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="(1 q)">[/"final_project_1_txrx_fp_8-PSK Mapper_latch_0L3"/Mux/primWireOut]</param>
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0))</param>
      </block>
    </model>
    <model name="&quot;final_project_1_txrx_fp_8-PSK Mapper_latch_0L4&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
      <param name="simulinkPath">"final_project_1/txrx_fp/8-PSK Mapper/latch_0L4"</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBitAccurate">false</param>
      <param name="synthBusAddrWidth">10</param>
      <param name="synthBusClockMode">synthBusClockSys</param>
      <param name="synthBusDataWidth">16</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">40</param>
      <param name="synthClockFreq">40</param>
      <param name="synthClockName">clk</param>
      <param name="synthCycleAccurate">false</param>
      <param name="synthDeviceFamily">"Cyclone V"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">"5CSXFC6D 6F31C6"</param>
      <param name="synthDeviceSpeedGrade">"6_H6"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/"final_project_1_txrx_fp_8-PSK Mapper_latch_0L4"/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeSFixed 12 0)</param>
      </block>
      <block name="Mux">
        <param name="0">[/"final_project_1_txrx_fp_8-PSK Mapper_latch_0L4"/SampleDelay/primWireOut]</param>
        <param name="1">[/"final_project_1_txrx_fp_8-PSK Mapper_latch_0L4"/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"final_project_1_txrx_fp_8-PSK Mapper_latch_0L4"/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/"final_project_1_txrx_fp_8-PSK Mapper_latch_0L4"/inputBlock/(2 d)]</param>
        <param name="1">[/"final_project_1_txrx_fp_8-PSK Mapper_latch_0L4"/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <param name="typePinPortTypes">((typeSFixed 12 0) (typeSFixed 12 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/"final_project_1_txrx_fp_8-PSK Mapper_latch_0L4"/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="(1 q)">[/"final_project_1_txrx_fp_8-PSK Mapper_latch_0L4"/Mux/primWireOut]</param>
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0))</param>
      </block>
    </model>
    <model name="final_project_1_txrx_fp_Memory">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 8 0 ^4))</param>
      <param name="simulinkPath">"final_project_1/txrx_fp/Memory"</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBitAccurate">false</param>
      <param name="synthBusAddrWidth">10</param>
      <param name="synthBusClockMode">synthBusClockSys</param>
      <param name="synthBusDataWidth">16</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">40</param>
      <param name="synthClockFreq">40</param>
      <param name="synthClockName">clk</param>
      <param name="synthCycleAccurate">false</param>
      <param name="synthDeviceFamily">"Cyclone V"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">"5CSXFC6D 6F31C6"</param>
      <param name="synthDeviceSpeedGrade">"6_H6"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <block name="(SampleDelay2 loopPin)">
        <param name="0">[/final_project_1_txrx_fp_Memory/SampleDelay2/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
      <block name="And1">
        <param name="0">[/final_project_1_txrx_fp_Memory/ChannelIn1/wireValid]</param>
        <param name="1">[/final_project_1_txrx_fp_Memory/Not1/primWireOut]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="And3">
        <param name="0">[/final_project_1_txrx_fp_Memory/DualMem/dualMemWireData1]</param>
        <param name="1">[/final_project_1_txrx_fp_Memory/ChannelIn1/wireValid]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ChannelIn">
        <param name="blockType">channelInBlock</param>
        <param name="portChannel">[/final_project_1_txrx_fp_Memory/inputBlock/(2 dc)]</param>
        <param name="portValid">[/final_project_1_txrx_fp_Memory/inputBlock/(1 dv)]</param>
        <param name="scheduleOrigin">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="simulinkPath">"final_project_1/txrx_fp/Memory/ChannelIn"</param>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="ChannelIn1">
        <param name="blockType">channelInBlock</param>
        <param name="portChannel">[/final_project_1_txrx_fp_Memory/inputBlock/(4 dc1)]</param>
        <param name="portValid">[/final_project_1_txrx_fp_Memory/inputBlock/(3 trigger_rx)]</param>
        <param name="scheduleOrigin">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="simulinkPath">"final_project_1/txrx_fp/Memory/ChannelIn1"</param>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="ChannelOut">
        <param name="0">[/final_project_1_txrx_fp_Memory/DualMem/dualMemWireData2]</param>
        <param name="blockType">channelOutBlock</param>
        <param name="portChannel">[/final_project_1_txrx_fp_Memory/ChannelIn/wireChannel]</param>
        <param name="portValid">[/final_project_1_txrx_fp_Memory/Not/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4))</param>
        <param name="simulinkPath">"final_project_1/txrx_fp/Memory/ChannelOut"</param>
        <wire name="0"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="ChannelOut1">
        <param name="0">[/final_project_1_txrx_fp_Memory/And3/primWireOut]</param>
        <param name="blockType">channelOutBlock</param>
        <param name="portChannel">[/final_project_1_txrx_fp_Memory/ChannelIn1/wireChannel]</param>
        <param name="portValid">[/final_project_1_txrx_fp_Memory/And1/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4))</param>
        <param name="simulinkPath">"final_project_1/txrx_fp/Memory/ChannelOut1"</param>
        <wire name="0"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="Const2">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter">
        <param name="blockType">counterBlock</param>
        <param name="counterInitial">0</param>
        <param name="counterLimit">1024</param>
        <param name="counterStep">1</param>
        <param name="portEnable">[/final_project_1_txrx_fp_Memory/Not/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 10 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter1">
        <param name="blockType">counterBlock</param>
        <param name="counterInitial">0</param>
        <param name="counterLimit">1024</param>
        <param name="counterStep">1</param>
        <param name="portEnable">[/final_project_1_txrx_fp_Memory/SampleDelay2/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 10 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter1_PostCast_primWireOut">
        <param name="0">[/final_project_1_txrx_fp_Memory/Counter1/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 10 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter_PostCast_primWireOut">
        <param name="0">[/final_project_1_txrx_fp_Memory/Counter/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 10 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="DualMem">
        <param name="blockType">dualMemBlock</param>
        <param name="dualMemData">(0 ^9 1 1 0 ^4 1 1 0 ^4 1 0 0 0 1 0 1 1 0 0 0 1 1 1 0 0 0 1 1 1 0 1 ^5 0 1 1 0 0 1 0 0 1 0 0 1 0 1 1 0 1 ^5 0 1 ^5 0 1 0 1 0 ^7 1 0 0 1 1 0 1 0 1 1 1 0 0 0 1 1 0 1 1 0 1 1 0 0 1 1 0 ^4 1 0 1 0 0 0 1 1 0 0 1 1 0 0 0 1 0 1 ^8 0 1 1 1 0 1 0 1 0 1 0 1 0 ^4 1 1 0 0 1 1 1 0 0 1 0 1 1 1 0 0 1 1 0 ^6 1 0 0 0 1 1 1 0 0 1 0 1 1 0 1 1 0 1 0 1 0 1 1 0 0 1 ^5 0 0 0 1 1 1 0 0 1 1 0 0 0 1 1 1 0 0 1 0 ^5 1 0 ^4 1 0 0 0 1 0 0 1 0 1 0 1 1 0 1 0 0 1 1 0 1 0 0 1 1 1 0 0 1 0 ^7 1 0 0 0 1 ^6 0 0 0 1 ^5 0 0 0 1 1 1 0 0 1 0 1 1 0 0 1 0 0 0 1 0 0 1 0 1 0 1 ^4 0 1 0 0 1 ^6 0 1 0 0 1 0 ^10 1 0 1 1 0 0 1 1 0 1 0 1 1 0 1 0 0 1 ^4 0 0 1 0 0 1 0 1 0 1 0 1 0 0 0 1 0 0 0 1 0 1 ^4 0 1 0 1 ^4 0 0 0 1 1 1 0 0 1 1 0 1 0 0 1 0 0 0 1 1 0 1 0 1 ^4 0 1 0 1 1 0 1 1 0 1 1 0 0 0 1 1 0 1 ^4 0 1 1 0 0 1 0 0 1 0 1 0 1 0 0 1 0 0 0 1 0 0 0 1 1 0 0 0 1 0 ^4 1 0 1 1 0 0 1 ^5 0 1 ^6 0 1 0 1 0 ^6 1 0 0 0 1 1 0 0 1 0 0 0 1 0 1 ^5 0 0 1 0 1 0 0 1 1 0 1 0 ^7 1 ^4 0 1 1 1 0 1 0 1 0 0 1 0 ^4 1 0 0 0 1 1 1 0 0 1 0 0 0 1 0 1 0 1 1 0 1 0 0 1 0 0 1 0 1 0 0 1 1 0 1 0 1 1 0 0 1 0 1 0 0 1 1 0 0 1 ^4 0 ^9 1 1 1 0 1 ^4 0 1 0 0 1 ^4 0 0 1 0 1 0 1 0 1 1 0 1 0 0 1 1 0 1 1 1 0 0 1 0 1 1 1 0 1 0 0 1 0 0 1 0 1 1 0 1 1 0 1 0 1 0 0 1 0 0 1 1 1 0 ^16 1 0 ^5 1 1 1 0 1 0 1 0 1 0 0 1 1 0 1 0 1 ^4 0 0 0 1 0 0 1 1 1 0 0 0 1 0 1 0 0 0 1 1 0 0 1 0 1 1 0 1 0 1 0 0 1 1 0 1 0 ^4 1 0 1 1 0 1 ^4 0 1 1 1 0 0 0 1 0 ^6 1 0 1 ^4 0 0 0 1 ^6 0 0 1 0 0 1 0 0 0 1 1 0 0 1 0 0 1 1 0 1 0 0 0 1 1 1 0 1 0 0 1 0 ^5 1 1 0 1 1 1 0 0 1 0 1 0 0 1 1 0 0 0 1 0 0 1 0 1 0 1 0 1 0 0 1 0 0 0 1 1 0 0 0 1 1 0 ^4 1 ^4 0 1 ^6 0 ^5 1 ^5 0 1 0 1 ^4 0 0 1 ^5 0 0 0 1 0 0 0 1 1 1 0 0 0 1 0 1 0 1 0 0 1 0 1 1 0 1 1 0 1 0 0 1 1 1 0 0 1 0 ^5 1 1 1 0 ^5 1 1 0 1 0 0 1 0 1 1 1 0 1 1 0 0 0 1 ^4 0 1 0 0 1 0 1 1 0 ^4 1 1 0 ^6 1)</param>
        <param name="dualMemPortAddr1">[/final_project_1_txrx_fp_Memory/Counter1_PostCast_primWireOut/primWireOut]</param>
        <param name="dualMemPortAddr2">[/final_project_1_txrx_fp_Memory/Counter_PostCast_primWireOut/primWireOut]</param>
        <param name="dualMemPortData1">[/final_project_1_txrx_fp_Memory/Const2/primWireOut]</param>
        <param name="dualMemPortWrite1En">[/final_project_1_txrx_fp_Memory/Const2/primWireOut]</param>
        <param name="dualMemRWConflictMode">dualMemRWConflictIgnore</param>
        <param name="dualMemTypeData1">(typeUFixed 1 0)</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 10 0 ^4) (1 1 0 ^4) (1 10 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="dualMemWireData1"/>
        <wire name="dualMemWireData2"/>
      </block>
      <block name="Not">
        <param name="0">[/final_project_1_txrx_fp_Memory/Sequence/primWireOut]</param>
        <param name="blockType">notBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Not1">
        <param name="0">[/final_project_1_txrx_fp_Memory/Sequence1/primWireOut]</param>
        <param name="blockType">notBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay2">
        <param name="0">[/final_project_1_txrx_fp_Memory/And1/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Sequence">
        <param name="blockType">sequenceBlock</param>
        <param name="portEnable">[/final_project_1_txrx_fp_Memory/ChannelIn/wireValid]</param>
        <param name="sequencePeriod">4</param>
        <param name="sequencePhase">0</param>
        <param name="sequenceStep">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Sequence1">
        <param name="blockType">sequenceBlock</param>
        <param name="portEnable">[/final_project_1_txrx_fp_Memory/ChannelIn1/wireValid]</param>
        <param name="sequencePeriod">4</param>
        <param name="sequencePhase">35</param>
        <param name="sequenceStep">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 8 0 ^4))</param>
        <wire name="(1 dv)"/>
        <wire name="(2 dc)"/>
        <wire name="(3 trigger_rx)"/>
        <wire name="(4 dc1)"/>
      </block>
      <block name="outputBlock">
        <param name="(1 mem_tx)">[/final_project_1_txrx_fp_Memory/ChannelOut/0]</param>
        <param name="(2 qv)">[/final_project_1_txrx_fp_Memory/ChannelOut/wireValid]</param>
        <param name="(3 qc)">[/final_project_1_txrx_fp_Memory/ChannelOut/wireChannel]</param>
        <param name="(4 mem_rx)">[/final_project_1_txrx_fp_Memory/ChannelOut1/0]</param>
        <param name="(5 qv1)">[/final_project_1_txrx_fp_Memory/ChannelOut1/wireValid]</param>
        <param name="(6 qc1)">[/final_project_1_txrx_fp_Memory/ChannelOut1/wireChannel]</param>
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 8 0 ^4))</param>
      </block>
    </model>
    <model name="&quot;final_project_1_txrx_fp_Phase extraction and synchronization&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) ^6 (1 1 0 ^4) (1 2 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"final_project_1/txrx_fp/Phase extraction and synchronization"</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBitAccurate">false</param>
      <param name="synthBusAddrWidth">10</param>
      <param name="synthBusClockMode">synthBusClockSys</param>
      <param name="synthBusDataWidth">16</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">40</param>
      <param name="synthClockFreq">40</param>
      <param name="synthClockName">clk</param>
      <param name="synthCycleAccurate">false</param>
      <param name="synthDeviceFamily">"Cyclone V"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">"5CSXFC6D 6F31C6"</param>
      <param name="synthDeviceSpeedGrade">"6_H6"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/"final_project_1_txrx_fp_Phase extraction and synchronization"/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
      <block name="And">
        <param name="0">[/"final_project_1_txrx_fp_Phase extraction and synchronization"/SRlatch1/(1 q)]</param>
        <param name="1">[/"final_project_1_txrx_fp_Phase extraction and synchronization"/ChannelIn/7]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 2 0 ^4) (1 2 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="And2">
        <param name="0">[/"final_project_1_txrx_fp_Phase extraction and synchronization"/SRlatch2/(1 q)]</param>
        <param name="1">[/"final_project_1_txrx_fp_Phase extraction and synchronization"/Not1/primWireOut]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="&quot;Catch I for sync&quot;">
        <param name="(1 e)">[/"final_project_1_txrx_fp_Phase extraction and synchronization"/And2/primWireOut]</param>
        <param name="(2 d)">[/"final_project_1_txrx_fp_Phase extraction and synchronization"/sym_I/primWireOut]</param>
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"final_project_1_txrx_fp_Phase extraction and synchronization_Catch I for sync"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <wire name="(1 q)"/>
      </block>
      <block name="&quot;Catch Q for sync&quot;">
        <param name="(1 e)">[/"final_project_1_txrx_fp_Phase extraction and synchronization"/And2/primWireOut]</param>
        <param name="(2 d)">[/"final_project_1_txrx_fp_Phase extraction and synchronization"/sym_Q/primWireOut]</param>
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"final_project_1_txrx_fp_Phase extraction and synchronization_Catch Q for sync"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <wire name="(1 q)"/>
      </block>
      <block name="ChannelIn">
        <param name="0">[/"final_project_1_txrx_fp_Phase extraction and synchronization"/inputBlock/(1 left_I)]</param>
        <param name="1">[/"final_project_1_txrx_fp_Phase extraction and synchronization"/inputBlock/(2 left_Q)]</param>
        <param name="2">[/"final_project_1_txrx_fp_Phase extraction and synchronization"/inputBlock/(3 main_I)]</param>
        <param name="3">[/"final_project_1_txrx_fp_Phase extraction and synchronization"/inputBlock/(4 main_Q)]</param>
        <param name="4">[/"final_project_1_txrx_fp_Phase extraction and synchronization"/inputBlock/(5 right_I)]</param>
        <param name="5">[/"final_project_1_txrx_fp_Phase extraction and synchronization"/inputBlock/(6 right_Q)]</param>
        <param name="6">[/"final_project_1_txrx_fp_Phase extraction and synchronization"/inputBlock/(7 packet_trigger)]</param>
        <param name="7">[/"final_project_1_txrx_fp_Phase extraction and synchronization"/inputBlock/(8 sym_sample)]</param>
        <param name="8">[/"final_project_1_txrx_fp_Phase extraction and synchronization"/inputBlock/(11 sample_update)]</param>
        <param name="blockType">channelInBlock</param>
        <param name="portChannel">[/"final_project_1_txrx_fp_Phase extraction and synchronization"/inputBlock/(10 c)]</param>
        <param name="portValid">[/"final_project_1_txrx_fp_Phase extraction and synchronization"/inputBlock/(9 v)]</param>
        <param name="scheduleOrigin">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 12 0 0 1 0) ^6 (1 1 0 ^4) (1 2 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 12 0 0 1 0) ^6 (1 1 0 ^4) (1 2 0 ^4) (1 1 0 ^4))</param>
        <param name="simulinkPath">"final_project_1/txrx_fp/Phase extraction and synchronization/ChannelIn"</param>
        <wire name="0"/>
        <wire name="1"/>
        <wire name="2"/>
        <wire name="3"/>
        <wire name="4"/>
        <wire name="5"/>
        <wire name="6"/>
        <wire name="7"/>
        <wire name="8"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="ChannelOut">
        <param name="0">[/"final_project_1_txrx_fp_Phase extraction and synchronization"/Const3/primWireOut]</param>
        <param name="1">[/"final_project_1_txrx_fp_Phase extraction and synchronization"/Const4/primWireOut]</param>
        <param name="blockType">channelOutBlock</param>
        <param name="portChannel">[/"final_project_1_txrx_fp_Phase extraction and synchronization"/Const2/primWireOut]</param>
        <param name="portValid">[/"final_project_1_txrx_fp_Phase extraction and synchronization"/Const1/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) ^5 (1 8 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="simulinkPath">"final_project_1/txrx_fp/Phase extraction and synchronization/ChannelOut"</param>
        <wire name="0"/>
        <wire name="1"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const1">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const2">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const3">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const4">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const5">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/"final_project_1_txrx_fp_Phase extraction and synchronization"/Not/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 2 0)</param>
        <param name="castRoundingMode">roundingBiased</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 2 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Not">
        <param name="0">[/"final_project_1_txrx_fp_Phase extraction and synchronization"/SRlatch1/(1 q)]</param>
        <param name="blockType">notBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Not1">
        <param name="0">[/"final_project_1_txrx_fp_Phase extraction and synchronization"/SampleDelay/primWireOut]</param>
        <param name="blockType">notBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Or">
        <param name="0">[/"final_project_1_txrx_fp_Phase extraction and synchronization"/Convert/primWireOut]</param>
        <param name="1">[/"final_project_1_txrx_fp_Phase extraction and synchronization"/And/primWireOut]</param>
        <param name="blockType">orBlock</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4) (1 2 0 ^4) (1 2 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SRlatch1">
        <param name="(1 s)">[/"final_project_1_txrx_fp_Phase extraction and synchronization"/ChannelIn/8]</param>
        <param name="(2 r)">[/"final_project_1_txrx_fp_Phase extraction and synchronization"/Const/primWireOut]</param>
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"final_project_1_txrx_fp_Phase extraction and synchronization_SRlatch1"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 q)"/>
      </block>
      <block name="SRlatch2">
        <param name="(1 s)">[/"final_project_1_txrx_fp_Phase extraction and synchronization"/ChannelIn/wireValid]</param>
        <param name="(2 r)">[/"final_project_1_txrx_fp_Phase extraction and synchronization"/Const5/primWireOut]</param>
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"final_project_1_txrx_fp_Phase extraction and synchronization_SRlatch2"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 q)"/>
      </block>
      <block name="SampleDelay">
        <param name="0">[/"final_project_1_txrx_fp_Phase extraction and synchronization"/SRlatch2/(1 q)]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) ^6 (1 1 0 ^4) (1 2 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 left_I)"/>
        <wire name="(2 left_Q)"/>
        <wire name="(3 main_I)"/>
        <wire name="(4 main_Q)"/>
        <wire name="(5 right_I)"/>
        <wire name="(6 right_Q)"/>
        <wire name="(7 packet_trigger)"/>
        <wire name="(8 sym_sample)"/>
        <wire name="(9 v)"/>
        <wire name="(10 c)"/>
        <wire name="(11 sample_update)"/>
      </block>
      <block name="outputBlock">
        <param name="(1 v_sym_update)">[/"final_project_1_txrx_fp_Phase extraction and synchronization"/ChannelOut/wireValid]</param>
        <param name="(2 qc)">[/"final_project_1_txrx_fp_Phase extraction and synchronization"/ChannelOut/wireChannel]</param>
        <param name="(3 sample_crement)">[/"final_project_1_txrx_fp_Phase extraction and synchronization"/ChannelOut/0]</param>
        <param name="(4 sym_sample1)">[/"final_project_1_txrx_fp_Phase extraction and synchronization"/ChannelOut/1]</param>
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
      </block>
      <block name="sym_I">
        <param name="0">[/"final_project_1_txrx_fp_Phase extraction and synchronization"/ChannelIn/0]</param>
        <param name="1">[/"final_project_1_txrx_fp_Phase extraction and synchronization"/ChannelIn/2]</param>
        <param name="2">[/"final_project_1_txrx_fp_Phase extraction and synchronization"/ChannelIn/4]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"final_project_1_txrx_fp_Phase extraction and synchronization"/Or/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4) (1 12 0 0 1 0) ^4)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="sym_Q">
        <param name="0">[/"final_project_1_txrx_fp_Phase extraction and synchronization"/ChannelIn/1]</param>
        <param name="1">[/"final_project_1_txrx_fp_Phase extraction and synchronization"/ChannelIn/3]</param>
        <param name="2">[/"final_project_1_txrx_fp_Phase extraction and synchronization"/ChannelIn/5]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"final_project_1_txrx_fp_Phase extraction and synchronization"/Or/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4) (1 12 0 0 1 0) ^4)</param>
        <wire name="primWireOut"/>
      </block>
    </model>
    <model name="&quot;final_project_1_txrx_fp_Phase extraction and synchronization_Catch I for sync&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
      <param name="simulinkPath">"final_project_1/txrx_fp/Phase extraction and synchronization/Catch I for sync"</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBitAccurate">false</param>
      <param name="synthBusAddrWidth">10</param>
      <param name="synthBusClockMode">synthBusClockSys</param>
      <param name="synthBusDataWidth">16</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">40</param>
      <param name="synthClockFreq">40</param>
      <param name="synthClockName">clk</param>
      <param name="synthCycleAccurate">false</param>
      <param name="synthDeviceFamily">"Cyclone V"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">"5CSXFC6D 6F31C6"</param>
      <param name="synthDeviceSpeedGrade">"6_H6"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/"final_project_1_txrx_fp_Phase extraction and synchronization_Catch I for sync"/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeSFixed 12 0)</param>
      </block>
      <block name="Mux">
        <param name="0">[/"final_project_1_txrx_fp_Phase extraction and synchronization_Catch I for sync"/SampleDelay/primWireOut]</param>
        <param name="1">[/"final_project_1_txrx_fp_Phase extraction and synchronization_Catch I for sync"/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"final_project_1_txrx_fp_Phase extraction and synchronization_Catch I for sync"/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/"final_project_1_txrx_fp_Phase extraction and synchronization_Catch I for sync"/inputBlock/(2 d)]</param>
        <param name="1">[/"final_project_1_txrx_fp_Phase extraction and synchronization_Catch I for sync"/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <param name="typePinPortTypes">((typeSFixed 12 0) (typeSFixed 12 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/"final_project_1_txrx_fp_Phase extraction and synchronization_Catch I for sync"/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="(1 q)">[/"final_project_1_txrx_fp_Phase extraction and synchronization_Catch I for sync"/Mux/primWireOut]</param>
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0))</param>
      </block>
    </model>
    <model name="&quot;final_project_1_txrx_fp_Phase extraction and synchronization_Catch Q for sync&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
      <param name="simulinkPath">"final_project_1/txrx_fp/Phase extraction and synchronization/Catch Q for sync"</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBitAccurate">false</param>
      <param name="synthBusAddrWidth">10</param>
      <param name="synthBusClockMode">synthBusClockSys</param>
      <param name="synthBusDataWidth">16</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">40</param>
      <param name="synthClockFreq">40</param>
      <param name="synthClockName">clk</param>
      <param name="synthCycleAccurate">false</param>
      <param name="synthDeviceFamily">"Cyclone V"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">"5CSXFC6D 6F31C6"</param>
      <param name="synthDeviceSpeedGrade">"6_H6"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/"final_project_1_txrx_fp_Phase extraction and synchronization_Catch Q for sync"/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeSFixed 12 0)</param>
      </block>
      <block name="Mux">
        <param name="0">[/"final_project_1_txrx_fp_Phase extraction and synchronization_Catch Q for sync"/SampleDelay/primWireOut]</param>
        <param name="1">[/"final_project_1_txrx_fp_Phase extraction and synchronization_Catch Q for sync"/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"final_project_1_txrx_fp_Phase extraction and synchronization_Catch Q for sync"/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/"final_project_1_txrx_fp_Phase extraction and synchronization_Catch Q for sync"/inputBlock/(2 d)]</param>
        <param name="1">[/"final_project_1_txrx_fp_Phase extraction and synchronization_Catch Q for sync"/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <param name="typePinPortTypes">((typeSFixed 12 0) (typeSFixed 12 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/"final_project_1_txrx_fp_Phase extraction and synchronization_Catch Q for sync"/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="(1 q)">[/"final_project_1_txrx_fp_Phase extraction and synchronization_Catch Q for sync"/Mux/primWireOut]</param>
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0))</param>
      </block>
    </model>
    <model name="&quot;final_project_1_txrx_fp_Phase extraction and synchronization_SRlatch1&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"final_project_1/txrx_fp/Phase extraction and synchronization/SRlatch1"</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBitAccurate">false</param>
      <param name="synthBusAddrWidth">10</param>
      <param name="synthBusClockMode">synthBusClockSys</param>
      <param name="synthBusDataWidth">16</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">40</param>
      <param name="synthClockFreq">40</param>
      <param name="synthClockName">clk</param>
      <param name="synthCycleAccurate">false</param>
      <param name="synthDeviceFamily">"Cyclone V"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">"5CSXFC6D 6F31C6"</param>
      <param name="synthDeviceSpeedGrade">"6_H6"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <block name="And">
        <param name="0">[/"final_project_1_txrx_fp_Phase extraction and synchronization_SRlatch1"/Or/primWireOut]</param>
        <param name="1">[/"final_project_1_txrx_fp_Phase extraction and synchronization_SRlatch1"/Not/primWireOut]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Not">
        <param name="0">[/"final_project_1_txrx_fp_Phase extraction and synchronization_SRlatch1"/inputBlock/(2 r)]</param>
        <param name="blockType">notBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Or">
        <param name="0">[/"final_project_1_txrx_fp_Phase extraction and synchronization_SRlatch1"/SampleDelay1_PostCast_primWireOut/primWireOut]</param>
        <param name="1">[/"final_project_1_txrx_fp_Phase extraction and synchronization_SRlatch1"/inputBlock/(1 s)]</param>
        <param name="blockType">orBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay1">
        <param name="0">[/"final_project_1_txrx_fp_Phase extraction and synchronization_SRlatch1"/And/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay1_PostCast_primWireOut">
        <param name="0">[/"final_project_1_txrx_fp_Phase extraction and synchronization_SRlatch1"/SampleDelay1/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeReinterp</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 s)"/>
        <wire name="(2 r)"/>
      </block>
      <block name="outputBlock">
        <param name="(1 q)">[/"final_project_1_txrx_fp_Phase extraction and synchronization_SRlatch1"/SampleDelay1_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
      </block>
    </model>
    <model name="&quot;final_project_1_txrx_fp_Phase extraction and synchronization_SRlatch2&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"final_project_1/txrx_fp/Phase extraction and synchronization/SRlatch2"</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBitAccurate">false</param>
      <param name="synthBusAddrWidth">10</param>
      <param name="synthBusClockMode">synthBusClockSys</param>
      <param name="synthBusDataWidth">16</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">40</param>
      <param name="synthClockFreq">40</param>
      <param name="synthClockName">clk</param>
      <param name="synthCycleAccurate">false</param>
      <param name="synthDeviceFamily">"Cyclone V"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">"5CSXFC6D 6F31C6"</param>
      <param name="synthDeviceSpeedGrade">"6_H6"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <block name="And">
        <param name="0">[/"final_project_1_txrx_fp_Phase extraction and synchronization_SRlatch2"/Or/primWireOut]</param>
        <param name="1">[/"final_project_1_txrx_fp_Phase extraction and synchronization_SRlatch2"/Not/primWireOut]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Not">
        <param name="0">[/"final_project_1_txrx_fp_Phase extraction and synchronization_SRlatch2"/inputBlock/(2 r)]</param>
        <param name="blockType">notBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Or">
        <param name="0">[/"final_project_1_txrx_fp_Phase extraction and synchronization_SRlatch2"/SampleDelay1_PostCast_primWireOut/primWireOut]</param>
        <param name="1">[/"final_project_1_txrx_fp_Phase extraction and synchronization_SRlatch2"/inputBlock/(1 s)]</param>
        <param name="blockType">orBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay1">
        <param name="0">[/"final_project_1_txrx_fp_Phase extraction and synchronization_SRlatch2"/And/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay1_PostCast_primWireOut">
        <param name="0">[/"final_project_1_txrx_fp_Phase extraction and synchronization_SRlatch2"/SampleDelay1/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeReinterp</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 s)"/>
        <wire name="(2 r)"/>
      </block>
      <block name="outputBlock">
        <param name="(1 q)">[/"final_project_1_txrx_fp_Phase extraction and synchronization_SRlatch2"/SampleDelay1_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
      </block>
    </model>
    <model name="&quot;final_project_1_txrx_fp_Power extraction&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) ^6 (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 25 0 0 1 0) (1 25 0 0 1 0) (1 25 0 0 1 0))</param>
      <param name="simulinkPath">"final_project_1/txrx_fp/Power extraction"</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBitAccurate">false</param>
      <param name="synthBusAddrWidth">10</param>
      <param name="synthBusClockMode">synthBusClockSys</param>
      <param name="synthBusDataWidth">16</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">40</param>
      <param name="synthClockFreq">40</param>
      <param name="synthClockName">clk</param>
      <param name="synthCycleAccurate">false</param>
      <param name="synthDeviceFamily">"Cyclone V"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">"5CSXFC6D 6F31C6"</param>
      <param name="synthDeviceSpeedGrade">"6_H6"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <block name="Add">
        <param name="0">[/"final_project_1_txrx_fp_Power extraction"/Mult1/primWireOut]</param>
        <param name="1">[/"final_project_1_txrx_fp_Power extraction"/Mult2/primWireOut]</param>
        <param name="blockType">addBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="fpcNormThreshold">0</param>
        <param name="fusedDatapath">2</param>
        <param name="simulinkExtraCacheKeys">((1 24 0 0 1 0) (1 24 0 0 1 0) (1 25 0 0 1 0))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Add1">
        <param name="0">[/"final_project_1_txrx_fp_Power extraction"/Mult3/primWireOut]</param>
        <param name="1">[/"final_project_1_txrx_fp_Power extraction"/Mult4/primWireOut]</param>
        <param name="blockType">addBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="fpcNormThreshold">0</param>
        <param name="fusedDatapath">2</param>
        <param name="simulinkExtraCacheKeys">((1 24 0 0 1 0) (1 24 0 0 1 0) (1 25 0 0 1 0))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Add2">
        <param name="0">[/"final_project_1_txrx_fp_Power extraction"/Mult5/primWireOut]</param>
        <param name="1">[/"final_project_1_txrx_fp_Power extraction"/Mult6/primWireOut]</param>
        <param name="blockType">addBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="fpcNormThreshold">0</param>
        <param name="fusedDatapath">2</param>
        <param name="simulinkExtraCacheKeys">((1 24 0 0 1 0) (1 24 0 0 1 0) (1 25 0 0 1 0))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ChannelIn">
        <param name="0">[/"final_project_1_txrx_fp_Power extraction"/inputBlock/(1 left_I)]</param>
        <param name="1">[/"final_project_1_txrx_fp_Power extraction"/inputBlock/(2 left_Q)]</param>
        <param name="2">[/"final_project_1_txrx_fp_Power extraction"/inputBlock/(3 main_I)]</param>
        <param name="3">[/"final_project_1_txrx_fp_Power extraction"/inputBlock/(4 main_Q)]</param>
        <param name="4">[/"final_project_1_txrx_fp_Power extraction"/inputBlock/(5 right_I)]</param>
        <param name="5">[/"final_project_1_txrx_fp_Power extraction"/inputBlock/(6 right_Q)]</param>
        <param name="blockType">channelInBlock</param>
        <param name="portChannel">[/"final_project_1_txrx_fp_Power extraction"/inputBlock/(8 c)]</param>
        <param name="portValid">[/"final_project_1_txrx_fp_Power extraction"/inputBlock/(7 v)]</param>
        <param name="scheduleOrigin">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 12 0 0 1 0) ^6 (1 1 0 ^4) (1 8 0 ^4) (1 12 0 0 1 0) ^6)</param>
        <param name="simulinkPath">"final_project_1/txrx_fp/Power extraction/ChannelIn"</param>
        <wire name="0"/>
        <wire name="1"/>
        <wire name="2"/>
        <wire name="3"/>
        <wire name="4"/>
        <wire name="5"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="ChannelOut">
        <param name="0">[/"final_project_1_txrx_fp_Power extraction"/Add2/primWireOut]</param>
        <param name="1">[/"final_project_1_txrx_fp_Power extraction"/Add/primWireOut]</param>
        <param name="2">[/"final_project_1_txrx_fp_Power extraction"/Add1/primWireOut]</param>
        <param name="blockType">channelOutBlock</param>
        <param name="portChannel">[/"final_project_1_txrx_fp_Power extraction"/ChannelIn/wireChannel]</param>
        <param name="portValid">[/"final_project_1_txrx_fp_Power extraction"/ChannelIn/wireValid]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 25 0 0 1 0) (1 25 0 0 1 0) (1 25 0 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 25 0 0 1 0) (1 25 0 0 1 0) (1 25 0 0 1 0))</param>
        <param name="simulinkPath">"final_project_1/txrx_fp/Power extraction/ChannelOut"</param>
        <wire name="0"/>
        <wire name="1"/>
        <wire name="2"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="Mult1">
        <param name="0">[/"final_project_1_txrx_fp_Power extraction"/ChannelIn/2]</param>
        <param name="1">[/"final_project_1_txrx_fp_Power extraction"/ChannelIn/2]</param>
        <param name="blockType">multBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 12 0 0 1 0) (1 24 0 0 1 0))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mult2">
        <param name="0">[/"final_project_1_txrx_fp_Power extraction"/ChannelIn/3]</param>
        <param name="1">[/"final_project_1_txrx_fp_Power extraction"/ChannelIn/3]</param>
        <param name="blockType">multBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 12 0 0 1 0) (1 24 0 0 1 0))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mult3">
        <param name="0">[/"final_project_1_txrx_fp_Power extraction"/ChannelIn/4]</param>
        <param name="1">[/"final_project_1_txrx_fp_Power extraction"/ChannelIn/4]</param>
        <param name="blockType">multBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 12 0 0 1 0) (1 24 0 0 1 0))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mult4">
        <param name="0">[/"final_project_1_txrx_fp_Power extraction"/ChannelIn/5]</param>
        <param name="1">[/"final_project_1_txrx_fp_Power extraction"/ChannelIn/5]</param>
        <param name="blockType">multBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 12 0 0 1 0) (1 24 0 0 1 0))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mult5">
        <param name="0">[/"final_project_1_txrx_fp_Power extraction"/ChannelIn/0]</param>
        <param name="1">[/"final_project_1_txrx_fp_Power extraction"/ChannelIn/0]</param>
        <param name="blockType">multBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 12 0 0 1 0) (1 24 0 0 1 0))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mult6">
        <param name="0">[/"final_project_1_txrx_fp_Power extraction"/ChannelIn/1]</param>
        <param name="1">[/"final_project_1_txrx_fp_Power extraction"/ChannelIn/1]</param>
        <param name="blockType">multBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 12 0 0 1 0) (1 24 0 0 1 0))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) ^6 (1 1 0 ^4) (1 8 0 ^4))</param>
        <wire name="(1 left_I)"/>
        <wire name="(2 left_Q)"/>
        <wire name="(3 main_I)"/>
        <wire name="(4 main_Q)"/>
        <wire name="(5 right_I)"/>
        <wire name="(6 right_Q)"/>
        <wire name="(7 v)"/>
        <wire name="(8 c)"/>
      </block>
      <block name="outputBlock">
        <param name="(1 qv)">[/"final_project_1_txrx_fp_Power extraction"/ChannelOut/wireValid]</param>
        <param name="(2 qc)">[/"final_project_1_txrx_fp_Power extraction"/ChannelOut/wireChannel]</param>
        <param name="(3 left_power)">[/"final_project_1_txrx_fp_Power extraction"/ChannelOut/0]</param>
        <param name="(4 main_power)">[/"final_project_1_txrx_fp_Power extraction"/ChannelOut/1]</param>
        <param name="(5 right_power)">[/"final_project_1_txrx_fp_Power extraction"/ChannelOut/2]</param>
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 25 0 0 1 0) (1 25 0 0 1 0) (1 25 0 0 1 0))</param>
      </block>
    </model>
    <model name="&quot;final_project_1_txrx_fp_Symbol recovery&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 12 0 0 1 0) (1 1 0 ^4) (1 2 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0) (1 1 0 ^4) (1 12 0 0 1 0) ^4 (1 8 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"final_project_1/txrx_fp/Symbol recovery"</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBitAccurate">false</param>
      <param name="synthBusAddrWidth">10</param>
      <param name="synthBusClockMode">synthBusClockSys</param>
      <param name="synthBusDataWidth">16</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">40</param>
      <param name="synthClockFreq">40</param>
      <param name="synthClockName">clk</param>
      <param name="synthCycleAccurate">false</param>
      <param name="synthDeviceFamily">"Cyclone V"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">"5CSXFC6D 6F31C6"</param>
      <param name="synthDeviceSpeedGrade">"6_H6"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery"/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
      <block name="(SampleDelay1 loopPin)">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery"/SampleDelay1/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
      <block name="(SampleDelay2 loopPin)">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery"/SampleDelay2/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 4 0)</param>
      </block>
      <block name="Add">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery"/latch_0L/(1 q)]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol recovery"/ChannelIn/2]</param>
        <param name="blockType">addBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="fpcNormThreshold">0</param>
        <param name="fusedDatapath">2</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 2 0 ^4) (1 5 0 ^4))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Add1">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery"/Mult3/primWireOut]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol recovery"/Mult4/primWireOut]</param>
        <param name="blockType">addBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="fpcNormThreshold">0</param>
        <param name="fusedDatapath">2</param>
        <param name="simulinkExtraCacheKeys">((1 24 0 0 1 0) (1 24 0 0 1 0) (1 25 0 0 1 0))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="And">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery"/Not/primWireOut]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol recovery"/Not2/primWireOut]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="And1">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery"/CmpEQ/primWireOut]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol recovery"/Not1/primWireOut]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="And2">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery"/And1/primWireOut]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol recovery"/SRlatch/(1 q)]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ChannelIn">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery"/inputBlock/(1 in_I)]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol recovery"/inputBlock/(2 in_Q)]</param>
        <param name="2">[/"final_project_1_txrx_fp_Symbol recovery"/inputBlock/(4 sample_crement)]</param>
        <param name="3">[/"final_project_1_txrx_fp_Symbol recovery"/inputBlock/(6 v_sample_update)]</param>
        <param name="blockType">channelInBlock</param>
        <param name="portChannel">[/"final_project_1_txrx_fp_Symbol recovery"/inputBlock/(5 c)]</param>
        <param name="portValid">[/"final_project_1_txrx_fp_Symbol recovery"/inputBlock/(3 v)]</param>
        <param name="scheduleOrigin">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0) (1 2 0 ^4) (1 1 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0) (1 2 0 ^4) (1 1 0 ^4))</param>
        <param name="simulinkPath">"final_project_1/txrx_fp/Symbol recovery/ChannelIn"</param>
        <wire name="0"/>
        <wire name="1"/>
        <wire name="2"/>
        <wire name="3"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="ChannelOut">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery"/c0_I/(1 q)]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol recovery"/c0_Q/(1 q)]</param>
        <param name="2">[/"final_project_1_txrx_fp_Symbol recovery"/c1_I/(1 q)]</param>
        <param name="3">[/"final_project_1_txrx_fp_Symbol recovery"/c1_Q/(1 q)]</param>
        <param name="4">[/"final_project_1_txrx_fp_Symbol recovery"/c2_I/(1 q)]</param>
        <param name="5">[/"final_project_1_txrx_fp_Symbol recovery"/c2_Q/(1 q)]</param>
        <param name="6">[/"final_project_1_txrx_fp_Symbol recovery"/SRlatch/(1 q)]</param>
        <param name="blockType">channelOutBlock</param>
        <param name="portChannel">[/"final_project_1_txrx_fp_Symbol recovery"/ChannelIn/wireChannel]</param>
        <param name="portValid">[/"final_project_1_txrx_fp_Symbol recovery"/And2/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 12 0 0 1 0) ^6 (1 1 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 12 0 0 1 0) ^6 (1 1 0 ^4))</param>
        <param name="simulinkPath">"final_project_1/txrx_fp/Symbol recovery/ChannelOut"</param>
        <wire name="0"/>
        <wire name="1"/>
        <wire name="2"/>
        <wire name="3"/>
        <wire name="4"/>
        <wire name="5"/>
        <wire name="6"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="ChooseBits">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery"/Add/primWireOut]</param>
        <param name="blockType">chooseBitsBlock</param>
        <param name="chooseBitsBitOffsets">(0 1)</param>
        <param name="chooseBitsOutputType">(typeUFixed 2 0)</param>
        <param name="simulinkExtraCacheKeys">((1 5 0 ^4) (1 2 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpEQ">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery"/Counter/primWireOut]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol recovery"/Const5/primWireOut]</param>
        <param name="blockType">cmpEqBlock</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4) (1 2 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpGE">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery"/Add1/primWireOut]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol recovery"/Const3/primWireOut]</param>
        <param name="blockType">cmpGEBlock</param>
        <param name="simulinkExtraCacheKeys">((1 25 0 0 1 0) (1 7 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpGE_PostCast_primWireOut">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery"/CmpGE/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const2">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const3">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 7 0)</param>
        <param name="constValue">100</param>
        <param name="simulinkExtraCacheKeys">((1 7 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const5">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 2 0)</param>
        <param name="constValue">1</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Convert">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery"/ChooseBits/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 4 0)</param>
        <param name="castRoundingMode">roundingBiased</param>
        <param name="castSaturateMode">saturateNone</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter">
        <param name="blockType">counterBlock</param>
        <param name="counterInitial">0</param>
        <param name="counterLimit">3</param>
        <param name="counterStep">1</param>
        <param name="portEnable">[/"final_project_1_txrx_fp_Symbol recovery"/And/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 2 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Demux">
        <param name="blockType">demuxBlock</param>
        <param name="demuxChannelCount">3</param>
        <param name="demuxPortData">[/"final_project_1_txrx_fp_Symbol recovery"/"Sampler I"/(1 out)]</param>
        <param name="portChannel">[/"final_project_1_txrx_fp_Symbol recovery"/Counter/primWireOut]</param>
        <param name="portValid">[/"final_project_1_txrx_fp_Symbol recovery"/And/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 1 0 ^4) (1 2 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <wire name="0"/>
        <wire name="1"/>
        <wire name="2"/>
      </block>
      <block name="Demux1">
        <param name="blockType">demuxBlock</param>
        <param name="demuxChannelCount">3</param>
        <param name="demuxPortData">[/"final_project_1_txrx_fp_Symbol recovery"/"Sampler Q"/(1 out)]</param>
        <param name="portChannel">[/"final_project_1_txrx_fp_Symbol recovery"/Counter/primWireOut]</param>
        <param name="portValid">[/"final_project_1_txrx_fp_Symbol recovery"/And/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 1 0 ^4) (1 2 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <wire name="0"/>
        <wire name="1"/>
        <wire name="2"/>
      </block>
      <block name="Mult3">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery"/"Sampler I"/(1 out)]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol recovery"/"Sampler I"/(1 out)]</param>
        <param name="blockType">multBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 12 0 0 1 0) (1 24 0 0 1 0))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mult4">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery"/"Sampler Q"/(1 out)]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol recovery"/"Sampler Q"/(1 out)]</param>
        <param name="blockType">multBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 12 0 0 1 0) (1 24 0 0 1 0))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Not">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery"/Sequence/primWireOut]</param>
        <param name="blockType">notBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Not1">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery"/SampleDelay1/primWireOut]</param>
        <param name="blockType">notBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Not2">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery"/SampleDelay/primWireOut]</param>
        <param name="blockType">notBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SRlatch">
        <param name="(1 s)">[/"final_project_1_txrx_fp_Symbol recovery"/CmpGE_PostCast_primWireOut/primWireOut]</param>
        <param name="(2 r)">[/"final_project_1_txrx_fp_Symbol recovery"/Const2/primWireOut]</param>
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"final_project_1_txrx_fp_Symbol recovery_SRlatch"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 q)"/>
      </block>
      <block name="SampleDelay">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery"/Not/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay1">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery"/CmpEQ/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay2">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery"/Convert/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="&quot;Sampler I&quot;">
        <param name="(1 in)">[/"final_project_1_txrx_fp_Symbol recovery"/"Signal buffer I"/(1 q)]</param>
        <param name="(2 sel)">[/"final_project_1_txrx_fp_Symbol recovery"/Convert/primWireOut]</param>
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"final_project_1_txrx_fp_Symbol recovery_Sampler I"]</param>
        <param name="simulinkExtraCacheKeys">((12 12 0 0 1 0) (1 4 0 ^4) (1 12 0 0 1 0))</param>
        <wire name="(1 out)"/>
      </block>
      <block name="&quot;Sampler Q&quot;">
        <param name="(1 in)">[/"final_project_1_txrx_fp_Symbol recovery"/"Signal buffer Q"/(1 q)]</param>
        <param name="(2 sel)">[/"final_project_1_txrx_fp_Symbol recovery"/Convert/primWireOut]</param>
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"final_project_1_txrx_fp_Symbol recovery_Sampler Q"]</param>
        <param name="simulinkExtraCacheKeys">((12 12 0 0 1 0) (1 4 0 ^4) (1 12 0 0 1 0))</param>
        <wire name="(1 out)"/>
      </block>
      <block name="Sequence">
        <param name="blockType">sequenceBlock</param>
        <param name="portEnable">[/"final_project_1_txrx_fp_Symbol recovery"/SRlatch/(1 q)]</param>
        <param name="sequencePeriod">4</param>
        <param name="sequencePhase">2</param>
        <param name="sequenceStep">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="&quot;Signal buffer I&quot;">
        <param name="(1 a)">[/"final_project_1_txrx_fp_Symbol recovery"/ChannelIn/0]</param>
        <param name="(2 e)">[/"final_project_1_txrx_fp_Symbol recovery"/ChannelIn/wireValid]</param>
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I"]</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 1 0 ^4) (12 12 0 0 1 0) (1 1 0 ^4))</param>
        <wire name="(1 q)"/>
        <wire name="(2 qv)"/>
      </block>
      <block name="&quot;Signal buffer Q&quot;">
        <param name="(1 a)">[/"final_project_1_txrx_fp_Symbol recovery"/ChannelIn/1]</param>
        <param name="(2 e)">[/"final_project_1_txrx_fp_Symbol recovery"/ChannelIn/wireValid]</param>
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q"]</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 1 0 ^4) (12 12 0 0 1 0) (1 1 0 ^4))</param>
        <wire name="(1 q)"/>
        <wire name="(2 qv)"/>
      </block>
      <block name="c0_I">
        <param name="(1 e)">[/"final_project_1_txrx_fp_Symbol recovery"/And1/primWireOut]</param>
        <param name="(2 d)">[/"final_project_1_txrx_fp_Symbol recovery"/Demux/0]</param>
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"final_project_1_txrx_fp_Symbol recovery_c0_I"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <wire name="(1 q)"/>
      </block>
      <block name="c0_Q">
        <param name="(1 e)">[/"final_project_1_txrx_fp_Symbol recovery"/And1/primWireOut]</param>
        <param name="(2 d)">[/"final_project_1_txrx_fp_Symbol recovery"/Demux1/0]</param>
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"final_project_1_txrx_fp_Symbol recovery_c0_Q"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <wire name="(1 q)"/>
      </block>
      <block name="c1_I">
        <param name="(1 e)">[/"final_project_1_txrx_fp_Symbol recovery"/And1/primWireOut]</param>
        <param name="(2 d)">[/"final_project_1_txrx_fp_Symbol recovery"/Demux/1]</param>
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"final_project_1_txrx_fp_Symbol recovery_c1_I"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <wire name="(1 q)"/>
      </block>
      <block name="c1_Q">
        <param name="(1 e)">[/"final_project_1_txrx_fp_Symbol recovery"/And1/primWireOut]</param>
        <param name="(2 d)">[/"final_project_1_txrx_fp_Symbol recovery"/Demux1/1]</param>
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"final_project_1_txrx_fp_Symbol recovery_c1_Q"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <wire name="(1 q)"/>
      </block>
      <block name="c2_I">
        <param name="(1 e)">[/"final_project_1_txrx_fp_Symbol recovery"/And1/primWireOut]</param>
        <param name="(2 d)">[/"final_project_1_txrx_fp_Symbol recovery"/Demux/2]</param>
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"final_project_1_txrx_fp_Symbol recovery_c2_I"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <wire name="(1 q)"/>
      </block>
      <block name="c2_Q">
        <param name="(1 e)">[/"final_project_1_txrx_fp_Symbol recovery"/And1/primWireOut]</param>
        <param name="(2 d)">[/"final_project_1_txrx_fp_Symbol recovery"/Demux1/2]</param>
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"final_project_1_txrx_fp_Symbol recovery_c2_Q"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <wire name="(1 q)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 12 0 0 1 0) (1 1 0 ^4) (1 2 0 ^4) (1 8 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 in_I)"/>
        <wire name="(2 in_Q)"/>
        <wire name="(3 v)"/>
        <wire name="(4 sample_crement)"/>
        <wire name="(5 c)"/>
        <wire name="(6 v_sample_update)"/>
      </block>
      <block name="latch_0L">
        <param name="(1 e)">[/"final_project_1_txrx_fp_Symbol recovery"/ChannelIn/3]</param>
        <param name="(2 d)">[/"final_project_1_txrx_fp_Symbol recovery"/SampleDelay2/primWireOut]</param>
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"final_project_1_txrx_fp_Symbol recovery_latch_0L"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="(1 q)"/>
      </block>
      <block name="outputBlock">
        <param name="(1 left_I)">[/"final_project_1_txrx_fp_Symbol recovery"/ChannelOut/0]</param>
        <param name="(2 left_Q)">[/"final_project_1_txrx_fp_Symbol recovery"/ChannelOut/1]</param>
        <param name="(3 qv)">[/"final_project_1_txrx_fp_Symbol recovery"/ChannelOut/wireValid]</param>
        <param name="(4 main_I)">[/"final_project_1_txrx_fp_Symbol recovery"/ChannelOut/2]</param>
        <param name="(5 main_Q)">[/"final_project_1_txrx_fp_Symbol recovery"/ChannelOut/3]</param>
        <param name="(6 right_I)">[/"final_project_1_txrx_fp_Symbol recovery"/ChannelOut/4]</param>
        <param name="(7 right_Q)">[/"final_project_1_txrx_fp_Symbol recovery"/ChannelOut/5]</param>
        <param name="(8 qc)">[/"final_project_1_txrx_fp_Symbol recovery"/ChannelOut/wireChannel]</param>
        <param name="(9 packet_trigger)">[/"final_project_1_txrx_fp_Symbol recovery"/ChannelOut/6]</param>
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 12 0 0 1 0) (1 1 0 ^4) (1 12 0 0 1 0) ^4 (1 8 0 ^4) (1 1 0 ^4))</param>
      </block>
    </model>
    <model name="&quot;final_project_1_txrx_fp_Symbol recovery_SRlatch&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"final_project_1/txrx_fp/Symbol recovery/SRlatch"</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBitAccurate">false</param>
      <param name="synthBusAddrWidth">10</param>
      <param name="synthBusClockMode">synthBusClockSys</param>
      <param name="synthBusDataWidth">16</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">40</param>
      <param name="synthClockFreq">40</param>
      <param name="synthClockName">clk</param>
      <param name="synthCycleAccurate">false</param>
      <param name="synthDeviceFamily">"Cyclone V"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">"5CSXFC6D 6F31C6"</param>
      <param name="synthDeviceSpeedGrade">"6_H6"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <block name="And">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_SRlatch"/Or/primWireOut]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol recovery_SRlatch"/Not/primWireOut]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Not">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_SRlatch"/inputBlock/(2 r)]</param>
        <param name="blockType">notBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Or">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_SRlatch"/SampleDelay1_PostCast_primWireOut/primWireOut]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol recovery_SRlatch"/inputBlock/(1 s)]</param>
        <param name="blockType">orBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay1">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_SRlatch"/And/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay1_PostCast_primWireOut">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_SRlatch"/SampleDelay1/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeReinterp</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 s)"/>
        <wire name="(2 r)"/>
      </block>
      <block name="outputBlock">
        <param name="(1 q)">[/"final_project_1_txrx_fp_Symbol recovery_SRlatch"/SampleDelay1_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
      </block>
    </model>
    <model name="&quot;final_project_1_txrx_fp_Symbol recovery_Sampler I&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="simulinkExtraCacheKeys">((12 12 0 0 1 0) (1 4 0 ^4) (1 12 0 0 1 0))</param>
      <param name="simulinkPath">"final_project_1/txrx_fp/Symbol recovery/Sampler I"</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBitAccurate">false</param>
      <param name="synthBusAddrWidth">10</param>
      <param name="synthBusClockMode">synthBusClockSys</param>
      <param name="synthBusDataWidth">16</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">40</param>
      <param name="synthClockFreq">40</param>
      <param name="synthClockName">clk</param>
      <param name="synthCycleAccurate">false</param>
      <param name="synthDeviceFamily">"Cyclone V"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">"5CSXFC6D 6F31C6"</param>
      <param name="synthDeviceSpeedGrade">"6_H6"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <block name="Demux">
        <param name="blockType">vectorSplitBlock</param>
        <param name="simulinkExtraCacheKeys">((12 12 0 0 1 0) (1 12 0 0 1 0) ^12)</param>
        <param name="vectorSplitPortIn">[/"final_project_1_txrx_fp_Symbol recovery_Sampler I"/inputBlock/(1 in)]</param>
        <wire name="0"/>
        <wire name="1"/>
        <wire name="2"/>
        <wire name="3"/>
        <wire name="4"/>
        <wire name="5"/>
        <wire name="6"/>
        <wire name="7"/>
        <wire name="8"/>
        <wire name="9"/>
        <wire name="10"/>
        <wire name="11"/>
      </block>
      <block name="Mux">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_Sampler I"/Demux/0]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol recovery_Sampler I"/Demux/1]</param>
        <param name="2">[/"final_project_1_txrx_fp_Symbol recovery_Sampler I"/Demux/2]</param>
        <param name="3">[/"final_project_1_txrx_fp_Symbol recovery_Sampler I"/Demux/3]</param>
        <param name="4">[/"final_project_1_txrx_fp_Symbol recovery_Sampler I"/Demux/4]</param>
        <param name="5">[/"final_project_1_txrx_fp_Symbol recovery_Sampler I"/Demux/5]</param>
        <param name="6">[/"final_project_1_txrx_fp_Symbol recovery_Sampler I"/Demux/6]</param>
        <param name="7">[/"final_project_1_txrx_fp_Symbol recovery_Sampler I"/Demux/7]</param>
        <param name="8">[/"final_project_1_txrx_fp_Symbol recovery_Sampler I"/Demux/8]</param>
        <param name="9">[/"final_project_1_txrx_fp_Symbol recovery_Sampler I"/Demux/9]</param>
        <param name="10">[/"final_project_1_txrx_fp_Symbol recovery_Sampler I"/Demux/10]</param>
        <param name="11">[/"final_project_1_txrx_fp_Symbol recovery_Sampler I"/Demux/11]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"final_project_1_txrx_fp_Symbol recovery_Sampler I"/inputBlock/(2 sel)]</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 12 0 0 1 0) ^13)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((12 12 0 0 1 0) (1 4 0 ^4))</param>
        <wire name="(1 in)"/>
        <wire name="(2 sel)"/>
      </block>
      <block name="outputBlock">
        <param name="(1 out)">[/"final_project_1_txrx_fp_Symbol recovery_Sampler I"/Mux/primWireOut]</param>
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0))</param>
      </block>
    </model>
    <model name="&quot;final_project_1_txrx_fp_Symbol recovery_Sampler Q&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="simulinkExtraCacheKeys">((12 12 0 0 1 0) (1 4 0 ^4) (1 12 0 0 1 0))</param>
      <param name="simulinkPath">"final_project_1/txrx_fp/Symbol recovery/Sampler Q"</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBitAccurate">false</param>
      <param name="synthBusAddrWidth">10</param>
      <param name="synthBusClockMode">synthBusClockSys</param>
      <param name="synthBusDataWidth">16</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">40</param>
      <param name="synthClockFreq">40</param>
      <param name="synthClockName">clk</param>
      <param name="synthCycleAccurate">false</param>
      <param name="synthDeviceFamily">"Cyclone V"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">"5CSXFC6D 6F31C6"</param>
      <param name="synthDeviceSpeedGrade">"6_H6"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <block name="Demux">
        <param name="blockType">vectorSplitBlock</param>
        <param name="simulinkExtraCacheKeys">((12 12 0 0 1 0) (1 12 0 0 1 0) ^12)</param>
        <param name="vectorSplitPortIn">[/"final_project_1_txrx_fp_Symbol recovery_Sampler Q"/inputBlock/(1 in)]</param>
        <wire name="0"/>
        <wire name="1"/>
        <wire name="2"/>
        <wire name="3"/>
        <wire name="4"/>
        <wire name="5"/>
        <wire name="6"/>
        <wire name="7"/>
        <wire name="8"/>
        <wire name="9"/>
        <wire name="10"/>
        <wire name="11"/>
      </block>
      <block name="Mux">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_Sampler Q"/Demux/0]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol recovery_Sampler Q"/Demux/1]</param>
        <param name="2">[/"final_project_1_txrx_fp_Symbol recovery_Sampler Q"/Demux/2]</param>
        <param name="3">[/"final_project_1_txrx_fp_Symbol recovery_Sampler Q"/Demux/3]</param>
        <param name="4">[/"final_project_1_txrx_fp_Symbol recovery_Sampler Q"/Demux/4]</param>
        <param name="5">[/"final_project_1_txrx_fp_Symbol recovery_Sampler Q"/Demux/5]</param>
        <param name="6">[/"final_project_1_txrx_fp_Symbol recovery_Sampler Q"/Demux/6]</param>
        <param name="7">[/"final_project_1_txrx_fp_Symbol recovery_Sampler Q"/Demux/7]</param>
        <param name="8">[/"final_project_1_txrx_fp_Symbol recovery_Sampler Q"/Demux/8]</param>
        <param name="9">[/"final_project_1_txrx_fp_Symbol recovery_Sampler Q"/Demux/9]</param>
        <param name="10">[/"final_project_1_txrx_fp_Symbol recovery_Sampler Q"/Demux/10]</param>
        <param name="11">[/"final_project_1_txrx_fp_Symbol recovery_Sampler Q"/Demux/11]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"final_project_1_txrx_fp_Symbol recovery_Sampler Q"/inputBlock/(2 sel)]</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 12 0 0 1 0) ^13)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((12 12 0 0 1 0) (1 4 0 ^4))</param>
        <wire name="(1 in)"/>
        <wire name="(2 sel)"/>
      </block>
      <block name="outputBlock">
        <param name="(1 out)">[/"final_project_1_txrx_fp_Symbol recovery_Sampler Q"/Mux/primWireOut]</param>
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0))</param>
      </block>
    </model>
    <model name="&quot;final_project_1_txrx_fp_Symbol recovery_Signal buffer I&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 1 0 ^4) (12 12 0 0 1 0) (1 1 0 ^4))</param>
      <param name="simulinkPath">"final_project_1/txrx_fp/Symbol recovery/Signal buffer I"</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBitAccurate">false</param>
      <param name="synthBusAddrWidth">10</param>
      <param name="synthBusClockMode">synthBusClockSys</param>
      <param name="synthBusDataWidth">16</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">40</param>
      <param name="synthClockFreq">40</param>
      <param name="synthClockName">clk</param>
      <param name="synthCycleAccurate">false</param>
      <param name="synthDeviceFamily">"Cyclone V"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">"5CSXFC6D 6F31C6"</param>
      <param name="synthDeviceSpeedGrade">"6_H6"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <block name="Mux">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I"/tap11/(1 q)]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I"/tap10/(1 q)]</param>
        <param name="2">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I"/tap9/(1 q)]</param>
        <param name="3">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I"/tap8/(1 q)]</param>
        <param name="4">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I"/tap7/(1 q)]</param>
        <param name="5">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I"/tap6/(1 q)]</param>
        <param name="6">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I"/tap5/(1 q)]</param>
        <param name="7">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I"/tap4/(1 q)]</param>
        <param name="8">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I"/tap3/(1 q)]</param>
        <param name="9">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I"/tap2/(1 q)]</param>
        <param name="10">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I"/tap1/(1 q)]</param>
        <param name="11">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I"/tap0/(1 q)]</param>
        <param name="blockType">vectorConcatBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) ^12 (12 12 0 0 1 0))</param>
        <wire name="vectorConcatWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 1 0 ^4))</param>
        <wire name="(1 a)"/>
        <wire name="(2 e)"/>
      </block>
      <block name="outputBlock">
        <param name="(1 q)">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I"/Mux/vectorConcatWireOut]</param>
        <param name="(2 qv)">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I"/inputBlock/(2 e)]</param>
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((12 12 0 0 1 0) (1 1 0 ^4))</param>
      </block>
      <block name="tap0">
        <param name="(1 e)">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I"/inputBlock/(2 e)]</param>
        <param name="(2 d)">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I"/inputBlock/(1 a)]</param>
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap0"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <wire name="(1 q)"/>
      </block>
      <block name="tap1">
        <param name="(1 e)">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I"/inputBlock/(2 e)]</param>
        <param name="(2 d)">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I"/tap0/(1 q)]</param>
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap1"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <wire name="(1 q)"/>
      </block>
      <block name="tap10">
        <param name="(1 e)">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I"/inputBlock/(2 e)]</param>
        <param name="(2 d)">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I"/tap9/(1 q)]</param>
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap10"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <wire name="(1 q)"/>
      </block>
      <block name="tap11">
        <param name="(1 e)">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I"/inputBlock/(2 e)]</param>
        <param name="(2 d)">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I"/tap10/(1 q)]</param>
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap11"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <wire name="(1 q)"/>
      </block>
      <block name="tap2">
        <param name="(1 e)">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I"/inputBlock/(2 e)]</param>
        <param name="(2 d)">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I"/tap1/(1 q)]</param>
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap2"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <wire name="(1 q)"/>
      </block>
      <block name="tap3">
        <param name="(1 e)">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I"/inputBlock/(2 e)]</param>
        <param name="(2 d)">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I"/tap2/(1 q)]</param>
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap3"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <wire name="(1 q)"/>
      </block>
      <block name="tap4">
        <param name="(1 e)">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I"/inputBlock/(2 e)]</param>
        <param name="(2 d)">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I"/tap3/(1 q)]</param>
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap4"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <wire name="(1 q)"/>
      </block>
      <block name="tap5">
        <param name="(1 e)">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I"/inputBlock/(2 e)]</param>
        <param name="(2 d)">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I"/tap4/(1 q)]</param>
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap5"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <wire name="(1 q)"/>
      </block>
      <block name="tap6">
        <param name="(1 e)">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I"/inputBlock/(2 e)]</param>
        <param name="(2 d)">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I"/tap5/(1 q)]</param>
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap6"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <wire name="(1 q)"/>
      </block>
      <block name="tap7">
        <param name="(1 e)">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I"/inputBlock/(2 e)]</param>
        <param name="(2 d)">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I"/tap6/(1 q)]</param>
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap7"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <wire name="(1 q)"/>
      </block>
      <block name="tap8">
        <param name="(1 e)">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I"/inputBlock/(2 e)]</param>
        <param name="(2 d)">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I"/tap7/(1 q)]</param>
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap8"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <wire name="(1 q)"/>
      </block>
      <block name="tap9">
        <param name="(1 e)">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I"/inputBlock/(2 e)]</param>
        <param name="(2 d)">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I"/tap8/(1 q)]</param>
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap9"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <wire name="(1 q)"/>
      </block>
    </model>
    <model name="&quot;final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap0&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
      <param name="simulinkPath">"final_project_1/txrx_fp/Symbol recovery/Signal buffer I/tap0"</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBitAccurate">false</param>
      <param name="synthBusAddrWidth">10</param>
      <param name="synthBusClockMode">synthBusClockSys</param>
      <param name="synthBusDataWidth">16</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">40</param>
      <param name="synthClockFreq">40</param>
      <param name="synthClockName">clk</param>
      <param name="synthCycleAccurate">false</param>
      <param name="synthDeviceFamily">"Cyclone V"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">"5CSXFC6D 6F31C6"</param>
      <param name="synthDeviceSpeedGrade">"6_H6"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap0"/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeSFixed 12 0)</param>
      </block>
      <block name="Mux">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap0"/SampleDelay/primWireOut]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap0"/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap0"/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap0"/inputBlock/(2 d)]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap0"/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <param name="typePinPortTypes">((typeSFixed 12 0) (typeSFixed 12 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap0"/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="(1 q)">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap0"/Mux/primWireOut]</param>
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0))</param>
      </block>
    </model>
    <model name="&quot;final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap1&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
      <param name="simulinkPath">"final_project_1/txrx_fp/Symbol recovery/Signal buffer I/tap1"</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBitAccurate">false</param>
      <param name="synthBusAddrWidth">10</param>
      <param name="synthBusClockMode">synthBusClockSys</param>
      <param name="synthBusDataWidth">16</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">40</param>
      <param name="synthClockFreq">40</param>
      <param name="synthClockName">clk</param>
      <param name="synthCycleAccurate">false</param>
      <param name="synthDeviceFamily">"Cyclone V"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">"5CSXFC6D 6F31C6"</param>
      <param name="synthDeviceSpeedGrade">"6_H6"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap1"/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeSFixed 12 0)</param>
      </block>
      <block name="Mux">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap1"/SampleDelay/primWireOut]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap1"/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap1"/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap1"/inputBlock/(2 d)]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap1"/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <param name="typePinPortTypes">((typeSFixed 12 0) (typeSFixed 12 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap1"/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="(1 q)">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap1"/SampleDelay/primWireOut]</param>
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0))</param>
      </block>
    </model>
    <model name="&quot;final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap10&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
      <param name="simulinkPath">"final_project_1/txrx_fp/Symbol recovery/Signal buffer I/tap10"</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBitAccurate">false</param>
      <param name="synthBusAddrWidth">10</param>
      <param name="synthBusClockMode">synthBusClockSys</param>
      <param name="synthBusDataWidth">16</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">40</param>
      <param name="synthClockFreq">40</param>
      <param name="synthClockName">clk</param>
      <param name="synthCycleAccurate">false</param>
      <param name="synthDeviceFamily">"Cyclone V"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">"5CSXFC6D 6F31C6"</param>
      <param name="synthDeviceSpeedGrade">"6_H6"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap10"/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeSFixed 12 0)</param>
      </block>
      <block name="Mux">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap10"/SampleDelay/primWireOut]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap10"/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap10"/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap10"/inputBlock/(2 d)]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap10"/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <param name="typePinPortTypes">((typeSFixed 12 0) (typeSFixed 12 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap10"/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="(1 q)">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap10"/SampleDelay/primWireOut]</param>
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0))</param>
      </block>
    </model>
    <model name="&quot;final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap11&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
      <param name="simulinkPath">"final_project_1/txrx_fp/Symbol recovery/Signal buffer I/tap11"</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBitAccurate">false</param>
      <param name="synthBusAddrWidth">10</param>
      <param name="synthBusClockMode">synthBusClockSys</param>
      <param name="synthBusDataWidth">16</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">40</param>
      <param name="synthClockFreq">40</param>
      <param name="synthClockName">clk</param>
      <param name="synthCycleAccurate">false</param>
      <param name="synthDeviceFamily">"Cyclone V"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">"5CSXFC6D 6F31C6"</param>
      <param name="synthDeviceSpeedGrade">"6_H6"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap11"/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeSFixed 12 0)</param>
      </block>
      <block name="Mux">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap11"/SampleDelay/primWireOut]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap11"/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap11"/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap11"/inputBlock/(2 d)]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap11"/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <param name="typePinPortTypes">((typeSFixed 12 0) (typeSFixed 12 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap11"/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="(1 q)">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap11"/SampleDelay/primWireOut]</param>
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0))</param>
      </block>
    </model>
    <model name="&quot;final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap2&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
      <param name="simulinkPath">"final_project_1/txrx_fp/Symbol recovery/Signal buffer I/tap2"</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBitAccurate">false</param>
      <param name="synthBusAddrWidth">10</param>
      <param name="synthBusClockMode">synthBusClockSys</param>
      <param name="synthBusDataWidth">16</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">40</param>
      <param name="synthClockFreq">40</param>
      <param name="synthClockName">clk</param>
      <param name="synthCycleAccurate">false</param>
      <param name="synthDeviceFamily">"Cyclone V"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">"5CSXFC6D 6F31C6"</param>
      <param name="synthDeviceSpeedGrade">"6_H6"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap2"/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeSFixed 12 0)</param>
      </block>
      <block name="Mux">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap2"/SampleDelay/primWireOut]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap2"/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap2"/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap2"/inputBlock/(2 d)]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap2"/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <param name="typePinPortTypes">((typeSFixed 12 0) (typeSFixed 12 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap2"/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="(1 q)">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap2"/SampleDelay/primWireOut]</param>
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0))</param>
      </block>
    </model>
    <model name="&quot;final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap3&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
      <param name="simulinkPath">"final_project_1/txrx_fp/Symbol recovery/Signal buffer I/tap3"</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBitAccurate">false</param>
      <param name="synthBusAddrWidth">10</param>
      <param name="synthBusClockMode">synthBusClockSys</param>
      <param name="synthBusDataWidth">16</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">40</param>
      <param name="synthClockFreq">40</param>
      <param name="synthClockName">clk</param>
      <param name="synthCycleAccurate">false</param>
      <param name="synthDeviceFamily">"Cyclone V"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">"5CSXFC6D 6F31C6"</param>
      <param name="synthDeviceSpeedGrade">"6_H6"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap3"/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeSFixed 12 0)</param>
      </block>
      <block name="Mux">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap3"/SampleDelay/primWireOut]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap3"/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap3"/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap3"/inputBlock/(2 d)]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap3"/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <param name="typePinPortTypes">((typeSFixed 12 0) (typeSFixed 12 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap3"/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="(1 q)">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap3"/SampleDelay/primWireOut]</param>
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0))</param>
      </block>
    </model>
    <model name="&quot;final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap4&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
      <param name="simulinkPath">"final_project_1/txrx_fp/Symbol recovery/Signal buffer I/tap4"</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBitAccurate">false</param>
      <param name="synthBusAddrWidth">10</param>
      <param name="synthBusClockMode">synthBusClockSys</param>
      <param name="synthBusDataWidth">16</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">40</param>
      <param name="synthClockFreq">40</param>
      <param name="synthClockName">clk</param>
      <param name="synthCycleAccurate">false</param>
      <param name="synthDeviceFamily">"Cyclone V"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">"5CSXFC6D 6F31C6"</param>
      <param name="synthDeviceSpeedGrade">"6_H6"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap4"/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeSFixed 12 0)</param>
      </block>
      <block name="Mux">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap4"/SampleDelay/primWireOut]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap4"/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap4"/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap4"/inputBlock/(2 d)]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap4"/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <param name="typePinPortTypes">((typeSFixed 12 0) (typeSFixed 12 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap4"/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="(1 q)">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap4"/SampleDelay/primWireOut]</param>
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0))</param>
      </block>
    </model>
    <model name="&quot;final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap5&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
      <param name="simulinkPath">"final_project_1/txrx_fp/Symbol recovery/Signal buffer I/tap5"</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBitAccurate">false</param>
      <param name="synthBusAddrWidth">10</param>
      <param name="synthBusClockMode">synthBusClockSys</param>
      <param name="synthBusDataWidth">16</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">40</param>
      <param name="synthClockFreq">40</param>
      <param name="synthClockName">clk</param>
      <param name="synthCycleAccurate">false</param>
      <param name="synthDeviceFamily">"Cyclone V"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">"5CSXFC6D 6F31C6"</param>
      <param name="synthDeviceSpeedGrade">"6_H6"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap5"/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeSFixed 12 0)</param>
      </block>
      <block name="Mux">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap5"/SampleDelay/primWireOut]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap5"/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap5"/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap5"/inputBlock/(2 d)]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap5"/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <param name="typePinPortTypes">((typeSFixed 12 0) (typeSFixed 12 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap5"/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="(1 q)">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap5"/SampleDelay/primWireOut]</param>
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0))</param>
      </block>
    </model>
    <model name="&quot;final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap6&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
      <param name="simulinkPath">"final_project_1/txrx_fp/Symbol recovery/Signal buffer I/tap6"</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBitAccurate">false</param>
      <param name="synthBusAddrWidth">10</param>
      <param name="synthBusClockMode">synthBusClockSys</param>
      <param name="synthBusDataWidth">16</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">40</param>
      <param name="synthClockFreq">40</param>
      <param name="synthClockName">clk</param>
      <param name="synthCycleAccurate">false</param>
      <param name="synthDeviceFamily">"Cyclone V"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">"5CSXFC6D 6F31C6"</param>
      <param name="synthDeviceSpeedGrade">"6_H6"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap6"/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeSFixed 12 0)</param>
      </block>
      <block name="Mux">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap6"/SampleDelay/primWireOut]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap6"/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap6"/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap6"/inputBlock/(2 d)]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap6"/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <param name="typePinPortTypes">((typeSFixed 12 0) (typeSFixed 12 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap6"/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="(1 q)">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap6"/SampleDelay/primWireOut]</param>
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0))</param>
      </block>
    </model>
    <model name="&quot;final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap7&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
      <param name="simulinkPath">"final_project_1/txrx_fp/Symbol recovery/Signal buffer I/tap7"</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBitAccurate">false</param>
      <param name="synthBusAddrWidth">10</param>
      <param name="synthBusClockMode">synthBusClockSys</param>
      <param name="synthBusDataWidth">16</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">40</param>
      <param name="synthClockFreq">40</param>
      <param name="synthClockName">clk</param>
      <param name="synthCycleAccurate">false</param>
      <param name="synthDeviceFamily">"Cyclone V"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">"5CSXFC6D 6F31C6"</param>
      <param name="synthDeviceSpeedGrade">"6_H6"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap7"/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeSFixed 12 0)</param>
      </block>
      <block name="Mux">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap7"/SampleDelay/primWireOut]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap7"/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap7"/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap7"/inputBlock/(2 d)]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap7"/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <param name="typePinPortTypes">((typeSFixed 12 0) (typeSFixed 12 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap7"/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="(1 q)">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap7"/SampleDelay/primWireOut]</param>
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0))</param>
      </block>
    </model>
    <model name="&quot;final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap8&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
      <param name="simulinkPath">"final_project_1/txrx_fp/Symbol recovery/Signal buffer I/tap8"</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBitAccurate">false</param>
      <param name="synthBusAddrWidth">10</param>
      <param name="synthBusClockMode">synthBusClockSys</param>
      <param name="synthBusDataWidth">16</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">40</param>
      <param name="synthClockFreq">40</param>
      <param name="synthClockName">clk</param>
      <param name="synthCycleAccurate">false</param>
      <param name="synthDeviceFamily">"Cyclone V"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">"5CSXFC6D 6F31C6"</param>
      <param name="synthDeviceSpeedGrade">"6_H6"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap8"/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeSFixed 12 0)</param>
      </block>
      <block name="Mux">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap8"/SampleDelay/primWireOut]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap8"/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap8"/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap8"/inputBlock/(2 d)]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap8"/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <param name="typePinPortTypes">((typeSFixed 12 0) (typeSFixed 12 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap8"/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="(1 q)">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap8"/SampleDelay/primWireOut]</param>
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0))</param>
      </block>
    </model>
    <model name="&quot;final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap9&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
      <param name="simulinkPath">"final_project_1/txrx_fp/Symbol recovery/Signal buffer I/tap9"</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBitAccurate">false</param>
      <param name="synthBusAddrWidth">10</param>
      <param name="synthBusClockMode">synthBusClockSys</param>
      <param name="synthBusDataWidth">16</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">40</param>
      <param name="synthClockFreq">40</param>
      <param name="synthClockName">clk</param>
      <param name="synthCycleAccurate">false</param>
      <param name="synthDeviceFamily">"Cyclone V"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">"5CSXFC6D 6F31C6"</param>
      <param name="synthDeviceSpeedGrade">"6_H6"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap9"/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeSFixed 12 0)</param>
      </block>
      <block name="Mux">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap9"/SampleDelay/primWireOut]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap9"/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap9"/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap9"/inputBlock/(2 d)]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap9"/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <param name="typePinPortTypes">((typeSFixed 12 0) (typeSFixed 12 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap9"/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="(1 q)">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer I_tap9"/SampleDelay/primWireOut]</param>
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0))</param>
      </block>
    </model>
    <model name="&quot;final_project_1_txrx_fp_Symbol recovery_Signal buffer Q&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 1 0 ^4) (12 12 0 0 1 0) (1 1 0 ^4))</param>
      <param name="simulinkPath">"final_project_1/txrx_fp/Symbol recovery/Signal buffer Q"</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBitAccurate">false</param>
      <param name="synthBusAddrWidth">10</param>
      <param name="synthBusClockMode">synthBusClockSys</param>
      <param name="synthBusDataWidth">16</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">40</param>
      <param name="synthClockFreq">40</param>
      <param name="synthClockName">clk</param>
      <param name="synthCycleAccurate">false</param>
      <param name="synthDeviceFamily">"Cyclone V"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">"5CSXFC6D 6F31C6"</param>
      <param name="synthDeviceSpeedGrade">"6_H6"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <block name="Mux">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q"/tap11/(1 q)]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q"/tap10/(1 q)]</param>
        <param name="2">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q"/tap9/(1 q)]</param>
        <param name="3">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q"/tap8/(1 q)]</param>
        <param name="4">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q"/tap7/(1 q)]</param>
        <param name="5">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q"/tap6/(1 q)]</param>
        <param name="6">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q"/tap5/(1 q)]</param>
        <param name="7">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q"/tap4/(1 q)]</param>
        <param name="8">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q"/tap3/(1 q)]</param>
        <param name="9">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q"/tap2/(1 q)]</param>
        <param name="10">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q"/tap1/(1 q)]</param>
        <param name="11">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q"/tap0/(1 q)]</param>
        <param name="blockType">vectorConcatBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) ^12 (12 12 0 0 1 0))</param>
        <wire name="vectorConcatWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 1 0 ^4))</param>
        <wire name="(1 a)"/>
        <wire name="(2 e)"/>
      </block>
      <block name="outputBlock">
        <param name="(1 q)">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q"/Mux/vectorConcatWireOut]</param>
        <param name="(2 qv)">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q"/inputBlock/(2 e)]</param>
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((12 12 0 0 1 0) (1 1 0 ^4))</param>
      </block>
      <block name="tap0">
        <param name="(1 e)">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q"/inputBlock/(2 e)]</param>
        <param name="(2 d)">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q"/inputBlock/(1 a)]</param>
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap0"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <wire name="(1 q)"/>
      </block>
      <block name="tap1">
        <param name="(1 e)">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q"/inputBlock/(2 e)]</param>
        <param name="(2 d)">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q"/tap0/(1 q)]</param>
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap1"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <wire name="(1 q)"/>
      </block>
      <block name="tap10">
        <param name="(1 e)">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q"/inputBlock/(2 e)]</param>
        <param name="(2 d)">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q"/tap9/(1 q)]</param>
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap10"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <wire name="(1 q)"/>
      </block>
      <block name="tap11">
        <param name="(1 e)">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q"/inputBlock/(2 e)]</param>
        <param name="(2 d)">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q"/tap10/(1 q)]</param>
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap11"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <wire name="(1 q)"/>
      </block>
      <block name="tap2">
        <param name="(1 e)">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q"/inputBlock/(2 e)]</param>
        <param name="(2 d)">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q"/tap1/(1 q)]</param>
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap2"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <wire name="(1 q)"/>
      </block>
      <block name="tap3">
        <param name="(1 e)">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q"/inputBlock/(2 e)]</param>
        <param name="(2 d)">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q"/tap2/(1 q)]</param>
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap3"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <wire name="(1 q)"/>
      </block>
      <block name="tap4">
        <param name="(1 e)">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q"/inputBlock/(2 e)]</param>
        <param name="(2 d)">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q"/tap3/(1 q)]</param>
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap4"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <wire name="(1 q)"/>
      </block>
      <block name="tap5">
        <param name="(1 e)">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q"/inputBlock/(2 e)]</param>
        <param name="(2 d)">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q"/tap4/(1 q)]</param>
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap5"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <wire name="(1 q)"/>
      </block>
      <block name="tap6">
        <param name="(1 e)">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q"/inputBlock/(2 e)]</param>
        <param name="(2 d)">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q"/tap5/(1 q)]</param>
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap6"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <wire name="(1 q)"/>
      </block>
      <block name="tap7">
        <param name="(1 e)">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q"/inputBlock/(2 e)]</param>
        <param name="(2 d)">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q"/tap6/(1 q)]</param>
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap7"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <wire name="(1 q)"/>
      </block>
      <block name="tap8">
        <param name="(1 e)">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q"/inputBlock/(2 e)]</param>
        <param name="(2 d)">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q"/tap7/(1 q)]</param>
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap8"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <wire name="(1 q)"/>
      </block>
      <block name="tap9">
        <param name="(1 e)">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q"/inputBlock/(2 e)]</param>
        <param name="(2 d)">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q"/tap8/(1 q)]</param>
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap9"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <wire name="(1 q)"/>
      </block>
    </model>
    <model name="&quot;final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap0&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
      <param name="simulinkPath">"final_project_1/txrx_fp/Symbol recovery/Signal buffer Q/tap0"</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBitAccurate">false</param>
      <param name="synthBusAddrWidth">10</param>
      <param name="synthBusClockMode">synthBusClockSys</param>
      <param name="synthBusDataWidth">16</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">40</param>
      <param name="synthClockFreq">40</param>
      <param name="synthClockName">clk</param>
      <param name="synthCycleAccurate">false</param>
      <param name="synthDeviceFamily">"Cyclone V"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">"5CSXFC6D 6F31C6"</param>
      <param name="synthDeviceSpeedGrade">"6_H6"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap0"/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeSFixed 12 0)</param>
      </block>
      <block name="Mux">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap0"/SampleDelay/primWireOut]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap0"/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap0"/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap0"/inputBlock/(2 d)]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap0"/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <param name="typePinPortTypes">((typeSFixed 12 0) (typeSFixed 12 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap0"/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="(1 q)">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap0"/Mux/primWireOut]</param>
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0))</param>
      </block>
    </model>
    <model name="&quot;final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap1&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
      <param name="simulinkPath">"final_project_1/txrx_fp/Symbol recovery/Signal buffer Q/tap1"</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBitAccurate">false</param>
      <param name="synthBusAddrWidth">10</param>
      <param name="synthBusClockMode">synthBusClockSys</param>
      <param name="synthBusDataWidth">16</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">40</param>
      <param name="synthClockFreq">40</param>
      <param name="synthClockName">clk</param>
      <param name="synthCycleAccurate">false</param>
      <param name="synthDeviceFamily">"Cyclone V"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">"5CSXFC6D 6F31C6"</param>
      <param name="synthDeviceSpeedGrade">"6_H6"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap1"/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeSFixed 12 0)</param>
      </block>
      <block name="Mux">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap1"/SampleDelay/primWireOut]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap1"/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap1"/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap1"/inputBlock/(2 d)]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap1"/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <param name="typePinPortTypes">((typeSFixed 12 0) (typeSFixed 12 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap1"/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="(1 q)">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap1"/SampleDelay/primWireOut]</param>
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0))</param>
      </block>
    </model>
    <model name="&quot;final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap10&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
      <param name="simulinkPath">"final_project_1/txrx_fp/Symbol recovery/Signal buffer Q/tap10"</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBitAccurate">false</param>
      <param name="synthBusAddrWidth">10</param>
      <param name="synthBusClockMode">synthBusClockSys</param>
      <param name="synthBusDataWidth">16</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">40</param>
      <param name="synthClockFreq">40</param>
      <param name="synthClockName">clk</param>
      <param name="synthCycleAccurate">false</param>
      <param name="synthDeviceFamily">"Cyclone V"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">"5CSXFC6D 6F31C6"</param>
      <param name="synthDeviceSpeedGrade">"6_H6"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap10"/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeSFixed 12 0)</param>
      </block>
      <block name="Mux">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap10"/SampleDelay/primWireOut]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap10"/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap10"/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap10"/inputBlock/(2 d)]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap10"/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <param name="typePinPortTypes">((typeSFixed 12 0) (typeSFixed 12 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap10"/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="(1 q)">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap10"/SampleDelay/primWireOut]</param>
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0))</param>
      </block>
    </model>
    <model name="&quot;final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap11&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
      <param name="simulinkPath">"final_project_1/txrx_fp/Symbol recovery/Signal buffer Q/tap11"</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBitAccurate">false</param>
      <param name="synthBusAddrWidth">10</param>
      <param name="synthBusClockMode">synthBusClockSys</param>
      <param name="synthBusDataWidth">16</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">40</param>
      <param name="synthClockFreq">40</param>
      <param name="synthClockName">clk</param>
      <param name="synthCycleAccurate">false</param>
      <param name="synthDeviceFamily">"Cyclone V"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">"5CSXFC6D 6F31C6"</param>
      <param name="synthDeviceSpeedGrade">"6_H6"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap11"/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeSFixed 12 0)</param>
      </block>
      <block name="Mux">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap11"/SampleDelay/primWireOut]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap11"/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap11"/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap11"/inputBlock/(2 d)]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap11"/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <param name="typePinPortTypes">((typeSFixed 12 0) (typeSFixed 12 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap11"/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="(1 q)">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap11"/SampleDelay/primWireOut]</param>
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0))</param>
      </block>
    </model>
    <model name="&quot;final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap2&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
      <param name="simulinkPath">"final_project_1/txrx_fp/Symbol recovery/Signal buffer Q/tap2"</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBitAccurate">false</param>
      <param name="synthBusAddrWidth">10</param>
      <param name="synthBusClockMode">synthBusClockSys</param>
      <param name="synthBusDataWidth">16</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">40</param>
      <param name="synthClockFreq">40</param>
      <param name="synthClockName">clk</param>
      <param name="synthCycleAccurate">false</param>
      <param name="synthDeviceFamily">"Cyclone V"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">"5CSXFC6D 6F31C6"</param>
      <param name="synthDeviceSpeedGrade">"6_H6"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap2"/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeSFixed 12 0)</param>
      </block>
      <block name="Mux">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap2"/SampleDelay/primWireOut]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap2"/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap2"/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap2"/inputBlock/(2 d)]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap2"/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <param name="typePinPortTypes">((typeSFixed 12 0) (typeSFixed 12 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap2"/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="(1 q)">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap2"/SampleDelay/primWireOut]</param>
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0))</param>
      </block>
    </model>
    <model name="&quot;final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap3&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
      <param name="simulinkPath">"final_project_1/txrx_fp/Symbol recovery/Signal buffer Q/tap3"</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBitAccurate">false</param>
      <param name="synthBusAddrWidth">10</param>
      <param name="synthBusClockMode">synthBusClockSys</param>
      <param name="synthBusDataWidth">16</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">40</param>
      <param name="synthClockFreq">40</param>
      <param name="synthClockName">clk</param>
      <param name="synthCycleAccurate">false</param>
      <param name="synthDeviceFamily">"Cyclone V"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">"5CSXFC6D 6F31C6"</param>
      <param name="synthDeviceSpeedGrade">"6_H6"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap3"/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeSFixed 12 0)</param>
      </block>
      <block name="Mux">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap3"/SampleDelay/primWireOut]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap3"/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap3"/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap3"/inputBlock/(2 d)]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap3"/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <param name="typePinPortTypes">((typeSFixed 12 0) (typeSFixed 12 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap3"/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="(1 q)">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap3"/SampleDelay/primWireOut]</param>
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0))</param>
      </block>
    </model>
    <model name="&quot;final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap4&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
      <param name="simulinkPath">"final_project_1/txrx_fp/Symbol recovery/Signal buffer Q/tap4"</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBitAccurate">false</param>
      <param name="synthBusAddrWidth">10</param>
      <param name="synthBusClockMode">synthBusClockSys</param>
      <param name="synthBusDataWidth">16</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">40</param>
      <param name="synthClockFreq">40</param>
      <param name="synthClockName">clk</param>
      <param name="synthCycleAccurate">false</param>
      <param name="synthDeviceFamily">"Cyclone V"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">"5CSXFC6D 6F31C6"</param>
      <param name="synthDeviceSpeedGrade">"6_H6"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap4"/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeSFixed 12 0)</param>
      </block>
      <block name="Mux">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap4"/SampleDelay/primWireOut]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap4"/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap4"/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap4"/inputBlock/(2 d)]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap4"/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <param name="typePinPortTypes">((typeSFixed 12 0) (typeSFixed 12 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap4"/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="(1 q)">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap4"/SampleDelay/primWireOut]</param>
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0))</param>
      </block>
    </model>
    <model name="&quot;final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap5&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
      <param name="simulinkPath">"final_project_1/txrx_fp/Symbol recovery/Signal buffer Q/tap5"</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBitAccurate">false</param>
      <param name="synthBusAddrWidth">10</param>
      <param name="synthBusClockMode">synthBusClockSys</param>
      <param name="synthBusDataWidth">16</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">40</param>
      <param name="synthClockFreq">40</param>
      <param name="synthClockName">clk</param>
      <param name="synthCycleAccurate">false</param>
      <param name="synthDeviceFamily">"Cyclone V"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">"5CSXFC6D 6F31C6"</param>
      <param name="synthDeviceSpeedGrade">"6_H6"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap5"/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeSFixed 12 0)</param>
      </block>
      <block name="Mux">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap5"/SampleDelay/primWireOut]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap5"/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap5"/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap5"/inputBlock/(2 d)]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap5"/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <param name="typePinPortTypes">((typeSFixed 12 0) (typeSFixed 12 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap5"/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="(1 q)">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap5"/SampleDelay/primWireOut]</param>
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0))</param>
      </block>
    </model>
    <model name="&quot;final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap6&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
      <param name="simulinkPath">"final_project_1/txrx_fp/Symbol recovery/Signal buffer Q/tap6"</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBitAccurate">false</param>
      <param name="synthBusAddrWidth">10</param>
      <param name="synthBusClockMode">synthBusClockSys</param>
      <param name="synthBusDataWidth">16</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">40</param>
      <param name="synthClockFreq">40</param>
      <param name="synthClockName">clk</param>
      <param name="synthCycleAccurate">false</param>
      <param name="synthDeviceFamily">"Cyclone V"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">"5CSXFC6D 6F31C6"</param>
      <param name="synthDeviceSpeedGrade">"6_H6"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap6"/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeSFixed 12 0)</param>
      </block>
      <block name="Mux">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap6"/SampleDelay/primWireOut]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap6"/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap6"/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap6"/inputBlock/(2 d)]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap6"/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <param name="typePinPortTypes">((typeSFixed 12 0) (typeSFixed 12 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap6"/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="(1 q)">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap6"/SampleDelay/primWireOut]</param>
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0))</param>
      </block>
    </model>
    <model name="&quot;final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap7&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
      <param name="simulinkPath">"final_project_1/txrx_fp/Symbol recovery/Signal buffer Q/tap7"</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBitAccurate">false</param>
      <param name="synthBusAddrWidth">10</param>
      <param name="synthBusClockMode">synthBusClockSys</param>
      <param name="synthBusDataWidth">16</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">40</param>
      <param name="synthClockFreq">40</param>
      <param name="synthClockName">clk</param>
      <param name="synthCycleAccurate">false</param>
      <param name="synthDeviceFamily">"Cyclone V"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">"5CSXFC6D 6F31C6"</param>
      <param name="synthDeviceSpeedGrade">"6_H6"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap7"/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeSFixed 12 0)</param>
      </block>
      <block name="Mux">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap7"/SampleDelay/primWireOut]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap7"/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap7"/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap7"/inputBlock/(2 d)]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap7"/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <param name="typePinPortTypes">((typeSFixed 12 0) (typeSFixed 12 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap7"/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="(1 q)">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap7"/SampleDelay/primWireOut]</param>
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0))</param>
      </block>
    </model>
    <model name="&quot;final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap8&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
      <param name="simulinkPath">"final_project_1/txrx_fp/Symbol recovery/Signal buffer Q/tap8"</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBitAccurate">false</param>
      <param name="synthBusAddrWidth">10</param>
      <param name="synthBusClockMode">synthBusClockSys</param>
      <param name="synthBusDataWidth">16</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">40</param>
      <param name="synthClockFreq">40</param>
      <param name="synthClockName">clk</param>
      <param name="synthCycleAccurate">false</param>
      <param name="synthDeviceFamily">"Cyclone V"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">"5CSXFC6D 6F31C6"</param>
      <param name="synthDeviceSpeedGrade">"6_H6"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap8"/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeSFixed 12 0)</param>
      </block>
      <block name="Mux">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap8"/SampleDelay/primWireOut]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap8"/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap8"/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap8"/inputBlock/(2 d)]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap8"/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <param name="typePinPortTypes">((typeSFixed 12 0) (typeSFixed 12 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap8"/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="(1 q)">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap8"/SampleDelay/primWireOut]</param>
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0))</param>
      </block>
    </model>
    <model name="&quot;final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap9&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
      <param name="simulinkPath">"final_project_1/txrx_fp/Symbol recovery/Signal buffer Q/tap9"</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBitAccurate">false</param>
      <param name="synthBusAddrWidth">10</param>
      <param name="synthBusClockMode">synthBusClockSys</param>
      <param name="synthBusDataWidth">16</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">40</param>
      <param name="synthClockFreq">40</param>
      <param name="synthClockName">clk</param>
      <param name="synthCycleAccurate">false</param>
      <param name="synthDeviceFamily">"Cyclone V"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">"5CSXFC6D 6F31C6"</param>
      <param name="synthDeviceSpeedGrade">"6_H6"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap9"/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeSFixed 12 0)</param>
      </block>
      <block name="Mux">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap9"/SampleDelay/primWireOut]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap9"/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap9"/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap9"/inputBlock/(2 d)]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap9"/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <param name="typePinPortTypes">((typeSFixed 12 0) (typeSFixed 12 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap9"/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="(1 q)">[/"final_project_1_txrx_fp_Symbol recovery_Signal buffer Q_tap9"/SampleDelay/primWireOut]</param>
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0))</param>
      </block>
    </model>
    <model name="&quot;final_project_1_txrx_fp_Symbol recovery_c0_I&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
      <param name="simulinkPath">"final_project_1/txrx_fp/Symbol recovery/c0_I"</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBitAccurate">false</param>
      <param name="synthBusAddrWidth">10</param>
      <param name="synthBusClockMode">synthBusClockSys</param>
      <param name="synthBusDataWidth">16</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">40</param>
      <param name="synthClockFreq">40</param>
      <param name="synthClockName">clk</param>
      <param name="synthCycleAccurate">false</param>
      <param name="synthDeviceFamily">"Cyclone V"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">"5CSXFC6D 6F31C6"</param>
      <param name="synthDeviceSpeedGrade">"6_H6"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_c0_I"/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeSFixed 12 0)</param>
      </block>
      <block name="Mux">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_c0_I"/SampleDelay/primWireOut]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol recovery_c0_I"/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"final_project_1_txrx_fp_Symbol recovery_c0_I"/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_c0_I"/inputBlock/(2 d)]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol recovery_c0_I"/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <param name="typePinPortTypes">((typeSFixed 12 0) (typeSFixed 12 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_c0_I"/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="(1 q)">[/"final_project_1_txrx_fp_Symbol recovery_c0_I"/Mux/primWireOut]</param>
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0))</param>
      </block>
    </model>
    <model name="&quot;final_project_1_txrx_fp_Symbol recovery_c0_Q&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
      <param name="simulinkPath">"final_project_1/txrx_fp/Symbol recovery/c0_Q"</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBitAccurate">false</param>
      <param name="synthBusAddrWidth">10</param>
      <param name="synthBusClockMode">synthBusClockSys</param>
      <param name="synthBusDataWidth">16</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">40</param>
      <param name="synthClockFreq">40</param>
      <param name="synthClockName">clk</param>
      <param name="synthCycleAccurate">false</param>
      <param name="synthDeviceFamily">"Cyclone V"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">"5CSXFC6D 6F31C6"</param>
      <param name="synthDeviceSpeedGrade">"6_H6"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_c0_Q"/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeSFixed 12 0)</param>
      </block>
      <block name="Mux">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_c0_Q"/SampleDelay/primWireOut]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol recovery_c0_Q"/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"final_project_1_txrx_fp_Symbol recovery_c0_Q"/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_c0_Q"/inputBlock/(2 d)]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol recovery_c0_Q"/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <param name="typePinPortTypes">((typeSFixed 12 0) (typeSFixed 12 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_c0_Q"/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="(1 q)">[/"final_project_1_txrx_fp_Symbol recovery_c0_Q"/Mux/primWireOut]</param>
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0))</param>
      </block>
    </model>
    <model name="&quot;final_project_1_txrx_fp_Symbol recovery_c1_I&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
      <param name="simulinkPath">"final_project_1/txrx_fp/Symbol recovery/c1_I"</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBitAccurate">false</param>
      <param name="synthBusAddrWidth">10</param>
      <param name="synthBusClockMode">synthBusClockSys</param>
      <param name="synthBusDataWidth">16</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">40</param>
      <param name="synthClockFreq">40</param>
      <param name="synthClockName">clk</param>
      <param name="synthCycleAccurate">false</param>
      <param name="synthDeviceFamily">"Cyclone V"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">"5CSXFC6D 6F31C6"</param>
      <param name="synthDeviceSpeedGrade">"6_H6"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_c1_I"/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeSFixed 12 0)</param>
      </block>
      <block name="Mux">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_c1_I"/SampleDelay/primWireOut]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol recovery_c1_I"/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"final_project_1_txrx_fp_Symbol recovery_c1_I"/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_c1_I"/inputBlock/(2 d)]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol recovery_c1_I"/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <param name="typePinPortTypes">((typeSFixed 12 0) (typeSFixed 12 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_c1_I"/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="(1 q)">[/"final_project_1_txrx_fp_Symbol recovery_c1_I"/Mux/primWireOut]</param>
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0))</param>
      </block>
    </model>
    <model name="&quot;final_project_1_txrx_fp_Symbol recovery_c1_Q&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
      <param name="simulinkPath">"final_project_1/txrx_fp/Symbol recovery/c1_Q"</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBitAccurate">false</param>
      <param name="synthBusAddrWidth">10</param>
      <param name="synthBusClockMode">synthBusClockSys</param>
      <param name="synthBusDataWidth">16</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">40</param>
      <param name="synthClockFreq">40</param>
      <param name="synthClockName">clk</param>
      <param name="synthCycleAccurate">false</param>
      <param name="synthDeviceFamily">"Cyclone V"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">"5CSXFC6D 6F31C6"</param>
      <param name="synthDeviceSpeedGrade">"6_H6"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_c1_Q"/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeSFixed 12 0)</param>
      </block>
      <block name="Mux">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_c1_Q"/SampleDelay/primWireOut]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol recovery_c1_Q"/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"final_project_1_txrx_fp_Symbol recovery_c1_Q"/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_c1_Q"/inputBlock/(2 d)]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol recovery_c1_Q"/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <param name="typePinPortTypes">((typeSFixed 12 0) (typeSFixed 12 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_c1_Q"/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="(1 q)">[/"final_project_1_txrx_fp_Symbol recovery_c1_Q"/Mux/primWireOut]</param>
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0))</param>
      </block>
    </model>
    <model name="&quot;final_project_1_txrx_fp_Symbol recovery_c2_I&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
      <param name="simulinkPath">"final_project_1/txrx_fp/Symbol recovery/c2_I"</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBitAccurate">false</param>
      <param name="synthBusAddrWidth">10</param>
      <param name="synthBusClockMode">synthBusClockSys</param>
      <param name="synthBusDataWidth">16</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">40</param>
      <param name="synthClockFreq">40</param>
      <param name="synthClockName">clk</param>
      <param name="synthCycleAccurate">false</param>
      <param name="synthDeviceFamily">"Cyclone V"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">"5CSXFC6D 6F31C6"</param>
      <param name="synthDeviceSpeedGrade">"6_H6"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_c2_I"/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeSFixed 12 0)</param>
      </block>
      <block name="Mux">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_c2_I"/SampleDelay/primWireOut]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol recovery_c2_I"/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"final_project_1_txrx_fp_Symbol recovery_c2_I"/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_c2_I"/inputBlock/(2 d)]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol recovery_c2_I"/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <param name="typePinPortTypes">((typeSFixed 12 0) (typeSFixed 12 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_c2_I"/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="(1 q)">[/"final_project_1_txrx_fp_Symbol recovery_c2_I"/Mux/primWireOut]</param>
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0))</param>
      </block>
    </model>
    <model name="&quot;final_project_1_txrx_fp_Symbol recovery_c2_Q&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
      <param name="simulinkPath">"final_project_1/txrx_fp/Symbol recovery/c2_Q"</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBitAccurate">false</param>
      <param name="synthBusAddrWidth">10</param>
      <param name="synthBusClockMode">synthBusClockSys</param>
      <param name="synthBusDataWidth">16</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">40</param>
      <param name="synthClockFreq">40</param>
      <param name="synthClockName">clk</param>
      <param name="synthCycleAccurate">false</param>
      <param name="synthDeviceFamily">"Cyclone V"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">"5CSXFC6D 6F31C6"</param>
      <param name="synthDeviceSpeedGrade">"6_H6"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_c2_Q"/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeSFixed 12 0)</param>
      </block>
      <block name="Mux">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_c2_Q"/SampleDelay/primWireOut]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol recovery_c2_Q"/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"final_project_1_txrx_fp_Symbol recovery_c2_Q"/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_c2_Q"/inputBlock/(2 d)]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol recovery_c2_Q"/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <param name="typePinPortTypes">((typeSFixed 12 0) (typeSFixed 12 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_c2_Q"/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="(1 q)">[/"final_project_1_txrx_fp_Symbol recovery_c2_Q"/Mux/primWireOut]</param>
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0))</param>
      </block>
    </model>
    <model name="&quot;final_project_1_txrx_fp_Symbol recovery_latch_0L&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
      <param name="simulinkPath">"final_project_1/txrx_fp/Symbol recovery/latch_0L"</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBitAccurate">false</param>
      <param name="synthBusAddrWidth">10</param>
      <param name="synthBusClockMode">synthBusClockSys</param>
      <param name="synthBusDataWidth">16</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">40</param>
      <param name="synthClockFreq">40</param>
      <param name="synthClockName">clk</param>
      <param name="synthCycleAccurate">false</param>
      <param name="synthDeviceFamily">"Cyclone V"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">"5CSXFC6D 6F31C6"</param>
      <param name="synthDeviceSpeedGrade">"6_H6"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_latch_0L"/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 4 0)</param>
      </block>
      <block name="Mux">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_latch_0L"/SampleDelay/primWireOut]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol recovery_latch_0L"/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"final_project_1_txrx_fp_Symbol recovery_latch_0L"/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4) (1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_latch_0L"/inputBlock/(2 d)]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol recovery_latch_0L"/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <param name="typePinPortTypes">((typeUFixed 4 0) (typeUFixed 4 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/"final_project_1_txrx_fp_Symbol recovery_latch_0L"/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4) (1 4 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 4 0 ^4))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="(1 q)">[/"final_project_1_txrx_fp_Symbol recovery_latch_0L"/Mux/primWireOut]</param>
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 4 0 ^4))</param>
      </block>
    </model>
    <model name="&quot;final_project_1_txrx_fp_Symbol sample adaptation&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 12 0 0 1 0) (1 12 0 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 2 0 ^4) (1 2 0 ^4))</param>
      <param name="simulinkPath">"final_project_1/txrx_fp/Symbol sample adaptation"</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBitAccurate">false</param>
      <param name="synthBusAddrWidth">10</param>
      <param name="synthBusClockMode">synthBusClockSys</param>
      <param name="synthBusDataWidth">16</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">40</param>
      <param name="synthClockFreq">40</param>
      <param name="synthClockName">clk</param>
      <param name="synthCycleAccurate">false</param>
      <param name="synthDeviceFamily">"Cyclone V"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">"5CSXFC6D 6F31C6"</param>
      <param name="synthDeviceSpeedGrade">"6_H6"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/"final_project_1_txrx_fp_Symbol sample adaptation"/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 2 0)</param>
      </block>
      <block name="(SampleDelay1 loopPin)">
        <param name="0">[/"final_project_1_txrx_fp_Symbol sample adaptation"/SampleDelay1/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
      <block name="And1">
        <param name="0">[/"final_project_1_txrx_fp_Symbol sample adaptation"/CmpEQ/primWireOut]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol sample adaptation"/Not1/primWireOut]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="ChannelIn">
        <param name="0">[/"final_project_1_txrx_fp_Symbol sample adaptation"/inputBlock/(1 left_power)]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol sample adaptation"/inputBlock/(2 main_power)]</param>
        <param name="2">[/"final_project_1_txrx_fp_Symbol sample adaptation"/inputBlock/(3 right_power)]</param>
        <param name="blockType">channelInBlock</param>
        <param name="portChannel">[/"final_project_1_txrx_fp_Symbol sample adaptation"/inputBlock/(5 c)]</param>
        <param name="portValid">[/"final_project_1_txrx_fp_Symbol sample adaptation"/inputBlock/(4 v)]</param>
        <param name="scheduleOrigin">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0) (1 12 0 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <param name="simulinkPath">"final_project_1/txrx_fp/Symbol sample adaptation/ChannelIn"</param>
        <wire name="0"/>
        <wire name="1"/>
        <wire name="2"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="ChannelOut">
        <param name="0">[/"final_project_1_txrx_fp_Symbol sample adaptation"/"Deadlock overwrite mux"/primWireOut]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol sample adaptation"/latch_0L/(1 q)]</param>
        <param name="blockType">channelOutBlock</param>
        <param name="portChannel">[/"final_project_1_txrx_fp_Symbol sample adaptation"/ChannelIn/wireChannel]</param>
        <param name="portValid">[/"final_project_1_txrx_fp_Symbol sample adaptation"/And1/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 2 0 ^4) (1 2 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 2 0 ^4) (1 2 0 ^4))</param>
        <param name="simulinkPath">"final_project_1/txrx_fp/Symbol sample adaptation/ChannelOut"</param>
        <wire name="0"/>
        <wire name="1"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="CmpEQ">
        <param name="0">[/"final_project_1_txrx_fp_Symbol sample adaptation"/Counter/primWireOut]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol sample adaptation"/Const5/primWireOut]</param>
        <param name="blockType">cmpEqBlock</param>
        <param name="simulinkExtraCacheKeys">((1 6 0 ^4) (1 2 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpGE">
        <param name="0">[/"final_project_1_txrx_fp_Symbol sample adaptation"/ChannelIn/0]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol sample adaptation"/ChannelIn/1]</param>
        <param name="blockType">cmpGEBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 12 0 0 1 0) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpGE1">
        <param name="0">[/"final_project_1_txrx_fp_Symbol sample adaptation"/Mux/primWireOut]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol sample adaptation"/ChannelIn/2]</param>
        <param name="blockType">cmpGEBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 12 0 0 1 0) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpGE1_PostCast_primWireOut">
        <param name="0">[/"final_project_1_txrx_fp_Symbol sample adaptation"/CmpGE1/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpGE2">
        <param name="0">[/"final_project_1_txrx_fp_Symbol sample adaptation"/Mux_new_left/primWireOut]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol sample adaptation"/Mux_new_right/primWireOut]</param>
        <param name="blockType">cmpGEBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 12 0 0 1 0) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpGE2_PostCast_primWireOut">
        <param name="0">[/"final_project_1_txrx_fp_Symbol sample adaptation"/CmpGE2/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpGE3">
        <param name="0">[/"final_project_1_txrx_fp_Symbol sample adaptation"/Mux_new_left/primWireOut]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol sample adaptation"/Mult/primWireOut]</param>
        <param name="blockType">cmpGEBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 28 4 0 1 0) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpGE3_PostCast_primWireOut">
        <param name="0">[/"final_project_1_txrx_fp_Symbol sample adaptation"/CmpGE3/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpGE4">
        <param name="0">[/"final_project_1_txrx_fp_Symbol sample adaptation"/Mux_new_right/primWireOut]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol sample adaptation"/Mult1/primWireOut]</param>
        <param name="blockType">cmpGEBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 28 4 0 1 0) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpGE4_PostCast_primWireOut">
        <param name="0">[/"final_project_1_txrx_fp_Symbol sample adaptation"/CmpGE4/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="CmpGE_PostCast_primWireOut">
        <param name="0">[/"final_project_1_txrx_fp_Symbol sample adaptation"/CmpGE/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 2 0)</param>
        <param name="constValue">1</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const1">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 2 0)</param>
        <param name="constValue">3</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const2">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 2 0)</param>
        <param name="constValue">0</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const3">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 2 0)</param>
        <param name="constValue">2</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const4">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 12 4)</param>
        <param name="constValue">0x1.199999999999ap+0</param>
        <param name="simulinkExtraCacheKeys">((1 16 4 0 0 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const5">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 2 0)</param>
        <param name="constValue">50</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const6">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 2 0)</param>
        <param name="constValue">1</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const8">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 12 4)</param>
        <param name="constValue">0x1.199999999999ap+0</param>
        <param name="simulinkExtraCacheKeys">((1 16 4 0 0 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Counter">
        <param name="blockType">counterBlock</param>
        <param name="counterInitial">0</param>
        <param name="counterLimit">50</param>
        <param name="counterStep">1</param>
        <param name="portEnable">[/"final_project_1_txrx_fp_Symbol sample adaptation"/ChannelIn/wireValid]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 6 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="&quot;Deadlock overwrite mux&quot;">
        <param name="0">[/"final_project_1_txrx_fp_Symbol sample adaptation"/"Mux inc, dec, stay"/primWireOut]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol sample adaptation"/Const6/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"final_project_1_txrx_fp_Symbol sample adaptation"/SRlatch/(1 q)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 2 0 ^4) (1 2 0 ^4) (1 2 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mult">
        <param name="0">[/"final_project_1_txrx_fp_Symbol sample adaptation"/Mux_new_right/primWireOut]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol sample adaptation"/Const4/primWireOut]</param>
        <param name="blockType">multBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 16 4 0 0 0) (1 28 4 0 1 0))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mult1">
        <param name="0">[/"final_project_1_txrx_fp_Symbol sample adaptation"/Mux_new_left/primWireOut]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol sample adaptation"/Const8/primWireOut]</param>
        <param name="blockType">multBlock</param>
        <param name="floatRoundingMode">correctRounding</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 16 4 0 0 0) (1 28 4 0 1 0))</param>
        <param name="synthForceSoftFP">false</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux">
        <param name="0">[/"final_project_1_txrx_fp_Symbol sample adaptation"/ChannelIn/1]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol sample adaptation"/ChannelIn/0]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"final_project_1_txrx_fp_Symbol sample adaptation"/CmpGE_PostCast_primWireOut/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 12 0 0 1 0) (1 12 0 0 1 0) (1 12 0 0 1 0))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="&quot;Mux inc, dec, stay&quot;">
        <param name="0">[/"final_project_1_txrx_fp_Symbol sample adaptation"/Const/primWireOut]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol sample adaptation"/Const1/primWireOut]</param>
        <param name="2">[/"final_project_1_txrx_fp_Symbol sample adaptation"/Const2/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"final_project_1_txrx_fp_Symbol sample adaptation"/Mux_1/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4) ^5)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux1">
        <param name="0">[/"final_project_1_txrx_fp_Symbol sample adaptation"/main_max/primWireOut]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol sample adaptation"/left_max/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"final_project_1_txrx_fp_Symbol sample adaptation"/CmpGE_PostCast_primWireOut/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) ^4)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux2">
        <param name="0">[/"final_project_1_txrx_fp_Symbol sample adaptation"/right_max/primWireOut]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol sample adaptation"/Mux1/primWireOut]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"final_project_1_txrx_fp_Symbol sample adaptation"/CmpGE1_PostCast_primWireOut/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 2 0 ^4) (1 1 0 ^4) (1 2 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux_1">
        <param name="0">[/"final_project_1_txrx_fp_Symbol sample adaptation"/Const3/primWireOut]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol sample adaptation"/latch_0L2/(1 q)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"final_project_1_txrx_fp_Symbol sample adaptation"/latch_0L6/(1 q)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 2 0 ^4) (1 1 0 ^4) (1 2 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux_new_left">
        <param name="0">[/"final_project_1_txrx_fp_Symbol sample adaptation"/ChannelIn/2]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol sample adaptation"/ChannelIn/0]</param>
        <param name="2">[/"final_project_1_txrx_fp_Symbol sample adaptation"/ChannelIn/1]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"final_project_1_txrx_fp_Symbol sample adaptation"/Mux2/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4) (1 12 0 0 1 0) ^4)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Mux_new_right">
        <param name="0">[/"final_project_1_txrx_fp_Symbol sample adaptation"/ChannelIn/1]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol sample adaptation"/ChannelIn/2]</param>
        <param name="2">[/"final_project_1_txrx_fp_Symbol sample adaptation"/ChannelIn/0]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"final_project_1_txrx_fp_Symbol sample adaptation"/Mux2/primWireOut]</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4) (1 12 0 0 1 0) ^4)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Not1">
        <param name="0">[/"final_project_1_txrx_fp_Symbol sample adaptation"/SampleDelay1/primWireOut]</param>
        <param name="blockType">notBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Or1">
        <param name="0">[/"final_project_1_txrx_fp_Symbol sample adaptation"/CmpGE3_PostCast_primWireOut/primWireOut]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol sample adaptation"/CmpGE4_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">orBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SRlatch">
        <param name="(1 s)">[/"final_project_1_txrx_fp_Symbol sample adaptation"/Xor/primWireOut]</param>
        <param name="(2 r)">[/"final_project_1_txrx_fp_Symbol sample adaptation"/And1/primWireOut]</param>
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"final_project_1_txrx_fp_Symbol sample adaptation_SRlatch"]</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 q)"/>
      </block>
      <block name="SampleDelay">
        <param name="0">[/"final_project_1_txrx_fp_Symbol sample adaptation"/Mux2/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4) (1 2 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay1">
        <param name="0">[/"final_project_1_txrx_fp_Symbol sample adaptation"/CmpEQ/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Xor">
        <param name="0">[/"final_project_1_txrx_fp_Symbol sample adaptation"/Mux2/primWireOut]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol sample adaptation"/SampleDelay/primWireOut]</param>
        <param name="blockType">xorBlock</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4) (1 2 0 ^4) (1 2 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 12 0 0 1 0) (1 12 0 0 1 0) (1 12 0 0 1 0) (1 1 0 ^4) (1 8 0 ^4))</param>
        <wire name="(1 left_power)"/>
        <wire name="(2 main_power)"/>
        <wire name="(3 right_power)"/>
        <wire name="(4 v)"/>
        <wire name="(5 c)"/>
      </block>
      <block name="latch_0L">
        <param name="(1 e)">[/"final_project_1_txrx_fp_Symbol sample adaptation"/And1/primWireOut]</param>
        <param name="(2 d)">[/"final_project_1_txrx_fp_Symbol sample adaptation"/Mux2/primWireOut]</param>
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"final_project_1_txrx_fp_Symbol sample adaptation_latch_0L"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 2 0 ^4) (1 2 0 ^4))</param>
        <wire name="(1 q)"/>
      </block>
      <block name="latch_0L2">
        <param name="(1 e)">[/"final_project_1_txrx_fp_Symbol sample adaptation"/And1/primWireOut]</param>
        <param name="(2 d)">[/"final_project_1_txrx_fp_Symbol sample adaptation"/CmpGE2_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"final_project_1_txrx_fp_Symbol sample adaptation_latch_0L2"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 q)"/>
      </block>
      <block name="latch_0L6">
        <param name="(1 e)">[/"final_project_1_txrx_fp_Symbol sample adaptation"/And1/primWireOut]</param>
        <param name="(2 d)">[/"final_project_1_txrx_fp_Symbol sample adaptation"/Or1/primWireOut]</param>
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"final_project_1_txrx_fp_Symbol sample adaptation_latch_0L6"]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 q)"/>
      </block>
      <block name="left_max">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="main_max">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="outputBlock">
        <param name="(1 v_sample_update)">[/"final_project_1_txrx_fp_Symbol sample adaptation"/ChannelOut/wireValid]</param>
        <param name="(2 qc)">[/"final_project_1_txrx_fp_Symbol sample adaptation"/ChannelOut/wireChannel]</param>
        <param name="(3 sample_crement)">[/"final_project_1_txrx_fp_Symbol sample adaptation"/ChannelOut/0]</param>
        <param name="(4 sym_sample)">[/"final_project_1_txrx_fp_Symbol sample adaptation"/ChannelOut/1]</param>
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 2 0 ^4) (1 2 0 ^4))</param>
      </block>
      <block name="right_max">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 2 0)</param>
        <param name="constValue">2</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
    </model>
    <model name="&quot;final_project_1_txrx_fp_Symbol sample adaptation_SRlatch&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="simulinkExtraCacheKeys">((1 2 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"final_project_1/txrx_fp/Symbol sample adaptation/SRlatch"</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBitAccurate">false</param>
      <param name="synthBusAddrWidth">10</param>
      <param name="synthBusClockMode">synthBusClockSys</param>
      <param name="synthBusDataWidth">16</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">40</param>
      <param name="synthClockFreq">40</param>
      <param name="synthClockName">clk</param>
      <param name="synthCycleAccurate">false</param>
      <param name="synthDeviceFamily">"Cyclone V"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">"5CSXFC6D 6F31C6"</param>
      <param name="synthDeviceSpeedGrade">"6_H6"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <block name="And">
        <param name="0">[/"final_project_1_txrx_fp_Symbol sample adaptation_SRlatch"/Or/primWireOut]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol sample adaptation_SRlatch"/Not/primWireOut]</param>
        <param name="blockType">andBlock</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4) (1 1 0 ^4) (1 2 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Not">
        <param name="0">[/"final_project_1_txrx_fp_Symbol sample adaptation_SRlatch"/inputBlock/(2 r)]</param>
        <param name="blockType">notBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Or">
        <param name="0">[/"final_project_1_txrx_fp_Symbol sample adaptation_SRlatch"/SampleDelay1_PostCast_primWireOut/primWireOut]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol sample adaptation_SRlatch"/inputBlock/(1 s)]</param>
        <param name="blockType">orBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 2 0 ^4) (1 2 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay1">
        <param name="0">[/"final_project_1_txrx_fp_Symbol sample adaptation_SRlatch"/And/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SampleDelay1_PostCast_primWireOut">
        <param name="0">[/"final_project_1_txrx_fp_Symbol sample adaptation_SRlatch"/SampleDelay1/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeReinterp</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 s)"/>
        <wire name="(2 r)"/>
      </block>
      <block name="outputBlock">
        <param name="(1 q)">[/"final_project_1_txrx_fp_Symbol sample adaptation_SRlatch"/SampleDelay1_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
      </block>
    </model>
    <model name="&quot;final_project_1_txrx_fp_Symbol sample adaptation_latch_0L&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 2 0 ^4) (1 2 0 ^4))</param>
      <param name="simulinkPath">"final_project_1/txrx_fp/Symbol sample adaptation/latch_0L"</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBitAccurate">false</param>
      <param name="synthBusAddrWidth">10</param>
      <param name="synthBusClockMode">synthBusClockSys</param>
      <param name="synthBusDataWidth">16</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">40</param>
      <param name="synthClockFreq">40</param>
      <param name="synthClockName">clk</param>
      <param name="synthCycleAccurate">false</param>
      <param name="synthDeviceFamily">"Cyclone V"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">"5CSXFC6D 6F31C6"</param>
      <param name="synthDeviceSpeedGrade">"6_H6"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/"final_project_1_txrx_fp_Symbol sample adaptation_latch_0L"/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 2 0)</param>
      </block>
      <block name="Mux">
        <param name="0">[/"final_project_1_txrx_fp_Symbol sample adaptation_latch_0L"/SampleDelay/primWireOut]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol sample adaptation_latch_0L"/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"final_project_1_txrx_fp_Symbol sample adaptation_latch_0L"/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 2 0 ^4) (1 2 0 ^4) (1 2 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/"final_project_1_txrx_fp_Symbol sample adaptation_latch_0L"/inputBlock/(2 d)]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol sample adaptation_latch_0L"/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4) (1 2 0 ^4))</param>
        <param name="typePinPortTypes">((typeUFixed 2 0) (typeUFixed 2 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/"final_project_1_txrx_fp_Symbol sample adaptation_latch_0L"/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4) (1 2 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 2 0 ^4))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="(1 q)">[/"final_project_1_txrx_fp_Symbol sample adaptation_latch_0L"/Mux/primWireOut]</param>
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 2 0 ^4))</param>
      </block>
    </model>
    <model name="&quot;final_project_1_txrx_fp_Symbol sample adaptation_latch_0L2&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"final_project_1/txrx_fp/Symbol sample adaptation/latch_0L2"</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBitAccurate">false</param>
      <param name="synthBusAddrWidth">10</param>
      <param name="synthBusClockMode">synthBusClockSys</param>
      <param name="synthBusDataWidth">16</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">40</param>
      <param name="synthClockFreq">40</param>
      <param name="synthClockName">clk</param>
      <param name="synthCycleAccurate">false</param>
      <param name="synthDeviceFamily">"Cyclone V"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">"5CSXFC6D 6F31C6"</param>
      <param name="synthDeviceSpeedGrade">"6_H6"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/"final_project_1_txrx_fp_Symbol sample adaptation_latch_0L2"/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
      <block name="Mux">
        <param name="0">[/"final_project_1_txrx_fp_Symbol sample adaptation_latch_0L2"/SampleDelay/primWireOut]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol sample adaptation_latch_0L2"/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"final_project_1_txrx_fp_Symbol sample adaptation_latch_0L2"/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) ^4)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/"final_project_1_txrx_fp_Symbol sample adaptation_latch_0L2"/inputBlock/(2 d)]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol sample adaptation_latch_0L2"/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="typePinPortTypes">((typeUFixed 1 0) (typeUFixed 1 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/"final_project_1_txrx_fp_Symbol sample adaptation_latch_0L2"/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="(1 q)">[/"final_project_1_txrx_fp_Symbol sample adaptation_latch_0L2"/Mux/primWireOut]</param>
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
      </block>
    </model>
    <model name="&quot;final_project_1_txrx_fp_Symbol sample adaptation_latch_0L6&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"final_project_1/txrx_fp/Symbol sample adaptation/latch_0L6"</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBitAccurate">false</param>
      <param name="synthBusAddrWidth">10</param>
      <param name="synthBusClockMode">synthBusClockSys</param>
      <param name="synthBusDataWidth">16</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">40</param>
      <param name="synthClockFreq">40</param>
      <param name="synthClockName">clk</param>
      <param name="synthCycleAccurate">false</param>
      <param name="synthDeviceFamily">"Cyclone V"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">"5CSXFC6D 6F31C6"</param>
      <param name="synthDeviceSpeedGrade">"6_H6"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <block name="(SampleDelay loopPin)">
        <param name="0">[/"final_project_1_txrx_fp_Symbol sample adaptation_latch_0L6"/SampleDelay/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
      <block name="Mux">
        <param name="0">[/"final_project_1_txrx_fp_Symbol sample adaptation_latch_0L6"/SampleDelay/primWireOut]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol sample adaptation_latch_0L6"/inputBlock/(2 d)]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/"final_project_1_txrx_fp_Symbol sample adaptation_latch_0L6"/inputBlock/(1 e)]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) ^4)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="SameDT">
        <param name="0">[/"final_project_1_txrx_fp_Symbol sample adaptation_latch_0L6"/inputBlock/(2 d)]</param>
        <param name="1">[/"final_project_1_txrx_fp_Symbol sample adaptation_latch_0L6"/Mux/primWireOut]</param>
        <param name="blockType">typePinBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <param name="typePinPortTypes">((typeUFixed 1 0) (typeUFixed 1 0))</param>
      </block>
      <block name="SampleDelay">
        <param name="0">[/"final_project_1_txrx_fp_Symbol sample adaptation_latch_0L6"/Mux/primWireOut]</param>
        <param name="blockType">delayBlock</param>
        <param name="delayLength">1</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 e)"/>
        <wire name="(2 d)"/>
      </block>
      <block name="outputBlock">
        <param name="(1 q)">[/"final_project_1_txrx_fp_Symbol sample adaptation_latch_0L6"/Mux/primWireOut]</param>
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
      </block>
    </model>
  </design>

</dsp-builder>