Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat Oct 26 15:22:53 2019
| Host         : DESKTOP-1OTDMHV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file FIR_Para_timing_summary_routed.rpt -rpx FIR_Para_timing_summary_routed.rpx -warn_on_violation
| Design       : FIR_Para
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 97 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.114        0.000                      0                   96        0.216        0.000                      0                   96        4.500        0.000                       0                    37  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
CLK    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                 0.114        0.000                      0                   96        0.216        0.000                      0                   96        4.500        0.000                       0                    37  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.216ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (required time - arrival time)
  Source:                 Y1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.650ns  (logic 7.779ns (89.932%)  route 0.871ns (10.068%))
  Logic Levels:           3  (DSP48E1=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.924ns = ( 13.924 - 10.000 ) 
    Source Clock Delay      (SCD):    4.261ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  CLK_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.476     4.261    CLK_IBUF_BUFG
    DSP48_X5Y53          DSP48E1                                      r  Y1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X5Y53          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      3.213     7.474 r  Y1/P[8]
                         net (fo=1, routed)           0.811     8.285    Y1_n_97
    DSP48_X5Y49          DSP48E1 (Prop_dsp48e1_C[8]_PCOUT[47])
                                                      1.690     9.975 r  Y0/PCOUT[47]
                         net (fo=1, routed)           0.056    10.031    Y0_n_106
    DSP48_X5Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.438    11.469 r  Y0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.471    Y0__0_n_106
    DSP48_X5Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[0])
                                                      1.438    12.909 r  Y0__1/PCOUT[0]
                         net (fo=1, routed)           0.002    12.911    Y0__1_n_153
    DSP48_X5Y52          DSP48E1                                      r  Y_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    M2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    M2                   IBUF (Prop_ibuf_I_O)         0.781    10.781 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.699    12.480    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.557 r  CLK_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.366    13.924    CLK_IBUF_BUFG
    DSP48_X5Y52          DSP48E1                                      r  Y_reg/CLK
                         clock pessimism              0.311    14.234    
                         clock uncertainty           -0.035    14.199    
    DSP48_X5Y52          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.174    13.025    Y_reg
  -------------------------------------------------------------------
                         required time                         13.025    
                         arrival time                         -12.911    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (required time - arrival time)
  Source:                 Y1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.650ns  (logic 7.779ns (89.932%)  route 0.871ns (10.068%))
  Logic Levels:           3  (DSP48E1=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.924ns = ( 13.924 - 10.000 ) 
    Source Clock Delay      (SCD):    4.261ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  CLK_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.476     4.261    CLK_IBUF_BUFG
    DSP48_X5Y53          DSP48E1                                      r  Y1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X5Y53          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      3.213     7.474 r  Y1/P[8]
                         net (fo=1, routed)           0.811     8.285    Y1_n_97
    DSP48_X5Y49          DSP48E1 (Prop_dsp48e1_C[8]_PCOUT[47])
                                                      1.690     9.975 r  Y0/PCOUT[47]
                         net (fo=1, routed)           0.056    10.031    Y0_n_106
    DSP48_X5Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.438    11.469 r  Y0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.471    Y0__0_n_106
    DSP48_X5Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[10])
                                                      1.438    12.909 r  Y0__1/PCOUT[10]
                         net (fo=1, routed)           0.002    12.911    Y0__1_n_143
    DSP48_X5Y52          DSP48E1                                      r  Y_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    M2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    M2                   IBUF (Prop_ibuf_I_O)         0.781    10.781 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.699    12.480    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.557 r  CLK_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.366    13.924    CLK_IBUF_BUFG
    DSP48_X5Y52          DSP48E1                                      r  Y_reg/CLK
                         clock pessimism              0.311    14.234    
                         clock uncertainty           -0.035    14.199    
    DSP48_X5Y52          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.174    13.025    Y_reg
  -------------------------------------------------------------------
                         required time                         13.025    
                         arrival time                         -12.911    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (required time - arrival time)
  Source:                 Y1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.650ns  (logic 7.779ns (89.932%)  route 0.871ns (10.068%))
  Logic Levels:           3  (DSP48E1=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.924ns = ( 13.924 - 10.000 ) 
    Source Clock Delay      (SCD):    4.261ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  CLK_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.476     4.261    CLK_IBUF_BUFG
    DSP48_X5Y53          DSP48E1                                      r  Y1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X5Y53          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      3.213     7.474 r  Y1/P[8]
                         net (fo=1, routed)           0.811     8.285    Y1_n_97
    DSP48_X5Y49          DSP48E1 (Prop_dsp48e1_C[8]_PCOUT[47])
                                                      1.690     9.975 r  Y0/PCOUT[47]
                         net (fo=1, routed)           0.056    10.031    Y0_n_106
    DSP48_X5Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.438    11.469 r  Y0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.471    Y0__0_n_106
    DSP48_X5Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[11])
                                                      1.438    12.909 r  Y0__1/PCOUT[11]
                         net (fo=1, routed)           0.002    12.911    Y0__1_n_142
    DSP48_X5Y52          DSP48E1                                      r  Y_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    M2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    M2                   IBUF (Prop_ibuf_I_O)         0.781    10.781 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.699    12.480    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.557 r  CLK_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.366    13.924    CLK_IBUF_BUFG
    DSP48_X5Y52          DSP48E1                                      r  Y_reg/CLK
                         clock pessimism              0.311    14.234    
                         clock uncertainty           -0.035    14.199    
    DSP48_X5Y52          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.174    13.025    Y_reg
  -------------------------------------------------------------------
                         required time                         13.025    
                         arrival time                         -12.911    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (required time - arrival time)
  Source:                 Y1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.650ns  (logic 7.779ns (89.932%)  route 0.871ns (10.068%))
  Logic Levels:           3  (DSP48E1=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.924ns = ( 13.924 - 10.000 ) 
    Source Clock Delay      (SCD):    4.261ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  CLK_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.476     4.261    CLK_IBUF_BUFG
    DSP48_X5Y53          DSP48E1                                      r  Y1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X5Y53          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      3.213     7.474 r  Y1/P[8]
                         net (fo=1, routed)           0.811     8.285    Y1_n_97
    DSP48_X5Y49          DSP48E1 (Prop_dsp48e1_C[8]_PCOUT[47])
                                                      1.690     9.975 r  Y0/PCOUT[47]
                         net (fo=1, routed)           0.056    10.031    Y0_n_106
    DSP48_X5Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.438    11.469 r  Y0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.471    Y0__0_n_106
    DSP48_X5Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[12])
                                                      1.438    12.909 r  Y0__1/PCOUT[12]
                         net (fo=1, routed)           0.002    12.911    Y0__1_n_141
    DSP48_X5Y52          DSP48E1                                      r  Y_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    M2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    M2                   IBUF (Prop_ibuf_I_O)         0.781    10.781 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.699    12.480    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.557 r  CLK_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.366    13.924    CLK_IBUF_BUFG
    DSP48_X5Y52          DSP48E1                                      r  Y_reg/CLK
                         clock pessimism              0.311    14.234    
                         clock uncertainty           -0.035    14.199    
    DSP48_X5Y52          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.174    13.025    Y_reg
  -------------------------------------------------------------------
                         required time                         13.025    
                         arrival time                         -12.911    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (required time - arrival time)
  Source:                 Y1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.650ns  (logic 7.779ns (89.932%)  route 0.871ns (10.068%))
  Logic Levels:           3  (DSP48E1=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.924ns = ( 13.924 - 10.000 ) 
    Source Clock Delay      (SCD):    4.261ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  CLK_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.476     4.261    CLK_IBUF_BUFG
    DSP48_X5Y53          DSP48E1                                      r  Y1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X5Y53          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      3.213     7.474 r  Y1/P[8]
                         net (fo=1, routed)           0.811     8.285    Y1_n_97
    DSP48_X5Y49          DSP48E1 (Prop_dsp48e1_C[8]_PCOUT[47])
                                                      1.690     9.975 r  Y0/PCOUT[47]
                         net (fo=1, routed)           0.056    10.031    Y0_n_106
    DSP48_X5Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.438    11.469 r  Y0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.471    Y0__0_n_106
    DSP48_X5Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[13])
                                                      1.438    12.909 r  Y0__1/PCOUT[13]
                         net (fo=1, routed)           0.002    12.911    Y0__1_n_140
    DSP48_X5Y52          DSP48E1                                      r  Y_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    M2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    M2                   IBUF (Prop_ibuf_I_O)         0.781    10.781 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.699    12.480    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.557 r  CLK_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.366    13.924    CLK_IBUF_BUFG
    DSP48_X5Y52          DSP48E1                                      r  Y_reg/CLK
                         clock pessimism              0.311    14.234    
                         clock uncertainty           -0.035    14.199    
    DSP48_X5Y52          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.174    13.025    Y_reg
  -------------------------------------------------------------------
                         required time                         13.025    
                         arrival time                         -12.911    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (required time - arrival time)
  Source:                 Y1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.650ns  (logic 7.779ns (89.932%)  route 0.871ns (10.068%))
  Logic Levels:           3  (DSP48E1=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.924ns = ( 13.924 - 10.000 ) 
    Source Clock Delay      (SCD):    4.261ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  CLK_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.476     4.261    CLK_IBUF_BUFG
    DSP48_X5Y53          DSP48E1                                      r  Y1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X5Y53          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      3.213     7.474 r  Y1/P[8]
                         net (fo=1, routed)           0.811     8.285    Y1_n_97
    DSP48_X5Y49          DSP48E1 (Prop_dsp48e1_C[8]_PCOUT[47])
                                                      1.690     9.975 r  Y0/PCOUT[47]
                         net (fo=1, routed)           0.056    10.031    Y0_n_106
    DSP48_X5Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.438    11.469 r  Y0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.471    Y0__0_n_106
    DSP48_X5Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[14])
                                                      1.438    12.909 r  Y0__1/PCOUT[14]
                         net (fo=1, routed)           0.002    12.911    Y0__1_n_139
    DSP48_X5Y52          DSP48E1                                      r  Y_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    M2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    M2                   IBUF (Prop_ibuf_I_O)         0.781    10.781 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.699    12.480    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.557 r  CLK_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.366    13.924    CLK_IBUF_BUFG
    DSP48_X5Y52          DSP48E1                                      r  Y_reg/CLK
                         clock pessimism              0.311    14.234    
                         clock uncertainty           -0.035    14.199    
    DSP48_X5Y52          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.174    13.025    Y_reg
  -------------------------------------------------------------------
                         required time                         13.025    
                         arrival time                         -12.911    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (required time - arrival time)
  Source:                 Y1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.650ns  (logic 7.779ns (89.932%)  route 0.871ns (10.068%))
  Logic Levels:           3  (DSP48E1=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.924ns = ( 13.924 - 10.000 ) 
    Source Clock Delay      (SCD):    4.261ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  CLK_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.476     4.261    CLK_IBUF_BUFG
    DSP48_X5Y53          DSP48E1                                      r  Y1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X5Y53          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      3.213     7.474 r  Y1/P[8]
                         net (fo=1, routed)           0.811     8.285    Y1_n_97
    DSP48_X5Y49          DSP48E1 (Prop_dsp48e1_C[8]_PCOUT[47])
                                                      1.690     9.975 r  Y0/PCOUT[47]
                         net (fo=1, routed)           0.056    10.031    Y0_n_106
    DSP48_X5Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.438    11.469 r  Y0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.471    Y0__0_n_106
    DSP48_X5Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[15])
                                                      1.438    12.909 r  Y0__1/PCOUT[15]
                         net (fo=1, routed)           0.002    12.911    Y0__1_n_138
    DSP48_X5Y52          DSP48E1                                      r  Y_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    M2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    M2                   IBUF (Prop_ibuf_I_O)         0.781    10.781 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.699    12.480    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.557 r  CLK_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.366    13.924    CLK_IBUF_BUFG
    DSP48_X5Y52          DSP48E1                                      r  Y_reg/CLK
                         clock pessimism              0.311    14.234    
                         clock uncertainty           -0.035    14.199    
    DSP48_X5Y52          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.174    13.025    Y_reg
  -------------------------------------------------------------------
                         required time                         13.025    
                         arrival time                         -12.911    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (required time - arrival time)
  Source:                 Y1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.650ns  (logic 7.779ns (89.932%)  route 0.871ns (10.068%))
  Logic Levels:           3  (DSP48E1=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.924ns = ( 13.924 - 10.000 ) 
    Source Clock Delay      (SCD):    4.261ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  CLK_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.476     4.261    CLK_IBUF_BUFG
    DSP48_X5Y53          DSP48E1                                      r  Y1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X5Y53          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      3.213     7.474 r  Y1/P[8]
                         net (fo=1, routed)           0.811     8.285    Y1_n_97
    DSP48_X5Y49          DSP48E1 (Prop_dsp48e1_C[8]_PCOUT[47])
                                                      1.690     9.975 r  Y0/PCOUT[47]
                         net (fo=1, routed)           0.056    10.031    Y0_n_106
    DSP48_X5Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.438    11.469 r  Y0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.471    Y0__0_n_106
    DSP48_X5Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[16])
                                                      1.438    12.909 r  Y0__1/PCOUT[16]
                         net (fo=1, routed)           0.002    12.911    Y0__1_n_137
    DSP48_X5Y52          DSP48E1                                      r  Y_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    M2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    M2                   IBUF (Prop_ibuf_I_O)         0.781    10.781 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.699    12.480    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.557 r  CLK_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.366    13.924    CLK_IBUF_BUFG
    DSP48_X5Y52          DSP48E1                                      r  Y_reg/CLK
                         clock pessimism              0.311    14.234    
                         clock uncertainty           -0.035    14.199    
    DSP48_X5Y52          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.174    13.025    Y_reg
  -------------------------------------------------------------------
                         required time                         13.025    
                         arrival time                         -12.911    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (required time - arrival time)
  Source:                 Y1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.650ns  (logic 7.779ns (89.932%)  route 0.871ns (10.068%))
  Logic Levels:           3  (DSP48E1=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.924ns = ( 13.924 - 10.000 ) 
    Source Clock Delay      (SCD):    4.261ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  CLK_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.476     4.261    CLK_IBUF_BUFG
    DSP48_X5Y53          DSP48E1                                      r  Y1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X5Y53          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      3.213     7.474 r  Y1/P[8]
                         net (fo=1, routed)           0.811     8.285    Y1_n_97
    DSP48_X5Y49          DSP48E1 (Prop_dsp48e1_C[8]_PCOUT[47])
                                                      1.690     9.975 r  Y0/PCOUT[47]
                         net (fo=1, routed)           0.056    10.031    Y0_n_106
    DSP48_X5Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.438    11.469 r  Y0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.471    Y0__0_n_106
    DSP48_X5Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[17])
                                                      1.438    12.909 r  Y0__1/PCOUT[17]
                         net (fo=1, routed)           0.002    12.911    Y0__1_n_136
    DSP48_X5Y52          DSP48E1                                      r  Y_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    M2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    M2                   IBUF (Prop_ibuf_I_O)         0.781    10.781 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.699    12.480    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.557 r  CLK_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.366    13.924    CLK_IBUF_BUFG
    DSP48_X5Y52          DSP48E1                                      r  Y_reg/CLK
                         clock pessimism              0.311    14.234    
                         clock uncertainty           -0.035    14.199    
    DSP48_X5Y52          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.174    13.025    Y_reg
  -------------------------------------------------------------------
                         required time                         13.025    
                         arrival time                         -12.911    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (required time - arrival time)
  Source:                 Y1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.650ns  (logic 7.779ns (89.932%)  route 0.871ns (10.068%))
  Logic Levels:           3  (DSP48E1=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.924ns = ( 13.924 - 10.000 ) 
    Source Clock Delay      (SCD):    4.261ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  CLK_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.476     4.261    CLK_IBUF_BUFG
    DSP48_X5Y53          DSP48E1                                      r  Y1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X5Y53          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      3.213     7.474 r  Y1/P[8]
                         net (fo=1, routed)           0.811     8.285    Y1_n_97
    DSP48_X5Y49          DSP48E1 (Prop_dsp48e1_C[8]_PCOUT[47])
                                                      1.690     9.975 r  Y0/PCOUT[47]
                         net (fo=1, routed)           0.056    10.031    Y0_n_106
    DSP48_X5Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.438    11.469 r  Y0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.471    Y0__0_n_106
    DSP48_X5Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[18])
                                                      1.438    12.909 r  Y0__1/PCOUT[18]
                         net (fo=1, routed)           0.002    12.911    Y0__1_n_135
    DSP48_X5Y52          DSP48E1                                      r  Y_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    M2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    M2                   IBUF (Prop_ibuf_I_O)         0.781    10.781 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.699    12.480    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.557 r  CLK_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.366    13.924    CLK_IBUF_BUFG
    DSP48_X5Y52          DSP48E1                                      r  Y_reg/CLK
                         clock pessimism              0.311    14.234    
                         clock uncertainty           -0.035    14.199    
    DSP48_X5Y52          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.174    13.025    Y_reg
  -------------------------------------------------------------------
                         required time                         13.025    
                         arrival time                         -12.911    
  -------------------------------------------------------------------
                         slack                                  0.114    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 Xn_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y1/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.164ns (39.484%)  route 0.251ns (60.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  CLK_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.570     1.481    CLK_IBUF_BUFG
    SLICE_X92Y128        FDRE                                         r  Xn_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y128        FDRE (Prop_fdre_C_Q)         0.164     1.645 r  Xn_reg[2][1]/Q
                         net (fo=1, routed)           0.251     1.896    Xn_reg[2]__0[1]
    DSP48_X5Y53          DSP48E1                                      r  Y1/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  CLK_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.921     2.082    CLK_IBUF_BUFG
    DSP48_X5Y53          DSP48E1                                      r  Y1/CLK
                         clock pessimism             -0.484     1.598    
    DSP48_X5Y53          DSP48E1 (Hold_dsp48e1_CLK_B[1])
                                                      0.082     1.680    Y1
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 Xn_reg[2][11]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y1/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.164ns (39.663%)  route 0.249ns (60.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  CLK_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.572     1.483    CLK_IBUF_BUFG
    SLICE_X92Y130        FDRE                                         r  Xn_reg[2][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y130        FDRE (Prop_fdre_C_Q)         0.164     1.647 r  Xn_reg[2][11]/Q
                         net (fo=1, routed)           0.249     1.896    Xn_reg[2]__0[11]
    DSP48_X5Y53          DSP48E1                                      r  Y1/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  CLK_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.921     2.082    CLK_IBUF_BUFG
    DSP48_X5Y53          DSP48E1                                      r  Y1/CLK
                         clock pessimism             -0.484     1.598    
    DSP48_X5Y53          DSP48E1 (Hold_dsp48e1_CLK_B[11])
                                                      0.082     1.680    Y1
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 Xn_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y0__0/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.610%)  route 0.266ns (65.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  CLK_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.571     1.482    CLK_IBUF_BUFG
    SLICE_X93Y129        FDRE                                         r  Xn_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y129        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  Xn_reg[1][6]/Q
                         net (fo=2, routed)           0.266     1.889    Xn_reg[1]__0[6]
    DSP48_X5Y50          DSP48E1                                      r  Y0__0/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  CLK_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.913     2.074    CLK_IBUF_BUFG
    DSP48_X5Y50          DSP48E1                                      r  Y0__0/CLK
                         clock pessimism             -0.484     1.590    
    DSP48_X5Y50          DSP48E1 (Hold_dsp48e1_CLK_B[6])
                                                      0.082     1.672    Y0__0
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 Xn_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y0__0/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.517%)  route 0.267ns (65.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  CLK_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.570     1.481    CLK_IBUF_BUFG
    SLICE_X93Y128        FDRE                                         r  Xn_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y128        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  Xn_reg[1][1]/Q
                         net (fo=2, routed)           0.267     1.889    Xn_reg[1]__0[1]
    DSP48_X5Y50          DSP48E1                                      r  Y0__0/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  CLK_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.913     2.074    CLK_IBUF_BUFG
    DSP48_X5Y50          DSP48E1                                      r  Y0__0/CLK
                         clock pessimism             -0.484     1.590    
    DSP48_X5Y50          DSP48E1 (Hold_dsp48e1_CLK_B[1])
                                                      0.082     1.672    Y0__0
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 Xn_reg[1][8]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y0__0/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.609%)  route 0.266ns (65.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  CLK_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.572     1.483    CLK_IBUF_BUFG
    SLICE_X93Y130        FDRE                                         r  Xn_reg[1][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y130        FDRE (Prop_fdre_C_Q)         0.141     1.624 r  Xn_reg[1][8]/Q
                         net (fo=2, routed)           0.266     1.890    Xn_reg[1]__0[8]
    DSP48_X5Y50          DSP48E1                                      r  Y0__0/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  CLK_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.913     2.074    CLK_IBUF_BUFG
    DSP48_X5Y50          DSP48E1                                      r  Y0__0/CLK
                         clock pessimism             -0.484     1.590    
    DSP48_X5Y50          DSP48E1 (Hold_dsp48e1_CLK_B[8])
                                                      0.082     1.672    Y0__0
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 Xn_reg[2][13]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y1/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.164ns (39.484%)  route 0.251ns (60.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  CLK_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.573     1.484    CLK_IBUF_BUFG
    SLICE_X92Y131        FDRE                                         r  Xn_reg[2][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y131        FDRE (Prop_fdre_C_Q)         0.164     1.648 r  Xn_reg[2][13]/Q
                         net (fo=1, routed)           0.251     1.899    Xn_reg[2]__0[13]
    DSP48_X5Y53          DSP48E1                                      r  Y1/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  CLK_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.921     2.082    CLK_IBUF_BUFG
    DSP48_X5Y53          DSP48E1                                      r  Y1/CLK
                         clock pessimism             -0.484     1.598    
    DSP48_X5Y53          DSP48E1 (Hold_dsp48e1_CLK_B[13])
                                                      0.082     1.680    Y1
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 Xn_reg[1][14]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y0__0/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.532%)  route 0.267ns (65.468%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  CLK_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.573     1.484    CLK_IBUF_BUFG
    SLICE_X93Y131        FDRE                                         r  Xn_reg[1][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y131        FDRE (Prop_fdre_C_Q)         0.141     1.625 r  Xn_reg[1][14]/Q
                         net (fo=2, routed)           0.267     1.892    Xn_reg[1]__0[14]
    DSP48_X5Y50          DSP48E1                                      r  Y0__0/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  CLK_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.913     2.074    CLK_IBUF_BUFG
    DSP48_X5Y50          DSP48E1                                      r  Y0__0/CLK
                         clock pessimism             -0.484     1.590    
    DSP48_X5Y50          DSP48E1 (Hold_dsp48e1_CLK_B[14])
                                                      0.082     1.672    Y0__0
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 Xn_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y1/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.164ns (39.008%)  route 0.256ns (60.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  CLK_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.570     1.481    CLK_IBUF_BUFG
    SLICE_X92Y128        FDRE                                         r  Xn_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y128        FDRE (Prop_fdre_C_Q)         0.164     1.645 r  Xn_reg[2][2]/Q
                         net (fo=1, routed)           0.256     1.901    Xn_reg[2]__0[2]
    DSP48_X5Y53          DSP48E1                                      r  Y1/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  CLK_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.921     2.082    CLK_IBUF_BUFG
    DSP48_X5Y53          DSP48E1                                      r  Y1/CLK
                         clock pessimism             -0.484     1.598    
    DSP48_X5Y53          DSP48E1 (Hold_dsp48e1_CLK_B[2])
                                                      0.082     1.680    Y1
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 Xn_reg[2][15]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y1/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.164ns (39.282%)  route 0.253ns (60.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  CLK_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.573     1.484    CLK_IBUF_BUFG
    SLICE_X92Y131        FDRE                                         r  Xn_reg[2][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y131        FDRE (Prop_fdre_C_Q)         0.164     1.648 r  Xn_reg[2][15]/Q
                         net (fo=1, routed)           0.253     1.901    Xn_reg[2]__0[15]
    DSP48_X5Y53          DSP48E1                                      r  Y1/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  CLK_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.921     2.082    CLK_IBUF_BUFG
    DSP48_X5Y53          DSP48E1                                      r  Y1/CLK
                         clock pessimism             -0.484     1.598    
    DSP48_X5Y53          DSP48E1 (Hold_dsp48e1_CLK_B[15])
                                                      0.082     1.680    Y1
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 Xn_reg[2][5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y1/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.164ns (39.008%)  route 0.256ns (60.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  CLK_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.571     1.482    CLK_IBUF_BUFG
    SLICE_X92Y129        FDRE                                         r  Xn_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y129        FDRE (Prop_fdre_C_Q)         0.164     1.646 r  Xn_reg[2][5]/Q
                         net (fo=1, routed)           0.256     1.902    Xn_reg[2]__0[5]
    DSP48_X5Y53          DSP48E1                                      r  Y1/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  CLK_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.921     2.082    CLK_IBUF_BUFG
    DSP48_X5Y53          DSP48E1                                      r  Y1/CLK
                         clock pessimism             -0.484     1.598    
    DSP48_X5Y53          DSP48E1 (Hold_dsp48e1_CLK_B[5])
                                                      0.082     1.680    Y1
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.222    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.109         10.000      6.891      DSP48_X5Y52    Y_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         10.000      8.184      DSP48_X5Y50    Y0__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         10.000      8.184      DSP48_X5Y51    Y0__1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         10.000      8.184      DSP48_X5Y53    Y1/CLK
Min Period        n/a     BUFG/I       n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X93Y128  Xn_reg[1][0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X92Y127  Xn_reg[1][10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X93Y130  Xn_reg[1][11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X93Y130  Xn_reg[1][12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X93Y131  Xn_reg[1][13]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X93Y128  Xn_reg[1][0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X93Y131  Xn_reg[1][13]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X93Y131  Xn_reg[1][14]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X93Y131  Xn_reg[1][15]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X93Y128  Xn_reg[1][1]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X93Y128  Xn_reg[1][2]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X93Y128  Xn_reg[1][3]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X92Y128  Xn_reg[2][0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X92Y131  Xn_reg[2][12]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X92Y131  Xn_reg[2][13]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X93Y130  Xn_reg[1][11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X93Y130  Xn_reg[1][11]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X93Y130  Xn_reg[1][12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X93Y130  Xn_reg[1][12]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X93Y131  Xn_reg[1][13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X93Y131  Xn_reg[1][13]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X93Y131  Xn_reg[1][14]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X93Y131  Xn_reg[1][14]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X93Y131  Xn_reg[1][15]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X93Y131  Xn_reg[1][15]/C



