// Standard Cell - Verilog Logic
`include"yosys_work_around_sky130.v"

// Synthesized Netlist
`include"../manual-synthesis-sky130/synth-nl.v"