<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE gowin-synthesis-project>
<Project>
    <Version>beta</Version>
    <Device id="GW1NR-9C" package="QFN88P" speed="6" partNumber="GW1NR-LV9QN88PC6/I5"/>
    <FileList>
        <File path="C:\Gowin\Gowin_V1.9.9.03_Education_x64\IDE\bin\Documents\gb_project\src\apu.v" type="verilog"/>
        <File path="C:\Gowin\Gowin_V1.9.9.03_Education_x64\IDE\bin\Documents\gb_project\src\audio.v" type="verilog"/>
        <File path="C:\Gowin\Gowin_V1.9.9.03_Education_x64\IDE\bin\Documents\gb_project\src\boot.v" type="verilog"/>
        <File path="C:\Gowin\Gowin_V1.9.9.03_Education_x64\IDE\bin\Documents\gb_project\src\div.v" type="verilog"/>
        <File path="C:\Gowin\Gowin_V1.9.9.03_Education_x64\IDE\bin\Documents\gb_project\src\dma.v" type="verilog"/>
        <File path="C:\Gowin\Gowin_V1.9.9.03_Education_x64\IDE\bin\Documents\gb_project\src\hdmi.v" type="verilog"/>
        <File path="C:\Gowin\Gowin_V1.9.9.03_Education_x64\IDE\bin\Documents\gb_project\src\inthandle.v" type="verilog"/>
        <File path="C:\Gowin\Gowin_V1.9.9.03_Education_x64\IDE\bin\Documents\gb_project\src\joypad.v" type="verilog"/>
        <File path="C:\Gowin\Gowin_V1.9.9.03_Education_x64\IDE\bin\Documents\gb_project\src\link.v" type="verilog"/>
        <File path="C:\Gowin\Gowin_V1.9.9.03_Education_x64\IDE\bin\Documents\gb_project\src\mbc1.v" type="verilog"/>
        <File path="C:\Gowin\Gowin_V1.9.9.03_Education_x64\IDE\bin\Documents\gb_project\src\mmap.v" type="verilog"/>
        <File path="C:\Gowin\Gowin_V1.9.9.03_Education_x64\IDE\bin\Documents\gb_project\src\ppu.v" type="verilog"/>
        <File path="C:\Gowin\Gowin_V1.9.9.03_Education_x64\IDE\bin\Documents\gb_project\src\seg7.v" type="verilog"/>
        <File path="C:\Gowin\Gowin_V1.9.9.03_Education_x64\IDE\bin\Documents\gb_project\src\sram.v" type="verilog"/>
        <File path="C:\Gowin\Gowin_V1.9.9.03_Education_x64\IDE\bin\Documents\gb_project\src\timer.v" type="verilog"/>
        <File path="C:\Gowin\Gowin_V1.9.9.03_Education_x64\IDE\bin\Documents\gb_project\src\uart.v" type="verilog"/>
        <File path="C:\Gowin\Gowin_V1.9.9.03_Education_x64\IDE\bin\Documents\gb_project\src\z80.v" type="verilog"/>
        <File path="C:\Gowin\Gowin_V1.9.9.03_Education_x64\IDE\bin\Documents\gb_project\src\z80_alu.v" type="verilog"/>
        <File path="C:\Gowin\Gowin_V1.9.9.03_Education_x64\IDE\bin\Documents\gb_project\src\z80_ucode.v" type="verilog"/>
        <File path="C:\Gowin\Gowin_V1.9.9.03_Education_x64\IDE\bin\Documents\gb_project\src\top.v" type="verilog"/>
    </FileList>
    <OptionList>
        <Option type="disable_insert_pad" value="0"/>
        <Option type="global_freq" value="50.000"/>
        <Option type="looplimit" value="2000"/>
        <Option type="output_file" value="C:\Gowin\Gowin_V1.9.9.03_Education_x64\IDE\bin\Documents\gb_project\impl\gwsynthesis\gb_project.vg"/>
        <Option type="print_all_synthesis_warning" value="0"/>
        <Option type="ram_rw_check" value="0"/>
        <Option type="verilog_language" value="verilog-2001"/>
        <Option type="vhdl_language" value="vhdl-1993"/>
    </OptionList>
</Project>
