// Seed: 402881243
module module_0 #(
    parameter id_11 = 32'd98,
    parameter id_16 = 32'd7
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_8, id_9, id_10;
  logic _id_11;
  ;
  wire id_12, id_13;
  logic id_14;
  logic id_15 = id_12;
  logic _id_16;
  assign id_14 = id_6;
  wire [id_11  <  -1 : id_16  +  1] id_17, id_18, id_19, id_20;
endmodule
module module_1 #(
    parameter id_10 = 32'd57,
    parameter id_17 = 32'd81
) (
    input wand id_0,
    output wand id_1,
    output supply1 void id_2,
    input tri id_3,
    input tri id_4,
    input supply0 id_5,
    input wor id_6,
    input tri id_7,
    output wor id_8,
    input uwire id_9,
    input uwire _id_10,
    output wand id_11,
    output supply0 id_12,
    output logic id_13,
    input wand id_14,
    output wand id_15,
    input wand id_16,
    input wire _id_17,
    output wire id_18
);
  logic id_20;
  ;
  wire  id_21;
  logic id_22 = 1;
  initial if (1) id_13 <= 1;
  assign id_12 = (id_22);
  assign id_8  = id_20;
  id_23 :
  assert property (@(id_16) id_9) id_23 <= -1;
  wire id_24;
  wire id_25;
  module_0 modCall_1 (
      id_21,
      id_25,
      id_21,
      id_24,
      id_22,
      id_22,
      id_24
  );
  struct packed {
    union packed {
      logic id_26;
      logic [1 : id_17] id_27;
    } [id_10 : 1] id_28 = 1 == 1;
  } id_29;
  ;
endmodule
