 
****************************************
Report : qor
Design : spi_top
Version: M-2016.12-SP1
Date   : Tue Apr 15 10:30:58 2025
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:               9.00
  Critical Path Length:          9.72
  Critical Path Slack:           0.01
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.08
  Total Hold Violation:         -1.14
  No. of Hold Violations:       36.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          6
  Hierarchical Port Count:        304
  Leaf Cell Count:               1357
  Buf/Inv Cell Count:             302
  Buf Cell Count:                   9
  Inv Cell Count:                 293
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      1128
  Sequential Cell Count:          229
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     2538.898573
  Noncombinational Area:  1690.565919
  Buf/Inv Area:            390.619330
  Total Buffer Area:            18.30
  Total Inverter Area:         372.32
  Macro/Black Box Area:      0.000000
  Net Area:                957.760223
  -----------------------------------
  Cell Area:              4229.464492
  Design Area:            5187.224715


  Design Rules
  -----------------------------------
  Total Number of Nets:          1448
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    1.00
  Logic Optimization:                  4.44
  Mapping Optimization:                3.25
  -----------------------------------------
  Overall Compile Time:               10.41
  Overall Compile Wall Clock Time:    10.54

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.08  TNS: 1.14  Number of Violating Paths: 36

  --------------------------------------------------------------------


1
