{"url": "https://www.ics.uci.edu/~jmoorkan/vhdlref/process.html", "content": "<html><head><meta http-equiv=\"Content-Type\" content=\"text/html; charset=us-ascii\">\n<!-- base href=\"http://www.vdlande.com/VHDL/process.html\" --><title>VHDL Reference Guide - Process</title></head><body bgcolor=\"mintcream\"><div style=\"border: 1px solid rgb(153, 153, 153); margin: -1px -1px 0pt; padding: 0pt; background: rgb(255, 255, 255) none repeat scroll 0% 0%; -moz-background-clip: -moz-initial; -moz-background-origin: -moz-initial; -moz-background-inline-policy: -moz-initial;\"><div style=\"border: 1px solid rgb(153, 153, 153); margin: 12px; padding: 8px; background: rgb(221, 221, 221) none repeat scroll 0% 0%; -moz-background-clip: -moz-initial; -moz-background-origin: -moz-initial; -moz-background-inline-policy: -moz-initial; font-family: arial,sans-serif; font-style: normal; font-variant: normal; font-size: 13px; line-height: normal; font-size-adjust: none; font-stretch: normal; -x-system-font: none; color: rgb(0, 0, 0); font-weight: normal; text-align: left;\">This is Google's cache of <a href=\"http://www.vdlande.com/VHDL/process.html\" style=\"text-decoration: underline; color: rgb(0, 0, 204);\">http://www.vdlande.com/VHDL/process.html</a>. It is a snapshot of the page as it appeared on Aug 5, 2009 01:41:13 GMT. The <a href=\"http://www.vdlande.com/VHDL/process.html\" style=\"text-decoration: underline; color: rgb(0, 0, 204);\">current page</a> could have changed in the meantime. <a href=\"http://www.google.com/intl/en/help/features_list.html#cached\" style=\"text-decoration: underline; color: rgb(0, 0, 204);\">Learn more</a><br><br><div style=\"float: right;\"><a href=\"http://74.125.155.132/search?q=cache:53NwptPzJi8J:www.vdlande.com/VHDL/process.html+site:www.vdlande.com+VHDL+reference+guide+vdlande&amp;hl=en&amp;client=firefox-a&amp;gl=us&amp;strip=1\" style=\"text-decoration: underline; color: rgb(0, 0, 204);\">Text-only version</a></div>\n<div>These search terms are highlighted: <span style=\"background: rgb(255, 255, 102) none repeat scroll 0% 0%; -moz-background-clip: -moz-initial; -moz-background-origin: -moz-initial; -moz-background-inline-policy: -moz-initial; color: black; font-weight: bold;\">vhdl</span>&nbsp;These terms only appear in links pointing to this page: <span style=\"font-weight: bold;\">reference</span>&nbsp;<span style=\"font-weight: bold;\">guide</span>&nbsp;<span style=\"font-weight: bold;\">vdlande</span>&nbsp;&nbsp;</div></div></div><div style=\"position: relative;\">\n\n\n\n\n\n<div align=\"center\">\n<table border=\"0\" cellpadding=\"5\">\n<caption><b>Process</b></caption>\n<tbody><tr><td colspan=\"3\"><hr></td></tr>\n<tr>\n<td bgcolor=\"lightcyan\">Concurrent Statement</td>\n<td>---- used in ----&gt;</td>\n<td bgcolor=\"lightgreen\">Architecture</td>\n</tr>\n</tbody></table>\n\n<p><table border=\"0\">\n<tbody><tr><td><hr width=\"150\"></td><td>Syntax</td><td><hr width=\"150\"></td></tr>\n</tbody></table></p><p>\n</p></div>\n\n<div align=\"center\">\n<table border=\"1\" cellpadding=\"5\" width=\"40%\">\n<tbody><tr>\n<td><pre>optional_label: <b>process</b> (optional sensitivity list)\n\tdeclarations\n<b>begin</b>\n\tsequential statements\n<b>end process</b> optional_label;\n</pre></td>\n</tr>\n</tbody></table><p>\n</p></div>\n\n\n\n<div align=\"center\">\nSee LRM section 9.2\n\n<p><table align=\"center\" border=\"0\">\n<tbody><tr><td><hr width=\"150\"></td><td>Rules and Examples</td><td><hr width=\"150\"></td></tr>\n</tbody></table></p><p>\n</p></div>\n\n<div align=\"left\">\n<table border=\"1\" cellpadding=\"5\" width=\"60%\">\n<tbody><tr>\n<td>The <b>sensitivity list</b> is a list of signals. A change in value\non one or more of these signals, causes the process to be activated:\n<pre>process (ALARM_TIME, CURRENT_TIME)\nbegin\n  if (ALARM_TIME = CURRENT_TIME) then\n    SOUND_ALARM &lt;= '1';\n  else\n    SOUND_ALARM &lt;= '0';\n  end if;\nend process;</pre></td>\n</tr>\n</tbody></table><p>\n</p></div>\n\n<div align=\"center\">\n<table border=\"1\" cellpadding=\"5\" width=\"60%\">\n<tbody><tr>\n<td>Alternatively, process activation and suspension may be controlled\nvia the <a href=\"http://www.vdlande.com/VHDL/waits.htm\">wait</a> statement:\n<pre>process\nbegin\n  if (ALARM_TIME = CURRENT_TIME) then\n    SOUND_ALARM &lt;= '1';\n  else\n    SOUND_ALARM &lt;= '0';\n  end if;\n  wait on ALARM_TIME, CURRENT_TIME;\nend process;</pre></td>\n</tr>\n</tbody></table><p>\n</p></div>\n\n<div align=\"right\">\n<table border=\"1\" cellpadding=\"5\" width=\"50%\">\n<tbody><tr>\n<td>A process cannot have both a sensitivity list and wait statements</td>\n</tr>\n</tbody></table><p>\n</p></div>\n\n<div align=\"center\">\n<table border=\"1\" cellpadding=\"5\" width=\"30%\">\n<tbody><tr>\n<td>A process may contain any sequential statement.</td>\n</tr>\n</tbody></table><p>\n</p></div>\n\n\n\n<div align=\"center\">\n<p><table align=\"center\" border=\"0\">\n<tbody><tr><td><hr width=\"150\"></td><td>Synthesis Issues</td><td><hr width=\"150\"></td></tr>\n</tbody></table></p><p>\n</p></div>\n\nProcesses are synthesisable, provided they match certain typical forms,\nsome of which are shown below:\n<div align=\"center\">\n<table border=\"1\" cellpadding=\"5\" width=\"60%\">\n<tbody><tr>\n<td>A \"clocked process\" with either a wait statement or sensitivity\nlist. For such a process, registers are inferred on <b>all</b> signals\nwhich have assignments to them:\n<pre>WAIT_PROC: process\nbegin\n  wait until CLK'event and CLK='1';\n  Q1 &lt;= D1;\nend process;\n\nSENSE_PROC: process (CLK)\nbegin\n  if CLK'event and CLK='1' then\n    Q2 &lt;= D2;\n  end if;\nend process;</pre></td>\n</tr>\n</tbody></table><p>\n</p></div>\n\n<div align=\"right\">\n<table border=\"1\" cellpadding=\"5\" width=\"50%\">\n<tbody><tr>\n<td>A \"combinational process\" must have a sensitivity list containing\nall the signals which it reads (inputs), and must <b>always</b> update\nthe signals which it assigns (outputs):\n<pre>process (A, B, SEL)\nbegin\n  Z &lt;= B;\n  if SEL='1' then\n    Z &lt;= A;\n  end if;\nend process;</pre></td>\n</tr>\n</tbody></table><p>\n</p></div>\n\n<div align=\"center\">\n<p><table border=\"0\">\n<tbody><tr><td><hr width=\"150\"></td><td>Whats New in '93</td><td><hr width=\"150\"></td></tr>\n</tbody></table></p><p>\n\nIn <b style=\"color: black; background-color: rgb(255, 255, 102);\">VHDL</b>-93, the keyword <b>process</b> (or the sensitivity list, if\nthere is one) may be folllowed by the keyword <b>is</b> for clarity and\nconsistancy.\n</p><p>\nIn <b style=\"color: black; background-color: rgb(255, 255, 102);\">VHDL</b>-93, a <b>postponed process</b> may be defined. Such a process\nruns when all normal processes have completed at a particular point in\nsimulated time. Postponed processes cannot schedule any further\nzero-delay events. Their main use is to perform timing or functional\nchecks, based on the \"steady-state\" values of signals.\n\n</p></div>\n\n<hr width=\"80%\">\n</div></body></html>", "encoding": "ascii"}