m255
K3
13
cModel Technology
dC:\Program Files\Quartus2\modelsim
Enandgate
Z0 w1535622118
Z1 dC:\Users\rlindsberg\Documents\Github\1331IL-VHDL-Design\1331IL-VHDL-Design\lab0.1
Z2 8C:/Users/rlindsberg/Documents/Github/1331IL-VHDL-Design/1331IL-VHDL-Design/lab0.1/nandgate.vhd
Z3 FC:/Users/rlindsberg/Documents/Github/1331IL-VHDL-Design/1331IL-VHDL-Design/lab0.1/nandgate.vhd
l0
L1
V7<W3gLN7CKYcY=Kn0VhLd0
Z4 OV;C;10.1d;51
32
Z5 !s108 1535624881.425000
Z6 !s90 -reportprogress|300|-work|work|-2002|-explicit|C:/Users/rlindsberg/Documents/Github/1331IL-VHDL-Design/1331IL-VHDL-Design/lab0.1/nandgate.vhd|
Z7 !s107 C:/Users/rlindsberg/Documents/Github/1331IL-VHDL-Design/1331IL-VHDL-Design/lab0.1/nandgate.vhd|
Z8 o-work work -2002 -explicit -O0
Z9 tExplicit 1
!s100 H;Q7cUnfI<b1Y[Ne7FgEc2
!i10b 1
Adataflow
DEx4 work 8 nandgate 0 22 7<W3gLN7CKYcY=Kn0VhLd0
l12
L9
VRUH0nBYRo9<X]<=?QkU7n3
!s100 [Y;XIzn6hFn[jSh5Bz99K1
R4
32
R5
R6
R7
R8
R9
!i10b 1
Etest
Z10 w1535624874
R1
Z11 8C:/Users/rlindsberg/Documents/Github/1331IL-VHDL-Design/1331IL-VHDL-Design/lab0.1/tb_nand.vhd
Z12 FC:/Users/rlindsberg/Documents/Github/1331IL-VHDL-Design/1331IL-VHDL-Design/lab0.1/tb_nand.vhd
l0
L4
VCXzWffGT<0B`0S2F4BiDz0
!s100 NS__cTnPHLY8;Wf>ea1::2
R4
32
!i10b 1
Z13 !s108 1535624881.612000
Z14 !s90 -reportprogress|300|-work|work|-2002|-explicit|C:/Users/rlindsberg/Documents/Github/1331IL-VHDL-Design/1331IL-VHDL-Design/lab0.1/tb_nand.vhd|
Z15 !s107 C:/Users/rlindsberg/Documents/Github/1331IL-VHDL-Design/1331IL-VHDL-Design/lab0.1/tb_nand.vhd|
R8
R9
Atestnand
DEx4 work 4 test 0 22 CXzWffGT<0B`0S2F4BiDz0
l21
L8
VO?59@j[K7Re=8^WCd9oDC0
!s100 Q]Pmh]1h?=k7zoDLRf=H_2
R4
32
!i10b 1
R13
R14
R15
R8
R9
