read_verilog -sv estimate.sv
read_liberty -lib osu018_stdcells.lib
proc
flatten
synth -top estimate_core
write_verilog synth.v
dfflibmap -liberty osu018_stdcells.lib
abc -D 5000 -constr example.constr -liberty osu018_stdcells.lib
stat -liberty osu018_stdcells.lib
write_verilog gate.v
