// Seed: 1294205117
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  wire  id_3 = id_2;
  logic id_4;
  ;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28
);
  input wire id_28;
  input wire id_27;
  inout wire id_26;
  input wire id_25;
  inout wire id_24;
  output wire id_23;
  output wire id_22;
  input wire id_21;
  input wire id_20;
  output wire id_19;
  input wire id_18;
  output wire id_17;
  module_0 modCall_1 (
      id_2,
      id_26
  );
  output reg id_16;
  output wire id_15;
  input wire id_14;
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input logic [7:0] id_1;
  initial assert (-1);
  logic id_29;
  ;
  assign id_4 = id_14;
  wire id_30;
  wire id_31;
  ;
  assign id_23 = id_1;
  always @(-1, posedge -1) id_16 <= 1 ~^ id_2 + !id_1[1];
  logic id_32;
  wire  id_33;
  wire  id_34;
  wire  id_35;
endmodule
