# SECDED
Verilog Project for Single Error  Correction Double Error Detectiion
