OpenROAD d423155d69de7f683a23f6916ead418a615ad4ad 
Features included (+) or not (-):  +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO]: Reading ODB at '/openlane/designs/picorv32a/runs/RUN_2024.07.22_01.52.44/tmp/routing/32-fill.odb'…
define_corners Typical
read_liberty -corner Typical /openlane/designs/picorv32a/src/sky130_fd_sc_hd__typical.lib
[WARNING STA-1173] /openlane/designs/picorv32a/src/sky130_fd_sc_hd__typical.lib line 23, default_fanout_load is 0.0.
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
Reading design constraints file at '/openlane/scripts/base.sdc'…
[INFO]: Setting output delay to: 4.946000000000001
[INFO]: Setting input delay to: 4.946000000000001
[INFO]: Setting load to: 0.033442
[INFO]: Setting clock uncertainty to: 0.25
[INFO]: Setting clock transition to: 0.15
[INFO]: Setting timing derate to: 5.0 %
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     442
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   picorv32a
Die area:                 ( 0 0 ) ( 691600 702320 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     59879
Number of terminals:      411
Number of snets:          2
Number of nets:           17199

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 530.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 720305.
[INFO DRT-0033] mcon shape region query size = 308712.
[INFO DRT-0033] met1 shape region query size = 136982.
[INFO DRT-0033] via shape region query size = 6275.
[INFO DRT-0033] met2 shape region query size = 3961.
[INFO DRT-0033] via2 shape region query size = 5020.
[INFO DRT-0033] met3 shape region query size = 3978.
[INFO DRT-0033] via3 shape region query size = 5020.
[INFO DRT-0033] met4 shape region query size = 1375.
[INFO DRT-0033] via4 shape region query size = 100.
[INFO DRT-0033] met5 shape region query size = 120.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0078]   Complete 2106 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0079]   Complete 400 unique inst patterns.
[INFO DRT-0079]   Complete 500 unique inst patterns.
[INFO DRT-0081]   Complete 512 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 12972 groups.
#scanned instances     = 59879
#unique  instances     = 530
#stdCellGenAp          = 15481
#stdCellValidPlanarAp  = 106
#stdCellValidViaAp     = 11988
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 57706
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:01:00, elapsed time = 00:00:30, memory = 317.11 (MB), peak = 326.34 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

Number of guides:     133476

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 100 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 101 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 46255.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 36819.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 19928.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 2402.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 867.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 20.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 67050 vertical wires in 2 frboxes and 39241 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 6403 vertical wires in 2 frboxes and 12103 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:02, memory = 560.98 (MB), peak = 560.98 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 560.98 (MB), peak = 560.98 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:08, memory = 655.48 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:16, memory = 864.98 (MB).
    Completing 30% with 2549 violations.
    elapsed time = 00:00:24, memory = 1008.83 (MB).
    Completing 40% with 2549 violations.
    elapsed time = 00:00:36, memory = 1020.83 (MB).
    Completing 50% with 2549 violations.
    elapsed time = 00:00:44, memory = 1020.83 (MB).
    Completing 60% with 4967 violations.
    elapsed time = 00:00:57, memory = 1013.02 (MB).
    Completing 70% with 4967 violations.
    elapsed time = 00:01:08, memory = 1013.02 (MB).
    Completing 80% with 7012 violations.
    elapsed time = 00:01:19, memory = 1074.08 (MB).
    Completing 90% with 7012 violations.
    elapsed time = 00:01:32, memory = 1074.58 (MB).
    Completing 100% with 9026 violations.
    elapsed time = 00:01:44, memory = 1109.58 (MB).
[INFO DRT-0199]   Number of violations = 11211.
Viol/Layer         li1   mcon   met1    via   met2   met3   met4
Cut Spacing          0     19      0      1      0      0      0
Metal Spacing      133      0   1441      0    259    152      7
Min Hole             0      0      8      0      0      0      0
NS Metal             1      0      0      0      0      0      0
Recheck              2      0   1392      0    620     81     90
Short                0      0   6285      3    672     44      1
[INFO DRT-0267] cpu time = 00:03:25, elapsed time = 00:01:44, memory = 1192.58 (MB), peak = 1192.58 (MB)
Total wire length = 867958 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 378416 um.
Total wire length on LAYER met2 = 339190 um.
Total wire length on LAYER met3 = 90741 um.
Total wire length on LAYER met4 = 57641 um.
Total wire length on LAYER met5 = 1968 um.
Total number of vias = 126510.
Up-via summary (total 126510):.

-------------------------
 FR_MASTERSLICE         0
            li1     58165
           met1     63250
           met2      3492
           met3      1569
           met4        34
-------------------------
                   126510


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 11211 violations.
    elapsed time = 00:00:08, memory = 1192.89 (MB).
    Completing 20% with 11211 violations.
    elapsed time = 00:00:16, memory = 1192.89 (MB).
    Completing 30% with 9537 violations.
    elapsed time = 00:00:23, memory = 1192.89 (MB).
    Completing 40% with 9537 violations.
    elapsed time = 00:00:35, memory = 1192.89 (MB).
    Completing 50% with 9537 violations.
    elapsed time = 00:00:42, memory = 1192.89 (MB).
    Completing 60% with 8198 violations.
    elapsed time = 00:00:54, memory = 1193.89 (MB).
    Completing 70% with 8198 violations.
    elapsed time = 00:01:02, memory = 1193.89 (MB).
    Completing 80% with 6532 violations.
    elapsed time = 00:01:13, memory = 1193.89 (MB).
    Completing 90% with 6532 violations.
    elapsed time = 00:01:24, memory = 1193.89 (MB).
    Completing 100% with 4995 violations.
    elapsed time = 00:01:33, memory = 1193.89 (MB).
[INFO DRT-0199]   Number of violations = 4995.
Viol/Layer        mcon   met1   met2   met3   met4
Cut Spacing         13      0      0      0      0
Metal Spacing        0    689    150    110      2
Short                0   3794    230      7      0
[INFO DRT-0267] cpu time = 00:03:03, elapsed time = 00:01:33, memory = 1196.89 (MB), peak = 1219.58 (MB)
Total wire length = 864025 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 376862 um.
Total wire length on LAYER met2 = 337041 um.
Total wire length on LAYER met3 = 90755 um.
Total wire length on LAYER met4 = 57381 um.
Total wire length on LAYER met5 = 1984 um.
Total number of vias = 126043.
Up-via summary (total 126043):.

-------------------------
 FR_MASTERSLICE         0
            li1     58150
           met1     62759
           met2      3551
           met3      1550
           met4        33
-------------------------
                   126043


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 4995 violations.
    elapsed time = 00:00:07, memory = 1196.89 (MB).
    Completing 20% with 4995 violations.
    elapsed time = 00:00:17, memory = 1196.89 (MB).
    Completing 30% with 5068 violations.
    elapsed time = 00:00:23, memory = 1196.89 (MB).
    Completing 40% with 5068 violations.
    elapsed time = 00:00:35, memory = 1196.89 (MB).
    Completing 50% with 5068 violations.
    elapsed time = 00:00:40, memory = 1196.89 (MB).
    Completing 60% with 4955 violations.
    elapsed time = 00:00:50, memory = 1197.22 (MB).
    Completing 70% with 4955 violations.
    elapsed time = 00:00:59, memory = 1197.22 (MB).
    Completing 80% with 4948 violations.
    elapsed time = 00:01:10, memory = 1197.22 (MB).
    Completing 90% with 4948 violations.
    elapsed time = 00:01:20, memory = 1197.22 (MB).
    Completing 100% with 4657 violations.
    elapsed time = 00:01:29, memory = 1197.22 (MB).
[INFO DRT-0199]   Number of violations = 4657.
Viol/Layer         li1   mcon   met1   met2   met3   met4
Cut Spacing          0      8      0      0      0      0
Metal Spacing        1      0    609    131     85      1
Short                0      0   3588    230      4      0
[INFO DRT-0267] cpu time = 00:02:56, elapsed time = 00:01:30, memory = 1199.22 (MB), peak = 1226.39 (MB)
Total wire length = 862547 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 376094 um.
Total wire length on LAYER met2 = 336120 um.
Total wire length on LAYER met3 = 90891 um.
Total wire length on LAYER met4 = 57484 um.
Total wire length on LAYER met5 = 1956 um.
Total number of vias = 125545.
Up-via summary (total 125545):.

-------------------------
 FR_MASTERSLICE         0
            li1     58150
           met1     62323
           met2      3513
           met3      1528
           met4        31
-------------------------
                   125545


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 4657 violations.
    elapsed time = 00:00:05, memory = 1199.22 (MB).
    Completing 20% with 4657 violations.
    elapsed time = 00:00:08, memory = 1199.22 (MB).
    Completing 30% with 3744 violations.
    elapsed time = 00:00:21, memory = 1199.22 (MB).
    Completing 40% with 3744 violations.
    elapsed time = 00:00:32, memory = 1199.22 (MB).
    Completing 50% with 3744 violations.
    elapsed time = 00:00:42, memory = 1203.72 (MB).
    Completing 60% with 2727 violations.
    elapsed time = 00:00:51, memory = 1203.72 (MB).
    Completing 70% with 2727 violations.
    elapsed time = 00:00:56, memory = 1203.72 (MB).
    Completing 80% with 1796 violations.
    elapsed time = 00:01:10, memory = 1208.22 (MB).
    Completing 90% with 1796 violations.
    elapsed time = 00:01:16, memory = 1208.22 (MB).
    Completing 100% with 715 violations.
    elapsed time = 00:01:27, memory = 1208.22 (MB).
[INFO DRT-0199]   Number of violations = 715.
Viol/Layer         li1   mcon   met1    via   met2   met3
Cut Spacing          0      2      0      1      0      0
Metal Spacing        1      0    161      0     64      0
Min Hole             0      0      1      0      0      0
Short                0      0    450      0     33      2
[INFO DRT-0267] cpu time = 00:02:48, elapsed time = 00:01:27, memory = 1208.22 (MB), peak = 1226.39 (MB)
Total wire length = 862427 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 363046 um.
Total wire length on LAYER met2 = 335826 um.
Total wire length on LAYER met3 = 102970 um.
Total wire length on LAYER met4 = 58627 um.
Total wire length on LAYER met5 = 1956 um.
Total number of vias = 128656.
Up-via summary (total 128656):.

-------------------------
 FR_MASTERSLICE         0
            li1     58150
           met1     63684
           met2      5164
           met3      1627
           met4        31
-------------------------
                   128656


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 715 violations.
    elapsed time = 00:00:00, memory = 1208.22 (MB).
    Completing 20% with 715 violations.
    elapsed time = 00:00:00, memory = 1230.72 (MB).
    Completing 30% with 503 violations.
    elapsed time = 00:00:03, memory = 1230.72 (MB).
    Completing 40% with 503 violations.
    elapsed time = 00:00:04, memory = 1230.72 (MB).
    Completing 50% with 503 violations.
    elapsed time = 00:00:06, memory = 1230.72 (MB).
    Completing 60% with 370 violations.
    elapsed time = 00:00:09, memory = 1230.72 (MB).
    Completing 70% with 370 violations.
    elapsed time = 00:00:11, memory = 1230.72 (MB).
    Completing 80% with 152 violations.
    elapsed time = 00:00:12, memory = 1230.72 (MB).
    Completing 90% with 152 violations.
    elapsed time = 00:00:15, memory = 1232.72 (MB).
    Completing 100% with 31 violations.
    elapsed time = 00:00:16, memory = 1232.72 (MB).
[INFO DRT-0199]   Number of violations = 31.
Viol/Layer        met1   met2
Metal Spacing       15      1
Short                7      8
[INFO DRT-0267] cpu time = 00:00:31, elapsed time = 00:00:16, memory = 1232.72 (MB), peak = 1232.72 (MB)
Total wire length = 862329 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 361768 um.
Total wire length on LAYER met2 = 335823 um.
Total wire length on LAYER met3 = 104155 um.
Total wire length on LAYER met4 = 58625 um.
Total wire length on LAYER met5 = 1956 um.
Total number of vias = 128744.
Up-via summary (total 128744):.

-------------------------
 FR_MASTERSLICE         0
            li1     58150
           met1     63655
           met2      5284
           met3      1624
           met4        31
-------------------------
                   128744


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 31 violations.
    elapsed time = 00:00:00, memory = 1232.72 (MB).
    Completing 20% with 31 violations.
    elapsed time = 00:00:00, memory = 1232.72 (MB).
    Completing 30% with 22 violations.
    elapsed time = 00:00:00, memory = 1232.72 (MB).
    Completing 40% with 22 violations.
    elapsed time = 00:00:00, memory = 1232.72 (MB).
    Completing 50% with 22 violations.
    elapsed time = 00:00:00, memory = 1232.72 (MB).
    Completing 60% with 22 violations.
    elapsed time = 00:00:00, memory = 1232.72 (MB).
    Completing 70% with 22 violations.
    elapsed time = 00:00:00, memory = 1232.72 (MB).
    Completing 80% with 8 violations.
    elapsed time = 00:00:00, memory = 1232.72 (MB).
    Completing 90% with 8 violations.
    elapsed time = 00:00:00, memory = 1232.72 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 1232.72 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1232.72 (MB), peak = 1232.72 (MB)
Total wire length = 862305 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 361752 um.
Total wire length on LAYER met2 = 335815 um.
Total wire length on LAYER met3 = 104155 um.
Total wire length on LAYER met4 = 58625 um.
Total wire length on LAYER met5 = 1956 um.
Total number of vias = 128735.
Up-via summary (total 128735):.

-------------------------
 FR_MASTERSLICE         0
            li1     58150
           met1     63648
           met2      5282
           met3      1624
           met4        31
-------------------------
                   128735


[INFO DRT-0198] Complete detail routing.
Total wire length = 862305 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 361752 um.
Total wire length on LAYER met2 = 335815 um.
Total wire length on LAYER met3 = 104155 um.
Total wire length on LAYER met4 = 58625 um.
Total wire length on LAYER met5 = 1956 um.
Total number of vias = 128735.
Up-via summary (total 128735):.

-------------------------
 FR_MASTERSLICE         0
            li1     58150
           met1     63648
           met2      5282
           met3      1624
           met4        31
-------------------------
                   128735


[INFO DRT-0267] cpu time = 00:12:47, elapsed time = 00:06:33, memory = 1232.72 (MB), peak = 1232.72 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/picorv32a/runs/RUN_2024.07.22_01.52.44/results/routing/picorv32a.odb'…
Writing netlist to '/openlane/designs/picorv32a/runs/RUN_2024.07.22_01.52.44/results/routing/picorv32a.nl.v'…
Writing powered netlist to '/openlane/designs/picorv32a/runs/RUN_2024.07.22_01.52.44/results/routing/picorv32a.pnl.v'…
Writing layout to '/openlane/designs/picorv32a/runs/RUN_2024.07.22_01.52.44/results/routing/picorv32a.def'…
