* ******************************************************************************

* iCEcube Report

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 16:52:36

* File Generated:     Sep 16 2020 21:11:38

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Synthesis/Placement Summary:
----------------------------
    Status:  Successful
    Runtime: 0 seconds

Device Info:
------------
    Device Family: iCE40
    Device:        iCE40HX1K
    Package:       TQ144

Design statistics:
------------------
    FFs:                  0
    LUTs:                 1
    RAMs:                 0
    IOBs:                 8
    GBs:                  0
    PLLs:                 0
    Warm Boots:           0

Logic Resource Utilization:
---------------------------
    Total Logic Cells: 1/1280
        Combinational Logic Cells: 1        out of   1280      0.078125%
        Sequential Logic Cells:    0        out of   1280      0%
        Logic Tiles:               1        out of   160       0.625%
    Registers: 
        Logic Registers:           0        out of   1280      0%
        IO Registers:              0        out of   560       0
    Block RAMs:                    0        out of   16        0%
    Warm Boots:                    0        out of   1         0%
    Pins:
        Input Pins:                0        out of   96        0%
        Output Pins:               8        out of   96        8.33333%
        InOut Pins:                0        out of   96        0%
    Global Buffers:                0        out of   8         0%
    PLLs:                          0        out of   1         0%

IO Bank Utilization:
--------------------
    Bank 3: 0        out of   24        0%
    Bank 1: 8        out of   25        32%
    Bank 0: 0        out of   23        0%
    Bank 2: 0        out of   24        0%

Detailed I/O Info:
------------------
    Output Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function    Signal Name  
    ----------  ---------  -----------  -------  -------  -----------    -----------  
    78          Output     SB_LVCMOS    No       1        Simple Output  segments[0]  
    79          Output     SB_LVCMOS    No       1        Simple Output  segments[1]  
    80          Output     SB_LVCMOS    No       1        Simple Output  segments[2]  
    81          Output     SB_LVCMOS    No       1        Simple Output  segments[3]  
    87          Output     SB_LVCMOS    No       1        Simple Output  segments[4]  
    88          Output     SB_LVCMOS    No       1        Simple Output  segments[5]  
    90          Output     SB_LVCMOS    No       1        Simple Output  segments[6]  
    91          Output     SB_LVCMOS    No       1        Simple Output  digit_sel    



Router Summary:
---------------
    Status:  Successful
    Runtime: 4 seconds

Routing Resource Utilization:
-----------------------------
              Local line of tile       11 out of  28666      0.038373%
                          Span 4        3 out of   6944      0.0432028%
      Vertical Inter-LUT Connect        0 out of   1120      0%

