#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu May 23 00:49:16 2024
# Process ID: 17560
# Current directory: D:/ComputerScience/Projects/CPUdemo/generate/testLoad/project_2/project_2.runs/synth_1
# Command line: vivado.exe -log LoadVerify.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source LoadVerify.tcl
# Log file: D:/ComputerScience/Projects/CPUdemo/generate/testLoad/project_2/project_2.runs/synth_1/LoadVerify.vds
# Journal file: D:/ComputerScience/Projects/CPUdemo/generate/testLoad/project_2/project_2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source LoadVerify.tcl -notrace
Command: synth_design -top LoadVerify -part xc7a100tfgg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 55700 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 400.727 ; gain = 97.492
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'LoadVerify' [D:/ComputerScience/Projects/CPUdemo/generate/testLoad/project_2/project_2.srcs/sources_1/new/LoadVerify.v:495]
INFO: [Synth 8-638] synthesizing module 'UARTWrapper' [D:/ComputerScience/Projects/CPUdemo/generate/testLoad/project_2/project_2.srcs/sources_1/new/LoadVerify.v:1]
INFO: [Synth 8-638] synthesizing module 'uart' [D:/ComputerScience/Projects/CPUdemo/generate/testLoad/project_2/project_2.srcs/sources_1/new/UART.v:1]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'uart_tx' [D:/ComputerScience/Projects/CPUdemo/generate/testLoad/project_2/project_2.srcs/sources_1/new/UART.v:198]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (1#1) [D:/ComputerScience/Projects/CPUdemo/generate/testLoad/project_2/project_2.srcs/sources_1/new/UART.v:198]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [D:/ComputerScience/Projects/CPUdemo/generate/testLoad/project_2/project_2.srcs/sources_1/new/UART.v:87]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (2#1) [D:/ComputerScience/Projects/CPUdemo/generate/testLoad/project_2/project_2.srcs/sources_1/new/UART.v:87]
INFO: [Synth 8-256] done synthesizing module 'uart' (3#1) [D:/ComputerScience/Projects/CPUdemo/generate/testLoad/project_2/project_2.srcs/sources_1/new/UART.v:1]
INFO: [Synth 8-256] done synthesizing module 'UARTWrapper' (4#1) [D:/ComputerScience/Projects/CPUdemo/generate/testLoad/project_2/project_2.srcs/sources_1/new/LoadVerify.v:1]
INFO: [Synth 8-638] synthesizing module 'UARTLoader' [D:/ComputerScience/Projects/CPUdemo/generate/testLoad/project_2/project_2.srcs/sources_1/new/LoadVerify.v:52]
INFO: [Synth 8-256] done synthesizing module 'UARTLoader' (5#1) [D:/ComputerScience/Projects/CPUdemo/generate/testLoad/project_2/project_2.srcs/sources_1/new/LoadVerify.v:52]
INFO: [Synth 8-638] synthesizing module 'MemoryDispatch' [D:/ComputerScience/Projects/CPUdemo/generate/testLoad/project_2/project_2.srcs/sources_1/new/LoadVerify.v:386]
INFO: [Synth 8-638] synthesizing module 'InsRAM' [D:/ComputerScience/Projects/CPUdemo/generate/testLoad/project_2/project_2.srcs/sources_1/new/LoadVerify.v:182]
INFO: [Synth 8-638] synthesizing module 'DualPortRAM' [D:/ComputerScience/Projects/CPUdemo/generate/testLoad/project_2/project_2.srcs/sources_1/new/LoadVerify.v:149]
INFO: [Synth 8-638] synthesizing module 'ins_mem' [D:/ComputerScience/Projects/CPUdemo/generate/testLoad/project_2/project_2.runs/synth_1/.Xil/Vivado-17560-LAPTOP-OLOKS0CM/realtime/ins_mem_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ins_mem' (6#1) [D:/ComputerScience/Projects/CPUdemo/generate/testLoad/project_2/project_2.runs/synth_1/.Xil/Vivado-17560-LAPTOP-OLOKS0CM/realtime/ins_mem_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'DualPortRAM' (7#1) [D:/ComputerScience/Projects/CPUdemo/generate/testLoad/project_2/project_2.srcs/sources_1/new/LoadVerify.v:149]
INFO: [Synth 8-256] done synthesizing module 'InsRAM' (8#1) [D:/ComputerScience/Projects/CPUdemo/generate/testLoad/project_2/project_2.srcs/sources_1/new/LoadVerify.v:182]
INFO: [Synth 8-638] synthesizing module 'DataRAM' [D:/ComputerScience/Projects/CPUdemo/generate/testLoad/project_2/project_2.srcs/sources_1/new/LoadVerify.v:242]
INFO: [Synth 8-638] synthesizing module 'RAM' [D:/ComputerScience/Projects/CPUdemo/generate/testLoad/project_2/project_2.srcs/sources_1/new/LoadVerify.v:215]
INFO: [Synth 8-638] synthesizing module 'data_mem' [D:/ComputerScience/Projects/CPUdemo/generate/testLoad/project_2/project_2.runs/synth_1/.Xil/Vivado-17560-LAPTOP-OLOKS0CM/realtime/data_mem_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'data_mem' (9#1) [D:/ComputerScience/Projects/CPUdemo/generate/testLoad/project_2/project_2.runs/synth_1/.Xil/Vivado-17560-LAPTOP-OLOKS0CM/realtime/data_mem_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'a' does not match port width (14) of module 'data_mem' [D:/ComputerScience/Projects/CPUdemo/generate/testLoad/project_2/project_2.srcs/sources_1/new/LoadVerify.v:231]
INFO: [Synth 8-256] done synthesizing module 'RAM' (10#1) [D:/ComputerScience/Projects/CPUdemo/generate/testLoad/project_2/project_2.srcs/sources_1/new/LoadVerify.v:215]
INFO: [Synth 8-256] done synthesizing module 'DataRAM' (11#1) [D:/ComputerScience/Projects/CPUdemo/generate/testLoad/project_2/project_2.srcs/sources_1/new/LoadVerify.v:242]
INFO: [Synth 8-638] synthesizing module 'OutRegisters' [D:/ComputerScience/Projects/CPUdemo/generate/testLoad/project_2/project_2.srcs/sources_1/new/LoadVerify.v:271]
INFO: [Synth 8-256] done synthesizing module 'OutRegisters' (12#1) [D:/ComputerScience/Projects/CPUdemo/generate/testLoad/project_2/project_2.srcs/sources_1/new/LoadVerify.v:271]
INFO: [Synth 8-256] done synthesizing module 'MemoryDispatch' (13#1) [D:/ComputerScience/Projects/CPUdemo/generate/testLoad/project_2/project_2.srcs/sources_1/new/LoadVerify.v:386]
INFO: [Synth 8-256] done synthesizing module 'LoadVerify' (14#1) [D:/ComputerScience/Projects/CPUdemo/generate/testLoad/project_2/project_2.srcs/sources_1/new/LoadVerify.v:495]
WARNING: [Synth 8-3331] design DataRAM has unconnected port io_read_addr[31]
WARNING: [Synth 8-3331] design DataRAM has unconnected port io_read_addr[30]
WARNING: [Synth 8-3331] design DataRAM has unconnected port io_read_addr[29]
WARNING: [Synth 8-3331] design DataRAM has unconnected port io_read_addr[28]
WARNING: [Synth 8-3331] design DataRAM has unconnected port io_read_addr[27]
WARNING: [Synth 8-3331] design DataRAM has unconnected port io_read_addr[26]
WARNING: [Synth 8-3331] design DataRAM has unconnected port io_read_addr[25]
WARNING: [Synth 8-3331] design DataRAM has unconnected port io_read_addr[24]
WARNING: [Synth 8-3331] design DataRAM has unconnected port io_read_addr[23]
WARNING: [Synth 8-3331] design DataRAM has unconnected port io_read_addr[22]
WARNING: [Synth 8-3331] design DataRAM has unconnected port io_read_addr[21]
WARNING: [Synth 8-3331] design DataRAM has unconnected port io_read_addr[20]
WARNING: [Synth 8-3331] design DataRAM has unconnected port io_read_addr[19]
WARNING: [Synth 8-3331] design DataRAM has unconnected port io_read_addr[18]
WARNING: [Synth 8-3331] design DataRAM has unconnected port io_read_addr[17]
WARNING: [Synth 8-3331] design DataRAM has unconnected port io_read_addr[16]
WARNING: [Synth 8-3331] design DataRAM has unconnected port io_read_addr[15]
WARNING: [Synth 8-3331] design DataRAM has unconnected port io_read_addr[14]
WARNING: [Synth 8-3331] design DataRAM has unconnected port io_write_addr[31]
WARNING: [Synth 8-3331] design DataRAM has unconnected port io_write_addr[30]
WARNING: [Synth 8-3331] design DataRAM has unconnected port io_write_addr[29]
WARNING: [Synth 8-3331] design DataRAM has unconnected port io_write_addr[28]
WARNING: [Synth 8-3331] design DataRAM has unconnected port io_write_addr[27]
WARNING: [Synth 8-3331] design DataRAM has unconnected port io_write_addr[26]
WARNING: [Synth 8-3331] design DataRAM has unconnected port io_write_addr[25]
WARNING: [Synth 8-3331] design DataRAM has unconnected port io_write_addr[24]
WARNING: [Synth 8-3331] design DataRAM has unconnected port io_write_addr[23]
WARNING: [Synth 8-3331] design DataRAM has unconnected port io_write_addr[22]
WARNING: [Synth 8-3331] design DataRAM has unconnected port io_write_addr[21]
WARNING: [Synth 8-3331] design DataRAM has unconnected port io_write_addr[20]
WARNING: [Synth 8-3331] design DataRAM has unconnected port io_write_addr[19]
WARNING: [Synth 8-3331] design DataRAM has unconnected port io_write_addr[18]
WARNING: [Synth 8-3331] design DataRAM has unconnected port io_write_addr[17]
WARNING: [Synth 8-3331] design DataRAM has unconnected port io_write_addr[16]
WARNING: [Synth 8-3331] design DataRAM has unconnected port io_write_addr[15]
WARNING: [Synth 8-3331] design DataRAM has unconnected port io_write_addr[14]
WARNING: [Synth 8-3331] design InsRAM has unconnected port io_write_addr[31]
WARNING: [Synth 8-3331] design InsRAM has unconnected port io_write_addr[30]
WARNING: [Synth 8-3331] design InsRAM has unconnected port io_write_addr[29]
WARNING: [Synth 8-3331] design InsRAM has unconnected port io_write_addr[28]
WARNING: [Synth 8-3331] design InsRAM has unconnected port io_write_addr[27]
WARNING: [Synth 8-3331] design InsRAM has unconnected port io_write_addr[26]
WARNING: [Synth 8-3331] design InsRAM has unconnected port io_write_addr[25]
WARNING: [Synth 8-3331] design InsRAM has unconnected port io_write_addr[24]
WARNING: [Synth 8-3331] design InsRAM has unconnected port io_write_addr[23]
WARNING: [Synth 8-3331] design InsRAM has unconnected port io_write_addr[22]
WARNING: [Synth 8-3331] design InsRAM has unconnected port io_write_addr[21]
WARNING: [Synth 8-3331] design InsRAM has unconnected port io_write_addr[20]
WARNING: [Synth 8-3331] design InsRAM has unconnected port io_write_addr[19]
WARNING: [Synth 8-3331] design InsRAM has unconnected port io_write_addr[18]
WARNING: [Synth 8-3331] design InsRAM has unconnected port io_write_addr[17]
WARNING: [Synth 8-3331] design InsRAM has unconnected port io_write_addr[16]
WARNING: [Synth 8-3331] design InsRAM has unconnected port io_write_addr[15]
WARNING: [Synth 8-3331] design InsRAM has unconnected port io_write_addr[14]
WARNING: [Synth 8-3331] design InsRAM has unconnected port io2_read_addr[31]
WARNING: [Synth 8-3331] design InsRAM has unconnected port io2_read_addr[30]
WARNING: [Synth 8-3331] design InsRAM has unconnected port io2_read_addr[29]
WARNING: [Synth 8-3331] design InsRAM has unconnected port io2_read_addr[28]
WARNING: [Synth 8-3331] design InsRAM has unconnected port io2_read_addr[27]
WARNING: [Synth 8-3331] design InsRAM has unconnected port io2_read_addr[26]
WARNING: [Synth 8-3331] design InsRAM has unconnected port io2_read_addr[25]
WARNING: [Synth 8-3331] design InsRAM has unconnected port io2_read_addr[24]
WARNING: [Synth 8-3331] design InsRAM has unconnected port io2_read_addr[23]
WARNING: [Synth 8-3331] design InsRAM has unconnected port io2_read_addr[22]
WARNING: [Synth 8-3331] design InsRAM has unconnected port io2_read_addr[21]
WARNING: [Synth 8-3331] design InsRAM has unconnected port io2_read_addr[20]
WARNING: [Synth 8-3331] design InsRAM has unconnected port io2_read_addr[19]
WARNING: [Synth 8-3331] design InsRAM has unconnected port io2_read_addr[18]
WARNING: [Synth 8-3331] design InsRAM has unconnected port io2_read_addr[17]
WARNING: [Synth 8-3331] design InsRAM has unconnected port io2_read_addr[16]
WARNING: [Synth 8-3331] design InsRAM has unconnected port io2_read_addr[15]
WARNING: [Synth 8-3331] design InsRAM has unconnected port io2_read_addr[14]
WARNING: [Synth 8-3331] design MemoryDispatch has unconnected port io_ins_addr[1]
WARNING: [Synth 8-3331] design MemoryDispatch has unconnected port io_ins_addr[0]
WARNING: [Synth 8-3331] design MemoryDispatch has unconnected port io_data_write[31]
WARNING: [Synth 8-3331] design MemoryDispatch has unconnected port io_data_write[30]
WARNING: [Synth 8-3331] design MemoryDispatch has unconnected port io_data_write[29]
WARNING: [Synth 8-3331] design MemoryDispatch has unconnected port io_data_write[28]
WARNING: [Synth 8-3331] design MemoryDispatch has unconnected port io_data_write[27]
WARNING: [Synth 8-3331] design MemoryDispatch has unconnected port io_data_write[26]
WARNING: [Synth 8-3331] design MemoryDispatch has unconnected port io_data_write[25]
WARNING: [Synth 8-3331] design MemoryDispatch has unconnected port io_data_write[24]
WARNING: [Synth 8-3331] design MemoryDispatch has unconnected port io_data_write[23]
WARNING: [Synth 8-3331] design MemoryDispatch has unconnected port io_data_write[22]
WARNING: [Synth 8-3331] design MemoryDispatch has unconnected port io_data_write[21]
WARNING: [Synth 8-3331] design MemoryDispatch has unconnected port io_data_write[20]
WARNING: [Synth 8-3331] design MemoryDispatch has unconnected port io_data_write[19]
WARNING: [Synth 8-3331] design MemoryDispatch has unconnected port io_data_write[18]
WARNING: [Synth 8-3331] design MemoryDispatch has unconnected port io_data_write[17]
WARNING: [Synth 8-3331] design MemoryDispatch has unconnected port io_data_write[16]
WARNING: [Synth 8-3331] design MemoryDispatch has unconnected port io_data_write[15]
WARNING: [Synth 8-3331] design MemoryDispatch has unconnected port io_data_write[14]
WARNING: [Synth 8-3331] design MemoryDispatch has unconnected port io_data_write[13]
WARNING: [Synth 8-3331] design MemoryDispatch has unconnected port io_data_write[12]
WARNING: [Synth 8-3331] design MemoryDispatch has unconnected port io_data_write[11]
WARNING: [Synth 8-3331] design MemoryDispatch has unconnected port io_data_write[10]
WARNING: [Synth 8-3331] design MemoryDispatch has unconnected port io_data_write[9]
WARNING: [Synth 8-3331] design MemoryDispatch has unconnected port io_data_write[8]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 452.676 ; gain = 149.441
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 452.676 ; gain = 149.441
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/ComputerScience/Projects/CPUdemo/generate/testLoad/project_2/project_2.runs/synth_1/.Xil/Vivado-17560-LAPTOP-OLOKS0CM/dcp2/ins_mem_in_context.xdc] for cell 'mem_dispatch/insRAM/insRAM/ip_mem'
Finished Parsing XDC File [D:/ComputerScience/Projects/CPUdemo/generate/testLoad/project_2/project_2.runs/synth_1/.Xil/Vivado-17560-LAPTOP-OLOKS0CM/dcp2/ins_mem_in_context.xdc] for cell 'mem_dispatch/insRAM/insRAM/ip_mem'
Parsing XDC File [D:/ComputerScience/Projects/CPUdemo/generate/testLoad/project_2/project_2.runs/synth_1/.Xil/Vivado-17560-LAPTOP-OLOKS0CM/dcp3/data_mem_in_context.xdc] for cell 'mem_dispatch/dataRAM/dataRAM/ip_ram'
Finished Parsing XDC File [D:/ComputerScience/Projects/CPUdemo/generate/testLoad/project_2/project_2.runs/synth_1/.Xil/Vivado-17560-LAPTOP-OLOKS0CM/dcp3/data_mem_in_context.xdc] for cell 'mem_dispatch/dataRAM/dataRAM/ip_ram'
Parsing XDC File [D:/ComputerScience/Projects/CPUdemo/generate/testLoad/project_2/project_2.srcs/constrs_1/new/constrain.xdc]
Finished Parsing XDC File [D:/ComputerScience/Projects/CPUdemo/generate/testLoad/project_2/project_2.srcs/constrs_1/new/constrain.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/ComputerScience/Projects/CPUdemo/generate/testLoad/project_2/project_2.srcs/constrs_1/new/constrain.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/LoadVerify_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/LoadVerify_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 802.000 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 802.000 ; gain = 498.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 802.000 ; gain = 498.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for mem_dispatch/dataRAM/dataRAM/ip_ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem_dispatch/insRAM/insRAM/ip_mem. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 802.000 ; gain = 498.766
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "s_axis_tready_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "txd_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element prescale_reg_reg was removed.  [D:/ComputerScience/Projects/CPUdemo/generate/testLoad/project_2/project_2.srcs/sources_1/new/UART.v:248]
INFO: [Synth 8-5544] ROM "bit_cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element prescale_reg_reg was removed.  [D:/ComputerScience/Projects/CPUdemo/generate/testLoad/project_2/project_2.srcs/sources_1/new/UART.v:146]
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'UARTLoader'
INFO: [Synth 8-5544] ROM "data_addr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element data_addr_reg was removed.  [D:/ComputerScience/Projects/CPUdemo/generate/testLoad/project_2/project_2.srcs/sources_1/new/LoadVerify.v:67]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               00
                 iSTATE0 |                             0010 |                               01
                 iSTATE1 |                             0100 |                               11
                 iSTATE2 |                             1000 |                               10
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'one-hot' in module 'UARTLoader'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 802.000 ; gain = 498.766
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     19 Bit        Muxes := 3     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 8     
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 41    
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 26    
Module UARTLoader 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module DualPortRAM 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module RAM 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module OutRegisters 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
Module MemoryDispatch 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element uart/uart_tx_inst/s_axis_tready_reg_reg was removed.  [D:/ComputerScience/Projects/CPUdemo/generate/testLoad/project_2/project_2.srcs/sources_1/new/UART.v:239]
WARNING: [Synth 8-6014] Unused sequential element uart/uart_tx_inst/busy_reg_reg was removed.  [D:/ComputerScience/Projects/CPUdemo/generate/testLoad/project_2/project_2.srcs/sources_1/new/UART.v:242]
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/busy_reg_reg was removed.  [D:/ComputerScience/Projects/CPUdemo/generate/testLoad/project_2/project_2.srcs/sources_1/new/UART.v:137]
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/overrun_error_reg_reg was removed.  [D:/ComputerScience/Projects/CPUdemo/generate/testLoad/project_2/project_2.srcs/sources_1/new/UART.v:138]
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/frame_error_reg_reg was removed.  [D:/ComputerScience/Projects/CPUdemo/generate/testLoad/project_2/project_2.srcs/sources_1/new/UART.v:139]
WARNING: [Synth 8-6014] Unused sequential element uart/uart_tx_inst/prescale_reg_reg was removed.  [D:/ComputerScience/Projects/CPUdemo/generate/testLoad/project_2/project_2.srcs/sources_1/new/UART.v:248]
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/prescale_reg_reg was removed.  [D:/ComputerScience/Projects/CPUdemo/generate/testLoad/project_2/project_2.srcs/sources_1/new/UART.v:146]
WARNING: [Synth 8-6014] Unused sequential element loader/data_addr_reg was removed.  [D:/ComputerScience/Projects/CPUdemo/generate/testLoad/project_2/project_2.srcs/sources_1/new/LoadVerify.v:67]
WARNING: [Synth 8-3331] design MemoryDispatch has unconnected port io_ins_addr[31]
WARNING: [Synth 8-3331] design MemoryDispatch has unconnected port io_ins_addr[30]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 802.000 ; gain = 498.766
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:28 . Memory (MB): peak = 804.770 ; gain = 501.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:28 . Memory (MB): peak = 805.066 ; gain = 501.832
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:28 . Memory (MB): peak = 832.828 ; gain = 529.594
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:29 . Memory (MB): peak = 832.828 ; gain = 529.594
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:29 . Memory (MB): peak = 832.828 ; gain = 529.594
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:29 . Memory (MB): peak = 832.828 ; gain = 529.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:29 . Memory (MB): peak = 832.828 ; gain = 529.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:29 . Memory (MB): peak = 832.828 ; gain = 529.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:29 . Memory (MB): peak = 832.828 ; gain = 529.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|LoadVerify  | uart/uart/uart_tx_inst/data_reg_reg[0] | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+----------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |data_mem      |         1|
|2     |ins_mem       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |data_mem |     1|
|2     |ins_mem  |     1|
|3     |BUFG     |     1|
|4     |CARRY4   |    18|
|5     |LUT1     |     2|
|6     |LUT2     |    70|
|7     |LUT3     |    20|
|8     |LUT4     |    52|
|9     |LUT5     |    14|
|10    |LUT6     |   110|
|11    |SRL16E   |     1|
|12    |FDRE     |   132|
|13    |FDSE     |    35|
|14    |IBUF     |    17|
|15    |OBUF     |    17|
+------+---------+------+

Report Instance Areas: 
+------+-------------------+---------------+------+
|      |Instance           |Module         |Cells |
+------+-------------------+---------------+------+
|1     |top                |               |   585|
|2     |  loader           |UARTLoader     |   155|
|3     |  mem_dispatch     |MemoryDispatch |   224|
|4     |    dataRAM        |DataRAM        |    64|
|5     |      dataRAM      |RAM            |    64|
|6     |    insRAM         |InsRAM         |    64|
|7     |      insRAM       |DualPortRAM    |    64|
|8     |    outRegisters   |OutRegisters   |    96|
|9     |  uart             |UARTWrapper    |   171|
|10    |    uart           |uart           |   171|
|11    |      uart_rx_inst |uart_rx        |    97|
|12    |      uart_tx_inst |uart_tx        |    74|
+------+-------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:29 . Memory (MB): peak = 832.828 ; gain = 529.594
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 53 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 832.828 ; gain = 180.270
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:29 . Memory (MB): peak = 832.828 ; gain = 529.594
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 35 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 112 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:32 . Memory (MB): peak = 832.828 ; gain = 541.094
INFO: [Common 17-1381] The checkpoint 'D:/ComputerScience/Projects/CPUdemo/generate/testLoad/project_2/project_2.runs/synth_1/LoadVerify.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file LoadVerify_utilization_synth.rpt -pb LoadVerify_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 832.828 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu May 23 00:49:52 2024...
