Language File-Name                    IP        Library         File-Path                                                                                                      
Verilog, BCD2SEG7.v,                  design_1, xil_defaultlib, ./../../../../test-7seg.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bcd2seg7_v1_0/BCD2SEG7.v                
Verilog, design_1_BCD2SEG7_0_0.v,     design_1, xil_defaultlib, ./../../../../test-7seg.srcs/sources_1/bd/design_1/ip/design_1_BCD2SEG7_0_0/sim/design_1_BCD2SEG7_0_0.v        
Verilog, six_not_gate.v,              design_1, xil_defaultlib, ./../../../../test-7seg.srcs/sources_1/bd/design_1/ipshared/xilinx.com/six_not_gate_v1_0/six_not_gate.v        
Verilog, design_1_six_not_gate_0_0.v, design_1, xil_defaultlib, ./../../../../test-7seg.srcs/sources_1/bd/design_1/ip/design_1_six_not_gate_0_0/sim/design_1_six_not_gate_0_0.v
Verilog, design_1.v,                  design_1, xil_defaultlib, ./../../../../test-7seg.srcs/sources_1/bd/design_1/hdl/design_1.v                                              
