

================================================================
== Vivado HLS Report for 'mem_write'
================================================================
* Date:           Mon Jun  4 11:41:29 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        mem_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+--------+----------+------------+
    |  Clock | Target | Estimated| Uncertainty|
    +--------+--------+----------+------------+
    |ap_clk  |  800.00|      8.00|      100.00|
    +--------+--------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1048323|  1048323|  1048323|  1048323|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                       |      Latency      | Iteration|  Initiation Interval  |   Trip  |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- main_loop_data_loop  |  1048321|  1048321|         3|          1|          1|  1048320|    yes   |
        +-----------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    350|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    225|
|Register         |        -|      -|     283|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     283|    575|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |i_s_fu_217_p2                         |     +    |      0|  0|  19|          12|           1|
    |indvar_flatten_next_fu_197_p2         |     +    |      0|  0|  27|          20|           1|
    |j_1_fu_260_p2                         |     +    |      0|  0|  16|           9|           1|
    |tmp_3_fu_243_p2                       |     +    |      0|  0|  27|          20|          20|
    |ap_block_state3_io                    |    and   |      0|  0|   8|           1|           1|
    |ap_block_state4_io                    |    and   |      0|  0|   8|           1|           1|
    |axi_data_V_fu_266_p2                  |    and   |      0|  0|  71|          64|          64|
    |out_stream_V_data_V_1_load_A          |    and   |      0|  0|   8|           1|           1|
    |out_stream_V_data_V_1_load_B          |    and   |      0|  0|   8|           1|           1|
    |out_stream_V_last_V_1_load_A          |    and   |      0|  0|   8|           1|           1|
    |out_stream_V_last_V_1_load_B          |    and   |      0|  0|   8|           1|           1|
    |out_stream_V_user_V_1_load_A          |    and   |      0|  0|   8|           1|           1|
    |out_stream_V_user_V_1_load_B          |    and   |      0|  0|   8|           1|           1|
    |exitcond6_fu_203_p2                   |   icmp   |      0|  0|  13|           9|          10|
    |exitcond_flatten_fu_191_p2            |   icmp   |      0|  0|  18|          20|          10|
    |out_stream_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |out_stream_V_last_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |out_stream_V_user_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |tmp_last_V_fu_249_p2                  |   icmp   |      0|  0|  18|          20|          10|
    |ap_block_pp0_stage0_11001             |    or    |      0|  0|   8|           1|           1|
    |ap_block_state5                       |    or    |      0|  0|   8|           1|           1|
    |j_mid2_fu_209_p3                      |  select  |      0|  0|   9|           1|           1|
    |tmp_1_mid2_v_v_fu_223_p3              |  select  |      0|  0|  12|           1|          12|
    |ap_enable_pp0                         |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_reg_pp0_iter1               |    xor   |      0|  0|   8|           2|           1|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                 |          |      0|  0| 350|         195|         146|
    +--------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                            |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2              |   9|          2|    1|          2|
    |ap_phi_mux_i_phi_fu_154_p4           |   9|          2|   12|         24|
    |ap_phi_mux_tmp_user_V_phi_fu_167_p4  |   9|          2|    1|          2|
    |i_reg_150                            |   9|          2|   12|         24|
    |indvar_flatten_reg_139               |   9|          2|   20|         40|
    |j_reg_176                            |   9|          2|    9|         18|
    |out_r_TDATA_blk_n                    |   9|          2|    1|          2|
    |out_stream_V_data_V_1_data_out       |   9|          2|   64|        128|
    |out_stream_V_data_V_1_state          |  15|          3|    2|          6|
    |out_stream_V_dest_V_1_state          |  15|          3|    2|          6|
    |out_stream_V_id_V_1_state            |  15|          3|    2|          6|
    |out_stream_V_keep_V_1_state          |  15|          3|    2|          6|
    |out_stream_V_last_V_1_data_out       |   9|          2|    1|          2|
    |out_stream_V_last_V_1_state          |  15|          3|    2|          6|
    |out_stream_V_strb_V_1_state          |  15|          3|    2|          6|
    |out_stream_V_user_V_1_data_out       |   9|          2|    1|          2|
    |out_stream_V_user_V_1_state          |  15|          3|    2|          6|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                | 225|         47|  138|        292|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_reg_pp0_iter1_exitcond_flatten_reg_277  |   1|   0|    1|          0|
    |exitcond_flatten_reg_277                   |   1|   0|    1|          0|
    |i_reg_150                                  |  12|   0|   12|          0|
    |indvar_flatten_reg_139                     |  20|   0|   20|          0|
    |j_reg_176                                  |   9|   0|    9|          0|
    |out_stream_V_data_V_1_payload_A            |  64|   0|   64|          0|
    |out_stream_V_data_V_1_payload_B            |  64|   0|   64|          0|
    |out_stream_V_data_V_1_sel_rd               |   1|   0|    1|          0|
    |out_stream_V_data_V_1_sel_wr               |   1|   0|    1|          0|
    |out_stream_V_data_V_1_state                |   2|   0|    2|          0|
    |out_stream_V_dest_V_1_sel_rd               |   1|   0|    1|          0|
    |out_stream_V_dest_V_1_state                |   2|   0|    2|          0|
    |out_stream_V_id_V_1_sel_rd                 |   1|   0|    1|          0|
    |out_stream_V_id_V_1_state                  |   2|   0|    2|          0|
    |out_stream_V_keep_V_1_sel_rd               |   1|   0|    1|          0|
    |out_stream_V_keep_V_1_state                |   2|   0|    2|          0|
    |out_stream_V_last_V_1_payload_A            |   1|   0|    1|          0|
    |out_stream_V_last_V_1_payload_B            |   1|   0|    1|          0|
    |out_stream_V_last_V_1_sel_rd               |   1|   0|    1|          0|
    |out_stream_V_last_V_1_sel_wr               |   1|   0|    1|          0|
    |out_stream_V_last_V_1_state                |   2|   0|    2|          0|
    |out_stream_V_strb_V_1_sel_rd               |   1|   0|    1|          0|
    |out_stream_V_strb_V_1_state                |   2|   0|    2|          0|
    |out_stream_V_user_V_1_payload_A            |   1|   0|    1|          0|
    |out_stream_V_user_V_1_payload_B            |   1|   0|    1|          0|
    |out_stream_V_user_V_1_sel_rd               |   1|   0|    1|          0|
    |out_stream_V_user_V_1_sel_wr               |   1|   0|    1|          0|
    |out_stream_V_user_V_1_state                |   2|   0|    2|          0|
    |tmp_1_mid2_v_v_reg_286                     |  12|   0|   12|          0|
    |tmp_last_V_reg_291                         |   1|   0|    1|          0|
    |tmp_reg_272                                |  64|   0|   64|          0|
    |tmp_user_V_reg_161                         |   1|   0|    1|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 283|   0|  283|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+---------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+--------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs |      mem_write      | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs |      mem_write      | return value |
|ap_start                  |  in |    1| ap_ctrl_hs |      mem_write      | return value |
|ap_done                   | out |    1| ap_ctrl_hs |      mem_write      | return value |
|ap_idle                   | out |    1| ap_ctrl_hs |      mem_write      | return value |
|ap_ready                  | out |    1| ap_ctrl_hs |      mem_write      | return value |
|out_r_TDATA               | out |   64|    axis    | out_stream_V_data_V |    pointer   |
|out_r_TVALID              | out |    1|    axis    | out_stream_V_dest_V |    pointer   |
|out_r_TREADY              |  in |    1|    axis    | out_stream_V_dest_V |    pointer   |
|out_r_TDEST               | out |    1|    axis    | out_stream_V_dest_V |    pointer   |
|out_r_TKEEP               | out |    8|    axis    | out_stream_V_keep_V |    pointer   |
|out_r_TSTRB               | out |    8|    axis    | out_stream_V_strb_V |    pointer   |
|out_r_TUSER               | out |    1|    axis    | out_stream_V_user_V |    pointer   |
|out_r_TLAST               | out |    1|    axis    | out_stream_V_last_V |    pointer   |
|out_r_TID                 | out |    1|    axis    |  out_stream_V_id_V  |    pointer   |
|mask                      |  in |   32|   ap_none  |         mask        |    scalar    |
|test_init_arr_V_address0  | out |    8|  ap_memory |   test_init_arr_V   |     array    |
|test_init_arr_V_ce0       | out |    1|  ap_memory |   test_init_arr_V   |     array    |
|test_init_arr_V_q0        |  in |   64|  ap_memory |   test_init_arr_V   |     array    |
+--------------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	5  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	2  / true
5 --> 

* FSM state operations: 

 <State 1> : 1.77ns
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecMemCore([256 x i64]* %test_init_arr_V, [1 x i8]* @p_str3, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %out_stream_V_data_V, i8* %out_stream_V_keep_V, i8* %out_stream_V_strb_V, i1* %out_stream_V_user_V, i1* %out_stream_V_last_V, i1* %out_stream_V_id_V, i1* %out_stream_V_dest_V, [5 x i8]* @p_str7, i32 1, i32 1, [5 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind"
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%mask_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %mask)"
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp = sext i32 %mask_read to i64" [mem.cpp:43]
ST_1 : Operation 10 [1/1] (1.76ns)   --->   "br label %1" [mem.cpp:24]

 <State 2> : 8.00ns
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i20 [ 0, %0 ], [ %indvar_flatten_next, %.reset ]"
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%i = phi i12 [ 0, %0 ], [ %tmp_1_mid2_v_v, %.reset ]" [mem.cpp:37]
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_user_V = phi i1 [ true, %0 ], [ false, %.reset ]"
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%j = phi i9 [ 0, %0 ], [ %j_1, %.reset ]"
ST_2 : Operation 15 [1/1] (2.44ns)   --->   "%exitcond_flatten = icmp eq i20 %indvar_flatten, -256"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (2.19ns)   --->   "%indvar_flatten_next = add i20 %indvar_flatten, 1"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %2, label %.reset"
ST_2 : Operation 18 [1/1] (1.66ns)   --->   "%exitcond6 = icmp eq i9 %j, -256" [mem.cpp:26]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (1.37ns)   --->   "%j_mid2 = select i1 %exitcond6, i9 0, i9 %j" [mem.cpp:26]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (1.99ns)   --->   "%i_s = add i12 %i, 1" [mem.cpp:24]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (1.37ns)   --->   "%tmp_1_mid2_v_v = select i1 %exitcond6, i12 %i_s, i12 %i" [mem.cpp:37]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_1_mid2 = call i20 @_ssdm_op_BitConcatenate.i20.i12.i8(i12 %tmp_1_mid2_v_v, i8 0)" [mem.cpp:37]
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%j_cast3 = zext i9 %j_mid2 to i20" [mem.cpp:26]
ST_2 : Operation 24 [1/1] (2.19ns)   --->   "%tmp_3 = add i20 %j_cast3, %tmp_1_mid2" [mem.cpp:37]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (2.44ns)   --->   "%tmp_last_V = icmp eq i20 %tmp_3, -257" [mem.cpp:37]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_5 = zext i9 %j_mid2 to i64" [mem.cpp:43]
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%test_init_arr_V_addr = getelementptr [256 x i64]* %test_init_arr_V, i64 0, i64 %tmp_5" [mem.cpp:43]
ST_2 : Operation 28 [2/2] (2.26ns)   --->   "%test_init_arr_V_load = load i64* %test_init_arr_V_addr, align 8" [mem.cpp:43]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 256> <RAM>
ST_2 : Operation 29 [1/1] (1.93ns)   --->   "%j_1 = add i9 %j_mid2, 1" [mem.cpp:26]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 3> : 3.13ns
ST_3 : Operation 30 [1/2] (2.26ns)   --->   "%test_init_arr_V_load = load i64* %test_init_arr_V_addr, align 8" [mem.cpp:43]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 256> <RAM>
ST_3 : Operation 31 [1/1] (0.85ns)   --->   "%axi_data_V = and i64 %test_init_arr_V_load, %tmp" [mem.cpp:43]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i8P.i1P.i1P.i1P.i1P(i64* %out_stream_V_data_V, i8* %out_stream_V_keep_V, i8* %out_stream_V_strb_V, i1* %out_stream_V_user_V, i1* %out_stream_V_last_V, i1* %out_stream_V_id_V, i1* %out_stream_V_dest_V, i64 %axi_data_V, i8 -1, i8 undef, i1 %tmp_user_V, i1 %tmp_last_V, i1 undef, i1 undef)" [mem.cpp:45]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "br label %1"

 <State 4> : 0.00ns
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @main_loop_data_loop_s)"
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1048320, i64 1048320, i64 1048320)"
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str4) nounwind" [mem.cpp:27]
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str4)" [mem.cpp:27]
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [mem.cpp:29]
ST_4 : Operation 39 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i8P.i1P.i1P.i1P.i1P(i64* %out_stream_V_data_V, i8* %out_stream_V_keep_V, i8* %out_stream_V_strb_V, i1* %out_stream_V_user_V, i1* %out_stream_V_last_V, i1* %out_stream_V_id_V, i1* %out_stream_V_dest_V, i64 %axi_data_V, i8 -1, i8 undef, i1 %tmp_user_V, i1 %tmp_last_V, i1 undef, i1 undef)" [mem.cpp:45]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str4, i32 %tmp_6)" [mem.cpp:46]

 <State 5> : 0.00ns
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "ret void" [mem.cpp:48]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ out_stream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ mask]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ test_init_arr_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                (specmemcore      ) [ 000000]
StgValue_7           (specinterface    ) [ 000000]
mask_read            (read             ) [ 000000]
tmp                  (sext             ) [ 001110]
StgValue_10          (br               ) [ 011110]
indvar_flatten       (phi              ) [ 001010]
i                    (phi              ) [ 001010]
tmp_user_V           (phi              ) [ 001110]
j                    (phi              ) [ 001010]
exitcond_flatten     (icmp             ) [ 001110]
indvar_flatten_next  (add              ) [ 011110]
StgValue_17          (br               ) [ 000000]
exitcond6            (icmp             ) [ 000000]
j_mid2               (select           ) [ 000000]
i_s                  (add              ) [ 000000]
tmp_1_mid2_v_v       (select           ) [ 011110]
tmp_1_mid2           (bitconcatenate   ) [ 000000]
j_cast3              (zext             ) [ 000000]
tmp_3                (add              ) [ 000000]
tmp_last_V           (icmp             ) [ 001110]
tmp_5                (zext             ) [ 000000]
test_init_arr_V_addr (getelementptr    ) [ 001100]
j_1                  (add              ) [ 011110]
test_init_arr_V_load (load             ) [ 000000]
axi_data_V           (and              ) [ 001010]
StgValue_33          (br               ) [ 011110]
StgValue_34          (specloopname     ) [ 000000]
StgValue_35          (speclooptripcount) [ 000000]
StgValue_36          (specloopname     ) [ 000000]
tmp_6                (specregionbegin  ) [ 000000]
StgValue_38          (specpipeline     ) [ 000000]
StgValue_39          (write            ) [ 000000]
empty_2              (specregionend    ) [ 000000]
StgValue_41          (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="out_stream_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_stream_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_stream_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_stream_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_stream_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_stream_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out_stream_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="mask">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mask"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="test_init_arr_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="test_init_arr_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAM_1P_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i12.i8"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i64P.i8P.i8P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="main_loop_data_loop_s"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="mask_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mask_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_write_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="64" slack="0"/>
<pin id="101" dir="0" index="2" bw="8" slack="0"/>
<pin id="102" dir="0" index="3" bw="8" slack="0"/>
<pin id="103" dir="0" index="4" bw="1" slack="0"/>
<pin id="104" dir="0" index="5" bw="1" slack="0"/>
<pin id="105" dir="0" index="6" bw="1" slack="0"/>
<pin id="106" dir="0" index="7" bw="1" slack="0"/>
<pin id="107" dir="0" index="8" bw="64" slack="0"/>
<pin id="108" dir="0" index="9" bw="1" slack="0"/>
<pin id="109" dir="0" index="10" bw="1" slack="0"/>
<pin id="110" dir="0" index="11" bw="1" slack="1"/>
<pin id="111" dir="0" index="12" bw="1" slack="1"/>
<pin id="112" dir="0" index="13" bw="1" slack="0"/>
<pin id="113" dir="0" index="14" bw="1" slack="0"/>
<pin id="114" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_32/3 "/>
</bind>
</comp>

<comp id="127" class="1004" name="test_init_arr_V_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="64" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="9" slack="0"/>
<pin id="131" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="test_init_arr_V_addr/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_access_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="8" slack="0"/>
<pin id="136" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="137" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="test_init_arr_V_load/2 "/>
</bind>
</comp>

<comp id="139" class="1005" name="indvar_flatten_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="20" slack="1"/>
<pin id="141" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="143" class="1004" name="indvar_flatten_phi_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="1"/>
<pin id="145" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="20" slack="0"/>
<pin id="147" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="150" class="1005" name="i_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="12" slack="1"/>
<pin id="152" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="154" class="1004" name="i_phi_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="1"/>
<pin id="156" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="12" slack="0"/>
<pin id="158" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="161" class="1005" name="tmp_user_V_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="1"/>
<pin id="163" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_user_V (phireg) "/>
</bind>
</comp>

<comp id="167" class="1004" name="tmp_user_V_phi_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="1"/>
<pin id="169" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="1" slack="1"/>
<pin id="171" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_user_V/2 "/>
</bind>
</comp>

<comp id="176" class="1005" name="j_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="9" slack="1"/>
<pin id="178" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="180" class="1004" name="j_phi_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="1"/>
<pin id="182" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="9" slack="0"/>
<pin id="184" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="tmp_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="exitcond_flatten_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="20" slack="0"/>
<pin id="193" dir="0" index="1" bw="20" slack="0"/>
<pin id="194" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="indvar_flatten_next_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="20" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="exitcond6_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="9" slack="0"/>
<pin id="205" dir="0" index="1" bw="9" slack="0"/>
<pin id="206" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond6/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="j_mid2_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="0" index="1" bw="9" slack="0"/>
<pin id="212" dir="0" index="2" bw="9" slack="0"/>
<pin id="213" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_mid2/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="i_s_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="12" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_s/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="tmp_1_mid2_v_v_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="0"/>
<pin id="225" dir="0" index="1" bw="12" slack="0"/>
<pin id="226" dir="0" index="2" bw="12" slack="0"/>
<pin id="227" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_1_mid2_v_v/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="tmp_1_mid2_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="20" slack="0"/>
<pin id="233" dir="0" index="1" bw="12" slack="0"/>
<pin id="234" dir="0" index="2" bw="1" slack="0"/>
<pin id="235" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1_mid2/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="j_cast3_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="9" slack="0"/>
<pin id="241" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast3/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="tmp_3_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="9" slack="0"/>
<pin id="245" dir="0" index="1" bw="20" slack="0"/>
<pin id="246" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="tmp_last_V_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="20" slack="0"/>
<pin id="251" dir="0" index="1" bw="20" slack="0"/>
<pin id="252" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_last_V/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="tmp_5_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="9" slack="0"/>
<pin id="257" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="j_1_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="9" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="axi_data_V_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="64" slack="0"/>
<pin id="268" dir="0" index="1" bw="64" slack="2"/>
<pin id="269" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="axi_data_V/3 "/>
</bind>
</comp>

<comp id="272" class="1005" name="tmp_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="64" slack="2"/>
<pin id="274" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="277" class="1005" name="exitcond_flatten_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="1"/>
<pin id="279" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="281" class="1005" name="indvar_flatten_next_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="20" slack="0"/>
<pin id="283" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="286" class="1005" name="tmp_1_mid2_v_v_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="12" slack="0"/>
<pin id="288" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="tmp_1_mid2_v_v "/>
</bind>
</comp>

<comp id="291" class="1005" name="tmp_last_V_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="1"/>
<pin id="293" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="296" class="1005" name="test_init_arr_V_addr_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="8" slack="1"/>
<pin id="298" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="test_init_arr_V_addr "/>
</bind>
</comp>

<comp id="301" class="1005" name="j_1_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="9" slack="0"/>
<pin id="303" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="306" class="1005" name="axi_data_V_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="64" slack="1"/>
<pin id="308" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="axi_data_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="96"><net_src comp="38" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="14" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="115"><net_src comp="68" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="116"><net_src comp="0" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="117"><net_src comp="2" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="118"><net_src comp="4" pin="0"/><net_sink comp="98" pin=3"/></net>

<net id="119"><net_src comp="6" pin="0"/><net_sink comp="98" pin=4"/></net>

<net id="120"><net_src comp="8" pin="0"/><net_sink comp="98" pin=5"/></net>

<net id="121"><net_src comp="10" pin="0"/><net_sink comp="98" pin=6"/></net>

<net id="122"><net_src comp="12" pin="0"/><net_sink comp="98" pin=7"/></net>

<net id="123"><net_src comp="70" pin="0"/><net_sink comp="98" pin=9"/></net>

<net id="124"><net_src comp="72" pin="0"/><net_sink comp="98" pin=10"/></net>

<net id="125"><net_src comp="74" pin="0"/><net_sink comp="98" pin=13"/></net>

<net id="126"><net_src comp="74" pin="0"/><net_sink comp="98" pin=14"/></net>

<net id="132"><net_src comp="16" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="64" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="138"><net_src comp="127" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="142"><net_src comp="40" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="139" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="153"><net_src comp="42" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="160"><net_src comp="150" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="44" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="165"><net_src comp="46" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="161" pin="1"/><net_sink comp="98" pin=11"/></net>

<net id="173"><net_src comp="161" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="174"><net_src comp="161" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="175"><net_src comp="167" pin="4"/><net_sink comp="161" pin=0"/></net>

<net id="179"><net_src comp="48" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="186"><net_src comp="176" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="190"><net_src comp="92" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="195"><net_src comp="143" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="50" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="201"><net_src comp="143" pin="4"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="52" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="207"><net_src comp="180" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="54" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="214"><net_src comp="203" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="48" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="216"><net_src comp="180" pin="4"/><net_sink comp="209" pin=2"/></net>

<net id="221"><net_src comp="154" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="56" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="228"><net_src comp="203" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="217" pin="2"/><net_sink comp="223" pin=1"/></net>

<net id="230"><net_src comp="154" pin="4"/><net_sink comp="223" pin=2"/></net>

<net id="236"><net_src comp="58" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="223" pin="3"/><net_sink comp="231" pin=1"/></net>

<net id="238"><net_src comp="60" pin="0"/><net_sink comp="231" pin=2"/></net>

<net id="242"><net_src comp="209" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="247"><net_src comp="239" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="231" pin="3"/><net_sink comp="243" pin=1"/></net>

<net id="253"><net_src comp="243" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="62" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="258"><net_src comp="209" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="264"><net_src comp="209" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="66" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="134" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="266" pin="2"/><net_sink comp="98" pin=8"/></net>

<net id="275"><net_src comp="187" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="280"><net_src comp="191" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="284"><net_src comp="197" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="289"><net_src comp="223" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="294"><net_src comp="249" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="98" pin=12"/></net>

<net id="299"><net_src comp="127" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="304"><net_src comp="260" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="309"><net_src comp="266" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="98" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_stream_V_data_V | {4 }
	Port: out_stream_V_keep_V | {4 }
	Port: out_stream_V_strb_V | {4 }
	Port: out_stream_V_user_V | {4 }
	Port: out_stream_V_last_V | {4 }
	Port: out_stream_V_id_V | {4 }
	Port: out_stream_V_dest_V | {4 }
	Port: test_init_arr_V | {}
 - Input state : 
	Port: mem_write : out_stream_V_data_V | {}
	Port: mem_write : out_stream_V_keep_V | {}
	Port: mem_write : out_stream_V_strb_V | {}
	Port: mem_write : out_stream_V_user_V | {}
	Port: mem_write : out_stream_V_last_V | {}
	Port: mem_write : out_stream_V_id_V | {}
	Port: mem_write : out_stream_V_dest_V | {}
	Port: mem_write : mask | {1 }
	Port: mem_write : test_init_arr_V | {2 3 }
  - Chain level:
	State 1
	State 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_17 : 2
		exitcond6 : 1
		j_mid2 : 2
		i_s : 1
		tmp_1_mid2_v_v : 2
		tmp_1_mid2 : 3
		j_cast3 : 3
		tmp_3 : 4
		tmp_last_V : 5
		tmp_5 : 3
		test_init_arr_V_addr : 4
		test_init_arr_V_load : 5
		j_1 : 3
	State 3
		axi_data_V : 1
		StgValue_32 : 1
	State 4
		empty_2 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          | indvar_flatten_next_fu_197 |    0    |    27   |
|    add   |         i_s_fu_217         |    0    |    19   |
|          |        tmp_3_fu_243        |    0    |    27   |
|          |         j_1_fu_260         |    0    |    16   |
|----------|----------------------------|---------|---------|
|    and   |      axi_data_V_fu_266     |    0    |    71   |
|----------|----------------------------|---------|---------|
|          |   exitcond_flatten_fu_191  |    0    |    18   |
|   icmp   |      exitcond6_fu_203      |    0    |    13   |
|          |      tmp_last_V_fu_249     |    0    |    18   |
|----------|----------------------------|---------|---------|
|  select  |        j_mid2_fu_209       |    0    |    9    |
|          |    tmp_1_mid2_v_v_fu_223   |    0    |    12   |
|----------|----------------------------|---------|---------|
|   read   |    mask_read_read_fu_92    |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |       grp_write_fu_98      |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |         tmp_fu_187         |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|      tmp_1_mid2_fu_231     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |       j_cast3_fu_239       |    0    |    0    |
|          |        tmp_5_fu_255        |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   230   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     axi_data_V_reg_306     |   64   |
|  exitcond_flatten_reg_277  |    1   |
|          i_reg_150         |   12   |
| indvar_flatten_next_reg_281|   20   |
|   indvar_flatten_reg_139   |   20   |
|         j_1_reg_301        |    9   |
|          j_reg_176         |    9   |
|test_init_arr_V_addr_reg_296|    8   |
|   tmp_1_mid2_v_v_reg_286   |   12   |
|     tmp_last_V_reg_291     |    1   |
|         tmp_reg_272        |   64   |
|     tmp_user_V_reg_161     |    1   |
+----------------------------+--------+
|            Total           |   221  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
|   grp_write_fu_98  |  p8  |   2  |  64  |   128  ||    9    |
|  grp_access_fu_134 |  p0  |   2  |   8  |   16   ||    9    |
| tmp_user_V_reg_161 |  p0  |   3  |   1  |    3   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   147  || 5.35275 ||    27   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   230  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    5   |    -   |   27   |
|  Register |    -   |   221  |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |   221  |   257  |
+-----------+--------+--------+--------+
