# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--cc PositAdder32_0.v --assert -Wno-fatal -Wno-WIDTH -Wno-STMTDLY -O1 --top-module PositAdder32_0 +define+TOP_TYPE=VPositAdder32_0 +define+PRINTF_COND=!PositAdder32_0.reset +define+STOP_COND=!PositAdder32_0.reset -CFLAGS -Wno-undefined-bool-conversion -O1 -DTOP_TYPE=VPositAdder32_0 -DVL_USER_FINISH -include VPositAdder32_0.h -Mdir /Users/anjana/Documents/FYP/SmallPositHDL/./run/wave/PositAdder/posit.wave.PositAdderSpec1749620751 --exe /Users/anjana/Documents/FYP/SmallPositHDL/./run/wave/PositAdder/posit.wave.PositAdderSpec1749620751/PositAdder32_0-harness.cpp --trace"
T      4188 25607042  1641441919           0  1641441919           0 "/Users/anjana/Documents/FYP/SmallPositHDL/./run/wave/PositAdder/posit.wave.PositAdderSpec1749620751/VPositAdder32_0.cpp"
T      2814 25607041  1641441919           0  1641441919           0 "/Users/anjana/Documents/FYP/SmallPositHDL/./run/wave/PositAdder/posit.wave.PositAdderSpec1749620751/VPositAdder32_0.h"
T      2261 25607050  1641441919           0  1641441919           0 "/Users/anjana/Documents/FYP/SmallPositHDL/./run/wave/PositAdder/posit.wave.PositAdderSpec1749620751/VPositAdder32_0.mk"
T       825 25607039  1641441919           0  1641441919           0 "/Users/anjana/Documents/FYP/SmallPositHDL/./run/wave/PositAdder/posit.wave.PositAdderSpec1749620751/VPositAdder32_0__Syms.cpp"
T      1172 25607040  1641441919           0  1641441919           0 "/Users/anjana/Documents/FYP/SmallPositHDL/./run/wave/PositAdder/posit.wave.PositAdderSpec1749620751/VPositAdder32_0__Syms.h"
T      6324 25607048  1641441919           0  1641441919           0 "/Users/anjana/Documents/FYP/SmallPositHDL/./run/wave/PositAdder/posit.wave.PositAdderSpec1749620751/VPositAdder32_0__Trace__0.cpp"
T     10273 25607047  1641441919           0  1641441919           0 "/Users/anjana/Documents/FYP/SmallPositHDL/./run/wave/PositAdder/posit.wave.PositAdderSpec1749620751/VPositAdder32_0__Trace__0__Slow.cpp"
T      1993 25607043  1641441919           0  1641441919           0 "/Users/anjana/Documents/FYP/SmallPositHDL/./run/wave/PositAdder/posit.wave.PositAdderSpec1749620751/VPositAdder32_0___024root.h"
T    103944 25607046  1641441919           0  1641441919           0 "/Users/anjana/Documents/FYP/SmallPositHDL/./run/wave/PositAdder/posit.wave.PositAdderSpec1749620751/VPositAdder32_0___024root__DepSet_h1cf4b5a7__0.cpp"
T      3441 25607045  1641441919           0  1641441919           0 "/Users/anjana/Documents/FYP/SmallPositHDL/./run/wave/PositAdder/posit.wave.PositAdderSpec1749620751/VPositAdder32_0___024root__DepSet_h1cf4b5a7__0__Slow.cpp"
T       762 25607044  1641441919           0  1641441919           0 "/Users/anjana/Documents/FYP/SmallPositHDL/./run/wave/PositAdder/posit.wave.PositAdderSpec1749620751/VPositAdder32_0___024root__Slow.cpp"
T      1820 25607051  1641441919           0  1641441919           0 "/Users/anjana/Documents/FYP/SmallPositHDL/./run/wave/PositAdder/posit.wave.PositAdderSpec1749620751/VPositAdder32_0__ver.d"
T         0        0  1641441919           0  1641441919           0 "/Users/anjana/Documents/FYP/SmallPositHDL/./run/wave/PositAdder/posit.wave.PositAdderSpec1749620751/VPositAdder32_0__verFiles.dat"
T      1823 25607049  1641441919           0  1641441919           0 "/Users/anjana/Documents/FYP/SmallPositHDL/./run/wave/PositAdder/posit.wave.PositAdderSpec1749620751/VPositAdder32_0_classes.mk"
S   6395360 25551002  1641358352           0  1638720619           0 "/usr/local/Cellar/verilator/4.216/bin/verilator_bin"
S    103715 25607037  1641441919           0  1641441919           0 "PositAdder32_0.v"
