{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714139284286 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714139284290 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 26 14:48:04 2024 " "Processing started: Fri Apr 26 14:48:04 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714139284290 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714139284290 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RESDMAC -c RESDMAC " "Command: quartus_map --read_settings_files=on --write_settings_files=off RESDMAC -c RESDMAC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714139284290 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1714139284555 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1714139284555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/cpu_sm/cpu_sm_internals1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/cpu_sm/cpu_sm_internals1.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_SM_INTERNALS1 " "Found entity 1: CPU_SM_INTERNALS1" {  } { { "../RTL/CPU_SM/CPU_SM_INTERNALS1.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_INTERNALS1.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714139289898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714139289898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2 " "Found entity 1: MUX2" {  } { { "../RTL/mux2.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/mux2.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714139289899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714139289899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/scsi_sm/scsi_sm_internals1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/scsi_sm/scsi_sm_internals1.v" { { "Info" "ISGN_ENTITY_NAME" "1 SCSI_SM_INTERNALS1 " "Found entity 1: SCSI_SM_INTERNALS1" {  } { { "../RTL/SCSI_SM/scsi_sm_internals1.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/scsi_sm_internals1.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714139289900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714139289900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/scsi_sm/scsi_sm_internals.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/scsi_sm/scsi_sm_internals.v" { { "Info" "ISGN_ENTITY_NAME" "1 SCSI_SM_INTERNALS " "Found entity 1: SCSI_SM_INTERNALS" {  } { { "../RTL/SCSI_SM/SCSI_SM_INTERNALS.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM_INTERNALS.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714139289902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714139289902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "../RTL/PLL.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/PLL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714139289903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714139289903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/scsi_sm/scsi_sm_outputs.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/scsi_sm/scsi_sm_outputs.v" { { "Info" "ISGN_ENTITY_NAME" "1 scsi_sm_outputs " "Found entity 1: scsi_sm_outputs" {  } { { "../RTL/SCSI_SM/scsi_sm_outputs.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/scsi_sm_outputs.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714139289905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714139289905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/scsi_sm/scsi_sm_inputs.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/scsi_sm/scsi_sm_inputs.v" { { "Info" "ISGN_ENTITY_NAME" "1 scsi_sm_inputs " "Found entity 1: scsi_sm_inputs" {  } { { "../RTL/SCSI_SM/scsi_sm_inputs.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/scsi_sm_inputs.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714139289906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714139289906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/scsi_sm/scsi_sm.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/scsi_sm/scsi_sm.v" { { "Info" "ISGN_ENTITY_NAME" "1 SCSI_SM " "Found entity 1: SCSI_SM" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714139289908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714139289908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/registers/registers_term.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/registers/registers_term.v" { { "Info" "ISGN_ENTITY_NAME" "1 registers_term " "Found entity 1: registers_term" {  } { { "../RTL/Registers/registers_term.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers_term.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714139289910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714139289910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/registers/registers_istr.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/registers/registers_istr.v" { { "Info" "ISGN_ENTITY_NAME" "1 registers_istr " "Found entity 1: registers_istr" {  } { { "../RTL/Registers/registers_istr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers_istr.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714139289911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714139289911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/registers/registers_cntr.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/registers/registers_cntr.v" { { "Info" "ISGN_ENTITY_NAME" "1 registers_cntr " "Found entity 1: registers_cntr" {  } { { "../RTL/Registers/registers_cntr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers_cntr.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714139289913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714139289913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/registers/registers.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/registers/registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "../RTL/Registers/registers.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714139289915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714139289915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/registers/addr_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/registers/addr_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 addr_decoder " "Found entity 1: addr_decoder" {  } { { "../RTL/Registers/addr_decoder.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/addr_decoder.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714139289916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714139289916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/fifo/fifo_write_strobes.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/fifo/fifo_write_strobes.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_write_strobes " "Found entity 1: fifo_write_strobes" {  } { { "../RTL/FIFO/fifo_write_strobes.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714139289918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714139289918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/fifo/fifo_full_empty_ctr.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/fifo/fifo_full_empty_ctr.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo__full_empty_ctr " "Found entity 1: fifo__full_empty_ctr" {  } { { "../RTL/FIFO/fifo_full_empty_ctr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714139289919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714139289919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/fifo/fifo_byte_ptr.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/fifo/fifo_byte_ptr.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_byte_ptr " "Found entity 1: fifo_byte_ptr" {  } { { "../RTL/FIFO/fifo_byte_ptr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_byte_ptr.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714139289920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714139289920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/fifo/fifo_3bit_cntr.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/fifo/fifo_3bit_cntr.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_3bit_cntr " "Found entity 1: fifo_3bit_cntr" {  } { { "../RTL/FIFO/fifo_3bit_cntr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_3bit_cntr.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714139289922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714139289922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/fifo/fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/fifo/fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "../RTL/FIFO/fifo.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714139289923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714139289923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/datapath/datapath_scsi.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/datapath/datapath_scsi.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_scsi " "Found entity 1: datapath_scsi" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714139289924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714139289924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/datapath/datapath_output.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/datapath/datapath_output.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_output " "Found entity 1: datapath_output" {  } { { "../RTL/datapath/datapath_output.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_output.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714139289926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714139289926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/datapath/datapath_input.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/datapath/datapath_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_input " "Found entity 1: datapath_input" {  } { { "../RTL/datapath/datapath_input.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_input.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714139289927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714139289927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/datapath/datapath_24dec.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/datapath/datapath_24dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_24dec " "Found entity 1: datapath_24dec" {  } { { "../RTL/datapath/datapath_24dec.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_24dec.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714139289928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714139289928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/datapath/datapath_8b_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/datapath/datapath_8b_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_8b_MUX " "Found entity 1: datapath_8b_MUX" {  } { { "../RTL/datapath/datapath_8b_MUX.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_8b_MUX.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714139289929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714139289929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/datapath/datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/datapath/datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../RTL/datapath/datapath.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714139289931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714139289931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/cpu_sm/cpu_sm_output.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/cpu_sm/cpu_sm_output.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_SM_outputs " "Found entity 1: CPU_SM_outputs" {  } { { "../RTL/CPU_SM/CPU_SM_output.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_output.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714139289932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714139289932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/cpu_sm/cpu_sm_inputs.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/cpu_sm/cpu_sm_inputs.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_SM_inputs " "Found entity 1: CPU_SM_inputs" {  } { { "../RTL/CPU_SM/CPU_SM_inputs.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_inputs.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714139289934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714139289934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/cpu_sm/cpu_sm.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/cpu_sm/cpu_sm.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_SM " "Found entity 1: CPU_SM" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714139289936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714139289936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbtay/sdmac-replacement/rtl/resdmac.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/resdmac.v" { { "Info" "ISGN_ENTITY_NAME" "1 RESDMAC " "Found entity 1: RESDMAC" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714139289937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714139289937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "attpll.v 1 1 " "Found 1 design units, including 1 entities, in source file attpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 attpll " "Found entity 1: attpll" {  } { { "attpll.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/Quartus/attpll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714139289939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714139289939 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RESDMAC " "Elaborating entity \"RESDMAC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1714139289974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers registers:u_registers " "Elaborating entity \"registers\" for hierarchy \"registers:u_registers\"" {  } { { "../RTL/RESDMAC.v" "u_registers" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714139289976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_decoder registers:u_registers\|addr_decoder:u_addr_decoder " "Elaborating entity \"addr_decoder\" for hierarchy \"registers:u_registers\|addr_decoder:u_addr_decoder\"" {  } { { "../RTL/Registers/registers.v" "u_addr_decoder" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714139289977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers_istr registers:u_registers\|registers_istr:u_registers_istr " "Elaborating entity \"registers_istr\" for hierarchy \"registers:u_registers\|registers_istr:u_registers_istr\"" {  } { { "../RTL/Registers/registers.v" "u_registers_istr" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714139289978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers_cntr registers:u_registers\|registers_cntr:u_registers_cntr " "Elaborating entity \"registers_cntr\" for hierarchy \"registers:u_registers\|registers_cntr:u_registers_cntr\"" {  } { { "../RTL/Registers/registers.v" "u_registers_cntr" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714139289979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers_term registers:u_registers\|registers_term:u_registers_term " "Elaborating entity \"registers_term\" for hierarchy \"registers:u_registers\|registers_term:u_registers_term\"" {  } { { "../RTL/Registers/registers.v" "u_registers_term" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714139289980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_SM CPU_SM:u_CPU_SM " "Elaborating entity \"CPU_SM\" for hierarchy \"CPU_SM:u_CPU_SM\"" {  } { { "../RTL/RESDMAC.v" "u_CPU_SM" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714139289981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_SM_INTERNALS1 CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1 " "Elaborating entity \"CPU_SM_INTERNALS1\" for hierarchy \"CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "u_CPU_SM_INTERNALS1" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714139289983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_SM_inputs CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|CPU_SM_inputs:u_CPU_SM_inputs " "Elaborating entity \"CPU_SM_inputs\" for hierarchy \"CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|CPU_SM_inputs:u_CPU_SM_inputs\"" {  } { { "../RTL/CPU_SM/CPU_SM_INTERNALS1.v" "u_CPU_SM_inputs" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_INTERNALS1.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714139289984 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "E\[59\] CPU_SM_inputs.v(36) " "Output port \"E\[59\]\" at CPU_SM_inputs.v(36) has no driver" {  } { { "../RTL/CPU_SM/CPU_SM_inputs.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_inputs.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714139289984 "|RESDMAC|CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_inputs:u_CPU_SM_inputs"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "E\[54\] CPU_SM_inputs.v(36) " "Output port \"E\[54\]\" at CPU_SM_inputs.v(36) has no driver" {  } { { "../RTL/CPU_SM/CPU_SM_inputs.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_inputs.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714139289984 "|RESDMAC|CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_inputs:u_CPU_SM_inputs"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "E\[52\] CPU_SM_inputs.v(36) " "Output port \"E\[52\]\" at CPU_SM_inputs.v(36) has no driver" {  } { { "../RTL/CPU_SM/CPU_SM_inputs.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_inputs.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714139289984 "|RESDMAC|CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_inputs:u_CPU_SM_inputs"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "E\[49\] CPU_SM_inputs.v(36) " "Output port \"E\[49\]\" at CPU_SM_inputs.v(36) has no driver" {  } { { "../RTL/CPU_SM/CPU_SM_inputs.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_inputs.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714139289984 "|RESDMAC|CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_inputs:u_CPU_SM_inputs"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "E\[47\] CPU_SM_inputs.v(36) " "Output port \"E\[47\]\" at CPU_SM_inputs.v(36) has no driver" {  } { { "../RTL/CPU_SM/CPU_SM_inputs.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_inputs.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714139289984 "|RESDMAC|CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_inputs:u_CPU_SM_inputs"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "E\[44\] CPU_SM_inputs.v(36) " "Output port \"E\[44\]\" at CPU_SM_inputs.v(36) has no driver" {  } { { "../RTL/CPU_SM/CPU_SM_inputs.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_inputs.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714139289984 "|RESDMAC|CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_inputs:u_CPU_SM_inputs"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "E\[41\] CPU_SM_inputs.v(36) " "Output port \"E\[41\]\" at CPU_SM_inputs.v(36) has no driver" {  } { { "../RTL/CPU_SM/CPU_SM_inputs.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_inputs.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714139289984 "|RESDMAC|CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_inputs:u_CPU_SM_inputs"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "E\[38\] CPU_SM_inputs.v(36) " "Output port \"E\[38\]\" at CPU_SM_inputs.v(36) has no driver" {  } { { "../RTL/CPU_SM/CPU_SM_inputs.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_inputs.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714139289984 "|RESDMAC|CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_inputs:u_CPU_SM_inputs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_SM_outputs CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|CPU_SM_outputs:u_CPU_SM_outputs " "Elaborating entity \"CPU_SM_outputs\" for hierarchy \"CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|CPU_SM_outputs:u_CPU_SM_outputs\"" {  } { { "../RTL/CPU_SM/CPU_SM_INTERNALS1.v" "u_CPU_SM_outputs" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_INTERNALS1.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714139289985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCSI_SM SCSI_SM:u_SCSI_SM " "Elaborating entity \"SCSI_SM\" for hierarchy \"SCSI_SM:u_SCSI_SM\"" {  } { { "../RTL/RESDMAC.v" "u_SCSI_SM" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714139289986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCSI_SM_INTERNALS SCSI_SM:u_SCSI_SM\|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS " "Elaborating entity \"SCSI_SM_INTERNALS\" for hierarchy \"SCSI_SM:u_SCSI_SM\|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "u_SCSI_SM_INTERNALS" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714139289987 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "SCSI_SM_INTERNALS.v(145) " "Verilog HDL Case Statement warning at SCSI_SM_INTERNALS.v(145): incomplete case statement has no default case item" {  } { { "../RTL/SCSI_SM/SCSI_SM_INTERNALS.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM_INTERNALS.v" 145 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 1 0 "Analysis & Synthesis" 0 -1 1714139289988 "|RESDMAC|SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "SCSI_SM_INTERNALS.v(145) " "Verilog HDL Case Statement information at SCSI_SM_INTERNALS.v(145): all case item expressions in this case statement are onehot" {  } { { "../RTL/SCSI_SM/SCSI_SM_INTERNALS.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM_INTERNALS.v" 145 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1714139289988 "|RESDMAC|SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo fifo:int_fifo " "Elaborating entity \"fifo\" for hierarchy \"fifo:int_fifo\"" {  } { { "../RTL/RESDMAC.v" "int_fifo" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714139289989 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i fifo.v(129) " "Verilog HDL Always Construct warning at fifo.v(129): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../RTL/FIFO/fifo.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo.v" 129 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1714139289990 "|RESDMAC|fifo:int_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_write_strobes fifo:int_fifo\|fifo_write_strobes:u_write_strobes " "Elaborating entity \"fifo_write_strobes\" for hierarchy \"fifo:int_fifo\|fifo_write_strobes:u_write_strobes\"" {  } { { "../RTL/FIFO/fifo.v" "u_write_strobes" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714139289991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo__full_empty_ctr fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr " "Elaborating entity \"fifo__full_empty_ctr\" for hierarchy \"fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\"" {  } { { "../RTL/FIFO/fifo.v" "u_full_empty_ctr" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714139289991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_3bit_cntr fifo:int_fifo\|fifo_3bit_cntr:u_next_in_cntr " "Elaborating entity \"fifo_3bit_cntr\" for hierarchy \"fifo:int_fifo\|fifo_3bit_cntr:u_next_in_cntr\"" {  } { { "../RTL/FIFO/fifo.v" "u_next_in_cntr" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714139289992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_byte_ptr fifo:int_fifo\|fifo_byte_ptr:u_byte_ptr " "Elaborating entity \"fifo_byte_ptr\" for hierarchy \"fifo:int_fifo\|fifo_byte_ptr:u_byte_ptr\"" {  } { { "../RTL/FIFO/fifo.v" "u_byte_ptr" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714139289994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2 fifo:int_fifo\|fifo_byte_ptr:u_byte_ptr\|MUX2:u_MUX2 " "Elaborating entity \"MUX2\" for hierarchy \"fifo:int_fifo\|fifo_byte_ptr:u_byte_ptr\|MUX2:u_MUX2\"" {  } { { "../RTL/FIFO/fifo_byte_ptr.v" "u_MUX2" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_byte_ptr.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714139289994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:u_datapath " "Elaborating entity \"datapath\" for hierarchy \"datapath:u_datapath\"" {  } { { "../RTL/RESDMAC.v" "u_datapath" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714139289996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath_input datapath:u_datapath\|datapath_input:u_datapath_input " "Elaborating entity \"datapath_input\" for hierarchy \"datapath:u_datapath\|datapath_input:u_datapath_input\"" {  } { { "../RTL/datapath/datapath.v" "u_datapath_input" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714139289997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath_output datapath:u_datapath\|datapath_output:u_datapath_output " "Elaborating entity \"datapath_output\" for hierarchy \"datapath:u_datapath\|datapath_output:u_datapath_output\"" {  } { { "../RTL/datapath/datapath.v" "u_datapath_output" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714139289998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath_scsi datapath:u_datapath\|datapath_scsi:u_datapath_scsi " "Elaborating entity \"datapath_scsi\" for hierarchy \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\"" {  } { { "../RTL/datapath/datapath.v" "u_datapath_scsi" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714139290000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath_24dec datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|datapath_24dec:u_datapath_24dec " "Elaborating entity \"datapath_24dec\" for hierarchy \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|datapath_24dec:u_datapath_24dec\"" {  } { { "../RTL/datapath/datapath_scsi.v" "u_datapath_24dec" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714139290001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath_8b_MUX datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|datapath_8b_MUX:u_datapath_8b_MUX " "Elaborating entity \"datapath_8b_MUX\" for hierarchy \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|datapath_8b_MUX:u_datapath_8b_MUX\"" {  } { { "../RTL/datapath/datapath_scsi.v" "u_datapath_8b_MUX" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714139290002 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "datapath_8b_MUX.v(35) " "Verilog HDL Case Statement information at datapath_8b_MUX.v(35): all case item expressions in this case statement are onehot" {  } { { "../RTL/datapath/datapath_8b_MUX.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_8b_MUX.v" 35 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1714139290002 "|RESDMAC|datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:u_PLL " "Elaborating entity \"PLL\" for hierarchy \"PLL:u_PLL\"" {  } { { "../RTL/RESDMAC.v" "u_PLL" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714139290003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "attpll PLL:u_PLL\|attpll:attpll_inst " "Elaborating entity \"attpll\" for hierarchy \"PLL:u_PLL\|attpll:attpll_inst\"" {  } { { "../RTL/PLL.v" "attpll_inst" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/PLL.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714139290007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:u_PLL\|attpll:attpll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:u_PLL\|attpll:attpll_inst\|altpll:altpll_component\"" {  } { { "attpll.v" "altpll_component" { Text "C:/Users/mbtay/SDMAC-Replacement/Quartus/attpll.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714139290031 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:u_PLL\|attpll:attpll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:u_PLL\|attpll:attpll_inst\|altpll:altpll_component\"" {  } { { "attpll.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/Quartus/attpll.v" 112 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714139290032 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:u_PLL\|attpll:attpll_inst\|altpll:altpll_component " "Instantiated megafunction \"PLL:u_PLL\|attpll:attpll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714139290032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714139290032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714139290032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714139290032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 5000 " "Parameter \"clk0_phase_shift\" = \"5000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714139290032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714139290032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714139290032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714139290032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 10000 " "Parameter \"clk1_phase_shift\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714139290032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714139290032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714139290032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714139290032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 15000 " "Parameter \"clk2_phase_shift\" = \"15000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714139290032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714139290032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 40000 " "Parameter \"inclk0_input_frequency\" = \"40000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714139290032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714139290032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=attpll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=attpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714139290032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714139290032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714139290032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714139290032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714139290032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714139290032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714139290032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714139290032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714139290032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714139290032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714139290032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714139290032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714139290032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714139290032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714139290032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714139290032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714139290032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714139290032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714139290032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714139290032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714139290032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714139290032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714139290032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714139290032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714139290032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714139290032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714139290032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714139290032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714139290032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714139290032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714139290032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714139290032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714139290032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714139290032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714139290032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714139290032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714139290032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714139290032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714139290032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714139290032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714139290032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714139290032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714139290032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714139290032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714139290032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714139290032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714139290032 ""}  } { { "attpll.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/Quartus/attpll.v" 112 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714139290032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/attpll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/attpll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 attpll_altpll " "Found entity 1: attpll_altpll" {  } { { "db/attpll_altpll.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/Quartus/db/attpll_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714139290067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714139290067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "attpll_altpll PLL:u_PLL\|attpll:attpll_inst\|altpll:altpll_component\|attpll_altpll:auto_generated " "Elaborating entity \"attpll_altpll\" for hierarchy \"PLL:u_PLL\|attpll:attpll_inst\|altpll:altpll_component\|attpll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714139290067 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 69 -1 0 } } { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 75 -1 0 } } { "../RTL/FIFO/fifo_full_empty_ctr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v" 25 -1 0 } } { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 215 -1 0 } } { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 62 -1 0 } } { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 72 -1 0 } } { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 63 -1 0 } } { "../RTL/Registers/registers_term.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers_term.v" 28 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1714139290555 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1714139290555 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "registers:u_registers\|registers_istr:u_registers_istr\|FE registers:u_registers\|registers_istr:u_registers_istr\|FE~_emulated registers:u_registers\|registers_istr:u_registers_istr\|FE~1 " "Register \"registers:u_registers\|registers_istr:u_registers_istr\|FE\" is converted into an equivalent circuit using register \"registers:u_registers\|registers_istr:u_registers_istr\|FE~_emulated\" and latch \"registers:u_registers\|registers_istr:u_registers_istr\|FE~1\"" {  } { { "../RTL/Registers/registers_istr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers_istr.v" 55 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1714139290555 "|RESDMAC|registers:u_registers|registers_istr:u_registers_istr|FE"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "registers:u_registers\|registers_istr:u_registers_istr\|FF registers:u_registers\|registers_istr:u_registers_istr\|FF~_emulated registers:u_registers\|registers_istr:u_registers_istr\|FF~1 " "Register \"registers:u_registers\|registers_istr:u_registers_istr\|FF\" is converted into an equivalent circuit using register \"registers:u_registers\|registers_istr:u_registers_istr\|FF~_emulated\" and latch \"registers:u_registers\|registers_istr:u_registers_istr\|FF~1\"" {  } { { "../RTL/Registers/registers_istr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers_istr.v" 55 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1714139290555 "|RESDMAC|registers:u_registers|registers_istr:u_registers_istr|FF"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1714139290555 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1714139290774 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1714139291348 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/mbtay/SDMAC-Replacement/Quartus/output_files/RESDMAC.map.smsg " "Generated suppressed messages file C:/Users/mbtay/SDMAC-Replacement/Quartus/output_files/RESDMAC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714139291396 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1714139291616 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714139291616 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1117 " "Implemented 1117 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1714139291688 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1714139291688 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "54 " "Implemented 54 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1714139291688 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1041 " "Implemented 1041 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1714139291688 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1714139291688 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1714139291688 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4831 " "Peak virtual memory: 4831 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714139291706 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 26 14:48:11 2024 " "Processing ended: Fri Apr 26 14:48:11 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714139291706 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714139291706 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714139291706 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714139291706 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1714139292715 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714139292718 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 26 14:48:12 2024 " "Processing started: Fri Apr 26 14:48:12 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714139292718 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1714139292718 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off RESDMAC -c RESDMAC " "Command: quartus_fit --read_settings_files=off --write_settings_files=off RESDMAC -c RESDMAC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1714139292718 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1714139292796 ""}
{ "Info" "0" "" "Project  = RESDMAC" {  } {  } 0 0 "Project  = RESDMAC" 0 0 "Fitter" 0 0 1714139292797 ""}
{ "Info" "0" "" "Revision = RESDMAC" {  } {  } 0 0 "Revision = RESDMAC" 0 0 "Fitter" 0 0 1714139292797 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1714139292860 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1714139292860 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "RESDMAC 10M02SCU169C8G " "Selected device 10M02SCU169C8G for design \"RESDMAC\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1714139292868 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1714139292888 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1714139292888 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL:u_PLL\|attpll:attpll_inst\|altpll:altpll_component\|attpll_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"PLL:u_PLL\|attpll:attpll_inst\|altpll:altpll_component\|attpll_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:u_PLL\|attpll:attpll_inst\|altpll:altpll_component\|attpll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 45 5000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 45 degrees (5000 ps) for PLL:u_PLL\|attpll:attpll_inst\|altpll:altpll_component\|attpll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/attpll_altpll.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/Quartus/db/attpll_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1714139292921 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:u_PLL\|attpll:attpll_inst\|altpll:altpll_component\|attpll_altpll:auto_generated\|wire_pll1_clk\[1\] 1 1 90 10000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 90 degrees (10000 ps) for PLL:u_PLL\|attpll:attpll_inst\|altpll:altpll_component\|attpll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/attpll_altpll.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/Quartus/db/attpll_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1714139292921 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:u_PLL\|attpll:attpll_inst\|altpll:altpll_component\|attpll_altpll:auto_generated\|wire_pll1_clk\[2\] 1 1 135 15000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 135 degrees (15000 ps) for PLL:u_PLL\|attpll:attpll_inst\|altpll:altpll_component\|attpll_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/attpll_altpll.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/Quartus/db/attpll_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1714139292921 ""}  } { { "db/attpll_altpll.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/Quartus/db/attpll_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1714139292921 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1714139292946 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 1 0 "Fitter" 0 -1 1714139292952 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1714139293034 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SCU169C8G " "Device 10M08SCU169C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1714139293042 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04SCU169C8G " "Device 10M04SCU169C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1714139293042 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16SCU169C8G " "Device 10M16SCU169C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1714139293042 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1714139293042 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "D8 " "Can't reserve pin D8 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1714139293044 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "G4 " "Can't reserve pin G4 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1714139293044 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "G5 " "Can't reserve pin G5 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1714139293044 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "H3 " "Can't reserve pin H3 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1714139293044 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "H6 " "Can't reserve pin H6 -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1714139293044 ""}
{ "Warning" "WFIOMGR_INVALID_RESERVE_PIN_NAME" "JP " "Can't reserve pin JP -- pin name is an illegal or unsupported format" {  } {  } 0 169133 "Can't reserve pin %1!s! -- pin name is an illegal or unsupported format" 0 0 "Fitter" 0 -1 1714139293044 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "7 " "Fitter converted 7 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ G1 " "Pin ~ALTERA_TMS~ is reserved at location G1" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1703 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1714139293046 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1714139293046 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ F5 " "Pin ~ALTERA_TDI~ is reserved at location F5" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1707 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1714139293046 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ F6 " "Pin ~ALTERA_TDO~ is reserved at location F6" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1709 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1714139293046 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ E7 " "Pin ~ALTERA_nCONFIG~ is reserved at location E7" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1711 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1714139293046 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ C4 " "Pin ~ALTERA_nSTATUS~ is reserved at location C4" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1713 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1714139293046 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ C5 " "Pin ~ALTERA_CONF_DONE~ is reserved at location C5" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1715 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1714139293046 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1714139293046 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1714139293046 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1714139293046 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1714139293046 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1714139293046 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1714139293047 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "SCLK PLL:u_PLL\|attpll:attpll_inst\|altpll:altpll_component\|attpll_altpll:auto_generated\|pll1~PHASEDONE " "Ignored Global Signal option from source node SCLK to destination node PLL:u_PLL\|attpll:attpll_inst\|altpll:altpll_component\|attpll_altpll:auto_generated\|pll1~PHASEDONE -- source does not feed directly to destination" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 40 0 0 } } { "db/attpll_altpll.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/Quartus/db/attpll_altpll.v" 93 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1714139293170 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "SCLK PLL:u_PLL\|attpll:attpll_inst\|altpll:altpll_component\|attpll_altpll:auto_generated\|pll1~PHASEDONE " "Ignored Global Signal option from source node SCLK to destination node PLL:u_PLL\|attpll:attpll_inst\|altpll:altpll_component\|attpll_altpll:auto_generated\|pll1~PHASEDONE -- source does not feed directly to destination" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 40 0 0 } } { "db/attpll_altpll.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/Quartus/db/attpll_altpll.v" 93 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1714139293170 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "SCLK PLL:u_PLL\|attpll:attpll_inst\|altpll:altpll_component\|attpll_altpll:auto_generated\|pll1~SCANDATAOUT " "Ignored Global Signal option from source node SCLK to destination node PLL:u_PLL\|attpll:attpll_inst\|altpll:altpll_component\|attpll_altpll:auto_generated\|pll1~SCANDATAOUT -- source does not feed directly to destination" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 40 0 0 } } { "db/attpll_altpll.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/Quartus/db/attpll_altpll.v" 93 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1714139293170 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "SCLK PLL:u_PLL\|attpll:attpll_inst\|altpll:altpll_component\|attpll_altpll:auto_generated\|pll1~SCANDATAOUT " "Ignored Global Signal option from source node SCLK to destination node PLL:u_PLL\|attpll:attpll_inst\|altpll:altpll_component\|attpll_altpll:auto_generated\|pll1~SCANDATAOUT -- source does not feed directly to destination" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 40 0 0 } } { "db/attpll_altpll.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/Quartus/db/attpll_altpll.v" 93 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1714139293170 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "SCLK PLL:u_PLL\|attpll:attpll_inst\|altpll:altpll_component\|attpll_altpll:auto_generated\|pll1~SCANDONE " "Ignored Global Signal option from source node SCLK to destination node PLL:u_PLL\|attpll:attpll_inst\|altpll:altpll_component\|attpll_altpll:auto_generated\|pll1~SCANDONE -- source does not feed directly to destination" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 40 0 0 } } { "db/attpll_altpll.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/Quartus/db/attpll_altpll.v" 93 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1714139293170 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "SCLK PLL:u_PLL\|attpll:attpll_inst\|altpll:altpll_component\|attpll_altpll:auto_generated\|pll1~SCANDONE " "Ignored Global Signal option from source node SCLK to destination node PLL:u_PLL\|attpll:attpll_inst\|altpll:altpll_component\|attpll_altpll:auto_generated\|pll1~SCANDONE -- source does not feed directly to destination" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 40 0 0 } } { "db/attpll_altpll.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/Quartus/db/attpll_altpll.v" 93 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1714139293170 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "SCLK SCSI_SM:u_SCSI_SM\|RDFIFO_o " "Ignored Global Signal option from source node SCLK to destination node SCSI_SM:u_SCSI_SM\|RDFIFO_o -- source does not feed directly to destination" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 40 0 0 } } { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 48 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1714139293170 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "_RST fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|UP\[1\] " "Ignored Global Signal option from source node _RST to destination node fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|UP\[1\] -- source does not feed directly to destination" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 42 0 0 } } { "../RTL/FIFO/fifo_full_empty_ctr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v" 35 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1714139293170 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "SCLK CPU_SM:u_CPU_SM\|BGACK " "Ignored Global Signal option from source node SCLK to destination node CPU_SM:u_CPU_SM\|BGACK -- source does not feed directly to destination" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 40 0 0 } } { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 48 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1714139293170 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "_RST CPU_SM:u_CPU_SM\|BGACK " "Ignored Global Signal option from source node _RST to destination node CPU_SM:u_CPU_SM\|BGACK -- source does not feed directly to destination" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 42 0 0 } } { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 48 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1714139293170 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "SCLK CPU_SM:u_CPU_SM\|SIZE1 " "Ignored Global Signal option from source node SCLK to destination node CPU_SM:u_CPU_SM\|SIZE1 -- source does not feed directly to destination" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 40 0 0 } } { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 64 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1714139293170 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "_RST CPU_SM:u_CPU_SM\|SIZE1 " "Ignored Global Signal option from source node _RST to destination node CPU_SM:u_CPU_SM\|SIZE1 -- source does not feed directly to destination" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 42 0 0 } } { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 64 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1714139293170 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "SCLK _SIZ1~0 " "Ignored Global Signal option from source node SCLK to destination node _SIZ1~0 -- source does not feed directly to destination" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 40 0 0 } } { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 30 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1714139293170 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "_RST _SIZ1~0 " "Ignored Global Signal option from source node _RST to destination node _SIZ1~0 -- source does not feed directly to destination" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 42 0 0 } } { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 30 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1714139293171 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "SCLK SCSI_SM:u_SCSI_SM\|DACK_o " "Ignored Global Signal option from source node SCLK to destination node SCSI_SM:u_SCSI_SM\|DACK_o -- source does not feed directly to destination" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 40 0 0 } } { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 43 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1714139293171 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "_RST SCSI_SM:u_SCSI_SM\|DACK_o " "Ignored Global Signal option from source node _RST to destination node SCSI_SM:u_SCSI_SM\|DACK_o -- source does not feed directly to destination" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 42 0 0 } } { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 43 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1714139293171 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "SCLK SCSI_SM:u_SCSI_SM\|SCSI_CS_o " "Ignored Global Signal option from source node SCLK to destination node SCSI_SM:u_SCSI_SM\|SCSI_CS_o -- source does not feed directly to destination" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 40 0 0 } } { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 53 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1714139293171 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "_RST SCSI_SM:u_SCSI_SM\|SCSI_CS_o " "Ignored Global Signal option from source node _RST to destination node SCSI_SM:u_SCSI_SM\|SCSI_CS_o -- source does not feed directly to destination" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 42 0 0 } } { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 53 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1714139293171 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "SCLK registers:u_registers\|registers_cntr:u_registers_cntr\|CNTR_O\[4\] " "Ignored Global Signal option from source node SCLK to destination node registers:u_registers\|registers_cntr:u_registers_cntr\|CNTR_O\[4\] -- source does not feed directly to destination" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 40 0 0 } } { "../RTL/Registers/registers_cntr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers_cntr.v" 28 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1714139293171 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "SCLK SCSI_SM:u_SCSI_SM\|RE_o " "Ignored Global Signal option from source node SCLK to destination node SCSI_SM:u_SCSI_SM\|RE_o -- source does not feed directly to destination" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 40 0 0 } } { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 49 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1714139293171 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "_RST SCSI_SM:u_SCSI_SM\|RE_o " "Ignored Global Signal option from source node _RST to destination node SCSI_SM:u_SCSI_SM\|RE_o -- source does not feed directly to destination" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 42 0 0 } } { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 49 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1714139293171 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "SCLK _IOR~0 " "Ignored Global Signal option from source node SCLK to destination node _IOR~0 -- source does not feed directly to destination" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 40 0 0 } } { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 59 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1714139293171 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "_RST _IOR~0 " "Ignored Global Signal option from source node _RST to destination node _IOR~0 -- source does not feed directly to destination" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 42 0 0 } } { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 59 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1714139293171 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "SCLK SCSI_SM:u_SCSI_SM\|WE_o " "Ignored Global Signal option from source node SCLK to destination node SCSI_SM:u_SCSI_SM\|WE_o -- source does not feed directly to destination" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 40 0 0 } } { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 54 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1714139293171 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "_RST SCSI_SM:u_SCSI_SM\|WE_o " "Ignored Global Signal option from source node _RST to destination node SCSI_SM:u_SCSI_SM\|WE_o -- source does not feed directly to destination" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 42 0 0 } } { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 54 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1714139293171 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "SCLK _IOW~0 " "Ignored Global Signal option from source node SCLK to destination node _IOW~0 -- source does not feed directly to destination" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 40 0 0 } } { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 60 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1714139293171 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "_RST _IOW~0 " "Ignored Global Signal option from source node _RST to destination node _IOW~0 -- source does not feed directly to destination" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 42 0 0 } } { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 60 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1714139293171 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "SCLK registers:u_registers\|registers_cntr:u_registers_cntr\|CNTR_O\[2\] " "Ignored Global Signal option from source node SCLK to destination node registers:u_registers\|registers_cntr:u_registers_cntr\|CNTR_O\[2\] -- source does not feed directly to destination" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 40 0 0 } } { "../RTL/Registers/registers_cntr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers_cntr.v" 28 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1714139293171 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "SCLK registers:u_registers\|registers_istr:u_registers_istr\|INT_O_~0 " "Ignored Global Signal option from source node SCLK to destination node registers:u_registers\|registers_istr:u_registers_istr\|INT_O_~0 -- source does not feed directly to destination" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 40 0 0 } } { "../RTL/Registers/registers_istr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers_istr.v" 32 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1714139293171 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "_RST registers:u_registers\|registers_istr:u_registers_istr\|INT_O_~0 " "Ignored Global Signal option from source node _RST to destination node registers:u_registers\|registers_istr:u_registers_istr\|INT_O_~0 -- source does not feed directly to destination" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 42 0 0 } } { "../RTL/Registers/registers_istr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers_istr.v" 32 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1714139293171 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "SCLK CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|STATE\[0\] " "Ignored Global Signal option from source node SCLK to destination node CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|STATE\[0\] -- source does not feed directly to destination" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 40 0 0 } } { "../RTL/CPU_SM/CPU_SM_INTERNALS1.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_INTERNALS1.v" 127 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1714139293171 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "_RST CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|STATE\[0\] " "Ignored Global Signal option from source node _RST to destination node CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|STATE\[0\] -- source does not feed directly to destination" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 42 0 0 } } { "../RTL/CPU_SM/CPU_SM_INTERNALS1.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_INTERNALS1.v" 127 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1714139293171 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "SCLK CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|STATE\[1\] " "Ignored Global Signal option from source node SCLK to destination node CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|STATE\[1\] -- source does not feed directly to destination" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 40 0 0 } } { "../RTL/CPU_SM/CPU_SM_INTERNALS1.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_INTERNALS1.v" 127 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1714139293171 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "_RST CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|STATE\[1\] " "Ignored Global Signal option from source node _RST to destination node CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|STATE\[1\] -- source does not feed directly to destination" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 42 0 0 } } { "../RTL/CPU_SM/CPU_SM_INTERNALS1.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_INTERNALS1.v" 127 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1714139293171 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "SCLK CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|CPU_SM_outputs:u_CPU_SM_outputs\|Equal2~4 " "Ignored Global Signal option from source node SCLK to destination node CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|CPU_SM_outputs:u_CPU_SM_outputs\|Equal2~4 -- source does not feed directly to destination" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 40 0 0 } } { "../RTL/CPU_SM/CPU_SM_output.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_output.v" 187 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1714139293171 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "_RST CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|CPU_SM_outputs:u_CPU_SM_outputs\|Equal2~4 " "Ignored Global Signal option from source node _RST to destination node CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|CPU_SM_outputs:u_CPU_SM_outputs\|Equal2~4 -- source does not feed directly to destination" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 42 0 0 } } { "../RTL/CPU_SM/CPU_SM_output.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_output.v" 187 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1714139293171 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "SCLK CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|STATE\[2\] " "Ignored Global Signal option from source node SCLK to destination node CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|STATE\[2\] -- source does not feed directly to destination" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 40 0 0 } } { "../RTL/CPU_SM/CPU_SM_INTERNALS1.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_INTERNALS1.v" 127 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1714139293171 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "_RST CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|STATE\[2\] " "Ignored Global Signal option from source node _RST to destination node CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|STATE\[2\] -- source does not feed directly to destination" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 42 0 0 } } { "../RTL/CPU_SM/CPU_SM_INTERNALS1.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_INTERNALS1.v" 127 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1714139293171 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "SCLK CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|STATE\[3\] " "Ignored Global Signal option from source node SCLK to destination node CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|STATE\[3\] -- source does not feed directly to destination" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 40 0 0 } } { "../RTL/CPU_SM/CPU_SM_INTERNALS1.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_INTERNALS1.v" 127 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1714139293171 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "_RST CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|STATE\[3\] " "Ignored Global Signal option from source node _RST to destination node CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|STATE\[3\] -- source does not feed directly to destination" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 42 0 0 } } { "../RTL/CPU_SM/CPU_SM_INTERNALS1.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_INTERNALS1.v" 127 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1714139293171 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "SCLK CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|STATE\[4\] " "Ignored Global Signal option from source node SCLK to destination node CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|STATE\[4\] -- source does not feed directly to destination" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 40 0 0 } } { "../RTL/CPU_SM/CPU_SM_INTERNALS1.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_INTERNALS1.v" 127 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1714139293172 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "_RST CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|STATE\[4\] " "Ignored Global Signal option from source node _RST to destination node CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|STATE\[4\] -- source does not feed directly to destination" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 42 0 0 } } { "../RTL/CPU_SM/CPU_SM_INTERNALS1.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_INTERNALS1.v" 127 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1714139293172 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "SCLK CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|CPU_SM_inputs:u_CPU_SM_inputs\|E~2 " "Ignored Global Signal option from source node SCLK to destination node CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|CPU_SM_inputs:u_CPU_SM_inputs\|E~2 -- source does not feed directly to destination" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 40 0 0 } } { "../RTL/CPU_SM/CPU_SM_inputs.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_inputs.v" 36 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1714139293172 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "_RST CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|CPU_SM_inputs:u_CPU_SM_inputs\|E~2 " "Ignored Global Signal option from source node _RST to destination node CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|CPU_SM_inputs:u_CPU_SM_inputs\|E~2 -- source does not feed directly to destination" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 42 0 0 } } { "../RTL/CPU_SM/CPU_SM_inputs.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_inputs.v" 36 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1714139293172 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "SCLK CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|CPU_SM_inputs:u_CPU_SM_inputs\|E\[61\]~3 " "Ignored Global Signal option from source node SCLK to destination node CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|CPU_SM_inputs:u_CPU_SM_inputs\|E\[61\]~3 -- source does not feed directly to destination" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 40 0 0 } } { "../RTL/CPU_SM/CPU_SM_inputs.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_inputs.v" 36 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1714139293172 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "_RST CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|CPU_SM_inputs:u_CPU_SM_inputs\|E\[61\]~3 " "Ignored Global Signal option from source node _RST to destination node CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|CPU_SM_inputs:u_CPU_SM_inputs\|E\[61\]~3 -- source does not feed directly to destination" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 42 0 0 } } { "../RTL/CPU_SM/CPU_SM_inputs.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_inputs.v" 36 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1714139293172 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "SCLK CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|CPU_SM_outputs:u_CPU_SM_outputs\|Equal2~5 " "Ignored Global Signal option from source node SCLK to destination node CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|CPU_SM_outputs:u_CPU_SM_outputs\|Equal2~5 -- source does not feed directly to destination" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 40 0 0 } } { "../RTL/CPU_SM/CPU_SM_output.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_output.v" 187 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1714139293172 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "_RST CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|CPU_SM_outputs:u_CPU_SM_outputs\|Equal2~5 " "Ignored Global Signal option from source node _RST to destination node CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|CPU_SM_outputs:u_CPU_SM_outputs\|Equal2~5 -- source does not feed directly to destination" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 42 0 0 } } { "../RTL/CPU_SM/CPU_SM_output.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_output.v" 187 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1714139293172 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "SCLK CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|CPU_SM_outputs:u_CPU_SM_outputs\|BGACK_d~2 " "Ignored Global Signal option from source node SCLK to destination node CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|CPU_SM_outputs:u_CPU_SM_outputs\|BGACK_d~2 -- source does not feed directly to destination" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 40 0 0 } } { "../RTL/CPU_SM/CPU_SM_output.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_output.v" 45 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1714139293172 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "_RST CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|CPU_SM_outputs:u_CPU_SM_outputs\|BGACK_d~2 " "Ignored Global Signal option from source node _RST to destination node CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|CPU_SM_outputs:u_CPU_SM_outputs\|BGACK_d~2 -- source does not feed directly to destination" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 42 0 0 } } { "../RTL/CPU_SM/CPU_SM_output.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_output.v" 45 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1714139293172 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "SCLK CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|CPU_SM_outputs:u_CPU_SM_outputs\|S2ORS8~0 " "Ignored Global Signal option from source node SCLK to destination node CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|CPU_SM_outputs:u_CPU_SM_outputs\|S2ORS8~0 -- source does not feed directly to destination" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 40 0 0 } } { "../RTL/CPU_SM/CPU_SM_output.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_output.v" 181 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1714139293172 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "_RST CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|CPU_SM_outputs:u_CPU_SM_outputs\|S2ORS8~0 " "Ignored Global Signal option from source node _RST to destination node CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|CPU_SM_outputs:u_CPU_SM_outputs\|S2ORS8~0 -- source does not feed directly to destination" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 42 0 0 } } { "../RTL/CPU_SM/CPU_SM_output.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_output.v" 181 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1714139293172 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "SCLK CPU_SM:u_CPU_SM\|BGRANT_ " "Ignored Global Signal option from source node SCLK to destination node CPU_SM:u_CPU_SM\|BGRANT_ -- source does not feed directly to destination" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 40 0 0 } } { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 69 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1714139293172 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "_RST CPU_SM:u_CPU_SM\|BGRANT_ " "Ignored Global Signal option from source node _RST to destination node CPU_SM:u_CPU_SM\|BGRANT_ -- source does not feed directly to destination" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 42 0 0 } } { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 69 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1714139293172 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "SCLK CPU_SM:u_CPU_SM\|nCYCLEDONE " "Ignored Global Signal option from source node SCLK to destination node CPU_SM:u_CPU_SM\|nCYCLEDONE -- source does not feed directly to destination" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 40 0 0 } } { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 75 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1714139293172 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "_RST CPU_SM:u_CPU_SM\|nCYCLEDONE " "Ignored Global Signal option from source node _RST to destination node CPU_SM:u_CPU_SM\|nCYCLEDONE -- source does not feed directly to destination" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 42 0 0 } } { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 75 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1714139293172 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "SCLK CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|CPU_SM_inputs:u_CPU_SM_inputs\|E~4 " "Ignored Global Signal option from source node SCLK to destination node CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|CPU_SM_inputs:u_CPU_SM_inputs\|E~4 -- source does not feed directly to destination" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 40 0 0 } } { "../RTL/CPU_SM/CPU_SM_inputs.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_inputs.v" 36 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1714139293172 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "_RST CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|CPU_SM_inputs:u_CPU_SM_inputs\|E~4 " "Ignored Global Signal option from source node _RST to destination node CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|CPU_SM_inputs:u_CPU_SM_inputs\|E~4 -- source does not feed directly to destination" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 42 0 0 } } { "../RTL/CPU_SM/CPU_SM_inputs.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_inputs.v" 36 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1714139293172 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "SCLK CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|CPU_SM_outputs:u_CPU_SM_outputs\|BGACK_d~3 " "Ignored Global Signal option from source node SCLK to destination node CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|CPU_SM_outputs:u_CPU_SM_outputs\|BGACK_d~3 -- source does not feed directly to destination" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 40 0 0 } } { "../RTL/CPU_SM/CPU_SM_output.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_output.v" 45 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1714139293172 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "_RST CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|CPU_SM_outputs:u_CPU_SM_outputs\|BGACK_d~3 " "Ignored Global Signal option from source node _RST to destination node CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|CPU_SM_outputs:u_CPU_SM_outputs\|BGACK_d~3 -- source does not feed directly to destination" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 42 0 0 } } { "../RTL/CPU_SM/CPU_SM_output.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_output.v" 45 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1714139293172 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "SCLK CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|CPU_SM_outputs:u_CPU_SM_outputs\|BGACK_d~4 " "Ignored Global Signal option from source node SCLK to destination node CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|CPU_SM_outputs:u_CPU_SM_outputs\|BGACK_d~4 -- source does not feed directly to destination" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 40 0 0 } } { "../RTL/CPU_SM/CPU_SM_output.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_output.v" 45 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1714139293172 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "_RST CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|CPU_SM_outputs:u_CPU_SM_outputs\|BGACK_d~4 " "Ignored Global Signal option from source node _RST to destination node CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|CPU_SM_outputs:u_CPU_SM_outputs\|BGACK_d~4 -- source does not feed directly to destination" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 42 0 0 } } { "../RTL/CPU_SM/CPU_SM_output.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_output.v" 45 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1714139293172 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "_RST CPU_SM:u_CPU_SM\|DSACK_LATCHED_\[0\] " "Ignored Global Signal option from source node _RST to destination node CPU_SM:u_CPU_SM\|DSACK_LATCHED_\[0\] -- source does not feed directly to destination" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 42 0 0 } } { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 215 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1714139293172 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "_RST CPU_SM:u_CPU_SM\|DSACK_LATCHED_\[1\] " "Ignored Global Signal option from source node _RST to destination node CPU_SM:u_CPU_SM\|DSACK_LATCHED_\[1\] -- source does not feed directly to destination" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 42 0 0 } } { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 215 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1714139293172 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "SCLK CPU_SM:u_CPU_SM\|iDSACK~0 " "Ignored Global Signal option from source node SCLK to destination node CPU_SM:u_CPU_SM\|iDSACK~0 -- source does not feed directly to destination" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 40 0 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1714139293172 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "_RST CPU_SM:u_CPU_SM\|iDSACK~0 " "Ignored Global Signal option from source node _RST to destination node CPU_SM:u_CPU_SM\|iDSACK~0 -- source does not feed directly to destination" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 42 0 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1714139293172 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "SCLK CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|CPU_SM_inputs:u_CPU_SM_inputs\|E\[50\]~5 " "Ignored Global Signal option from source node SCLK to destination node CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|CPU_SM_inputs:u_CPU_SM_inputs\|E\[50\]~5 -- source does not feed directly to destination" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 40 0 0 } } { "../RTL/CPU_SM/CPU_SM_inputs.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_inputs.v" 36 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1714139293172 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "_RST CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|CPU_SM_inputs:u_CPU_SM_inputs\|E\[50\]~5 " "Ignored Global Signal option from source node _RST to destination node CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|CPU_SM_inputs:u_CPU_SM_inputs\|E\[50\]~5 -- source does not feed directly to destination" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 42 0 0 } } { "../RTL/CPU_SM/CPU_SM_inputs.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_inputs.v" 36 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1714139293172 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "SCLK CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|CPU_SM_inputs:u_CPU_SM_inputs\|E\[62\]~6 " "Ignored Global Signal option from source node SCLK to destination node CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|CPU_SM_inputs:u_CPU_SM_inputs\|E\[62\]~6 -- source does not feed directly to destination" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 40 0 0 } } { "../RTL/CPU_SM/CPU_SM_inputs.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_inputs.v" 36 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1714139293172 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "_RST CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|CPU_SM_inputs:u_CPU_SM_inputs\|E\[62\]~6 " "Ignored Global Signal option from source node _RST to destination node CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|CPU_SM_inputs:u_CPU_SM_inputs\|E\[62\]~6 -- source does not feed directly to destination" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 42 0 0 } } { "../RTL/CPU_SM/CPU_SM_inputs.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_inputs.v" 36 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1714139293172 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "SCLK CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|CPU_SM_inputs:u_CPU_SM_inputs\|E\[56\]~7 " "Ignored Global Signal option from source node SCLK to destination node CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|CPU_SM_inputs:u_CPU_SM_inputs\|E\[56\]~7 -- source does not feed directly to destination" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 40 0 0 } } { "../RTL/CPU_SM/CPU_SM_inputs.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_inputs.v" 36 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1714139293173 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "_RST CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|CPU_SM_inputs:u_CPU_SM_inputs\|E\[56\]~7 " "Ignored Global Signal option from source node _RST to destination node CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|CPU_SM_inputs:u_CPU_SM_inputs\|E\[56\]~7 -- source does not feed directly to destination" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 42 0 0 } } { "../RTL/CPU_SM/CPU_SM_inputs.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_inputs.v" 36 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1714139293173 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "SCLK CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|CPU_SM_outputs:u_CPU_SM_outputs\|SIZE1_d~4 " "Ignored Global Signal option from source node SCLK to destination node CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|CPU_SM_outputs:u_CPU_SM_outputs\|SIZE1_d~4 -- source does not feed directly to destination" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 40 0 0 } } { "../RTL/CPU_SM/CPU_SM_output.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_output.v" 29 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1714139293173 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "_RST CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|CPU_SM_outputs:u_CPU_SM_outputs\|SIZE1_d~4 " "Ignored Global Signal option from source node _RST to destination node CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|CPU_SM_outputs:u_CPU_SM_outputs\|SIZE1_d~4 -- source does not feed directly to destination" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 42 0 0 } } { "../RTL/CPU_SM/CPU_SM_output.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_output.v" 29 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1714139293173 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "SCLK fifo:int_fifo\|fifo_byte_ptr:u_byte_ptr\|BO1 " "Ignored Global Signal option from source node SCLK to destination node fifo:int_fifo\|fifo_byte_ptr:u_byte_ptr\|BO1 -- source does not feed directly to destination" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 40 0 0 } } { "../RTL/FIFO/fifo_byte_ptr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_byte_ptr.v" 69 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1714139293173 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "_RST fifo:int_fifo\|fifo_byte_ptr:u_byte_ptr\|BO1 " "Ignored Global Signal option from source node _RST to destination node fifo:int_fifo\|fifo_byte_ptr:u_byte_ptr\|BO1 -- source does not feed directly to destination" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 42 0 0 } } { "../RTL/FIFO/fifo_byte_ptr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_byte_ptr.v" 69 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1714139293173 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "SCLK fifo:int_fifo\|fifo_byte_ptr:u_byte_ptr\|BO0 " "Ignored Global Signal option from source node SCLK to destination node fifo:int_fifo\|fifo_byte_ptr:u_byte_ptr\|BO0 -- source does not feed directly to destination" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 40 0 0 } } { "../RTL/FIFO/fifo_byte_ptr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_byte_ptr.v" 69 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1714139293173 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "_RST fifo:int_fifo\|fifo_byte_ptr:u_byte_ptr\|BO0 " "Ignored Global Signal option from source node _RST to destination node fifo:int_fifo\|fifo_byte_ptr:u_byte_ptr\|BO0 -- source does not feed directly to destination" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 42 0 0 } } { "../RTL/FIFO/fifo_byte_ptr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_byte_ptr.v" 69 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1714139293173 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "SCLK datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|datapath_24dec:u_datapath_24dec\|D2~0 " "Ignored Global Signal option from source node SCLK to destination node datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|datapath_24dec:u_datapath_24dec\|D2~0 -- source does not feed directly to destination" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 40 0 0 } } { "../RTL/datapath/datapath_24dec.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_24dec.v" 26 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1714139293173 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "_RST datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|datapath_24dec:u_datapath_24dec\|D2~0 " "Ignored Global Signal option from source node _RST to destination node datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|datapath_24dec:u_datapath_24dec\|D2~0 -- source does not feed directly to destination" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 42 0 0 } } { "../RTL/datapath/datapath_24dec.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_24dec.v" 26 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1714139293173 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "SCLK CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|CPU_SM_inputs:u_CPU_SM_inputs\|E~8 " "Ignored Global Signal option from source node SCLK to destination node CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|CPU_SM_inputs:u_CPU_SM_inputs\|E~8 -- source does not feed directly to destination" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 40 0 0 } } { "../RTL/CPU_SM/CPU_SM_inputs.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_inputs.v" 36 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1714139293173 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "_RST CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|CPU_SM_inputs:u_CPU_SM_inputs\|E~8 " "Ignored Global Signal option from source node _RST to destination node CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|CPU_SM_inputs:u_CPU_SM_inputs\|E~8 -- source does not feed directly to destination" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 42 0 0 } } { "../RTL/CPU_SM/CPU_SM_inputs.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_inputs.v" 36 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1714139293173 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "SCLK registers:u_registers\|FLUSHFIFO " "Ignored Global Signal option from source node SCLK to destination node registers:u_registers\|FLUSHFIFO -- source does not feed directly to destination" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 40 0 0 } } { "../RTL/Registers/registers.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers.v" 42 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1714139293173 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "_RST fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|FIFOEMPTY " "Ignored Global Signal option from source node _RST to destination node fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|FIFOEMPTY -- source does not feed directly to destination" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 42 0 0 } } { "../RTL/FIFO/fifo_full_empty_ctr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v" 25 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1714139293173 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "SCLK CPU_SM:u_CPU_SM\|LASTWORD~0 " "Ignored Global Signal option from source node SCLK to destination node CPU_SM:u_CPU_SM\|LASTWORD~0 -- source does not feed directly to destination" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 40 0 0 } } { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 102 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1714139293173 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "_RST CPU_SM:u_CPU_SM\|LASTWORD~0 " "Ignored Global Signal option from source node _RST to destination node CPU_SM:u_CPU_SM\|LASTWORD~0 -- source does not feed directly to destination" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 42 0 0 } } { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 102 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1714139293173 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "SCLK CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|CPU_SM_inputs:u_CPU_SM_inputs\|E\[58\]~9 " "Ignored Global Signal option from source node SCLK to destination node CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|CPU_SM_inputs:u_CPU_SM_inputs\|E\[58\]~9 -- source does not feed directly to destination" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 40 0 0 } } { "../RTL/CPU_SM/CPU_SM_inputs.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_inputs.v" 36 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1714139293174 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "_RST CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|CPU_SM_inputs:u_CPU_SM_inputs\|E\[58\]~9 " "Ignored Global Signal option from source node _RST to destination node CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|CPU_SM_inputs:u_CPU_SM_inputs\|E\[58\]~9 -- source does not feed directly to destination" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 42 0 0 } } { "../RTL/CPU_SM/CPU_SM_inputs.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_inputs.v" 36 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1714139293174 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "SCLK CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|CPU_SM_outputs:u_CPU_SM_outputs\|SIZE1_d~5 " "Ignored Global Signal option from source node SCLK to destination node CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|CPU_SM_outputs:u_CPU_SM_outputs\|SIZE1_d~5 -- source does not feed directly to destination" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 40 0 0 } } { "../RTL/CPU_SM/CPU_SM_output.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_output.v" 29 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1714139293174 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "_RST CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|CPU_SM_outputs:u_CPU_SM_outputs\|SIZE1_d~5 " "Ignored Global Signal option from source node _RST to destination node CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|CPU_SM_outputs:u_CPU_SM_outputs\|SIZE1_d~5 -- source does not feed directly to destination" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 42 0 0 } } { "../RTL/CPU_SM/CPU_SM_output.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_output.v" 29 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1714139293174 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "SCLK CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|CPU_SM_inputs:u_CPU_SM_inputs\|E\[61\]~10 " "Ignored Global Signal option from source node SCLK to destination node CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|CPU_SM_inputs:u_CPU_SM_inputs\|E\[61\]~10 -- source does not feed directly to destination" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 40 0 0 } } { "../RTL/CPU_SM/CPU_SM_inputs.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_inputs.v" 36 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1714139293174 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "_RST CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|CPU_SM_inputs:u_CPU_SM_inputs\|E\[61\]~10 " "Ignored Global Signal option from source node _RST to destination node CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|CPU_SM_inputs:u_CPU_SM_inputs\|E\[61\]~10 -- source does not feed directly to destination" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 42 0 0 } } { "../RTL/CPU_SM/CPU_SM_inputs.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_inputs.v" 36 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1714139293174 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "SCLK CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|CPU_SM_outputs:u_CPU_SM_outputs\|Equal2~6 " "Ignored Global Signal option from source node SCLK to destination node CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|CPU_SM_outputs:u_CPU_SM_outputs\|Equal2~6 -- source does not feed directly to destination" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 40 0 0 } } { "../RTL/CPU_SM/CPU_SM_output.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_output.v" 187 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1714139293174 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "_RST CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|CPU_SM_outputs:u_CPU_SM_outputs\|Equal2~6 " "Ignored Global Signal option from source node _RST to destination node CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|CPU_SM_outputs:u_CPU_SM_outputs\|Equal2~6 -- source does not feed directly to destination" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 42 0 0 } } { "../RTL/CPU_SM/CPU_SM_output.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_output.v" 187 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1714139293174 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "SCLK CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|CPU_SM_outputs:u_CPU_SM_outputs\|SIZE1_d~6 " "Ignored Global Signal option from source node SCLK to destination node CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|CPU_SM_outputs:u_CPU_SM_outputs\|SIZE1_d~6 -- source does not feed directly to destination" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 40 0 0 } } { "../RTL/CPU_SM/CPU_SM_output.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_output.v" 29 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1714139293174 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "_RST CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|CPU_SM_outputs:u_CPU_SM_outputs\|SIZE1_d~6 " "Ignored Global Signal option from source node _RST to destination node CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|CPU_SM_outputs:u_CPU_SM_outputs\|SIZE1_d~6 -- source does not feed directly to destination" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 42 0 0 } } { "../RTL/CPU_SM/CPU_SM_output.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_output.v" 29 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1714139293174 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "SCLK DSK1_IN_ " "Ignored Global Signal option from source node SCLK to destination node DSK1_IN_ -- source does not feed directly to destination" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 40 0 0 } } { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 161 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1714139293174 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "_RST DSK1_IN_ " "Ignored Global Signal option from source node _RST to destination node DSK1_IN_ -- source does not feed directly to destination" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 42 0 0 } } { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 161 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1714139293174 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "SCLK CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|CPU_SM_outputs:u_CPU_SM_outputs\|Equal2~7 " "Ignored Global Signal option from source node SCLK to destination node CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|CPU_SM_outputs:u_CPU_SM_outputs\|Equal2~7 -- source does not feed directly to destination" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 40 0 0 } } { "../RTL/CPU_SM/CPU_SM_output.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_output.v" 187 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1714139293174 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "_RST CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|CPU_SM_outputs:u_CPU_SM_outputs\|Equal2~7 " "Ignored Global Signal option from source node _RST to destination node CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|CPU_SM_outputs:u_CPU_SM_outputs\|Equal2~7 -- source does not feed directly to destination" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 42 0 0 } } { "../RTL/CPU_SM/CPU_SM_output.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_output.v" 187 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1714139293174 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "SCLK CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|CPU_SM_inputs:u_CPU_SM_inputs\|E\[51\]~11 " "Ignored Global Signal option from source node SCLK to destination node CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|CPU_SM_inputs:u_CPU_SM_inputs\|E\[51\]~11 -- source does not feed directly to destination" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 40 0 0 } } { "../RTL/CPU_SM/CPU_SM_inputs.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_inputs.v" 36 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1714139293174 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "_RST CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|CPU_SM_inputs:u_CPU_SM_inputs\|E\[51\]~11 " "Ignored Global Signal option from source node _RST to destination node CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|CPU_SM_inputs:u_CPU_SM_inputs\|E\[51\]~11 -- source does not feed directly to destination" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 42 0 0 } } { "../RTL/CPU_SM/CPU_SM_inputs.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_inputs.v" 36 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1714139293174 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "SCLK CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|CPU_SM_outputs:u_CPU_SM_outputs\|SIZE1_d~7 " "Ignored Global Signal option from source node SCLK to destination node CPU_SM:u_CPU_SM\|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1\|CPU_SM_outputs:u_CPU_SM_outputs\|SIZE1_d~7 -- source does not feed directly to destination" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 40 0 0 } } { "../RTL/CPU_SM/CPU_SM_output.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_output.v" 29 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1714139293174 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "The Timing Analyzer is analyzing 4 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1714139293704 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RESDMAC.sdc " "Synopsys Design Constraints File file not found: 'RESDMAC.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1714139293704 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1714139293705 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1714139293706 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1714139293713 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1714139293714 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1714139293715 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1714139293715 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 5 clocks " "Found 5 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1714139293715 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1714139293715 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000      ADDR\[2\] " "   1.000      ADDR\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1714139293715 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000         SCLK " "  40.000         SCLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1714139293715 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  40.000 u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1714139293715 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  40.000 u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1714139293715 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "  40.000 u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1714139293715 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1714139293715 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "_RST~input  " "Promoted node _RST~input " { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1714139293771 ""}  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1683 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1714139293771 ""}
{ "Info" "IFSAC_FSAC_PIN_USES_INTERNAL_GLOBAL" "_RST~input Global Clock " "Pin _RST~input drives global or regional clock Global Clock, but is not placed in a dedicated clock pin position" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1683 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176342 "Pin %1!s! drives global or regional clock %2!s!, but is not placed in a dedicated clock pin position" 0 0 "Fitter" 0 -1 1714139293771 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:u_PLL\|attpll:attpll_inst\|altpll:altpll_component\|attpll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node PLL:u_PLL\|attpll:attpll_inst\|altpll:altpll_component\|attpll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1714139293771 ""}  } { { "db/attpll_altpll.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/Quartus/db/attpll_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1714139293771 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:u_PLL\|attpll:attpll_inst\|altpll:altpll_component\|attpll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node PLL:u_PLL\|attpll:attpll_inst\|altpll:altpll_component\|attpll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1714139293771 ""}  } { { "db/attpll_altpll.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/Quartus/db/attpll_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1714139293771 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:u_PLL\|attpll:attpll_inst\|altpll:altpll_component\|attpll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1) " "Automatically promoted node PLL:u_PLL\|attpll:attpll_inst\|altpll:altpll_component\|attpll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1714139293771 ""}  } { { "db/attpll_altpll.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/Quartus/db/attpll_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1714139293771 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "SCLK~input (placed in PIN F13 (CLK3p, DIFFIO_RX_R12p, DIFFOUT_R12p, High_Speed)) " "Promoted node SCLK~input (placed in PIN F13 (CLK3p, DIFFIO_RX_R12p, DIFFOUT_R12p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1714139293771 ""}  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1685 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1714139293771 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "registers:u_registers\|addr_decoder:u_addr_decoder\|CLR_INT  " "Automatically promoted node registers:u_registers\|addr_decoder:u_addr_decoder\|CLR_INT " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1714139293771 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registers:u_registers\|registers_istr:u_registers_istr\|FE~0 " "Destination node registers:u_registers\|registers_istr:u_registers_istr\|FE~0" {  } { { "../RTL/Registers/registers_istr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers_istr.v" 55 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 894 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714139293771 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registers:u_registers\|registers_istr:u_registers_istr\|FE~2 " "Destination node registers:u_registers\|registers_istr:u_registers_istr\|FE~2" {  } { { "../RTL/Registers/registers_istr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers_istr.v" 55 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 896 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714139293771 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registers:u_registers\|registers_istr:u_registers_istr\|FF~2 " "Destination node registers:u_registers\|registers_istr:u_registers_istr\|FF~2" {  } { { "../RTL/Registers/registers_istr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers_istr.v" 55 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 901 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714139293771 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registers:u_registers\|registers_istr:u_registers_istr\|always0~0 " "Destination node registers:u_registers\|registers_istr:u_registers_istr\|always0~0" {  } { { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714139293771 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1714139293771 ""}  } { { "../RTL/Registers/addr_decoder.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/addr_decoder.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 817 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1714139293771 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "registers:u_registers\|registers_cntr:u_registers_cntr\|CNTR_O\[8\]  " "Automatically promoted node registers:u_registers\|registers_cntr:u_registers_cntr\|CNTR_O\[8\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1714139293771 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU_SM:u_CPU_SM\|DMAENA " "Destination node CPU_SM:u_CPU_SM\|DMAENA" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 71 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 770 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714139293771 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DREQ_ " "Destination node DREQ_" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 116 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 856 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714139293771 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath:u_datapath\|datapath_output:u_datapath_output\|DATA\[8\]~26 " "Destination node datapath:u_datapath\|datapath_output:u_datapath_output\|DATA\[8\]~26" {  } { { "../RTL/datapath/datapath_output.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_output.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1099 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714139293771 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registers:u_registers\|registers_cntr:u_registers_cntr\|CNTR_O\[8\]~10 " "Destination node registers:u_registers\|registers_cntr:u_registers_cntr\|CNTR_O\[8\]~10" {  } { { "../RTL/Registers/registers_cntr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers_cntr.v" 28 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714139293771 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registers:u_registers\|registers_cntr:u_registers_cntr\|CNTR_O\[8\]~11 " "Destination node registers:u_registers\|registers_cntr:u_registers_cntr\|CNTR_O\[8\]~11" {  } { { "../RTL/Registers/registers_cntr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers_cntr.v" 28 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714139293771 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1714139293771 ""}  } { { "../RTL/Registers/registers_cntr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers_cntr.v" 28 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 803 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1714139293771 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1714139294111 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1714139294113 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1714139294113 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1714139294114 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1714139294118 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1714139294120 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1714139294121 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1714139294122 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1714139294173 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1714139294174 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1714139294174 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "PLL:u_PLL\|attpll:attpll_inst\|altpll:altpll_component\|attpll_altpll:auto_generated\|pll1 0 " "PLL \"PLL:u_PLL\|attpll:attpll_inst\|altpll:altpll_component\|attpll_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] PLL:u_PLL\|attpll:attpll_inst\|altpll:altpll_component\|attpll_altpll:auto_generated\|pll1 driven by SCLK~inputclkctrl which is OUTCLK output port of Clock control block type node SCLK~inputclkctrl " "Input port INCLK\[0\] of node \"PLL:u_PLL\|attpll:attpll_inst\|altpll:altpll_component\|attpll_altpll:auto_generated\|pll1\" is driven by SCLK~inputclkctrl which is OUTCLK output port of Clock control block type node SCLK~inputclkctrl" {  } { { "db/attpll_altpll.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/Quartus/db/attpll_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "attpll.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/Quartus/attpll.v" 112 0 0 } } { "../RTL/PLL.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/PLL.v" 49 0 0 } } { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 340 0 0 } } { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 40 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1714139294259 ""}  } { { "db/attpll_altpll.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/Quartus/db/attpll_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "attpll.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/Quartus/attpll.v" 112 0 0 } } { "../RTL/PLL.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/PLL.v" 49 0 0 } } { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 340 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1714139294259 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714139294271 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1714139294275 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1714139294598 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714139294706 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1714139294716 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1714139295818 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714139295818 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1714139296301 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "13 X9_Y0 X18_Y8 " "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X9_Y0 to location X18_Y8" {  } { { "loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X9_Y0 to location X18_Y8"} { { 12 { 0 ""} 9 0 10 9 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1714139296850 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1714139296850 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714139297308 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.80 " "Total time spent on timing analysis during the Fitter is 0.80 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1714139297443 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1714139297455 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1714139297838 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1714139297838 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1714139298303 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714139299235 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/mbtay/SDMAC-Replacement/Quartus/output_files/RESDMAC.fit.smsg " "Generated suppressed messages file C:/Users/mbtay/SDMAC-Replacement/Quartus/output_files/RESDMAC.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1714139299447 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 115 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 115 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5708 " "Peak virtual memory: 5708 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714139299814 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 26 14:48:19 2024 " "Processing ended: Fri Apr 26 14:48:19 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714139299814 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714139299814 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714139299814 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1714139299814 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1714139300729 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714139300733 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 26 14:48:20 2024 " "Processing started: Fri Apr 26 14:48:20 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714139300733 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1714139300733 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off RESDMAC -c RESDMAC " "Command: quartus_asm --read_settings_files=off --write_settings_files=off RESDMAC -c RESDMAC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1714139300733 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1714139300979 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1714139301072 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1714139301080 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4701 " "Peak virtual memory: 4701 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714139301266 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 26 14:48:21 2024 " "Processing ended: Fri Apr 26 14:48:21 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714139301266 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714139301266 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714139301266 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1714139301266 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1714139302078 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Power Analyzer Quartus Prime " "Running Quartus Prime Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714139302082 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 26 14:48:22 2024 " "Processing started: Fri Apr 26 14:48:22 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714139302082 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Power Analyzer" 0 -1 1714139302082 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off RESDMAC -c RESDMAC " "Command: quartus_pow --read_settings_files=off --write_settings_files=off RESDMAC -c RESDMAC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Power Analyzer" 0 -1 1714139302082 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Power Analyzer" 0 -1 1714139302269 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1714139302271 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1714139302271 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "The Timing Analyzer is analyzing 4 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Power Analyzer" 0 -1 1714139302517 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RESDMAC.sdc " "Synopsys Design Constraints File file not found: 'RESDMAC.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Power Analyzer" 0 -1 1714139302526 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SCLK " "Node: SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SCSI_SM:u_SCSI_SM\|RDFIFO_o SCLK " "Register SCSI_SM:u_SCSI_SM\|RDFIFO_o is being clocked by SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1714139302529 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1714139302529 "|RESDMAC|SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADDR\[2\] " "Node: ADDR\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch registers:u_registers\|registers_istr:u_registers_istr\|FF~2 ADDR\[2\] " "Latch registers:u_registers\|registers_istr:u_registers_istr\|FF~2 is being clocked by ADDR\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1714139302529 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1714139302529 "|RESDMAC|ADDR[2]"}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Power Analyzer" 0 -1 1714139302529 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 40.000 " "Node: u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 40.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1714139302533 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 40.000 " "Node: u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 40.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1714139302533 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 40.000 " "Node: u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 40.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1714139302533 ""}  } {  } 0 332056 "%1!s!" 0 0 "Power Analyzer" 0 -1 1714139302533 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1714139302543 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "Power Analyzer" 0 -1 1714139302544 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1714139302551 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Power Analyzer" 0 -1 1714139302662 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Power Analyzer" 0 -1 1714139302693 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Power Analyzer" 0 -1 1714139303155 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "0.000 millions of transitions / sec " "Average toggle rate for this design is 0.000 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Power Analyzer" 0 -1 1714139303695 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "83.31 mW " "Total thermal power estimate for the design is 83.31 mW" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Report_Window_01.qrpt" "" { Report "c:/intelfpga_lite/22.1std/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Power Analyzer" 0 -1 1714139303764 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Power Analyzer 0 s 11 s Quartus Prime " "Quartus Prime Power Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4869 " "Peak virtual memory: 4869 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714139303912 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 26 14:48:23 2024 " "Processing ended: Fri Apr 26 14:48:23 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714139303912 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714139303912 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714139303912 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Power Analyzer" 0 -1 1714139303912 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Power Analyzer" 0 -1 1714139304881 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714139304885 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 26 14:48:24 2024 " "Processing started: Fri Apr 26 14:48:24 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714139304885 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1714139304885 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta RESDMAC -c RESDMAC " "Command: quartus_sta RESDMAC -c RESDMAC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1714139304885 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1714139304969 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1714139305093 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1714139305093 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714139305113 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714139305113 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "The Timing Analyzer is analyzing 4 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1714139305185 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RESDMAC.sdc " "Synopsys Design Constraints File file not found: 'RESDMAC.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1714139305209 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1714139305209 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 40.000 -waveform \{0.000 20.000\} -name SCLK SCLK " "create_clock -period 40.000 -waveform \{0.000 20.000\} -name SCLK SCLK" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1714139305211 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -phase 45.00 -duty_cycle 50.00 -name \{u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -phase 45.00 -duty_cycle 50.00 -name \{u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1714139305211 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -phase 90.00 -duty_cycle 50.00 -name \{u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -phase 90.00 -duty_cycle 50.00 -name \{u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1714139305211 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -phase 135.00 -duty_cycle 50.00 -name \{u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -phase 135.00 -duty_cycle 50.00 -name \{u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1714139305211 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714139305211 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1714139305211 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ADDR\[2\] ADDR\[2\] " "create_clock -period 1.000 -name ADDR\[2\] ADDR\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1714139305211 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714139305211 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1714139305216 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714139305217 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1714139305217 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1714139305223 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1714139305230 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1714139305235 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.706 " "Worst-case setup slack is -3.706" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714139305237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714139305237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.706              -8.882 ADDR\[2\]  " "   -3.706              -8.882 ADDR\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714139305237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.761             -67.809 u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.761             -67.809 u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714139305237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.716              -2.947 u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -1.716              -2.947 u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714139305237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.374               0.000 SCLK  " "    1.374               0.000 SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714139305237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.229               0.000 u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    7.229               0.000 u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714139305237 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714139305237 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.214 " "Worst-case hold slack is 0.214" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714139305243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714139305243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.214               0.000 ADDR\[2\]  " "    0.214               0.000 ADDR\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714139305243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.367               0.000 SCLK  " "    0.367               0.000 SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714139305243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.016               0.000 u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.016               0.000 u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714139305243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.016               0.000 u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    1.016               0.000 u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714139305243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.017               0.000 u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.017               0.000 u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714139305243 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714139305243 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.461 " "Worst-case recovery slack is -2.461" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714139305246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714139305246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.461              -9.772 u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.461              -9.772 u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714139305246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.063               0.000 u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    2.063               0.000 u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714139305246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.546               0.000 SCLK  " "    5.546               0.000 SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714139305246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.535               0.000 u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   14.535               0.000 u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714139305246 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714139305246 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.356 " "Worst-case removal slack is 2.356" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714139305249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714139305249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.356               0.000 u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.356               0.000 u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714139305249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.046               0.000 u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    5.046               0.000 u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714139305249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.851               0.000 SCLK  " "    9.851               0.000 SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714139305249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.056               0.000 u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   10.056               0.000 u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714139305249 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714139305249 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714139305251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714139305251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 ADDR\[2\]  " "   -3.000              -3.000 ADDR\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714139305251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.707               0.000 SCLK  " "   19.707               0.000 SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714139305251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.288               0.000 u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   20.288               0.000 u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714139305251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.317               0.000 u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   20.317               0.000 u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714139305251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.321               0.000 u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   20.321               0.000 u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714139305251 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714139305251 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1714139305263 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1714139305263 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1714139305263 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1714139305263 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 13.721 ns " "Worst Case Available Settling Time: 13.721 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1714139305263 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1714139305263 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714139305263 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1714139305266 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1714139305281 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1714139305785 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714139305855 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1714139305866 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.417 " "Worst-case setup slack is -3.417" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714139305867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714139305867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.417              -8.505 ADDR\[2\]  " "   -3.417              -8.505 ADDR\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714139305867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.867             -70.100 u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.867             -70.100 u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714139305867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.769              -3.139 u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -1.769              -3.139 u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714139305867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.599               0.000 SCLK  " "    1.599               0.000 SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714139305867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.280               0.000 u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    7.280               0.000 u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714139305867 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714139305867 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.263 " "Worst-case hold slack is 0.263" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714139305873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714139305873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.263               0.000 ADDR\[2\]  " "    0.263               0.000 ADDR\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714139305873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.328               0.000 SCLK  " "    0.328               0.000 SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714139305873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.901               0.000 u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.901               0.000 u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714139305873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.901               0.000 u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.901               0.000 u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714139305873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.902               0.000 u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.902               0.000 u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714139305873 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714139305873 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.530 " "Worst-case recovery slack is -2.530" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714139305876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714139305876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.530             -10.046 u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.530             -10.046 u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714139305876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.264               0.000 u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    2.264               0.000 u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714139305876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.804               0.000 SCLK  " "    5.804               0.000 SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714139305876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.477               0.000 u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   14.477               0.000 u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714139305876 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714139305876 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.179 " "Worst-case removal slack is 2.179" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714139305879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714139305879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.179               0.000 u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.179               0.000 u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714139305879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.988               0.000 u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    4.988               0.000 u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714139305879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.364               0.000 SCLK  " "    9.364               0.000 SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714139305879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.994               0.000 u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    9.994               0.000 u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714139305879 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714139305879 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714139305881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714139305881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 ADDR\[2\]  " "   -3.000              -3.000 ADDR\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714139305881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.742               0.000 SCLK  " "   19.742               0.000 SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714139305881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.211               0.000 u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   20.211               0.000 u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714139305881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.218               0.000 u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   20.218               0.000 u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714139305881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.229               0.000 u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   20.229               0.000 u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714139305881 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714139305881 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1714139305892 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1714139305892 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1714139305892 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1714139305892 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 13.941 ns " "Worst Case Available Settling Time: 13.941 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1714139305892 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1714139305892 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714139305892 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1714139305895 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714139306020 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1714139306024 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.005 " "Worst-case setup slack is -1.005" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714139306027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714139306027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.005              -2.166 ADDR\[2\]  " "   -1.005              -2.166 ADDR\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714139306027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.558             -12.165 u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.558             -12.165 u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714139306027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.495              -0.901 u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -0.495              -0.901 u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714139306027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.508               0.000 SCLK  " "    3.508               0.000 SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714139306027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.680               0.000 u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    8.680               0.000 u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714139306027 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714139306027 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.142 " "Worst-case hold slack is 0.142" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714139306033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714139306033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.142               0.000 u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.142               0.000 u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714139306033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.153               0.000 SCLK  " "    0.153               0.000 SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714139306033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.178               0.000 u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714139306033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.414               0.000 ADDR\[2\]  " "    0.414               0.000 ADDR\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714139306033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.526               0.000 u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.526               0.000 u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714139306033 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714139306033 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.490 " "Worst-case recovery slack is -0.490" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714139306036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714139306036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.490              -1.934 u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.490              -1.934 u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714139306036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.682               0.000 u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    3.682               0.000 u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714139306036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.142               0.000 SCLK  " "    8.142               0.000 SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714139306036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.663               0.000 u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   14.663               0.000 u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714139306036 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714139306036 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.630 " "Worst-case removal slack is 0.630" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714139306040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714139306040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.630               0.000 u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.630               0.000 u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714139306040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.035               0.000 u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    5.035               0.000 u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714139306040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.993               0.000 SCLK  " "    6.993               0.000 SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714139306040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.043               0.000 u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   10.043               0.000 u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714139306040 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714139306040 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714139306042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714139306042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 ADDR\[2\]  " "   -3.000              -3.000 ADDR\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714139306042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.443               0.000 SCLK  " "   19.443               0.000 SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714139306042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.061               0.000 u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   20.061               0.000 u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714139306042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.075               0.000 u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   20.075               0.000 u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714139306042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.084               0.000 u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   20.084               0.000 u_PLL\|attpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714139306042 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714139306042 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1714139306053 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1714139306053 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1714139306053 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1714139306053 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 17.256 ns " "Worst Case Available Settling Time: 17.256 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1714139306053 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1714139306053 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714139306053 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1714139306683 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1714139306687 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4820 " "Peak virtual memory: 4820 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714139306735 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 26 14:48:26 2024 " "Processing ended: Fri Apr 26 14:48:26 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714139306735 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714139306735 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714139306735 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1714139306735 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1714139307720 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714139307724 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 26 14:48:27 2024 " "Processing started: Fri Apr 26 14:48:27 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714139307724 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1714139307724 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off RESDMAC -c RESDMAC " "Command: quartus_eda --read_settings_files=off --write_settings_files=off RESDMAC -c RESDMAC" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1714139307724 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1714139308003 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RESDMAC.vo C:/Users/mbtay/SDMAC-Replacement/Quartus/simulation/questa/ simulation " "Generated file RESDMAC.vo in folder \"C:/Users/mbtay/SDMAC-Replacement/Quartus/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1714139308103 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4651 " "Peak virtual memory: 4651 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714139308124 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 26 14:48:28 2024 " "Processing ended: Fri Apr 26 14:48:28 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714139308124 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714139308124 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714139308124 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1714139308124 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 147 s " "Quartus Prime Full Compilation was successful. 0 errors, 147 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1714139308724 ""}
