

================================================================
== Vivado HLS Report for 'DCT'
================================================================
* Date:           Thu Oct 29 08:49:31 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        dct
* Solution:       solution2optimize
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      6.09|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   81|   81|   82|   82| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +---------------------------+-----------------+-----+-----+-----+-----+---------+
        |                           |                 |  Latency  |  Interval | Pipeline|
        |          Instance         |      Module     | min | max | min | max |   Type  |
        +---------------------------+-----------------+-----+-----+-----+-----+---------+
        |grp_DCT_Loop_1_proc_fu_29  |DCT_Loop_1_proc  |   81|   81|   81|   81|   none  |
        +---------------------------+-----------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|      37|     51|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       1|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      38|     51|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------+-----------------+---------+-------+----+----+
    |      Instance      |      Module     | BRAM_18K| DSP48E| FF | LUT|
    +--------------------+-----------------+---------+-------+----+----+
    |DCT_Loop_1_proc_U0  |DCT_Loop_1_proc  |        0|      0|  37|  51|
    +--------------------+-----------------+---------+-------+----+----+
    |Total               |                 |        0|      0|  37|  51|
    +--------------------+-----------------+---------+-------+----+----+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    +-------+---+----+-----+-----------+
    |  Name | FF| LUT| Bits| Const Bits|
    +-------+---+----+-----+-----------+
    |ap_CS  |  1|   0|    1|          0|
    +-------+---+----+-----+-----------+
    |Total  |  1|   0|    1|          0|
    +-------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+--------------+--------------+--------------+
|  RTL Ports | Dir | Bits|   Protocol   | Source Object|    C Type    |
+------------+-----+-----+--------------+--------------+--------------+
|X_dout      |  in |   32|    ap_fifo   |       X      |    pointer   |
|X_empty_n   |  in |    1|    ap_fifo   |       X      |    pointer   |
|X_read      | out |    1|    ap_fifo   |       X      |    pointer   |
|function_r  |  in |    8|    ap_none   |  function_r  |    scalar    |
|Y_din       | out |   32|    ap_fifo   |       Y      |    pointer   |
|Y_full_n    |  in |    1|    ap_fifo   |       Y      |    pointer   |
|Y_write     | out |    1|    ap_fifo   |       Y      |    pointer   |
|ap_clk      |  in |    1| ap_ctrl_none |      DCT     | return value |
|ap_rst      |  in |    1| ap_ctrl_none |      DCT     | return value |
+------------+-----+-----+--------------+--------------+--------------+

