============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = C:/Anlogic/TD5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     Lenovo
   Run Date =   Tue Aug 27 14:54:50 2024

   Run on =     LAPTOP-QRG7LJL6
============================================================
RUN-1002 : start command "open_project rx_top.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../rx_top.v
HDL-1007 : analyze verilog file ../../detect_module.v
HDL-1007 : analyze verilog file ../../rx_bps_module.v
HDL-1007 : analyze verilog file ../../rx_control_module.v
HDL-1007 : analyze verilog file ../../LED_display_module.v
HDL-5007 WARNING: empty port in module declaration in ../../LED_display_module.v(3)
HDL-1007 : analyze verilog file ../../Digitron_NumDisplay.v
HDL-1007 : analyze verilog file ../../tx_control_module.v
RUN-1001 : Project manager successfully analyzed 7 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/rx_top_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "config_chipwatcher ../../tx_test.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model rx_top
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 12 view nodes, 34 trigger nets, 34 data nets.
KIT-1004 : Chipwatcher code = 1110101011110010
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD5.6.2/cw/ -file rx_top_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\bus_det.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\bus_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\trigger.sv
HDL-1007 : analyze verilog file rx_top_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in rx_top_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=12,BUS_DIN_NUM=34,BUS_CTRL_NUM=116,BUS_WIDTH='{32'sb01,32'sb0100,32'sb01101,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0101,32'sb010010,32'sb010011,32'sb010100,32'sb010101,32'sb010110,32'sb010111,32'sb011000,32'sb0100000,32'sb0100001},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb010010,32'sb0110000,32'sb0110110,32'sb0111100,32'sb01000010,32'sb01001000,32'sb01001110,32'sb01010100,32'sb01101000,32'sb01101110}) in C:/Anlogic/TD5.6.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=138) in C:/Anlogic/TD5.6.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=138) in C:/Anlogic/TD5.6.2/cw\register.v(21)
HDL-1007 : elaborate module tap in C:/Anlogic/TD5.6.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=12,BUS_DIN_NUM=34,BUS_CTRL_NUM=116,BUS_WIDTH='{32'sb01,32'sb0100,32'sb01101,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0101,32'sb010010,32'sb010011,32'sb010100,32'sb010101,32'sb010110,32'sb010111,32'sb011000,32'sb0100000,32'sb0100001},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb010010,32'sb0110000,32'sb0110110,32'sb0111100,32'sb01000010,32'sb01001000,32'sb01001110,32'sb01010100,32'sb01101000,32'sb01101110}) in C:/Anlogic/TD5.6.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=12,BUS_DIN_NUM=34,BUS_CTRL_NUM=116,BUS_WIDTH='{32'sb01,32'sb0100,32'sb01101,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0101,32'sb010010,32'sb010011,32'sb010100,32'sb010101,32'sb010110,32'sb010111,32'sb011000,32'sb0100000,32'sb0100001},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb010010,32'sb0110000,32'sb0110110,32'sb0111100,32'sb01000010,32'sb01001000,32'sb01001110,32'sb01010100,32'sb01101000,32'sb01101110}) in C:/Anlogic/TD5.6.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in C:/Anlogic/TD5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100) in C:/Anlogic/TD5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01101) in C:/Anlogic/TD5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in C:/Anlogic/TD5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in C:/Anlogic/TD5.6.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "rx_top"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=12,BUS_DIN_NUM=34,BUS_CTRL_NUM=116,BUS_WIDTH='{32'sb01,32'sb0100,32'sb01101,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0101,32'sb010010,32'sb010011,32'sb010100,32'sb010101,32'sb010110,32'sb010111,32'sb011000,32'sb0100000,32'sb0100001},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb010010,32'sb0110000,32'sb0110110,32'sb0111100,32'sb01000010,32'sb01001000,32'sb01001110,32'sb01010100,32'sb01101000,32'sb01101110})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=138)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=138)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=12,BUS_DIN_NUM=34,BUS_CTRL_NUM=116,BUS_WIDTH='{32'sb01,32'sb0100,32'sb01101,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0101,32'sb010010,32'sb010011,32'sb010100,32'sb010101,32'sb010110,32'sb010111,32'sb011000,32'sb0100000,32'sb0100001},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb010010,32'sb0110000,32'sb0110110,32'sb0111100,32'sb01000010,32'sb01001000,32'sb01001110,32'sb01010100,32'sb01101000,32'sb01101110})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=12,BUS_DIN_NUM=34,BUS_CTRL_NUM=116,BUS_WIDTH='{32'sb01,32'sb0100,32'sb01101,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0101,32'sb010010,32'sb010011,32'sb010100,32'sb010101,32'sb010110,32'sb010111,32'sb011000,32'sb0100000,32'sb0100001},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb010010,32'sb0110000,32'sb0110110,32'sb0111100,32'sb01000010,32'sb01001000,32'sb01001110,32'sb01010100,32'sb01101000,32'sb01101110})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01101)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model rx_top
SYN-1032 : 2018/44 useful/useless nets, 1048/33 useful/useless insts
SYN-1016 : Merged 56 instances.
SYN-1032 : 1651/18 useful/useless nets, 1475/18 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 1635/16 useful/useless nets, 1463/12 useful/useless insts
SYN-1021 : Optimized 3 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 3 mux instances.
SYN-1015 : Optimize round 1, 449 better
SYN-1014 : Optimize round 2
SYN-1032 : 1298/45 useful/useless nets, 1126/48 useful/useless insts
SYN-1015 : Optimize round 2, 96 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 25 IOs to PADs
RUN-1002 : start command "update_pll_param -module rx_top"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 4 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 25 instances.
SYN-2501 : Optimize round 1, 52 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 16 macro adder
SYN-1019 : Optimized 13 mux instances.
SYN-1016 : Merged 11 instances.
SYN-1032 : 1762/2 useful/useless nets, 1593/1 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 228 (3.66), #lev = 6 (2.01)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 225 (3.75), #lev = 5 (1.93)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 635 instances into 225 LUTs, name keeping = 74%.
SYN-1001 : Packing model "rx_top" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 415 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 114 adder to BLE ...
SYN-4008 : Packed 114 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model rx_top
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.034746s wall, 0.921875s user + 0.093750s system = 1.015625s CPU (98.2%)

RUN-1004 : used memory is 116 MB, reserved memory is 79 MB, peak memory is 120 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model rx_top
SYN-5055 WARNING: The kept net U2/BPS_CLK_n will be merged to another kept net BPS_CLK
SYN-5055 WARNING: The kept net U6/BPS_CLK will be merged to another kept net BPS_CLK
SYN-5055 WARNING: The kept net U1/CLK will be merged to another kept net CLK_500K
SYN-5055 WARNING: The kept net U3/isCount will be merged to another kept net Count_Sig
SYN-5055 WARNING: The kept net U2/Count_Sig will be merged to another kept net Count_Sig
SYN-5055 WARNING: The kept net U3/isDone will be merged to another kept net RX_Done_Sig
SYN-5055 WARNING: The kept net U4/RX_Done_Sig will be merged to another kept net RX_Done_Sig
SYN-5055 WARNING: The kept net U5/TX_Data_Valid will be merged to another kept net TX_Data_Valid
SYN-5055 WARNING: The kept net U6/TX_Data_Valid will be merged to another kept net TX_Data_Valid
SYN-5055 WARNING: The kept net U1/neg_sig_n will be merged to another kept net neg_sig
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net config_inst_syn_10 driven by BUFG (288 clock/control pins, 0 other pins).
SYN-4024 : Net "CLK_500K" drives clk pins.
SYN-4024 : Net "CLK_dup_1" drives clk pins.
SYN-4024 : Net "U5/SingleNum_n" drives clk pins.
SYN-4025 : Tag rtl::Net CLK_500K as clock net
SYN-4025 : Tag rtl::Net CLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net U5/SingleNum_n as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net CLK_500K to drive 174 clock pins.
SYN-4015 : Create BUFG instance for clk Net U5/SingleNum_n to drive 8 clock pins.
PHY-1001 : Populate physical database on model rx_top.
RUN-1001 : There are total 1033 instances
RUN-0007 : 380 luts, 491 seqs, 80 mslices, 47 lslices, 25 pads, 4 brams, 0 dsps
RUN-1001 : There are total 1202 nets
RUN-1001 : 615 nets have 2 pins
RUN-1001 : 496 nets have [3 - 5] pins
RUN-1001 : 53 nets have [6 - 10] pins
RUN-1001 : 27 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     34      
RUN-1001 :   No   |  No   |  Yes  |     173     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     284     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    4    |   4   |     5      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 11
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1031 instances, 380 luts, 491 seqs, 127 slices, 24 macros(127 instances: 80 mslices 47 lslices)
PHY-0007 : Cell area utilization is 3%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 307604
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1031.
PHY-3001 : End clustering;  0.000036s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 200688, overlap = 4.5
PHY-3002 : Step(2): len = 134572, overlap = 4.5
PHY-3002 : Step(3): len = 101428, overlap = 6.75
PHY-3002 : Step(4): len = 80564.7, overlap = 6.75
PHY-3002 : Step(5): len = 69369.5, overlap = 6.75
PHY-3002 : Step(6): len = 57725.3, overlap = 9
PHY-3002 : Step(7): len = 50335.7, overlap = 9
PHY-3002 : Step(8): len = 43554.7, overlap = 9
PHY-3002 : Step(9): len = 42249.3, overlap = 9.4375
PHY-3002 : Step(10): len = 35711, overlap = 11.5312
PHY-3002 : Step(11): len = 35509.3, overlap = 8.46875
PHY-3002 : Step(12): len = 31151.1, overlap = 9
PHY-3002 : Step(13): len = 30393.7, overlap = 9
PHY-3002 : Step(14): len = 29772.1, overlap = 10
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.31796e-05
PHY-3002 : Step(15): len = 30308.6, overlap = 5.5625
PHY-3002 : Step(16): len = 30201.4, overlap = 5.3125
PHY-3002 : Step(17): len = 28731.2, overlap = 3.1875
PHY-3002 : Step(18): len = 28373.3, overlap = 5.9375
PHY-3002 : Step(19): len = 27072.3, overlap = 10.9375
PHY-3002 : Step(20): len = 26902, overlap = 11.0625
PHY-3002 : Step(21): len = 26606.3, overlap = 11.3125
PHY-3002 : Step(22): len = 26594.7, overlap = 4.6875
PHY-3002 : Step(23): len = 26566.7, overlap = 4.8125
PHY-3002 : Step(24): len = 25748.3, overlap = 5.625
PHY-3002 : Step(25): len = 25837.4, overlap = 5.4375
PHY-3002 : Step(26): len = 25822.2, overlap = 5.75
PHY-3002 : Step(27): len = 25570.7, overlap = 10.3125
PHY-3002 : Step(28): len = 23981.2, overlap = 9.9375
PHY-3002 : Step(29): len = 23967.7, overlap = 6.875
PHY-3002 : Step(30): len = 23565.5, overlap = 4.625
PHY-3002 : Step(31): len = 23461.7, overlap = 4.65625
PHY-3002 : Step(32): len = 22923.2, overlap = 6.8125
PHY-3002 : Step(33): len = 22781.8, overlap = 6.8125
PHY-3002 : Step(34): len = 22549.8, overlap = 6.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.63592e-05
PHY-3002 : Step(35): len = 22756, overlap = 4.5
PHY-3002 : Step(36): len = 22728.5, overlap = 4.59375
PHY-3002 : Step(37): len = 22704.7, overlap = 4.625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000172718
PHY-3002 : Step(38): len = 22610.2, overlap = 4.8125
PHY-3002 : Step(39): len = 22546.6, overlap = 5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007107s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (219.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.67298e-05
PHY-3002 : Step(40): len = 22646.6, overlap = 16.8125
PHY-3002 : Step(41): len = 22774.9, overlap = 16.9062
PHY-3002 : Step(42): len = 22331.1, overlap = 16.875
PHY-3002 : Step(43): len = 22583.9, overlap = 17.3438
PHY-3002 : Step(44): len = 21150.8, overlap = 21.8125
PHY-3002 : Step(45): len = 21386.8, overlap = 24.0938
PHY-3002 : Step(46): len = 21061.2, overlap = 25.5
PHY-3002 : Step(47): len = 20669, overlap = 27.375
PHY-3002 : Step(48): len = 20799, overlap = 27.8438
PHY-3002 : Step(49): len = 20339.6, overlap = 27.8125
PHY-3002 : Step(50): len = 20011.5, overlap = 25.9062
PHY-3002 : Step(51): len = 20110.3, overlap = 25.8125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.34595e-05
PHY-3002 : Step(52): len = 19694.9, overlap = 25.6875
PHY-3002 : Step(53): len = 19825.4, overlap = 26.125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.6919e-05
PHY-3002 : Step(54): len = 19624.3, overlap = 26.5312
PHY-3002 : Step(55): len = 19788.3, overlap = 26.5625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000133838
PHY-3002 : Step(56): len = 19602.4, overlap = 26.0938
PHY-3002 : Step(57): len = 19687.7, overlap = 26
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.75206e-06
PHY-3002 : Step(58): len = 19762.8, overlap = 49.25
PHY-3002 : Step(59): len = 19870.6, overlap = 48.5938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.35041e-05
PHY-3002 : Step(60): len = 20185.8, overlap = 42.9375
PHY-3002 : Step(61): len = 20505.1, overlap = 42.0312
PHY-3002 : Step(62): len = 21360.4, overlap = 30.125
PHY-3002 : Step(63): len = 21442.4, overlap = 28.9062
PHY-3002 : Step(64): len = 21049.7, overlap = 28.6875
PHY-3002 : Step(65): len = 21086.8, overlap = 27.125
PHY-3002 : Step(66): len = 21042.3, overlap = 27.1875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.70083e-05
PHY-3002 : Step(67): len = 20698.9, overlap = 27.1875
PHY-3002 : Step(68): len = 20721.7, overlap = 27.1562
PHY-3002 : Step(69): len = 20796.7, overlap = 27.6562
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.40165e-05
PHY-3002 : Step(70): len = 20853.4, overlap = 27.1562
PHY-3002 : Step(71): len = 21040.4, overlap = 26.3438
PHY-3002 : Step(72): len = 21137, overlap = 26.9375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000108033
PHY-3002 : Step(73): len = 21372.3, overlap = 26.3125
PHY-3002 : Step(74): len = 21474.4, overlap = 27.6875
PHY-3002 : Step(75): len = 21651.7, overlap = 28.4062
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 67.72 peak overflow 4.22
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1202.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 24256, over cnt = 118(0%), over = 383, worst = 20
PHY-1001 : End global iterations;  0.056105s wall, 0.093750s user + 0.093750s system = 0.187500s CPU (334.2%)

PHY-1001 : Congestion index: top1 = 26.19, top5 = 13.68, top10 = 8.28, top15 = 5.70.
PHY-1001 : End incremental global routing;  0.113306s wall, 0.140625s user + 0.093750s system = 0.234375s CPU (206.9%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model rx_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 4972, tnet num: 1200, tinst num: 1031, tnode num: 6770, tedge num: 8132.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.152143s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (102.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.282307s wall, 0.312500s user + 0.093750s system = 0.406250s CPU (143.9%)

OPT-1001 : Current memory(MB): used = 169, reserve = 133, peak = 169.
OPT-1001 : End physical optimization;  0.294524s wall, 0.406250s user + 0.140625s system = 0.546875s CPU (185.7%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 380 LUT to BLE ...
SYN-4008 : Packed 380 LUT and 127 SEQ to BLE.
SYN-4003 : Packing 364 remaining SEQ's ...
SYN-4005 : Packed 186 SEQ with LUT/SLICE
SYN-4006 : 93 single LUT's are left
SYN-4006 : 178 single SEQ's are left
SYN-4011 : Packing model "rx_top" (AL_USER_NORMAL) with 558/732 primitive instances ...
PHY-3001 : End packing;  0.031162s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (100.3%)

PHY-1001 : Populate physical database on model rx_top.
RUN-1001 : There are total 470 instances
RUN-1001 : 218 mslices, 217 lslices, 25 pads, 4 brams, 0 dsps
RUN-1001 : There are total 1080 nets
RUN-1001 : 460 nets have 2 pins
RUN-1001 : 519 nets have [3 - 5] pins
RUN-1001 : 62 nets have [6 - 10] pins
RUN-1001 : 26 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : design contains 468 instances, 435 slices, 24 macros(127 instances: 80 mslices 47 lslices)
PHY-3001 : Cell area utilization is 5%
PHY-3001 : After packing: Len = 22674.2, Over = 36
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.21065e-05
PHY-3002 : Step(76): len = 21992.3, overlap = 34.5
PHY-3002 : Step(77): len = 22056.6, overlap = 35.75
PHY-3002 : Step(78): len = 21938.8, overlap = 36.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.42131e-05
PHY-3002 : Step(79): len = 22092.5, overlap = 35.75
PHY-3002 : Step(80): len = 22210.8, overlap = 35.5
PHY-3002 : Step(81): len = 22486.8, overlap = 34.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.84261e-05
PHY-3002 : Step(82): len = 23234.4, overlap = 33.25
PHY-3002 : Step(83): len = 23375.1, overlap = 32.75
PHY-3002 : Step(84): len = 23793.6, overlap = 30.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.117781s wall, 0.078125s user + 0.203125s system = 0.281250s CPU (238.8%)

PHY-3001 : Trial Legalized: Len = 33858.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000255764
PHY-3002 : Step(85): len = 28396.7, overlap = 7.5
PHY-3002 : Step(86): len = 27675.5, overlap = 8.75
PHY-3002 : Step(87): len = 26667.9, overlap = 13.25
PHY-3002 : Step(88): len = 25995.2, overlap = 13.75
PHY-3002 : Step(89): len = 25742.6, overlap = 15.25
PHY-3002 : Step(90): len = 25761.3, overlap = 15
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000511528
PHY-3002 : Step(91): len = 25985.1, overlap = 15.5
PHY-3002 : Step(92): len = 26004.6, overlap = 15
PHY-3002 : Step(93): len = 25959.3, overlap = 14.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00102306
PHY-3002 : Step(94): len = 25982.7, overlap = 14.75
PHY-3002 : Step(95): len = 25997.3, overlap = 15
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004144s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 30404, Over = 0
PHY-3001 : Spreading special nets. 9 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.005412s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 13 instances has been re-located, deltaX = 5, deltaY = 11, maxDist = 2.
PHY-3001 : Final: Len = 30918, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 26/1080.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 36384, over cnt = 110(0%), over = 174, worst = 5
PHY-1002 : len = 37432, over cnt = 37(0%), over = 45, worst = 4
PHY-1002 : len = 38000, over cnt = 4(0%), over = 6, worst = 3
PHY-1002 : len = 38096, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.116785s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (93.7%)

PHY-1001 : Congestion index: top1 = 26.66, top5 = 18.33, top10 = 12.13, top15 = 8.62.
PHY-1001 : End incremental global routing;  0.174028s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (98.8%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model rx_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 4267, tnet num: 1078, tinst num: 468, tnode num: 5521, tedge num: 7195.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.149458s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (104.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.338136s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (97.0%)

OPT-1001 : Current memory(MB): used = 173, reserve = 136, peak = 173.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.001267s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (1232.9%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 917/1080.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 38096, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.002963s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 26.66, top5 = 18.33, top10 = 12.13, top15 = 8.62.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.001761s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 26.206897
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.402964s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (96.9%)

RUN-1003 : finish command "place" in  3.444802s wall, 5.437500s user + 4.750000s system = 10.187500s CPU (295.7%)

RUN-1004 : used memory is 156 MB, reserved memory is 119 MB, peak memory is 174 MB
RUN-1002 : start command "export_db rx_top_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 470 instances
RUN-1001 : 218 mslices, 217 lslices, 25 pads, 4 brams, 0 dsps
RUN-1001 : There are total 1080 nets
RUN-1001 : 460 nets have 2 pins
RUN-1001 : 519 nets have [3 - 5] pins
RUN-1001 : 62 nets have [6 - 10] pins
RUN-1001 : 26 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model rx_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 4267, tnet num: 1078, tinst num: 468, tnode num: 5521, tedge num: 7195.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 218 mslices, 217 lslices, 25 pads, 4 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1078 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 594 clock pins, and constraint 1254 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 36128, over cnt = 100(0%), over = 161, worst = 5
PHY-1002 : len = 37144, over cnt = 39(0%), over = 46, worst = 4
PHY-1002 : len = 37760, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.116582s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (93.8%)

PHY-1001 : Congestion index: top1 = 26.75, top5 = 18.08, top10 = 11.96, top15 = 8.46.
PHY-1001 : End global routing;  0.175231s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (98.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 202, reserve = 166, peak = 213.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance DigitronCS_Out[3]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[2]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[1]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[0]_syn_2 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_dup_1 will be routed on clock mesh
PHY-1001 : clock net CLK_500K_syn_8 will be merged with clock CLK_500K
PHY-1001 : clock net U5/SingleNum_n_syn_3 will be merged with clock U5/SingleNum_n
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 469, reserve = 438, peak = 469.
PHY-1001 : End build detailed router design. 2.987537s wall, 2.953125s user + 0.031250s system = 2.984375s CPU (99.9%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 27640, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.028855s wall, 1.031250s user + 0.000000s system = 1.031250s CPU (100.2%)

PHY-1001 : Current memory(MB): used = 501, reserve = 471, peak = 501.
PHY-1001 : End phase 1; 1.033925s wall, 1.046875s user + 0.000000s system = 1.046875s CPU (101.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 87% nets.
PHY-1022 : len = 154536, over cnt = 44(0%), over = 44, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 501, reserve = 471, peak = 501.
PHY-1001 : End initial routed; 1.218077s wall, 1.515625s user + 0.125000s system = 1.640625s CPU (134.7%)

PHY-1001 : Current memory(MB): used = 501, reserve = 471, peak = 501.
PHY-1001 : End phase 2; 1.218189s wall, 1.515625s user + 0.125000s system = 1.640625s CPU (134.7%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 152432, over cnt = 8(0%), over = 8, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.221124s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (98.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 152200, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.047686s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (163.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 152024, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.023973s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (65.2%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 152008, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.036335s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (86.0%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 152008, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 5; 0.014554s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (107.4%)

PHY-1001 : Commit to database.....
PHY-1001 : 15 feed throughs used by 6 nets
PHY-1001 : End commit to database; 0.099577s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (94.1%)

PHY-1001 : Current memory(MB): used = 513, reserve = 482, peak = 513.
PHY-1001 : End phase 3; 0.558188s wall, 0.546875s user + 0.031250s system = 0.578125s CPU (103.6%)

PHY-1003 : Routed, final wirelength = 152008
PHY-1001 : Current memory(MB): used = 513, reserve = 482, peak = 513.
PHY-1001 : End export database. 0.008072s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (193.6%)

PHY-1001 : End detail routing;  5.993555s wall, 6.250000s user + 0.187500s system = 6.437500s CPU (107.4%)

RUN-1003 : finish command "route" in  6.413926s wall, 6.671875s user + 0.187500s system = 6.859375s CPU (106.9%)

RUN-1004 : used memory is 448 MB, reserved memory is 415 MB, peak memory is 514 MB
RUN-1002 : start command "report_area -io_info -file rx_top_phy.area"
RUN-1001 : standard
***Report Model: rx_top Device: EG4S20BG256***

IO Statistics
#IO                        25
  #input                    4
  #output                  21
  #inout                    0

Utilization Statistics
#lut                      656   out of  19600    3.35%
#reg                      499   out of  19600    2.55%
#le                       834
  #lut only               335   out of    834   40.17%
  #reg only               178   out of    834   21.34%
  #lut&reg                321   out of    834   38.49%
#dsp                        0   out of     29    0.00%
#bram                       4   out of     64    6.25%
  #bram9k                   4
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       25   out of    188   13.30%
  #ireg                     1
  #oreg                    13
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       3   out of     16   18.75%

Clock Resource Statistics
Index     ClockNet             Type               DriverType         Driver                     Fanout
#1        config_inst_syn_9    GCLK               config             config_inst.jtck           153
#2        CLK_500K             GCLK               lslice             CLK_500K_reg_syn_5.q1      114
#3        CLK_dup_1            GCLK               io                 CLK_syn_2.di               27
#4        U5/SingleNum_n       GCLK               mslice             U5/SingleNum_n_syn_7.f0    7


Detailed IO Report

        Name           Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
         CLK             INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
        RSTn             INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
      RX_En_Sig          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
      RX_Pin_In          INPUT        F12        LVCMOS33          N/A          PULLUP      IREG    
  DigitronCS_Out[3]     OUTPUT         A3        LVCMOS33           8            NONE       OREG    
  DigitronCS_Out[2]     OUTPUT         A5        LVCMOS33           8            NONE       OREG    
  DigitronCS_Out[1]     OUTPUT         B6        LVCMOS33           8            NONE       OREG    
  DigitronCS_Out[0]     OUTPUT         C9        LVCMOS33           8            NONE       OREG    
   Digitron_Out[7]      OUTPUT         C8        LVCMOS33           8            NONE       NONE    
   Digitron_Out[6]      OUTPUT         A8        LVCMOS33           8            NONE       NONE    
   Digitron_Out[5]      OUTPUT         B5        LVCMOS33           8            NONE       NONE    
   Digitron_Out[4]      OUTPUT         A7        LVCMOS33           8            NONE       NONE    
   Digitron_Out[3]      OUTPUT         E8        LVCMOS33           8            NONE       NONE    
   Digitron_Out[2]      OUTPUT         B8        LVCMOS33           8            NONE       NONE    
   Digitron_Out[1]      OUTPUT         A6        LVCMOS33           8            NONE       NONE    
   Digitron_Out[0]      OUTPUT         A4        LVCMOS33           8            NONE       NONE    
     LED_Out[7]         OUTPUT        F16        LVCMOS33           8            NONE       OREG    
     LED_Out[6]         OUTPUT        E16        LVCMOS33           8            NONE       OREG    
     LED_Out[5]         OUTPUT        E13        LVCMOS33           8            NONE       OREG    
     LED_Out[4]         OUTPUT        C16        LVCMOS33           8            NONE       OREG    
     LED_Out[3]         OUTPUT        C15        LVCMOS33           8            NONE       OREG    
     LED_Out[2]         OUTPUT        B16        LVCMOS33           8            NONE       OREG    
     LED_Out[1]         OUTPUT        B15        LVCMOS33           8            NONE       OREG    
     LED_Out[0]         OUTPUT        B14        LVCMOS33           8            NONE       OREG    
     TX_Pin_Out         OUTPUT        D12        LVCMOS33           8            NONE       OREG    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------+
|Instance                             |Module              |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------+
|top                                  |rx_top              |834    |529     |127     |513     |4       |0       |
|  U1                                 |detect_module       |2      |2       |0       |1       |0       |0       |
|  U2                                 |rx_bps_module       |23     |19      |4       |14      |0       |0       |
|  U3                                 |rx_control_module   |31     |31      |0       |14      |0       |0       |
|  U5                                 |Digitron_NumDisplay |138    |113     |23      |40      |0       |0       |
|  U6                                 |tx_control_module   |19     |19      |0       |5       |0       |0       |
|  cw_top                             |CW_TOP_WRAPPER      |596    |328     |93      |413     |0       |0       |
|    wrapper_cwc_top                  |cwc_top             |596    |328     |93      |413     |0       |0       |
|      cfg_int_inst                   |cwc_cfg_int         |279    |114     |0       |279     |0       |0       |
|        reg_inst                     |register            |276    |111     |0       |276     |0       |0       |
|        tap_inst                     |tap                 |3      |3       |0       |3       |0       |0       |
|      trigger_inst                   |trigger             |317    |214     |93      |134     |0       |0       |
|        bus_inst                     |bus_top             |99     |59      |32      |41      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes  |bus_det             |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[11]$bus_nodes |bus_det             |1      |1       |0       |1       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes  |bus_det             |14     |8       |6       |4       |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes  |bus_det             |44     |28      |16      |16      |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes  |bus_det             |4      |4       |0       |4       |0       |0       |
|          BUS_DETECTOR[5]$bus_nodes  |bus_det             |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[7]$bus_nodes  |bus_det             |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[8]$bus_nodes  |bus_det             |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[9]$bus_nodes  |bus_det             |28     |10      |10      |8       |0       |0       |
|        emb_ctrl_inst                |emb_ctrl            |113    |84      |29      |57      |0       |0       |
+---------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       435   
    #2          2       395   
    #3          3        84   
    #4          4        40   
    #5        5-10       65   
    #6        11-50      26   
    #7       51-100      3    
    #8       101-500     1    
  Average     2.73            

RUN-1002 : start command "export_db rx_top_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "export_bid rx_top_inst.bid"
PRG-1000 : <!-- HMAC is: 3c56c17fa2dbdec4d518bcc31c1106728edb01ca0e04805943eda58a69847286 -->
RUN-1002 : start command "bitgen -bit rx_top.bit -unused_io_status pulldown"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Bitgen processed 163 unused pads, reserve input tri_state with pulldown
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 631
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 1080, pip num: 10121
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 15
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1280 valid insts, and 27561 bits set as '1'.
BIT-1004 : the usercode register value: 00000000010100111110101011110010
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file rx_top.bit.
RUN-1003 : finish command "bitgen -bit rx_top.bit -unused_io_status pulldown" in  1.474202s wall, 12.671875s user + 0.062500s system = 12.734375s CPU (863.8%)

RUN-1004 : used memory is 454 MB, reserved memory is 429 MB, peak memory is 648 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240827_145450.log"
