Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot rename_tb_behav xil_defaultlib.rename_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ARF
Compiling module xil_defaultlib.ROB
Compiling module xil_defaultlib.read_logic_module
Compiling module xil_defaultlib.rename_top
Compiling module xil_defaultlib.rename_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot rename_tb_behav
