// Seed: 3700914541
module module_0 (
    output wire id_0,
    input uwire id_1,
    output tri1 id_2,
    input wand id_3,
    output supply1 id_4,
    output wand id_5,
    input tri id_6,
    output uwire id_7
);
  assign module_1.id_16 = 0;
endmodule
module module_1 (
    input tri1 id_0
);
  assign id_2 = id_2 != 1;
  assign id_3 = {id_0{-1}};
  wire id_4, id_5;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_0,
      id_3,
      id_3,
      id_0,
      id_3
  );
  uwire id_6, id_7, id_8;
  wor id_9, id_10, id_11;
  assign (strong1, strong0) id_6 = -1'b0;
  assign id_9 = 1;
  wire id_12;
  for (id_13 = id_13; id_9; id_7 = -1) begin : LABEL_0
    begin : LABEL_0
      begin : LABEL_0
        assign id_5 = -1;
        wire id_14;
      end
    end
    begin : LABEL_0
      tri1 id_15, id_16, id_17 = 1;
    end
  end
  wire id_18;
  assign id_7 = -1;
endprogram
