read -sv run_verilog_mid/adder_32b_9_96_6c3f500974e1f6d37c61b396fda9ee99.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_96_6c3f500974e1f6d37c61b396fda9ee99_yosys.v
