set tool_name "ModelSim-Altera (VHDL)"
set corner_file_list {
    {{"Slow Model"} {prime_check.vho prime_check_vhd.sdo}}
}
