INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SUNNY2/LMAC2-vc709-2015-4-gate_level/hardware/sources/hdl/LMAC2-vc709-2015-4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LMAC2_vc709_2015_4
INFO: [VRFC 10-311] analyzing module LMAC_CORE_TOP
INFO: [VRFC 10-311] analyzing module LMAC_SYNTH
INFO: [VRFC 10-311] analyzing module LPBK_MODULE
INFO: [VRFC 10-311] analyzing module br_sfifo4x32
INFO: [VRFC 10-311] analyzing module br_sfifo4x32_0
INFO: [VRFC 10-311] analyzing module br_sfifo_ip_4x32
INFO: [VRFC 10-311] analyzing module br_sfifo_ip_4x32_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module br_sfifo_ip_4x32_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module br_sfifo_ip_4x32_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module br_sfifo_ip_4x32_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module br_sfifo_ip_4x32_blk_mem_gen_v8_3_1
INFO: [VRFC 10-311] analyzing module br_sfifo_ip_4x32_blk_mem_gen_v8_3_1_synth
INFO: [VRFC 10-311] analyzing module br_sfifo_ip_4x32_dc_ss
INFO: [VRFC 10-311] analyzing module br_sfifo_ip_4x32_fifo_generator_ramfifo
INFO: [VRFC 10-311] analyzing module br_sfifo_ip_4x32_fifo_generator_top
INFO: [VRFC 10-311] analyzing module br_sfifo_ip_4x32_fifo_generator_v13_0_1
INFO: [VRFC 10-311] analyzing module br_sfifo_ip_4x32_fifo_generator_v13_0_1_synth
INFO: [VRFC 10-311] analyzing module br_sfifo_ip_4x32_memory
INFO: [VRFC 10-311] analyzing module br_sfifo_ip_4x32_rd_bin_cntr
INFO: [VRFC 10-311] analyzing module br_sfifo_ip_4x32_rd_logic
INFO: [VRFC 10-311] analyzing module br_sfifo_ip_4x32_rd_status_flags_ss
INFO: [VRFC 10-311] analyzing module br_sfifo_ip_4x32_reset_blk_ramfifo
INFO: [VRFC 10-311] analyzing module br_sfifo_ip_4x32_updn_cntr
INFO: [VRFC 10-311] analyzing module br_sfifo_ip_4x32_wr_bin_cntr
INFO: [VRFC 10-311] analyzing module br_sfifo_ip_4x32_wr_logic
INFO: [VRFC 10-311] analyzing module br_sfifo_ip_4x32_wr_status_flags_ss
INFO: [VRFC 10-311] analyzing module clock_control
INFO: [VRFC 10-311] analyzing module clock_control_program
INFO: [VRFC 10-311] analyzing module ctrl_2g_5g
INFO: [VRFC 10-311] analyzing module fmac_fifo4Kx64
INFO: [VRFC 10-311] analyzing module fmac_fifo4Kx8
INFO: [VRFC 10-311] analyzing module fmac_fifo512x64_2clk
INFO: [VRFC 10-311] analyzing module g2x_ctrl
INFO: [VRFC 10-311] analyzing module gige_crc32x64
INFO: [VRFC 10-311] analyzing module gige_s2p
INFO: [VRFC 10-311] analyzing module gige_tx_encap
INFO: [VRFC 10-311] analyzing module gige_tx_gmii
INFO: [VRFC 10-311] analyzing module gigerx_bcnt_fifo256x16
INFO: [VRFC 10-311] analyzing module gigerx_bcnt_fifo_ip_256x16
INFO: [VRFC 10-311] analyzing module gigerx_bcnt_fifo_ip_256x16_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module gigerx_bcnt_fifo_ip_256x16_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module gigerx_bcnt_fifo_ip_256x16_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module gigerx_bcnt_fifo_ip_256x16_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module gigerx_bcnt_fifo_ip_256x16_blk_mem_gen_v8_3_1
INFO: [VRFC 10-311] analyzing module gigerx_bcnt_fifo_ip_256x16_blk_mem_gen_v8_3_1_synth
INFO: [VRFC 10-311] analyzing module gigerx_bcnt_fifo_ip_256x16_dc_ss
INFO: [VRFC 10-311] analyzing module gigerx_bcnt_fifo_ip_256x16_fifo_generator_ramfifo
INFO: [VRFC 10-311] analyzing module gigerx_bcnt_fifo_ip_256x16_fifo_generator_top
INFO: [VRFC 10-311] analyzing module gigerx_bcnt_fifo_ip_256x16_fifo_generator_v13_0_1
INFO: [VRFC 10-311] analyzing module gigerx_bcnt_fifo_ip_256x16_fifo_generator_v13_0_1_synth
INFO: [VRFC 10-311] analyzing module gigerx_bcnt_fifo_ip_256x16_memory
INFO: [VRFC 10-311] analyzing module gigerx_bcnt_fifo_ip_256x16_rd_bin_cntr
INFO: [VRFC 10-311] analyzing module gigerx_bcnt_fifo_ip_256x16_rd_logic
INFO: [VRFC 10-311] analyzing module gigerx_bcnt_fifo_ip_256x16_rd_status_flags_ss
INFO: [VRFC 10-311] analyzing module gigerx_bcnt_fifo_ip_256x16_reset_blk_ramfifo
INFO: [VRFC 10-311] analyzing module gigerx_bcnt_fifo_ip_256x16_updn_cntr
INFO: [VRFC 10-311] analyzing module gigerx_bcnt_fifo_ip_256x16_wr_bin_cntr
INFO: [VRFC 10-311] analyzing module gigerx_bcnt_fifo_ip_256x16_wr_logic
INFO: [VRFC 10-311] analyzing module gigerx_bcnt_fifo_ip_256x16_wr_status_flags_ss
INFO: [VRFC 10-311] analyzing module gigerx_fifo256x64_2clk
INFO: [VRFC 10-311] analyzing module gigerx_fifo256x8
INFO: [VRFC 10-311] analyzing module gigerx_fifo_ip_256x64
INFO: [VRFC 10-311] analyzing module gigerx_fifo_ip_256x64_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module gigerx_fifo_ip_256x64_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module gigerx_fifo_ip_256x64_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module gigerx_fifo_ip_256x64_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module gigerx_fifo_ip_256x64_blk_mem_gen_v8_3_1
INFO: [VRFC 10-311] analyzing module gigerx_fifo_ip_256x64_blk_mem_gen_v8_3_1_synth
INFO: [VRFC 10-311] analyzing module gigerx_fifo_ip_256x64_dc_ss
INFO: [VRFC 10-311] analyzing module gigerx_fifo_ip_256x64_fifo_generator_ramfifo
INFO: [VRFC 10-311] analyzing module gigerx_fifo_ip_256x64_fifo_generator_top
INFO: [VRFC 10-311] analyzing module gigerx_fifo_ip_256x64_fifo_generator_v13_0_1
INFO: [VRFC 10-311] analyzing module gigerx_fifo_ip_256x64_fifo_generator_v13_0_1_synth
INFO: [VRFC 10-311] analyzing module gigerx_fifo_ip_256x64_memory
INFO: [VRFC 10-311] analyzing module gigerx_fifo_ip_256x64_rd_bin_cntr
INFO: [VRFC 10-311] analyzing module gigerx_fifo_ip_256x64_rd_logic
INFO: [VRFC 10-311] analyzing module gigerx_fifo_ip_256x64_rd_status_flags_ss
INFO: [VRFC 10-311] analyzing module gigerx_fifo_ip_256x64_reset_blk_ramfifo
INFO: [VRFC 10-311] analyzing module gigerx_fifo_ip_256x64_updn_cntr
INFO: [VRFC 10-311] analyzing module gigerx_fifo_ip_256x64_wr_bin_cntr
INFO: [VRFC 10-311] analyzing module gigerx_fifo_ip_256x64_wr_logic
INFO: [VRFC 10-311] analyzing module gigerx_fifo_ip_256x64_wr_status_flags_ss
INFO: [VRFC 10-311] analyzing module gigerx_fifo_ip_256x8
INFO: [VRFC 10-311] analyzing module gigerx_fifo_ip_256x8_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module gigerx_fifo_ip_256x8_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module gigerx_fifo_ip_256x8_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module gigerx_fifo_ip_256x8_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module gigerx_fifo_ip_256x8_blk_mem_gen_v8_3_1
INFO: [VRFC 10-311] analyzing module gigerx_fifo_ip_256x8_blk_mem_gen_v8_3_1_synth
INFO: [VRFC 10-311] analyzing module gigerx_fifo_ip_256x8_dc_ss
INFO: [VRFC 10-311] analyzing module gigerx_fifo_ip_256x8_fifo_generator_ramfifo
INFO: [VRFC 10-311] analyzing module gigerx_fifo_ip_256x8_fifo_generator_top
INFO: [VRFC 10-311] analyzing module gigerx_fifo_ip_256x8_fifo_generator_v13_0_1
INFO: [VRFC 10-311] analyzing module gigerx_fifo_ip_256x8_fifo_generator_v13_0_1_synth
INFO: [VRFC 10-311] analyzing module gigerx_fifo_ip_256x8_memory
INFO: [VRFC 10-311] analyzing module gigerx_fifo_ip_256x8_rd_bin_cntr
INFO: [VRFC 10-311] analyzing module gigerx_fifo_ip_256x8_rd_logic
INFO: [VRFC 10-311] analyzing module gigerx_fifo_ip_256x8_rd_status_flags_ss
INFO: [VRFC 10-311] analyzing module gigerx_fifo_ip_256x8_reset_blk_ramfifo
INFO: [VRFC 10-311] analyzing module gigerx_fifo_ip_256x8_updn_cntr
INFO: [VRFC 10-311] analyzing module gigerx_fifo_ip_256x8_wr_bin_cntr
INFO: [VRFC 10-311] analyzing module gigerx_fifo_ip_256x8_wr_logic
INFO: [VRFC 10-311] analyzing module gigerx_fifo_ip_256x8_wr_status_flags_ss
INFO: [VRFC 10-311] analyzing module ipcs_fifo_ip
INFO: [VRFC 10-311] analyzing module ipcs_fifo_ip_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module ipcs_fifo_ip_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module ipcs_fifo_ip_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module ipcs_fifo_ip_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module ipcs_fifo_ip_blk_mem_gen_v8_3_1
INFO: [VRFC 10-311] analyzing module ipcs_fifo_ip_blk_mem_gen_v8_3_1_synth
INFO: [VRFC 10-311] analyzing module ipcs_fifo_ip_compare
INFO: [VRFC 10-311] analyzing module ipcs_fifo_ip_compare_0
INFO: [VRFC 10-311] analyzing module ipcs_fifo_ip_compare_1
INFO: [VRFC 10-311] analyzing module ipcs_fifo_ip_compare_2
INFO: [VRFC 10-311] analyzing module ipcs_fifo_ip_dc_ss
INFO: [VRFC 10-311] analyzing module ipcs_fifo_ip_fifo_generator_ramfifo
INFO: [VRFC 10-311] analyzing module ipcs_fifo_ip_fifo_generator_top
INFO: [VRFC 10-311] analyzing module ipcs_fifo_ip_fifo_generator_v13_0_1
INFO: [VRFC 10-311] analyzing module ipcs_fifo_ip_fifo_generator_v13_0_1_synth
INFO: [VRFC 10-311] analyzing module ipcs_fifo_ip_memory
INFO: [VRFC 10-311] analyzing module ipcs_fifo_ip_rd_bin_cntr
INFO: [VRFC 10-311] analyzing module ipcs_fifo_ip_rd_logic
INFO: [VRFC 10-311] analyzing module ipcs_fifo_ip_rd_status_flags_ss
INFO: [VRFC 10-311] analyzing module ipcs_fifo_ip_reset_blk_ramfifo
INFO: [VRFC 10-311] analyzing module ipcs_fifo_ip_updn_cntr
INFO: [VRFC 10-311] analyzing module ipcs_fifo_ip_wr_bin_cntr
INFO: [VRFC 10-311] analyzing module ipcs_fifo_ip_wr_logic
INFO: [VRFC 10-311] analyzing module ipcs_fifo_ip_wr_status_flags_ss
INFO: [VRFC 10-311] analyzing module kcpsm6
INFO: [VRFC 10-311] analyzing module network_path_shared
INFO: [VRFC 10-311] analyzing module pktctrl_fifo_ip
INFO: [VRFC 10-311] analyzing module pktctrl_fifo_ip_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module pktctrl_fifo_ip_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module pktctrl_fifo_ip_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module pktctrl_fifo_ip_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module pktctrl_fifo_ip_blk_mem_gen_v8_3_1
INFO: [VRFC 10-311] analyzing module pktctrl_fifo_ip_blk_mem_gen_v8_3_1_synth
INFO: [VRFC 10-311] analyzing module pktctrl_fifo_ip_compare
INFO: [VRFC 10-311] analyzing module pktctrl_fifo_ip_compare_0
INFO: [VRFC 10-311] analyzing module pktctrl_fifo_ip_compare_1
INFO: [VRFC 10-311] analyzing module pktctrl_fifo_ip_compare_2
INFO: [VRFC 10-311] analyzing module pktctrl_fifo_ip_dc_ss
INFO: [VRFC 10-311] analyzing module pktctrl_fifo_ip_fifo_generator_ramfifo
INFO: [VRFC 10-311] analyzing module pktctrl_fifo_ip_fifo_generator_top
INFO: [VRFC 10-311] analyzing module pktctrl_fifo_ip_fifo_generator_v13_0_1
INFO: [VRFC 10-311] analyzing module pktctrl_fifo_ip_fifo_generator_v13_0_1_synth
INFO: [VRFC 10-311] analyzing module pktctrl_fifo_ip_memory
INFO: [VRFC 10-311] analyzing module pktctrl_fifo_ip_rd_bin_cntr
INFO: [VRFC 10-311] analyzing module pktctrl_fifo_ip_rd_logic
INFO: [VRFC 10-311] analyzing module pktctrl_fifo_ip_rd_status_flags_ss
INFO: [VRFC 10-311] analyzing module pktctrl_fifo_ip_reset_blk_ramfifo
INFO: [VRFC 10-311] analyzing module pktctrl_fifo_ip_updn_cntr
INFO: [VRFC 10-311] analyzing module pktctrl_fifo_ip_wr_bin_cntr
INFO: [VRFC 10-311] analyzing module pktctrl_fifo_ip_wr_logic
INFO: [VRFC 10-311] analyzing module pktctrl_fifo_ip_wr_status_flags_ss
INFO: [VRFC 10-311] analyzing module rx_5g
INFO: [VRFC 10-311] analyzing module rxfifo_ip_4Kx64
INFO: [VRFC 10-311] analyzing module rxfifo_ip_4Kx64_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module rxfifo_ip_4Kx64_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module rxfifo_ip_4Kx64_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module rxfifo_ip_4Kx64_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module rxfifo_ip_4Kx64_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module rxfifo_ip_4Kx64_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module rxfifo_ip_4Kx64_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module rxfifo_ip_4Kx64_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module rxfifo_ip_4Kx64_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module rxfifo_ip_4Kx64_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module rxfifo_ip_4Kx64_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module rxfifo_ip_4Kx64_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module rxfifo_ip_4Kx64_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module rxfifo_ip_4Kx64_blk_mem_gen_prim_wrapper__parameterized3
INFO: [VRFC 10-311] analyzing module rxfifo_ip_4Kx64_blk_mem_gen_prim_wrapper__parameterized4
INFO: [VRFC 10-311] analyzing module rxfifo_ip_4Kx64_blk_mem_gen_prim_wrapper__parameterized5
INFO: [VRFC 10-311] analyzing module rxfifo_ip_4Kx64_blk_mem_gen_prim_wrapper__parameterized6
INFO: [VRFC 10-311] analyzing module rxfifo_ip_4Kx64_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module rxfifo_ip_4Kx64_blk_mem_gen_v8_3_1
INFO: [VRFC 10-311] analyzing module rxfifo_ip_4Kx64_blk_mem_gen_v8_3_1_synth
INFO: [VRFC 10-311] analyzing module rxfifo_ip_4Kx64_compare
INFO: [VRFC 10-311] analyzing module rxfifo_ip_4Kx64_compare_0
INFO: [VRFC 10-311] analyzing module rxfifo_ip_4Kx64_compare_1
INFO: [VRFC 10-311] analyzing module rxfifo_ip_4Kx64_compare_2
INFO: [VRFC 10-311] analyzing module rxfifo_ip_4Kx64_dc_ss
INFO: [VRFC 10-311] analyzing module rxfifo_ip_4Kx64_fifo_generator_ramfifo
INFO: [VRFC 10-311] analyzing module rxfifo_ip_4Kx64_fifo_generator_top
INFO: [VRFC 10-311] analyzing module rxfifo_ip_4Kx64_fifo_generator_v13_0_1
INFO: [VRFC 10-311] analyzing module rxfifo_ip_4Kx64_fifo_generator_v13_0_1_synth
INFO: [VRFC 10-311] analyzing module rxfifo_ip_4Kx64_memory
INFO: [VRFC 10-311] analyzing module rxfifo_ip_4Kx64_rd_bin_cntr
INFO: [VRFC 10-311] analyzing module rxfifo_ip_4Kx64_rd_logic
INFO: [VRFC 10-311] analyzing module rxfifo_ip_4Kx64_rd_status_flags_ss
INFO: [VRFC 10-311] analyzing module rxfifo_ip_4Kx64_reset_blk_ramfifo
INFO: [VRFC 10-311] analyzing module rxfifo_ip_4Kx64_updn_cntr
INFO: [VRFC 10-311] analyzing module rxfifo_ip_4Kx64_wr_bin_cntr
INFO: [VRFC 10-311] analyzing module rxfifo_ip_4Kx64_wr_logic
INFO: [VRFC 10-311] analyzing module rxfifo_ip_4Kx64_wr_status_flags_ss
INFO: [VRFC 10-311] analyzing module synchronizer_simple
INFO: [VRFC 10-311] analyzing module tcore_byte_reordering
INFO: [VRFC 10-311] analyzing module tcore_fmac_core
INFO: [VRFC 10-311] analyzing module tcore_rx_xgmii
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_ip_shared_logic_in_core
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_ip_shared_logic_in_core_block
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_ip_shared_logic_in_core_cable_pull_logic
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_ip_shared_logic_in_core_ff_synchronizer
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_ip_shared_logic_in_core_ff_synchronizer_16
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_ip_shared_logic_in_core_ff_synchronizer_17
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_ip_shared_logic_in_core_ff_synchronizer_18
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_ip_shared_logic_in_core_ff_synchronizer_2
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_ip_shared_logic_in_core_ff_synchronizer_20
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_ip_shared_logic_in_core_ff_synchronizer_22
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_ip_shared_logic_in_core_ff_synchronizer_3
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_ip_shared_logic_in_core_ff_synchronizer_5
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_ip_shared_logic_in_core_ff_synchronizer_6
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_ip_shared_logic_in_core_ff_synchronizer_rst
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_ip_shared_logic_in_core_ff_synchronizer_rst_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_ip_shared_logic_in_core_ff_synchronizer_rst_10
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_ip_shared_logic_in_core_ff_synchronizer_rst_11
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_ip_shared_logic_in_core_ff_synchronizer_rst_12
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_ip_shared_logic_in_core_ff_synchronizer_rst_13
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_ip_shared_logic_in_core_ff_synchronizer_rst_14
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_ip_shared_logic_in_core_ff_synchronizer_rst_15
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_ip_shared_logic_in_core_ff_synchronizer_rst_19
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_ip_shared_logic_in_core_ff_synchronizer_rst_21
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_ip_shared_logic_in_core_ff_synchronizer_rst_4
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_ip_shared_logic_in_core_ff_synchronizer_rst_7
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_ip_shared_logic_in_core_ff_synchronizer_rst_8
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_ip_shared_logic_in_core_ff_synchronizer_rst_9
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_ip_shared_logic_in_core_ff_synchronizer_rst__parameterized0
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_ip_shared_logic_in_core_ff_synchronizer_rst__parameterized1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_ip_shared_logic_in_core_ff_synchronizer_rst__parameterized2
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_ip_shared_logic_in_core_ff_synchronizer_rst__parameterized3
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_ip_shared_logic_in_core_ff_synchronizer_rst__parameterized4
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_ip_shared_logic_in_core_gt_common
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_ip_shared_logic_in_core_gtwizard_gth_10gbaser_GT
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_ip_shared_logic_in_core_gtwizard_gth_10gbaser_multi_GT
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_and_reset
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_ip_shared_logic_in_core_shared_clock_and_reset
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_ip_shared_logic_in_core_sim_speedup_controller
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_ip_shared_logic_in_core_support
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_asynch_fifo
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_asynch_fifo__parameterized0
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_baser_gen
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_baser_top
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_coherent_resyncs_en
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_coherent_resyncs_en__parameterized0
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_common_ieee_registers
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_dp_ram
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_dp_ram__parameterized0
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_drp_ipif
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_elastic_buffer
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_elastic_buffer_wrapper
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_g_register
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_g_register_39
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_g_register_40
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_g_register_41
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_g_register_42
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized0
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized10
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized11
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized12
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized13
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized14
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized15
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized16
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized17
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized18
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized19
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized2
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized20
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized21
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized22
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized23
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized24
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized25
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized26
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized4
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized5
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized7
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized8
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized9
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_g_resyncs
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_g_resyncs__parameterized0
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_g_resyncs_en
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_idle_delete
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_idle_detect
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_idle_detect_46
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_idle_insert
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_ieee_counters
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_ieee_registers
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_ipif_access
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_management_mdio
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_management_top
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_mdio_interface
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_pcs_descramble
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_pcs_scramble
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_pcs_top
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_pulse_synchronizer
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_pulse_synchronizer_27
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_pulse_synchronizer_28
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_pulse_synchronizer_33
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_pulse_synchronizer_34
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_pulse_synchronizer_35
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_pulse_synchronizer_36
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_pulse_synchronizer_37
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_pulse_synchronizer_38
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_rx_ber_mon_fsm
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_rx_block_lock_fsm
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_rx_decoder
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_rx_pcs
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_rx_pcs_fsm
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_rx_pcs_test
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_rxratecounter
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_rxusrclk2_coreclk_counter_resync
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_rxusrclk2_coreclk_counter_resync_23
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_rxusrclk2_coreclk_counter_resync_26
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_seq_detect
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_seq_detect_47
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_synchronizer
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_synchronizer_24
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_synchronizer_25
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_synchronizer_29
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_synchronizer_30
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_synchronizer_31
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_synchronizer_32
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_synchronizer_43
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_synchronizer_44
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_synchronizer_45
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_synchronizer_48
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_synchronizer_49
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__21
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__22
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__23
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__24
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__25
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__26
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__27
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__28
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__29
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__30
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__31
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__32
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__33
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__34
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__35
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__36
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__37
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__38
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__39
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__40
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_toggle_synchronizer
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_toggle_synchronizer__parameterized0
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_tx_encoder
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_tx_pcs
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_tx_pcs_fsm
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_txratefifo
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v6_0_3_wrapper
INFO: [VRFC 10-311] analyzing module tx_10G_wrap
INFO: [VRFC 10-311] analyzing module tx_1G_wrap
INFO: [VRFC 10-311] analyzing module tx_encap
INFO: [VRFC 10-311] analyzing module tx_mac10g_crc32x64
INFO: [VRFC 10-311] analyzing module tx_xgmii
INFO: [VRFC 10-311] analyzing module txfifo_1024x64
INFO: [VRFC 10-311] analyzing module txfifo_ip_1024x64
INFO: [VRFC 10-311] analyzing module txfifo_ip_1024x64_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module txfifo_ip_1024x64_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module txfifo_ip_1024x64_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module txfifo_ip_1024x64_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module txfifo_ip_1024x64_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module txfifo_ip_1024x64_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module txfifo_ip_1024x64_blk_mem_gen_v8_3_1
INFO: [VRFC 10-311] analyzing module txfifo_ip_1024x64_blk_mem_gen_v8_3_1_synth
INFO: [VRFC 10-311] analyzing module txfifo_ip_1024x64_compare
INFO: [VRFC 10-311] analyzing module txfifo_ip_1024x64_compare_0
INFO: [VRFC 10-311] analyzing module txfifo_ip_1024x64_compare_1
INFO: [VRFC 10-311] analyzing module txfifo_ip_1024x64_compare_2
INFO: [VRFC 10-311] analyzing module txfifo_ip_1024x64_dc_ss
INFO: [VRFC 10-311] analyzing module txfifo_ip_1024x64_fifo_generator_ramfifo
INFO: [VRFC 10-311] analyzing module txfifo_ip_1024x64_fifo_generator_top
INFO: [VRFC 10-311] analyzing module txfifo_ip_1024x64_fifo_generator_v13_0_1
INFO: [VRFC 10-311] analyzing module txfifo_ip_1024x64_fifo_generator_v13_0_1_synth
INFO: [VRFC 10-311] analyzing module txfifo_ip_1024x64_memory
INFO: [VRFC 10-311] analyzing module txfifo_ip_1024x64_rd_bin_cntr
INFO: [VRFC 10-311] analyzing module txfifo_ip_1024x64_rd_logic
INFO: [VRFC 10-311] analyzing module txfifo_ip_1024x64_rd_status_flags_ss
INFO: [VRFC 10-311] analyzing module txfifo_ip_1024x64_reset_blk_ramfifo
INFO: [VRFC 10-311] analyzing module txfifo_ip_1024x64_updn_cntr
INFO: [VRFC 10-311] analyzing module txfifo_ip_1024x64_wr_bin_cntr
INFO: [VRFC 10-311] analyzing module txfifo_ip_1024x64_wr_logic
INFO: [VRFC 10-311] analyzing module txfifo_ip_1024x64_wr_status_flags_ss
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SUNNY2/LMAC2-vc709-2015-4-gate_level/hardware/sources/testbench/board.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module board
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SUNNY2/LMAC2-vc709-2015-4-gate_level/hardware/vivado/runs/LMAC2_vc709_2015_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [C:/SUNNY2/LMAC2-vc709-2015-4-gate_level/hardware/vivado/runs/LMAC2_vc709_2015_4.sim/sim_1/behav/glbl.v:6]
