INFO: [VRFC 10-163] Analyzing VHDL file "G:/Users/Steven/FPGADesignProjects/final_project/project_1/project_1.srcs/sources_1/imports/Basys3_Basic_Demo_1/UART_TX_CTRL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UART_TX_CTRL
INFO: [VRFC 10-163] Analyzing VHDL file "G:/Users/Steven/FPGADesignProjects/final_project/project_1/project_1.srcs/sources_1/imports/Downloads/sorting_algo.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sorting_algo
INFO: [VRFC 10-163] Analyzing VHDL file "G:/Users/Steven/FPGADesignProjects/final_project/project_1/project_1.srcs/sources_1/new/Interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Interface
INFO: [VRFC 10-163] Analyzing VHDL file "G:/Users/Steven/FPGADesignProjects/final_project/project_1/project_1.srcs/sources_1/new/binary_to_ascii.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bin2hex
INFO: [VRFC 10-163] Analyzing VHDL file "G:/Users/Steven/FPGADesignProjects/final_project/project_1/project_1.srcs/sim_1/imports/FPGA Final Project/sort_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sort_test
