// index_1.hs5
//
// bug 500446
//
// Generated by Microsoft (R) HLSL Shader Compiler 9.24.950.2656
//
//
//   fxc /Ths_5_0 /Fcvild.hs.d3dil /EHSMain vild.hs.hlsl
//
//
// Buffer Definitions: 
//
// cbuffer $Globals
// {
//
//   float g_lod;                       // Offset:    0 Size:     4
//   uint g_tbl[4];                     // Offset:   16 Size:    52
//
// }
//
//
// Resource Bindings:
//
// Name                   Type  Format         Dim Slot Elements
// ---------------- ---------- ------- ----------- ---- --------
// $Globals            cbuffer      NA          NA    0        1
//
//
//
// Patch Constant signature:
//
// Name                 Index   Mask Register SysValue Format   Used
// -------------------- ----- ------ -------- -------- ------ ------
// SV_TessFactor            0   x           0 QUADEDGE  float   x   
// SV_TessFactor            1   x           1 QUADEDGE  float   x   
// SV_TessFactor            2   x           2 QUADEDGE  float   x   
// SV_TessFactor            3   x           3 QUADEDGE  float   x   
// SV_InsideTessFactor      0   x           4  QUADINT  float   x   
// SV_InsideTessFactor      1   x           5  QUADINT  float   x   
//
//
// Input signature:
//
// Name                 Index   Mask Register SysValue Format   Used
// -------------------- ----- ------ -------- -------- ------ ------
// Position                 0   xy          0     NONE  float   xy  
//
//
// Output signature:
//
// Name                 Index   Mask Register SysValue Format   Used
// -------------------- ----- ------ -------- -------- ------ ------
// Position                 0   xy          0     NONE  float   xy  
//
// Tessellation Domain   # of control points
// -------------------- --------------------
// Quadrilateral                           4
//
// Tessellation Output Primitive  Partitioning Type 
// ------------------------------ ------------------
// Counter-Clockwise Triangles    Odd Fractional    
//
hs_5_0
hs_decls 
dcl_input_control_point_count 4
dcl_output_control_point_count 4
dcl_tessellator_domain domain_quad
dcl_tessellator_partitioning partitioning_fractional_odd
dcl_tessellator_output_primitive output_triangle_ccw
dcl_globalFlags refactoringAllowed 
dcl_constantbuffer cb0[5], dynamicIndexed
hs_control_point_phase 
dcl_input vOutputControlPointID
dcl_input v[4][0].xy
dcl_output o0.xy
dcl_temps 1
mov r0.x, vOutputControlPointID
iadd r0.y, vOutputControlPointID, cb0[r0.x + 1].x
add o0.xy, -v[r0.x + 0][0].xyxx, v[r0.y + 1][0].xyxx
ret 
hs_join_phase 
dcl_output_siv o0.x, finalQuadUeq0EdgeTessFactor
dcl_output_siv o1.x, finalQuadVeq0EdgeTessFactor
dcl_output_siv o2.x, finalQuadUeq1EdgeTessFactor
dcl_output_siv o3.x, finalQuadVeq1EdgeTessFactor
dcl_output_siv o4.x, finalQuadUInsideTessFactor
dcl_output_siv o5.x, finalQuadVInsideTessFactor
mov o0.x, cb0[0].x
mov o1.x, cb0[0].x
mov o2.x, cb0[0].x
mov o3.x, cb0[0].x
mov o4.x, cb0[0].x
mov o5.x, cb0[0].x
ret 
// Approximately 11 instruction slots used



