+====================+===================+=======================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                                   |
+====================+===================+=======================================================+
| adc_clk            | clk_fpga_0        | system_i/theta_data_test_0/inst/mult__1/RSTB          |
| adc_clk            | clk_fpga_0        | system_i/theta_data_test_0/inst/mult/RSTB             |
| adc_clk            | clk_fpga_0        | system_i/theta_data_test_0/inst/theta_data_reg[14]/R  |
| adc_clk            | clk_fpga_0        | system_i/theta_data_test_0/inst/theta_data_reg[12]/R  |
| adc_clk            | clk_fpga_0        | system_i/theta_data_test_0/inst/mult__0/RSTA          |
| adc_clk            | clk_fpga_0        | system_i/theta_data_test_0/inst/theta_data_reg[2]/R   |
| adc_clk            | clk_fpga_0        | system_i/theta_data_test_0/inst/theta_data_reg[5]/R   |
| adc_clk            | clk_fpga_0        | system_i/theta_data_test_0/inst/theta_data_reg[13]/R  |
| adc_clk            | clk_fpga_0        | system_i/theta_data_test_0/inst/theta_data_reg[15]/R  |
| adc_clk            | clk_fpga_0        | system_i/theta_data_test_0/inst/theta_data_reg[16]/R  |
| adc_clk            | clk_fpga_0        | system_i/theta_data_test_0/inst/count_reg[5]/R        |
| adc_clk            | clk_fpga_0        | system_i/theta_data_test_0/inst/count_reg[21]/R       |
| adc_clk            | clk_fpga_0        | system_i/theta_data_test_0/inst/count_reg[19]/R       |
| adc_clk            | clk_fpga_0        | system_i/theta_data_test_0/inst/count_reg[26]/R       |
| adc_clk            | clk_fpga_0        | system_i/theta_data_test_0/inst/count_reg[24]/R       |
| adc_clk            | clk_fpga_0        | system_i/theta_data_test_0/inst/count_reg[25]/R       |
| adc_clk            | clk_fpga_0        | system_i/theta_data_test_0/inst/count_reg[27]/R       |
| adc_clk            | clk_fpga_0        | system_i/theta_data_test_0/inst/count_reg[13]/R       |
| adc_clk            | clk_fpga_0        | system_i/theta_data_test_0/inst/count_reg[14]/R       |
| adc_clk            | clk_fpga_0        | system_i/theta_data_test_0/inst/count_reg[12]/R       |
| adc_clk            | clk_fpga_0        | system_i/theta_data_test_0/inst/count_reg[15]/R       |
| adc_clk            | clk_fpga_0        | system_i/theta_data_test_0/inst/count_reg[17]/R       |
| adc_clk            | clk_fpga_0        | system_i/theta_data_test_0/inst/count_reg[23]/R       |
| adc_clk            | clk_fpga_0        | system_i/theta_data_test_0/inst/theta_data_reg[4]/R   |
| adc_clk            | clk_fpga_0        | system_i/theta_data_test_0/inst/theta_data_reg[6]/R   |
| adc_clk            | clk_fpga_0        | system_i/theta_data_test_0/inst/theta_data_reg[11]/R  |
| adc_clk            | clk_fpga_0        | system_i/theta_data_test_0/inst/theta_data_reg[7]/R   |
| adc_clk            | clk_fpga_0        | system_i/theta_data_test_0/inst/theta_data_reg[10]/R  |
| adc_clk            | clk_fpga_0        | system_i/theta_data_test_0/inst/theta_data_reg[9]/R   |
| adc_clk            | clk_fpga_0        | system_i/theta_data_test_0/inst/theta_data_reg[8]/R   |
| adc_clk            | clk_fpga_0        | system_i/theta_data_test_0/inst/theta_data_reg[28]/R  |
| adc_clk            | clk_fpga_0        | system_i/theta_data_test_0/inst/theta_data_reg[30]/R  |
| adc_clk            | clk_fpga_0        | system_i/theta_data_test_0/inst/theta_data_reg[29]/R  |
| adc_clk            | clk_fpga_0        | system_i/theta_data_test_0/inst/theta_data_reg[31]/R  |
| adc_clk            | clk_fpga_0        | system_i/theta_data_test_0/inst/theta_data_reg[27]/R  |
| adc_clk            | clk_fpga_0        | system_i/theta_data_test_0/inst/theta_data_reg[17]/R  |
| adc_clk            | clk_fpga_0        | system_i/theta_data_test_0/inst/theta_data_reg[19]/R  |
| adc_clk            | clk_fpga_0        | system_i/theta_data_test_0/inst/theta_data_reg[18]/R  |
| adc_clk            | clk_fpga_0        | system_i/theta_data_test_0/inst/theta_data_reg[20]/R  |
| adc_clk            | clk_fpga_0        | system_i/theta_data_test_0/inst/theta_data_reg[26]/R  |
| adc_clk            | clk_fpga_0        | system_i/theta_data_test_0/inst/theta_data_reg[22]/R  |
| adc_clk            | clk_fpga_0        | system_i/theta_data_test_0/inst/theta_data_reg[24]/R  |
| adc_clk            | clk_fpga_0        | system_i/theta_data_test_0/inst/theta_data_reg[25]/R  |
| adc_clk            | clk_fpga_0        | system_i/theta_data_test_0/inst/theta_data_reg[23]/R  |
| adc_clk            | clk_fpga_0        | system_i/theta_data_test_0/inst/theta_data_reg[21]/R  |
| adc_clk            | clk_fpga_0        | system_i/theta_data_test_0/inst/theta_data_reg[3]/R   |
| adc_clk            | clk_fpga_0        | system_i/theta_data_test_0/inst/count_reg[4]/R        |
| adc_clk            | clk_fpga_0        | system_i/theta_data_test_0/inst/count_reg[6]/R        |
| adc_clk            | clk_fpga_0        | system_i/theta_data_test_0/inst/count_reg[7]/R        |
| adc_clk            | clk_fpga_0        | system_i/theta_data_test_0/inst/count_reg[28]/R       |
| adc_clk            | clk_fpga_0        | system_i/theta_data_test_0/inst/count_reg[18]/R       |
| adc_clk            | clk_fpga_0        | system_i/theta_data_test_0/inst/count_reg[16]/R       |
| adc_clk            | clk_fpga_0        | system_i/theta_data_test_0/inst/count_reg[0]/R        |
| adc_clk            | clk_fpga_0        | system_i/theta_data_test_0/inst/count_reg[31]/R       |
| adc_clk            | clk_fpga_0        | system_i/theta_data_test_0/inst/count_reg[3]/R        |
| adc_clk            | clk_fpga_0        | system_i/theta_data_test_0/inst/count_reg[2]/R        |
| adc_clk            | clk_fpga_0        | system_i/theta_data_test_0/inst/count_reg[30]/R       |
| adc_clk            | clk_fpga_0        | system_i/theta_data_test_0/inst/count_reg[29]/R       |
| adc_clk            | clk_fpga_0        | system_i/theta_data_test_0/inst/count_reg[1]/R        |
| adc_clk            | clk_fpga_0        | system_i/theta_data_test_0/inst/count_reg[10]/R       |
| adc_clk            | clk_fpga_0        | system_i/theta_data_test_0/inst/count_reg[9]/R        |
| adc_clk            | clk_fpga_0        | system_i/theta_data_test_0/inst/count_reg[8]/R        |
| adc_clk            | clk_fpga_0        | system_i/theta_data_test_0/inst/count_reg[22]/R       |
| adc_clk            | clk_fpga_0        | system_i/theta_data_test_0/inst/count_reg[20]/R       |
| adc_clk            | clk_fpga_0        | system_i/theta_data_test_0/inst/count_reg[11]/R       |
| adc_clk            | clk_fpga_0        | system_i/max_min_calculator_1/inst/vpp_reg[12]/R      |
| adc_clk            | clk_fpga_0        | system_i/max_min_calculator_1/inst/vpp_reg[13]/R      |
| adc_clk            | clk_fpga_0        | system_i/max_min_calculator_1/inst/vpp_reg[14]/R      |
| adc_clk            | clk_fpga_0        | system_i/max_min_calculator_1/inst/vpp_reg[15]/R      |
| adc_clk            | clk_fpga_0        | system_i/max_min_calculator_1/inst/vpp_reg[11]/R      |
| adc_clk            | clk_fpga_0        | system_i/max_min_calculator_1/inst/vpp_reg[10]/R      |
| adc_clk            | clk_fpga_0        | system_i/max_min_calculator_1/inst/vpp_reg[9]/R       |
| adc_clk            | clk_fpga_0        | system_i/max_min_calculator_1/inst/vpp_reg[8]/R       |
| adc_clk            | clk_fpga_0        | system_i/max_min_calculator_1/inst/vpp_reg[1]/R       |
| adc_clk            | clk_fpga_0        | system_i/max_min_calculator_1/inst/vpp_reg[2]/R       |
| adc_clk            | clk_fpga_0        | system_i/max_min_calculator_1/inst/vpp_reg[3]/R       |
| adc_clk            | clk_fpga_0        | system_i/max_min_calculator_1/inst/vpp_reg[0]/R       |
| adc_clk            | clk_fpga_0        | system_i/max_min_calculator_1/inst/addr_reg[6]/CE     |
| adc_clk            | clk_fpga_0        | system_i/max_min_calculator_1/inst/addr_reg[10]/CE    |
| adc_clk            | clk_fpga_0        | system_i/max_min_calculator_1/inst/addr_reg[11]/CE    |
| adc_clk            | clk_fpga_0        | system_i/max_min_calculator_1/inst/addr_reg[12]/CE    |
| adc_clk            | clk_fpga_0        | system_i/max_min_calculator_1/inst/vpp_reg[6]/R       |
| adc_clk            | clk_fpga_0        | system_i/max_min_calculator_1/inst/vpp_reg[5]/R       |
| adc_clk            | clk_fpga_0        | system_i/max_min_calculator_1/inst/vpp_reg[7]/R       |
| adc_clk            | clk_fpga_0        | system_i/max_min_calculator_1/inst/vpp_reg[4]/R       |
| adc_clk            | clk_fpga_0        | system_i/max_min_calculator_1/inst/vpp_reg[16]/R      |
| adc_clk            | clk_fpga_0        | system_i/max_min_calculator_1/inst/addr_in_reg[6]/CE  |
| adc_clk            | clk_fpga_0        | system_i/max_min_calculator_1/inst/addr_in_reg[7]/CE  |
| adc_clk            | clk_fpga_0        | system_i/max_min_calculator_1/inst/addr_in_reg[8]/CE  |
| adc_clk            | clk_fpga_0        | system_i/max_min_calculator_1/inst/addr_in_reg[9]/CE  |
| adc_clk            | clk_fpga_0        | system_i/max_min_calculator_1/inst/addr_reg[7]/CE     |
| adc_clk            | clk_fpga_0        | system_i/max_min_calculator_1/inst/addr_reg[3]/CE     |
| adc_clk            | clk_fpga_0        | system_i/max_min_calculator_1/inst/addr_reg[9]/CE     |
| adc_clk            | clk_fpga_0        | system_i/max_min_calculator_1/inst/addr_reg[8]/CE     |
| adc_clk            | clk_fpga_0        | system_i/max_min_calculator_1/inst/addr_in_reg[10]/CE |
| adc_clk            | clk_fpga_0        | system_i/max_min_calculator_1/inst/addr_in_reg[12]/CE |
| adc_clk            | clk_fpga_0        | system_i/max_min_calculator_1/inst/addr_in_reg[13]/CE |
| adc_clk            | clk_fpga_0        | system_i/max_min_calculator_1/inst/addr_in_reg[11]/CE |
| adc_clk            | clk_fpga_0        | system_i/max_min_calculator_0/inst/addr_reg[5]/CE     |
| adc_clk            | clk_fpga_0        | system_i/max_min_calculator_0/inst/addr_reg[2]/CE     |
| adc_clk            | clk_fpga_0        | system_i/max_min_calculator_0/inst/addr_reg[9]/CE     |
| adc_clk            | clk_fpga_0        | system_i/max_min_calculator_0/inst/addr_reg[7]/CE     |
| adc_clk            | clk_fpga_0        | system_i/max_min_calculator_0/inst/addr_reg[8]/CE     |
| adc_clk            | clk_fpga_0        | system_i/max_min_calculator_0/inst/addr_reg[11]/CE    |
| adc_clk            | clk_fpga_0        | system_i/max_min_calculator_0/inst/addr_in_reg[8]/CE  |
| adc_clk            | clk_fpga_0        | system_i/max_min_calculator_0/inst/addr_in_reg[6]/CE  |
| adc_clk            | clk_fpga_0        | system_i/max_min_calculator_0/inst/addr_in_reg[7]/CE  |
| adc_clk            | clk_fpga_0        | system_i/max_min_calculator_0/inst/addr_in_reg[9]/CE  |
| adc_clk            | clk_fpga_0        | system_i/max_min_calculator_1/inst/addr_reg[5]/CE     |
| adc_clk            | clk_fpga_0        | system_i/max_min_calculator_1/inst/addr_reg[4]/CE     |
| adc_clk            | clk_fpga_0        | system_i/max_min_calculator_1/inst/addr_reg[2]/CE     |
+--------------------+-------------------+-------------------------------------------------------+
