Listing 4.16?HDL Description of a Master-Slave D Flip-Flop—VHDL and Verilog
      
      VHDL Master-Slave D Flip-Flop
       library IEEE;
       use IEEE.STD_LOGIC_1164.ALL;
       
       entity D_FFMaster is
           Port (D, clk : in std_logic; Q, Qbar : buffer std_logic);
       end D_FFMaster;
       
       architecture D_FF of D_FFMaster is
       --Some simulators would not allow mapping between
       --buffer and out. In this
       --case, change all out to buffer.
       
       component inv
           port (I1 : in std_logic; O1 : out std_logic);
       end component;
       component D_latch
           port (I1, I2 : in std_logic; O1, O2 : buffer std_logic);
       end component;
       for all : D_latch use entity work.bind22 (D_latch);
       for all : inv use entity work.bind1 (inv_1);
       signal clkb, clk2, Q0, Qb0 : std_logic;
       begin
           D0 : D_latch port map (D, clkb, Q0, Qb0);
           D1 : D_latch port map (Q0, clk2, Q, Qbar);
           in1 : inv port map (clk, clkb);
           in2 : inv port map (clkb, clk2);
       end D_FF;
      
      Verilog Master-Slave D Flip-Flop
       module D_FFMaster (D, clk, Q, Qbar);
       input D, clk;
       output Q, Qbar;
           not #1 (clkb, clk);
           not #1 (clk2, clkb);
           D_latch D0 (D, clkb, Q0, Qb0);
           D_latch D1 (Q0, clk2, Q, Qbar);
       endmodule
       
       
       module D_latch (D, E, Q, Qbar);
       input D, E;
       output Q, Qbar;
           and #4 gate1 (s1, D, E);
           and #4 gate2 (s2, Eb, Q);
           not #1 (Eb, E);
           nor #4 (Qbar, s1, s2);
           not #1 (Q, Qbar);
       endmodule

