M:___cli
F:G$display_help$0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$display_prompt$0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$get_key_selection$0$0({2}DF,SC:U),Z,0,0,0,0,0
F:G$read_user_input$0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$display_brt_regs$0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$display_brt_data$0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$process_uart_data$0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$display_mem_data$0$0({2}DF,SV:S),Z,0,0,0,0,0
T:F___cli$__00010000[({0}S:S$base_address$0$0({2}SI:U),Z,0,0)({2}S:S$status$0$0({1}SC:U),Z,0,0)]
T:F___cli$__gpio_instance_t[({0}S:S$base_addr$0$0({2}SI:U),Z,0,0)({2}S:S$apb_bus_width$0$0({1}SC:U),Z,0,0)]
S:Ldisplay_brt_regs$sloc0$1$0({1}SC:U),E,0,0
S:G$image_buffer$0$0({3}DG,SC:U),F,0,0
S:G$hardware_interface$0$0({1}SC:U),F,0,0
S:G$enable_mss_support$0$0({1}SC:U),F,0,0
S:G$g_stdio_uart$0$0({3}ST__00010000:S),F,0,0
S:G$key$0$0({1}SC:U),F,0,0
S:G$rx_char$0$0({10}DA10,SC:U),F,0,0
S:G$rx_char_ptr$0$0({3}DG,SC:U),F,0,0
S:G$last_sub_address$0$0({1}SC:U),F,0,0
S:G$last_msg_no$0$0({1}SC:U),F,0,0
S:G$temp$0$0({1}SC:U),F,0,0
S:Ldisplay_help$tx_data$1$1({960}DA24,DA40,SC:U),F,0,0
S:Lget_key_selection$rx_data$1$1({2}DA2,SC:U),F,0,0
S:Lget_key_selection$rx_size$1$1({1}SC:U),F,0,0
S:Lread_user_input$rx_char_ptr$1$1({3}DG,SC:U),F,0,0
S:Lread_user_input$recv_char$1$1({1}SC:U),F,0,0
S:Lread_user_input$size$1$1({1}SC:U),F,0,0
S:Lread_user_input$index$1$1({1}SC:U),F,0,0
S:Ldisplay_brt_regs$mem_addr$1$1({4}SL:U),F,0,0
S:Ldisplay_brt_regs$mem_data$1$1({4}SL:U),F,0,0
S:Ldisplay_brt_regs$i$1$1({1}SC:U),F,0,0
S:Ldisplay_brt_data$subaddr$1$1({1}SC:U),F,0,0
S:Ldisplay_brt_data$brt_baseaddr$1$1({4}SL:U),F,0,0
S:Ldisplay_brt_data$mem_addr$1$1({2}SI:U),F,0,0
S:Ldisplay_brt_data$mem_data$1$1({2}SI:U),F,0,0
S:Ldisplay_brt_data$tx_sub_address$1$1({2}SI:U),F,0,0
S:Ldisplay_brt_data$rx_sub_address$1$1({2}SI:U),F,0,0
S:Ldisplay_brt_data$i$1$1({1}SC:U),F,0,0
S:Ldisplay_brt_data$m$1$1({1}SC:U),F,0,0
S:Lprocess_uart_data$key$1$1({1}SC:U),F,0,0
S:Ldisplay_mem_data$mem_addr$1$1({2}SI:U),F,0,0
S:Ldisplay_mem_data$mem_data$1$1({2}SI:U),F,0,0
S:Ldisplay_mem_data$tx_sub_address$1$1({2}SI:U),F,0,0
S:Ldisplay_mem_data$rx_sub_address$1$1({2}SI:U),F,0,0
S:Ldisplay_mem_data$i$1$1({1}SC:U),F,0,0
S:Ldisplay_mem_data$m$1$1({1}SC:U),F,0,0
S:G$user_input$0$0({4}SL:U),F,0,0
S:G$last_rt_subaddress$0$0({1}SC:U),F,0,0
S:G$GPIO_init$0$0({2}DF,SV:S),C,0,0
S:G$GPIO_config$0$0({2}DF,SV:S),C,0,0
S:G$GPIO_set_outputs$0$0({2}DF,SV:S),C,0,0
S:G$GPIO_set_output$0$0({2}DF,SV:S),C,0,0
S:G$GPIO_get_inputs$0$0({2}DF,SL:U),C,0,0
S:G$GPIO_get_outputs$0$0({2}DF,SL:U),C,0,0
S:G$GPIO_drive_inout$0$0({2}DF,SV:S),C,0,0
S:G$GPIO_enable_irq$0$0({2}DF,SV:S),C,0,0
S:G$GPIO_disable_irq$0$0({2}DF,SV:S),C,0,0
S:G$GPIO_clear_irq$0$0({2}DF,SV:S),C,0,0
S:G$UART_init$0$0({2}DF,SV:S),C,0,0
S:G$UART_send$0$0({2}DF,SV:S),C,0,0
S:G$UART_fill_tx_fifo$0$0({2}DF,SI:U),C,0,0
S:G$UART_get_rx$0$0({2}DF,SI:U),C,0,0
S:G$UART_polled_tx_string$0$0({2}DF,SV:S),C,0,0
S:G$UART_get_rx_status$0$0({2}DF,SC:U),C,0,0
S:G$jtag_inp$0$0({2}DF,SC:U),C,0,0
S:G$jtag_outp$0$0({2}DF,SV:S),C,0,0
S:G$dp_jtag_init$0$0({2}DF,SV:S),C,0,0
S:G$dp_jtag_tms$0$0({2}DF,SV:S),C,0,0
S:G$dp_jtag_tms_tdi$0$0({2}DF,SV:S),C,0,0
S:G$dp_jtag_tms_tdi_tdo$0$0({2}DF,SC:U),C,0,0
S:G$dp_delay$0$0({2}DF,SV:S),C,0,0
S:G$dp_main$0$0({2}DF,SI:S),C,0,0
S:G$int_to_hex_int$0$0({2}DF,SI:U),C,0,0
S:G$int_to_dec_int$0$0({2}DF,SI:U),C,0,0
S:G$dp_display_text$0$0({2}DF,SV:S),C,0,0
S:G$dp_display_value$0$0({2}DF,SV:S),C,0,0
S:G$dp_display_array$0$0({2}DF,SV:S),C,0,0
S:G$xatoi$0$0({2}DF,SI:S),C,0,0
S:G$getParity$0$0({2}DF,SC:U),C,0,0
S:G$HW_set_32bit_reg$0$0({2}DF,SV:S),C,0,0
S:G$HW_get_32bit_reg$0$0({2}DF,SL:U),C,0,0
S:G$HW_set_32bit_reg_field$0$0({2}DF,SV:S),C,0,0
S:G$HW_get_32bit_reg_field$0$0({2}DF,SL:U),C,0,0
S:G$HW_set_16bit_reg$0$0({2}DF,SV:S),C,0,0
S:G$HW_get_16bit_reg$0$0({2}DF,SI:U),C,0,0
S:G$HW_set_16bit_reg_field$0$0({2}DF,SV:S),C,0,0
S:G$HW_get_16bit_reg_field$0$0({2}DF,SI:U),C,0,0
S:G$HW_set_8bit_reg$0$0({2}DF,SV:S),C,0,0
S:G$HW_get_8bit_reg$0$0({2}DF,SC:U),C,0,0
S:G$HW_set_8bit_reg_field$0$0({2}DF,SV:S),C,0,0
S:G$HW_get_8bit_reg_field$0$0({2}DF,SC:U),C,0,0
S:G$HAL_enable_interrupts$0$0({2}DF,SV:S),C,0,0
S:G$HAL_disable_interrupts$0$0({2}DF,SC:U),C,0,0
S:G$HAL_restore_interrupts$0$0({2}DF,SV:S),C,0,0
S:G$init_rt_tx_buff$0$0({2}DF,SV:S),C,0,0
S:G$init_rt_rx_buff$0$0({2}DF,SV:S),C,0,0
S:G$brt_init$0$0({2}DF,SV:S),C,0,0
S:G$read_status_word_tx$0$0({2}DF,SI:U),C,0,0
S:G$read_status_word_rx$0$0({2}DF,SI:U),C,0,0
S:G$modify_rt_address$0$0({2}DF,SV:S),C,0,0
S:F___cli$_str_8$0$0({15}DA15,SC:S),D,0,0
S:F___cli$_str_9$0$0({28}DA28,SC:S),D,0,0
S:F___cli$_str_10$0$0({3}DA3,SC:S),D,0,0
S:F___cli$_str_11$0$0({2}DA2,SC:S),D,0,0
S:F___cli$_str_12$0$0({10}DA10,SC:S),D,0,0
S:F___cli$_str_13$0$0({15}DA15,SC:S),D,0,0
S:F___cli$_str_14$0$0({14}DA14,SC:S),D,0,0
S:F___cli$_str_15$0$0({40}DA40,SC:S),D,0,0
S:F___cli$_str_16$0$0({48}DA48,SC:S),D,0,0
S:F___cli$__xinit_user_input$0$0({4}SL:U),C,0,0
S:F___cli$__xinit_last_rt_subaddress$0$0({1}SC:U),C,0,0
