{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652213989628 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652213989641 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 11 01:49:49 2022 " "Processing started: Wed May 11 01:49:49 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652213989641 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652213989641 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC -c RISC " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC -c RISC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652213989641 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Analysis & Synthesis" 0 -1 1652213990389 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652213990389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/Testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652214003734 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/Testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652214003734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/DUT.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652214003735 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/DUT.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652214003735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_1.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu_1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_1-str " "Found design unit 1: ALU_1-str" {  } { { "Alu_1.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/Alu_1.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652214003737 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_1 " "Found entity 1: ALU_1" {  } { { "Alu_1.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/Alu_1.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652214003737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-flow " "Found design unit 1: datapath-flow" {  } { { "datapath.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652214003739 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652214003739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "elem.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file elem.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 elem " "Found design unit 1: elem" {  } { { "elem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/elem.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652214003740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file registerfile.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerFile-beh " "Found design unit 1: registerFile-beh" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652214003742 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652214003742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_mem.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file ram_mem.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_mem-beh " "Found design unit 1: ram_mem-beh" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652214003751 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_mem " "Found entity 1: ram_mem" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652214003751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_interfacer.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mem_interfacer.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_interfacer-interface " "Found design unit 1: mem_interfacer-interface" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652214003753 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_interfacer " "Found entity 1: mem_interfacer" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652214003753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file data_mem.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_mem-beh " "Found design unit 1: data_mem-beh" {  } { { "data_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652214003756 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "data_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652214003756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-beh " "Found design unit 1: alu-beh" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652214003759 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652214003759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "staller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file staller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 staller-write_enable " "Found design unit 1: staller-write_enable" {  } { { "staller.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/staller.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652214003761 ""} { "Info" "ISGN_ENTITY_NAME" "1 staller " "Found entity 1: staller" {  } { { "staller.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/staller.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652214003761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inst_dec.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file inst_dec.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inst_dec-decode " "Found design unit 1: inst_dec-decode" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652214003764 ""} { "Info" "ISGN_ENTITY_NAME" "1 inst_dec " "Found entity 1: inst_dec" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652214003764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "priority_mux.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file priority_mux.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 priority_mux-beh " "Found design unit 1: priority_mux-beh" {  } { { "priority_mux.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/priority_mux.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652214003766 ""} { "Info" "ISGN_ENTITY_NAME" "1 priority_mux " "Found entity 1: priority_mux" {  } { { "priority_mux.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/priority_mux.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652214003766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file lut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LUT-arch " "Found design unit 1: LUT-arch" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652214003768 ""} { "Info" "ISGN_ENTITY_NAME" "1 LUT " "Found entity 1: LUT" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652214003768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_oper_sel.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu_oper_sel.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_Oper_Sel-beh " "Found design unit 1: ALU_Oper_Sel-beh" {  } { { "ALU_Oper_Sel.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ALU_Oper_Sel.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652214003771 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_Oper_Sel " "Found entity 1: ALU_Oper_Sel" {  } { { "ALU_Oper_Sel.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ALU_Oper_Sel.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652214003771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_enable.vhd 2 1 " "Found 2 design units, including 1 entities, in source file write_enable.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 write_enable-WB_enable_contol " "Found design unit 1: write_enable-WB_enable_contol" {  } { { "write_enable.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/write_enable.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652214003773 ""} { "Info" "ISGN_ENTITY_NAME" "1 write_enable " "Found entity 1: write_enable" {  } { { "write_enable.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/write_enable.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652214003773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sel_sign_extender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sel_sign_extender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sel_sign_extender-conditon " "Found design unit 1: sel_sign_extender-conditon" {  } { { "sel_sign_extender.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/sel_sign_extender.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652214003775 ""} { "Info" "ISGN_ENTITY_NAME" "1 sel_sign_extender " "Found entity 1: sel_sign_extender" {  } { { "sel_sign_extender.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/sel_sign_extender.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652214003775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline_register.vhd 15 7 " "Found 15 design units, including 7 entities, in source file pipeline_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipe_reg-behave " "Found design unit 1: pipe_reg-behave" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652214003779 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 pipe_bit-behave " "Found design unit 2: pipe_bit-behave" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652214003779 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 pipeline_register " "Found design unit 3: pipeline_register" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652214003779 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 pipe_IFD-reg_1_2 " "Found design unit 4: pipe_IFD-reg_1_2" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 196 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652214003779 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 pipe_IDRR-reg_2_3 " "Found design unit 5: pipe_IDRR-reg_2_3" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 262 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652214003779 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 pipe_RREX-reg_3_4 " "Found design unit 6: pipe_RREX-reg_3_4" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 348 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652214003779 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 pipe_EXMEM-reg_4_5 " "Found design unit 7: pipe_EXMEM-reg_4_5" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 441 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652214003779 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 pipe_MEMWB-reg_5_6 " "Found design unit 8: pipe_MEMWB-reg_5_6" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 537 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652214003779 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipe_reg " "Found entity 1: pipe_reg" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652214003779 ""} { "Info" "ISGN_ENTITY_NAME" "2 pipe_bit " "Found entity 2: pipe_bit" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652214003779 ""} { "Info" "ISGN_ENTITY_NAME" "3 pipe_IFD " "Found entity 3: pipe_IFD" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 175 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652214003779 ""} { "Info" "ISGN_ENTITY_NAME" "4 pipe_IDRR " "Found entity 4: pipe_IDRR" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 242 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652214003779 ""} { "Info" "ISGN_ENTITY_NAME" "5 pipe_RREX " "Found entity 5: pipe_RREX" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 324 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652214003779 ""} { "Info" "ISGN_ENTITY_NAME" "6 pipe_EXMEM " "Found entity 6: pipe_EXMEM" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 417 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652214003779 ""} { "Info" "ISGN_ENTITY_NAME" "7 pipe_MEMWB " "Found entity 7: pipe_MEMWB" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 513 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652214003779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_pred.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc_pred.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc_pred-prediction " "Found design unit 1: pc_pred-prediction" {  } { { "pc_pred.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pc_pred.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652214003782 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc_pred " "Found entity 1: pc_pred" {  } { { "pc_pred.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pc_pred.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652214003782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cond_left_shift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cond_left_shift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cond_left_shift-cond_shifter " "Found design unit 1: cond_left_shift-cond_shifter" {  } { { "cond_left_shift.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/cond_left_shift.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652214003785 ""} { "Info" "ISGN_ENTITY_NAME" "1 cond_left_shift " "Found entity 1: cond_left_shift" {  } { { "cond_left_shift.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/cond_left_shift.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652214003785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "beq_jcheck.vhd 2 1 " "Found 2 design units, including 1 entities, in source file beq_jcheck.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BEQ_jcheck-jump_controller " "Found design unit 1: BEQ_jcheck-jump_controller" {  } { { "BEQ_jcheck.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/BEQ_jcheck.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652214003787 ""} { "Info" "ISGN_ENTITY_NAME" "1 BEQ_jcheck " "Found entity 1: BEQ_jcheck" {  } { { "BEQ_jcheck.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/BEQ_jcheck.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652214003787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_oprd_sel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_oprd_sel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_Oprd_Sel-controller " "Found design unit 1: ALU_Oprd_Sel-controller" {  } { { "ALU_Oprd_Sel.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ALU_Oprd_Sel.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652214003790 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_Oprd_Sel " "Found entity 1: ALU_Oprd_Sel" {  } { { "ALU_Oprd_Sel.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ALU_Oprd_Sel.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652214003790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addr_cmp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addr_cmp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Addr_cmp-comparator " "Found design unit 1: Addr_cmp-comparator" {  } { { "Addr_cmp.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/Addr_cmp.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652214003792 ""} { "Info" "ISGN_ENTITY_NAME" "1 Addr_cmp " "Found entity 1: Addr_cmp" {  } { { "Addr_cmp.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/Addr_cmp.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652214003792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003792 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1652214003872 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dummy4 DUT.vhdl(21) " "Verilog HDL or VHDL warning at DUT.vhdl(21): object \"dummy4\" assigned a value but never read" {  } { { "DUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/DUT.vhdl" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652214003873 "|DUT"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dummy5 DUT.vhdl(21) " "Verilog HDL or VHDL warning at DUT.vhdl(21): object \"dummy5\" assigned a value but never read" {  } { { "DUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/DUT.vhdl" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652214003873 "|DUT"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dummy6 DUT.vhdl(21) " "Verilog HDL or VHDL warning at DUT.vhdl(21): object \"dummy6\" assigned a value but never read" {  } { { "DUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/DUT.vhdl" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652214003873 "|DUT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:add_instance " "Elaborating entity \"datapath\" for hierarchy \"datapath:add_instance\"" {  } { { "DUT.vhdl" "add_instance" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/DUT.vhdl" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652214003874 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "valid_out_MEM datapath.vhdl(344) " "Verilog HDL or VHDL warning at datapath.vhdl(344): object \"valid_out_MEM\" assigned a value but never read" {  } { { "datapath.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 344 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652214003876 "|DUT|datapath:add_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "C_out_MEM datapath.vhdl(344) " "Verilog HDL or VHDL warning at datapath.vhdl(344): object \"C_out_MEM\" assigned a value but never read" {  } { { "datapath.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 344 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652214003876 "|DUT|datapath:add_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Z_out_MEM datapath.vhdl(344) " "Verilog HDL or VHDL warning at datapath.vhdl(344): object \"Z_out_MEM\" assigned a value but never read" {  } { { "datapath.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 344 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652214003877 "|DUT|datapath:add_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Addr_cmp1 datapath.vhdl(345) " "Verilog HDL or VHDL warning at datapath.vhdl(345): object \"Addr_cmp1\" assigned a value but never read" {  } { { "datapath.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 345 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652214003877 "|DUT|datapath:add_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Addr_cmp2 datapath.vhdl(345) " "Verilog HDL or VHDL warning at datapath.vhdl(345): object \"Addr_cmp2\" assigned a value but never read" {  } { { "datapath.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 345 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652214003877 "|DUT|datapath:add_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Addr_cmp3 datapath.vhdl(345) " "Verilog HDL or VHDL warning at datapath.vhdl(345): object \"Addr_cmp3\" assigned a value but never read" {  } { { "datapath.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 345 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652214003877 "|DUT|datapath:add_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Addr_cmp4 datapath.vhdl(345) " "Verilog HDL or VHDL warning at datapath.vhdl(345): object \"Addr_cmp4\" assigned a value but never read" {  } { { "datapath.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 345 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652214003877 "|DUT|datapath:add_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pc_out_MEM datapath.vhdl(350) " "Verilog HDL or VHDL warning at datapath.vhdl(350): object \"pc_out_MEM\" assigned a value but never read" {  } { { "datapath.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 350 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652214003877 "|DUT|datapath:add_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pc_2_out_MEM datapath.vhdl(350) " "Verilog HDL or VHDL warning at datapath.vhdl(350): object \"pc_2_out_MEM\" assigned a value but never read" {  } { { "datapath.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 350 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652214003877 "|DUT|datapath:add_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cond_out_MEM datapath.vhdl(353) " "Verilog HDL or VHDL warning at datapath.vhdl(353): object \"cond_out_MEM\" assigned a value but never read" {  } { { "datapath.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 353 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652214003878 "|DUT|datapath:add_instance"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "immd_out_ID datapath.vhdl(356) " "VHDL Signal Declaration warning at datapath.vhdl(356): used explicit default value for signal \"immd_out_ID\" because signal was never assigned a value" {  } { { "datapath.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 356 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1652214003879 "|DUT|datapath:add_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LUT datapath:add_instance\|LUT:LUT_FLUSH " "Elaborating entity \"LUT\" for hierarchy \"datapath:add_instance\|LUT:LUT_FLUSH\"" {  } { { "datapath.vhdl" "LUT_FLUSH" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652214003947 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "v LUT.vhdl(30) " "VHDL Process Statement warning at LUT.vhdl(30): signal \"v\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652214003953 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CA LUT.vhdl(31) " "VHDL Process Statement warning at LUT.vhdl(31): signal \"CA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652214003953 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BA LUT.vhdl(32) " "VHDL Process Statement warning at LUT.vhdl(32): signal \"BA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652214003953 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "v LUT.vhdl(43) " "VHDL Process Statement warning at LUT.vhdl(43): signal \"v\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652214003953 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CA LUT.vhdl(44) " "VHDL Process Statement warning at LUT.vhdl(44): signal \"CA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652214003953 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "v LUT.vhdl(50) " "VHDL Process Statement warning at LUT.vhdl(50): signal \"v\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652214003953 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BA LUT.vhdl(23) " "VHDL Process Statement warning at LUT.vhdl(23): inferring latch(es) for signal or variable \"BA\", which holds its previous value in one or more paths through the process" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652214003953 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CA LUT.vhdl(23) " "VHDL Process Statement warning at LUT.vhdl(23): inferring latch(es) for signal or variable \"CA\", which holds its previous value in one or more paths through the process" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652214003953 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "v LUT.vhdl(23) " "VHDL Process Statement warning at LUT.vhdl(23): inferring latch(es) for signal or variable \"v\", which holds its previous value in one or more paths through the process" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652214003953 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v\[7\] LUT.vhdl(23) " "Inferred latch for \"v\[7\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003954 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v\[6\] LUT.vhdl(23) " "Inferred latch for \"v\[6\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003954 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v\[5\] LUT.vhdl(23) " "Inferred latch for \"v\[5\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003954 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v\[4\] LUT.vhdl(23) " "Inferred latch for \"v\[4\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003954 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v\[3\] LUT.vhdl(23) " "Inferred latch for \"v\[3\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003954 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v\[2\] LUT.vhdl(23) " "Inferred latch for \"v\[2\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003954 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v\[1\] LUT.vhdl(23) " "Inferred latch for \"v\[1\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003954 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v\[0\] LUT.vhdl(23) " "Inferred latch for \"v\[0\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003954 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[7\]\[0\] LUT.vhdl(23) " "Inferred latch for \"CA\[7\]\[0\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003954 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[7\]\[1\] LUT.vhdl(23) " "Inferred latch for \"CA\[7\]\[1\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003954 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[7\]\[2\] LUT.vhdl(23) " "Inferred latch for \"CA\[7\]\[2\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003954 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[7\]\[3\] LUT.vhdl(23) " "Inferred latch for \"CA\[7\]\[3\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003954 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[7\]\[4\] LUT.vhdl(23) " "Inferred latch for \"CA\[7\]\[4\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003954 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[7\]\[5\] LUT.vhdl(23) " "Inferred latch for \"CA\[7\]\[5\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003954 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[7\]\[6\] LUT.vhdl(23) " "Inferred latch for \"CA\[7\]\[6\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003954 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[7\]\[7\] LUT.vhdl(23) " "Inferred latch for \"CA\[7\]\[7\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003954 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[7\]\[8\] LUT.vhdl(23) " "Inferred latch for \"CA\[7\]\[8\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003954 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[7\]\[9\] LUT.vhdl(23) " "Inferred latch for \"CA\[7\]\[9\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003954 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[7\]\[10\] LUT.vhdl(23) " "Inferred latch for \"CA\[7\]\[10\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003955 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[7\]\[11\] LUT.vhdl(23) " "Inferred latch for \"CA\[7\]\[11\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003955 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[7\]\[12\] LUT.vhdl(23) " "Inferred latch for \"CA\[7\]\[12\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003955 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[7\]\[13\] LUT.vhdl(23) " "Inferred latch for \"CA\[7\]\[13\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003955 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[7\]\[14\] LUT.vhdl(23) " "Inferred latch for \"CA\[7\]\[14\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003955 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[7\]\[15\] LUT.vhdl(23) " "Inferred latch for \"CA\[7\]\[15\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003955 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[6\]\[0\] LUT.vhdl(23) " "Inferred latch for \"CA\[6\]\[0\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003955 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[6\]\[1\] LUT.vhdl(23) " "Inferred latch for \"CA\[6\]\[1\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003955 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[6\]\[2\] LUT.vhdl(23) " "Inferred latch for \"CA\[6\]\[2\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003955 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[6\]\[3\] LUT.vhdl(23) " "Inferred latch for \"CA\[6\]\[3\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003955 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[6\]\[4\] LUT.vhdl(23) " "Inferred latch for \"CA\[6\]\[4\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003955 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[6\]\[5\] LUT.vhdl(23) " "Inferred latch for \"CA\[6\]\[5\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003955 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[6\]\[6\] LUT.vhdl(23) " "Inferred latch for \"CA\[6\]\[6\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003955 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[6\]\[7\] LUT.vhdl(23) " "Inferred latch for \"CA\[6\]\[7\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003955 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[6\]\[8\] LUT.vhdl(23) " "Inferred latch for \"CA\[6\]\[8\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003955 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[6\]\[9\] LUT.vhdl(23) " "Inferred latch for \"CA\[6\]\[9\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003955 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[6\]\[10\] LUT.vhdl(23) " "Inferred latch for \"CA\[6\]\[10\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003955 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[6\]\[11\] LUT.vhdl(23) " "Inferred latch for \"CA\[6\]\[11\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003956 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[6\]\[12\] LUT.vhdl(23) " "Inferred latch for \"CA\[6\]\[12\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003956 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[6\]\[13\] LUT.vhdl(23) " "Inferred latch for \"CA\[6\]\[13\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003956 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[6\]\[14\] LUT.vhdl(23) " "Inferred latch for \"CA\[6\]\[14\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003956 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[6\]\[15\] LUT.vhdl(23) " "Inferred latch for \"CA\[6\]\[15\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003956 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[5\]\[0\] LUT.vhdl(23) " "Inferred latch for \"CA\[5\]\[0\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003956 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[5\]\[1\] LUT.vhdl(23) " "Inferred latch for \"CA\[5\]\[1\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003956 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[5\]\[2\] LUT.vhdl(23) " "Inferred latch for \"CA\[5\]\[2\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003956 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[5\]\[3\] LUT.vhdl(23) " "Inferred latch for \"CA\[5\]\[3\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003956 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[5\]\[4\] LUT.vhdl(23) " "Inferred latch for \"CA\[5\]\[4\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003956 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[5\]\[5\] LUT.vhdl(23) " "Inferred latch for \"CA\[5\]\[5\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003956 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[5\]\[6\] LUT.vhdl(23) " "Inferred latch for \"CA\[5\]\[6\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003956 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[5\]\[7\] LUT.vhdl(23) " "Inferred latch for \"CA\[5\]\[7\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003956 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[5\]\[8\] LUT.vhdl(23) " "Inferred latch for \"CA\[5\]\[8\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003956 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[5\]\[9\] LUT.vhdl(23) " "Inferred latch for \"CA\[5\]\[9\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003956 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[5\]\[10\] LUT.vhdl(23) " "Inferred latch for \"CA\[5\]\[10\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003956 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[5\]\[11\] LUT.vhdl(23) " "Inferred latch for \"CA\[5\]\[11\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003956 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[5\]\[12\] LUT.vhdl(23) " "Inferred latch for \"CA\[5\]\[12\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003956 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[5\]\[13\] LUT.vhdl(23) " "Inferred latch for \"CA\[5\]\[13\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003957 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[5\]\[14\] LUT.vhdl(23) " "Inferred latch for \"CA\[5\]\[14\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003957 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[5\]\[15\] LUT.vhdl(23) " "Inferred latch for \"CA\[5\]\[15\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003957 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[4\]\[0\] LUT.vhdl(23) " "Inferred latch for \"CA\[4\]\[0\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003957 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[4\]\[1\] LUT.vhdl(23) " "Inferred latch for \"CA\[4\]\[1\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003957 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[4\]\[2\] LUT.vhdl(23) " "Inferred latch for \"CA\[4\]\[2\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003957 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[4\]\[3\] LUT.vhdl(23) " "Inferred latch for \"CA\[4\]\[3\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003957 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[4\]\[4\] LUT.vhdl(23) " "Inferred latch for \"CA\[4\]\[4\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003957 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[4\]\[5\] LUT.vhdl(23) " "Inferred latch for \"CA\[4\]\[5\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003957 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[4\]\[6\] LUT.vhdl(23) " "Inferred latch for \"CA\[4\]\[6\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003957 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[4\]\[7\] LUT.vhdl(23) " "Inferred latch for \"CA\[4\]\[7\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003957 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[4\]\[8\] LUT.vhdl(23) " "Inferred latch for \"CA\[4\]\[8\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003957 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[4\]\[9\] LUT.vhdl(23) " "Inferred latch for \"CA\[4\]\[9\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003957 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[4\]\[10\] LUT.vhdl(23) " "Inferred latch for \"CA\[4\]\[10\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003957 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[4\]\[11\] LUT.vhdl(23) " "Inferred latch for \"CA\[4\]\[11\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003957 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[4\]\[12\] LUT.vhdl(23) " "Inferred latch for \"CA\[4\]\[12\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003957 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[4\]\[13\] LUT.vhdl(23) " "Inferred latch for \"CA\[4\]\[13\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003957 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[4\]\[14\] LUT.vhdl(23) " "Inferred latch for \"CA\[4\]\[14\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003958 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[4\]\[15\] LUT.vhdl(23) " "Inferred latch for \"CA\[4\]\[15\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003958 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[3\]\[0\] LUT.vhdl(23) " "Inferred latch for \"CA\[3\]\[0\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003958 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[3\]\[1\] LUT.vhdl(23) " "Inferred latch for \"CA\[3\]\[1\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003958 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[3\]\[2\] LUT.vhdl(23) " "Inferred latch for \"CA\[3\]\[2\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003958 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[3\]\[3\] LUT.vhdl(23) " "Inferred latch for \"CA\[3\]\[3\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003958 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[3\]\[4\] LUT.vhdl(23) " "Inferred latch for \"CA\[3\]\[4\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003958 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[3\]\[5\] LUT.vhdl(23) " "Inferred latch for \"CA\[3\]\[5\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003958 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[3\]\[6\] LUT.vhdl(23) " "Inferred latch for \"CA\[3\]\[6\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003958 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[3\]\[7\] LUT.vhdl(23) " "Inferred latch for \"CA\[3\]\[7\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003958 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[3\]\[8\] LUT.vhdl(23) " "Inferred latch for \"CA\[3\]\[8\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003958 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[3\]\[9\] LUT.vhdl(23) " "Inferred latch for \"CA\[3\]\[9\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003958 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[3\]\[10\] LUT.vhdl(23) " "Inferred latch for \"CA\[3\]\[10\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003958 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[3\]\[11\] LUT.vhdl(23) " "Inferred latch for \"CA\[3\]\[11\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003958 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[3\]\[12\] LUT.vhdl(23) " "Inferred latch for \"CA\[3\]\[12\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003958 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[3\]\[13\] LUT.vhdl(23) " "Inferred latch for \"CA\[3\]\[13\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003958 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[3\]\[14\] LUT.vhdl(23) " "Inferred latch for \"CA\[3\]\[14\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003958 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[3\]\[15\] LUT.vhdl(23) " "Inferred latch for \"CA\[3\]\[15\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003958 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[2\]\[0\] LUT.vhdl(23) " "Inferred latch for \"CA\[2\]\[0\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003958 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[2\]\[1\] LUT.vhdl(23) " "Inferred latch for \"CA\[2\]\[1\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003958 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[2\]\[2\] LUT.vhdl(23) " "Inferred latch for \"CA\[2\]\[2\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003958 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[2\]\[3\] LUT.vhdl(23) " "Inferred latch for \"CA\[2\]\[3\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003959 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[2\]\[4\] LUT.vhdl(23) " "Inferred latch for \"CA\[2\]\[4\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003959 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[2\]\[5\] LUT.vhdl(23) " "Inferred latch for \"CA\[2\]\[5\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003959 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[2\]\[6\] LUT.vhdl(23) " "Inferred latch for \"CA\[2\]\[6\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003959 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[2\]\[7\] LUT.vhdl(23) " "Inferred latch for \"CA\[2\]\[7\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003959 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[2\]\[8\] LUT.vhdl(23) " "Inferred latch for \"CA\[2\]\[8\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003959 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[2\]\[9\] LUT.vhdl(23) " "Inferred latch for \"CA\[2\]\[9\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003959 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[2\]\[10\] LUT.vhdl(23) " "Inferred latch for \"CA\[2\]\[10\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003959 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[2\]\[11\] LUT.vhdl(23) " "Inferred latch for \"CA\[2\]\[11\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003959 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[2\]\[12\] LUT.vhdl(23) " "Inferred latch for \"CA\[2\]\[12\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003959 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[2\]\[13\] LUT.vhdl(23) " "Inferred latch for \"CA\[2\]\[13\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003959 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[2\]\[14\] LUT.vhdl(23) " "Inferred latch for \"CA\[2\]\[14\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003959 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[2\]\[15\] LUT.vhdl(23) " "Inferred latch for \"CA\[2\]\[15\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003959 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[1\]\[0\] LUT.vhdl(23) " "Inferred latch for \"CA\[1\]\[0\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003959 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[1\]\[1\] LUT.vhdl(23) " "Inferred latch for \"CA\[1\]\[1\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003959 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[1\]\[2\] LUT.vhdl(23) " "Inferred latch for \"CA\[1\]\[2\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003959 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[1\]\[3\] LUT.vhdl(23) " "Inferred latch for \"CA\[1\]\[3\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003959 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[1\]\[4\] LUT.vhdl(23) " "Inferred latch for \"CA\[1\]\[4\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003959 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[1\]\[5\] LUT.vhdl(23) " "Inferred latch for \"CA\[1\]\[5\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003960 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[1\]\[6\] LUT.vhdl(23) " "Inferred latch for \"CA\[1\]\[6\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003960 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[1\]\[7\] LUT.vhdl(23) " "Inferred latch for \"CA\[1\]\[7\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003960 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[1\]\[8\] LUT.vhdl(23) " "Inferred latch for \"CA\[1\]\[8\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003960 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[1\]\[9\] LUT.vhdl(23) " "Inferred latch for \"CA\[1\]\[9\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003960 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[1\]\[10\] LUT.vhdl(23) " "Inferred latch for \"CA\[1\]\[10\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003960 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[1\]\[11\] LUT.vhdl(23) " "Inferred latch for \"CA\[1\]\[11\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003960 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[1\]\[12\] LUT.vhdl(23) " "Inferred latch for \"CA\[1\]\[12\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003960 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[1\]\[13\] LUT.vhdl(23) " "Inferred latch for \"CA\[1\]\[13\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003960 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[1\]\[14\] LUT.vhdl(23) " "Inferred latch for \"CA\[1\]\[14\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003960 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[1\]\[15\] LUT.vhdl(23) " "Inferred latch for \"CA\[1\]\[15\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003960 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[0\]\[0\] LUT.vhdl(23) " "Inferred latch for \"CA\[0\]\[0\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003960 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[0\]\[1\] LUT.vhdl(23) " "Inferred latch for \"CA\[0\]\[1\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003960 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[0\]\[2\] LUT.vhdl(23) " "Inferred latch for \"CA\[0\]\[2\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003960 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[0\]\[3\] LUT.vhdl(23) " "Inferred latch for \"CA\[0\]\[3\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003960 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[0\]\[4\] LUT.vhdl(23) " "Inferred latch for \"CA\[0\]\[4\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003960 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[0\]\[5\] LUT.vhdl(23) " "Inferred latch for \"CA\[0\]\[5\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003961 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[0\]\[6\] LUT.vhdl(23) " "Inferred latch for \"CA\[0\]\[6\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003961 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[0\]\[7\] LUT.vhdl(23) " "Inferred latch for \"CA\[0\]\[7\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003961 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[0\]\[8\] LUT.vhdl(23) " "Inferred latch for \"CA\[0\]\[8\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003961 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[0\]\[9\] LUT.vhdl(23) " "Inferred latch for \"CA\[0\]\[9\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003961 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[0\]\[10\] LUT.vhdl(23) " "Inferred latch for \"CA\[0\]\[10\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003961 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[0\]\[11\] LUT.vhdl(23) " "Inferred latch for \"CA\[0\]\[11\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003961 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[0\]\[12\] LUT.vhdl(23) " "Inferred latch for \"CA\[0\]\[12\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003961 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[0\]\[13\] LUT.vhdl(23) " "Inferred latch for \"CA\[0\]\[13\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003961 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[0\]\[14\] LUT.vhdl(23) " "Inferred latch for \"CA\[0\]\[14\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003961 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[0\]\[15\] LUT.vhdl(23) " "Inferred latch for \"CA\[0\]\[15\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003961 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[7\]\[0\] LUT.vhdl(23) " "Inferred latch for \"BA\[7\]\[0\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003961 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[7\]\[1\] LUT.vhdl(23) " "Inferred latch for \"BA\[7\]\[1\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003961 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[7\]\[2\] LUT.vhdl(23) " "Inferred latch for \"BA\[7\]\[2\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003961 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[7\]\[3\] LUT.vhdl(23) " "Inferred latch for \"BA\[7\]\[3\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003961 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[7\]\[4\] LUT.vhdl(23) " "Inferred latch for \"BA\[7\]\[4\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003961 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[7\]\[5\] LUT.vhdl(23) " "Inferred latch for \"BA\[7\]\[5\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003962 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[7\]\[6\] LUT.vhdl(23) " "Inferred latch for \"BA\[7\]\[6\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003962 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[7\]\[7\] LUT.vhdl(23) " "Inferred latch for \"BA\[7\]\[7\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003962 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[7\]\[8\] LUT.vhdl(23) " "Inferred latch for \"BA\[7\]\[8\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003962 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[7\]\[9\] LUT.vhdl(23) " "Inferred latch for \"BA\[7\]\[9\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003962 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[7\]\[10\] LUT.vhdl(23) " "Inferred latch for \"BA\[7\]\[10\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003962 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[7\]\[11\] LUT.vhdl(23) " "Inferred latch for \"BA\[7\]\[11\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003962 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[7\]\[12\] LUT.vhdl(23) " "Inferred latch for \"BA\[7\]\[12\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003962 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[7\]\[13\] LUT.vhdl(23) " "Inferred latch for \"BA\[7\]\[13\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003962 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[7\]\[14\] LUT.vhdl(23) " "Inferred latch for \"BA\[7\]\[14\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003962 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[7\]\[15\] LUT.vhdl(23) " "Inferred latch for \"BA\[7\]\[15\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003962 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[6\]\[0\] LUT.vhdl(23) " "Inferred latch for \"BA\[6\]\[0\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003962 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[6\]\[1\] LUT.vhdl(23) " "Inferred latch for \"BA\[6\]\[1\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003962 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[6\]\[2\] LUT.vhdl(23) " "Inferred latch for \"BA\[6\]\[2\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003962 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[6\]\[3\] LUT.vhdl(23) " "Inferred latch for \"BA\[6\]\[3\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003962 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[6\]\[4\] LUT.vhdl(23) " "Inferred latch for \"BA\[6\]\[4\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003962 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[6\]\[5\] LUT.vhdl(23) " "Inferred latch for \"BA\[6\]\[5\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003962 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[6\]\[6\] LUT.vhdl(23) " "Inferred latch for \"BA\[6\]\[6\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003962 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[6\]\[7\] LUT.vhdl(23) " "Inferred latch for \"BA\[6\]\[7\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003962 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[6\]\[8\] LUT.vhdl(23) " "Inferred latch for \"BA\[6\]\[8\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003963 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[6\]\[9\] LUT.vhdl(23) " "Inferred latch for \"BA\[6\]\[9\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003963 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[6\]\[10\] LUT.vhdl(23) " "Inferred latch for \"BA\[6\]\[10\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003963 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[6\]\[11\] LUT.vhdl(23) " "Inferred latch for \"BA\[6\]\[11\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003963 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[6\]\[12\] LUT.vhdl(23) " "Inferred latch for \"BA\[6\]\[12\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003963 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[6\]\[13\] LUT.vhdl(23) " "Inferred latch for \"BA\[6\]\[13\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003963 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[6\]\[14\] LUT.vhdl(23) " "Inferred latch for \"BA\[6\]\[14\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003963 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[6\]\[15\] LUT.vhdl(23) " "Inferred latch for \"BA\[6\]\[15\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003963 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[5\]\[0\] LUT.vhdl(23) " "Inferred latch for \"BA\[5\]\[0\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003963 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[5\]\[1\] LUT.vhdl(23) " "Inferred latch for \"BA\[5\]\[1\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003963 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[5\]\[2\] LUT.vhdl(23) " "Inferred latch for \"BA\[5\]\[2\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003963 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[5\]\[3\] LUT.vhdl(23) " "Inferred latch for \"BA\[5\]\[3\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003963 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[5\]\[4\] LUT.vhdl(23) " "Inferred latch for \"BA\[5\]\[4\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003963 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[5\]\[5\] LUT.vhdl(23) " "Inferred latch for \"BA\[5\]\[5\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003963 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[5\]\[6\] LUT.vhdl(23) " "Inferred latch for \"BA\[5\]\[6\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003963 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[5\]\[7\] LUT.vhdl(23) " "Inferred latch for \"BA\[5\]\[7\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003963 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[5\]\[8\] LUT.vhdl(23) " "Inferred latch for \"BA\[5\]\[8\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003963 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[5\]\[9\] LUT.vhdl(23) " "Inferred latch for \"BA\[5\]\[9\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003963 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[5\]\[10\] LUT.vhdl(23) " "Inferred latch for \"BA\[5\]\[10\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003963 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[5\]\[11\] LUT.vhdl(23) " "Inferred latch for \"BA\[5\]\[11\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003963 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[5\]\[12\] LUT.vhdl(23) " "Inferred latch for \"BA\[5\]\[12\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003963 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[5\]\[13\] LUT.vhdl(23) " "Inferred latch for \"BA\[5\]\[13\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003964 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[5\]\[14\] LUT.vhdl(23) " "Inferred latch for \"BA\[5\]\[14\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003964 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[5\]\[15\] LUT.vhdl(23) " "Inferred latch for \"BA\[5\]\[15\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003964 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[4\]\[0\] LUT.vhdl(23) " "Inferred latch for \"BA\[4\]\[0\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003964 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[4\]\[1\] LUT.vhdl(23) " "Inferred latch for \"BA\[4\]\[1\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003964 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[4\]\[2\] LUT.vhdl(23) " "Inferred latch for \"BA\[4\]\[2\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003964 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[4\]\[3\] LUT.vhdl(23) " "Inferred latch for \"BA\[4\]\[3\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003964 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[4\]\[4\] LUT.vhdl(23) " "Inferred latch for \"BA\[4\]\[4\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003964 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[4\]\[5\] LUT.vhdl(23) " "Inferred latch for \"BA\[4\]\[5\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003964 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[4\]\[6\] LUT.vhdl(23) " "Inferred latch for \"BA\[4\]\[6\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003964 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[4\]\[7\] LUT.vhdl(23) " "Inferred latch for \"BA\[4\]\[7\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003964 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[4\]\[8\] LUT.vhdl(23) " "Inferred latch for \"BA\[4\]\[8\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003964 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[4\]\[9\] LUT.vhdl(23) " "Inferred latch for \"BA\[4\]\[9\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003964 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[4\]\[10\] LUT.vhdl(23) " "Inferred latch for \"BA\[4\]\[10\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003964 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[4\]\[11\] LUT.vhdl(23) " "Inferred latch for \"BA\[4\]\[11\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003964 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[4\]\[12\] LUT.vhdl(23) " "Inferred latch for \"BA\[4\]\[12\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003965 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[4\]\[13\] LUT.vhdl(23) " "Inferred latch for \"BA\[4\]\[13\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003965 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[4\]\[14\] LUT.vhdl(23) " "Inferred latch for \"BA\[4\]\[14\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003965 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[4\]\[15\] LUT.vhdl(23) " "Inferred latch for \"BA\[4\]\[15\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003965 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[3\]\[0\] LUT.vhdl(23) " "Inferred latch for \"BA\[3\]\[0\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003965 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[3\]\[1\] LUT.vhdl(23) " "Inferred latch for \"BA\[3\]\[1\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003965 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[3\]\[2\] LUT.vhdl(23) " "Inferred latch for \"BA\[3\]\[2\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003965 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[3\]\[3\] LUT.vhdl(23) " "Inferred latch for \"BA\[3\]\[3\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003965 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[3\]\[4\] LUT.vhdl(23) " "Inferred latch for \"BA\[3\]\[4\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003965 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[3\]\[5\] LUT.vhdl(23) " "Inferred latch for \"BA\[3\]\[5\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003965 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[3\]\[6\] LUT.vhdl(23) " "Inferred latch for \"BA\[3\]\[6\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003965 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[3\]\[7\] LUT.vhdl(23) " "Inferred latch for \"BA\[3\]\[7\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003965 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[3\]\[8\] LUT.vhdl(23) " "Inferred latch for \"BA\[3\]\[8\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003965 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[3\]\[9\] LUT.vhdl(23) " "Inferred latch for \"BA\[3\]\[9\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003966 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[3\]\[10\] LUT.vhdl(23) " "Inferred latch for \"BA\[3\]\[10\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003966 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[3\]\[11\] LUT.vhdl(23) " "Inferred latch for \"BA\[3\]\[11\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003966 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[3\]\[12\] LUT.vhdl(23) " "Inferred latch for \"BA\[3\]\[12\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003966 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[3\]\[13\] LUT.vhdl(23) " "Inferred latch for \"BA\[3\]\[13\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003966 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[3\]\[14\] LUT.vhdl(23) " "Inferred latch for \"BA\[3\]\[14\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003966 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[3\]\[15\] LUT.vhdl(23) " "Inferred latch for \"BA\[3\]\[15\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003966 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[2\]\[0\] LUT.vhdl(23) " "Inferred latch for \"BA\[2\]\[0\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003966 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[2\]\[1\] LUT.vhdl(23) " "Inferred latch for \"BA\[2\]\[1\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003966 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[2\]\[2\] LUT.vhdl(23) " "Inferred latch for \"BA\[2\]\[2\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003966 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[2\]\[3\] LUT.vhdl(23) " "Inferred latch for \"BA\[2\]\[3\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003966 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[2\]\[4\] LUT.vhdl(23) " "Inferred latch for \"BA\[2\]\[4\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003966 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[2\]\[5\] LUT.vhdl(23) " "Inferred latch for \"BA\[2\]\[5\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003966 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[2\]\[6\] LUT.vhdl(23) " "Inferred latch for \"BA\[2\]\[6\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003967 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[2\]\[7\] LUT.vhdl(23) " "Inferred latch for \"BA\[2\]\[7\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003967 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[2\]\[8\] LUT.vhdl(23) " "Inferred latch for \"BA\[2\]\[8\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003967 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[2\]\[9\] LUT.vhdl(23) " "Inferred latch for \"BA\[2\]\[9\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003967 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[2\]\[10\] LUT.vhdl(23) " "Inferred latch for \"BA\[2\]\[10\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003967 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[2\]\[11\] LUT.vhdl(23) " "Inferred latch for \"BA\[2\]\[11\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003967 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[2\]\[12\] LUT.vhdl(23) " "Inferred latch for \"BA\[2\]\[12\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003967 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[2\]\[13\] LUT.vhdl(23) " "Inferred latch for \"BA\[2\]\[13\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003967 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[2\]\[14\] LUT.vhdl(23) " "Inferred latch for \"BA\[2\]\[14\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003967 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[2\]\[15\] LUT.vhdl(23) " "Inferred latch for \"BA\[2\]\[15\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003967 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[1\]\[0\] LUT.vhdl(23) " "Inferred latch for \"BA\[1\]\[0\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003967 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[1\]\[1\] LUT.vhdl(23) " "Inferred latch for \"BA\[1\]\[1\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003967 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[1\]\[2\] LUT.vhdl(23) " "Inferred latch for \"BA\[1\]\[2\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003967 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[1\]\[3\] LUT.vhdl(23) " "Inferred latch for \"BA\[1\]\[3\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003967 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[1\]\[4\] LUT.vhdl(23) " "Inferred latch for \"BA\[1\]\[4\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003967 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[1\]\[5\] LUT.vhdl(23) " "Inferred latch for \"BA\[1\]\[5\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003967 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[1\]\[6\] LUT.vhdl(23) " "Inferred latch for \"BA\[1\]\[6\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003967 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[1\]\[7\] LUT.vhdl(23) " "Inferred latch for \"BA\[1\]\[7\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003967 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[1\]\[8\] LUT.vhdl(23) " "Inferred latch for \"BA\[1\]\[8\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003967 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[1\]\[9\] LUT.vhdl(23) " "Inferred latch for \"BA\[1\]\[9\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003968 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[1\]\[10\] LUT.vhdl(23) " "Inferred latch for \"BA\[1\]\[10\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003968 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[1\]\[11\] LUT.vhdl(23) " "Inferred latch for \"BA\[1\]\[11\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003968 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[1\]\[12\] LUT.vhdl(23) " "Inferred latch for \"BA\[1\]\[12\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003968 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[1\]\[13\] LUT.vhdl(23) " "Inferred latch for \"BA\[1\]\[13\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003968 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[1\]\[14\] LUT.vhdl(23) " "Inferred latch for \"BA\[1\]\[14\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003968 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[1\]\[15\] LUT.vhdl(23) " "Inferred latch for \"BA\[1\]\[15\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003968 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[0\]\[0\] LUT.vhdl(23) " "Inferred latch for \"BA\[0\]\[0\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003968 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[0\]\[1\] LUT.vhdl(23) " "Inferred latch for \"BA\[0\]\[1\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003968 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[0\]\[2\] LUT.vhdl(23) " "Inferred latch for \"BA\[0\]\[2\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003968 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[0\]\[3\] LUT.vhdl(23) " "Inferred latch for \"BA\[0\]\[3\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003968 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[0\]\[4\] LUT.vhdl(23) " "Inferred latch for \"BA\[0\]\[4\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003968 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[0\]\[5\] LUT.vhdl(23) " "Inferred latch for \"BA\[0\]\[5\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003968 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[0\]\[6\] LUT.vhdl(23) " "Inferred latch for \"BA\[0\]\[6\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003968 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[0\]\[7\] LUT.vhdl(23) " "Inferred latch for \"BA\[0\]\[7\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003968 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[0\]\[8\] LUT.vhdl(23) " "Inferred latch for \"BA\[0\]\[8\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003968 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[0\]\[9\] LUT.vhdl(23) " "Inferred latch for \"BA\[0\]\[9\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003968 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[0\]\[10\] LUT.vhdl(23) " "Inferred latch for \"BA\[0\]\[10\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003968 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[0\]\[11\] LUT.vhdl(23) " "Inferred latch for \"BA\[0\]\[11\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003968 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[0\]\[12\] LUT.vhdl(23) " "Inferred latch for \"BA\[0\]\[12\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003968 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[0\]\[13\] LUT.vhdl(23) " "Inferred latch for \"BA\[0\]\[13\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003968 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[0\]\[14\] LUT.vhdl(23) " "Inferred latch for \"BA\[0\]\[14\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003968 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[0\]\[15\] LUT.vhdl(23) " "Inferred latch for \"BA\[0\]\[15\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003968 "|DUT|datapath:add_instance|LUT:LUT_FLUSH"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_reg datapath:add_instance\|pipe_reg:PC " "Elaborating entity \"pipe_reg\" for hierarchy \"datapath:add_instance\|pipe_reg:PC\"" {  } { { "datapath.vhdl" "PC" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652214003970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_1 datapath:add_instance\|ALU_1:main_alu_1 " "Elaborating entity \"ALU_1\" for hierarchy \"datapath:add_instance\|ALU_1:main_alu_1\"" {  } { { "datapath.vhdl" "main_alu_1" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652214003972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_mem datapath:add_instance\|ram_mem:code_mem " "Elaborating entity \"ram_mem\" for hierarchy \"datapath:add_instance\|ram_mem:code_mem\"" {  } { { "datapath.vhdl" "code_mem" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652214003973 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset ram_mem.vhdl(25) " "VHDL Process Statement warning at ram_mem.vhdl(25): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652214003974 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ram_block ram_mem.vhdl(23) " "VHDL Process Statement warning at ram_mem.vhdl(23): inferring latch(es) for signal or variable \"ram_block\", which holds its previous value in one or more paths through the process" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652214003975 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[13\]\[0\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[13\]\[0\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003978 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[13\]\[1\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[13\]\[1\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003978 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[13\]\[2\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[13\]\[2\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003978 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[13\]\[3\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[13\]\[3\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003978 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[13\]\[4\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[13\]\[4\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003978 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[13\]\[5\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[13\]\[5\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003978 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[13\]\[6\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[13\]\[6\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003978 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[13\]\[7\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[13\]\[7\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003978 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[13\]\[8\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[13\]\[8\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003978 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[13\]\[9\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[13\]\[9\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003978 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[13\]\[10\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[13\]\[10\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003978 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[13\]\[11\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[13\]\[11\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003979 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[13\]\[12\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[13\]\[12\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003979 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[13\]\[13\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[13\]\[13\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003979 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[13\]\[14\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[13\]\[14\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003979 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[13\]\[15\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[13\]\[15\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003979 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[12\]\[0\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[12\]\[0\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003979 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[12\]\[1\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[12\]\[1\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003979 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[12\]\[2\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[12\]\[2\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003979 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[12\]\[3\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[12\]\[3\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003979 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[12\]\[4\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[12\]\[4\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003979 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[12\]\[5\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[12\]\[5\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003980 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[12\]\[6\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[12\]\[6\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003980 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[12\]\[7\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[12\]\[7\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003980 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[12\]\[8\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[12\]\[8\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003980 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[12\]\[9\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[12\]\[9\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003980 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[12\]\[10\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[12\]\[10\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003980 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[12\]\[11\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[12\]\[11\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003980 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[12\]\[12\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[12\]\[12\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003980 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[12\]\[13\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[12\]\[13\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003980 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[12\]\[14\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[12\]\[14\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003980 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[12\]\[15\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[12\]\[15\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003980 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[7\]\[0\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[7\]\[0\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003980 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[7\]\[1\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[7\]\[1\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003980 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[7\]\[2\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[7\]\[2\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003981 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[7\]\[3\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[7\]\[3\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003981 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[7\]\[4\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[7\]\[4\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003981 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[7\]\[5\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[7\]\[5\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003981 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[7\]\[6\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[7\]\[6\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003981 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[7\]\[7\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[7\]\[7\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003981 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[7\]\[8\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[7\]\[8\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003981 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[7\]\[9\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[7\]\[9\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003981 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[7\]\[10\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[7\]\[10\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003981 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[7\]\[11\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[7\]\[11\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003981 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[7\]\[12\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[7\]\[12\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003981 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[7\]\[13\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[7\]\[13\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003981 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[7\]\[14\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[7\]\[14\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003982 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[7\]\[15\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[7\]\[15\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003982 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[6\]\[0\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[6\]\[0\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003982 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[6\]\[1\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[6\]\[1\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003982 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[6\]\[2\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[6\]\[2\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003982 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[6\]\[3\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[6\]\[3\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003982 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[6\]\[4\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[6\]\[4\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003982 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[6\]\[5\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[6\]\[5\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003982 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[6\]\[6\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[6\]\[6\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003982 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[6\]\[7\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[6\]\[7\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003982 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[6\]\[8\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[6\]\[8\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003982 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[6\]\[9\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[6\]\[9\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003983 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[6\]\[10\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[6\]\[10\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003983 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[6\]\[11\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[6\]\[11\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003983 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[6\]\[12\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[6\]\[12\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003983 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[6\]\[13\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[6\]\[13\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003983 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[6\]\[14\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[6\]\[14\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003983 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[6\]\[15\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[6\]\[15\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003983 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[5\]\[0\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[5\]\[0\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003983 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[5\]\[1\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[5\]\[1\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003983 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[5\]\[2\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[5\]\[2\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003984 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[5\]\[3\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[5\]\[3\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003984 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[5\]\[4\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[5\]\[4\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003984 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[5\]\[5\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[5\]\[5\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003984 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[5\]\[6\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[5\]\[6\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003984 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[5\]\[7\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[5\]\[7\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003984 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[5\]\[8\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[5\]\[8\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003984 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[5\]\[9\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[5\]\[9\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003984 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[5\]\[10\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[5\]\[10\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003985 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[5\]\[11\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[5\]\[11\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003985 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[5\]\[12\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[5\]\[12\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003985 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[5\]\[13\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[5\]\[13\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003985 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[5\]\[14\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[5\]\[14\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003985 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[5\]\[15\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[5\]\[15\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003985 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[4\]\[0\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[4\]\[0\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003985 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[4\]\[1\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[4\]\[1\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003985 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[4\]\[2\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[4\]\[2\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003986 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[4\]\[3\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[4\]\[3\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003986 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[4\]\[4\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[4\]\[4\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003986 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[4\]\[5\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[4\]\[5\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003986 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[4\]\[6\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[4\]\[6\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003986 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[4\]\[7\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[4\]\[7\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003986 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[4\]\[8\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[4\]\[8\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003986 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[4\]\[9\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[4\]\[9\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003986 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[4\]\[10\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[4\]\[10\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003986 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[4\]\[11\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[4\]\[11\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003986 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[4\]\[12\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[4\]\[12\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003986 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[4\]\[13\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[4\]\[13\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003986 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[4\]\[14\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[4\]\[14\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003987 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[4\]\[15\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[4\]\[15\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003987 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[3\]\[0\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[3\]\[0\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003987 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[3\]\[1\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[3\]\[1\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003987 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[3\]\[2\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[3\]\[2\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003987 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[3\]\[3\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[3\]\[3\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003987 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[3\]\[4\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[3\]\[4\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003987 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[3\]\[5\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[3\]\[5\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003987 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[3\]\[6\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[3\]\[6\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003987 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[3\]\[7\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[3\]\[7\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003987 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[3\]\[8\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[3\]\[8\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003987 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[3\]\[9\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[3\]\[9\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003987 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[3\]\[10\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[3\]\[10\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003987 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[3\]\[11\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[3\]\[11\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003988 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[3\]\[12\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[3\]\[12\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003988 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[3\]\[13\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[3\]\[13\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003988 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[3\]\[14\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[3\]\[14\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003988 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[3\]\[15\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[3\]\[15\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003988 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[2\]\[0\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[2\]\[0\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003988 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[2\]\[1\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[2\]\[1\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003988 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[2\]\[2\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[2\]\[2\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003988 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[2\]\[3\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[2\]\[3\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003988 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[2\]\[4\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[2\]\[4\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003988 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[2\]\[5\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[2\]\[5\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003988 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[2\]\[6\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[2\]\[6\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003988 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[2\]\[7\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[2\]\[7\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003988 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[2\]\[8\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[2\]\[8\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003989 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[2\]\[9\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[2\]\[9\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003989 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[2\]\[10\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[2\]\[10\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003989 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[2\]\[11\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[2\]\[11\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003989 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[2\]\[12\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[2\]\[12\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003989 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[2\]\[13\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[2\]\[13\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003989 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[2\]\[14\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[2\]\[14\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003989 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[2\]\[15\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[2\]\[15\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003989 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[1\]\[0\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[1\]\[0\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003989 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[1\]\[1\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[1\]\[1\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003989 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[1\]\[2\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[1\]\[2\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003989 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[1\]\[3\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[1\]\[3\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003990 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[1\]\[4\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[1\]\[4\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003990 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[1\]\[5\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[1\]\[5\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003990 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[1\]\[6\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[1\]\[6\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003990 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[1\]\[7\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[1\]\[7\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003990 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[1\]\[8\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[1\]\[8\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003990 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[1\]\[9\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[1\]\[9\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003990 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[1\]\[10\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[1\]\[10\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003990 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[1\]\[11\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[1\]\[11\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003990 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[1\]\[12\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[1\]\[12\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003990 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[1\]\[13\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[1\]\[13\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003990 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[1\]\[14\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[1\]\[14\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003990 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[1\]\[15\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[1\]\[15\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003990 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[0\]\[0\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[0\]\[0\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003991 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[0\]\[1\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[0\]\[1\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003991 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[0\]\[2\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[0\]\[2\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003991 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[0\]\[3\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[0\]\[3\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003991 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[0\]\[4\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[0\]\[4\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003991 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[0\]\[5\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[0\]\[5\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003991 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[0\]\[6\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[0\]\[6\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003991 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[0\]\[7\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[0\]\[7\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003991 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[0\]\[8\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[0\]\[8\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003991 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[0\]\[9\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[0\]\[9\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003991 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[0\]\[10\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[0\]\[10\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003991 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[0\]\[11\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[0\]\[11\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003991 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[0\]\[12\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[0\]\[12\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003992 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[0\]\[13\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[0\]\[13\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003992 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[0\]\[14\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[0\]\[14\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003992 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[0\]\[15\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[0\]\[15\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214003992 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sel_sign_extender datapath:add_instance\|sel_sign_extender:sign_extender " "Elaborating entity \"sel_sign_extender\" for hierarchy \"datapath:add_instance\|sel_sign_extender:sign_extender\"" {  } { { "datapath.vhdl" "sign_extender" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652214004007 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "condition sel_sign_extender.vhd(28) " "VHDL Process Statement warning at sel_sign_extender.vhd(28): signal \"condition\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sel_sign_extender.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/sel_sign_extender.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652214004009 "|DUT|datapath:add_instance|sel_sign_extender:sign_extender"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_op sel_sign_extender.vhd(48) " "VHDL Process Statement warning at sel_sign_extender.vhd(48): signal \"temp_op\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sel_sign_extender.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/sel_sign_extender.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652214004009 "|DUT|datapath:add_instance|sel_sign_extender:sign_extender"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Oprd_Sel datapath:add_instance\|ALU_Oprd_Sel:Alu_Oprd_sel1 " "Elaborating entity \"ALU_Oprd_Sel\" for hierarchy \"datapath:add_instance\|ALU_Oprd_Sel:Alu_Oprd_sel1\"" {  } { { "datapath.vhdl" "Alu_Oprd_sel1" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652214004010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "priority_mux datapath:add_instance\|priority_mux:Prio_mux_1 " "Elaborating entity \"priority_mux\" for hierarchy \"datapath:add_instance\|priority_mux:Prio_mux_1\"" {  } { { "datapath.vhdl" "Prio_mux_1" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652214004011 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sel priority_mux.vhdl(19) " "VHDL Process Statement warning at priority_mux.vhdl(19): signal \"sel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "priority_mux.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/priority_mux.vhdl" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652214004012 "|DUT|datapath:add_instance|priority_mux:Prio_mux_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sel priority_mux.vhdl(21) " "VHDL Process Statement warning at priority_mux.vhdl(21): signal \"sel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "priority_mux.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/priority_mux.vhdl" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652214004012 "|DUT|datapath:add_instance|priority_mux:Prio_mux_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sel priority_mux.vhdl(23) " "VHDL Process Statement warning at priority_mux.vhdl(23): signal \"sel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "priority_mux.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/priority_mux.vhdl" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652214004012 "|DUT|datapath:add_instance|priority_mux:Prio_mux_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Addr_cmp datapath:add_instance\|Addr_cmp:Addr_cmp_1 " "Elaborating entity \"Addr_cmp\" for hierarchy \"datapath:add_instance\|Addr_cmp:Addr_cmp_1\"" {  } { { "datapath.vhdl" "Addr_cmp_1" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652214004019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Oper_Sel datapath:add_instance\|ALU_Oper_Sel:alu_oper_sel1 " "Elaborating entity \"ALU_Oper_Sel\" for hierarchy \"datapath:add_instance\|ALU_Oper_Sel:alu_oper_sel1\"" {  } { { "datapath.vhdl" "alu_oper_sel1" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652214004024 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_op ALU_Oper_Sel.vhdl(18) " "VHDL Process Statement warning at ALU_Oper_Sel.vhdl(18): inferring latch(es) for signal or variable \"alu_op\", which holds its previous value in one or more paths through the process" {  } { { "ALU_Oper_Sel.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ALU_Oper_Sel.vhdl" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652214004025 "|DUT|datapath:add_instance|ALU_Oper_Sel:alu_oper_sel1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_en ALU_Oper_Sel.vhdl(18) " "VHDL Process Statement warning at ALU_Oper_Sel.vhdl(18): inferring latch(es) for signal or variable \"alu_en\", which holds its previous value in one or more paths through the process" {  } { { "ALU_Oper_Sel.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ALU_Oper_Sel.vhdl" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652214004025 "|DUT|datapath:add_instance|ALU_Oper_Sel:alu_oper_sel1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_en ALU_Oper_Sel.vhdl(18) " "Inferred latch for \"alu_en\" at ALU_Oper_Sel.vhdl(18)" {  } { { "ALU_Oper_Sel.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ALU_Oper_Sel.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004026 "|DUT|datapath:add_instance|ALU_Oper_Sel:alu_oper_sel1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[0\] ALU_Oper_Sel.vhdl(18) " "Inferred latch for \"alu_op\[0\]\" at ALU_Oper_Sel.vhdl(18)" {  } { { "ALU_Oper_Sel.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ALU_Oper_Sel.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004026 "|DUT|datapath:add_instance|ALU_Oper_Sel:alu_oper_sel1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[1\] ALU_Oper_Sel.vhdl(18) " "Inferred latch for \"alu_op\[1\]\" at ALU_Oper_Sel.vhdl(18)" {  } { { "ALU_Oper_Sel.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ALU_Oper_Sel.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004026 "|DUT|datapath:add_instance|ALU_Oper_Sel:alu_oper_sel1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_enable datapath:add_instance\|write_enable:WB_WR_EN " "Elaborating entity \"write_enable\" for hierarchy \"datapath:add_instance\|write_enable:WB_WR_EN\"" {  } { { "datapath.vhdl" "WB_WR_EN" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652214004033 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable write_enable.vhd(53) " "VHDL Process Statement warning at write_enable.vhd(53): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "write_enable.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/write_enable.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652214004034 "|write_enable"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu datapath:add_instance\|alu:main_alu " "Elaborating entity \"alu\" for hierarchy \"datapath:add_instance\|alu:main_alu\"" {  } { { "datapath.vhdl" "main_alu" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652214004035 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "add_temp alu.vhdl(86) " "VHDL Process Statement warning at alu.vhdl(86): signal \"add_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652214004037 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "add_temp alu.vhdl(87) " "VHDL Process Statement warning at alu.vhdl(87): signal \"add_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652214004037 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "adl_temp alu.vhdl(90) " "VHDL Process Statement warning at alu.vhdl(90): signal \"adl_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652214004037 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "adl_temp alu.vhdl(91) " "VHDL Process Statement warning at alu.vhdl(91): signal \"adl_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652214004037 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "adl_temp alu.vhdl(92) " "VHDL Process Statement warning at alu.vhdl(92): signal \"adl_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652214004038 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dest_temp alu.vhdl(95) " "VHDL Process Statement warning at alu.vhdl(95): signal \"dest_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652214004038 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dest alu.vhdl(72) " "VHDL Process Statement warning at alu.vhdl(72): inferring latch(es) for signal or variable \"dest\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652214004038 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dest_temp alu.vhdl(72) " "VHDL Process Statement warning at alu.vhdl(72): inferring latch(es) for signal or variable \"dest_temp\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652214004038 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "C alu.vhdl(72) " "VHDL Process Statement warning at alu.vhdl(72): inferring latch(es) for signal or variable \"C\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652214004039 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Z alu.vhdl(72) " "VHDL Process Statement warning at alu.vhdl(72): inferring latch(es) for signal or variable \"Z\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652214004039 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z alu.vhdl(72) " "Inferred latch for \"Z\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004040 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C alu.vhdl(72) " "Inferred latch for \"C\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004040 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[0\] alu.vhdl(72) " "Inferred latch for \"dest_temp\[0\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004041 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[1\] alu.vhdl(72) " "Inferred latch for \"dest_temp\[1\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004041 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[2\] alu.vhdl(72) " "Inferred latch for \"dest_temp\[2\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004041 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[3\] alu.vhdl(72) " "Inferred latch for \"dest_temp\[3\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004041 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[4\] alu.vhdl(72) " "Inferred latch for \"dest_temp\[4\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004041 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[5\] alu.vhdl(72) " "Inferred latch for \"dest_temp\[5\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004041 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[6\] alu.vhdl(72) " "Inferred latch for \"dest_temp\[6\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004041 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[7\] alu.vhdl(72) " "Inferred latch for \"dest_temp\[7\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004041 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[8\] alu.vhdl(72) " "Inferred latch for \"dest_temp\[8\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004041 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[9\] alu.vhdl(72) " "Inferred latch for \"dest_temp\[9\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004042 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[10\] alu.vhdl(72) " "Inferred latch for \"dest_temp\[10\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004042 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[11\] alu.vhdl(72) " "Inferred latch for \"dest_temp\[11\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004042 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[12\] alu.vhdl(72) " "Inferred latch for \"dest_temp\[12\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004042 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[13\] alu.vhdl(72) " "Inferred latch for \"dest_temp\[13\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004042 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[14\] alu.vhdl(72) " "Inferred latch for \"dest_temp\[14\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004042 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[15\] alu.vhdl(72) " "Inferred latch for \"dest_temp\[15\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004042 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[0\] alu.vhdl(72) " "Inferred latch for \"dest\[0\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004042 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[1\] alu.vhdl(72) " "Inferred latch for \"dest\[1\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004042 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[2\] alu.vhdl(72) " "Inferred latch for \"dest\[2\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004043 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[3\] alu.vhdl(72) " "Inferred latch for \"dest\[3\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004043 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[4\] alu.vhdl(72) " "Inferred latch for \"dest\[4\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004043 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[5\] alu.vhdl(72) " "Inferred latch for \"dest\[5\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004043 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[6\] alu.vhdl(72) " "Inferred latch for \"dest\[6\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004043 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[7\] alu.vhdl(72) " "Inferred latch for \"dest\[7\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004043 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[8\] alu.vhdl(72) " "Inferred latch for \"dest\[8\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004043 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[9\] alu.vhdl(72) " "Inferred latch for \"dest\[9\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004043 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[10\] alu.vhdl(72) " "Inferred latch for \"dest\[10\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004043 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[11\] alu.vhdl(72) " "Inferred latch for \"dest\[11\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004044 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[12\] alu.vhdl(72) " "Inferred latch for \"dest\[12\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004044 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[13\] alu.vhdl(72) " "Inferred latch for \"dest\[13\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004044 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[14\] alu.vhdl(72) " "Inferred latch for \"dest\[14\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004044 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[15\] alu.vhdl(72) " "Inferred latch for \"dest\[15\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004044 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_pred datapath:add_instance\|pc_pred:pc_predictor " "Elaborating entity \"pc_pred\" for hierarchy \"datapath:add_instance\|pc_pred:pc_predictor\"" {  } { { "datapath.vhdl" "pc_predictor" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652214004055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BEQ_jcheck datapath:add_instance\|BEQ_jcheck:BEQ_JCHECK1 " "Elaborating entity \"BEQ_jcheck\" for hierarchy \"datapath:add_instance\|BEQ_jcheck:BEQ_JCHECK1\"" {  } { { "datapath.vhdl" "BEQ_JCHECK1" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652214004065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem datapath:add_instance\|data_mem:data_mem1 " "Elaborating entity \"data_mem\" for hierarchy \"datapath:add_instance\|data_mem:data_mem1\"" {  } { { "datapath.vhdl" "data_mem1" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652214004066 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset data_mem.vhdl(32) " "VHDL Process Statement warning at data_mem.vhdl(32): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652214004072 "|DUT|datapath:add_instance|data_mem:data_mem1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "staller datapath:add_instance\|staller:stl " "Elaborating entity \"staller\" for hierarchy \"datapath:add_instance\|staller:stl\"" {  } { { "datapath.vhdl" "stl" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652214004072 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CS staller.vhd(75) " "VHDL Process Statement warning at staller.vhd(75): signal \"CS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "staller.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/staller.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652214004073 "|DUT|datapath:add_instance|staller:stl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile datapath:add_instance\|registerFile:RF " "Elaborating entity \"registerFile\" for hierarchy \"datapath:add_instance\|registerFile:RF\"" {  } { { "datapath.vhdl" "RF" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652214004074 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in registerFile.vhdl(33) " "VHDL Process Statement warning at registerFile.vhdl(33): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652214004081 "|datapath|registerFile:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addr_in registerFile.vhdl(33) " "VHDL Process Statement warning at registerFile.vhdl(33): signal \"addr_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652214004081 "|datapath|registerFile:RF"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "registers registerFile.vhdl(30) " "VHDL Process Statement warning at registerFile.vhdl(30): inferring latch(es) for signal or variable \"registers\", which holds its previous value in one or more paths through the process" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652214004081 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[0\] registerFile.vhdl(30) " "Inferred latch for \"registers\[7\]\[0\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004081 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[1\] registerFile.vhdl(30) " "Inferred latch for \"registers\[7\]\[1\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004081 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[2\] registerFile.vhdl(30) " "Inferred latch for \"registers\[7\]\[2\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004081 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[3\] registerFile.vhdl(30) " "Inferred latch for \"registers\[7\]\[3\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004081 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[4\] registerFile.vhdl(30) " "Inferred latch for \"registers\[7\]\[4\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004081 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[5\] registerFile.vhdl(30) " "Inferred latch for \"registers\[7\]\[5\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004081 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[6\] registerFile.vhdl(30) " "Inferred latch for \"registers\[7\]\[6\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004081 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[7\] registerFile.vhdl(30) " "Inferred latch for \"registers\[7\]\[7\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004081 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[8\] registerFile.vhdl(30) " "Inferred latch for \"registers\[7\]\[8\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004081 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[9\] registerFile.vhdl(30) " "Inferred latch for \"registers\[7\]\[9\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004081 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[10\] registerFile.vhdl(30) " "Inferred latch for \"registers\[7\]\[10\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004081 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[11\] registerFile.vhdl(30) " "Inferred latch for \"registers\[7\]\[11\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004081 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[12\] registerFile.vhdl(30) " "Inferred latch for \"registers\[7\]\[12\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004081 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[13\] registerFile.vhdl(30) " "Inferred latch for \"registers\[7\]\[13\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004081 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[14\] registerFile.vhdl(30) " "Inferred latch for \"registers\[7\]\[14\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004081 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[15\] registerFile.vhdl(30) " "Inferred latch for \"registers\[7\]\[15\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004082 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[0\] registerFile.vhdl(30) " "Inferred latch for \"registers\[6\]\[0\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004082 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[1\] registerFile.vhdl(30) " "Inferred latch for \"registers\[6\]\[1\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004082 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[2\] registerFile.vhdl(30) " "Inferred latch for \"registers\[6\]\[2\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004082 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[3\] registerFile.vhdl(30) " "Inferred latch for \"registers\[6\]\[3\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004082 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[4\] registerFile.vhdl(30) " "Inferred latch for \"registers\[6\]\[4\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004082 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[5\] registerFile.vhdl(30) " "Inferred latch for \"registers\[6\]\[5\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004082 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[6\] registerFile.vhdl(30) " "Inferred latch for \"registers\[6\]\[6\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004082 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[7\] registerFile.vhdl(30) " "Inferred latch for \"registers\[6\]\[7\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004082 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[8\] registerFile.vhdl(30) " "Inferred latch for \"registers\[6\]\[8\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004082 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[9\] registerFile.vhdl(30) " "Inferred latch for \"registers\[6\]\[9\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004082 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[10\] registerFile.vhdl(30) " "Inferred latch for \"registers\[6\]\[10\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004082 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[11\] registerFile.vhdl(30) " "Inferred latch for \"registers\[6\]\[11\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004082 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[12\] registerFile.vhdl(30) " "Inferred latch for \"registers\[6\]\[12\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004082 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[13\] registerFile.vhdl(30) " "Inferred latch for \"registers\[6\]\[13\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004082 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[14\] registerFile.vhdl(30) " "Inferred latch for \"registers\[6\]\[14\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004082 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[15\] registerFile.vhdl(30) " "Inferred latch for \"registers\[6\]\[15\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004082 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[0\] registerFile.vhdl(30) " "Inferred latch for \"registers\[5\]\[0\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004082 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[1\] registerFile.vhdl(30) " "Inferred latch for \"registers\[5\]\[1\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004082 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[2\] registerFile.vhdl(30) " "Inferred latch for \"registers\[5\]\[2\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004082 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[3\] registerFile.vhdl(30) " "Inferred latch for \"registers\[5\]\[3\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004082 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[4\] registerFile.vhdl(30) " "Inferred latch for \"registers\[5\]\[4\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004082 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[5\] registerFile.vhdl(30) " "Inferred latch for \"registers\[5\]\[5\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004082 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[6\] registerFile.vhdl(30) " "Inferred latch for \"registers\[5\]\[6\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004083 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[7\] registerFile.vhdl(30) " "Inferred latch for \"registers\[5\]\[7\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004083 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[8\] registerFile.vhdl(30) " "Inferred latch for \"registers\[5\]\[8\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004083 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[9\] registerFile.vhdl(30) " "Inferred latch for \"registers\[5\]\[9\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004083 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[10\] registerFile.vhdl(30) " "Inferred latch for \"registers\[5\]\[10\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004083 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[11\] registerFile.vhdl(30) " "Inferred latch for \"registers\[5\]\[11\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004083 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[12\] registerFile.vhdl(30) " "Inferred latch for \"registers\[5\]\[12\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004083 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[13\] registerFile.vhdl(30) " "Inferred latch for \"registers\[5\]\[13\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004083 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[14\] registerFile.vhdl(30) " "Inferred latch for \"registers\[5\]\[14\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004083 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[15\] registerFile.vhdl(30) " "Inferred latch for \"registers\[5\]\[15\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004083 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[0\] registerFile.vhdl(30) " "Inferred latch for \"registers\[4\]\[0\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004083 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[1\] registerFile.vhdl(30) " "Inferred latch for \"registers\[4\]\[1\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004083 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[2\] registerFile.vhdl(30) " "Inferred latch for \"registers\[4\]\[2\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004083 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[3\] registerFile.vhdl(30) " "Inferred latch for \"registers\[4\]\[3\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004083 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[4\] registerFile.vhdl(30) " "Inferred latch for \"registers\[4\]\[4\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004083 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[5\] registerFile.vhdl(30) " "Inferred latch for \"registers\[4\]\[5\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004083 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[6\] registerFile.vhdl(30) " "Inferred latch for \"registers\[4\]\[6\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004083 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[7\] registerFile.vhdl(30) " "Inferred latch for \"registers\[4\]\[7\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004083 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[8\] registerFile.vhdl(30) " "Inferred latch for \"registers\[4\]\[8\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004083 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[9\] registerFile.vhdl(30) " "Inferred latch for \"registers\[4\]\[9\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004083 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[10\] registerFile.vhdl(30) " "Inferred latch for \"registers\[4\]\[10\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004084 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[11\] registerFile.vhdl(30) " "Inferred latch for \"registers\[4\]\[11\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004084 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[12\] registerFile.vhdl(30) " "Inferred latch for \"registers\[4\]\[12\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004084 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[13\] registerFile.vhdl(30) " "Inferred latch for \"registers\[4\]\[13\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004084 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[14\] registerFile.vhdl(30) " "Inferred latch for \"registers\[4\]\[14\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004084 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[15\] registerFile.vhdl(30) " "Inferred latch for \"registers\[4\]\[15\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004084 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[0\] registerFile.vhdl(30) " "Inferred latch for \"registers\[3\]\[0\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004084 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[1\] registerFile.vhdl(30) " "Inferred latch for \"registers\[3\]\[1\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004084 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[2\] registerFile.vhdl(30) " "Inferred latch for \"registers\[3\]\[2\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004084 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[3\] registerFile.vhdl(30) " "Inferred latch for \"registers\[3\]\[3\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004084 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[4\] registerFile.vhdl(30) " "Inferred latch for \"registers\[3\]\[4\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004084 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[5\] registerFile.vhdl(30) " "Inferred latch for \"registers\[3\]\[5\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004084 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[6\] registerFile.vhdl(30) " "Inferred latch for \"registers\[3\]\[6\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004084 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[7\] registerFile.vhdl(30) " "Inferred latch for \"registers\[3\]\[7\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004084 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[8\] registerFile.vhdl(30) " "Inferred latch for \"registers\[3\]\[8\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004084 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[9\] registerFile.vhdl(30) " "Inferred latch for \"registers\[3\]\[9\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004084 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[10\] registerFile.vhdl(30) " "Inferred latch for \"registers\[3\]\[10\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004084 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[11\] registerFile.vhdl(30) " "Inferred latch for \"registers\[3\]\[11\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004084 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[12\] registerFile.vhdl(30) " "Inferred latch for \"registers\[3\]\[12\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004084 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[13\] registerFile.vhdl(30) " "Inferred latch for \"registers\[3\]\[13\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004084 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[14\] registerFile.vhdl(30) " "Inferred latch for \"registers\[3\]\[14\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004084 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[15\] registerFile.vhdl(30) " "Inferred latch for \"registers\[3\]\[15\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004084 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[0\] registerFile.vhdl(30) " "Inferred latch for \"registers\[2\]\[0\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004085 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[1\] registerFile.vhdl(30) " "Inferred latch for \"registers\[2\]\[1\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004085 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[2\] registerFile.vhdl(30) " "Inferred latch for \"registers\[2\]\[2\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004085 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[3\] registerFile.vhdl(30) " "Inferred latch for \"registers\[2\]\[3\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004085 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[4\] registerFile.vhdl(30) " "Inferred latch for \"registers\[2\]\[4\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004085 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[5\] registerFile.vhdl(30) " "Inferred latch for \"registers\[2\]\[5\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004085 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[6\] registerFile.vhdl(30) " "Inferred latch for \"registers\[2\]\[6\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004085 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[7\] registerFile.vhdl(30) " "Inferred latch for \"registers\[2\]\[7\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004085 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[8\] registerFile.vhdl(30) " "Inferred latch for \"registers\[2\]\[8\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004085 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[9\] registerFile.vhdl(30) " "Inferred latch for \"registers\[2\]\[9\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004085 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[10\] registerFile.vhdl(30) " "Inferred latch for \"registers\[2\]\[10\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004085 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[11\] registerFile.vhdl(30) " "Inferred latch for \"registers\[2\]\[11\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004085 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[12\] registerFile.vhdl(30) " "Inferred latch for \"registers\[2\]\[12\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004085 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[13\] registerFile.vhdl(30) " "Inferred latch for \"registers\[2\]\[13\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004085 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[14\] registerFile.vhdl(30) " "Inferred latch for \"registers\[2\]\[14\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004085 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[15\] registerFile.vhdl(30) " "Inferred latch for \"registers\[2\]\[15\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004085 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[0\] registerFile.vhdl(30) " "Inferred latch for \"registers\[1\]\[0\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004085 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[1\] registerFile.vhdl(30) " "Inferred latch for \"registers\[1\]\[1\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004085 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[2\] registerFile.vhdl(30) " "Inferred latch for \"registers\[1\]\[2\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004085 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[3\] registerFile.vhdl(30) " "Inferred latch for \"registers\[1\]\[3\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004085 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[4\] registerFile.vhdl(30) " "Inferred latch for \"registers\[1\]\[4\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004085 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[5\] registerFile.vhdl(30) " "Inferred latch for \"registers\[1\]\[5\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004085 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[6\] registerFile.vhdl(30) " "Inferred latch for \"registers\[1\]\[6\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004086 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[7\] registerFile.vhdl(30) " "Inferred latch for \"registers\[1\]\[7\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004086 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[8\] registerFile.vhdl(30) " "Inferred latch for \"registers\[1\]\[8\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004086 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[9\] registerFile.vhdl(30) " "Inferred latch for \"registers\[1\]\[9\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004086 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[10\] registerFile.vhdl(30) " "Inferred latch for \"registers\[1\]\[10\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004086 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[11\] registerFile.vhdl(30) " "Inferred latch for \"registers\[1\]\[11\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004086 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[12\] registerFile.vhdl(30) " "Inferred latch for \"registers\[1\]\[12\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004086 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[13\] registerFile.vhdl(30) " "Inferred latch for \"registers\[1\]\[13\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004086 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[14\] registerFile.vhdl(30) " "Inferred latch for \"registers\[1\]\[14\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004086 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[15\] registerFile.vhdl(30) " "Inferred latch for \"registers\[1\]\[15\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004086 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[0\] registerFile.vhdl(30) " "Inferred latch for \"registers\[0\]\[0\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004086 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[1\] registerFile.vhdl(30) " "Inferred latch for \"registers\[0\]\[1\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004086 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[2\] registerFile.vhdl(30) " "Inferred latch for \"registers\[0\]\[2\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004086 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[3\] registerFile.vhdl(30) " "Inferred latch for \"registers\[0\]\[3\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004086 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[4\] registerFile.vhdl(30) " "Inferred latch for \"registers\[0\]\[4\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004086 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[5\] registerFile.vhdl(30) " "Inferred latch for \"registers\[0\]\[5\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004086 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[6\] registerFile.vhdl(30) " "Inferred latch for \"registers\[0\]\[6\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004086 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[7\] registerFile.vhdl(30) " "Inferred latch for \"registers\[0\]\[7\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004086 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[8\] registerFile.vhdl(30) " "Inferred latch for \"registers\[0\]\[8\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004086 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[9\] registerFile.vhdl(30) " "Inferred latch for \"registers\[0\]\[9\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004086 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[10\] registerFile.vhdl(30) " "Inferred latch for \"registers\[0\]\[10\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004086 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[11\] registerFile.vhdl(30) " "Inferred latch for \"registers\[0\]\[11\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004087 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[12\] registerFile.vhdl(30) " "Inferred latch for \"registers\[0\]\[12\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004087 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[13\] registerFile.vhdl(30) " "Inferred latch for \"registers\[0\]\[13\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004087 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[14\] registerFile.vhdl(30) " "Inferred latch for \"registers\[0\]\[14\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004087 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[15\] registerFile.vhdl(30) " "Inferred latch for \"registers\[0\]\[15\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004087 "|datapath|registerFile:RF"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_IFD datapath:add_instance\|pipe_IFD:IF_ID_pipe " "Elaborating entity \"pipe_IFD\" for hierarchy \"datapath:add_instance\|pipe_IFD:IF_ID_pipe\"" {  } { { "datapath.vhdl" "IF_ID_pipe" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652214004088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_bit datapath:add_instance\|pipe_IFD:IF_ID_pipe\|pipe_bit:valid_reg " "Elaborating entity \"pipe_bit\" for hierarchy \"datapath:add_instance\|pipe_IFD:IF_ID_pipe\|pipe_bit:valid_reg\"" {  } { { "pipeline_register.vhd" "valid_reg" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652214004090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_IDRR datapath:add_instance\|pipe_IDRR:ID_RR_pipe " "Elaborating entity \"pipe_IDRR\" for hierarchy \"datapath:add_instance\|pipe_IDRR:ID_RR_pipe\"" {  } { { "datapath.vhdl" "ID_RR_pipe" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652214004097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_reg datapath:add_instance\|pipe_IDRR:ID_RR_pipe\|pipe_reg:AD1_reg " "Elaborating entity \"pipe_reg\" for hierarchy \"datapath:add_instance\|pipe_IDRR:ID_RR_pipe\|pipe_reg:AD1_reg\"" {  } { { "pipeline_register.vhd" "AD1_reg" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652214004107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_reg datapath:add_instance\|pipe_IDRR:ID_RR_pipe\|pipe_reg:cond_reg " "Elaborating entity \"pipe_reg\" for hierarchy \"datapath:add_instance\|pipe_IDRR:ID_RR_pipe\|pipe_reg:cond_reg\"" {  } { { "pipeline_register.vhd" "cond_reg" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652214004108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_reg datapath:add_instance\|pipe_IDRR:ID_RR_pipe\|pipe_reg:immd_reg " "Elaborating entity \"pipe_reg\" for hierarchy \"datapath:add_instance\|pipe_IDRR:ID_RR_pipe\|pipe_reg:immd_reg\"" {  } { { "pipeline_register.vhd" "immd_reg" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652214004110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_RREX datapath:add_instance\|pipe_RREX:RR_EXE_pipe " "Elaborating entity \"pipe_RREX\" for hierarchy \"datapath:add_instance\|pipe_RREX:RR_EXE_pipe\"" {  } { { "datapath.vhdl" "RR_EXE_pipe" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652214004112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_EXMEM datapath:add_instance\|pipe_EXMEM:EXE_MEM_pipe " "Elaborating entity \"pipe_EXMEM\" for hierarchy \"datapath:add_instance\|pipe_EXMEM:EXE_MEM_pipe\"" {  } { { "datapath.vhdl" "EXE_MEM_pipe" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652214004119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_MEMWB datapath:add_instance\|pipe_MEMWB:p_mem_wb " "Elaborating entity \"pipe_MEMWB\" for hierarchy \"datapath:add_instance\|pipe_MEMWB:p_mem_wb\"" {  } { { "datapath.vhdl" "p_mem_wb" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652214004127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_interfacer datapath:add_instance\|mem_interfacer:mi " "Elaborating entity \"mem_interfacer\" for hierarchy \"datapath:add_instance\|mem_interfacer:mi\"" {  } { { "datapath.vhdl" "mi" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 471 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652214004133 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Mem_addr mem_interfacer.vhdl(22) " "VHDL Process Statement warning at mem_interfacer.vhdl(22): inferring latch(es) for signal or variable \"Mem_addr\", which holds its previous value in one or more paths through the process" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652214004136 "|datapath|mem_interfacer:mi"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "WB_d3 mem_interfacer.vhdl(22) " "VHDL Process Statement warning at mem_interfacer.vhdl(22): inferring latch(es) for signal or variable \"WB_d3\", which holds its previous value in one or more paths through the process" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652214004136 "|datapath|mem_interfacer:mi"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Mem_in mem_interfacer.vhdl(22) " "VHDL Process Statement warning at mem_interfacer.vhdl(22): inferring latch(es) for signal or variable \"Mem_in\", which holds its previous value in one or more paths through the process" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652214004137 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_in\[0\] mem_interfacer.vhdl(22) " "Inferred latch for \"Mem_in\[0\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004137 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_in\[1\] mem_interfacer.vhdl(22) " "Inferred latch for \"Mem_in\[1\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004137 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_in\[2\] mem_interfacer.vhdl(22) " "Inferred latch for \"Mem_in\[2\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004137 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_in\[3\] mem_interfacer.vhdl(22) " "Inferred latch for \"Mem_in\[3\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004137 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_in\[4\] mem_interfacer.vhdl(22) " "Inferred latch for \"Mem_in\[4\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004137 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_in\[5\] mem_interfacer.vhdl(22) " "Inferred latch for \"Mem_in\[5\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004137 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_in\[6\] mem_interfacer.vhdl(22) " "Inferred latch for \"Mem_in\[6\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004137 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_in\[7\] mem_interfacer.vhdl(22) " "Inferred latch for \"Mem_in\[7\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004137 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_in\[8\] mem_interfacer.vhdl(22) " "Inferred latch for \"Mem_in\[8\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004137 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_in\[9\] mem_interfacer.vhdl(22) " "Inferred latch for \"Mem_in\[9\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004137 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_in\[10\] mem_interfacer.vhdl(22) " "Inferred latch for \"Mem_in\[10\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004137 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_in\[11\] mem_interfacer.vhdl(22) " "Inferred latch for \"Mem_in\[11\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004137 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_in\[12\] mem_interfacer.vhdl(22) " "Inferred latch for \"Mem_in\[12\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004137 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_in\[13\] mem_interfacer.vhdl(22) " "Inferred latch for \"Mem_in\[13\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004137 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_in\[14\] mem_interfacer.vhdl(22) " "Inferred latch for \"Mem_in\[14\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004137 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_in\[15\] mem_interfacer.vhdl(22) " "Inferred latch for \"Mem_in\[15\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004137 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WB_d3\[0\] mem_interfacer.vhdl(22) " "Inferred latch for \"WB_d3\[0\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004137 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WB_d3\[1\] mem_interfacer.vhdl(22) " "Inferred latch for \"WB_d3\[1\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004137 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WB_d3\[2\] mem_interfacer.vhdl(22) " "Inferred latch for \"WB_d3\[2\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004137 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WB_d3\[3\] mem_interfacer.vhdl(22) " "Inferred latch for \"WB_d3\[3\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004137 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WB_d3\[4\] mem_interfacer.vhdl(22) " "Inferred latch for \"WB_d3\[4\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004138 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WB_d3\[5\] mem_interfacer.vhdl(22) " "Inferred latch for \"WB_d3\[5\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004138 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WB_d3\[6\] mem_interfacer.vhdl(22) " "Inferred latch for \"WB_d3\[6\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004138 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WB_d3\[7\] mem_interfacer.vhdl(22) " "Inferred latch for \"WB_d3\[7\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004138 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WB_d3\[8\] mem_interfacer.vhdl(22) " "Inferred latch for \"WB_d3\[8\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004138 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WB_d3\[9\] mem_interfacer.vhdl(22) " "Inferred latch for \"WB_d3\[9\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004138 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WB_d3\[10\] mem_interfacer.vhdl(22) " "Inferred latch for \"WB_d3\[10\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004138 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WB_d3\[11\] mem_interfacer.vhdl(22) " "Inferred latch for \"WB_d3\[11\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004138 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WB_d3\[12\] mem_interfacer.vhdl(22) " "Inferred latch for \"WB_d3\[12\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004138 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WB_d3\[13\] mem_interfacer.vhdl(22) " "Inferred latch for \"WB_d3\[13\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004138 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WB_d3\[14\] mem_interfacer.vhdl(22) " "Inferred latch for \"WB_d3\[14\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004138 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WB_d3\[15\] mem_interfacer.vhdl(22) " "Inferred latch for \"WB_d3\[15\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004138 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_addr\[0\] mem_interfacer.vhdl(22) " "Inferred latch for \"Mem_addr\[0\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004138 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_addr\[1\] mem_interfacer.vhdl(22) " "Inferred latch for \"Mem_addr\[1\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004138 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_addr\[2\] mem_interfacer.vhdl(22) " "Inferred latch for \"Mem_addr\[2\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004138 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_addr\[3\] mem_interfacer.vhdl(22) " "Inferred latch for \"Mem_addr\[3\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004138 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_addr\[4\] mem_interfacer.vhdl(22) " "Inferred latch for \"Mem_addr\[4\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004138 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_addr\[5\] mem_interfacer.vhdl(22) " "Inferred latch for \"Mem_addr\[5\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004138 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_addr\[6\] mem_interfacer.vhdl(22) " "Inferred latch for \"Mem_addr\[6\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004138 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_addr\[7\] mem_interfacer.vhdl(22) " "Inferred latch for \"Mem_addr\[7\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004138 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_addr\[8\] mem_interfacer.vhdl(22) " "Inferred latch for \"Mem_addr\[8\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004138 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_addr\[9\] mem_interfacer.vhdl(22) " "Inferred latch for \"Mem_addr\[9\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004138 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_addr\[10\] mem_interfacer.vhdl(22) " "Inferred latch for \"Mem_addr\[10\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004138 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_addr\[11\] mem_interfacer.vhdl(22) " "Inferred latch for \"Mem_addr\[11\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004139 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_addr\[12\] mem_interfacer.vhdl(22) " "Inferred latch for \"Mem_addr\[12\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004139 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_addr\[13\] mem_interfacer.vhdl(22) " "Inferred latch for \"Mem_addr\[13\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004139 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_addr\[14\] mem_interfacer.vhdl(22) " "Inferred latch for \"Mem_addr\[14\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004139 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_addr\[15\] mem_interfacer.vhdl(22) " "Inferred latch for \"Mem_addr\[15\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004139 "|datapath|mem_interfacer:mi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_dec datapath:add_instance\|inst_dec:id " "Elaborating entity \"inst_dec\" for hierarchy \"datapath:add_instance\|inst_dec:id\"" {  } { { "datapath.vhdl" "id" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652214004139 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "opcode inst_dec.vhdl(9) " "VHDL Signal Declaration warning at inst_dec.vhdl(9): used implicit default value for signal \"opcode\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1652214004141 "|DUT|datapath:add_instance|inst_dec:id"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "junk inst_dec.vhdl(42) " "VHDL Process Statement warning at inst_dec.vhdl(42): signal \"junk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652214004141 "|DUT|datapath:add_instance|inst_dec:id"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "con_junk inst_dec.vhdl(45) " "VHDL Process Statement warning at inst_dec.vhdl(45): signal \"con_junk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652214004141 "|DUT|datapath:add_instance|inst_dec:id"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "con_junk inst_dec.vhdl(52) " "VHDL Process Statement warning at inst_dec.vhdl(52): signal \"con_junk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652214004141 "|DUT|datapath:add_instance|inst_dec:id"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "con_junk inst_dec.vhdl(59) " "VHDL Process Statement warning at inst_dec.vhdl(59): signal \"con_junk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652214004141 "|DUT|datapath:add_instance|inst_dec:id"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "con_junk inst_dec.vhdl(65) " "VHDL Process Statement warning at inst_dec.vhdl(65): signal \"con_junk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652214004141 "|DUT|datapath:add_instance|inst_dec:id"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_junk inst_dec.vhdl(69) " "VHDL Process Statement warning at inst_dec.vhdl(69): signal \"reg_junk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652214004141 "|DUT|datapath:add_instance|inst_dec:id"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "con_junk inst_dec.vhdl(71) " "VHDL Process Statement warning at inst_dec.vhdl(71): signal \"con_junk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652214004141 "|DUT|datapath:add_instance|inst_dec:id"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "con_junk inst_dec.vhdl(77) " "VHDL Process Statement warning at inst_dec.vhdl(77): signal \"con_junk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652214004141 "|DUT|datapath:add_instance|inst_dec:id"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_junk inst_dec.vhdl(81) " "VHDL Process Statement warning at inst_dec.vhdl(81): signal \"reg_junk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652214004141 "|DUT|datapath:add_instance|inst_dec:id"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "con_junk inst_dec.vhdl(83) " "VHDL Process Statement warning at inst_dec.vhdl(83): signal \"con_junk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652214004141 "|DUT|datapath:add_instance|inst_dec:id"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_junk inst_dec.vhdl(86) " "VHDL Process Statement warning at inst_dec.vhdl(86): signal \"reg_junk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652214004141 "|DUT|datapath:add_instance|inst_dec:id"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "con_junk inst_dec.vhdl(89) " "VHDL Process Statement warning at inst_dec.vhdl(89): signal \"con_junk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652214004141 "|DUT|datapath:add_instance|inst_dec:id"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "con_junk inst_dec.vhdl(95) " "VHDL Process Statement warning at inst_dec.vhdl(95): signal \"con_junk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652214004142 "|DUT|datapath:add_instance|inst_dec:id"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_junk inst_dec.vhdl(98) " "VHDL Process Statement warning at inst_dec.vhdl(98): signal \"reg_junk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652214004142 "|DUT|datapath:add_instance|inst_dec:id"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_junk inst_dec.vhdl(99) " "VHDL Process Statement warning at inst_dec.vhdl(99): signal \"reg_junk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652214004142 "|DUT|datapath:add_instance|inst_dec:id"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CZ inst_dec.vhdl(32) " "VHDL Process Statement warning at inst_dec.vhdl(32): inferring latch(es) for signal or variable \"CZ\", which holds its previous value in one or more paths through the process" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652214004142 "|DUT|datapath:add_instance|inst_dec:id"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "AD2 inst_dec.vhdl(32) " "VHDL Process Statement warning at inst_dec.vhdl(32): inferring latch(es) for signal or variable \"AD2\", which holds its previous value in one or more paths through the process" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652214004142 "|DUT|datapath:add_instance|inst_dec:id"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "AD3 inst_dec.vhdl(32) " "VHDL Process Statement warning at inst_dec.vhdl(32): inferring latch(es) for signal or variable \"AD3\", which holds its previous value in one or more paths through the process" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652214004142 "|DUT|datapath:add_instance|inst_dec:id"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "immediate inst_dec.vhdl(32) " "VHDL Process Statement warning at inst_dec.vhdl(32): inferring latch(es) for signal or variable \"immediate\", which holds its previous value in one or more paths through the process" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652214004142 "|DUT|datapath:add_instance|inst_dec:id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[0\] inst_dec.vhdl(32) " "Inferred latch for \"immediate\[0\]\" at inst_dec.vhdl(32)" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004142 "|DUT|datapath:add_instance|inst_dec:id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[1\] inst_dec.vhdl(32) " "Inferred latch for \"immediate\[1\]\" at inst_dec.vhdl(32)" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004142 "|DUT|datapath:add_instance|inst_dec:id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[2\] inst_dec.vhdl(32) " "Inferred latch for \"immediate\[2\]\" at inst_dec.vhdl(32)" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004142 "|DUT|datapath:add_instance|inst_dec:id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[3\] inst_dec.vhdl(32) " "Inferred latch for \"immediate\[3\]\" at inst_dec.vhdl(32)" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004142 "|DUT|datapath:add_instance|inst_dec:id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[4\] inst_dec.vhdl(32) " "Inferred latch for \"immediate\[4\]\" at inst_dec.vhdl(32)" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004142 "|DUT|datapath:add_instance|inst_dec:id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[5\] inst_dec.vhdl(32) " "Inferred latch for \"immediate\[5\]\" at inst_dec.vhdl(32)" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004142 "|DUT|datapath:add_instance|inst_dec:id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[6\] inst_dec.vhdl(32) " "Inferred latch for \"immediate\[6\]\" at inst_dec.vhdl(32)" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004142 "|DUT|datapath:add_instance|inst_dec:id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[7\] inst_dec.vhdl(32) " "Inferred latch for \"immediate\[7\]\" at inst_dec.vhdl(32)" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004142 "|DUT|datapath:add_instance|inst_dec:id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[8\] inst_dec.vhdl(32) " "Inferred latch for \"immediate\[8\]\" at inst_dec.vhdl(32)" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004142 "|DUT|datapath:add_instance|inst_dec:id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[9\] inst_dec.vhdl(32) " "Inferred latch for \"immediate\[9\]\" at inst_dec.vhdl(32)" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004142 "|DUT|datapath:add_instance|inst_dec:id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD3\[0\] inst_dec.vhdl(32) " "Inferred latch for \"AD3\[0\]\" at inst_dec.vhdl(32)" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004142 "|DUT|datapath:add_instance|inst_dec:id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD3\[1\] inst_dec.vhdl(32) " "Inferred latch for \"AD3\[1\]\" at inst_dec.vhdl(32)" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004142 "|DUT|datapath:add_instance|inst_dec:id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD3\[2\] inst_dec.vhdl(32) " "Inferred latch for \"AD3\[2\]\" at inst_dec.vhdl(32)" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004142 "|DUT|datapath:add_instance|inst_dec:id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2\[0\] inst_dec.vhdl(32) " "Inferred latch for \"AD2\[0\]\" at inst_dec.vhdl(32)" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004142 "|DUT|datapath:add_instance|inst_dec:id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2\[1\] inst_dec.vhdl(32) " "Inferred latch for \"AD2\[1\]\" at inst_dec.vhdl(32)" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004143 "|DUT|datapath:add_instance|inst_dec:id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2\[2\] inst_dec.vhdl(32) " "Inferred latch for \"AD2\[2\]\" at inst_dec.vhdl(32)" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004143 "|DUT|datapath:add_instance|inst_dec:id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CZ\[0\] inst_dec.vhdl(32) " "Inferred latch for \"CZ\[0\]\" at inst_dec.vhdl(32)" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004143 "|DUT|datapath:add_instance|inst_dec:id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CZ\[1\] inst_dec.vhdl(32) " "Inferred latch for \"CZ\[1\]\" at inst_dec.vhdl(32)" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214004143 "|DUT|datapath:add_instance|inst_dec:id"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cond_left_shift datapath:add_instance\|cond_left_shift:cls " "Elaborating entity \"cond_left_shift\" for hierarchy \"datapath:add_instance\|cond_left_shift:cls\"" {  } { { "datapath.vhdl" "cls" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652214004144 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_temp cond_left_shift.vhd(41) " "VHDL Process Statement warning at cond_left_shift.vhd(41): signal \"out_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cond_left_shift.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/cond_left_shift.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652214004146 "|DUT|datapath:add_instance|cond_left_shift:cls"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:add_instance\|inst_dec:id\|AD3\[0\] " "LATCH primitive \"datapath:add_instance\|inst_dec:id\|AD3\[0\]\" is permanently enabled" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652214005069 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:add_instance\|inst_dec:id\|AD3\[1\] " "LATCH primitive \"datapath:add_instance\|inst_dec:id\|AD3\[1\]\" is permanently enabled" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652214005069 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:add_instance\|inst_dec:id\|AD3\[2\] " "LATCH primitive \"datapath:add_instance\|inst_dec:id\|AD3\[2\]\" is permanently enabled" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652214005069 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:add_instance\|inst_dec:id\|CZ\[0\] " "LATCH primitive \"datapath:add_instance\|inst_dec:id\|CZ\[0\]\" is permanently enabled" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652214005069 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:add_instance\|inst_dec:id\|CZ\[1\] " "LATCH primitive \"datapath:add_instance\|inst_dec:id\|CZ\[1\]\" is permanently enabled" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652214005070 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:add_instance\|mem_interfacer:mi\|WB_d3\[0\] " "LATCH primitive \"datapath:add_instance\|mem_interfacer:mi\|WB_d3\[0\]\" is permanently enabled" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652214005071 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:add_instance\|mem_interfacer:mi\|WB_d3\[1\] " "LATCH primitive \"datapath:add_instance\|mem_interfacer:mi\|WB_d3\[1\]\" is permanently enabled" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652214005071 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:add_instance\|mem_interfacer:mi\|WB_d3\[2\] " "LATCH primitive \"datapath:add_instance\|mem_interfacer:mi\|WB_d3\[2\]\" is permanently enabled" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652214005071 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:add_instance\|mem_interfacer:mi\|WB_d3\[3\] " "LATCH primitive \"datapath:add_instance\|mem_interfacer:mi\|WB_d3\[3\]\" is permanently enabled" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652214005071 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:add_instance\|mem_interfacer:mi\|WB_d3\[4\] " "LATCH primitive \"datapath:add_instance\|mem_interfacer:mi\|WB_d3\[4\]\" is permanently enabled" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652214005072 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:add_instance\|mem_interfacer:mi\|WB_d3\[5\] " "LATCH primitive \"datapath:add_instance\|mem_interfacer:mi\|WB_d3\[5\]\" is permanently enabled" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652214005072 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:add_instance\|mem_interfacer:mi\|WB_d3\[6\] " "LATCH primitive \"datapath:add_instance\|mem_interfacer:mi\|WB_d3\[6\]\" is permanently enabled" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652214005072 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:add_instance\|mem_interfacer:mi\|WB_d3\[7\] " "LATCH primitive \"datapath:add_instance\|mem_interfacer:mi\|WB_d3\[7\]\" is permanently enabled" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652214005072 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:add_instance\|mem_interfacer:mi\|WB_d3\[8\] " "LATCH primitive \"datapath:add_instance\|mem_interfacer:mi\|WB_d3\[8\]\" is permanently enabled" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652214005072 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:add_instance\|mem_interfacer:mi\|WB_d3\[9\] " "LATCH primitive \"datapath:add_instance\|mem_interfacer:mi\|WB_d3\[9\]\" is permanently enabled" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652214005072 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:add_instance\|mem_interfacer:mi\|WB_d3\[10\] " "LATCH primitive \"datapath:add_instance\|mem_interfacer:mi\|WB_d3\[10\]\" is permanently enabled" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652214005072 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:add_instance\|mem_interfacer:mi\|WB_d3\[11\] " "LATCH primitive \"datapath:add_instance\|mem_interfacer:mi\|WB_d3\[11\]\" is permanently enabled" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652214005072 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:add_instance\|mem_interfacer:mi\|WB_d3\[12\] " "LATCH primitive \"datapath:add_instance\|mem_interfacer:mi\|WB_d3\[12\]\" is permanently enabled" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652214005072 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:add_instance\|mem_interfacer:mi\|WB_d3\[13\] " "LATCH primitive \"datapath:add_instance\|mem_interfacer:mi\|WB_d3\[13\]\" is permanently enabled" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652214005072 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:add_instance\|mem_interfacer:mi\|WB_d3\[14\] " "LATCH primitive \"datapath:add_instance\|mem_interfacer:mi\|WB_d3\[14\]\" is permanently enabled" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652214005072 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:add_instance\|mem_interfacer:mi\|WB_d3\[15\] " "LATCH primitive \"datapath:add_instance\|mem_interfacer:mi\|WB_d3\[15\]\" is permanently enabled" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652214005072 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datapath:add_instance\|registerFile:RF\|registers\[7\]\[0\] " "LATCH primitive \"datapath:add_instance\|registerFile:RF\|registers\[7\]\[0\]\" is permanently disabled" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 1 0 "Analysis & Synthesis" 0 -1 1652214005075 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datapath:add_instance\|registerFile:RF\|registers\[7\]\[1\] " "LATCH primitive \"datapath:add_instance\|registerFile:RF\|registers\[7\]\[1\]\" is permanently disabled" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 1 0 "Analysis & Synthesis" 0 -1 1652214005075 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datapath:add_instance\|registerFile:RF\|registers\[7\]\[2\] " "LATCH primitive \"datapath:add_instance\|registerFile:RF\|registers\[7\]\[2\]\" is permanently disabled" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 1 0 "Analysis & Synthesis" 0 -1 1652214005075 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datapath:add_instance\|registerFile:RF\|registers\[7\]\[3\] " "LATCH primitive \"datapath:add_instance\|registerFile:RF\|registers\[7\]\[3\]\" is permanently disabled" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 1 0 "Analysis & Synthesis" 0 -1 1652214005075 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datapath:add_instance\|registerFile:RF\|registers\[7\]\[4\] " "LATCH primitive \"datapath:add_instance\|registerFile:RF\|registers\[7\]\[4\]\" is permanently disabled" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 1 0 "Analysis & Synthesis" 0 -1 1652214005076 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datapath:add_instance\|registerFile:RF\|registers\[7\]\[5\] " "LATCH primitive \"datapath:add_instance\|registerFile:RF\|registers\[7\]\[5\]\" is permanently disabled" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 1 0 "Analysis & Synthesis" 0 -1 1652214005076 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datapath:add_instance\|registerFile:RF\|registers\[7\]\[6\] " "LATCH primitive \"datapath:add_instance\|registerFile:RF\|registers\[7\]\[6\]\" is permanently disabled" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 1 0 "Analysis & Synthesis" 0 -1 1652214005076 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datapath:add_instance\|registerFile:RF\|registers\[7\]\[7\] " "LATCH primitive \"datapath:add_instance\|registerFile:RF\|registers\[7\]\[7\]\" is permanently disabled" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 1 0 "Analysis & Synthesis" 0 -1 1652214005076 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datapath:add_instance\|registerFile:RF\|registers\[7\]\[8\] " "LATCH primitive \"datapath:add_instance\|registerFile:RF\|registers\[7\]\[8\]\" is permanently disabled" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 1 0 "Analysis & Synthesis" 0 -1 1652214005076 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datapath:add_instance\|registerFile:RF\|registers\[7\]\[9\] " "LATCH primitive \"datapath:add_instance\|registerFile:RF\|registers\[7\]\[9\]\" is permanently disabled" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 1 0 "Analysis & Synthesis" 0 -1 1652214005076 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datapath:add_instance\|registerFile:RF\|registers\[7\]\[10\] " "LATCH primitive \"datapath:add_instance\|registerFile:RF\|registers\[7\]\[10\]\" is permanently disabled" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 1 0 "Analysis & Synthesis" 0 -1 1652214005076 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datapath:add_instance\|registerFile:RF\|registers\[7\]\[11\] " "LATCH primitive \"datapath:add_instance\|registerFile:RF\|registers\[7\]\[11\]\" is permanently disabled" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 1 0 "Analysis & Synthesis" 0 -1 1652214005076 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datapath:add_instance\|registerFile:RF\|registers\[7\]\[12\] " "LATCH primitive \"datapath:add_instance\|registerFile:RF\|registers\[7\]\[12\]\" is permanently disabled" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 1 0 "Analysis & Synthesis" 0 -1 1652214005076 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datapath:add_instance\|registerFile:RF\|registers\[7\]\[13\] " "LATCH primitive \"datapath:add_instance\|registerFile:RF\|registers\[7\]\[13\]\" is permanently disabled" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 1 0 "Analysis & Synthesis" 0 -1 1652214005076 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datapath:add_instance\|registerFile:RF\|registers\[7\]\[14\] " "LATCH primitive \"datapath:add_instance\|registerFile:RF\|registers\[7\]\[14\]\" is permanently disabled" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 1 0 "Analysis & Synthesis" 0 -1 1652214005076 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datapath:add_instance\|registerFile:RF\|registers\[7\]\[15\] " "LATCH primitive \"datapath:add_instance\|registerFile:RF\|registers\[7\]\[15\]\" is permanently disabled" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 1 0 "Analysis & Synthesis" 0 -1 1652214005076 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:add_instance\|alu:main_alu\|dest\[0\] " "LATCH primitive \"datapath:add_instance\|alu:main_alu\|dest\[0\]\" is permanently enabled" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652214005106 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:add_instance\|alu:main_alu\|dest\[1\] " "LATCH primitive \"datapath:add_instance\|alu:main_alu\|dest\[1\]\" is permanently enabled" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652214005106 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:add_instance\|alu:main_alu\|dest\[2\] " "LATCH primitive \"datapath:add_instance\|alu:main_alu\|dest\[2\]\" is permanently enabled" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652214005107 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:add_instance\|alu:main_alu\|dest\[3\] " "LATCH primitive \"datapath:add_instance\|alu:main_alu\|dest\[3\]\" is permanently enabled" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652214005107 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:add_instance\|alu:main_alu\|dest\[4\] " "LATCH primitive \"datapath:add_instance\|alu:main_alu\|dest\[4\]\" is permanently enabled" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652214005107 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:add_instance\|alu:main_alu\|dest\[5\] " "LATCH primitive \"datapath:add_instance\|alu:main_alu\|dest\[5\]\" is permanently enabled" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652214005107 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:add_instance\|alu:main_alu\|dest\[6\] " "LATCH primitive \"datapath:add_instance\|alu:main_alu\|dest\[6\]\" is permanently enabled" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652214005107 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:add_instance\|alu:main_alu\|dest\[7\] " "LATCH primitive \"datapath:add_instance\|alu:main_alu\|dest\[7\]\" is permanently enabled" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652214005107 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:add_instance\|alu:main_alu\|dest\[8\] " "LATCH primitive \"datapath:add_instance\|alu:main_alu\|dest\[8\]\" is permanently enabled" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652214005107 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:add_instance\|alu:main_alu\|dest\[9\] " "LATCH primitive \"datapath:add_instance\|alu:main_alu\|dest\[9\]\" is permanently enabled" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652214005107 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:add_instance\|alu:main_alu\|dest\[10\] " "LATCH primitive \"datapath:add_instance\|alu:main_alu\|dest\[10\]\" is permanently enabled" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652214005107 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:add_instance\|alu:main_alu\|dest\[11\] " "LATCH primitive \"datapath:add_instance\|alu:main_alu\|dest\[11\]\" is permanently enabled" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652214005107 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:add_instance\|alu:main_alu\|dest\[12\] " "LATCH primitive \"datapath:add_instance\|alu:main_alu\|dest\[12\]\" is permanently enabled" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652214005107 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:add_instance\|alu:main_alu\|dest\[13\] " "LATCH primitive \"datapath:add_instance\|alu:main_alu\|dest\[13\]\" is permanently enabled" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652214005107 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:add_instance\|alu:main_alu\|dest\[14\] " "LATCH primitive \"datapath:add_instance\|alu:main_alu\|dest\[14\]\" is permanently enabled" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652214005107 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:add_instance\|alu:main_alu\|dest\[15\] " "LATCH primitive \"datapath:add_instance\|alu:main_alu\|dest\[15\]\" is permanently enabled" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1652214005107 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datapath:add_instance\|registerFile:RF\|registers\[1\]\[0\] " "LATCH primitive \"datapath:add_instance\|registerFile:RF\|registers\[1\]\[0\]\" is permanently disabled" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 1 0 "Analysis & Synthesis" 0 -1 1652214005123 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datapath:add_instance\|registerFile:RF\|registers\[1\]\[1\] " "LATCH primitive \"datapath:add_instance\|registerFile:RF\|registers\[1\]\[1\]\" is permanently disabled" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 1 0 "Analysis & Synthesis" 0 -1 1652214005123 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datapath:add_instance\|registerFile:RF\|registers\[1\]\[2\] " "LATCH primitive \"datapath:add_instance\|registerFile:RF\|registers\[1\]\[2\]\" is permanently disabled" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 1 0 "Analysis & Synthesis" 0 -1 1652214005123 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datapath:add_instance\|registerFile:RF\|registers\[1\]\[3\] " "LATCH primitive \"datapath:add_instance\|registerFile:RF\|registers\[1\]\[3\]\" is permanently disabled" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 1 0 "Analysis & Synthesis" 0 -1 1652214005123 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datapath:add_instance\|registerFile:RF\|registers\[1\]\[4\] " "LATCH primitive \"datapath:add_instance\|registerFile:RF\|registers\[1\]\[4\]\" is permanently disabled" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 1 0 "Analysis & Synthesis" 0 -1 1652214005123 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datapath:add_instance\|registerFile:RF\|registers\[1\]\[5\] " "LATCH primitive \"datapath:add_instance\|registerFile:RF\|registers\[1\]\[5\]\" is permanently disabled" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 1 0 "Analysis & Synthesis" 0 -1 1652214005123 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datapath:add_instance\|registerFile:RF\|registers\[1\]\[6\] " "LATCH primitive \"datapath:add_instance\|registerFile:RF\|registers\[1\]\[6\]\" is permanently disabled" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 1 0 "Analysis & Synthesis" 0 -1 1652214005123 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datapath:add_instance\|registerFile:RF\|registers\[1\]\[7\] " "LATCH primitive \"datapath:add_instance\|registerFile:RF\|registers\[1\]\[7\]\" is permanently disabled" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 1 0 "Analysis & Synthesis" 0 -1 1652214005124 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datapath:add_instance\|registerFile:RF\|registers\[1\]\[8\] " "LATCH primitive \"datapath:add_instance\|registerFile:RF\|registers\[1\]\[8\]\" is permanently disabled" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 1 0 "Analysis & Synthesis" 0 -1 1652214005124 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datapath:add_instance\|registerFile:RF\|registers\[1\]\[9\] " "LATCH primitive \"datapath:add_instance\|registerFile:RF\|registers\[1\]\[9\]\" is permanently disabled" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 1 0 "Analysis & Synthesis" 0 -1 1652214005124 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datapath:add_instance\|registerFile:RF\|registers\[1\]\[10\] " "LATCH primitive \"datapath:add_instance\|registerFile:RF\|registers\[1\]\[10\]\" is permanently disabled" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 1 0 "Analysis & Synthesis" 0 -1 1652214005124 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datapath:add_instance\|registerFile:RF\|registers\[1\]\[11\] " "LATCH primitive \"datapath:add_instance\|registerFile:RF\|registers\[1\]\[11\]\" is permanently disabled" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 1 0 "Analysis & Synthesis" 0 -1 1652214005124 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datapath:add_instance\|registerFile:RF\|registers\[1\]\[12\] " "LATCH primitive \"datapath:add_instance\|registerFile:RF\|registers\[1\]\[12\]\" is permanently disabled" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 1 0 "Analysis & Synthesis" 0 -1 1652214005124 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datapath:add_instance\|registerFile:RF\|registers\[1\]\[13\] " "LATCH primitive \"datapath:add_instance\|registerFile:RF\|registers\[1\]\[13\]\" is permanently disabled" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 1 0 "Analysis & Synthesis" 0 -1 1652214005124 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datapath:add_instance\|registerFile:RF\|registers\[1\]\[14\] " "LATCH primitive \"datapath:add_instance\|registerFile:RF\|registers\[1\]\[14\]\" is permanently disabled" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 1 0 "Analysis & Synthesis" 0 -1 1652214005124 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datapath:add_instance\|registerFile:RF\|registers\[1\]\[15\] " "LATCH primitive \"datapath:add_instance\|registerFile:RF\|registers\[1\]\[15\]\" is permanently disabled" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 1 0 "Analysis & Synthesis" 0 -1 1652214005124 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datapath:add_instance\|registerFile:RF\|registers\[2\]\[0\] " "LATCH primitive \"datapath:add_instance\|registerFile:RF\|registers\[2\]\[0\]\" is permanently disabled" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 1 0 "Analysis & Synthesis" 0 -1 1652214005124 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datapath:add_instance\|registerFile:RF\|registers\[2\]\[1\] " "LATCH primitive \"datapath:add_instance\|registerFile:RF\|registers\[2\]\[1\]\" is permanently disabled" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 1 0 "Analysis & Synthesis" 0 -1 1652214005124 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datapath:add_instance\|registerFile:RF\|registers\[2\]\[2\] " "LATCH primitive \"datapath:add_instance\|registerFile:RF\|registers\[2\]\[2\]\" is permanently disabled" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 1 0 "Analysis & Synthesis" 0 -1 1652214005124 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datapath:add_instance\|registerFile:RF\|registers\[2\]\[3\] " "LATCH primitive \"datapath:add_instance\|registerFile:RF\|registers\[2\]\[3\]\" is permanently disabled" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 1 0 "Analysis & Synthesis" 0 -1 1652214005124 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datapath:add_instance\|registerFile:RF\|registers\[2\]\[4\] " "LATCH primitive \"datapath:add_instance\|registerFile:RF\|registers\[2\]\[4\]\" is permanently disabled" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 1 0 "Analysis & Synthesis" 0 -1 1652214005124 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datapath:add_instance\|registerFile:RF\|registers\[2\]\[5\] " "LATCH primitive \"datapath:add_instance\|registerFile:RF\|registers\[2\]\[5\]\" is permanently disabled" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 1 0 "Analysis & Synthesis" 0 -1 1652214005124 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datapath:add_instance\|registerFile:RF\|registers\[2\]\[6\] " "LATCH primitive \"datapath:add_instance\|registerFile:RF\|registers\[2\]\[6\]\" is permanently disabled" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 1 0 "Analysis & Synthesis" 0 -1 1652214005124 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datapath:add_instance\|registerFile:RF\|registers\[2\]\[7\] " "LATCH primitive \"datapath:add_instance\|registerFile:RF\|registers\[2\]\[7\]\" is permanently disabled" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 1 0 "Analysis & Synthesis" 0 -1 1652214005124 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datapath:add_instance\|registerFile:RF\|registers\[2\]\[8\] " "LATCH primitive \"datapath:add_instance\|registerFile:RF\|registers\[2\]\[8\]\" is permanently disabled" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 1 0 "Analysis & Synthesis" 0 -1 1652214005124 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datapath:add_instance\|registerFile:RF\|registers\[2\]\[9\] " "LATCH primitive \"datapath:add_instance\|registerFile:RF\|registers\[2\]\[9\]\" is permanently disabled" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 1 0 "Analysis & Synthesis" 0 -1 1652214005124 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datapath:add_instance\|registerFile:RF\|registers\[2\]\[10\] " "LATCH primitive \"datapath:add_instance\|registerFile:RF\|registers\[2\]\[10\]\" is permanently disabled" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 1 0 "Analysis & Synthesis" 0 -1 1652214005125 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datapath:add_instance\|registerFile:RF\|registers\[2\]\[11\] " "LATCH primitive \"datapath:add_instance\|registerFile:RF\|registers\[2\]\[11\]\" is permanently disabled" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 1 0 "Analysis & Synthesis" 0 -1 1652214005125 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datapath:add_instance\|registerFile:RF\|registers\[2\]\[12\] " "LATCH primitive \"datapath:add_instance\|registerFile:RF\|registers\[2\]\[12\]\" is permanently disabled" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 1 0 "Analysis & Synthesis" 0 -1 1652214005125 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datapath:add_instance\|registerFile:RF\|registers\[2\]\[13\] " "LATCH primitive \"datapath:add_instance\|registerFile:RF\|registers\[2\]\[13\]\" is permanently disabled" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 1 0 "Analysis & Synthesis" 0 -1 1652214005125 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datapath:add_instance\|registerFile:RF\|registers\[2\]\[14\] " "LATCH primitive \"datapath:add_instance\|registerFile:RF\|registers\[2\]\[14\]\" is permanently disabled" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 1 0 "Analysis & Synthesis" 0 -1 1652214005125 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "datapath:add_instance\|registerFile:RF\|registers\[2\]\[15\] " "LATCH primitive \"datapath:add_instance\|registerFile:RF\|registers\[2\]\[15\]\" is permanently disabled" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 1 0 "Analysis & Synthesis" 0 -1 1652214005125 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[16\] GND " "Pin \"output_vector\[16\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/DUT.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652214005472 "|DUT|output_vector[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[17\] VCC " "Pin \"output_vector\[17\]\" is stuck at VCC" {  } { { "DUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/DUT.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652214005472 "|DUT|output_vector[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[18\] GND " "Pin \"output_vector\[18\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/DUT.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652214005472 "|DUT|output_vector[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[19\] VCC " "Pin \"output_vector\[19\]\" is stuck at VCC" {  } { { "DUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/DUT.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652214005472 "|DUT|output_vector[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[20\] GND " "Pin \"output_vector\[20\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/DUT.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652214005472 "|DUT|output_vector[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[21\] GND " "Pin \"output_vector\[21\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/DUT.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652214005472 "|DUT|output_vector[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[22\] GND " "Pin \"output_vector\[22\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/DUT.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652214005472 "|DUT|output_vector[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[23\] GND " "Pin \"output_vector\[23\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/DUT.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652214005472 "|DUT|output_vector[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[24\] GND " "Pin \"output_vector\[24\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/DUT.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652214005472 "|DUT|output_vector[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[25\] GND " "Pin \"output_vector\[25\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/DUT.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652214005472 "|DUT|output_vector[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[26\] GND " "Pin \"output_vector\[26\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/DUT.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652214005472 "|DUT|output_vector[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[27\] GND " "Pin \"output_vector\[27\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/DUT.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652214005472 "|DUT|output_vector[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[28\] GND " "Pin \"output_vector\[28\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/DUT.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652214005472 "|DUT|output_vector[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[29\] GND " "Pin \"output_vector\[29\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/DUT.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652214005472 "|DUT|output_vector[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[30\] GND " "Pin \"output_vector\[30\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/DUT.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652214005472 "|DUT|output_vector[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[31\] GND " "Pin \"output_vector\[31\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/DUT.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652214005472 "|DUT|output_vector[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[32\] VCC " "Pin \"output_vector\[32\]\" is stuck at VCC" {  } { { "DUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/DUT.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652214005472 "|DUT|output_vector[32]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[33\] VCC " "Pin \"output_vector\[33\]\" is stuck at VCC" {  } { { "DUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/DUT.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652214005472 "|DUT|output_vector[33]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[34\] VCC " "Pin \"output_vector\[34\]\" is stuck at VCC" {  } { { "DUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/DUT.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652214005472 "|DUT|output_vector[34]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[35\] VCC " "Pin \"output_vector\[35\]\" is stuck at VCC" {  } { { "DUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/DUT.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652214005472 "|DUT|output_vector[35]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[36\] GND " "Pin \"output_vector\[36\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/DUT.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652214005472 "|DUT|output_vector[36]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[37\] GND " "Pin \"output_vector\[37\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/DUT.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652214005472 "|DUT|output_vector[37]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[38\] GND " "Pin \"output_vector\[38\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/DUT.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652214005472 "|DUT|output_vector[38]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[39\] GND " "Pin \"output_vector\[39\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/DUT.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652214005472 "|DUT|output_vector[39]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[40\] GND " "Pin \"output_vector\[40\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/DUT.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652214005472 "|DUT|output_vector[40]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[41\] GND " "Pin \"output_vector\[41\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/DUT.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652214005472 "|DUT|output_vector[41]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[42\] GND " "Pin \"output_vector\[42\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/DUT.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652214005472 "|DUT|output_vector[42]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[43\] GND " "Pin \"output_vector\[43\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/DUT.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652214005472 "|DUT|output_vector[43]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[44\] VCC " "Pin \"output_vector\[44\]\" is stuck at VCC" {  } { { "DUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/DUT.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652214005472 "|DUT|output_vector[44]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[45\] GND " "Pin \"output_vector\[45\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/DUT.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652214005472 "|DUT|output_vector[45]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[46\] GND " "Pin \"output_vector\[46\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/DUT.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652214005472 "|DUT|output_vector[46]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[47\] GND " "Pin \"output_vector\[47\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/DUT.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652214005472 "|DUT|output_vector[47]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[64\] GND " "Pin \"output_vector\[64\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/DUT.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652214005472 "|DUT|output_vector[64]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[65\] GND " "Pin \"output_vector\[65\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/DUT.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652214005472 "|DUT|output_vector[65]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[66\] GND " "Pin \"output_vector\[66\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/DUT.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652214005472 "|DUT|output_vector[66]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[67\] GND " "Pin \"output_vector\[67\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/DUT.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652214005472 "|DUT|output_vector[67]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[68\] GND " "Pin \"output_vector\[68\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/DUT.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652214005472 "|DUT|output_vector[68]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[69\] GND " "Pin \"output_vector\[69\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/DUT.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652214005472 "|DUT|output_vector[69]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[70\] GND " "Pin \"output_vector\[70\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/DUT.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652214005472 "|DUT|output_vector[70]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[71\] GND " "Pin \"output_vector\[71\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/DUT.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652214005472 "|DUT|output_vector[71]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[72\] GND " "Pin \"output_vector\[72\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/DUT.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652214005472 "|DUT|output_vector[72]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[73\] GND " "Pin \"output_vector\[73\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/DUT.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652214005472 "|DUT|output_vector[73]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[74\] GND " "Pin \"output_vector\[74\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/DUT.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652214005472 "|DUT|output_vector[74]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[75\] GND " "Pin \"output_vector\[75\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/DUT.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652214005472 "|DUT|output_vector[75]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[76\] GND " "Pin \"output_vector\[76\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/DUT.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652214005472 "|DUT|output_vector[76]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[77\] GND " "Pin \"output_vector\[77\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/DUT.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652214005472 "|DUT|output_vector[77]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[78\] GND " "Pin \"output_vector\[78\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/DUT.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652214005472 "|DUT|output_vector[78]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[79\] GND " "Pin \"output_vector\[79\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/DUT.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652214005472 "|DUT|output_vector[79]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1652214005472 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1652214005600 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "673 " "673 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1652214006010 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/output_files/RISC.map.smsg " "Generated suppressed messages file D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/output_files/RISC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214006182 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1652214006396 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652214006396 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "163 " "Implemented 163 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1652214006442 ""} { "Info" "ICUT_CUT_TM_OPINS" "80 " "Implemented 80 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1652214006442 ""} { "Info" "ICUT_CUT_TM_LCELLS" "81 " "Implemented 81 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1652214006442 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1652214006442 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 119 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 119 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4871 " "Peak virtual memory: 4871 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652214006509 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 11 01:50:06 2022 " "Processing ended: Wed May 11 01:50:06 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652214006509 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652214006509 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652214006509 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652214006509 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1652214008127 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652214008133 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 11 01:50:07 2022 " "Processing started: Wed May 11 01:50:07 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652214008133 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1652214008133 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off RISC -c RISC " "Command: quartus_fit --read_settings_files=off --write_settings_files=off RISC -c RISC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1652214008133 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1652214008255 ""}
{ "Info" "0" "" "Project  = RISC" {  } {  } 0 0 "Project  = RISC" 0 0 "Fitter" 0 0 1652214008256 ""}
{ "Info" "0" "" "Revision = RISC" {  } {  } 0 0 "Revision = RISC" 0 0 "Fitter" 0 0 1652214008256 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Fitter" 0 -1 1652214008484 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1652214008484 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "RISC 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"RISC\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1652214008496 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1652214008558 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1652214008558 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1652214009249 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1652214009286 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1652214009383 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "82 82 " "No exact pin location assignment(s) for 82 pins of 82 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1652214009687 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1652214021738 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "input_vector\[0\]~inputCLKENA0 47 global CLKCTRL_G10 " "input_vector\[0\]~inputCLKENA0 with 47 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1652214022444 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1652214022444 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652214022445 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1652214022449 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1652214022450 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1652214022451 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1652214022452 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1652214022452 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1652214022453 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "The Timing Analyzer is analyzing 32 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1652214023645 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RISC.sdc " "Synopsys Design Constraints File file not found: 'RISC.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1652214023645 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1652214023646 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1652214023649 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1652214023650 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1652214023650 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1652214023665 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1652214023665 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1652214023665 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:14 " "Fitter preparation operations ending: elapsed time is 00:00:14" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652214023742 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1652214031964 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1652214032591 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652214034161 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1652214035111 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1652214042267 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652214042267 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1652214045091 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X78_Y0 X89_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X78_Y0 to location X89_Y10" {  } { { "loc" "" { Generic "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X78_Y0 to location X89_Y10"} { { 12 { 0 ""} 78 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1652214054026 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1652214054026 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1652214056870 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1652214056870 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652214056877 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.97 " "Total time spent on timing analysis during the Fitter is 0.97 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1652214059922 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1652214059965 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1652214061014 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1652214061015 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1652214062982 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:09 " "Fitter post-fit operations ending: elapsed time is 00:00:09" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652214068579 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/output_files/RISC.fit.smsg " "Generated suppressed messages file D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/output_files/RISC.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1652214069017 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6722 " "Peak virtual memory: 6722 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652214070205 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 11 01:51:10 2022 " "Processing ended: Wed May 11 01:51:10 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652214070205 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:03 " "Elapsed time: 00:01:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652214070205 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:45 " "Total CPU time (on all processors): 00:01:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652214070205 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1652214070205 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1652214072304 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652214072309 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 11 01:51:12 2022 " "Processing started: Wed May 11 01:51:12 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652214072309 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1652214072309 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off RISC -c RISC " "Command: quartus_asm --read_settings_files=off --write_settings_files=off RISC -c RISC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1652214072309 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Assembler" 0 -1 1652214073552 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1652214084079 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4830 " "Peak virtual memory: 4830 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652214084789 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 11 01:51:24 2022 " "Processing ended: Wed May 11 01:51:24 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652214084789 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652214084789 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652214084789 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1652214084789 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1652214085593 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1652214086757 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652214086764 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 11 01:51:26 2022 " "Processing started: Wed May 11 01:51:26 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652214086764 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1652214086764 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta RISC -c RISC " "Command: quartus_sta RISC -c RISC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1652214086764 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1652214086931 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Timing Analyzer" 0 -1 1652214087965 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1652214087965 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652214088026 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652214088027 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "The Timing Analyzer is analyzing 32 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1652214088919 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RISC.sdc " "Synopsys Design Constraints File file not found: 'RISC.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1652214088948 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1652214088949 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name input_vector\[0\] input_vector\[0\] " "create_clock -period 1.000 -name input_vector\[0\] input_vector\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1652214088951 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name datapath:add_instance\|pipe_MEMWB:p_mem_wb\|pipe_bit:wb_cont\|Dout datapath:add_instance\|pipe_MEMWB:p_mem_wb\|pipe_bit:wb_cont\|Dout " "create_clock -period 1.000 -name datapath:add_instance\|pipe_MEMWB:p_mem_wb\|pipe_bit:wb_cont\|Dout datapath:add_instance\|pipe_MEMWB:p_mem_wb\|pipe_bit:wb_cont\|Dout" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1652214088951 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1652214088951 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1652214088953 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1652214088953 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1652214088954 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1652214088971 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1652214089010 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1652214089010 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.039 " "Worst-case setup slack is -5.039" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652214089018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652214089018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.039            -146.453 datapath:add_instance\|pipe_MEMWB:p_mem_wb\|pipe_bit:wb_cont\|Dout  " "   -5.039            -146.453 datapath:add_instance\|pipe_MEMWB:p_mem_wb\|pipe_bit:wb_cont\|Dout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652214089018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.240             -45.396 input_vector\[0\]  " "   -2.240             -45.396 input_vector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652214089018 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652214089018 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.426 " "Worst-case hold slack is 0.426" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652214089025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652214089025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.426               0.000 input_vector\[0\]  " "    0.426               0.000 input_vector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652214089025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.940               0.000 datapath:add_instance\|pipe_MEMWB:p_mem_wb\|pipe_bit:wb_cont\|Dout  " "    2.940               0.000 datapath:add_instance\|pipe_MEMWB:p_mem_wb\|pipe_bit:wb_cont\|Dout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652214089025 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652214089025 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652214089037 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652214089131 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652214089133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652214089133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -52.042 input_vector\[0\]  " "   -0.724             -52.042 input_vector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652214089133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 datapath:add_instance\|pipe_MEMWB:p_mem_wb\|pipe_bit:wb_cont\|Dout  " "    0.311               0.000 datapath:add_instance\|pipe_MEMWB:p_mem_wb\|pipe_bit:wb_cont\|Dout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652214089133 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652214089133 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1652214089154 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1652214089265 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1652214092399 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1652214092576 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1652214092583 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1652214092583 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.217 " "Worst-case setup slack is -5.217" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652214092590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652214092590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.217            -151.751 datapath:add_instance\|pipe_MEMWB:p_mem_wb\|pipe_bit:wb_cont\|Dout  " "   -5.217            -151.751 datapath:add_instance\|pipe_MEMWB:p_mem_wb\|pipe_bit:wb_cont\|Dout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652214092590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.413             -48.747 input_vector\[0\]  " "   -2.413             -48.747 input_vector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652214092590 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652214092590 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.417 " "Worst-case hold slack is 0.417" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652214092594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652214092594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417               0.000 input_vector\[0\]  " "    0.417               0.000 input_vector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652214092594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.027               0.000 datapath:add_instance\|pipe_MEMWB:p_mem_wb\|pipe_bit:wb_cont\|Dout  " "    3.027               0.000 datapath:add_instance\|pipe_MEMWB:p_mem_wb\|pipe_bit:wb_cont\|Dout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652214092594 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652214092594 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652214092601 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652214092605 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652214092613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652214092613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -52.284 input_vector\[0\]  " "   -0.724             -52.284 input_vector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652214092613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.304               0.000 datapath:add_instance\|pipe_MEMWB:p_mem_wb\|pipe_bit:wb_cont\|Dout  " "    0.304               0.000 datapath:add_instance\|pipe_MEMWB:p_mem_wb\|pipe_bit:wb_cont\|Dout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652214092613 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652214092613 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1652214092626 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1652214093584 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1652214095335 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1652214095418 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1652214095420 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1652214095420 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.733 " "Worst-case setup slack is -1.733" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652214095422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652214095422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.733             -49.034 datapath:add_instance\|pipe_MEMWB:p_mem_wb\|pipe_bit:wb_cont\|Dout  " "   -1.733             -49.034 datapath:add_instance\|pipe_MEMWB:p_mem_wb\|pipe_bit:wb_cont\|Dout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652214095422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.360              -2.595 input_vector\[0\]  " "   -0.360              -2.595 input_vector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652214095422 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652214095422 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.193 " "Worst-case hold slack is 0.193" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652214095449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652214095449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.193               0.000 input_vector\[0\]  " "    0.193               0.000 input_vector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652214095449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.465               0.000 datapath:add_instance\|pipe_MEMWB:p_mem_wb\|pipe_bit:wb_cont\|Dout  " "    1.465               0.000 datapath:add_instance\|pipe_MEMWB:p_mem_wb\|pipe_bit:wb_cont\|Dout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652214095449 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652214095449 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652214095455 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652214095467 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.085 " "Worst-case minimum pulse width slack is -0.085" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652214095471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652214095471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.085              -3.914 input_vector\[0\]  " "   -0.085              -3.914 input_vector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652214095471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.335               0.000 datapath:add_instance\|pipe_MEMWB:p_mem_wb\|pipe_bit:wb_cont\|Dout  " "    0.335               0.000 datapath:add_instance\|pipe_MEMWB:p_mem_wb\|pipe_bit:wb_cont\|Dout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652214095471 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652214095471 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1652214095493 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1652214095895 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1652214095896 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1652214095896 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.659 " "Worst-case setup slack is -1.659" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652214095898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652214095898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.659             -47.505 datapath:add_instance\|pipe_MEMWB:p_mem_wb\|pipe_bit:wb_cont\|Dout  " "   -1.659             -47.505 datapath:add_instance\|pipe_MEMWB:p_mem_wb\|pipe_bit:wb_cont\|Dout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652214095898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.272              -1.652 input_vector\[0\]  " "   -0.272              -1.652 input_vector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652214095898 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652214095898 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.172 " "Worst-case hold slack is 0.172" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652214095916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652214095916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.172               0.000 input_vector\[0\]  " "    0.172               0.000 input_vector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652214095916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.478               0.000 datapath:add_instance\|pipe_MEMWB:p_mem_wb\|pipe_bit:wb_cont\|Dout  " "    1.478               0.000 datapath:add_instance\|pipe_MEMWB:p_mem_wb\|pipe_bit:wb_cont\|Dout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652214095916 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652214095916 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652214095920 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652214095929 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.086 " "Worst-case minimum pulse width slack is -0.086" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652214095933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652214095933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.086              -3.949 input_vector\[0\]  " "   -0.086              -3.949 input_vector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652214095933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.360               0.000 datapath:add_instance\|pipe_MEMWB:p_mem_wb\|pipe_bit:wb_cont\|Dout  " "    0.360               0.000 datapath:add_instance\|pipe_MEMWB:p_mem_wb\|pipe_bit:wb_cont\|Dout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652214095933 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652214095933 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1652214099233 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1652214099233 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/output_files/RISC.sta.smsg " "Generated suppressed messages file D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/output_files/RISC.sta.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Timing Analyzer" 0 -1 1652214099304 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5194 " "Peak virtual memory: 5194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652214099355 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 11 01:51:39 2022 " "Processing ended: Wed May 11 01:51:39 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652214099355 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652214099355 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652214099355 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1652214099355 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1652214101047 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652214101053 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 11 01:51:40 2022 " "Processing started: Wed May 11 01:51:40 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652214101053 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1652214101053 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off RISC -c RISC " "Command: quartus_eda --read_settings_files=off --write_settings_files=off RISC -c RISC" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1652214101053 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "EDA Netlist Writer" 0 -1 1652214102329 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RISC.vho D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/simulation/modelsim/ simulation " "Generated file RISC.vho in folder \"D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1652214102392 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4725 " "Peak virtual memory: 4725 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652214102455 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 11 01:51:42 2022 " "Processing ended: Wed May 11 01:51:42 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652214102455 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652214102455 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652214102455 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1652214102455 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 130 s " "Quartus Prime Full Compilation was successful. 0 errors, 130 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1652214103189 ""}
