$date
  Thu Sep 29 14:50:57 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module flop $end
$var reg 1 ! clk $end
$var reg 4 " d[3:0] $end
$var reg 4 # q[3:0] $end
$upscope $end
$enddefinitions $end
#0
1!
bUUUU "
bUUUU #
#5000000000
0!
b0000 "
#10000000000
1!
b0000 #
#15000000000
0!
b0001 "
#20000000000
1!
b0001 #
#25000000000
0!
b0010 "
#30000000000
1!
b0010 #
#35000000000
0!
b0011 "
#40000000000
1!
b0011 #
#45000000000
0!
b0100 "
#50000000000
1!
b0100 #
#55000000000
0!
b0101 "
#60000000000
1!
b0101 #
#65000000000
0!
b0110 "
#70000000000
1!
b0110 #
#75000000000
0!
b0111 "
#80000000000
1!
b0111 #
#85000000000
0!
b1000 "
#90000000000
1!
b1000 #
#95000000000
0!
b1001 "
#100000000000
1!
b1001 #
#105000000000
0!
b1010 "
#110000000000
1!
b1010 #
#115000000000
0!
b1011 "
#120000000000
1!
b1011 #
#125000000000
0!
b1100 "
#130000000000
1!
b1100 #
#135000000000
0!
b1101 "
#140000000000
1!
b1101 #
#145000000000
0!
b1110 "
#150000000000
1!
b1110 #
#155000000000
0!
b1111 "
#160000000000
1!
b1111 #
#165000000000
0!
