//
// Written by Synplify Pro 
// Product Version "N-2018.03G-Beta6"
// Program "Synplify Pro", Mapper "mapgw, Build 1086R"
// Wed Oct 24 10:49:31 2018
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "\c:\gowin\1.8\synplifypro\lib\generic\gw1n.v "
// file 1 "\c:\gowin\1.8\synplifypro\lib\vlog\hypermods.v "
// file 2 "\c:\gowin\1.8\synplifypro\lib\vlog\umr_capim.v "
// file 3 "\c:\gowin\1.8\synplifypro\lib\vlog\scemi_objects.v "
// file 4 "\c:\gowin\1.8\synplifypro\lib\vlog\scemi_pipes.svh "
// file 5 "\c:\fpga_led_tm1637\src\spi_master.v "
// file 6 "\c:\fpga_led_tm1637\src\led_tm1637.v "
// file 7 "\c:\fpga_led_tm1637\src\rom.v "
// file 8 "\c:\fpga_led_tm1637\src\led_tm1637_rom.v "
// file 9 "\c:\gowin\1.8\synplifypro\lib\nlconst.dat "

`timescale 100 ps/100 ps
module LED_TM1637_ROM (
  encoded_step_2,
  encoded_step_8,
  encoded_step_10,
  encoded_step_13,
  encoded_step_14,
  encoded_step_17,
  encoded_step_18,
  encoded_step_0,
  encoded_step_9,
  encoded_step_12,
  encoded_step_15,
  encoded_step_20,
  encoded_step_21,
  encoded_step_19,
  encoded_step_43,
  debug_step_id_c,
  un1_step_id_1
)
;
output encoded_step_2 ;
output encoded_step_8 ;
output encoded_step_10 ;
output encoded_step_13 ;
output encoded_step_14 ;
output encoded_step_17 ;
output encoded_step_18 ;
output encoded_step_0 ;
output encoded_step_9 ;
output encoded_step_12 ;
output encoded_step_15 ;
output encoded_step_20 ;
output encoded_step_21 ;
output encoded_step_19 ;
output encoded_step_43 ;
input [6:1] debug_step_id_c ;
input un1_step_id_1 ;
wire encoded_step_2 ;
wire encoded_step_8 ;
wire encoded_step_10 ;
wire encoded_step_13 ;
wire encoded_step_14 ;
wire encoded_step_17 ;
wire encoded_step_18 ;
wire encoded_step_0 ;
wire encoded_step_9 ;
wire encoded_step_12 ;
wire encoded_step_15 ;
wire encoded_step_20 ;
wire encoded_step_21 ;
wire encoded_step_19 ;
wire encoded_step_43 ;
wire un1_step_id_1 ;
wire [9:8] dout_1_i_o2_1;
wire [15:8] dout_1_i_o2;
wire [2:2] dout_1_i_a2_0;
wire [14:0] dout_1_i_0;
wire [21:14] dout_1_i_1;
wire [0:0] dout_1_i_2;
wire [0:0] dout_1_i_o2_0;
wire [15:15] dout_1_i_a2;
wire N_488_1 ;
wire GND ;
wire VCC ;
// @8:31
  LUT4 \dout_1_0[2]  (
	.I0(dout_1_i_o2_1[9]),
	.I1(dout_1_i_o2[14]),
	.I2(dout_1_i_a2_0[2]),
	.I3(dout_1_i_0[2]),
	.F(encoded_step_2)
);
defparam \dout_1_0[2] .INIT=16'h0001;
// @8:31
  LUT4 \dout_1_0[8]  (
	.I0(dout_1_i_o2[8]),
	.I1(dout_1_i_o2[9]),
	.I2(dout_1_i_o2_1[8]),
	.I3(debug_step_id_c[3]),
	.F(encoded_step_8)
);
defparam \dout_1_0[8] .INIT=16'h0111;
// @8:31
  LUT4 \dout_1_0[10]  (
	.I0(dout_1_i_o2[12]),
	.I1(dout_1_i_o2[9]),
	.I2(debug_step_id_c[2]),
	.I3(dout_1_i_0[9]),
	.F(encoded_step_10)
);
defparam \dout_1_0[10] .INIT=16'h0023;
// @8:31
  LUT4 \dout_1_0[13]  (
	.I0(dout_1_i_o2[12]),
	.I1(dout_1_i_o2[15]),
	.I2(debug_step_id_c[2]),
	.I3(debug_step_id_c[3]),
	.F(encoded_step_13)
);
defparam \dout_1_0[13] .INIT=16'h0100;
// @8:31
  LUT3 \dout_1_0[14]  (
	.I0(N_488_1),
	.I1(dout_1_i_0[14]),
	.I2(dout_1_i_1[14]),
	.F(encoded_step_14)
);
defparam \dout_1_0[14] .INIT=8'h01;
// @8:31
  LUT3 \dout_1_0[17]  (
	.I0(dout_1_i_o2_1[9]),
	.I1(dout_1_i_o2[14]),
	.I2(un1_step_id_1),
	.F(encoded_step_17)
);
defparam \dout_1_0[17] .INIT=8'h10;
// @8:31
  LUT4 \dout_1_0[18]  (
	.I0(N_488_1),
	.I1(debug_step_id_c[1]),
	.I2(debug_step_id_c[4]),
	.I3(un1_step_id_1),
	.F(encoded_step_18)
);
defparam \dout_1_0[18] .INIT=16'h0444;
// @8:31
  LUT4 \dout_1_0[0]  (
	.I0(debug_step_id_c[1]),
	.I1(debug_step_id_c[4]),
	.I2(dout_1_i_2[0]),
	.I3(un1_step_id_1),
	.F(encoded_step_0)
);
defparam \dout_1_0[0] .INIT=16'h060A;
// @8:31
  LUT2 \dout_1_0[9]  (
	.I0(dout_1_i_o2[9]),
	.I1(dout_1_i_0[9]),
	.F(encoded_step_9)
);
defparam \dout_1_0[9] .INIT=4'h1;
// @8:31
  LUT3 \dout_1_0[12]  (
	.I0(dout_1_i_o2[12]),
	.I1(dout_1_i_o2[15]),
	.I2(debug_step_id_c[3]),
	.F(encoded_step_12)
);
defparam \dout_1_0[12] .INIT=8'h10;
// @8:31
  LUT4 \dout_1_0[15]  (
	.I0(dout_1_i_o2_0[0]),
	.I1(dout_1_i_o2[15]),
	.I2(dout_1_i_a2[15]),
	.I3(debug_step_id_c[3]),
	.F(encoded_step_15)
);
defparam \dout_1_0[15] .INIT=16'h0103;
// @8:31
  LUT2 \dout_1_0[20]  (
	.I0(dout_1_i_o2[15]),
	.I1(debug_step_id_c[3]),
	.F(encoded_step_20)
);
defparam \dout_1_0[20] .INIT=4'h4;
// @8:31
  LUT4 \dout_1_0[21]  (
	.I0(debug_step_id_c[4]),
	.I1(debug_step_id_c[5]),
	.I2(debug_step_id_c[6]),
	.I3(dout_1_i_1[21]),
	.F(encoded_step_21)
);
defparam \dout_1_0[21] .INIT=16'h0002;
// @8:31
  LUT2 \dout_1_i_1_cZ[14]  (
	.I0(dout_1_i_o2[14]),
	.I1(debug_step_id_c[5]),
	.F(N_488_1)
);
defparam \dout_1_i_1_cZ[14] .INIT=4'hE;
// @8:31
  LUT2 \dout_1_0_a2[19]  (
	.I0(dout_1_i_o2[15]),
	.I1(debug_step_id_c[2]),
	.F(encoded_step_19)
);
defparam \dout_1_0_a2[19] .INIT=4'h4;
// @8:31
  LUT3 \dout_1_i_o2_cZ[9]  (
	.I0(dout_1_i_o2_1[9]),
	.I1(debug_step_id_c[2]),
	.I2(debug_step_id_c[3]),
	.F(dout_1_i_o2[9])
);
defparam \dout_1_i_o2_cZ[9] .INIT=8'hAE;
// @8:31
  LUT3 \dout_1_i_o2_1_cZ[8]  (
	.I0(debug_step_id_c[1]),
	.I1(debug_step_id_c[2]),
	.I2(un1_step_id_1),
	.F(dout_1_i_o2_1[8])
);
defparam \dout_1_i_o2_1_cZ[8] .INIT=8'h25;
// @8:31
  LUT4 \dout_1_0_a2[43]  (
	.I0(dout_1_i_o2_0[0]),
	.I1(dout_1_i_o2[15]),
	.I2(debug_step_id_c[2]),
	.I3(debug_step_id_c[3]),
	.F(encoded_step_43)
);
defparam \dout_1_0_a2[43] .INIT=16'h0001;
// @8:31
  LUT4 \dout_1_i_2_cZ[0]  (
	.I0(debug_step_id_c[2]),
	.I1(debug_step_id_c[4]),
	.I2(dout_1_i_0[0]),
	.I3(un1_step_id_1),
	.F(dout_1_i_2[0])
);
defparam \dout_1_i_2_cZ[0] .INIT=16'hFAF9;
// @8:31
  LUT4 \dout_1_i_0_cZ[9]  (
	.I0(dout_1_i_o2[8]),
	.I1(dout_1_i_o2_0[0]),
	.I2(debug_step_id_c[2]),
	.I3(debug_step_id_c[3]),
	.F(dout_1_i_0[9])
);
defparam \dout_1_i_0_cZ[9] .INIT=16'hABAA;
// @8:31
  LUT4 \dout_1_i_0_cZ[2]  (
	.I0(debug_step_id_c[1]),
	.I1(debug_step_id_c[2]),
	.I2(debug_step_id_c[3]),
	.I3(un1_step_id_1),
	.F(dout_1_i_0[2])
);
defparam \dout_1_i_0_cZ[2] .INIT=16'hFB0C;
// @8:31
  LUT4 \dout_1_i_0_cZ[14]  (
	.I0(dout_1_i_o2_0[0]),
	.I1(debug_step_id_c[1]),
	.I2(debug_step_id_c[2]),
	.I3(debug_step_id_c[3]),
	.F(dout_1_i_0[14])
);
defparam \dout_1_i_0_cZ[14] .INIT=16'h5C0C;
// @8:31
  LUT4 \dout_1_i_1_0[14]  (
	.I0(debug_step_id_c[2]),
	.I1(debug_step_id_c[3]),
	.I2(debug_step_id_c[4]),
	.I3(un1_step_id_1),
	.F(dout_1_i_1[14])
);
defparam \dout_1_i_1_0[14] .INIT=16'h4501;
// @8:31
  LUT4 \dout_1_i_a2_0_cZ[2]  (
	.I0(debug_step_id_c[1]),
	.I1(debug_step_id_c[2]),
	.I2(debug_step_id_c[3]),
	.I3(debug_step_id_c[4]),
	.F(dout_1_i_a2_0[2])
);
defparam \dout_1_i_a2_0_cZ[2] .INIT=16'h0001;
// @8:31
  LUT3 \dout_1_i_a2_cZ[15]  (
	.I0(debug_step_id_c[1]),
	.I1(debug_step_id_c[2]),
	.I2(un1_step_id_1),
	.F(dout_1_i_a2[15])
);
defparam \dout_1_i_a2_cZ[15] .INIT=8'h4C;
// @8:31
  LUT3 \dout_1_i_o2_cZ[8]  (
	.I0(debug_step_id_c[3]),
	.I1(debug_step_id_c[4]),
	.I2(debug_step_id_c[6]),
	.F(dout_1_i_o2[8])
);
defparam \dout_1_i_o2_cZ[8] .INIT=8'hF8;
// @8:31
  LUT3 \dout_1_i_o2_1_cZ[9]  (
	.I0(debug_step_id_c[1]),
	.I1(debug_step_id_c[4]),
	.I2(debug_step_id_c[5]),
	.F(dout_1_i_o2_1[9])
);
defparam \dout_1_i_o2_1_cZ[9] .INIT=8'hF8;
// @8:31
  LUT2 \dout_1_i_o2_cZ[12]  (
	.I0(debug_step_id_c[1]),
	.I1(un1_step_id_1),
	.F(dout_1_i_o2[12])
);
defparam \dout_1_i_o2_cZ[12] .INIT=4'h9;
// @8:31
  LUT3 \dout_1_i_o2_cZ[15]  (
	.I0(debug_step_id_c[4]),
	.I1(debug_step_id_c[5]),
	.I2(debug_step_id_c[6]),
	.F(dout_1_i_o2[15])
);
defparam \dout_1_i_o2_cZ[15] .INIT=8'hFE;
// @8:31
  LUT4 \dout_1_i_1_cZ[21]  (
	.I0(debug_step_id_c[1]),
	.I1(debug_step_id_c[2]),
	.I2(debug_step_id_c[3]),
	.I3(un1_step_id_1),
	.F(dout_1_i_1[21])
);
defparam \dout_1_i_1_cZ[21] .INIT=16'hFEFC;
// @8:31
  LUT3 \dout_1_i_0_cZ[0]  (
	.I0(debug_step_id_c[3]),
	.I1(debug_step_id_c[5]),
	.I2(debug_step_id_c[6]),
	.F(dout_1_i_0[0])
);
defparam \dout_1_i_0_cZ[0] .INIT=8'hFE;
// @8:31
  LUT2 \dout_1_i_o2_0_cZ[0]  (
	.I0(debug_step_id_c[1]),
	.I1(un1_step_id_1),
	.F(dout_1_i_o2_0[0])
);
defparam \dout_1_i_o2_0_cZ[0] .INIT=4'hE;
// @8:31
  LUT4 \dout_1_i_o2_cZ[14]  (
	.I0(debug_step_id_c[2]),
	.I1(debug_step_id_c[3]),
	.I2(debug_step_id_c[4]),
	.I3(debug_step_id_c[6]),
	.F(dout_1_i_o2[14])
);
defparam \dout_1_i_o2_cZ[14] .INIT=16'hFFE0;
  GND GND_cZ (
	.G(GND)
);
  VCC VCC_cZ (
	.V(VCC)
);
endmodule /* LED_TM1637_ROM */

module spi_master_8s_8s_0_1 (
  tx_data,
  wr_spi_0,
  SUM,
  wait_spi_0,
  debug_step_id_c,
  debug_waiting_for_spi_0,
  reset_spi_0,
  internal_state_machine_0,
  cnt_spi,
  switches_c,
  debug_waiting_for_step_time_0,
  led_c,
  clk_spi,
  elapsed_time_0_sqmuxa_i_1z,
  m5_out,
  debug_waiting_for_step_time5,
  un1_step_id_1,
  tm1637_dio_c,
  N_21_mux_i,
  N_21,
  clk_spi_i,
  rst_n_c,
  tm1637_clk_c
)
;
input [7:0] tx_data ;
input wr_spi_0 ;
output [3:1] SUM ;
input wait_spi_0 ;
input [3:1] debug_step_id_c ;
input debug_waiting_for_spi_0 ;
input reset_spi_0 ;
input internal_state_machine_0 ;
input [3:0] cnt_spi ;
input [3:0] switches_c ;
input debug_waiting_for_step_time_0 ;
output [3:0] led_c ;
input clk_spi ;
output elapsed_time_0_sqmuxa_i_1z ;
output m5_out ;
input debug_waiting_for_step_time5 ;
input un1_step_id_1 ;
output tm1637_dio_c ;
output N_21_mux_i ;
output N_21 ;
input clk_spi_i ;
input rst_n_c ;
output tm1637_clk_c ;
wire wr_spi_0 ;
wire wait_spi_0 ;
wire debug_waiting_for_spi_0 ;
wire reset_spi_0 ;
wire internal_state_machine_0 ;
wire debug_waiting_for_step_time_0 ;
wire clk_spi ;
wire elapsed_time_0_sqmuxa_i_1z ;
wire m5_out ;
wire debug_waiting_for_step_time5 ;
wire un1_step_id_1 ;
wire tm1637_dio_c ;
wire N_21_mux_i ;
wire N_21 ;
wire clk_spi_i ;
wire rst_n_c ;
wire tm1637_clk_c ;
wire [0:0] un2_cnt_spi_8_am;
wire [0:0] un2_cnt_spi_8_bm;
wire [3:1] un2_cnt_spi_5_am;
wire [3:1] un2_cnt_spi_5_bm;
wire [3:0] un2_cnt_spi_6_am;
wire [3:0] un2_cnt_spi_6_bm;
wire [0:0] _state;
wire [0:0] _state_i;
wire [4:1] _sck;
wire [4:0] _sck_6;
wire [0:0] _mosi_16_m0;
wire [0:0] _mosi_16;
wire [3:3] debug_RNO;
wire [0:0] un2_tx_completed_1_0;
wire [2:0] debug_tx_buffer;
wire [3:0] spi_debug_bit_num;
wire [0:0] debug_waiting_for_prescaler;
wire [3:0] debug_rx_buffer;
wire [3:0] spi_debug;
wire [0:0] rx_completed;
wire [0:0] debug_waiting_for_tx_data;
wire [0:0] tx_error;
wire [7:0] _prescaler_cnt;
wire [7:0] _shift_reg_tx;
wire [7:4] _tx_buffer;
wire [7:0] _shift_reg_tx_9;
wire [0:0] _tx_buffer_occupied;
wire [0:0] _tx_buffer_sent;
wire [6:0] _prescaler_cnt_cry_0_RNO;
wire [7:7] _prescaler_cnt_qxu;
wire [7:0] _prescaler_cnt_s;
wire [3:0] _shift_reg_rx;
wire [6:0] _prescaler_cnt_cry;
wire [7:7] _prescaler_cnt_s_0_COUT;
wire un2_cnt_spi_sn_N_5 ;
wire N_124 ;
wire N_113 ;
wire N_117 ;
wire N_116 ;
wire N_115 ;
wire N_114 ;
wire N_112 ;
wire N_111 ;
wire tm1637_clk_c_i ;
wire N_123_i ;
wire N_123_i_i ;
wire _rx_buffer_1_sqmuxa_1 ;
wire un1__sck_c3 ;
wire N_95 ;
wire N_127 ;
wire un2_cnt_spi_sn_N_7 ;
wire un1__sck_axbxc3 ;
wire _diomode_1_sqmuxa ;
wire debug26 ;
wire debug_bit_num_1_sqmuxa_1 ;
wire N_52 ;
wire N_25_i ;
wire _prescaler_cnt_1_sqmuxa ;
wire N_125 ;
wire N_126 ;
wire N_29_i ;
wire N_48 ;
wire N_18 ;
wire N_108 ;
wire un2_tx_completed_1_54_a3_0_a2_4 ;
wire un2_tx_completed_1_54_a3_0_a2_5 ;
wire N_137_i ;
wire N_69 ;
wire un1__prescdemux_NE_i_0_i ;
wire debug25_NE_0 ;
wire N_226_i ;
wire N_107 ;
wire N_120 ;
wire N_106 ;
wire N_119 ;
wire _prescaler_buffer_1_sqmuxa ;
wire N_84 ;
wire N_83 ;
wire N_82 ;
wire N_80 ;
wire _rx_buffer_occupied_1_sqmuxa ;
wire N_50 ;
wire VCC ;
wire GND ;
wire N_628 ;
wire N_627 ;
wire N_626 ;
wire N_625 ;
wire N_624 ;
wire N_623 ;
wire N_622 ;
wire N_621 ;
wire N_620 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_74 ;
wire N_73 ;
wire N_72 ;
wire N_71 ;
wire N_70 ;
wire N_69_0 ;
wire N_68 ;
wire N_67 ;
wire N_66 ;
wire N_65 ;
// @6:138
  MUX2_LUT5 \un2_cnt_spi_8[0]  (
	.I0(un2_cnt_spi_8_am[0]),
	.I1(un2_cnt_spi_8_bm[0]),
	.S0(un2_cnt_spi_sn_N_5),
	.O(N_124)
);
// @6:138
  MUX2_LUT5 \un2_cnt_spi_5[3]  (
	.I0(un2_cnt_spi_5_am[3]),
	.I1(un2_cnt_spi_5_bm[3]),
	.S0(switches_c[0]),
	.O(N_113)
);
// @6:138
  MUX2_LUT5 \un2_cnt_spi_6[3]  (
	.I0(un2_cnt_spi_6_am[3]),
	.I1(un2_cnt_spi_6_bm[3]),
	.S0(switches_c[3]),
	.O(N_117)
);
// @6:138
  MUX2_LUT5 \un2_cnt_spi_6[2]  (
	.I0(un2_cnt_spi_6_am[2]),
	.I1(un2_cnt_spi_6_bm[2]),
	.S0(switches_c[3]),
	.O(N_116)
);
// @6:138
  MUX2_LUT5 \un2_cnt_spi_6[1]  (
	.I0(un2_cnt_spi_6_am[1]),
	.I1(un2_cnt_spi_6_bm[1]),
	.S0(switches_c[3]),
	.O(N_115)
);
// @6:138
  MUX2_LUT5 \un2_cnt_spi_6[0]  (
	.I0(un2_cnt_spi_6_am[0]),
	.I1(un2_cnt_spi_6_bm[0]),
	.S0(switches_c[3]),
	.O(N_114)
);
// @6:138
  MUX2_LUT5 \un2_cnt_spi_5[2]  (
	.I0(un2_cnt_spi_5_am[2]),
	.I1(un2_cnt_spi_5_bm[2]),
	.S0(switches_c[0]),
	.O(N_112)
);
// @6:138
  MUX2_LUT5 \un2_cnt_spi_5[1]  (
	.I0(un2_cnt_spi_5_am[1]),
	.I1(un2_cnt_spi_5_bm[1]),
	.S0(switches_c[0]),
	.O(N_111)
);
// @5:199
  INV \_state_RNIIVQ7[0]  (
	.I(_state[0]),
	.O(_state_i[0])
);
// @5:262
  INV \_sck_RNIIHC5[0]  (
	.I(tm1637_clk_c_i),
	.O(tm1637_clk_c)
);
// @6:183
  INV \_tx_buffer_occupied_RNIGB6Q_0[0]  (
	.I(N_123_i),
	.O(N_123_i_i)
);
// @5:199
  LUT4 \_sck_6_cZ[4]  (
	.I0(_rx_buffer_1_sqmuxa_1),
	.I1(_sck[3]),
	.I2(_sck[4]),
	.I3(un1__sck_c3),
	.F(_sck_6[4])
);
defparam \_sck_6_cZ[4] .INIT=16'h1450;
// @5:199
  LUT4 \_sck_6_cZ[2]  (
	.I0(N_95),
	.I1(_rx_buffer_1_sqmuxa_1),
	.I2(_sck[1]),
	.I3(_sck[2]),
	.F(_sck_6[2])
);
defparam \_sck_6_cZ[2] .INIT=16'h1320;
// @6:164
  LUT4 \led[0]  (
	.I0(N_117),
	.I1(N_127),
	.I2(rst_n_c),
	.I3(un2_cnt_spi_sn_N_7),
	.F(led_c[0])
);
defparam \led[0] .INIT=16'h5F3F;
// @5:259
  LUT2 un1__sck_axbxc3_cZ (
	.I0(_sck[3]),
	.I1(un1__sck_c3),
	.F(un1__sck_axbxc3)
);
defparam un1__sck_axbxc3_cZ.INIT=4'h6;
// @6:183
  LUT4 \un2_tx_completed_3_i_a2_0[0]  (
	.I0(_diomode_1_sqmuxa),
	.I1(_sck[2]),
	.I2(debug26),
	.I3(debug_bit_num_1_sqmuxa_1),
	.F(N_52)
);
defparam \un2_tx_completed_3_i_a2_0[0] .INIT=16'hFEAA;
// @5:168
  LUT3 \debug_RNO[2]  (
	.I0(_state[0]),
	.I1(debug26),
	.I2(tm1637_clk_c_i),
	.F(N_25_i)
);
defparam \debug_RNO[2] .INIT=8'hA2;
// @5:199
  LUT3 \_sck_6_cZ[0]  (
	.I0(_prescaler_cnt_1_sqmuxa),
	.I1(_rx_buffer_1_sqmuxa_1),
	.I2(tm1637_clk_c_i),
	.F(_sck_6[0])
);
defparam \_sck_6_cZ[0] .INIT=8'h12;
// @5:199
  LUT3 \_sck_6_cZ[1]  (
	.I0(N_95),
	.I1(_rx_buffer_1_sqmuxa_1),
	.I2(_sck[1]),
	.F(_sck_6[1])
);
defparam \_sck_6_cZ[1] .INIT=8'h12;
// @6:164
  LUT4 \led[3]  (
	.I0(N_114),
	.I1(N_124),
	.I2(rst_n_c),
	.I3(un2_cnt_spi_sn_N_7),
	.F(led_c[3])
);
defparam \led[3] .INIT=16'h5F3F;
// @6:164
  LUT4 \led[2]  (
	.I0(N_115),
	.I1(N_125),
	.I2(rst_n_c),
	.I3(un2_cnt_spi_sn_N_7),
	.F(led_c[2])
);
defparam \led[2] .INIT=16'h5F3F;
// @6:164
  LUT4 \led[1]  (
	.I0(N_116),
	.I1(N_126),
	.I2(rst_n_c),
	.I3(un2_cnt_spi_sn_N_7),
	.F(led_c[1])
);
defparam \led[1] .INIT=16'h5F3F;
// @5:259
  LUT3 un1__sck_ac0_3 (
	.I0(N_95),
	.I1(_sck[1]),
	.I2(_sck[2]),
	.F(un1__sck_c3)
);
defparam un1__sck_ac0_3.INIT=8'h80;
  LUT3 \_mosi_RNO[0]  (
	.I0(_mosi_16_m0[0]),
	.I1(_state[0]),
	.I2(debug26),
	.F(_mosi_16[0])
);
defparam \_mosi_RNO[0] .INIT=8'h8C;
// @5:168
  LUT3 \debug_RNO[0]  (
	.I0(_state[0]),
	.I1(debug26),
	.I2(tm1637_clk_c_i),
	.F(N_29_i)
);
defparam \debug_RNO[0] .INIT=8'h02;
// @6:183
  LUT2 \un2_tx_completed_8_i_0[0]  (
	.I0(N_95),
	.I1(_diomode_1_sqmuxa),
	.F(N_48)
);
defparam \un2_tx_completed_8_i_0[0] .INIT=4'hE;
// @6:93
  LUT4 \debug_RNO[1]  (
	.I0(N_123_i),
	.I1(_state[0]),
	.I2(debug26),
	.I3(tm1637_clk_c_i),
	.F(N_18)
);
defparam \debug_RNO[1] .INIT=16'h3337;
// @5:249
  LUT2 _rx_buffer_1_sqmuxa_1_0_a2 (
	.I0(debug26),
	.I1(debug_bit_num_1_sqmuxa_1),
	.F(_rx_buffer_1_sqmuxa_1)
);
defparam _rx_buffer_1_sqmuxa_1_0_a2.INIT=4'h4;
// @6:93
  LUT3 \debug_RNO_cZ[3]  (
	.I0(_state[0]),
	.I1(debug26),
	.I2(tm1637_clk_c_i),
	.F(debug_RNO[3])
);
defparam \debug_RNO_cZ[3] .INIT=8'h08;
// @6:138
  LUT4 \un2_cnt_spi_8[3]  (
	.I0(N_108),
	.I1(N_113),
	.I2(switches_c[0]),
	.I3(un2_cnt_spi_sn_N_5),
	.F(N_127)
);
defparam \un2_cnt_spi_8[3] .INIT=16'hCCAF;
// @6:183
  LUT2 \un2_tx_completed_1_0_cZ[0]  (
	.I0(_diomode_1_sqmuxa),
	.I1(_prescaler_cnt_1_sqmuxa),
	.F(un2_tx_completed_1_0[0])
);
defparam \un2_tx_completed_1_0_cZ[0] .INIT=4'hE;
// @5:259
  LUT2 un1__sck_ac0 (
	.I0(_prescaler_cnt_1_sqmuxa),
	.I1(tm1637_clk_c_i),
	.F(N_95)
);
defparam un1__sck_ac0.INIT=4'h8;
// @5:168
  LUT3 \_state_RNIUPE92[0]  (
	.I0(_state[0]),
	.I1(un2_tx_completed_1_54_a3_0_a2_4),
	.I2(un2_tx_completed_1_54_a3_0_a2_5),
	.F(N_137_i)
);
defparam \_state_RNIUPE92[0] .INIT=8'h2A;
// @6:138
  LUT4 \un2_cnt_spi_8_am_cZ[0]  (
	.I0(debug_tx_buffer[0]),
	.I1(spi_debug_bit_num[0]),
	.I2(switches_c[0]),
	.I3(switches_c[3]),
	.F(un2_cnt_spi_8_am[0])
);
defparam \un2_cnt_spi_8_am_cZ[0] .INIT=16'hA0CF;
// @6:138
  LUT4 \un2_cnt_spi_8_bm_cZ[0]  (
	.I0(N_69),
	.I1(debug_waiting_for_prescaler[0]),
	.I2(switches_c[0]),
	.I3(switches_c[3]),
	.F(un2_cnt_spi_8_bm[0])
);
defparam \un2_cnt_spi_8_bm_cZ[0] .INIT=16'hACAF;
// @5:168
  LUT2 debug_waiting_for_prescaler_RNO (
	.I0(un2_tx_completed_1_54_a3_0_a2_4),
	.I1(un2_tx_completed_1_54_a3_0_a2_5),
	.F(un1__prescdemux_NE_i_0_i)
);
defparam debug_waiting_for_prescaler_RNO.INIT=4'h7;
// @6:138
  LUT3 \un2_cnt_spi_5_am_cZ[3]  (
	.I0(debug_waiting_for_step_time_0),
	.I1(N_123_i),
	.I2(switches_c[3]),
	.F(un2_cnt_spi_5_am[3])
);
defparam \un2_cnt_spi_5_am_cZ[3] .INIT=8'hA3;
// @6:138
  LUT3 \un2_cnt_spi_5_bm_cZ[3]  (
	.I0(cnt_spi[3]),
	.I1(debug_step_id_c[3]),
	.I2(switches_c[3]),
	.F(un2_cnt_spi_5_bm[3])
);
defparam \un2_cnt_spi_5_bm_cZ[3] .INIT=8'hAC;
// @5:249
  LUT3 _prescaler_cnt_1_sqmuxa_cZ (
	.I0(_state[0]),
	.I1(un2_tx_completed_1_54_a3_0_a2_4),
	.I2(un2_tx_completed_1_54_a3_0_a2_5),
	.F(_prescaler_cnt_1_sqmuxa)
);
defparam _prescaler_cnt_1_sqmuxa_cZ.INIT=8'h80;
// @5:283
  LUT4 debug25_NE (
	.I0(N_123_i),
	.I1(_sck[1]),
	.I2(_sck[2]),
	.I3(debug25_NE_0),
	.F(debug26)
);
defparam debug25_NE.INIT=16'hFFE7;
// @5:168
  LUT2 \_state_RNI2B121[0]  (
	.I0(N_123_i),
	.I1(_state[0]),
	.F(N_226_i)
);
defparam \_state_RNI2B121[0] .INIT=4'hE;
// @6:138
  LUT3 \un2_cnt_spi_6_am_cZ[3]  (
	.I0(debug_rx_buffer[3]),
	.I1(switches_c[2]),
	.I2(tm1637_clk_c_i),
	.F(un2_cnt_spi_6_am[3])
);
defparam \un2_cnt_spi_6_am_cZ[3] .INIT=8'h8B;
// @6:138
  LUT3 \un2_cnt_spi_6_bm_cZ[3]  (
	.I0(clk_spi_i),
	.I1(spi_debug[3]),
	.I2(switches_c[1]),
	.F(un2_cnt_spi_6_bm[3])
);
defparam \un2_cnt_spi_6_bm_cZ[3] .INIT=8'hCA;
// @6:211
  LUT4 \SUM_cZ[3]  (
	.I0(cnt_spi[0]),
	.I1(cnt_spi[1]),
	.I2(cnt_spi[2]),
	.I3(cnt_spi[3]),
	.F(SUM[3])
);
defparam \SUM_cZ[3] .INIT=16'h7F80;
  LUT2 \_rx_buffer_occupied_RNI0OJF[0]  (
	.I0(N_21),
	.I1(internal_state_machine_0),
	.F(N_21_mux_i)
);
defparam \_rx_buffer_occupied_RNI0OJF[0] .INIT=4'hB;
// @6:138
  LUT3 \un2_cnt_spi_7[2]  (
	.I0(N_107),
	.I1(switches_c[0]),
	.I2(switches_c[1]),
	.F(N_120)
);
defparam \un2_cnt_spi_7[2] .INIT=8'h8B;
// @6:138
  LUT3 \un2_cnt_spi_7[1]  (
	.I0(N_106),
	.I1(switches_c[0]),
	.I2(switches_c[2]),
	.F(N_119)
);
defparam \un2_cnt_spi_7[1] .INIT=8'h8B;
// @6:138
  LUT3 \un2_cnt_spi_6_am_cZ[2]  (
	.I0(debug_rx_buffer[2]),
	.I1(switches_c[2]),
	.I2(tm1637_clk_c_i),
	.F(un2_cnt_spi_6_am[2])
);
defparam \un2_cnt_spi_6_am_cZ[2] .INIT=8'hB8;
// @6:138
  LUT3 \un2_cnt_spi_6_bm_cZ[2]  (
	.I0(clk_spi_i),
	.I1(spi_debug[2]),
	.I2(switches_c[1]),
	.F(un2_cnt_spi_6_bm[2])
);
defparam \un2_cnt_spi_6_bm_cZ[2] .INIT=8'hC5;
// @6:138
  LUT3 \un2_cnt_spi_6_am_cZ[1]  (
	.I0(debug_rx_buffer[1]),
	.I1(switches_c[2]),
	.I2(tm1637_dio_c),
	.F(un2_cnt_spi_6_am[1])
);
defparam \un2_cnt_spi_6_am_cZ[1] .INIT=8'hB8;
// @6:138
  LUT3 \un2_cnt_spi_6_bm_cZ[1]  (
	.I0(reset_spi_0),
	.I1(spi_debug[1]),
	.I2(switches_c[1]),
	.F(un2_cnt_spi_6_bm[1])
);
defparam \un2_cnt_spi_6_bm_cZ[1] .INIT=8'hCA;
// @6:138
  LUT3 \un2_cnt_spi_6_am_cZ[0]  (
	.I0(debug_rx_buffer[0]),
	.I1(switches_c[2]),
	.I2(tm1637_dio_c),
	.F(un2_cnt_spi_6_am[0])
);
defparam \un2_cnt_spi_6_am_cZ[0] .INIT=8'h8B;
// @6:138
  LUT3 \un2_cnt_spi_6_bm_cZ[0]  (
	.I0(reset_spi_0),
	.I1(spi_debug[0]),
	.I2(switches_c[1]),
	.F(un2_cnt_spi_6_bm[0])
);
defparam \un2_cnt_spi_6_bm_cZ[0] .INIT=8'hC5;
// @6:138
  LUT3 \un2_cnt_spi_5_am_cZ[2]  (
	.I0(debug_waiting_for_spi_0),
	.I1(rx_completed[0]),
	.I2(switches_c[3]),
	.F(un2_cnt_spi_5_am[2])
);
defparam \un2_cnt_spi_5_am_cZ[2] .INIT=8'hAC;
// @6:138
  LUT3 \un2_cnt_spi_5_bm_cZ[2]  (
	.I0(cnt_spi[2]),
	.I1(debug_step_id_c[2]),
	.I2(switches_c[3]),
	.F(un2_cnt_spi_5_bm[2])
);
defparam \un2_cnt_spi_5_bm_cZ[2] .INIT=8'hAC;
// @6:138
  LUT3 \un2_cnt_spi_5_am_cZ[1]  (
	.I0(debug_waiting_for_tx_data[0]),
	.I1(switches_c[3]),
	.I2(tx_error[0]),
	.F(un2_cnt_spi_5_am[1])
);
defparam \un2_cnt_spi_5_am_cZ[1] .INIT=8'hB8;
// @6:138
  LUT3 \un2_cnt_spi_5_bm_cZ[1]  (
	.I0(cnt_spi[1]),
	.I1(debug_step_id_c[1]),
	.I2(switches_c[3]),
	.F(un2_cnt_spi_5_bm[1])
);
defparam \un2_cnt_spi_5_bm_cZ[1] .INIT=8'hAC;
// @6:138
  LUT4 un2_cnt_spi_sn_m6 (
	.I0(switches_c[0]),
	.I1(switches_c[1]),
	.I2(switches_c[2]),
	.I3(switches_c[3]),
	.F(un2_cnt_spi_sn_N_7)
);
defparam un2_cnt_spi_sn_m6.INIT=16'h0A22;
// @5:199
  LUT2 _diomode_1_sqmuxa_cZ (
	.I0(N_123_i),
	.I1(_state[0]),
	.F(_diomode_1_sqmuxa)
);
defparam _diomode_1_sqmuxa_cZ.INIT=4'h2;
// @5:87
  LUT2 _prescaler_buffer_1_sqmuxa_cZ (
	.I0(reset_spi_0),
	.I1(N_123_i),
	.F(_prescaler_buffer_1_sqmuxa)
);
defparam _prescaler_buffer_1_sqmuxa_cZ.INIT=4'h1;
// @6:211
  LUT3 \SUM_cZ[2]  (
	.I0(cnt_spi[0]),
	.I1(cnt_spi[1]),
	.I2(cnt_spi[2]),
	.F(SUM[2])
);
defparam \SUM_cZ[2] .INIT=8'h78;
// @6:93
  LUT4 \_prescaler_cnt_RNIUKP01[0]  (
	.I0(_prescaler_cnt[0]),
	.I1(_prescaler_cnt[1]),
	.I2(_prescaler_cnt[2]),
	.I3(_prescaler_cnt[3]),
	.F(un2_tx_completed_1_54_a3_0_a2_4)
);
defparam \_prescaler_cnt_RNIUKP01[0] .INIT=16'h0002;
// @6:93
  LUT4 \_prescaler_cnt_RNIE5Q01[4]  (
	.I0(_prescaler_cnt[4]),
	.I1(_prescaler_cnt[5]),
	.I2(_prescaler_cnt[6]),
	.I3(_prescaler_cnt[7]),
	.F(un2_tx_completed_1_54_a3_0_a2_5)
);
defparam \_prescaler_cnt_RNIE5Q01[4] .INIT=16'h0001;
// @5:199
  LUT3 \_mosi_16_m0_cZ[0]  (
	.I0(_shift_reg_tx[0]),
	.I1(_shift_reg_tx[7]),
	.I2(_state[0]),
	.F(_mosi_16_m0[0])
);
defparam \_mosi_16_m0_cZ[0] .INIT=8'hAC;
// @5:199
  LUT3 \_shift_reg_tx_9_i_m2[6]  (
	.I0(_shift_reg_tx[7]),
	.I1(_state[0]),
	.I2(_tx_buffer[6]),
	.F(N_84)
);
defparam \_shift_reg_tx_9_i_m2[6] .INIT=8'hB8;
// @5:199
  LUT3 \_shift_reg_tx_9_i_m2[4]  (
	.I0(_shift_reg_tx[5]),
	.I1(_state[0]),
	.I2(_tx_buffer[4]),
	.F(N_83)
);
defparam \_shift_reg_tx_9_i_m2[4] .INIT=8'hB8;
// @5:199
  LUT3 \_shift_reg_tx_9_i_m2[2]  (
	.I0(debug_tx_buffer[2]),
	.I1(_shift_reg_tx[3]),
	.I2(_state[0]),
	.F(N_82)
);
defparam \_shift_reg_tx_9_i_m2[2] .INIT=8'hCA;
// @5:199
  LUT3 \_shift_reg_tx_9_cZ[3]  (
	.I0(debug_tx_buffer[0]),
	.I1(_shift_reg_tx[4]),
	.I2(_state[0]),
	.F(_shift_reg_tx_9[3])
);
defparam \_shift_reg_tx_9_cZ[3] .INIT=8'hCA;
// @6:138
  LUT3 \un2_cnt_spi_4[3]  (
	.I0(debug_tx_buffer[0]),
	.I1(spi_debug_bit_num[3]),
	.I2(switches_c[3]),
	.F(N_108)
);
defparam \un2_cnt_spi_4[3] .INIT=8'hAC;
// @6:138
  LUT3 \un2_cnt_spi_4[2]  (
	.I0(debug_tx_buffer[2]),
	.I1(spi_debug_bit_num[2]),
	.I2(switches_c[3]),
	.F(N_107)
);
defparam \un2_cnt_spi_4[2] .INIT=8'hAC;
// @6:138
  LUT3 \un2_cnt_spi_4[1]  (
	.I0(debug_tx_buffer[1]),
	.I1(spi_debug_bit_num[1]),
	.I2(switches_c[3]),
	.F(N_106)
);
defparam \un2_cnt_spi_4[1] .INIT=8'hAC;
// @6:138
  LUT3 \un2_cnt_spi_0[0]  (
	.I0(cnt_spi[0]),
	.I1(switches_c[3]),
	.I2(un1_step_id_1),
	.F(N_69)
);
defparam \un2_cnt_spi_0[0] .INIT=8'hB8;
// @5:199
  LUT3 \_shift_reg_tx_9_cZ[1]  (
	.I0(debug_tx_buffer[1]),
	.I1(_shift_reg_tx[2]),
	.I2(_state[0]),
	.F(_shift_reg_tx_9[1])
);
defparam \_shift_reg_tx_9_cZ[1] .INIT=8'hCA;
// @5:199
  LUT3 \_shift_reg_tx_9_cZ[0]  (
	.I0(debug_tx_buffer[0]),
	.I1(_shift_reg_tx[1]),
	.I2(_state[0]),
	.F(_shift_reg_tx_9[0])
);
defparam \_shift_reg_tx_9_cZ[0] .INIT=8'hCA;
// @5:199
  LUT3 \_shift_reg_tx_9_i_m2[5]  (
	.I0(_shift_reg_tx[6]),
	.I1(_state[0]),
	.I2(_tx_buffer[5]),
	.F(N_80)
);
defparam \_shift_reg_tx_9_i_m2[5] .INIT=8'hB8;
// @6:93
  LUT2 \_tx_buffer_occupied_RNIGB6Q[0]  (
	.I0(_tx_buffer_occupied[0]),
	.I1(_tx_buffer_sent[0]),
	.F(N_123_i)
);
defparam \_tx_buffer_occupied_RNIGB6Q[0] .INIT=4'h6;
  LUT2 \_rx_buffer_occupied_RNI7I5E[0]  (
	.I0(rx_completed[0]),
	.I1(wait_spi_0),
	.F(N_21)
);
defparam \_rx_buffer_occupied_RNI7I5E[0] .INIT=4'h4;
// @6:211
  LUT2 \SUM_cZ[1]  (
	.I0(cnt_spi[0]),
	.I1(cnt_spi[1]),
	.F(SUM[1])
);
defparam \SUM_cZ[1] .INIT=4'h6;
// @6:150
  LUT2 un2_cnt_spi_sn_m4 (
	.I0(switches_c[1]),
	.I1(switches_c[2]),
	.F(un2_cnt_spi_sn_N_5)
);
defparam un2_cnt_spi_sn_m4.INIT=4'h8;
// @5:283
  LUT2 debug25_NE_0_cZ (
	.I0(_sck[3]),
	.I1(_sck[4]),
	.F(debug25_NE_0)
);
defparam debug25_NE_0_cZ.INIT=4'hB;
  LUT2 m5_s (
	.I0(debug_waiting_for_step_time5),
	.I1(internal_state_machine_0),
	.F(m5_out)
);
defparam m5_s.INIT=4'h4;
// @5:199
  LUT2 \_shift_reg_tx_9_cZ[7]  (
	.I0(_state[0]),
	.I1(_tx_buffer[7]),
	.F(_shift_reg_tx_9[7])
);
defparam \_shift_reg_tx_9_cZ[7] .INIT=4'h4;
// @6:183
  LUT4 elapsed_time_0_sqmuxa_i (
	.I0(debug_waiting_for_step_time5),
	.I1(internal_state_machine_0),
	.I2(rx_completed[0]),
	.I3(wait_spi_0),
	.F(elapsed_time_0_sqmuxa_i_1z)
);
defparam elapsed_time_0_sqmuxa_i.INIT=16'hEAEE;
// @6:138
  LUT4 \un2_cnt_spi_8[1]  (
	.I0(N_111),
	.I1(N_119),
	.I2(switches_c[1]),
	.I3(switches_c[2]),
	.F(N_125)
);
defparam \un2_cnt_spi_8[1] .INIT=16'hACCC;
// @6:138
  LUT4 \un2_cnt_spi_8[2]  (
	.I0(N_112),
	.I1(N_120),
	.I2(switches_c[1]),
	.I3(switches_c[2]),
	.F(N_126)
);
defparam \un2_cnt_spi_8[2] .INIT=16'hACCC;
// @5:249
  LUT4 debug_bit_num_1_sqmuxa_1_0_a2 (
	.I0(_state[0]),
	.I1(un2_tx_completed_1_54_a3_0_a2_4),
	.I2(un2_tx_completed_1_54_a3_0_a2_5),
	.I3(tm1637_clk_c_i),
	.F(debug_bit_num_1_sqmuxa_1)
);
defparam debug_bit_num_1_sqmuxa_1_0_a2.INIT=16'h0080;
// @5:249
  LUT3 _rx_buffer_occupied_1_sqmuxa_0_a2 (
	.I0(rx_completed[0]),
	.I1(debug26),
	.I2(debug_bit_num_1_sqmuxa_1),
	.F(_rx_buffer_occupied_1_sqmuxa)
);
defparam _rx_buffer_occupied_1_sqmuxa_0_a2.INIT=8'h10;
// @6:183
  LUT3 \un2_tx_completed_4_i_0[0]  (
	.I0(_diomode_1_sqmuxa),
	.I1(debug26),
	.I2(debug_bit_num_1_sqmuxa_1),
	.F(N_50)
);
defparam \un2_tx_completed_4_i_0[0] .INIT=8'hBA;
  LUT2 \_prescaler_cnt_cry_0_RNO_cZ[0]  (
	.I0(N_137_i),
	.I1(_prescaler_cnt[0]),
	.F(_prescaler_cnt_cry_0_RNO[0])
);
defparam \_prescaler_cnt_cry_0_RNO_cZ[0] .INIT=4'h8;
  LUT2 \_prescaler_cnt_cry_0_RNO_cZ[1]  (
	.I0(N_137_i),
	.I1(_prescaler_cnt[1]),
	.F(_prescaler_cnt_cry_0_RNO[1])
);
defparam \_prescaler_cnt_cry_0_RNO_cZ[1] .INIT=4'h8;
  LUT2 \_prescaler_cnt_cry_0_RNO_cZ[2]  (
	.I0(N_137_i),
	.I1(_prescaler_cnt[2]),
	.F(_prescaler_cnt_cry_0_RNO[2])
);
defparam \_prescaler_cnt_cry_0_RNO_cZ[2] .INIT=4'h8;
  LUT2 \_prescaler_cnt_cry_0_RNO_cZ[3]  (
	.I0(N_137_i),
	.I1(_prescaler_cnt[3]),
	.F(_prescaler_cnt_cry_0_RNO[3])
);
defparam \_prescaler_cnt_cry_0_RNO_cZ[3] .INIT=4'h8;
  LUT2 \_prescaler_cnt_cry_0_RNO_cZ[4]  (
	.I0(N_137_i),
	.I1(_prescaler_cnt[4]),
	.F(_prescaler_cnt_cry_0_RNO[4])
);
defparam \_prescaler_cnt_cry_0_RNO_cZ[4] .INIT=4'h8;
  LUT2 \_prescaler_cnt_cry_0_RNO_cZ[5]  (
	.I0(N_137_i),
	.I1(_prescaler_cnt[5]),
	.F(_prescaler_cnt_cry_0_RNO[5])
);
defparam \_prescaler_cnt_cry_0_RNO_cZ[5] .INIT=4'h8;
  LUT2 \_prescaler_cnt_cry_0_RNO_cZ[6]  (
	.I0(N_137_i),
	.I1(_prescaler_cnt[6]),
	.F(_prescaler_cnt_cry_0_RNO[6])
);
defparam \_prescaler_cnt_cry_0_RNO_cZ[6] .INIT=4'h8;
// @5:168
  LUT2 \_prescaler_cnt_qxu_cZ[7]  (
	.I0(N_137_i),
	.I1(_prescaler_cnt[7]),
	.F(_prescaler_cnt_qxu[7])
);
defparam \_prescaler_cnt_qxu_cZ[7] .INIT=4'h8;
// @5:168
  DFFCE \_prescaler_cnt_Z[7]  (
	.Q(_prescaler_cnt[7]),
	.D(_prescaler_cnt_s[7]),
	.CLK(clk_spi),
	.CLEAR(reset_spi_0),
	.CE(N_226_i)
);
// @5:168
  DFFCE \_prescaler_cnt_Z[6]  (
	.Q(_prescaler_cnt[6]),
	.D(_prescaler_cnt_s[6]),
	.CLK(clk_spi),
	.CLEAR(reset_spi_0),
	.CE(N_226_i)
);
// @5:168
  DFFCE \_prescaler_cnt_Z[5]  (
	.Q(_prescaler_cnt[5]),
	.D(_prescaler_cnt_s[5]),
	.CLK(clk_spi),
	.CLEAR(reset_spi_0),
	.CE(N_226_i)
);
// @5:168
  DFFCE \_prescaler_cnt_Z[4]  (
	.Q(_prescaler_cnt[4]),
	.D(_prescaler_cnt_s[4]),
	.CLK(clk_spi),
	.CLEAR(reset_spi_0),
	.CE(N_226_i)
);
// @5:168
  DFFCE \_prescaler_cnt_Z[3]  (
	.Q(_prescaler_cnt[3]),
	.D(_prescaler_cnt_s[3]),
	.CLK(clk_spi),
	.CLEAR(reset_spi_0),
	.CE(N_226_i)
);
// @5:168
  DFFCE \_prescaler_cnt_Z[2]  (
	.Q(_prescaler_cnt[2]),
	.D(_prescaler_cnt_s[2]),
	.CLK(clk_spi),
	.CLEAR(reset_spi_0),
	.CE(N_226_i)
);
// @5:168
  DFFCE \_prescaler_cnt_Z[1]  (
	.Q(_prescaler_cnt[1]),
	.D(_prescaler_cnt_s[1]),
	.CLK(clk_spi),
	.CLEAR(reset_spi_0),
	.CE(N_226_i)
);
// @5:168
  DFFCE \_prescaler_cnt_Z[0]  (
	.Q(_prescaler_cnt[0]),
	.D(_prescaler_cnt_s[0]),
	.CLK(clk_spi),
	.CLEAR(reset_spi_0),
	.CE(N_226_i)
);
// @5:168
  DFFC \_sck_Z[4]  (
	.Q(_sck[4]),
	.D(_sck_6[4]),
	.CLK(clk_spi),
	.CLEAR(reset_spi_0)
);
// @5:168
  DFFC \_sck_Z[3]  (
	.Q(_sck[3]),
	.D(un1__sck_axbxc3),
	.CLK(clk_spi),
	.CLEAR(reset_spi_0)
);
// @5:168
  DFFC \_sck_Z[2]  (
	.Q(_sck[2]),
	.D(_sck_6[2]),
	.CLK(clk_spi),
	.CLEAR(reset_spi_0)
);
// @5:168
  DFFC \_sck_Z[1]  (
	.Q(_sck[1]),
	.D(_sck_6[1]),
	.CLK(clk_spi),
	.CLEAR(reset_spi_0)
);
// @5:168
  DFFC \_sck_Z[0]  (
	.Q(tm1637_clk_c_i),
	.D(_sck_6[0]),
	.CLK(clk_spi),
	.CLEAR(reset_spi_0)
);
// @5:74
  DFFCE tx_error_Z (
	.Q(tx_error[0]),
	.D(VCC),
	.CLK(wr_spi_0),
	.CLEAR(reset_spi_0),
	.CE(N_123_i)
);
// @5:168
  DFFCE debug_waiting_for_tx_data_Z (
	.Q(debug_waiting_for_tx_data[0]),
	.D(N_123_i_i),
	.CLK(clk_spi),
	.CLEAR(reset_spi_0),
	.CE(_state_i[0])
);
// @5:168
  DFFCE \_tx_buffer_sent_Z[0]  (
	.Q(_tx_buffer_sent[0]),
	.D(VCC),
	.CLK(clk_spi),
	.CLEAR(reset_spi_0),
	.CE(_diomode_1_sqmuxa)
);
// @5:74
  DFFCE \_tx_buffer_occupied_Z[0]  (
	.Q(_tx_buffer_occupied[0]),
	.D(VCC),
	.CLK(wr_spi_0),
	.CLEAR(reset_spi_0),
	.CE(N_123_i_i)
);
// @5:74
  DFFE \_tx_buffer_Z[7]  (
	.Q(_tx_buffer[7]),
	.D(tx_data[7]),
	.CLK(wr_spi_0),
	.CE(_prescaler_buffer_1_sqmuxa)
);
// @5:74
  DFFE \_tx_buffer_Z[6]  (
	.Q(_tx_buffer[6]),
	.D(tx_data[6]),
	.CLK(wr_spi_0),
	.CE(_prescaler_buffer_1_sqmuxa)
);
// @5:74
  DFFE \_tx_buffer_Z[5]  (
	.Q(_tx_buffer[5]),
	.D(tx_data[5]),
	.CLK(wr_spi_0),
	.CE(_prescaler_buffer_1_sqmuxa)
);
// @5:74
  DFFE \_tx_buffer_Z[4]  (
	.Q(_tx_buffer[4]),
	.D(tx_data[4]),
	.CLK(wr_spi_0),
	.CE(_prescaler_buffer_1_sqmuxa)
);
// @5:74
  DFFE \_tx_buffer_Z[2]  (
	.Q(debug_tx_buffer[2]),
	.D(tx_data[2]),
	.CLK(wr_spi_0),
	.CE(_prescaler_buffer_1_sqmuxa)
);
// @5:74
  DFFE \_tx_buffer_Z[1]  (
	.Q(debug_tx_buffer[1]),
	.D(tx_data[1]),
	.CLK(wr_spi_0),
	.CE(_prescaler_buffer_1_sqmuxa)
);
// @5:74
  DFFE \_tx_buffer_Z[0]  (
	.Q(debug_tx_buffer[0]),
	.D(tx_data[0]),
	.CLK(wr_spi_0),
	.CE(_prescaler_buffer_1_sqmuxa)
);
// @5:168
  DFFCE debug_waiting_for_prescaler_Z (
	.Q(debug_waiting_for_prescaler[0]),
	.D(un1__prescdemux_NE_i_0_i),
	.CLK(clk_spi),
	.CLEAR(reset_spi_0),
	.CE(_state[0])
);
// @5:168
  DFFCE \_rx_buffer_occupied_Z[0]  (
	.Q(rx_completed[0]),
	.D(VCC),
	.CLK(clk_spi),
	.CLEAR(reset_spi_0),
	.CE(_rx_buffer_occupied_1_sqmuxa)
);
// @5:168
  DFFCE \debug_bit_num_Z[3]  (
	.Q(spi_debug_bit_num[3]),
	.D(_sck[4]),
	.CLK(clk_spi),
	.CLEAR(reset_spi_0),
	.CE(debug_bit_num_1_sqmuxa_1)
);
// @5:168
  DFFCE \debug_bit_num_Z[2]  (
	.Q(spi_debug_bit_num[2]),
	.D(_sck[3]),
	.CLK(clk_spi),
	.CLEAR(reset_spi_0),
	.CE(debug_bit_num_1_sqmuxa_1)
);
// @5:168
  DFFCE \debug_bit_num_Z[1]  (
	.Q(spi_debug_bit_num[1]),
	.D(_sck[2]),
	.CLK(clk_spi),
	.CLEAR(reset_spi_0),
	.CE(debug_bit_num_1_sqmuxa_1)
);
// @5:168
  DFFCE \debug_bit_num_Z[0]  (
	.Q(spi_debug_bit_num[0]),
	.D(_sck[1]),
	.CLK(clk_spi),
	.CLEAR(reset_spi_0),
	.CE(debug_bit_num_1_sqmuxa_1)
);
// @5:168
  DFFCE \_rx_buffer_Z[3]  (
	.Q(debug_rx_buffer[3]),
	.D(_shift_reg_rx[3]),
	.CLK(clk_spi),
	.CLEAR(reset_spi_0),
	.CE(_rx_buffer_1_sqmuxa_1)
);
// @5:168
  DFFCE \_rx_buffer_Z[2]  (
	.Q(debug_rx_buffer[2]),
	.D(_shift_reg_rx[2]),
	.CLK(clk_spi),
	.CLEAR(reset_spi_0),
	.CE(_rx_buffer_1_sqmuxa_1)
);
// @5:168
  DFFCE \_rx_buffer_Z[1]  (
	.Q(debug_rx_buffer[1]),
	.D(_shift_reg_rx[1]),
	.CLK(clk_spi),
	.CLEAR(reset_spi_0),
	.CE(_rx_buffer_1_sqmuxa_1)
);
// @5:168
  DFFCE \_rx_buffer_Z[0]  (
	.Q(debug_rx_buffer[0]),
	.D(_shift_reg_rx[0]),
	.CLK(clk_spi),
	.CLEAR(reset_spi_0),
	.CE(_rx_buffer_1_sqmuxa_1)
);
// @5:168
  DFFCE \_shift_reg_rx_Z[3]  (
	.Q(_shift_reg_rx[3]),
	.D(_shift_reg_rx[2]),
	.CLK(clk_spi),
	.CLEAR(reset_spi_0),
	.CE(N_95)
);
// @5:168
  DFFCE \_shift_reg_rx_Z[2]  (
	.Q(_shift_reg_rx[2]),
	.D(_shift_reg_rx[1]),
	.CLK(clk_spi),
	.CLEAR(reset_spi_0),
	.CE(N_95)
);
// @5:168
  DFFCE \_shift_reg_rx_Z[1]  (
	.Q(_shift_reg_rx[1]),
	.D(_shift_reg_rx[0]),
	.CLK(clk_spi),
	.CLEAR(reset_spi_0),
	.CE(N_95)
);
// @5:168
  DFFCE \_shift_reg_rx_Z[0]  (
	.Q(_shift_reg_rx[0]),
	.D(VCC),
	.CLK(clk_spi),
	.CLEAR(reset_spi_0),
	.CE(N_95)
);
// @5:168
  DFFCE \_state_Z[0]  (
	.Q(_state[0]),
	.D(_state_i[0]),
	.CLK(clk_spi),
	.CLEAR(reset_spi_0),
	.CE(N_50)
);
// @5:168
  DFFPE \_mosi_Z[0]  (
	.Q(tm1637_dio_c),
	.D(_mosi_16[0]),
	.CLK(clk_spi),
	.PRESET(reset_spi_0),
	.CE(N_52)
);
// @5:168
  DFFCE \_shift_reg_tx_Z[7]  (
	.Q(_shift_reg_tx[7]),
	.D(_shift_reg_tx_9[7]),
	.CLK(clk_spi),
	.CLEAR(reset_spi_0),
	.CE(N_48)
);
// @5:168
  DFFCE \_shift_reg_tx_Z[6]  (
	.Q(_shift_reg_tx[6]),
	.D(N_84),
	.CLK(clk_spi),
	.CLEAR(reset_spi_0),
	.CE(N_48)
);
// @5:168
  DFFCE \_shift_reg_tx_Z[5]  (
	.Q(_shift_reg_tx[5]),
	.D(N_80),
	.CLK(clk_spi),
	.CLEAR(reset_spi_0),
	.CE(N_48)
);
// @5:168
  DFFCE \_shift_reg_tx_Z[4]  (
	.Q(_shift_reg_tx[4]),
	.D(N_83),
	.CLK(clk_spi),
	.CLEAR(reset_spi_0),
	.CE(N_48)
);
// @5:168
  DFFCE \_shift_reg_tx_Z[3]  (
	.Q(_shift_reg_tx[3]),
	.D(_shift_reg_tx_9[3]),
	.CLK(clk_spi),
	.CLEAR(reset_spi_0),
	.CE(N_48)
);
// @5:168
  DFFCE \_shift_reg_tx_Z[2]  (
	.Q(_shift_reg_tx[2]),
	.D(N_82),
	.CLK(clk_spi),
	.CLEAR(reset_spi_0),
	.CE(N_48)
);
// @5:168
  DFFCE \_shift_reg_tx_Z[1]  (
	.Q(_shift_reg_tx[1]),
	.D(_shift_reg_tx_9[1]),
	.CLK(clk_spi),
	.CLEAR(reset_spi_0),
	.CE(N_48)
);
// @5:168
  DFFCE \_shift_reg_tx_Z[0]  (
	.Q(_shift_reg_tx[0]),
	.D(_shift_reg_tx_9[0]),
	.CLK(clk_spi),
	.CLEAR(reset_spi_0),
	.CE(N_48)
);
// @5:168
  DFFCE \debug_Z[3]  (
	.Q(spi_debug[3]),
	.D(debug_RNO[3]),
	.CLK(clk_spi),
	.CLEAR(reset_spi_0),
	.CE(un2_tx_completed_1_0[0])
);
// @5:168
  DFFCE \debug_Z[2]  (
	.Q(spi_debug[2]),
	.D(N_25_i),
	.CLK(clk_spi),
	.CLEAR(reset_spi_0),
	.CE(un2_tx_completed_1_0[0])
);
// @5:168
  DFFCE \debug_Z[1]  (
	.Q(spi_debug[1]),
	.D(N_18),
	.CLK(clk_spi),
	.CLEAR(reset_spi_0),
	.CE(un2_tx_completed_1_0[0])
);
// @5:168
  DFFPE \debug_Z[0]  (
	.Q(spi_debug[0]),
	.D(N_29_i),
	.CLK(clk_spi),
	.PRESET(reset_spi_0),
	.CE(un2_tx_completed_1_0[0])
);
// @5:168
  ALU \_prescaler_cnt_s_0[7]  (
	.CIN(_prescaler_cnt_cry[6]),
	.I0(_prescaler_cnt_qxu[7]),
	.I1(GND),
	.I3(GND),
	.COUT(_prescaler_cnt_s_0_COUT[7]),
	.SUM(_prescaler_cnt_s[7])
);
defparam \_prescaler_cnt_s_0[7] .ALU_MODE=0;
// @5:168
  ALU \_prescaler_cnt_cry_0[6]  (
	.CIN(_prescaler_cnt_cry[5]),
	.I0(_prescaler_cnt_cry_0_RNO[6]),
	.I1(GND),
	.I3(GND),
	.COUT(_prescaler_cnt_cry[6]),
	.SUM(_prescaler_cnt_s[6])
);
defparam \_prescaler_cnt_cry_0[6] .ALU_MODE=0;
// @5:168
  ALU \_prescaler_cnt_cry_0[5]  (
	.CIN(_prescaler_cnt_cry[4]),
	.I0(_prescaler_cnt_cry_0_RNO[5]),
	.I1(GND),
	.I3(GND),
	.COUT(_prescaler_cnt_cry[5]),
	.SUM(_prescaler_cnt_s[5])
);
defparam \_prescaler_cnt_cry_0[5] .ALU_MODE=0;
// @5:168
  ALU \_prescaler_cnt_cry_0[4]  (
	.CIN(_prescaler_cnt_cry[3]),
	.I0(_prescaler_cnt_cry_0_RNO[4]),
	.I1(GND),
	.I3(GND),
	.COUT(_prescaler_cnt_cry[4]),
	.SUM(_prescaler_cnt_s[4])
);
defparam \_prescaler_cnt_cry_0[4] .ALU_MODE=0;
// @5:168
  ALU \_prescaler_cnt_cry_0[3]  (
	.CIN(_prescaler_cnt_cry[2]),
	.I0(_prescaler_cnt_cry_0_RNO[3]),
	.I1(GND),
	.I3(GND),
	.COUT(_prescaler_cnt_cry[3]),
	.SUM(_prescaler_cnt_s[3])
);
defparam \_prescaler_cnt_cry_0[3] .ALU_MODE=0;
// @5:168
  ALU \_prescaler_cnt_cry_0[2]  (
	.CIN(_prescaler_cnt_cry[1]),
	.I0(_prescaler_cnt_cry_0_RNO[2]),
	.I1(GND),
	.I3(GND),
	.COUT(_prescaler_cnt_cry[2]),
	.SUM(_prescaler_cnt_s[2])
);
defparam \_prescaler_cnt_cry_0[2] .ALU_MODE=0;
// @5:168
  ALU \_prescaler_cnt_cry_0[1]  (
	.CIN(_prescaler_cnt_cry[0]),
	.I0(_prescaler_cnt_cry_0_RNO[1]),
	.I1(GND),
	.I3(GND),
	.COUT(_prescaler_cnt_cry[1]),
	.SUM(_prescaler_cnt_s[1])
);
defparam \_prescaler_cnt_cry_0[1] .ALU_MODE=0;
// @5:168
  ALU \_prescaler_cnt_cry_0[0]  (
	.CIN(N_137_i),
	.I0(_prescaler_cnt_cry_0_RNO[0]),
	.I1(GND),
	.I3(GND),
	.COUT(_prescaler_cnt_cry[0]),
	.SUM(_prescaler_cnt_s[0])
);
defparam \_prescaler_cnt_cry_0[0] .ALU_MODE=0;
  GND GND_cZ (
	.G(GND)
);
  VCC VCC_cZ (
	.V(VCC)
);
endmodule /* spi_master_8s_8s_0_1 */

module demo (
  clk_50M,
  rst_n,
  tm1637_clk,
  tm1637_dio,
  tm1637_clk_drain,
  tm1637_dio_drain,
  tm1637_vcc,
  led,
  switches,
  debug_step_id
)
;
input clk_50M ;
input rst_n ;
output tm1637_clk ;
output tm1637_dio ;
output tm1637_clk_drain /* synthesis syn_tristate = 1 */ ;
output tm1637_dio_drain /* synthesis syn_tristate = 1 */ ;
output tm1637_vcc ;
output [3:0] led ;
input [3:0] switches ;
output [6:0] debug_step_id ;
wire clk_50M ;
wire rst_n ;
wire tm1637_clk ;
wire tm1637_dio ;
wire tm1637_clk_drain ;
wire tm1637_dio_drain ;
wire tm1637_vcc ;
wire [0:0] reset_spi;
wire [0:0] wr_spi;
wire [7:0] tx_data;
wire [0:0] wait_spi;
wire [0:0] internal_state_machine;
wire [3:0] cnt_spi;
wire [0:0] debug_waiting_for_spi;
wire [24:0] cnt;
wire [27:0] elapsed_time;
wire [0:0] debug_waiting_for_step_time;
wire [24:6] cnt_3;
wire [3:1] SUM;
wire [3:0] switches_c;
wire [3:0] led_c;
wire [6:1] debug_step_id_c;
wire [0:0] cnt_spi_i;
wire [43:0] encoded_step;
wire VCC ;
wire un1_step_id_1_cry_0_0_SUM ;
wire un1_step_id_1_cry_1_0_SUM ;
wire un1_step_id_1_cry_2_0_SUM ;
wire un1_step_id_1_cry_3_0_0_SUM ;
wire un1_step_id_1_cry_4_0_0_SUM ;
wire un1_step_id_1_cry_5_0_0_SUM ;
wire un1_step_id_1_s_6_0_SUM ;
wire GND ;
wire clk_spi ;
wire debug_waiting_for_step_time5 ;
wire un1_cntlt24 ;
wire un1_cntlt15 ;
wire un1_cntlt14 ;
wire debug_waiting_for_step_time5_cry_1 ;
wire debug_waiting_for_step_time5_cry_2 ;
wire debug_waiting_for_step_time5_cry_3 ;
wire debug_waiting_for_step_time5_cry_4 ;
wire debug_waiting_for_step_time5_cry_5 ;
wire debug_waiting_for_step_time5_cry_6 ;
wire debug_waiting_for_step_time5_cry_7 ;
wire debug_waiting_for_step_time5_cry_8 ;
wire debug_waiting_for_step_time5_cry_9 ;
wire debug_waiting_for_step_time5_cry_10 ;
wire debug_waiting_for_step_time5_cry_11 ;
wire debug_waiting_for_step_time5_cry_12 ;
wire debug_waiting_for_step_time5_cry_13 ;
wire debug_waiting_for_step_time5_cry_14 ;
wire debug_waiting_for_step_time5_cry_15 ;
wire debug_waiting_for_step_time5_cry_16 ;
wire debug_waiting_for_step_time5_cry_17 ;
wire debug_waiting_for_step_time5_cry_18 ;
wire debug_waiting_for_step_time5_cry_19 ;
wire debug_waiting_for_step_time5_cry_20 ;
wire debug_waiting_for_step_time5_cry_21 ;
wire debug_waiting_for_step_time5_cry_22 ;
wire debug_waiting_for_step_time5_cry_23 ;
wire debug_waiting_for_step_time5_cry_24 ;
wire debug_waiting_for_step_time5_cry_25 ;
wire debug_waiting_for_step_time5_cry_26 ;
wire N_21 ;
wire tm1637_clk_c ;
wire clk_50M_c ;
wire rst_n_c ;
wire tm1637_dio_c ;
wire un1_step_id_1 ;
wire un3_cnt_cry_0_0_SUM ;
wire un3_cnt_cry_1_0_SUM ;
wire un3_cnt_cry_2_0_SUM ;
wire un3_cnt_cry_3_0_SUM ;
wire un3_cnt_cry_4_0_SUM ;
wire un3_cnt_cry_5_0_SUM ;
wire un3_cnt_cry_6_0_SUM ;
wire un3_cnt_cry_7_0_SUM ;
wire un3_cnt_cry_8_0_SUM ;
wire un3_cnt_cry_9_0_SUM ;
wire un3_cnt_cry_10_0_SUM ;
wire un3_cnt_cry_11_0_SUM ;
wire un3_cnt_cry_12_0_SUM ;
wire un3_cnt_cry_13_0_SUM ;
wire un3_cnt_cry_14_0_SUM ;
wire un3_cnt_cry_15_0_SUM ;
wire un3_cnt_cry_16_0_SUM ;
wire un3_cnt_cry_17_0_SUM ;
wire un3_cnt_cry_18_0_SUM ;
wire un3_cnt_cry_19_0_SUM ;
wire un3_cnt_cry_20_0_SUM ;
wire un3_cnt_cry_21_0_SUM ;
wire un3_cnt_cry_22_0_SUM ;
wire un3_cnt_cry_23_0_SUM ;
wire un3_cnt_s_24_0_SUM ;
wire un3_cnt_cry_0 ;
wire un3_cnt_cry_1 ;
wire un3_cnt_cry_2 ;
wire un3_cnt_cry_3 ;
wire un3_cnt_cry_4 ;
wire un3_cnt_cry_5 ;
wire un3_cnt_cry_6 ;
wire un3_cnt_cry_7 ;
wire un3_cnt_cry_8 ;
wire un3_cnt_cry_9 ;
wire un3_cnt_cry_10 ;
wire un3_cnt_cry_11 ;
wire un3_cnt_cry_12 ;
wire un3_cnt_cry_13 ;
wire un3_cnt_cry_14 ;
wire un3_cnt_cry_15 ;
wire un3_cnt_cry_16 ;
wire un3_cnt_cry_17 ;
wire un3_cnt_cry_18 ;
wire un3_cnt_cry_19 ;
wire un3_cnt_cry_20 ;
wire un3_cnt_cry_21 ;
wire un3_cnt_cry_22 ;
wire un3_cnt_cry_23 ;
wire un2_elapsed_time_s_0 ;
wire un2_elapsed_time_cry_1_0_SUM ;
wire un2_elapsed_time_cry_2_0_SUM ;
wire un2_elapsed_time_cry_3_0_SUM ;
wire un2_elapsed_time_cry_4_0_SUM ;
wire un2_elapsed_time_cry_5_0_SUM ;
wire un2_elapsed_time_cry_6_0_SUM ;
wire un2_elapsed_time_cry_7_0_SUM ;
wire un2_elapsed_time_cry_8_0_SUM ;
wire un2_elapsed_time_cry_9_0_SUM ;
wire un2_elapsed_time_cry_10_0_SUM ;
wire un2_elapsed_time_cry_11_0_SUM ;
wire un2_elapsed_time_cry_12_0_SUM ;
wire un2_elapsed_time_cry_13_0_SUM ;
wire un2_elapsed_time_cry_14_0_SUM ;
wire un2_elapsed_time_cry_15_0_SUM ;
wire un2_elapsed_time_cry_16_0_SUM ;
wire un2_elapsed_time_cry_17_0_SUM ;
wire un2_elapsed_time_cry_18_0_SUM ;
wire un2_elapsed_time_cry_19_0_SUM ;
wire un2_elapsed_time_cry_20_0_SUM ;
wire un2_elapsed_time_cry_21_0_SUM ;
wire un2_elapsed_time_cry_22_0_SUM ;
wire un2_elapsed_time_cry_23_0_SUM ;
wire un2_elapsed_time_cry_24_0_SUM ;
wire un2_elapsed_time_cry_25_0_SUM ;
wire un2_elapsed_time_cry_26_0_SUM ;
wire un2_elapsed_time_s_27_0_SUM ;
wire un2_elapsed_time_cry_0 ;
wire un2_elapsed_time_cry_1 ;
wire un2_elapsed_time_cry_2 ;
wire un2_elapsed_time_cry_3 ;
wire un2_elapsed_time_cry_4 ;
wire un2_elapsed_time_cry_5 ;
wire un2_elapsed_time_cry_6 ;
wire un2_elapsed_time_cry_7 ;
wire un2_elapsed_time_cry_8 ;
wire un2_elapsed_time_cry_9 ;
wire un2_elapsed_time_cry_10 ;
wire un2_elapsed_time_cry_11 ;
wire un2_elapsed_time_cry_12 ;
wire un2_elapsed_time_cry_13 ;
wire un2_elapsed_time_cry_14 ;
wire un2_elapsed_time_cry_15 ;
wire un2_elapsed_time_cry_16 ;
wire un2_elapsed_time_cry_17 ;
wire un2_elapsed_time_cry_18 ;
wire un2_elapsed_time_cry_19 ;
wire un2_elapsed_time_cry_20 ;
wire un2_elapsed_time_cry_21 ;
wire un2_elapsed_time_cry_22 ;
wire un2_elapsed_time_cry_23 ;
wire un2_elapsed_time_cry_24 ;
wire un2_elapsed_time_cry_25 ;
wire un2_elapsed_time_cry_26 ;
wire un1_step_id_1_cry_0 ;
wire un1_step_id_1_cry_1 ;
wire un1_step_id_1_cry_2 ;
wire un1_step_id_1_cry_3 ;
wire un1_step_id_1_cry_4 ;
wire un1_step_id_1_cry_5 ;
wire un1_cntlto14_2 ;
wire un1_cntlto24_d ;
wire un1_cntlto17_c ;
wire un1_cntlto17_d_out ;
wire \spi0.m5_out  ;
wire debug_waiting_for_step_time5_i ;
wire rst_n_c_i ;
wire N_21_mux_i ;
wire elapsed_time_0_sqmuxa_i ;
wire debug_waiting_for_step_time5_axb_0_i ;
wire clk_spi_ldmx ;
wire un1_cntlt24_i ;
wire N_573 ;
wire N_574 ;
wire N_575 ;
wire N_576 ;
wire N_577 ;
wire N_578 ;
wire N_579 ;
wire N_580 ;
wire N_581 ;
wire N_582 ;
wire N_583 ;
wire N_584 ;
wire N_585 ;
wire N_586 ;
wire N_587 ;
wire N_588 ;
wire N_589 ;
wire N_590 ;
wire N_591 ;
wire N_592 ;
wire N_593 ;
wire N_594 ;
wire N_595 ;
wire N_596 ;
wire N_597 ;
wire N_598 ;
wire N_599 ;
wire N_600 ;
wire N_601 ;
wire N_602 ;
wire N_603 ;
wire N_604 ;
wire N_605 ;
wire N_606 ;
wire N_607 ;
wire N_608 ;
wire N_609 ;
wire N_610 ;
wire N_611 ;
wire N_612 ;
wire un1_cntlto22_4_3 ;
wire un1_cntlto24_d_0_0 ;
wire un1_cntlto24_4_0 ;
wire un1_cntlto24_1_0 ;
wire un1_cntlto24_3_0 ;
wire un1_cntlto24_8_0 ;
wire un1_cntlto24_5_0 ;
wire un1_cntlto24_6_0 ;
wire un1_cntlto24_7_0 ;
wire un1_cntlto17_0_0_1 ;
wire un1_cntlto10_N_2L1 ;
wire un1_cntlto10_N_3L3 ;
wire un1_cntlto10_N_4L5 ;
wire un1_step_id_1_cry_0_0_RNO ;
wire un1_step_id_1_s_6_0_COUT ;
wire un2_elapsed_time_s_27_0_COUT ;
wire un3_cnt_s_24_0_COUT ;
wire debug_waiting_for_step_time5_cry_1_0_SUM ;
wire debug_waiting_for_step_time5_cry_2_0_SUM ;
wire debug_waiting_for_step_time5_cry_3_0_SUM ;
wire debug_waiting_for_step_time5_cry_4_0_SUM ;
wire debug_waiting_for_step_time5_cry_5_0_SUM ;
wire debug_waiting_for_step_time5_cry_6_0_SUM ;
wire debug_waiting_for_step_time5_cry_7_0_SUM ;
wire debug_waiting_for_step_time5_cry_8_0_SUM ;
wire debug_waiting_for_step_time5_cry_9_0_SUM ;
wire debug_waiting_for_step_time5_cry_10_0_SUM ;
wire debug_waiting_for_step_time5_cry_11_0_SUM ;
wire debug_waiting_for_step_time5_cry_12_0_SUM ;
wire debug_waiting_for_step_time5_cry_13_0_SUM ;
wire debug_waiting_for_step_time5_cry_14_0_SUM ;
wire debug_waiting_for_step_time5_cry_15_0_SUM ;
wire debug_waiting_for_step_time5_cry_16_0_SUM ;
wire debug_waiting_for_step_time5_cry_17_0_SUM ;
wire debug_waiting_for_step_time5_cry_18_0_SUM ;
wire debug_waiting_for_step_time5_cry_19_0_SUM ;
wire debug_waiting_for_step_time5_cry_20_0_SUM ;
wire debug_waiting_for_step_time5_cry_21_0_SUM ;
wire debug_waiting_for_step_time5_cry_22_0_SUM ;
wire debug_waiting_for_step_time5_cry_23_0_SUM ;
wire debug_waiting_for_step_time5_cry_24_0_SUM ;
wire debug_waiting_for_step_time5_cry_25_0_SUM ;
wire debug_waiting_for_step_time5_cry_26_0_SUM ;
wire debug_waiting_for_step_time5_cry_27_0_SUM ;
wire N_779 ;
  GSR GSR_INST (
	.GSRI(VCC)
);
// @6:239
  INV un2_elapsed_time_s_0_cZ (
	.I(elapsed_time[0]),
	.O(un2_elapsed_time_s_0)
);
  INV \internal_state_machine_RNO[0]  (
	.I(debug_waiting_for_step_time5),
	.O(debug_waiting_for_step_time5_i)
);
// @6:164
  INV rst_n_ibuf_RNIBNDC (
	.I(rst_n_c),
	.O(rst_n_c_i)
);
// @6:183
  INV \cnt_spi_i_cZ[0]  (
	.I(cnt_spi[0]),
	.O(cnt_spi_i[0])
);
// @6:49
  LUT3 \cnt_3_cZ[6]  (
	.I0(un3_cnt_cry_6_0_SUM),
	.I1(cnt[24]),
	.I2(un1_cntlt24),
	.F(cnt_3[6])
);
defparam \cnt_3_cZ[6] .INIT=8'hA2;
// @6:49
  LUT3 \cnt_3_cZ[11]  (
	.I0(un3_cnt_cry_11_0_SUM),
	.I1(cnt[24]),
	.I2(un1_cntlt24),
	.F(cnt_3[11])
);
defparam \cnt_3_cZ[11] .INIT=8'hA2;
// @6:49
  LUT4 \cnt_RNO[13]  (
	.I0(un1_cntlt15),
	.I1(un1_cntlto17_d_out),
	.I2(un1_cntlto24_8_0),
	.I3(un1_cntlto24_d_0_0),
	.F(cnt_3[13])
);
defparam \cnt_RNO[13] .INIT=16'hF080;
// @6:49
  LUT4 \cnt_RNO[14]  (
	.I0(un1_cntlt15),
	.I1(un1_cntlto17_d_out),
	.I2(un1_cntlto24_7_0),
	.I3(un1_cntlto24_d_0_0),
	.F(cnt_3[14])
);
defparam \cnt_RNO[14] .INIT=16'hF080;
// @6:49
  LUT4 \cnt_RNO[16]  (
	.I0(un1_cntlt15),
	.I1(un1_cntlto17_d_out),
	.I2(un1_cntlto24_6_0),
	.I3(un1_cntlto24_d_0_0),
	.F(cnt_3[16])
);
defparam \cnt_RNO[16] .INIT=16'hF080;
// @6:49
  LUT4 \cnt_RNO[18]  (
	.I0(un1_cntlt15),
	.I1(un1_cntlto17_d_out),
	.I2(un1_cntlto24_5_0),
	.I3(un1_cntlto24_d_0_0),
	.F(cnt_3[18])
);
defparam \cnt_RNO[18] .INIT=16'hF080;
// @6:49
  LUT4 \cnt_RNO[19]  (
	.I0(un1_cntlt15),
	.I1(un1_cntlto17_d_out),
	.I2(un1_cntlto24_4_0),
	.I3(un1_cntlto24_d_0_0),
	.F(cnt_3[19])
);
defparam \cnt_RNO[19] .INIT=16'hF080;
// @6:49
  LUT4 \cnt_RNO[20]  (
	.I0(un1_cntlt15),
	.I1(un1_cntlto17_d_out),
	.I2(un1_cntlto24_3_0),
	.I3(un1_cntlto24_d_0_0),
	.F(cnt_3[20])
);
defparam \cnt_RNO[20] .INIT=16'hF080;
// @6:49
  LUT4 \cnt_RNO[22]  (
	.I0(un1_cntlt15),
	.I1(un1_cntlto17_d_out),
	.I2(un1_cntlto24_1_0),
	.I3(un1_cntlto24_d_0_0),
	.F(cnt_3[22])
);
defparam \cnt_RNO[22] .INIT=16'hF080;
// @6:49
  LUT4 \cnt_RNO[12]  (
	.I0(un3_cnt_cry_12_0_SUM),
	.I1(cnt[23]),
	.I2(cnt[24]),
	.I3(un1_cntlto24_d),
	.F(cnt_3[12])
);
defparam \cnt_RNO[12] .INIT=16'h2A00;
// @6:49
  LUT4 \cnt_RNO[21]  (
	.I0(un3_cnt_cry_21_0_SUM),
	.I1(cnt[23]),
	.I2(cnt[24]),
	.I3(un1_cntlto24_d),
	.F(cnt_3[21])
);
defparam \cnt_RNO[21] .INIT=16'h2A00;
// @6:49
  LUT4 \cnt_RNO[24]  (
	.I0(un3_cnt_s_24_0_SUM),
	.I1(cnt[23]),
	.I2(cnt[24]),
	.I3(un1_cntlto24_d),
	.F(cnt_3[24])
);
defparam \cnt_RNO[24] .INIT=16'h2A00;
// @6:49
  LUT4 un1_cntlto24_d_cZ (
	.I0(un1_cntlt14),
	.I1(un1_cntlto14_2),
	.I2(un1_cntlto17_d_out),
	.I3(un1_cntlto24_d_0_0),
	.F(un1_cntlto24_d)
);
defparam un1_cntlto24_d_cZ.INIT=16'hFFE0;
// @6:49
  LUT2 un1_cntlto14 (
	.I0(un1_cntlt14),
	.I1(un1_cntlto14_2),
	.F(un1_cntlt15)
);
defparam un1_cntlto14.INIT=4'hE;
// @6:49
  LUT4 un1_cntlto24_d_0_0_cZ (
	.I0(cnt[20]),
	.I1(cnt[24]),
	.I2(un1_cntlto17_c),
	.I3(un1_cntlto22_4_3),
	.F(un1_cntlto24_d_0_0)
);
defparam un1_cntlto24_d_0_0_cZ.INIT=16'hFFF7;
// @6:49
  LUT4 un1_cntlto14_2_cZ (
	.I0(cnt[11]),
	.I1(cnt[12]),
	.I2(cnt[13]),
	.I3(cnt[14]),
	.F(un1_cntlto14_2)
);
defparam un1_cntlto14_2_cZ.INIT=16'h7FFF;
// @6:49
  LUT4 un1_cntlto22_4_3_cZ (
	.I0(cnt[18]),
	.I1(cnt[19]),
	.I2(cnt[21]),
	.I3(cnt[22]),
	.F(un1_cntlto22_4_3)
);
defparam un1_cntlto22_4_3_cZ.INIT=16'h7FFF;
// @6:49
  LUT3 \cnt_RNO_0[19]  (
	.I0(un3_cnt_cry_19_0_SUM),
	.I1(cnt[23]),
	.I2(cnt[24]),
	.F(un1_cntlto24_4_0)
);
defparam \cnt_RNO_0[19] .INIT=8'h2A;
// @6:49
  LUT3 \cnt_RNO_0[22]  (
	.I0(un3_cnt_cry_22_0_SUM),
	.I1(cnt[23]),
	.I2(cnt[24]),
	.F(un1_cntlto24_1_0)
);
defparam \cnt_RNO_0[22] .INIT=8'h2A;
// @6:49
  LUT3 \cnt_RNO_0[20]  (
	.I0(un3_cnt_cry_20_0_SUM),
	.I1(cnt[23]),
	.I2(cnt[24]),
	.F(un1_cntlto24_3_0)
);
defparam \cnt_RNO_0[20] .INIT=8'h2A;
// @6:49
  LUT3 \cnt_RNO_0[13]  (
	.I0(un3_cnt_cry_13_0_SUM),
	.I1(cnt[23]),
	.I2(cnt[24]),
	.F(un1_cntlto24_8_0)
);
defparam \cnt_RNO_0[13] .INIT=8'h2A;
// @6:49
  LUT3 \cnt_RNO_0[18]  (
	.I0(un3_cnt_cry_18_0_SUM),
	.I1(cnt[23]),
	.I2(cnt[24]),
	.F(un1_cntlto24_5_0)
);
defparam \cnt_RNO_0[18] .INIT=8'h2A;
// @6:49
  LUT3 \cnt_RNO_0[16]  (
	.I0(un3_cnt_cry_16_0_SUM),
	.I1(cnt[23]),
	.I2(cnt[24]),
	.F(un1_cntlto24_6_0)
);
defparam \cnt_RNO_0[16] .INIT=8'h2A;
// @6:49
  LUT3 \cnt_RNO_0[14]  (
	.I0(un3_cnt_cry_14_0_SUM),
	.I1(cnt[23]),
	.I2(cnt[24]),
	.F(un1_cntlto24_7_0)
);
defparam \cnt_RNO_0[14] .INIT=8'h2A;
// @6:49
  LUT2 un1_cntlto17_c_cZ (
	.I0(cnt[16]),
	.I1(cnt[17]),
	.F(un1_cntlto17_c)
);
defparam un1_cntlto17_c_cZ.INIT=4'h1;
// @6:49
  LUT2 un1_cntlto17_d_s (
	.I0(cnt[15]),
	.I1(cnt[17]),
	.F(un1_cntlto17_d_out)
);
defparam un1_cntlto17_d_s.INIT=4'h1;
// @6:38
  LUT2 clk_spi_ldmx_cZ (
	.I0(clk_spi),
	.I1(cnt[24]),
	.F(clk_spi_ldmx)
);
defparam clk_spi_ldmx_cZ.INIT=4'h6;
// @6:49
  LUT4 un1_cntlto17_0_0_1_cZ (
	.I0(cnt[20]),
	.I1(un1_cntlt14),
	.I2(un1_cntlto14_2),
	.I3(un1_cntlto17_d_out),
	.F(un1_cntlto17_0_0_1)
);
defparam un1_cntlto17_0_0_1_cZ.INIT=16'h02AA;
// @6:49
  LUT4 un1_cntlto17_0_0 (
	.I0(cnt[23]),
	.I1(un1_cntlto17_0_0_1),
	.I2(un1_cntlto17_c),
	.I3(un1_cntlto22_4_3),
	.F(un1_cntlt24)
);
defparam un1_cntlto17_0_0.INIT=16'h5551;
// @6:49
  LUT4 un1_cntlto10 (
	.I0(cnt[6]),
	.I1(un1_cntlto10_N_2L1),
	.I2(un1_cntlto10_N_3L3),
	.I3(un1_cntlto10_N_4L5),
	.F(un1_cntlt14)
);
defparam un1_cntlto10.INIT=16'h5040;
// @6:49
  LUT2 un1_cntlto10_N_4L5_cZ (
	.I0(cnt[2]),
	.I1(cnt[3]),
	.F(un1_cntlto10_N_4L5)
);
defparam un1_cntlto10_N_4L5_cZ.INIT=4'h7;
// @6:49
  LUT4 un1_cntlto10_N_3L3_cZ (
	.I0(cnt[7]),
	.I1(cnt[8]),
	.I2(cnt[9]),
	.I3(cnt[10]),
	.F(un1_cntlto10_N_3L3)
);
defparam un1_cntlto10_N_3L3_cZ.INIT=16'h0001;
// @6:49
  LUT4 un1_cntlto10_N_2L1_cZ (
	.I0(cnt[0]),
	.I1(cnt[1]),
	.I2(cnt[4]),
	.I3(cnt[5]),
	.F(un1_cntlto10_N_2L1)
);
defparam un1_cntlto10_N_2L1_cZ.INIT=16'h7FFF;
  LUT4 clk_spi_RNO (
	.I0(cnt[23]),
	.I1(un1_cntlto17_0_0_1),
	.I2(un1_cntlto17_c),
	.I3(un1_cntlto22_4_3),
	.F(un1_cntlt24_i)
);
defparam clk_spi_RNO.INIT=16'hAAAE;
  LUT3 un1_step_id_1_cry_0_0_RNO_cZ (
	.I0(N_21),
	.I1(debug_waiting_for_step_time5),
	.I2(internal_state_machine[0]),
	.F(un1_step_id_1_cry_0_0_RNO)
);
defparam un1_step_id_1_cry_0_0_RNO_cZ.INIT=8'h10;
// @6:183
  DFFC \debug_waiting_for_step_time_Z[0]  (
	.Q(debug_waiting_for_step_time[0]),
	.D(debug_waiting_for_step_time5),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i)
);
// @6:183
  DFFCE \elapsed_time_Z[13]  (
	.Q(elapsed_time[13]),
	.D(un2_elapsed_time_cry_13_0_SUM),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i),
	.CE(elapsed_time_0_sqmuxa_i)
);
// @6:183
  DFFCE \elapsed_time_Z[12]  (
	.Q(elapsed_time[12]),
	.D(un2_elapsed_time_cry_12_0_SUM),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i),
	.CE(elapsed_time_0_sqmuxa_i)
);
// @6:183
  DFFCE \elapsed_time_Z[11]  (
	.Q(elapsed_time[11]),
	.D(un2_elapsed_time_cry_11_0_SUM),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i),
	.CE(elapsed_time_0_sqmuxa_i)
);
// @6:183
  DFFCE \elapsed_time_Z[10]  (
	.Q(elapsed_time[10]),
	.D(un2_elapsed_time_cry_10_0_SUM),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i),
	.CE(elapsed_time_0_sqmuxa_i)
);
// @6:183
  DFFCE \elapsed_time_Z[9]  (
	.Q(elapsed_time[9]),
	.D(un2_elapsed_time_cry_9_0_SUM),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i),
	.CE(elapsed_time_0_sqmuxa_i)
);
// @6:183
  DFFCE \elapsed_time_Z[8]  (
	.Q(elapsed_time[8]),
	.D(un2_elapsed_time_cry_8_0_SUM),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i),
	.CE(elapsed_time_0_sqmuxa_i)
);
// @6:183
  DFFCE \elapsed_time_Z[7]  (
	.Q(elapsed_time[7]),
	.D(un2_elapsed_time_cry_7_0_SUM),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i),
	.CE(elapsed_time_0_sqmuxa_i)
);
// @6:183
  DFFCE \elapsed_time_Z[6]  (
	.Q(elapsed_time[6]),
	.D(un2_elapsed_time_cry_6_0_SUM),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i),
	.CE(elapsed_time_0_sqmuxa_i)
);
// @6:183
  DFFCE \elapsed_time_Z[5]  (
	.Q(elapsed_time[5]),
	.D(un2_elapsed_time_cry_5_0_SUM),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i),
	.CE(elapsed_time_0_sqmuxa_i)
);
// @6:183
  DFFCE \elapsed_time_Z[4]  (
	.Q(elapsed_time[4]),
	.D(un2_elapsed_time_cry_4_0_SUM),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i),
	.CE(elapsed_time_0_sqmuxa_i)
);
// @6:183
  DFFCE \elapsed_time_Z[3]  (
	.Q(elapsed_time[3]),
	.D(un2_elapsed_time_cry_3_0_SUM),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i),
	.CE(elapsed_time_0_sqmuxa_i)
);
// @6:183
  DFFCE \elapsed_time_Z[2]  (
	.Q(elapsed_time[2]),
	.D(un2_elapsed_time_cry_2_0_SUM),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i),
	.CE(elapsed_time_0_sqmuxa_i)
);
// @6:183
  DFFCE \elapsed_time_Z[1]  (
	.Q(elapsed_time[1]),
	.D(un2_elapsed_time_cry_1_0_SUM),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i),
	.CE(elapsed_time_0_sqmuxa_i)
);
// @6:183
  DFFCE \elapsed_time_Z[0]  (
	.Q(elapsed_time[0]),
	.D(un2_elapsed_time_s_0),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i),
	.CE(elapsed_time_0_sqmuxa_i)
);
// @6:183
  DFFC \step_id_Z[0]  (
	.Q(un1_step_id_1),
	.D(un1_step_id_1_cry_0_0_SUM),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i)
);
// @6:183
  DFFCE \elapsed_time_Z[27]  (
	.Q(elapsed_time[27]),
	.D(un2_elapsed_time_s_27_0_SUM),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i),
	.CE(elapsed_time_0_sqmuxa_i)
);
// @6:183
  DFFCE \elapsed_time_Z[26]  (
	.Q(elapsed_time[26]),
	.D(un2_elapsed_time_cry_26_0_SUM),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i),
	.CE(elapsed_time_0_sqmuxa_i)
);
// @6:183
  DFFCE \elapsed_time_Z[25]  (
	.Q(elapsed_time[25]),
	.D(un2_elapsed_time_cry_25_0_SUM),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i),
	.CE(elapsed_time_0_sqmuxa_i)
);
// @6:183
  DFFCE \elapsed_time_Z[24]  (
	.Q(elapsed_time[24]),
	.D(un2_elapsed_time_cry_24_0_SUM),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i),
	.CE(elapsed_time_0_sqmuxa_i)
);
// @6:183
  DFFCE \elapsed_time_Z[23]  (
	.Q(elapsed_time[23]),
	.D(un2_elapsed_time_cry_23_0_SUM),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i),
	.CE(elapsed_time_0_sqmuxa_i)
);
// @6:183
  DFFCE \elapsed_time_Z[22]  (
	.Q(elapsed_time[22]),
	.D(un2_elapsed_time_cry_22_0_SUM),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i),
	.CE(elapsed_time_0_sqmuxa_i)
);
// @6:183
  DFFCE \elapsed_time_Z[21]  (
	.Q(elapsed_time[21]),
	.D(un2_elapsed_time_cry_21_0_SUM),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i),
	.CE(elapsed_time_0_sqmuxa_i)
);
// @6:183
  DFFCE \elapsed_time_Z[20]  (
	.Q(elapsed_time[20]),
	.D(un2_elapsed_time_cry_20_0_SUM),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i),
	.CE(elapsed_time_0_sqmuxa_i)
);
// @6:183
  DFFCE \elapsed_time_Z[19]  (
	.Q(elapsed_time[19]),
	.D(un2_elapsed_time_cry_19_0_SUM),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i),
	.CE(elapsed_time_0_sqmuxa_i)
);
// @6:183
  DFFCE \elapsed_time_Z[18]  (
	.Q(elapsed_time[18]),
	.D(un2_elapsed_time_cry_18_0_SUM),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i),
	.CE(elapsed_time_0_sqmuxa_i)
);
// @6:183
  DFFCE \elapsed_time_Z[17]  (
	.Q(elapsed_time[17]),
	.D(un2_elapsed_time_cry_17_0_SUM),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i),
	.CE(elapsed_time_0_sqmuxa_i)
);
// @6:183
  DFFCE \elapsed_time_Z[16]  (
	.Q(elapsed_time[16]),
	.D(un2_elapsed_time_cry_16_0_SUM),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i),
	.CE(elapsed_time_0_sqmuxa_i)
);
// @6:183
  DFFCE \elapsed_time_Z[15]  (
	.Q(elapsed_time[15]),
	.D(un2_elapsed_time_cry_15_0_SUM),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i),
	.CE(elapsed_time_0_sqmuxa_i)
);
// @6:183
  DFFCE \elapsed_time_Z[14]  (
	.Q(elapsed_time[14]),
	.D(un2_elapsed_time_cry_14_0_SUM),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i),
	.CE(elapsed_time_0_sqmuxa_i)
);
// @6:38
  DFFC \cnt_Z[4]  (
	.Q(cnt[4]),
	.D(un3_cnt_cry_4_0_SUM),
	.CLK(clk_50M_c),
	.CLEAR(rst_n_c_i)
);
// @6:38
  DFFC \cnt_Z[3]  (
	.Q(cnt[3]),
	.D(un3_cnt_cry_3_0_SUM),
	.CLK(clk_50M_c),
	.CLEAR(rst_n_c_i)
);
// @6:38
  DFFC \cnt_Z[2]  (
	.Q(cnt[2]),
	.D(un3_cnt_cry_2_0_SUM),
	.CLK(clk_50M_c),
	.CLEAR(rst_n_c_i)
);
// @6:38
  DFFC \cnt_Z[1]  (
	.Q(cnt[1]),
	.D(un3_cnt_cry_1_0_SUM),
	.CLK(clk_50M_c),
	.CLEAR(rst_n_c_i)
);
// @6:38
  DFFC \cnt_Z[0]  (
	.Q(cnt[0]),
	.D(un3_cnt_cry_0_0_SUM),
	.CLK(clk_50M_c),
	.CLEAR(rst_n_c_i)
);
// @6:183
  DFFC \cnt_spi_Z[3]  (
	.Q(cnt_spi[3]),
	.D(SUM[3]),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i)
);
// @6:183
  DFFC \cnt_spi_Z[2]  (
	.Q(cnt_spi[2]),
	.D(SUM[2]),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i)
);
// @6:183
  DFFC \cnt_spi_Z[1]  (
	.Q(cnt_spi[1]),
	.D(SUM[1]),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i)
);
// @6:183
  DFFC \cnt_spi_Z[0]  (
	.Q(cnt_spi[0]),
	.D(cnt_spi_i[0]),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i)
);
// @6:183
  DFFC \step_id_Z[6]  (
	.Q(debug_step_id_c[6]),
	.D(un1_step_id_1_s_6_0_SUM),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i)
);
// @6:183
  DFFC \step_id_Z[5]  (
	.Q(debug_step_id_c[5]),
	.D(un1_step_id_1_cry_5_0_0_SUM),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i)
);
// @6:183
  DFFC \step_id_Z[4]  (
	.Q(debug_step_id_c[4]),
	.D(un1_step_id_1_cry_4_0_0_SUM),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i)
);
// @6:183
  DFFC \step_id_Z[3]  (
	.Q(debug_step_id_c[3]),
	.D(un1_step_id_1_cry_3_0_0_SUM),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i)
);
// @6:183
  DFFC \step_id_Z[2]  (
	.Q(debug_step_id_c[2]),
	.D(un1_step_id_1_cry_2_0_SUM),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i)
);
// @6:183
  DFFC \step_id_Z[1]  (
	.Q(debug_step_id_c[1]),
	.D(un1_step_id_1_cry_1_0_SUM),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i)
);
// @6:38
  DFFC \cnt_Z[19]  (
	.Q(cnt[19]),
	.D(cnt_3[19]),
	.CLK(clk_50M_c),
	.CLEAR(rst_n_c_i)
);
// @6:38
  DFFC \cnt_Z[18]  (
	.Q(cnt[18]),
	.D(cnt_3[18]),
	.CLK(clk_50M_c),
	.CLEAR(rst_n_c_i)
);
// @6:38
  DFFC \cnt_Z[17]  (
	.Q(cnt[17]),
	.D(un3_cnt_cry_17_0_SUM),
	.CLK(clk_50M_c),
	.CLEAR(rst_n_c_i)
);
// @6:38
  DFFC \cnt_Z[16]  (
	.Q(cnt[16]),
	.D(cnt_3[16]),
	.CLK(clk_50M_c),
	.CLEAR(rst_n_c_i)
);
// @6:38
  DFFC \cnt_Z[15]  (
	.Q(cnt[15]),
	.D(un3_cnt_cry_15_0_SUM),
	.CLK(clk_50M_c),
	.CLEAR(rst_n_c_i)
);
// @6:38
  DFFC \cnt_Z[14]  (
	.Q(cnt[14]),
	.D(cnt_3[14]),
	.CLK(clk_50M_c),
	.CLEAR(rst_n_c_i)
);
// @6:38
  DFFC \cnt_Z[13]  (
	.Q(cnt[13]),
	.D(cnt_3[13]),
	.CLK(clk_50M_c),
	.CLEAR(rst_n_c_i)
);
// @6:38
  DFFC \cnt_Z[12]  (
	.Q(cnt[12]),
	.D(cnt_3[12]),
	.CLK(clk_50M_c),
	.CLEAR(rst_n_c_i)
);
// @6:38
  DFFC \cnt_Z[11]  (
	.Q(cnt[11]),
	.D(cnt_3[11]),
	.CLK(clk_50M_c),
	.CLEAR(rst_n_c_i)
);
// @6:38
  DFFC \cnt_Z[10]  (
	.Q(cnt[10]),
	.D(un3_cnt_cry_10_0_SUM),
	.CLK(clk_50M_c),
	.CLEAR(rst_n_c_i)
);
// @6:38
  DFFC \cnt_Z[9]  (
	.Q(cnt[9]),
	.D(un3_cnt_cry_9_0_SUM),
	.CLK(clk_50M_c),
	.CLEAR(rst_n_c_i)
);
// @6:38
  DFFC \cnt_Z[8]  (
	.Q(cnt[8]),
	.D(un3_cnt_cry_8_0_SUM),
	.CLK(clk_50M_c),
	.CLEAR(rst_n_c_i)
);
// @6:38
  DFFC \cnt_Z[7]  (
	.Q(cnt[7]),
	.D(un3_cnt_cry_7_0_SUM),
	.CLK(clk_50M_c),
	.CLEAR(rst_n_c_i)
);
// @6:38
  DFFC \cnt_Z[6]  (
	.Q(cnt[6]),
	.D(cnt_3[6]),
	.CLK(clk_50M_c),
	.CLEAR(rst_n_c_i)
);
// @6:38
  DFFC \cnt_Z[5]  (
	.Q(cnt[5]),
	.D(un3_cnt_cry_5_0_SUM),
	.CLK(clk_50M_c),
	.CLEAR(rst_n_c_i)
);
// @6:38
  DFFC \cnt_Z[24]  (
	.Q(cnt[24]),
	.D(cnt_3[24]),
	.CLK(clk_50M_c),
	.CLEAR(rst_n_c_i)
);
// @6:38
  DFFC \cnt_Z[23]  (
	.Q(cnt[23]),
	.D(un3_cnt_cry_23_0_SUM),
	.CLK(clk_50M_c),
	.CLEAR(rst_n_c_i)
);
// @6:38
  DFFC \cnt_Z[22]  (
	.Q(cnt[22]),
	.D(cnt_3[22]),
	.CLK(clk_50M_c),
	.CLEAR(rst_n_c_i)
);
// @6:38
  DFFC \cnt_Z[21]  (
	.Q(cnt[21]),
	.D(cnt_3[21]),
	.CLK(clk_50M_c),
	.CLEAR(rst_n_c_i)
);
// @6:38
  DFFC \cnt_Z[20]  (
	.Q(cnt[20]),
	.D(cnt_3[20]),
	.CLK(clk_50M_c),
	.CLEAR(rst_n_c_i)
);
// @6:183
  DFFC \reset_spi_Z[0]  (
	.Q(reset_spi[0]),
	.D(encoded_step[43]),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i)
);
// @6:183
  DFFC \wait_spi_Z[0]  (
	.Q(wait_spi[0]),
	.D(encoded_step[0]),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i)
);
// @6:183
  DFFC \wr_spi_Z[0]  (
	.Q(wr_spi[0]),
	.D(encoded_step[2]),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i)
);
// @6:183
  DFFC \tx_data_Z[7]  (
	.Q(tx_data[7]),
	.D(encoded_step[15]),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i)
);
// @6:183
  DFFC \tx_data_Z[6]  (
	.Q(tx_data[6]),
	.D(encoded_step[14]),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i)
);
// @6:183
  DFFC \tx_data_Z[5]  (
	.Q(tx_data[5]),
	.D(encoded_step[13]),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i)
);
// @6:183
  DFFC \tx_data_Z[4]  (
	.Q(tx_data[4]),
	.D(encoded_step[12]),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i)
);
// @6:183
  DFFC \tx_data_Z[2]  (
	.Q(tx_data[2]),
	.D(encoded_step[10]),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i)
);
// @6:183
  DFFC \tx_data_Z[1]  (
	.Q(tx_data[1]),
	.D(encoded_step[9]),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i)
);
// @6:183
  DFFC \tx_data_Z[0]  (
	.Q(tx_data[0]),
	.D(encoded_step[8]),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i)
);
// @6:38
  DFFCE clk_spi_Z (
	.Q(clk_spi),
	.D(clk_spi_ldmx),
	.CLK(clk_50M_c),
	.CLEAR(rst_n_c_i),
	.CE(un1_cntlt24_i)
);
// @6:183
  DFFCE \debug_waiting_for_spi_Z[0]  (
	.Q(debug_waiting_for_spi[0]),
	.D(N_21),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i),
	.CE(\spi0.m5_out )
);
// @6:183
  DFFCE \internal_state_machine_Z[0]  (
	.Q(internal_state_machine[0]),
	.D(N_21_mux_i),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i),
	.CE(debug_waiting_for_step_time5_i)
);
// @6:6
  IBUF clk_50M_ibuf (
	.O(clk_50M_c),
	.I(clk_50M)
);
// @6:7
  IBUF rst_n_ibuf (
	.O(rst_n_c),
	.I(rst_n)
);
// @6:14
  IBUF \switches_ibuf[0]  (
	.O(switches_c[0]),
	.I(switches[0])
);
// @6:14
  IBUF \switches_ibuf[1]  (
	.O(switches_c[1]),
	.I(switches[1])
);
// @6:14
  IBUF \switches_ibuf[2]  (
	.O(switches_c[2]),
	.I(switches[2])
);
// @6:14
  IBUF \switches_ibuf[3]  (
	.O(switches_c[3]),
	.I(switches[3])
);
// @6:8
  OBUF tm1637_clk_obuf (
	.O(tm1637_clk),
	.I(tm1637_clk_c)
);
// @6:9
  OBUF tm1637_dio_obuf (
	.O(tm1637_dio),
	.I(tm1637_dio_c)
);
// @6:10
  TBUF tm1637_clk_drain_obuft (
	.I(GND),
	.OEN(tm1637_clk_c),
	.O(tm1637_clk_drain)
);
// @6:11
  TBUF tm1637_dio_drain_obuft (
	.I(GND),
	.OEN(tm1637_dio_c),
	.O(tm1637_dio_drain)
);
// @6:12
  OBUF tm1637_vcc_obuf (
	.O(tm1637_vcc),
	.I(VCC)
);
// @6:13
  OBUF \led_obuf[0]  (
	.O(led[0]),
	.I(led_c[0])
);
// @6:13
  OBUF \led_obuf[1]  (
	.O(led[1]),
	.I(led_c[1])
);
// @6:13
  OBUF \led_obuf[2]  (
	.O(led[2]),
	.I(led_c[2])
);
// @6:13
  OBUF \led_obuf[3]  (
	.O(led[3]),
	.I(led_c[3])
);
// @6:15
  OBUF \debug_step_id_obuf[0]  (
	.O(debug_step_id[0]),
	.I(un1_step_id_1)
);
// @6:15
  OBUF \debug_step_id_obuf[1]  (
	.O(debug_step_id[1]),
	.I(debug_step_id_c[1])
);
// @6:15
  OBUF \debug_step_id_obuf[2]  (
	.O(debug_step_id[2]),
	.I(debug_step_id_c[2])
);
// @6:15
  OBUF \debug_step_id_obuf[3]  (
	.O(debug_step_id[3]),
	.I(debug_step_id_c[3])
);
// @6:15
  OBUF \debug_step_id_obuf[4]  (
	.O(debug_step_id[4]),
	.I(debug_step_id_c[4])
);
// @6:15
  OBUF \debug_step_id_obuf[5]  (
	.O(debug_step_id[5]),
	.I(debug_step_id_c[5])
);
// @6:15
  OBUF \debug_step_id_obuf[6]  (
	.O(debug_step_id[6]),
	.I(debug_step_id_c[6])
);
// @6:236
  ALU debug_waiting_for_step_time5_cry_27_0 (
	.CIN(debug_waiting_for_step_time5_cry_26),
	.I0(GND),
	.I1(elapsed_time[27]),
	.I3(GND),
	.COUT(debug_waiting_for_step_time5),
	.SUM(debug_waiting_for_step_time5_cry_27_0_SUM)
);
defparam debug_waiting_for_step_time5_cry_27_0.ALU_MODE=1;
// @6:236
  ALU debug_waiting_for_step_time5_cry_26_0 (
	.CIN(debug_waiting_for_step_time5_cry_25),
	.I0(GND),
	.I1(elapsed_time[26]),
	.I3(GND),
	.COUT(debug_waiting_for_step_time5_cry_26),
	.SUM(debug_waiting_for_step_time5_cry_26_0_SUM)
);
defparam debug_waiting_for_step_time5_cry_26_0.ALU_MODE=1;
// @6:236
  ALU debug_waiting_for_step_time5_cry_25_0 (
	.CIN(debug_waiting_for_step_time5_cry_24),
	.I0(GND),
	.I1(elapsed_time[25]),
	.I3(GND),
	.COUT(debug_waiting_for_step_time5_cry_25),
	.SUM(debug_waiting_for_step_time5_cry_25_0_SUM)
);
defparam debug_waiting_for_step_time5_cry_25_0.ALU_MODE=1;
// @6:236
  ALU debug_waiting_for_step_time5_cry_24_0 (
	.CIN(debug_waiting_for_step_time5_cry_23),
	.I0(GND),
	.I1(elapsed_time[24]),
	.I3(GND),
	.COUT(debug_waiting_for_step_time5_cry_24),
	.SUM(debug_waiting_for_step_time5_cry_24_0_SUM)
);
defparam debug_waiting_for_step_time5_cry_24_0.ALU_MODE=1;
// @6:236
  ALU debug_waiting_for_step_time5_cry_23_0 (
	.CIN(debug_waiting_for_step_time5_cry_22),
	.I0(GND),
	.I1(elapsed_time[23]),
	.I3(GND),
	.COUT(debug_waiting_for_step_time5_cry_23),
	.SUM(debug_waiting_for_step_time5_cry_23_0_SUM)
);
defparam debug_waiting_for_step_time5_cry_23_0.ALU_MODE=1;
// @6:236
  ALU debug_waiting_for_step_time5_cry_22_0 (
	.CIN(debug_waiting_for_step_time5_cry_21),
	.I0(GND),
	.I1(elapsed_time[22]),
	.I3(GND),
	.COUT(debug_waiting_for_step_time5_cry_22),
	.SUM(debug_waiting_for_step_time5_cry_22_0_SUM)
);
defparam debug_waiting_for_step_time5_cry_22_0.ALU_MODE=1;
// @6:236
  ALU debug_waiting_for_step_time5_cry_21_0 (
	.CIN(debug_waiting_for_step_time5_cry_20),
	.I0(GND),
	.I1(elapsed_time[21]),
	.I3(GND),
	.COUT(debug_waiting_for_step_time5_cry_21),
	.SUM(debug_waiting_for_step_time5_cry_21_0_SUM)
);
defparam debug_waiting_for_step_time5_cry_21_0.ALU_MODE=1;
// @6:236
  ALU debug_waiting_for_step_time5_cry_20_0 (
	.CIN(debug_waiting_for_step_time5_cry_19),
	.I0(GND),
	.I1(elapsed_time[20]),
	.I3(GND),
	.COUT(debug_waiting_for_step_time5_cry_20),
	.SUM(debug_waiting_for_step_time5_cry_20_0_SUM)
);
defparam debug_waiting_for_step_time5_cry_20_0.ALU_MODE=1;
// @6:236
  ALU debug_waiting_for_step_time5_cry_19_0 (
	.CIN(debug_waiting_for_step_time5_cry_18),
	.I0(GND),
	.I1(elapsed_time[19]),
	.I3(GND),
	.COUT(debug_waiting_for_step_time5_cry_19),
	.SUM(debug_waiting_for_step_time5_cry_19_0_SUM)
);
defparam debug_waiting_for_step_time5_cry_19_0.ALU_MODE=1;
// @6:236
  ALU debug_waiting_for_step_time5_cry_18_0 (
	.CIN(debug_waiting_for_step_time5_cry_17),
	.I0(GND),
	.I1(elapsed_time[18]),
	.I3(GND),
	.COUT(debug_waiting_for_step_time5_cry_18),
	.SUM(debug_waiting_for_step_time5_cry_18_0_SUM)
);
defparam debug_waiting_for_step_time5_cry_18_0.ALU_MODE=1;
// @6:236
  ALU debug_waiting_for_step_time5_cry_17_0 (
	.CIN(debug_waiting_for_step_time5_cry_16),
	.I0(GND),
	.I1(elapsed_time[17]),
	.I3(GND),
	.COUT(debug_waiting_for_step_time5_cry_17),
	.SUM(debug_waiting_for_step_time5_cry_17_0_SUM)
);
defparam debug_waiting_for_step_time5_cry_17_0.ALU_MODE=1;
// @6:236
  ALU debug_waiting_for_step_time5_cry_16_0 (
	.CIN(debug_waiting_for_step_time5_cry_15),
	.I0(GND),
	.I1(elapsed_time[16]),
	.I3(GND),
	.COUT(debug_waiting_for_step_time5_cry_16),
	.SUM(debug_waiting_for_step_time5_cry_16_0_SUM)
);
defparam debug_waiting_for_step_time5_cry_16_0.ALU_MODE=1;
// @6:236
  ALU debug_waiting_for_step_time5_cry_15_0 (
	.CIN(debug_waiting_for_step_time5_cry_14),
	.I0(GND),
	.I1(elapsed_time[15]),
	.I3(GND),
	.COUT(debug_waiting_for_step_time5_cry_15),
	.SUM(debug_waiting_for_step_time5_cry_15_0_SUM)
);
defparam debug_waiting_for_step_time5_cry_15_0.ALU_MODE=1;
// @6:236
  ALU debug_waiting_for_step_time5_cry_14_0 (
	.CIN(debug_waiting_for_step_time5_cry_13),
	.I0(GND),
	.I1(elapsed_time[14]),
	.I3(GND),
	.COUT(debug_waiting_for_step_time5_cry_14),
	.SUM(debug_waiting_for_step_time5_cry_14_0_SUM)
);
defparam debug_waiting_for_step_time5_cry_14_0.ALU_MODE=1;
// @6:236
  ALU debug_waiting_for_step_time5_cry_13_0 (
	.CIN(debug_waiting_for_step_time5_cry_12),
	.I0(GND),
	.I1(elapsed_time[13]),
	.I3(GND),
	.COUT(debug_waiting_for_step_time5_cry_13),
	.SUM(debug_waiting_for_step_time5_cry_13_0_SUM)
);
defparam debug_waiting_for_step_time5_cry_13_0.ALU_MODE=1;
// @6:236
  ALU debug_waiting_for_step_time5_cry_12_0 (
	.CIN(debug_waiting_for_step_time5_cry_11),
	.I0(GND),
	.I1(elapsed_time[12]),
	.I3(GND),
	.COUT(debug_waiting_for_step_time5_cry_12),
	.SUM(debug_waiting_for_step_time5_cry_12_0_SUM)
);
defparam debug_waiting_for_step_time5_cry_12_0.ALU_MODE=1;
// @6:236
  ALU debug_waiting_for_step_time5_cry_11_0 (
	.CIN(debug_waiting_for_step_time5_cry_10),
	.I0(GND),
	.I1(elapsed_time[11]),
	.I3(GND),
	.COUT(debug_waiting_for_step_time5_cry_11),
	.SUM(debug_waiting_for_step_time5_cry_11_0_SUM)
);
defparam debug_waiting_for_step_time5_cry_11_0.ALU_MODE=1;
// @6:236
  ALU debug_waiting_for_step_time5_cry_10_0 (
	.CIN(debug_waiting_for_step_time5_cry_9),
	.I0(GND),
	.I1(elapsed_time[10]),
	.I3(GND),
	.COUT(debug_waiting_for_step_time5_cry_10),
	.SUM(debug_waiting_for_step_time5_cry_10_0_SUM)
);
defparam debug_waiting_for_step_time5_cry_10_0.ALU_MODE=1;
// @6:236
  ALU debug_waiting_for_step_time5_cry_9_0 (
	.CIN(debug_waiting_for_step_time5_cry_8),
	.I0(GND),
	.I1(elapsed_time[9]),
	.I3(GND),
	.COUT(debug_waiting_for_step_time5_cry_9),
	.SUM(debug_waiting_for_step_time5_cry_9_0_SUM)
);
defparam debug_waiting_for_step_time5_cry_9_0.ALU_MODE=1;
// @6:236
  ALU debug_waiting_for_step_time5_cry_8_0 (
	.CIN(debug_waiting_for_step_time5_cry_7),
	.I0(GND),
	.I1(elapsed_time[8]),
	.I3(GND),
	.COUT(debug_waiting_for_step_time5_cry_8),
	.SUM(debug_waiting_for_step_time5_cry_8_0_SUM)
);
defparam debug_waiting_for_step_time5_cry_8_0.ALU_MODE=1;
// @6:236
  ALU debug_waiting_for_step_time5_cry_7_0 (
	.CIN(debug_waiting_for_step_time5_cry_6),
	.I0(GND),
	.I1(elapsed_time[7]),
	.I3(GND),
	.COUT(debug_waiting_for_step_time5_cry_7),
	.SUM(debug_waiting_for_step_time5_cry_7_0_SUM)
);
defparam debug_waiting_for_step_time5_cry_7_0.ALU_MODE=1;
// @6:236
  ALU debug_waiting_for_step_time5_cry_6_0 (
	.CIN(debug_waiting_for_step_time5_cry_5),
	.I0(GND),
	.I1(elapsed_time[6]),
	.I3(GND),
	.COUT(debug_waiting_for_step_time5_cry_6),
	.SUM(debug_waiting_for_step_time5_cry_6_0_SUM)
);
defparam debug_waiting_for_step_time5_cry_6_0.ALU_MODE=1;
// @6:236
  ALU debug_waiting_for_step_time5_cry_5_0 (
	.CIN(debug_waiting_for_step_time5_cry_4),
	.I0(encoded_step[21]),
	.I1(elapsed_time[5]),
	.I3(GND),
	.COUT(debug_waiting_for_step_time5_cry_5),
	.SUM(debug_waiting_for_step_time5_cry_5_0_SUM)
);
defparam debug_waiting_for_step_time5_cry_5_0.ALU_MODE=1;
// @6:236
  ALU debug_waiting_for_step_time5_cry_4_0 (
	.CIN(debug_waiting_for_step_time5_cry_3),
	.I0(encoded_step[20]),
	.I1(elapsed_time[4]),
	.I3(GND),
	.COUT(debug_waiting_for_step_time5_cry_4),
	.SUM(debug_waiting_for_step_time5_cry_4_0_SUM)
);
defparam debug_waiting_for_step_time5_cry_4_0.ALU_MODE=1;
// @6:236
  ALU debug_waiting_for_step_time5_cry_3_0 (
	.CIN(debug_waiting_for_step_time5_cry_2),
	.I0(encoded_step[19]),
	.I1(elapsed_time[3]),
	.I3(GND),
	.COUT(debug_waiting_for_step_time5_cry_3),
	.SUM(debug_waiting_for_step_time5_cry_3_0_SUM)
);
defparam debug_waiting_for_step_time5_cry_3_0.ALU_MODE=1;
// @6:236
  ALU debug_waiting_for_step_time5_cry_2_0 (
	.CIN(debug_waiting_for_step_time5_cry_1),
	.I0(encoded_step[18]),
	.I1(elapsed_time[2]),
	.I3(GND),
	.COUT(debug_waiting_for_step_time5_cry_2),
	.SUM(debug_waiting_for_step_time5_cry_2_0_SUM)
);
defparam debug_waiting_for_step_time5_cry_2_0.ALU_MODE=1;
// @6:236
  ALU debug_waiting_for_step_time5_cry_1_0 (
	.CIN(GND),
	.I0(encoded_step[17]),
	.I1(elapsed_time[1]),
	.I3(GND),
	.COUT(debug_waiting_for_step_time5_cry_1),
	.SUM(debug_waiting_for_step_time5_cry_1_0_SUM)
);
defparam debug_waiting_for_step_time5_cry_1_0.ALU_MODE=1;
// @6:54
  ALU un3_cnt_s_24_0 (
	.CIN(un3_cnt_cry_23),
	.I0(cnt[24]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_s_24_0_COUT),
	.SUM(un3_cnt_s_24_0_SUM)
);
defparam un3_cnt_s_24_0.ALU_MODE=0;
// @6:54
  ALU un3_cnt_cry_23_0 (
	.CIN(un3_cnt_cry_22),
	.I0(cnt[23]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_23),
	.SUM(un3_cnt_cry_23_0_SUM)
);
defparam un3_cnt_cry_23_0.ALU_MODE=0;
// @6:54
  ALU un3_cnt_cry_22_0 (
	.CIN(un3_cnt_cry_21),
	.I0(cnt[22]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_22),
	.SUM(un3_cnt_cry_22_0_SUM)
);
defparam un3_cnt_cry_22_0.ALU_MODE=0;
// @6:54
  ALU un3_cnt_cry_21_0 (
	.CIN(un3_cnt_cry_20),
	.I0(cnt[21]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_21),
	.SUM(un3_cnt_cry_21_0_SUM)
);
defparam un3_cnt_cry_21_0.ALU_MODE=0;
// @6:54
  ALU un3_cnt_cry_20_0 (
	.CIN(un3_cnt_cry_19),
	.I0(cnt[20]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_20),
	.SUM(un3_cnt_cry_20_0_SUM)
);
defparam un3_cnt_cry_20_0.ALU_MODE=0;
// @6:54
  ALU un3_cnt_cry_19_0 (
	.CIN(un3_cnt_cry_18),
	.I0(cnt[19]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_19),
	.SUM(un3_cnt_cry_19_0_SUM)
);
defparam un3_cnt_cry_19_0.ALU_MODE=0;
// @6:54
  ALU un3_cnt_cry_18_0 (
	.CIN(un3_cnt_cry_17),
	.I0(cnt[18]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_18),
	.SUM(un3_cnt_cry_18_0_SUM)
);
defparam un3_cnt_cry_18_0.ALU_MODE=0;
// @6:54
  ALU un3_cnt_cry_17_0 (
	.CIN(un3_cnt_cry_16),
	.I0(cnt[17]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_17),
	.SUM(un3_cnt_cry_17_0_SUM)
);
defparam un3_cnt_cry_17_0.ALU_MODE=0;
// @6:54
  ALU un3_cnt_cry_16_0 (
	.CIN(un3_cnt_cry_15),
	.I0(cnt[16]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_16),
	.SUM(un3_cnt_cry_16_0_SUM)
);
defparam un3_cnt_cry_16_0.ALU_MODE=0;
// @6:54
  ALU un3_cnt_cry_15_0 (
	.CIN(un3_cnt_cry_14),
	.I0(cnt[15]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_15),
	.SUM(un3_cnt_cry_15_0_SUM)
);
defparam un3_cnt_cry_15_0.ALU_MODE=0;
// @6:54
  ALU un3_cnt_cry_14_0 (
	.CIN(un3_cnt_cry_13),
	.I0(cnt[14]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_14),
	.SUM(un3_cnt_cry_14_0_SUM)
);
defparam un3_cnt_cry_14_0.ALU_MODE=0;
// @6:54
  ALU un3_cnt_cry_13_0 (
	.CIN(un3_cnt_cry_12),
	.I0(cnt[13]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_13),
	.SUM(un3_cnt_cry_13_0_SUM)
);
defparam un3_cnt_cry_13_0.ALU_MODE=0;
// @6:54
  ALU un3_cnt_cry_12_0 (
	.CIN(un3_cnt_cry_11),
	.I0(cnt[12]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_12),
	.SUM(un3_cnt_cry_12_0_SUM)
);
defparam un3_cnt_cry_12_0.ALU_MODE=0;
// @6:54
  ALU un3_cnt_cry_11_0 (
	.CIN(un3_cnt_cry_10),
	.I0(cnt[11]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_11),
	.SUM(un3_cnt_cry_11_0_SUM)
);
defparam un3_cnt_cry_11_0.ALU_MODE=0;
// @6:54
  ALU un3_cnt_cry_10_0 (
	.CIN(un3_cnt_cry_9),
	.I0(cnt[10]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_10),
	.SUM(un3_cnt_cry_10_0_SUM)
);
defparam un3_cnt_cry_10_0.ALU_MODE=0;
// @6:54
  ALU un3_cnt_cry_9_0 (
	.CIN(un3_cnt_cry_8),
	.I0(cnt[9]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_9),
	.SUM(un3_cnt_cry_9_0_SUM)
);
defparam un3_cnt_cry_9_0.ALU_MODE=0;
// @6:54
  ALU un3_cnt_cry_8_0 (
	.CIN(un3_cnt_cry_7),
	.I0(cnt[8]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_8),
	.SUM(un3_cnt_cry_8_0_SUM)
);
defparam un3_cnt_cry_8_0.ALU_MODE=0;
// @6:54
  ALU un3_cnt_cry_7_0 (
	.CIN(un3_cnt_cry_6),
	.I0(cnt[7]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_7),
	.SUM(un3_cnt_cry_7_0_SUM)
);
defparam un3_cnt_cry_7_0.ALU_MODE=0;
// @6:54
  ALU un3_cnt_cry_6_0 (
	.CIN(un3_cnt_cry_5),
	.I0(cnt[6]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_6),
	.SUM(un3_cnt_cry_6_0_SUM)
);
defparam un3_cnt_cry_6_0.ALU_MODE=0;
// @6:54
  ALU un3_cnt_cry_5_0 (
	.CIN(un3_cnt_cry_4),
	.I0(cnt[5]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_5),
	.SUM(un3_cnt_cry_5_0_SUM)
);
defparam un3_cnt_cry_5_0.ALU_MODE=0;
// @6:54
  ALU un3_cnt_cry_4_0 (
	.CIN(un3_cnt_cry_3),
	.I0(cnt[4]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_4),
	.SUM(un3_cnt_cry_4_0_SUM)
);
defparam un3_cnt_cry_4_0.ALU_MODE=0;
// @6:54
  ALU un3_cnt_cry_3_0 (
	.CIN(un3_cnt_cry_2),
	.I0(cnt[3]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_3),
	.SUM(un3_cnt_cry_3_0_SUM)
);
defparam un3_cnt_cry_3_0.ALU_MODE=0;
// @6:54
  ALU un3_cnt_cry_2_0 (
	.CIN(un3_cnt_cry_1),
	.I0(cnt[2]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_2),
	.SUM(un3_cnt_cry_2_0_SUM)
);
defparam un3_cnt_cry_2_0.ALU_MODE=0;
// @6:54
  ALU un3_cnt_cry_1_0 (
	.CIN(un3_cnt_cry_0),
	.I0(cnt[1]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_1),
	.SUM(un3_cnt_cry_1_0_SUM)
);
defparam un3_cnt_cry_1_0.ALU_MODE=0;
// @6:54
  ALU un3_cnt_cry_0_0 (
	.CIN(VCC),
	.I0(cnt[0]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_0),
	.SUM(un3_cnt_cry_0_0_SUM)
);
defparam un3_cnt_cry_0_0.ALU_MODE=0;
// @6:239
  ALU un2_elapsed_time_s_27_0 (
	.CIN(un2_elapsed_time_cry_26),
	.I0(elapsed_time[27]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_s_27_0_COUT),
	.SUM(un2_elapsed_time_s_27_0_SUM)
);
defparam un2_elapsed_time_s_27_0.ALU_MODE=0;
// @6:239
  ALU un2_elapsed_time_cry_26_0 (
	.CIN(un2_elapsed_time_cry_25),
	.I0(elapsed_time[26]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_26),
	.SUM(un2_elapsed_time_cry_26_0_SUM)
);
defparam un2_elapsed_time_cry_26_0.ALU_MODE=0;
// @6:239
  ALU un2_elapsed_time_cry_25_0 (
	.CIN(un2_elapsed_time_cry_24),
	.I0(elapsed_time[25]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_25),
	.SUM(un2_elapsed_time_cry_25_0_SUM)
);
defparam un2_elapsed_time_cry_25_0.ALU_MODE=0;
// @6:239
  ALU un2_elapsed_time_cry_24_0 (
	.CIN(un2_elapsed_time_cry_23),
	.I0(elapsed_time[24]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_24),
	.SUM(un2_elapsed_time_cry_24_0_SUM)
);
defparam un2_elapsed_time_cry_24_0.ALU_MODE=0;
// @6:239
  ALU un2_elapsed_time_cry_23_0 (
	.CIN(un2_elapsed_time_cry_22),
	.I0(elapsed_time[23]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_23),
	.SUM(un2_elapsed_time_cry_23_0_SUM)
);
defparam un2_elapsed_time_cry_23_0.ALU_MODE=0;
// @6:239
  ALU un2_elapsed_time_cry_22_0 (
	.CIN(un2_elapsed_time_cry_21),
	.I0(elapsed_time[22]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_22),
	.SUM(un2_elapsed_time_cry_22_0_SUM)
);
defparam un2_elapsed_time_cry_22_0.ALU_MODE=0;
// @6:239
  ALU un2_elapsed_time_cry_21_0 (
	.CIN(un2_elapsed_time_cry_20),
	.I0(elapsed_time[21]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_21),
	.SUM(un2_elapsed_time_cry_21_0_SUM)
);
defparam un2_elapsed_time_cry_21_0.ALU_MODE=0;
// @6:239
  ALU un2_elapsed_time_cry_20_0 (
	.CIN(un2_elapsed_time_cry_19),
	.I0(elapsed_time[20]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_20),
	.SUM(un2_elapsed_time_cry_20_0_SUM)
);
defparam un2_elapsed_time_cry_20_0.ALU_MODE=0;
// @6:239
  ALU un2_elapsed_time_cry_19_0 (
	.CIN(un2_elapsed_time_cry_18),
	.I0(elapsed_time[19]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_19),
	.SUM(un2_elapsed_time_cry_19_0_SUM)
);
defparam un2_elapsed_time_cry_19_0.ALU_MODE=0;
// @6:239
  ALU un2_elapsed_time_cry_18_0 (
	.CIN(un2_elapsed_time_cry_17),
	.I0(elapsed_time[18]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_18),
	.SUM(un2_elapsed_time_cry_18_0_SUM)
);
defparam un2_elapsed_time_cry_18_0.ALU_MODE=0;
// @6:239
  ALU un2_elapsed_time_cry_17_0 (
	.CIN(un2_elapsed_time_cry_16),
	.I0(elapsed_time[17]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_17),
	.SUM(un2_elapsed_time_cry_17_0_SUM)
);
defparam un2_elapsed_time_cry_17_0.ALU_MODE=0;
// @6:239
  ALU un2_elapsed_time_cry_16_0 (
	.CIN(un2_elapsed_time_cry_15),
	.I0(elapsed_time[16]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_16),
	.SUM(un2_elapsed_time_cry_16_0_SUM)
);
defparam un2_elapsed_time_cry_16_0.ALU_MODE=0;
// @6:239
  ALU un2_elapsed_time_cry_15_0 (
	.CIN(un2_elapsed_time_cry_14),
	.I0(elapsed_time[15]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_15),
	.SUM(un2_elapsed_time_cry_15_0_SUM)
);
defparam un2_elapsed_time_cry_15_0.ALU_MODE=0;
// @6:239
  ALU un2_elapsed_time_cry_14_0 (
	.CIN(un2_elapsed_time_cry_13),
	.I0(elapsed_time[14]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_14),
	.SUM(un2_elapsed_time_cry_14_0_SUM)
);
defparam un2_elapsed_time_cry_14_0.ALU_MODE=0;
// @6:239
  ALU un2_elapsed_time_cry_13_0 (
	.CIN(un2_elapsed_time_cry_12),
	.I0(elapsed_time[13]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_13),
	.SUM(un2_elapsed_time_cry_13_0_SUM)
);
defparam un2_elapsed_time_cry_13_0.ALU_MODE=0;
// @6:239
  ALU un2_elapsed_time_cry_12_0 (
	.CIN(un2_elapsed_time_cry_11),
	.I0(elapsed_time[12]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_12),
	.SUM(un2_elapsed_time_cry_12_0_SUM)
);
defparam un2_elapsed_time_cry_12_0.ALU_MODE=0;
// @6:239
  ALU un2_elapsed_time_cry_11_0 (
	.CIN(un2_elapsed_time_cry_10),
	.I0(elapsed_time[11]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_11),
	.SUM(un2_elapsed_time_cry_11_0_SUM)
);
defparam un2_elapsed_time_cry_11_0.ALU_MODE=0;
// @6:239
  ALU un2_elapsed_time_cry_10_0 (
	.CIN(un2_elapsed_time_cry_9),
	.I0(elapsed_time[10]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_10),
	.SUM(un2_elapsed_time_cry_10_0_SUM)
);
defparam un2_elapsed_time_cry_10_0.ALU_MODE=0;
// @6:239
  ALU un2_elapsed_time_cry_9_0 (
	.CIN(un2_elapsed_time_cry_8),
	.I0(elapsed_time[9]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_9),
	.SUM(un2_elapsed_time_cry_9_0_SUM)
);
defparam un2_elapsed_time_cry_9_0.ALU_MODE=0;
// @6:239
  ALU un2_elapsed_time_cry_8_0 (
	.CIN(un2_elapsed_time_cry_7),
	.I0(elapsed_time[8]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_8),
	.SUM(un2_elapsed_time_cry_8_0_SUM)
);
defparam un2_elapsed_time_cry_8_0.ALU_MODE=0;
// @6:239
  ALU un2_elapsed_time_cry_7_0 (
	.CIN(un2_elapsed_time_cry_6),
	.I0(elapsed_time[7]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_7),
	.SUM(un2_elapsed_time_cry_7_0_SUM)
);
defparam un2_elapsed_time_cry_7_0.ALU_MODE=0;
// @6:239
  ALU un2_elapsed_time_cry_6_0 (
	.CIN(un2_elapsed_time_cry_5),
	.I0(elapsed_time[6]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_6),
	.SUM(un2_elapsed_time_cry_6_0_SUM)
);
defparam un2_elapsed_time_cry_6_0.ALU_MODE=0;
// @6:239
  ALU un2_elapsed_time_cry_5_0 (
	.CIN(un2_elapsed_time_cry_4),
	.I0(elapsed_time[5]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_5),
	.SUM(un2_elapsed_time_cry_5_0_SUM)
);
defparam un2_elapsed_time_cry_5_0.ALU_MODE=0;
// @6:239
  ALU un2_elapsed_time_cry_4_0 (
	.CIN(un2_elapsed_time_cry_3),
	.I0(elapsed_time[4]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_4),
	.SUM(un2_elapsed_time_cry_4_0_SUM)
);
defparam un2_elapsed_time_cry_4_0.ALU_MODE=0;
// @6:239
  ALU un2_elapsed_time_cry_3_0 (
	.CIN(un2_elapsed_time_cry_2),
	.I0(elapsed_time[3]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_3),
	.SUM(un2_elapsed_time_cry_3_0_SUM)
);
defparam un2_elapsed_time_cry_3_0.ALU_MODE=0;
// @6:239
  ALU un2_elapsed_time_cry_2_0 (
	.CIN(un2_elapsed_time_cry_1),
	.I0(elapsed_time[2]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_2),
	.SUM(un2_elapsed_time_cry_2_0_SUM)
);
defparam un2_elapsed_time_cry_2_0.ALU_MODE=0;
// @6:239
  ALU un2_elapsed_time_cry_1_0 (
	.CIN(un2_elapsed_time_cry_0),
	.I0(elapsed_time[1]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_1),
	.SUM(un2_elapsed_time_cry_1_0_SUM)
);
defparam un2_elapsed_time_cry_1_0.ALU_MODE=0;
// @6:239
  ALU un2_elapsed_time_cry_0_0 (
	.CIN(VCC),
	.I0(elapsed_time[0]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_0),
	.SUM(debug_waiting_for_step_time5_axb_0_i)
);
defparam un2_elapsed_time_cry_0_0.ALU_MODE=0;
// @6:236
  ALU un1_step_id_1_s_6_0 (
	.CIN(un1_step_id_1_cry_5),
	.I0(debug_step_id_c[6]),
	.I1(GND),
	.I3(GND),
	.COUT(un1_step_id_1_s_6_0_COUT),
	.SUM(un1_step_id_1_s_6_0_SUM)
);
defparam un1_step_id_1_s_6_0.ALU_MODE=0;
// @6:236
  ALU un1_step_id_1_cry_5_0_0 (
	.CIN(un1_step_id_1_cry_4),
	.I0(debug_step_id_c[5]),
	.I1(GND),
	.I3(GND),
	.COUT(un1_step_id_1_cry_5),
	.SUM(un1_step_id_1_cry_5_0_0_SUM)
);
defparam un1_step_id_1_cry_5_0_0.ALU_MODE=0;
// @6:236
  ALU un1_step_id_1_cry_4_0_0 (
	.CIN(un1_step_id_1_cry_3),
	.I0(debug_step_id_c[4]),
	.I1(GND),
	.I3(GND),
	.COUT(un1_step_id_1_cry_4),
	.SUM(un1_step_id_1_cry_4_0_0_SUM)
);
defparam un1_step_id_1_cry_4_0_0.ALU_MODE=0;
// @6:236
  ALU un1_step_id_1_cry_3_0_0 (
	.CIN(un1_step_id_1_cry_2),
	.I0(debug_step_id_c[3]),
	.I1(GND),
	.I3(GND),
	.COUT(un1_step_id_1_cry_3),
	.SUM(un1_step_id_1_cry_3_0_0_SUM)
);
defparam un1_step_id_1_cry_3_0_0.ALU_MODE=0;
// @6:236
  ALU un1_step_id_1_cry_2_0 (
	.CIN(un1_step_id_1_cry_1),
	.I0(debug_step_id_c[2]),
	.I1(GND),
	.I3(GND),
	.COUT(un1_step_id_1_cry_2),
	.SUM(un1_step_id_1_cry_2_0_SUM)
);
defparam un1_step_id_1_cry_2_0.ALU_MODE=0;
// @6:236
  ALU un1_step_id_1_cry_1_0 (
	.CIN(un1_step_id_1_cry_0),
	.I0(debug_step_id_c[1]),
	.I1(GND),
	.I3(GND),
	.COUT(un1_step_id_1_cry_1),
	.SUM(un1_step_id_1_cry_1_0_SUM)
);
defparam un1_step_id_1_cry_1_0.ALU_MODE=0;
// @6:236
  ALU un1_step_id_1_cry_0_0 (
	.CIN(GND),
	.I0(un1_step_id_1_cry_0_0_RNO),
	.I1(un1_step_id_1),
	.I3(GND),
	.COUT(un1_step_id_1_cry_0),
	.SUM(un1_step_id_1_cry_0_0_SUM)
);
defparam un1_step_id_1_cry_0_0.ALU_MODE=0;
// @6:30
  LED_TM1637_ROM oled_rom_init (
	.encoded_step_2(encoded_step[2]),
	.encoded_step_8(encoded_step[8]),
	.encoded_step_10(encoded_step[10]),
	.encoded_step_13(encoded_step[13]),
	.encoded_step_14(encoded_step[14]),
	.encoded_step_17(encoded_step[17]),
	.encoded_step_18(encoded_step[18]),
	.encoded_step_0(encoded_step[0]),
	.encoded_step_9(encoded_step[9]),
	.encoded_step_12(encoded_step[12]),
	.encoded_step_15(encoded_step[15]),
	.encoded_step_20(encoded_step[20]),
	.encoded_step_21(encoded_step[21]),
	.encoded_step_19(encoded_step[19]),
	.encoded_step_43(encoded_step[43]),
	.debug_step_id_c(debug_step_id_c[6:1]),
	.un1_step_id_1(un1_step_id_1)
);
// @6:93
  spi_master_8s_8s_0_1 spi0 (
	.tx_data({tx_data[7:4], N_779, tx_data[2:0]}),
	.wr_spi_0(wr_spi[0]),
	.SUM(SUM[3:1]),
	.wait_spi_0(wait_spi[0]),
	.debug_step_id_c(debug_step_id_c[3:1]),
	.debug_waiting_for_spi_0(debug_waiting_for_spi[0]),
	.reset_spi_0(reset_spi[0]),
	.internal_state_machine_0(internal_state_machine[0]),
	.cnt_spi(cnt_spi[3:0]),
	.switches_c(switches_c[3:0]),
	.debug_waiting_for_step_time_0(debug_waiting_for_step_time[0]),
	.led_c(led_c[3:0]),
	.clk_spi(clk_spi),
	.elapsed_time_0_sqmuxa_i_1z(elapsed_time_0_sqmuxa_i),
	.m5_out(\spi0.m5_out ),
	.debug_waiting_for_step_time5(debug_waiting_for_step_time5),
	.un1_step_id_1(un1_step_id_1),
	.tm1637_dio_c(tm1637_dio_c),
	.N_21_mux_i(N_21_mux_i),
	.N_21(N_21),
	.clk_spi_i(clk_spi),
	.rst_n_c(rst_n_c),
	.tm1637_clk_c(tm1637_clk_c)
);
  GND GND_cZ (
	.G(GND)
);
  VCC VCC_cZ (
	.V(VCC)
);
endmodule /* demo */

