blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_4,../../../ipstatic/simulation/blk_mem_gen_v8_4.v,
img_rom.v,verilog,xil_defaultlib,../../../../Eink_controller.gen/sources_1/ip/img_rom/sim/img_rom.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
