// Seed: 3690318202
module module_0 (
    input tri1 id_0,
    input wor id_1,
    input tri id_2,
    output tri id_3,
    output wand id_4,
    output supply1 id_5,
    input wand id_6
);
  wire id_8 = 1'b0, id_9;
endmodule
module module_1 (
    output wand id_0,
    input tri0 id_1,
    input uwire id_2,
    output wand id_3,
    input wand id_4,
    input wire id_5,
    output tri id_6,
    output uwire id_7,
    input supply1 id_8,
    input wor id_9,
    output tri0 id_10,
    output wand id_11,
    output uwire id_12
);
  assign id_12 = id_5 ? 1'b0 : 1;
  module_0(
      id_8, id_5, id_8, id_3, id_11, id_12, id_9
  );
  wire  id_14;
  uwire id_15 = 1;
endmodule
