

================================================================
== Vitis HLS Report for 'inner_layer_Pipeline_NEURONS_STATE_RESET_LOOP'
================================================================
* Date:           Mon Mar 18 18:56:07 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        B_RNI_HLS
* Solution:       RNI (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.237 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|      257|  20.000 ns|  2.570 us|    2|  257|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                            |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |          Loop Name         |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +----------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- NEURONS_STATE_RESET_LOOP  |        0|      255|         1|          1|          1|  0 ~ 255|       yes|
        +----------------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.23>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%neuron_index_1 = alloca i32 1"   --->   Operation 4 'alloca' 'neuron_index_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%neuron_index_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %neuron_index"   --->   Operation 5 'read' 'neuron_index_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%NEURONS_INDEX_load_cast_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %NEURONS_INDEX_load_cast"   --->   Operation 6 'read' 'NEURONS_INDEX_load_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%zext_ln84_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln84"   --->   Operation 7 'read' 'zext_ln84_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%NEURONS_INDEX_load_cast_cast = zext i6 %NEURONS_INDEX_load_cast_read"   --->   Operation 8 'zext' 'NEURONS_INDEX_load_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln84_cast = zext i6 %zext_ln84_read"   --->   Operation 9 'zext' 'zext_ln84_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %zext_ln84_cast, i8 %neuron_index_1"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc57"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%neuron_index_2 = load i8 %neuron_index_1" [B_RNI_HLS/apc/src/RNI_2.cpp:85]   --->   Operation 12 'load' 'neuron_index_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 13 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.91ns)   --->   "%icmp_ln84 = icmp_slt  i8 %neuron_index_2, i8 %NEURONS_INDEX_load_cast_cast" [B_RNI_HLS/apc/src/RNI_2.cpp:84]   --->   Operation 14 'icmp' 'icmp_ln84' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln84 = br i1 %icmp_ln84, void %for.end59.loopexit.exitStub, void %for.inc57.split" [B_RNI_HLS/apc/src/RNI_2.cpp:84]   --->   Operation 15 'br' 'br_ln84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%speclooptripcount_ln84 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 255, i64 127" [B_RNI_HLS/apc/src/RNI_2.cpp:84]   --->   Operation 16 'speclooptripcount' 'speclooptripcount_ln84' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specloopname_ln84 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [B_RNI_HLS/apc/src/RNI_2.cpp:84]   --->   Operation 17 'specloopname' 'specloopname_ln84' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln85 = trunc i8 %neuron_index_2" [B_RNI_HLS/apc/src/RNI_2.cpp:85]   --->   Operation 18 'trunc' 'trunc_ln85' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.82ns)   --->   "%sub_ln85 = sub i6 %trunc_ln85, i6 %neuron_index_read" [B_RNI_HLS/apc/src/RNI_2.cpp:85]   --->   Operation 19 'sub' 'sub_ln85' <Predicate = (icmp_ln84)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln85 = zext i6 %sub_ln85" [B_RNI_HLS/apc/src/RNI_2.cpp:85]   --->   Operation 20 'zext' 'zext_ln85' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%NEURONS_STATE_addr = getelementptr i1 %NEURONS_STATE, i64 0, i64 %zext_ln85" [B_RNI_HLS/apc/src/RNI_2.cpp:85]   --->   Operation 21 'getelementptr' 'NEURONS_STATE_addr' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (2.32ns)   --->   "%store_ln85 = store i1 0, i6 %NEURONS_STATE_addr" [B_RNI_HLS/apc/src/RNI_2.cpp:85]   --->   Operation 22 'store' 'store_ln85' <Predicate = (icmp_ln84)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 40> <RAM>
ST_1 : Operation 23 [1/1] (1.91ns)   --->   "%neuron_index_3 = add i8 %neuron_index_2, i8 1" [B_RNI_HLS/apc/src/RNI_2.cpp:84]   --->   Operation 23 'add' 'neuron_index_3' <Predicate = (icmp_ln84)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln84 = store i8 %neuron_index_3, i8 %neuron_index_1" [B_RNI_HLS/apc/src/RNI_2.cpp:84]   --->   Operation 24 'store' 'store_ln84' <Predicate = (icmp_ln84)> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln84 = br void %for.inc57" [B_RNI_HLS/apc/src/RNI_2.cpp:84]   --->   Operation 25 'br' 'br_ln84' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 26 'ret' 'ret_ln0' <Predicate = (!icmp_ln84)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.237ns
The critical path consists of the following:
	'alloca' operation ('neuron_index') [5]  (0.000 ns)
	'load' operation ('neuron_index', B_RNI_HLS/apc/src/RNI_2.cpp:85) on local variable 'neuron_index' [14]  (0.000 ns)
	'sub' operation ('sub_ln85', B_RNI_HLS/apc/src/RNI_2.cpp:85) [22]  (1.825 ns)
	'getelementptr' operation ('NEURONS_STATE_addr', B_RNI_HLS/apc/src/RNI_2.cpp:85) [24]  (0.000 ns)
	'store' operation ('store_ln85', B_RNI_HLS/apc/src/RNI_2.cpp:85) of constant 0 on array 'NEURONS_STATE' [25]  (2.322 ns)
	blocking operation 0.09 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
