<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › ide › it821x.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>it821x.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright (C) 2004		Red Hat</span>
<span class="cm"> * Copyright (C) 2007		Bartlomiej Zolnierkiewicz</span>
<span class="cm"> *</span>
<span class="cm"> *  May be copied or modified under the terms of the GNU General Public License</span>
<span class="cm"> *  Based in part on the ITE vendor provided SCSI driver.</span>
<span class="cm"> *</span>
<span class="cm"> *  Documentation:</span>
<span class="cm"> *	Datasheet is freely available, some other documents under NDA.</span>
<span class="cm"> *</span>
<span class="cm"> *  The ITE8212 isn&#39;t exactly a standard IDE controller. It has two</span>
<span class="cm"> *  modes. In pass through mode then it is an IDE controller. In its smart</span>
<span class="cm"> *  mode its actually quite a capable hardware raid controller disguised</span>
<span class="cm"> *  as an IDE controller. Smart mode only understands DMA read/write and</span>
<span class="cm"> *  identify, none of the fancier commands apply. The IT8211 is identical</span>
<span class="cm"> *  in other respects but lacks the raid mode.</span>
<span class="cm"> *</span>
<span class="cm"> *  Errata:</span>
<span class="cm"> *  o	Rev 0x10 also requires master/slave hold the same DMA timings and</span>
<span class="cm"> *	cannot do ATAPI MWDMA.</span>
<span class="cm"> *  o	The identify data for raid volumes lacks CHS info (technically ok)</span>
<span class="cm"> *	but also fails to set the LBA28 and other bits. We fix these in</span>
<span class="cm"> *	the IDE probe quirk code.</span>
<span class="cm"> *  o	If you write LBA48 sized I/O&#39;s (ie &gt; 256 sector) in smart mode</span>
<span class="cm"> *	raid then the controller firmware dies</span>
<span class="cm"> *  o	Smart mode without RAID doesn&#39;t clear all the necessary identify</span>
<span class="cm"> *	bits to reduce the command set to the one used</span>
<span class="cm"> *</span>
<span class="cm"> *  This has a few impacts on the driver</span>
<span class="cm"> *  - In pass through mode we do all the work you would expect</span>
<span class="cm"> *  - In smart mode the clocking set up is done by the controller generally</span>
<span class="cm"> *    but we must watch the other limits and filter.</span>
<span class="cm"> *  - There are a few extra vendor commands that actually talk to the</span>
<span class="cm"> *    controller but only work PIO with no IRQ.</span>
<span class="cm"> *</span>
<span class="cm"> *  Vendor areas of the identify block in smart mode are used for the</span>
<span class="cm"> *  timing and policy set up. Each HDD in raid mode also has a serial</span>
<span class="cm"> *  block on the disk. The hardware extra commands are get/set chip status,</span>
<span class="cm"> *  rebuild, get rebuild status.</span>
<span class="cm"> *</span>
<span class="cm"> *  In Linux the driver supports pass through mode as if the device was</span>
<span class="cm"> *  just another IDE controller. If the smart mode is running then</span>
<span class="cm"> *  volumes are managed by the controller firmware and each IDE &quot;disk&quot;</span>
<span class="cm"> *  is a raid volume. Even more cute - the controller can do automated</span>
<span class="cm"> *  hotplug and rebuild.</span>
<span class="cm"> *</span>
<span class="cm"> *  The pass through controller itself is a little demented. It has a</span>
<span class="cm"> *  flaw that it has a single set of PIO/MWDMA timings per channel so</span>
<span class="cm"> *  non UDMA devices restrict each others performance. It also has a</span>
<span class="cm"> *  single clock source per channel so mixed UDMA100/133 performance</span>
<span class="cm"> *  isn&#39;t perfect and we have to pick a clock. Thankfully none of this</span>
<span class="cm"> *  matters in smart mode. ATAPI DMA is not currently supported.</span>
<span class="cm"> *</span>
<span class="cm"> *  It seems the smart mode is a win for RAID1/RAID10 but otherwise not.</span>
<span class="cm"> *</span>
<span class="cm"> *  TODO</span>
<span class="cm"> *	-	ATAPI UDMA is ok but not MWDMA it seems</span>
<span class="cm"> *	-	RAID configuration ioctls</span>
<span class="cm"> *	-	Move to libata once it grows up</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/types.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/slab.h&gt;</span>
<span class="cp">#include &lt;linux/pci.h&gt;</span>
<span class="cp">#include &lt;linux/ide.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>

<span class="cp">#define DRV_NAME &quot;it821x&quot;</span>

<span class="cp">#define QUIRK_VORTEX86 1</span>

<span class="k">struct</span> <span class="n">it821x_dev</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">smart</span><span class="o">:</span><span class="mi">1</span><span class="p">,</span>		<span class="cm">/* Are we in smart raid mode */</span>
		<span class="nl">timing10:</span><span class="mi">1</span><span class="p">;</span>		<span class="cm">/* Rev 0x10 */</span>
	<span class="n">u8</span>	<span class="n">clock_mode</span><span class="p">;</span>		<span class="cm">/* 0, ATA_50 or ATA_66 */</span>
	<span class="n">u8</span>	<span class="n">want</span><span class="p">[</span><span class="mi">2</span><span class="p">][</span><span class="mi">2</span><span class="p">];</span>		<span class="cm">/* Mode/Pri log for master slave */</span>
	<span class="cm">/* We need these for switching the clock when DMA goes on/off</span>
<span class="cm">	   The high byte is the 66Mhz timing */</span>
	<span class="n">u16</span>	<span class="n">pio</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>			<span class="cm">/* Cached PIO values */</span>
	<span class="n">u16</span>	<span class="n">mwdma</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>		<span class="cm">/* Cached MWDMA values */</span>
	<span class="n">u16</span>	<span class="n">udma</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>		<span class="cm">/* Cached UDMA values (per drive) */</span>
	<span class="n">u16</span>	<span class="n">quirks</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#define ATA_66		0</span>
<span class="cp">#define ATA_50		1</span>
<span class="cp">#define ATA_ANY		2</span>

<span class="cp">#define UDMA_OFF	0</span>
<span class="cp">#define MWDMA_OFF	0</span>

<span class="cm">/*</span>
<span class="cm"> *	We allow users to force the card into non raid mode without</span>
<span class="cm"> *	flashing the alternative BIOS. This is also necessary right now</span>
<span class="cm"> *	for embedded platforms that cannot run a PC BIOS but are using this</span>
<span class="cm"> *	device.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">it8212_noraid</span><span class="p">;</span>

<span class="cm">/**</span>
<span class="cm"> *	it821x_program	-	program the PIO/MWDMA registers</span>
<span class="cm"> *	@drive: drive to tune</span>
<span class="cm"> *	@timing: timing info</span>
<span class="cm"> *</span>
<span class="cm"> *	Program the PIO/MWDMA timing for this channel according to the</span>
<span class="cm"> *	current clock.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">it821x_program</span><span class="p">(</span><span class="n">ide_drive_t</span> <span class="o">*</span><span class="n">drive</span><span class="p">,</span> <span class="n">u16</span> <span class="n">timing</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">ide_hwif_t</span> <span class="o">*</span><span class="n">hwif</span> <span class="o">=</span> <span class="n">drive</span><span class="o">-&gt;</span><span class="n">hwif</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">to_pci_dev</span><span class="p">(</span><span class="n">hwif</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">it821x_dev</span> <span class="o">*</span><span class="n">itdev</span> <span class="o">=</span> <span class="n">ide_get_hwifdata</span><span class="p">(</span><span class="n">hwif</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">channel</span> <span class="o">=</span> <span class="n">hwif</span><span class="o">-&gt;</span><span class="n">channel</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">conf</span><span class="p">;</span>

	<span class="cm">/* Program PIO/MWDMA timing bits */</span>
	<span class="k">if</span><span class="p">(</span><span class="n">itdev</span><span class="o">-&gt;</span><span class="n">clock_mode</span> <span class="o">==</span> <span class="n">ATA_66</span><span class="p">)</span>
		<span class="n">conf</span> <span class="o">=</span> <span class="n">timing</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">conf</span> <span class="o">=</span> <span class="n">timing</span> <span class="o">&amp;</span> <span class="mh">0xFF</span><span class="p">;</span>

	<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x54</span> <span class="o">+</span> <span class="mi">4</span> <span class="o">*</span> <span class="n">channel</span><span class="p">,</span> <span class="n">conf</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	it821x_program_udma	-	program the UDMA registers</span>
<span class="cm"> *	@drive: drive to tune</span>
<span class="cm"> *	@timing: timing info</span>
<span class="cm"> *</span>
<span class="cm"> *	Program the UDMA timing for this drive according to the</span>
<span class="cm"> *	current clock.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">it821x_program_udma</span><span class="p">(</span><span class="n">ide_drive_t</span> <span class="o">*</span><span class="n">drive</span><span class="p">,</span> <span class="n">u16</span> <span class="n">timing</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">ide_hwif_t</span> <span class="o">*</span><span class="n">hwif</span> <span class="o">=</span> <span class="n">drive</span><span class="o">-&gt;</span><span class="n">hwif</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">to_pci_dev</span><span class="p">(</span><span class="n">hwif</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">it821x_dev</span> <span class="o">*</span><span class="n">itdev</span> <span class="o">=</span> <span class="n">ide_get_hwifdata</span><span class="p">(</span><span class="n">hwif</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">channel</span> <span class="o">=</span> <span class="n">hwif</span><span class="o">-&gt;</span><span class="n">channel</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">unit</span> <span class="o">=</span> <span class="n">drive</span><span class="o">-&gt;</span><span class="n">dn</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">,</span> <span class="n">conf</span><span class="p">;</span>

	<span class="cm">/* Program UDMA timing bits */</span>
	<span class="k">if</span><span class="p">(</span><span class="n">itdev</span><span class="o">-&gt;</span><span class="n">clock_mode</span> <span class="o">==</span> <span class="n">ATA_66</span><span class="p">)</span>
		<span class="n">conf</span> <span class="o">=</span> <span class="n">timing</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">conf</span> <span class="o">=</span> <span class="n">timing</span> <span class="o">&amp;</span> <span class="mh">0xFF</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">itdev</span><span class="o">-&gt;</span><span class="n">timing10</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x56</span> <span class="o">+</span> <span class="mi">4</span> <span class="o">*</span> <span class="n">channel</span> <span class="o">+</span> <span class="n">unit</span><span class="p">,</span> <span class="n">conf</span><span class="p">);</span>
	<span class="k">else</span> <span class="p">{</span>
		<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x56</span> <span class="o">+</span> <span class="mi">4</span> <span class="o">*</span> <span class="n">channel</span><span class="p">,</span> <span class="n">conf</span><span class="p">);</span>
		<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x56</span> <span class="o">+</span> <span class="mi">4</span> <span class="o">*</span> <span class="n">channel</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span> <span class="n">conf</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	it821x_clock_strategy</span>
<span class="cm"> *	@drive: drive to set up</span>
<span class="cm"> *</span>
<span class="cm"> *	Select between the 50 and 66Mhz base clocks to get the best</span>
<span class="cm"> *	results for this interface.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">it821x_clock_strategy</span><span class="p">(</span><span class="n">ide_drive_t</span> <span class="o">*</span><span class="n">drive</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">ide_hwif_t</span> <span class="o">*</span><span class="n">hwif</span> <span class="o">=</span> <span class="n">drive</span><span class="o">-&gt;</span><span class="n">hwif</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">to_pci_dev</span><span class="p">(</span><span class="n">hwif</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">it821x_dev</span> <span class="o">*</span><span class="n">itdev</span> <span class="o">=</span> <span class="n">ide_get_hwifdata</span><span class="p">(</span><span class="n">hwif</span><span class="p">);</span>
	<span class="n">ide_drive_t</span> <span class="o">*</span><span class="n">pair</span> <span class="o">=</span> <span class="n">ide_get_pair_dev</span><span class="p">(</span><span class="n">drive</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">clock</span><span class="p">,</span> <span class="n">altclock</span><span class="p">,</span> <span class="n">sel</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">unit</span> <span class="o">=</span> <span class="n">drive</span><span class="o">-&gt;</span><span class="n">dn</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">,</span> <span class="n">v</span><span class="p">;</span>

	<span class="k">if</span><span class="p">(</span><span class="n">itdev</span><span class="o">-&gt;</span><span class="n">want</span><span class="p">[</span><span class="mi">0</span><span class="p">][</span><span class="mi">0</span><span class="p">]</span> <span class="o">&gt;</span> <span class="n">itdev</span><span class="o">-&gt;</span><span class="n">want</span><span class="p">[</span><span class="mi">1</span><span class="p">][</span><span class="mi">0</span><span class="p">])</span> <span class="p">{</span>
		<span class="n">clock</span> <span class="o">=</span> <span class="n">itdev</span><span class="o">-&gt;</span><span class="n">want</span><span class="p">[</span><span class="mi">0</span><span class="p">][</span><span class="mi">1</span><span class="p">];</span>
		<span class="n">altclock</span> <span class="o">=</span> <span class="n">itdev</span><span class="o">-&gt;</span><span class="n">want</span><span class="p">[</span><span class="mi">1</span><span class="p">][</span><span class="mi">1</span><span class="p">];</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">clock</span> <span class="o">=</span> <span class="n">itdev</span><span class="o">-&gt;</span><span class="n">want</span><span class="p">[</span><span class="mi">1</span><span class="p">][</span><span class="mi">1</span><span class="p">];</span>
		<span class="n">altclock</span> <span class="o">=</span> <span class="n">itdev</span><span class="o">-&gt;</span><span class="n">want</span><span class="p">[</span><span class="mi">0</span><span class="p">][</span><span class="mi">1</span><span class="p">];</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * if both clocks can be used for the mode with the higher priority</span>
<span class="cm">	 * use the clock needed by the mode with the lower priority</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">clock</span> <span class="o">==</span> <span class="n">ATA_ANY</span><span class="p">)</span>
		<span class="n">clock</span> <span class="o">=</span> <span class="n">altclock</span><span class="p">;</span>

	<span class="cm">/* Nobody cares - keep the same clock */</span>
	<span class="k">if</span><span class="p">(</span><span class="n">clock</span> <span class="o">==</span> <span class="n">ATA_ANY</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="cm">/* No change */</span>
	<span class="k">if</span><span class="p">(</span><span class="n">clock</span> <span class="o">==</span> <span class="n">itdev</span><span class="o">-&gt;</span><span class="n">clock_mode</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="cm">/* Load this into the controller ? */</span>
	<span class="k">if</span><span class="p">(</span><span class="n">clock</span> <span class="o">==</span> <span class="n">ATA_66</span><span class="p">)</span>
		<span class="n">itdev</span><span class="o">-&gt;</span><span class="n">clock_mode</span> <span class="o">=</span> <span class="n">ATA_66</span><span class="p">;</span>
	<span class="k">else</span> <span class="p">{</span>
		<span class="n">itdev</span><span class="o">-&gt;</span><span class="n">clock_mode</span> <span class="o">=</span> <span class="n">ATA_50</span><span class="p">;</span>
		<span class="n">sel</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">pci_read_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x50</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">v</span><span class="p">);</span>
	<span class="n">v</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">+</span> <span class="n">hwif</span><span class="o">-&gt;</span><span class="n">channel</span><span class="p">));</span>
	<span class="n">v</span> <span class="o">|=</span> <span class="n">sel</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">+</span> <span class="n">hwif</span><span class="o">-&gt;</span><span class="n">channel</span><span class="p">);</span>
	<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x50</span><span class="p">,</span> <span class="n">v</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 *	Reprogram the UDMA/PIO of the pair drive for the switch</span>
<span class="cm">	 *	MWDMA will be dealt with by the dma switcher</span>
<span class="cm">	 */</span>
	<span class="k">if</span><span class="p">(</span><span class="n">pair</span> <span class="o">&amp;&amp;</span> <span class="n">itdev</span><span class="o">-&gt;</span><span class="n">udma</span><span class="p">[</span><span class="mi">1</span><span class="o">-</span><span class="n">unit</span><span class="p">]</span> <span class="o">!=</span> <span class="n">UDMA_OFF</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">it821x_program_udma</span><span class="p">(</span><span class="n">pair</span><span class="p">,</span> <span class="n">itdev</span><span class="o">-&gt;</span><span class="n">udma</span><span class="p">[</span><span class="mi">1</span><span class="o">-</span><span class="n">unit</span><span class="p">]);</span>
		<span class="n">it821x_program</span><span class="p">(</span><span class="n">pair</span><span class="p">,</span> <span class="n">itdev</span><span class="o">-&gt;</span><span class="n">pio</span><span class="p">[</span><span class="mi">1</span><span class="o">-</span><span class="n">unit</span><span class="p">]);</span>
	<span class="p">}</span>
	<span class="cm">/*</span>
<span class="cm">	 *	Reprogram the UDMA/PIO of our drive for the switch.</span>
<span class="cm">	 *	MWDMA will be dealt with by the dma switcher</span>
<span class="cm">	 */</span>
	<span class="k">if</span><span class="p">(</span><span class="n">itdev</span><span class="o">-&gt;</span><span class="n">udma</span><span class="p">[</span><span class="n">unit</span><span class="p">]</span> <span class="o">!=</span> <span class="n">UDMA_OFF</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">it821x_program_udma</span><span class="p">(</span><span class="n">drive</span><span class="p">,</span> <span class="n">itdev</span><span class="o">-&gt;</span><span class="n">udma</span><span class="p">[</span><span class="n">unit</span><span class="p">]);</span>
		<span class="n">it821x_program</span><span class="p">(</span><span class="n">drive</span><span class="p">,</span> <span class="n">itdev</span><span class="o">-&gt;</span><span class="n">pio</span><span class="p">[</span><span class="n">unit</span><span class="p">]);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	it821x_set_pio_mode	-	set host controller for PIO mode</span>
<span class="cm"> *	@hwif: port</span>
<span class="cm"> *	@drive: drive</span>
<span class="cm"> *</span>
<span class="cm"> *	Tune the host to the desired PIO mode taking into the consideration</span>
<span class="cm"> *	the maximum PIO mode supported by the other device on the cable.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">it821x_set_pio_mode</span><span class="p">(</span><span class="n">ide_hwif_t</span> <span class="o">*</span><span class="n">hwif</span><span class="p">,</span> <span class="n">ide_drive_t</span> <span class="o">*</span><span class="n">drive</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">it821x_dev</span> <span class="o">*</span><span class="n">itdev</span> <span class="o">=</span> <span class="n">ide_get_hwifdata</span><span class="p">(</span><span class="n">hwif</span><span class="p">);</span>
	<span class="n">ide_drive_t</span> <span class="o">*</span><span class="n">pair</span> <span class="o">=</span> <span class="n">ide_get_pair_dev</span><span class="p">(</span><span class="n">drive</span><span class="p">);</span>
	<span class="k">const</span> <span class="n">u8</span> <span class="n">pio</span> <span class="o">=</span> <span class="n">drive</span><span class="o">-&gt;</span><span class="n">pio_mode</span> <span class="o">-</span> <span class="n">XFER_PIO_0</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">unit</span> <span class="o">=</span> <span class="n">drive</span><span class="o">-&gt;</span><span class="n">dn</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">,</span> <span class="n">set_pio</span> <span class="o">=</span> <span class="n">pio</span><span class="p">;</span>

	<span class="cm">/* Spec says 89 ref driver uses 88 */</span>
	<span class="k">static</span> <span class="n">u16</span> <span class="n">pio_timings</span><span class="p">[]</span><span class="o">=</span> <span class="p">{</span> <span class="mh">0xAA88</span><span class="p">,</span> <span class="mh">0xA382</span><span class="p">,</span> <span class="mh">0xA181</span><span class="p">,</span> <span class="mh">0x3332</span><span class="p">,</span> <span class="mh">0x3121</span> <span class="p">};</span>
	<span class="k">static</span> <span class="n">u8</span> <span class="n">pio_want</span><span class="p">[]</span>    <span class="o">=</span> <span class="p">{</span> <span class="n">ATA_66</span><span class="p">,</span> <span class="n">ATA_66</span><span class="p">,</span> <span class="n">ATA_66</span><span class="p">,</span> <span class="n">ATA_66</span><span class="p">,</span> <span class="n">ATA_ANY</span> <span class="p">};</span>

	<span class="cm">/*</span>
<span class="cm">	 * Compute the best PIO mode we can for a given device. We must</span>
<span class="cm">	 * pick a speed that does not cause problems with the other device</span>
<span class="cm">	 * on the cable.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pair</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u8</span> <span class="n">pair_pio</span> <span class="o">=</span> <span class="n">pair</span><span class="o">-&gt;</span><span class="n">pio_mode</span> <span class="o">-</span> <span class="n">XFER_PIO_0</span><span class="p">;</span>
		<span class="cm">/* trim PIO to the slowest of the master/slave */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">pair_pio</span> <span class="o">&lt;</span> <span class="n">set_pio</span><span class="p">)</span>
			<span class="n">set_pio</span> <span class="o">=</span> <span class="n">pair_pio</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* We prefer 66Mhz clock for PIO 0-3, don&#39;t care for PIO4 */</span>
	<span class="n">itdev</span><span class="o">-&gt;</span><span class="n">want</span><span class="p">[</span><span class="n">unit</span><span class="p">][</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">pio_want</span><span class="p">[</span><span class="n">set_pio</span><span class="p">];</span>
	<span class="n">itdev</span><span class="o">-&gt;</span><span class="n">want</span><span class="p">[</span><span class="n">unit</span><span class="p">][</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>	<span class="cm">/* PIO is lowest priority */</span>
	<span class="n">itdev</span><span class="o">-&gt;</span><span class="n">pio</span><span class="p">[</span><span class="n">unit</span><span class="p">]</span> <span class="o">=</span> <span class="n">pio_timings</span><span class="p">[</span><span class="n">set_pio</span><span class="p">];</span>
	<span class="n">it821x_clock_strategy</span><span class="p">(</span><span class="n">drive</span><span class="p">);</span>
	<span class="n">it821x_program</span><span class="p">(</span><span class="n">drive</span><span class="p">,</span> <span class="n">itdev</span><span class="o">-&gt;</span><span class="n">pio</span><span class="p">[</span><span class="n">unit</span><span class="p">]);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	it821x_tune_mwdma	-	tune a channel for MWDMA</span>
<span class="cm"> *	@drive: drive to set up</span>
<span class="cm"> *	@mode_wanted: the target operating mode</span>
<span class="cm"> *</span>
<span class="cm"> *	Load the timing settings for this device mode into the</span>
<span class="cm"> *	controller when doing MWDMA in pass through mode. The caller</span>
<span class="cm"> *	must manage the whole lack of per device MWDMA/PIO timings and</span>
<span class="cm"> *	the shared MWDMA/PIO timing register.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">it821x_tune_mwdma</span><span class="p">(</span><span class="n">ide_drive_t</span> <span class="o">*</span><span class="n">drive</span><span class="p">,</span> <span class="n">u8</span> <span class="n">mode_wanted</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">ide_hwif_t</span> <span class="o">*</span><span class="n">hwif</span> <span class="o">=</span> <span class="n">drive</span><span class="o">-&gt;</span><span class="n">hwif</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">to_pci_dev</span><span class="p">(</span><span class="n">hwif</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">it821x_dev</span> <span class="o">*</span><span class="n">itdev</span> <span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="n">ide_get_hwifdata</span><span class="p">(</span><span class="n">hwif</span><span class="p">);</span>
	<span class="n">u8</span> <span class="n">unit</span> <span class="o">=</span> <span class="n">drive</span><span class="o">-&gt;</span><span class="n">dn</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">,</span> <span class="n">channel</span> <span class="o">=</span> <span class="n">hwif</span><span class="o">-&gt;</span><span class="n">channel</span><span class="p">,</span> <span class="n">conf</span><span class="p">;</span>

	<span class="k">static</span> <span class="n">u16</span> <span class="n">dma</span><span class="p">[]</span>	<span class="o">=</span> <span class="p">{</span> <span class="mh">0x8866</span><span class="p">,</span> <span class="mh">0x3222</span><span class="p">,</span> <span class="mh">0x3121</span> <span class="p">};</span>
	<span class="k">static</span> <span class="n">u8</span> <span class="n">mwdma_want</span><span class="p">[]</span>	<span class="o">=</span> <span class="p">{</span> <span class="n">ATA_ANY</span><span class="p">,</span> <span class="n">ATA_66</span><span class="p">,</span> <span class="n">ATA_ANY</span> <span class="p">};</span>

	<span class="n">itdev</span><span class="o">-&gt;</span><span class="n">want</span><span class="p">[</span><span class="n">unit</span><span class="p">][</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">mwdma_want</span><span class="p">[</span><span class="n">mode_wanted</span><span class="p">];</span>
	<span class="n">itdev</span><span class="o">-&gt;</span><span class="n">want</span><span class="p">[</span><span class="n">unit</span><span class="p">][</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>	<span class="cm">/* MWDMA is low priority */</span>
	<span class="n">itdev</span><span class="o">-&gt;</span><span class="n">mwdma</span><span class="p">[</span><span class="n">unit</span><span class="p">]</span> <span class="o">=</span> <span class="n">dma</span><span class="p">[</span><span class="n">mode_wanted</span><span class="p">];</span>
	<span class="n">itdev</span><span class="o">-&gt;</span><span class="n">udma</span><span class="p">[</span><span class="n">unit</span><span class="p">]</span> <span class="o">=</span> <span class="n">UDMA_OFF</span><span class="p">;</span>

	<span class="cm">/* UDMA bits off - Revision 0x10 do them in pairs */</span>
	<span class="n">pci_read_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x50</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">conf</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">itdev</span><span class="o">-&gt;</span><span class="n">timing10</span><span class="p">)</span>
		<span class="n">conf</span> <span class="o">|=</span> <span class="n">channel</span> <span class="o">?</span> <span class="mh">0x60</span><span class="o">:</span> <span class="mh">0x18</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">conf</span> <span class="o">|=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">3</span> <span class="o">+</span> <span class="mi">2</span> <span class="o">*</span> <span class="n">channel</span> <span class="o">+</span> <span class="n">unit</span><span class="p">);</span>
	<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x50</span><span class="p">,</span> <span class="n">conf</span><span class="p">);</span>

	<span class="n">it821x_clock_strategy</span><span class="p">(</span><span class="n">drive</span><span class="p">);</span>
	<span class="cm">/* FIXME: do we need to program this ? */</span>
	<span class="cm">/* it821x_program(drive, itdev-&gt;mwdma[unit]); */</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	it821x_tune_udma	-	tune a channel for UDMA</span>
<span class="cm"> *	@drive: drive to set up</span>
<span class="cm"> *	@mode_wanted: the target operating mode</span>
<span class="cm"> *</span>
<span class="cm"> *	Load the timing settings for this device mode into the</span>
<span class="cm"> *	controller when doing UDMA modes in pass through.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">it821x_tune_udma</span><span class="p">(</span><span class="n">ide_drive_t</span> <span class="o">*</span><span class="n">drive</span><span class="p">,</span> <span class="n">u8</span> <span class="n">mode_wanted</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">ide_hwif_t</span> <span class="o">*</span><span class="n">hwif</span> <span class="o">=</span> <span class="n">drive</span><span class="o">-&gt;</span><span class="n">hwif</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">to_pci_dev</span><span class="p">(</span><span class="n">hwif</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">it821x_dev</span> <span class="o">*</span><span class="n">itdev</span> <span class="o">=</span> <span class="n">ide_get_hwifdata</span><span class="p">(</span><span class="n">hwif</span><span class="p">);</span>
	<span class="n">u8</span> <span class="n">unit</span> <span class="o">=</span> <span class="n">drive</span><span class="o">-&gt;</span><span class="n">dn</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">,</span> <span class="n">channel</span> <span class="o">=</span> <span class="n">hwif</span><span class="o">-&gt;</span><span class="n">channel</span><span class="p">,</span> <span class="n">conf</span><span class="p">;</span>

	<span class="k">static</span> <span class="n">u16</span> <span class="n">udma</span><span class="p">[]</span>	<span class="o">=</span> <span class="p">{</span> <span class="mh">0x4433</span><span class="p">,</span> <span class="mh">0x4231</span><span class="p">,</span> <span class="mh">0x3121</span><span class="p">,</span> <span class="mh">0x2121</span><span class="p">,</span> <span class="mh">0x1111</span><span class="p">,</span> <span class="mh">0x2211</span><span class="p">,</span> <span class="mh">0x1111</span> <span class="p">};</span>
	<span class="k">static</span> <span class="n">u8</span> <span class="n">udma_want</span><span class="p">[]</span>	<span class="o">=</span> <span class="p">{</span> <span class="n">ATA_ANY</span><span class="p">,</span> <span class="n">ATA_50</span><span class="p">,</span> <span class="n">ATA_ANY</span><span class="p">,</span> <span class="n">ATA_66</span><span class="p">,</span> <span class="n">ATA_66</span><span class="p">,</span> <span class="n">ATA_50</span><span class="p">,</span> <span class="n">ATA_66</span> <span class="p">};</span>

	<span class="n">itdev</span><span class="o">-&gt;</span><span class="n">want</span><span class="p">[</span><span class="n">unit</span><span class="p">][</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">udma_want</span><span class="p">[</span><span class="n">mode_wanted</span><span class="p">];</span>
	<span class="n">itdev</span><span class="o">-&gt;</span><span class="n">want</span><span class="p">[</span><span class="n">unit</span><span class="p">][</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>	<span class="cm">/* UDMA is high priority */</span>
	<span class="n">itdev</span><span class="o">-&gt;</span><span class="n">mwdma</span><span class="p">[</span><span class="n">unit</span><span class="p">]</span> <span class="o">=</span> <span class="n">MWDMA_OFF</span><span class="p">;</span>
	<span class="n">itdev</span><span class="o">-&gt;</span><span class="n">udma</span><span class="p">[</span><span class="n">unit</span><span class="p">]</span> <span class="o">=</span> <span class="n">udma</span><span class="p">[</span><span class="n">mode_wanted</span><span class="p">];</span>
	<span class="k">if</span><span class="p">(</span><span class="n">mode_wanted</span> <span class="o">&gt;=</span> <span class="mi">5</span><span class="p">)</span>
		<span class="n">itdev</span><span class="o">-&gt;</span><span class="n">udma</span><span class="p">[</span><span class="n">unit</span><span class="p">]</span> <span class="o">|=</span> <span class="mh">0x8080</span><span class="p">;</span>	<span class="cm">/* UDMA 5/6 select on */</span>

	<span class="cm">/* UDMA on. Again revision 0x10 must do the pair */</span>
	<span class="n">pci_read_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x50</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">conf</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">itdev</span><span class="o">-&gt;</span><span class="n">timing10</span><span class="p">)</span>
		<span class="n">conf</span> <span class="o">&amp;=</span> <span class="n">channel</span> <span class="o">?</span> <span class="mh">0x9F</span><span class="o">:</span> <span class="mh">0xE7</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">conf</span> <span class="o">&amp;=</span> <span class="o">~</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">3</span> <span class="o">+</span> <span class="mi">2</span> <span class="o">*</span> <span class="n">channel</span> <span class="o">+</span> <span class="n">unit</span><span class="p">));</span>
	<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x50</span><span class="p">,</span> <span class="n">conf</span><span class="p">);</span>

	<span class="n">it821x_clock_strategy</span><span class="p">(</span><span class="n">drive</span><span class="p">);</span>
	<span class="n">it821x_program_udma</span><span class="p">(</span><span class="n">drive</span><span class="p">,</span> <span class="n">itdev</span><span class="o">-&gt;</span><span class="n">udma</span><span class="p">[</span><span class="n">unit</span><span class="p">]);</span>

<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	it821x_dma_read	-	DMA hook</span>
<span class="cm"> *	@drive: drive for DMA</span>
<span class="cm"> *</span>
<span class="cm"> *	The IT821x has a single timing register for MWDMA and for PIO</span>
<span class="cm"> *	operations. As we flip back and forth we have to reload the</span>
<span class="cm"> *	clock. In addition the rev 0x10 device only works if the same</span>
<span class="cm"> *	timing value is loaded into the master and slave UDMA clock</span>
<span class="cm"> * 	so we must also reload that.</span>
<span class="cm"> *</span>
<span class="cm"> *	FIXME: we could figure out in advance if we need to do reloads</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">it821x_dma_start</span><span class="p">(</span><span class="n">ide_drive_t</span> <span class="o">*</span><span class="n">drive</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">ide_hwif_t</span> <span class="o">*</span><span class="n">hwif</span> <span class="o">=</span> <span class="n">drive</span><span class="o">-&gt;</span><span class="n">hwif</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">it821x_dev</span> <span class="o">*</span><span class="n">itdev</span> <span class="o">=</span> <span class="n">ide_get_hwifdata</span><span class="p">(</span><span class="n">hwif</span><span class="p">);</span>
	<span class="n">u8</span> <span class="n">unit</span> <span class="o">=</span> <span class="n">drive</span><span class="o">-&gt;</span><span class="n">dn</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">;</span>

	<span class="k">if</span><span class="p">(</span><span class="n">itdev</span><span class="o">-&gt;</span><span class="n">mwdma</span><span class="p">[</span><span class="n">unit</span><span class="p">]</span> <span class="o">!=</span> <span class="n">MWDMA_OFF</span><span class="p">)</span>
		<span class="n">it821x_program</span><span class="p">(</span><span class="n">drive</span><span class="p">,</span> <span class="n">itdev</span><span class="o">-&gt;</span><span class="n">mwdma</span><span class="p">[</span><span class="n">unit</span><span class="p">]);</span>
	<span class="k">else</span> <span class="k">if</span><span class="p">(</span><span class="n">itdev</span><span class="o">-&gt;</span><span class="n">udma</span><span class="p">[</span><span class="n">unit</span><span class="p">]</span> <span class="o">!=</span> <span class="n">UDMA_OFF</span> <span class="o">&amp;&amp;</span> <span class="n">itdev</span><span class="o">-&gt;</span><span class="n">timing10</span><span class="p">)</span>
		<span class="n">it821x_program_udma</span><span class="p">(</span><span class="n">drive</span><span class="p">,</span> <span class="n">itdev</span><span class="o">-&gt;</span><span class="n">udma</span><span class="p">[</span><span class="n">unit</span><span class="p">]);</span>
	<span class="n">ide_dma_start</span><span class="p">(</span><span class="n">drive</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	it821x_dma_write	-	DMA hook</span>
<span class="cm"> *	@drive: drive for DMA stop</span>
<span class="cm"> *</span>
<span class="cm"> *	The IT821x has a single timing register for MWDMA and for PIO</span>
<span class="cm"> *	operations. As we flip back and forth we have to reload the</span>
<span class="cm"> *	clock.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">it821x_dma_end</span><span class="p">(</span><span class="n">ide_drive_t</span> <span class="o">*</span><span class="n">drive</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">ide_hwif_t</span> <span class="o">*</span><span class="n">hwif</span> <span class="o">=</span> <span class="n">drive</span><span class="o">-&gt;</span><span class="n">hwif</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">it821x_dev</span> <span class="o">*</span><span class="n">itdev</span> <span class="o">=</span> <span class="n">ide_get_hwifdata</span><span class="p">(</span><span class="n">hwif</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="n">ide_dma_end</span><span class="p">(</span><span class="n">drive</span><span class="p">);</span>
	<span class="n">u8</span> <span class="n">unit</span> <span class="o">=</span> <span class="n">drive</span><span class="o">-&gt;</span><span class="n">dn</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">;</span>

	<span class="k">if</span><span class="p">(</span><span class="n">itdev</span><span class="o">-&gt;</span><span class="n">mwdma</span><span class="p">[</span><span class="n">unit</span><span class="p">]</span> <span class="o">!=</span> <span class="n">MWDMA_OFF</span><span class="p">)</span>
		<span class="n">it821x_program</span><span class="p">(</span><span class="n">drive</span><span class="p">,</span> <span class="n">itdev</span><span class="o">-&gt;</span><span class="n">pio</span><span class="p">[</span><span class="n">unit</span><span class="p">]);</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	it821x_set_dma_mode	-	set host controller for DMA mode</span>
<span class="cm"> *	@hwif: port</span>
<span class="cm"> *	@drive: drive</span>
<span class="cm"> *</span>
<span class="cm"> *	Tune the ITE chipset for the desired DMA mode.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">it821x_set_dma_mode</span><span class="p">(</span><span class="n">ide_hwif_t</span> <span class="o">*</span><span class="n">hwif</span><span class="p">,</span> <span class="n">ide_drive_t</span> <span class="o">*</span><span class="n">drive</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">const</span> <span class="n">u8</span> <span class="n">speed</span> <span class="o">=</span> <span class="n">drive</span><span class="o">-&gt;</span><span class="n">dma_mode</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * MWDMA tuning is really hard because our MWDMA and PIO</span>
<span class="cm">	 * timings are kept in the same place.  We can switch in the</span>
<span class="cm">	 * host dma on/off callbacks.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">speed</span> <span class="o">&gt;=</span> <span class="n">XFER_UDMA_0</span> <span class="o">&amp;&amp;</span> <span class="n">speed</span> <span class="o">&lt;=</span> <span class="n">XFER_UDMA_6</span><span class="p">)</span>
		<span class="n">it821x_tune_udma</span><span class="p">(</span><span class="n">drive</span><span class="p">,</span> <span class="n">speed</span> <span class="o">-</span> <span class="n">XFER_UDMA_0</span><span class="p">);</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">speed</span> <span class="o">&gt;=</span> <span class="n">XFER_MW_DMA_0</span> <span class="o">&amp;&amp;</span> <span class="n">speed</span> <span class="o">&lt;=</span> <span class="n">XFER_MW_DMA_2</span><span class="p">)</span>
		<span class="n">it821x_tune_mwdma</span><span class="p">(</span><span class="n">drive</span><span class="p">,</span> <span class="n">speed</span> <span class="o">-</span> <span class="n">XFER_MW_DMA_0</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	it821x_cable_detect	-	cable detection</span>
<span class="cm"> *	@hwif: interface to check</span>
<span class="cm"> *</span>
<span class="cm"> *	Check for the presence of an ATA66 capable cable on the</span>
<span class="cm"> *	interface. Problematic as it seems some cards don&#39;t have</span>
<span class="cm"> *	the needed logic onboard.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="n">u8</span> <span class="nf">it821x_cable_detect</span><span class="p">(</span><span class="n">ide_hwif_t</span> <span class="o">*</span><span class="n">hwif</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* The reference driver also only does disk side */</span>
	<span class="k">return</span> <span class="n">ATA_CBL_PATA80</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	it821x_quirkproc	-	post init callback</span>
<span class="cm"> *	@drive: drive</span>
<span class="cm"> *</span>
<span class="cm"> *	This callback is run after the drive has been probed but</span>
<span class="cm"> *	before anything gets attached. It allows drivers to do any</span>
<span class="cm"> *	final tuning that is needed, or fixups to work around bugs.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">it821x_quirkproc</span><span class="p">(</span><span class="n">ide_drive_t</span> <span class="o">*</span><span class="n">drive</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">it821x_dev</span> <span class="o">*</span><span class="n">itdev</span> <span class="o">=</span> <span class="n">ide_get_hwifdata</span><span class="p">(</span><span class="n">drive</span><span class="o">-&gt;</span><span class="n">hwif</span><span class="p">);</span>
	<span class="n">u16</span> <span class="o">*</span><span class="n">id</span> <span class="o">=</span> <span class="n">drive</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">itdev</span><span class="o">-&gt;</span><span class="n">smart</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/*</span>
<span class="cm">		 *	If we are in pass through mode then not much</span>
<span class="cm">		 *	needs to be done, but we do bother to clear the</span>
<span class="cm">		 *	IRQ mask as we may well be in PIO (eg rev 0x10)</span>
<span class="cm">		 *	for now and we know unmasking is safe on this chipset.</span>
<span class="cm">		 */</span>
		<span class="n">drive</span><span class="o">-&gt;</span><span class="n">dev_flags</span> <span class="o">|=</span> <span class="n">IDE_DFLAG_UNMASK</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
	<span class="cm">/*</span>
<span class="cm">	 *	Perform fixups on smart mode. We need to &quot;lose&quot; some</span>
<span class="cm">	 *	capabilities the firmware lacks but does not filter, and</span>
<span class="cm">	 *	also patch up some capability bits that it forgets to set</span>
<span class="cm">	 *	in RAID mode.</span>
<span class="cm">	 */</span>

		<span class="cm">/* Check for RAID v native */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">strstr</span><span class="p">((</span><span class="kt">char</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">id</span><span class="p">[</span><span class="n">ATA_ID_PROD</span><span class="p">],</span>
			   <span class="s">&quot;Integrated Technology Express&quot;</span><span class="p">))</span> <span class="p">{</span>
			<span class="cm">/* In raid mode the ident block is slightly buggy</span>
<span class="cm">			   We need to set the bits so that the IDE layer knows</span>
<span class="cm">			   LBA28. LBA48 and DMA ar valid */</span>
			<span class="n">id</span><span class="p">[</span><span class="n">ATA_ID_CAPABILITY</span><span class="p">]</span>    <span class="o">|=</span> <span class="p">(</span><span class="mi">3</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">);</span> <span class="cm">/* LBA28, DMA */</span>
			<span class="n">id</span><span class="p">[</span><span class="n">ATA_ID_COMMAND_SET_2</span><span class="p">]</span> <span class="o">|=</span> <span class="mh">0x0400</span><span class="p">;</span>   <span class="cm">/* LBA48 valid */</span>
			<span class="n">id</span><span class="p">[</span><span class="n">ATA_ID_CFS_ENABLE_2</span><span class="p">]</span>  <span class="o">|=</span> <span class="mh">0x0400</span><span class="p">;</span>   <span class="cm">/* LBA48 on */</span>
			<span class="cm">/* Reporting logic */</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;%s: IT8212 %sRAID %d volume&quot;</span><span class="p">,</span>
				<span class="n">drive</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">,</span> <span class="n">id</span><span class="p">[</span><span class="mi">147</span><span class="p">]</span> <span class="o">?</span> <span class="s">&quot;Bootable &quot;</span> <span class="o">:</span> <span class="s">&quot;&quot;</span><span class="p">,</span>
				<span class="n">id</span><span class="p">[</span><span class="n">ATA_ID_CSFO</span><span class="p">]);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">id</span><span class="p">[</span><span class="n">ATA_ID_CSFO</span><span class="p">]</span> <span class="o">!=</span> <span class="mi">1</span><span class="p">)</span>
				<span class="n">printk</span><span class="p">(</span><span class="n">KERN_CONT</span> <span class="s">&quot;(%dK stripe)&quot;</span><span class="p">,</span> <span class="n">id</span><span class="p">[</span><span class="mi">146</span><span class="p">]);</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_CONT</span> <span class="s">&quot;.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="cm">/* Non RAID volume. Fixups to stop the core code</span>
<span class="cm">			   doing unsupported things */</span>
			<span class="n">id</span><span class="p">[</span><span class="n">ATA_ID_FIELD_VALID</span><span class="p">]</span>	 <span class="o">&amp;=</span> <span class="mi">3</span><span class="p">;</span>
			<span class="n">id</span><span class="p">[</span><span class="n">ATA_ID_QUEUE_DEPTH</span><span class="p">]</span>	  <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="n">id</span><span class="p">[</span><span class="n">ATA_ID_COMMAND_SET_1</span><span class="p">]</span>  <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="n">id</span><span class="p">[</span><span class="n">ATA_ID_COMMAND_SET_2</span><span class="p">]</span> <span class="o">&amp;=</span> <span class="mh">0xC400</span><span class="p">;</span>
			<span class="n">id</span><span class="p">[</span><span class="n">ATA_ID_CFSSE</span><span class="p">]</span>	 <span class="o">&amp;=</span> <span class="mh">0xC000</span><span class="p">;</span>
			<span class="n">id</span><span class="p">[</span><span class="n">ATA_ID_CFS_ENABLE_1</span><span class="p">]</span>	  <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="n">id</span><span class="p">[</span><span class="n">ATA_ID_CFS_ENABLE_2</span><span class="p">]</span>	 <span class="o">&amp;=</span> <span class="mh">0xC400</span><span class="p">;</span>
			<span class="n">id</span><span class="p">[</span><span class="n">ATA_ID_CSF_DEFAULT</span><span class="p">]</span>	 <span class="o">&amp;=</span> <span class="mh">0xC000</span><span class="p">;</span>
			<span class="n">id</span><span class="p">[</span><span class="mi">127</span><span class="p">]</span>			  <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="n">id</span><span class="p">[</span><span class="n">ATA_ID_DLF</span><span class="p">]</span>		  <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="n">id</span><span class="p">[</span><span class="n">ATA_ID_CSFO</span><span class="p">]</span>		  <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="n">id</span><span class="p">[</span><span class="n">ATA_ID_CFA_POWER</span><span class="p">]</span>	  <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;%s: Performing identify fixups.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="n">drive</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="cm">/*</span>
<span class="cm">		 * Set MWDMA0 mode as enabled/support - just to tell</span>
<span class="cm">		 * IDE core that DMA is supported (it821x hardware</span>
<span class="cm">		 * takes care of DMA mode programming).</span>
<span class="cm">		 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ata_id_has_dma</span><span class="p">(</span><span class="n">id</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">id</span><span class="p">[</span><span class="n">ATA_ID_MWDMA_MODES</span><span class="p">]</span> <span class="o">|=</span> <span class="mh">0x0101</span><span class="p">;</span>
			<span class="n">drive</span><span class="o">-&gt;</span><span class="n">current_speed</span> <span class="o">=</span> <span class="n">XFER_MW_DMA_0</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">ide_dma_ops</span> <span class="n">it821x_pass_through_dma_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">dma_host_set</span>		<span class="o">=</span> <span class="n">ide_dma_host_set</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dma_setup</span>		<span class="o">=</span> <span class="n">ide_dma_setup</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dma_start</span>		<span class="o">=</span> <span class="n">it821x_dma_start</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dma_end</span>		<span class="o">=</span> <span class="n">it821x_dma_end</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dma_test_irq</span>		<span class="o">=</span> <span class="n">ide_dma_test_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dma_lost_irq</span>		<span class="o">=</span> <span class="n">ide_dma_lost_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dma_timer_expiry</span>	<span class="o">=</span> <span class="n">ide_dma_sff_timer_expiry</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dma_sff_read_status</span>	<span class="o">=</span> <span class="n">ide_dma_sff_read_status</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/**</span>
<span class="cm"> *	init_hwif_it821x	-	set up hwif structs</span>
<span class="cm"> *	@hwif: interface to set up</span>
<span class="cm"> *</span>
<span class="cm"> *	We do the basic set up of the interface structure. The IT8212</span>
<span class="cm"> *	requires several custom handlers so we override the default</span>
<span class="cm"> *	ide DMA handlers appropriately</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__devinit</span> <span class="nf">init_hwif_it821x</span><span class="p">(</span><span class="n">ide_hwif_t</span> <span class="o">*</span><span class="n">hwif</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">to_pci_dev</span><span class="p">(</span><span class="n">hwif</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">ide_host</span> <span class="o">*</span><span class="n">host</span> <span class="o">=</span> <span class="n">pci_get_drvdata</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">it821x_dev</span> <span class="o">*</span><span class="n">itdevs</span> <span class="o">=</span> <span class="n">host</span><span class="o">-&gt;</span><span class="n">host_priv</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">it821x_dev</span> <span class="o">*</span><span class="n">idev</span> <span class="o">=</span> <span class="n">itdevs</span> <span class="o">+</span> <span class="n">hwif</span><span class="o">-&gt;</span><span class="n">channel</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">conf</span><span class="p">;</span>

	<span class="n">ide_set_hwifdata</span><span class="p">(</span><span class="n">hwif</span><span class="p">,</span> <span class="n">idev</span><span class="p">);</span>

	<span class="n">pci_read_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x50</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">conf</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">conf</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">idev</span><span class="o">-&gt;</span><span class="n">smart</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">hwif</span><span class="o">-&gt;</span><span class="n">host_flags</span> <span class="o">|=</span> <span class="n">IDE_HFLAG_NO_ATAPI_DMA</span><span class="p">;</span>
		<span class="cm">/* Long I/O&#39;s although allowed in LBA48 space cause the</span>
<span class="cm">		   onboard firmware to enter the twighlight zone */</span>
		<span class="n">hwif</span><span class="o">-&gt;</span><span class="n">rqsize</span> <span class="o">=</span> <span class="mi">256</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Pull the current clocks from 0x50 also */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">conf</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">+</span> <span class="n">hwif</span><span class="o">-&gt;</span><span class="n">channel</span><span class="p">)))</span>
		<span class="n">idev</span><span class="o">-&gt;</span><span class="n">clock_mode</span> <span class="o">=</span> <span class="n">ATA_50</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">idev</span><span class="o">-&gt;</span><span class="n">clock_mode</span> <span class="o">=</span> <span class="n">ATA_66</span><span class="p">;</span>

	<span class="n">idev</span><span class="o">-&gt;</span><span class="n">want</span><span class="p">[</span><span class="mi">0</span><span class="p">][</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">ATA_ANY</span><span class="p">;</span>
	<span class="n">idev</span><span class="o">-&gt;</span><span class="n">want</span><span class="p">[</span><span class="mi">1</span><span class="p">][</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">ATA_ANY</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 *	Not in the docs but according to the reference driver</span>
<span class="cm">	 *	this is necessary.</span>
<span class="cm">	 */</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">revision</span> <span class="o">==</span> <span class="mh">0x10</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">idev</span><span class="o">-&gt;</span><span class="n">timing10</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">hwif</span><span class="o">-&gt;</span><span class="n">host_flags</span> <span class="o">|=</span> <span class="n">IDE_HFLAG_NO_ATAPI_DMA</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">idev</span><span class="o">-&gt;</span><span class="n">smart</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_WARNING</span> <span class="n">DRV_NAME</span> <span class="s">&quot; %s: revision 0x10, &quot;</span>
				<span class="s">&quot;workarounds activated</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">pci_name</span><span class="p">(</span><span class="n">dev</span><span class="p">));</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">idev</span><span class="o">-&gt;</span><span class="n">smart</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* MWDMA/PIO clock switching for pass through mode */</span>
		<span class="n">hwif</span><span class="o">-&gt;</span><span class="n">dma_ops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">it821x_pass_through_dma_ops</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span>
		<span class="n">hwif</span><span class="o">-&gt;</span><span class="n">host_flags</span> <span class="o">|=</span> <span class="n">IDE_HFLAG_NO_SET_MODE</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">hwif</span><span class="o">-&gt;</span><span class="n">dma_base</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">hwif</span><span class="o">-&gt;</span><span class="n">ultra_mask</span> <span class="o">=</span> <span class="n">ATA_UDMA6</span><span class="p">;</span>
	<span class="n">hwif</span><span class="o">-&gt;</span><span class="n">mwdma_mask</span> <span class="o">=</span> <span class="n">ATA_MWDMA2</span><span class="p">;</span>

	<span class="cm">/* Vortex86SX quirk: prevent Ultra-DMA mode to fix BadCRC issue */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">idev</span><span class="o">-&gt;</span><span class="n">quirks</span> <span class="o">&amp;</span> <span class="n">QUIRK_VORTEX86</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">revision</span> <span class="o">==</span> <span class="mh">0x11</span><span class="p">)</span>
			<span class="n">hwif</span><span class="o">-&gt;</span><span class="n">ultra_mask</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">it8212_disable_raid</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* Reset local CPU, and set BIOS not ready */</span>
	<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x5E</span><span class="p">,</span> <span class="mh">0x01</span><span class="p">);</span>

	<span class="cm">/* Set to bypass mode, and reset PCI bus */</span>
	<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x50</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">);</span>
	<span class="n">pci_write_config_word</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">PCI_COMMAND</span><span class="p">,</span>
			      <span class="n">PCI_COMMAND_PARITY</span> <span class="o">|</span> <span class="n">PCI_COMMAND_IO</span> <span class="o">|</span>
			      <span class="n">PCI_COMMAND_MEMORY</span> <span class="o">|</span> <span class="n">PCI_COMMAND_MASTER</span><span class="p">);</span>
	<span class="n">pci_write_config_word</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x40</span><span class="p">,</span> <span class="mh">0xA0F3</span><span class="p">);</span>

	<span class="n">pci_write_config_dword</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span><span class="mh">0x4C</span><span class="p">,</span> <span class="mh">0x02040204</span><span class="p">);</span>
	<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x42</span><span class="p">,</span> <span class="mh">0x36</span><span class="p">);</span>
	<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">PCI_LATENCY_TIMER</span><span class="p">,</span> <span class="mh">0x20</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">init_chipset_it821x</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">conf</span><span class="p">;</span>
	<span class="k">static</span> <span class="kt">char</span> <span class="o">*</span><span class="n">mode</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;pass through&quot;</span><span class="p">,</span> <span class="s">&quot;smart&quot;</span> <span class="p">};</span>

	<span class="cm">/* Force the card into bypass mode if so requested */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">it8212_noraid</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="n">DRV_NAME</span> <span class="s">&quot; %s: forcing bypass mode</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">pci_name</span><span class="p">(</span><span class="n">dev</span><span class="p">));</span>
		<span class="n">it8212_disable_raid</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">pci_read_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x50</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">conf</span><span class="p">);</span>
	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="n">DRV_NAME</span> <span class="s">&quot; %s: controller in %s mode</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">pci_name</span><span class="p">(</span><span class="n">dev</span><span class="p">),</span> <span class="n">mode</span><span class="p">[</span><span class="n">conf</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">]);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">ide_port_ops</span> <span class="n">it821x_port_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/* it821x_set_{pio,dma}_mode() are only used in pass-through mode */</span>
	<span class="p">.</span><span class="n">set_pio_mode</span>		<span class="o">=</span> <span class="n">it821x_set_pio_mode</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_dma_mode</span>		<span class="o">=</span> <span class="n">it821x_set_dma_mode</span><span class="p">,</span>
	<span class="p">.</span><span class="n">quirkproc</span>		<span class="o">=</span> <span class="n">it821x_quirkproc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cable_detect</span>		<span class="o">=</span> <span class="n">it821x_cable_detect</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">ide_port_info</span> <span class="n">it821x_chipset</span> <span class="n">__devinitdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="n">DRV_NAME</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init_chipset</span>	<span class="o">=</span> <span class="n">init_chipset_it821x</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init_hwif</span>	<span class="o">=</span> <span class="n">init_hwif_it821x</span><span class="p">,</span>
	<span class="p">.</span><span class="n">port_ops</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">it821x_port_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pio_mask</span>	<span class="o">=</span> <span class="n">ATA_PIO4</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/**</span>
<span class="cm"> *	it821x_init_one	-	pci layer discovery entry</span>
<span class="cm"> *	@dev: PCI device</span>
<span class="cm"> *	@id: ident table entry</span>
<span class="cm"> *</span>
<span class="cm"> *	Called by the PCI code when it finds an ITE821x controller.</span>
<span class="cm"> *	We then use the IDE PCI generic helper to do most of the work.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__devinit</span> <span class="nf">it821x_init_one</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">pci_device_id</span> <span class="o">*</span><span class="n">id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">it821x_dev</span> <span class="o">*</span><span class="n">itdevs</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">rc</span><span class="p">;</span>

	<span class="n">itdevs</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="mi">2</span> <span class="o">*</span> <span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">itdevs</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">itdevs</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="n">DRV_NAME</span> <span class="s">&quot; %s: out of memory</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">pci_name</span><span class="p">(</span><span class="n">dev</span><span class="p">));</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">itdevs</span><span class="o">-&gt;</span><span class="n">quirks</span> <span class="o">=</span> <span class="n">id</span><span class="o">-&gt;</span><span class="n">driver_data</span><span class="p">;</span>

	<span class="n">rc</span> <span class="o">=</span> <span class="n">ide_pci_init_one</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">it821x_chipset</span><span class="p">,</span> <span class="n">itdevs</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rc</span><span class="p">)</span>
		<span class="n">kfree</span><span class="p">(</span><span class="n">itdevs</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">rc</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__devexit</span> <span class="nf">it821x_remove</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ide_host</span> <span class="o">*</span><span class="n">host</span> <span class="o">=</span> <span class="n">pci_get_drvdata</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">it821x_dev</span> <span class="o">*</span><span class="n">itdevs</span> <span class="o">=</span> <span class="n">host</span><span class="o">-&gt;</span><span class="n">host_priv</span><span class="p">;</span>

	<span class="n">ide_pci_remove</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">itdevs</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">pci_device_id</span> <span class="n">it821x_pci_tbl</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">ITE</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_ITE_8211</span><span class="p">),</span> <span class="mi">0</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">ITE</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_ITE_8212</span><span class="p">),</span> <span class="mi">0</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">RDC</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_RDC_D1010</span><span class="p">),</span> <span class="n">QUIRK_VORTEX86</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="p">},</span>
<span class="p">};</span>

<span class="n">MODULE_DEVICE_TABLE</span><span class="p">(</span><span class="n">pci</span><span class="p">,</span> <span class="n">it821x_pci_tbl</span><span class="p">);</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pci_driver</span> <span class="n">it821x_pci_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;ITE821x IDE&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id_table</span>	<span class="o">=</span> <span class="n">it821x_pci_tbl</span><span class="p">,</span>
	<span class="p">.</span><span class="n">probe</span>		<span class="o">=</span> <span class="n">it821x_init_one</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove</span>		<span class="o">=</span> <span class="n">__devexit_p</span><span class="p">(</span><span class="n">it821x_remove</span><span class="p">),</span>
	<span class="p">.</span><span class="n">suspend</span>	<span class="o">=</span> <span class="n">ide_pci_suspend</span><span class="p">,</span>
	<span class="p">.</span><span class="n">resume</span>		<span class="o">=</span> <span class="n">ide_pci_resume</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">it821x_ide_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">ide_pci_register_driver</span><span class="p">(</span><span class="o">&amp;</span><span class="n">it821x_pci_driver</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__exit</span> <span class="nf">it821x_ide_exit</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">pci_unregister_driver</span><span class="p">(</span><span class="o">&amp;</span><span class="n">it821x_pci_driver</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">module_init</span><span class="p">(</span><span class="n">it821x_ide_init</span><span class="p">);</span>
<span class="n">module_exit</span><span class="p">(</span><span class="n">it821x_ide_exit</span><span class="p">);</span>

<span class="n">module_param_named</span><span class="p">(</span><span class="n">noraid</span><span class="p">,</span> <span class="n">it8212_noraid</span><span class="p">,</span> <span class="kt">int</span><span class="p">,</span> <span class="n">S_IRUGO</span><span class="p">);</span>
<span class="n">MODULE_PARM_DESC</span><span class="p">(</span><span class="n">noraid</span><span class="p">,</span> <span class="s">&quot;Force card into bypass mode&quot;</span><span class="p">);</span>

<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;Alan Cox&quot;</span><span class="p">);</span>
<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;PCI driver module for the ITE 821x&quot;</span><span class="p">);</span>
<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL&quot;</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
