{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715919773803 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715919773810 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 17 16:22:52 2024 " "Processing started: Fri May 17 16:22:52 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715919773810 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919773810 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off recop -c recop " "Command: quartus_map --read_settings_files=on --write_settings_files=off recop -c recop" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919773810 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1715919774538 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1715919774538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recop.bdf 1 1 " "Found 1 design units, including 1 entities, in source file recop.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 recop " "Found entity 1: recop" {  } { { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715919782658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919782658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-behavioral " "Found design unit 1: control_unit-behavioral" {  } { { "control_unit.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/control_unit.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715919783072 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/control_unit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715919783072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919783072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "various_constants.vhd 1 0 " "Found 1 design units, including 0 entities, in source file various_constants.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 various_constants " "Found design unit 1: various_constants" {  } { { "various_constants.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/various_constants.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715919783078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919783078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registers-beh " "Found design unit 1: registers-beh" {  } { { "registers.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/registers.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715919783085 ""} { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "registers.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/registers.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715919783085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919783085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerfile-SYN " "Found design unit 1: registerfile-SYN" {  } { { "registerfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/registerfile.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715919783091 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerfile " "Found entity 1: registerfile" {  } { { "registerfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/registerfile.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715919783091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919783091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-beh " "Found design unit 1: regfile-beh" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715919783097 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715919783097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919783097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recop_types.vhd 1 0 " "Found 1 design units, including 0 entities, in source file recop_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 recop_types " "Found design unit 1: recop_types" {  } { { "recop_types.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop_types.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715919783104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919783104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recop_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file recop_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 recop_pll-SYN " "Found design unit 1: recop_pll-SYN" {  } { { "recop_pll.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop_pll.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715919783111 ""} { "Info" "ISGN_ENTITY_NAME" "1 recop_pll " "Found entity 1: recop_pll" {  } { { "recop_pll.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop_pll.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715919783111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919783111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prog_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prog_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prog_mem-SYN " "Found design unit 1: prog_mem-SYN" {  } { { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715919783116 ""} { "Info" "ISGN_ENTITY_NAME" "1 prog_mem " "Found entity 1: prog_mem" {  } { { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715919783116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919783116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "pll.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/pll.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715919783124 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715919783124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919783124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opcodes.vhd 1 0 " "Found 1 design units, including 0 entities, in source file opcodes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 opcodes " "Found design unit 1: opcodes" {  } { { "opcodes.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/opcodes.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715919783130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919783130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_model.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_model.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-beh " "Found design unit 1: memory-beh" {  } { { "memory_model.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/memory_model.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715919783137 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory_model.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/memory_model.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715919783137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919783137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_arbiter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_arbiter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_arbiter-behaviour " "Found design unit 1: memory_arbiter-behaviour" {  } { { "memory_arbiter.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/memory_arbiter.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715919783143 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_arbiter " "Found entity 1: memory_arbiter" {  } { { "memory_arbiter.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/memory_arbiter.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715919783143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919783143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_mem-SYN " "Found design unit 1: data_mem-SYN" {  } { { "data_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/data_mem.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715919783150 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "data_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/data_mem.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715919783150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919783150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-combined " "Found design unit 1: alu-combined" {  } { { "ALU.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/ALU.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715919783156 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "ALU.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/ALU.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715919783156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919783156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file program_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 program_counter-pc " "Found design unit 1: program_counter-pc" {  } { { "program_counter.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/program_counter.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715919783162 ""} { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/program_counter.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715919783162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919783162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_reg-behaviour " "Found design unit 1: instruction_reg-behaviour" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715919783168 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_reg " "Found entity 1: instruction_reg" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715919783168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919783168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.bdf 1 1 " "Found 1 design units, including 1 entities, in source file datapath.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/datapath.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715919783173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919783173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.bdf 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 topLevel " "Found entity 1: topLevel" {  } { { "topLevel.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/topLevel.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715919783178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919783178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dataaddrmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dataaddrmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dataAddrMux-behaviour " "Found design unit 1: dataAddrMux-behaviour" {  } { { "dataAddrMux.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/dataAddrMux.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715919783185 ""} { "Info" "ISGN_ENTITY_NAME" "1 dataAddrMux " "Found entity 1: dataAddrMux" {  } { { "dataAddrMux.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/dataAddrMux.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715919783185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919783185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.vhd 0 0 " "Found 0 design units, including 0 entities, in source file toplevel.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919783190 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "recop " "Elaborating entity \"recop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1715919783443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:inst7 " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:inst7\"" {  } { { "recop.bdf" "inst7" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -208 2248 2496 96 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715919783447 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dm_wr control_unit.vhd(30) " "VHDL Signal Declaration warning at control_unit.vhd(30): used implicit default value for signal \"dm_wr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "control_unit.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/control_unit.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1715919783448 "|recop|control_unit:inst7"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rf_init control_unit.vhd(33) " "VHDL Signal Declaration warning at control_unit.vhd(33): used implicit default value for signal \"rf_init\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "control_unit.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/control_unit.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1715919783448 "|recop|control_unit:inst7"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "z control_unit.vhd(34) " "VHDL Signal Declaration warning at control_unit.vhd(34): used implicit default value for signal \"z\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "control_unit.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/control_unit.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1715919783448 "|recop|control_unit:inst7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nextState control_unit.vhd(392) " "VHDL Process Statement warning at control_unit.vhd(392): signal \"nextState\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/control_unit.vhd" 392 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1715919783450 "|recop|control_unit:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_reg instruction_reg:inst2 " "Elaborating entity \"instruction_reg\" for hierarchy \"instruction_reg:inst2\"" {  } { { "recop.bdf" "inst2" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 136 1832 2080 280 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715919783476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prog_mem prog_mem:inst10 " "Elaborating entity \"prog_mem\" for hierarchy \"prog_mem:inst10\"" {  } { { "recop.bdf" "inst10" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 152 1464 1648 232 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715919783481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram prog_mem:inst10\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"prog_mem:inst10\|altsyncram:altsyncram_component\"" {  } { { "prog_mem.vhd" "altsyncram_component" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715919783557 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "prog_mem:inst10\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"prog_mem:inst10\|altsyncram:altsyncram_component\"" {  } { { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715919783558 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "prog_mem:inst10\|altsyncram:altsyncram_component " "Instantiated megafunction \"prog_mem:inst10\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715919783559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715919783559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file assembler/output.mif " "Parameter \"init_file\" = \"assembler/output.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715919783559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715919783559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715919783559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715919783559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715919783559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715919783559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715919783559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715919783559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715919783559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715919783559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715919783559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715919783559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715919783559 ""}  } { { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715919783559 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M4K blocks -- using available memory blocks" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 5179 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919783644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dti1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dti1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dti1 " "Found entity 1: altsyncram_dti1" {  } { { "db/altsyncram_dti1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715919783646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919783646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dti1 prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated " "Elaborating entity \"altsyncram_dti1\" for hierarchy \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715919783648 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "1017 1024 0 1 1 " "1017 out of 1024 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "7 1023 " "Addresses ranging from 7 to 1023 are not initialized" {  } { { "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/assembler/output.mif" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/assembler/output.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1715919783659 ""}  } { { "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/assembler/output.mif" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/assembler/output.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1715919783659 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32768 1024 C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/assembler/output.mif " "Memory depth (32768) in the design file differs from memory depth (1024) in the Memory Initialization File \"C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/assembler/output.mif\" -- setting initial value for remaining addresses to 0" {  } { { "prog_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd" 87 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1715919783660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_61a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_61a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_61a " "Found entity 1: decode_61a" {  } { { "db/decode_61a.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/decode_61a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715919784206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_61a prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|decode_61a:rden_decode " "Elaborating entity \"decode_61a\" for hierarchy \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|decode_61a:rden_decode\"" {  } { { "db/altsyncram_dti1.tdf" "rden_decode" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715919784207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ahb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ahb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ahb " "Found entity 1: mux_ahb" {  } { { "db/mux_ahb.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/mux_ahb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715919784264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ahb prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|mux_ahb:mux2 " "Elaborating entity \"mux_ahb\" for hierarchy \"prog_mem:inst10\|altsyncram:altsyncram_component\|altsyncram_dti1:auto_generated\|mux_ahb:mux2\"" {  } { { "db/altsyncram_dti1.tdf" "mux2" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715919784267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter program_counter:inst " "Elaborating entity \"program_counter\" for hierarchy \"program_counter:inst\"" {  } { { "recop.bdf" "inst" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 168 784 1032 376 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715919784561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:inst9 " "Elaborating entity \"alu\" for hierarchy \"alu:inst9\"" {  } { { "recop.bdf" "inst9" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 216 2640 2872 424 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715919784567 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rz ALU.vhd(50) " "VHDL Process Statement warning at ALU.vhd(50): signal \"rz\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/ALU.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1715919784567 "|recop|alu:inst9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_operand ALU.vhd(65) " "VHDL Process Statement warning at ALU.vhd(65): signal \"ir_operand\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/ALU.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1715919784568 "|recop|alu:inst9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result ALU.vhd(98) " "VHDL Process Statement warning at ALU.vhd(98): signal \"result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/ALU.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1715919784569 "|recop|alu:inst9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset ALU.vhd(105) " "VHDL Process Statement warning at ALU.vhd(105): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/ALU.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1715919784569 "|recop|alu:inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:inst3 " "Elaborating entity \"regfile\" for hierarchy \"regfile:inst3\"" {  } { { "recop.bdf" "inst3" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 216 2176 2376 520 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715919784582 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regs regfile.vhd(71) " "VHDL Process Statement warning at regfile.vhd(71): signal \"regs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1715919784584 "|recop|regfile:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_data regfile.vhd(73) " "VHDL Process Statement warning at regfile.vhd(73): signal \"mem_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1715919784584 "|recop|regfile:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regs regfile.vhd(75) " "VHDL Process Statement warning at regfile.vhd(75): signal \"regs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1715919784584 "|recop|regfile:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ld_r regfile.vhd(90) " "VHDL Process Statement warning at regfile.vhd(90): signal \"ld_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1715919784585 "|recop|regfile:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_input_z regfile.vhd(91) " "VHDL Process Statement warning at regfile.vhd(91): signal \"data_input_z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1715919784585 "|recop|regfile:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sel_z regfile.vhd(91) " "VHDL Process Statement warning at regfile.vhd(91): signal \"sel_z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1715919784585 "|recop|regfile:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dprr_wren regfile.vhd(92) " "VHDL Process Statement warning at regfile.vhd(92): signal \"dprr_wren\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1715919784585 "|recop|regfile:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dprr_res regfile.vhd(93) " "VHDL Process Statement warning at regfile.vhd(93): signal \"dprr_res\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1715919784585 "|recop|regfile:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regs regfile.vhd(95) " "VHDL Process Statement warning at regfile.vhd(95): signal \"regs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1715919784586 "|recop|regfile:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sel_z regfile.vhd(95) " "VHDL Process Statement warning at regfile.vhd(95): signal \"sel_z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1715919784586 "|recop|regfile:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "regs regfile.vhd(83) " "VHDL Process Statement warning at regfile.vhd(83): inferring latch(es) for signal or variable \"regs\", which holds its previous value in one or more paths through the process" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1715919784588 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[0\]\[0\] regfile.vhd(83) " "Inferred latch for \"regs\[0\]\[0\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784594 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[0\]\[1\] regfile.vhd(83) " "Inferred latch for \"regs\[0\]\[1\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784594 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[0\]\[2\] regfile.vhd(83) " "Inferred latch for \"regs\[0\]\[2\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784595 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[0\]\[3\] regfile.vhd(83) " "Inferred latch for \"regs\[0\]\[3\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784595 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[0\]\[4\] regfile.vhd(83) " "Inferred latch for \"regs\[0\]\[4\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784595 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[0\]\[5\] regfile.vhd(83) " "Inferred latch for \"regs\[0\]\[5\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784595 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[0\]\[6\] regfile.vhd(83) " "Inferred latch for \"regs\[0\]\[6\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784595 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[0\]\[7\] regfile.vhd(83) " "Inferred latch for \"regs\[0\]\[7\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784595 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[0\]\[8\] regfile.vhd(83) " "Inferred latch for \"regs\[0\]\[8\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784595 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[0\]\[9\] regfile.vhd(83) " "Inferred latch for \"regs\[0\]\[9\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784595 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[0\]\[10\] regfile.vhd(83) " "Inferred latch for \"regs\[0\]\[10\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784595 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[0\]\[11\] regfile.vhd(83) " "Inferred latch for \"regs\[0\]\[11\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784595 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[0\]\[12\] regfile.vhd(83) " "Inferred latch for \"regs\[0\]\[12\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784595 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[0\]\[13\] regfile.vhd(83) " "Inferred latch for \"regs\[0\]\[13\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784595 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[0\]\[14\] regfile.vhd(83) " "Inferred latch for \"regs\[0\]\[14\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784595 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[0\]\[15\] regfile.vhd(83) " "Inferred latch for \"regs\[0\]\[15\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784596 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[1\]\[0\] regfile.vhd(83) " "Inferred latch for \"regs\[1\]\[0\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784596 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[1\]\[1\] regfile.vhd(83) " "Inferred latch for \"regs\[1\]\[1\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784596 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[1\]\[2\] regfile.vhd(83) " "Inferred latch for \"regs\[1\]\[2\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784596 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[1\]\[3\] regfile.vhd(83) " "Inferred latch for \"regs\[1\]\[3\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784596 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[1\]\[4\] regfile.vhd(83) " "Inferred latch for \"regs\[1\]\[4\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784596 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[1\]\[5\] regfile.vhd(83) " "Inferred latch for \"regs\[1\]\[5\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784596 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[1\]\[6\] regfile.vhd(83) " "Inferred latch for \"regs\[1\]\[6\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784596 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[1\]\[7\] regfile.vhd(83) " "Inferred latch for \"regs\[1\]\[7\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784596 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[1\]\[8\] regfile.vhd(83) " "Inferred latch for \"regs\[1\]\[8\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784596 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[1\]\[9\] regfile.vhd(83) " "Inferred latch for \"regs\[1\]\[9\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784596 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[1\]\[10\] regfile.vhd(83) " "Inferred latch for \"regs\[1\]\[10\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784596 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[1\]\[11\] regfile.vhd(83) " "Inferred latch for \"regs\[1\]\[11\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784596 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[1\]\[12\] regfile.vhd(83) " "Inferred latch for \"regs\[1\]\[12\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784596 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[1\]\[13\] regfile.vhd(83) " "Inferred latch for \"regs\[1\]\[13\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784597 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[1\]\[14\] regfile.vhd(83) " "Inferred latch for \"regs\[1\]\[14\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784597 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[1\]\[15\] regfile.vhd(83) " "Inferred latch for \"regs\[1\]\[15\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784597 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[2\]\[0\] regfile.vhd(83) " "Inferred latch for \"regs\[2\]\[0\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784597 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[2\]\[1\] regfile.vhd(83) " "Inferred latch for \"regs\[2\]\[1\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784597 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[2\]\[2\] regfile.vhd(83) " "Inferred latch for \"regs\[2\]\[2\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784597 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[2\]\[3\] regfile.vhd(83) " "Inferred latch for \"regs\[2\]\[3\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784597 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[2\]\[4\] regfile.vhd(83) " "Inferred latch for \"regs\[2\]\[4\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784597 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[2\]\[5\] regfile.vhd(83) " "Inferred latch for \"regs\[2\]\[5\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784597 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[2\]\[6\] regfile.vhd(83) " "Inferred latch for \"regs\[2\]\[6\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784597 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[2\]\[7\] regfile.vhd(83) " "Inferred latch for \"regs\[2\]\[7\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784597 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[2\]\[8\] regfile.vhd(83) " "Inferred latch for \"regs\[2\]\[8\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784597 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[2\]\[9\] regfile.vhd(83) " "Inferred latch for \"regs\[2\]\[9\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784597 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[2\]\[10\] regfile.vhd(83) " "Inferred latch for \"regs\[2\]\[10\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784598 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[2\]\[11\] regfile.vhd(83) " "Inferred latch for \"regs\[2\]\[11\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784598 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[2\]\[12\] regfile.vhd(83) " "Inferred latch for \"regs\[2\]\[12\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784598 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[2\]\[13\] regfile.vhd(83) " "Inferred latch for \"regs\[2\]\[13\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784598 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[2\]\[14\] regfile.vhd(83) " "Inferred latch for \"regs\[2\]\[14\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784598 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[2\]\[15\] regfile.vhd(83) " "Inferred latch for \"regs\[2\]\[15\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784598 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[3\]\[0\] regfile.vhd(83) " "Inferred latch for \"regs\[3\]\[0\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784598 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[3\]\[1\] regfile.vhd(83) " "Inferred latch for \"regs\[3\]\[1\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784598 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[3\]\[2\] regfile.vhd(83) " "Inferred latch for \"regs\[3\]\[2\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784598 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[3\]\[3\] regfile.vhd(83) " "Inferred latch for \"regs\[3\]\[3\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784598 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[3\]\[4\] regfile.vhd(83) " "Inferred latch for \"regs\[3\]\[4\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784598 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[3\]\[5\] regfile.vhd(83) " "Inferred latch for \"regs\[3\]\[5\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784598 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[3\]\[6\] regfile.vhd(83) " "Inferred latch for \"regs\[3\]\[6\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784598 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[3\]\[7\] regfile.vhd(83) " "Inferred latch for \"regs\[3\]\[7\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784598 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[3\]\[8\] regfile.vhd(83) " "Inferred latch for \"regs\[3\]\[8\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784599 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[3\]\[9\] regfile.vhd(83) " "Inferred latch for \"regs\[3\]\[9\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784599 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[3\]\[10\] regfile.vhd(83) " "Inferred latch for \"regs\[3\]\[10\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784599 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[3\]\[11\] regfile.vhd(83) " "Inferred latch for \"regs\[3\]\[11\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784599 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[3\]\[12\] regfile.vhd(83) " "Inferred latch for \"regs\[3\]\[12\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784599 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[3\]\[13\] regfile.vhd(83) " "Inferred latch for \"regs\[3\]\[13\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784599 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[3\]\[14\] regfile.vhd(83) " "Inferred latch for \"regs\[3\]\[14\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784599 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[3\]\[15\] regfile.vhd(83) " "Inferred latch for \"regs\[3\]\[15\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784599 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[4\]\[0\] regfile.vhd(83) " "Inferred latch for \"regs\[4\]\[0\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784599 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[4\]\[1\] regfile.vhd(83) " "Inferred latch for \"regs\[4\]\[1\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784599 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[4\]\[2\] regfile.vhd(83) " "Inferred latch for \"regs\[4\]\[2\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784599 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[4\]\[3\] regfile.vhd(83) " "Inferred latch for \"regs\[4\]\[3\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784599 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[4\]\[4\] regfile.vhd(83) " "Inferred latch for \"regs\[4\]\[4\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784599 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[4\]\[5\] regfile.vhd(83) " "Inferred latch for \"regs\[4\]\[5\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784600 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[4\]\[6\] regfile.vhd(83) " "Inferred latch for \"regs\[4\]\[6\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784600 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[4\]\[7\] regfile.vhd(83) " "Inferred latch for \"regs\[4\]\[7\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784600 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[4\]\[8\] regfile.vhd(83) " "Inferred latch for \"regs\[4\]\[8\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784600 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[4\]\[9\] regfile.vhd(83) " "Inferred latch for \"regs\[4\]\[9\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784600 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[4\]\[10\] regfile.vhd(83) " "Inferred latch for \"regs\[4\]\[10\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784600 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[4\]\[11\] regfile.vhd(83) " "Inferred latch for \"regs\[4\]\[11\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784600 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[4\]\[12\] regfile.vhd(83) " "Inferred latch for \"regs\[4\]\[12\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784600 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[4\]\[13\] regfile.vhd(83) " "Inferred latch for \"regs\[4\]\[13\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784600 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[4\]\[14\] regfile.vhd(83) " "Inferred latch for \"regs\[4\]\[14\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784600 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[4\]\[15\] regfile.vhd(83) " "Inferred latch for \"regs\[4\]\[15\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784600 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[5\]\[0\] regfile.vhd(83) " "Inferred latch for \"regs\[5\]\[0\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784600 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[5\]\[1\] regfile.vhd(83) " "Inferred latch for \"regs\[5\]\[1\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784600 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[5\]\[2\] regfile.vhd(83) " "Inferred latch for \"regs\[5\]\[2\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784601 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[5\]\[3\] regfile.vhd(83) " "Inferred latch for \"regs\[5\]\[3\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784601 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[5\]\[4\] regfile.vhd(83) " "Inferred latch for \"regs\[5\]\[4\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784601 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[5\]\[5\] regfile.vhd(83) " "Inferred latch for \"regs\[5\]\[5\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784601 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[5\]\[6\] regfile.vhd(83) " "Inferred latch for \"regs\[5\]\[6\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784601 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[5\]\[7\] regfile.vhd(83) " "Inferred latch for \"regs\[5\]\[7\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784601 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[5\]\[8\] regfile.vhd(83) " "Inferred latch for \"regs\[5\]\[8\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784601 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[5\]\[9\] regfile.vhd(83) " "Inferred latch for \"regs\[5\]\[9\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784601 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[5\]\[10\] regfile.vhd(83) " "Inferred latch for \"regs\[5\]\[10\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784601 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[5\]\[11\] regfile.vhd(83) " "Inferred latch for \"regs\[5\]\[11\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784601 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[5\]\[12\] regfile.vhd(83) " "Inferred latch for \"regs\[5\]\[12\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784601 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[5\]\[13\] regfile.vhd(83) " "Inferred latch for \"regs\[5\]\[13\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784601 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[5\]\[14\] regfile.vhd(83) " "Inferred latch for \"regs\[5\]\[14\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784601 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[5\]\[15\] regfile.vhd(83) " "Inferred latch for \"regs\[5\]\[15\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784602 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[6\]\[0\] regfile.vhd(83) " "Inferred latch for \"regs\[6\]\[0\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784602 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[6\]\[1\] regfile.vhd(83) " "Inferred latch for \"regs\[6\]\[1\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784602 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[6\]\[2\] regfile.vhd(83) " "Inferred latch for \"regs\[6\]\[2\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784602 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[6\]\[3\] regfile.vhd(83) " "Inferred latch for \"regs\[6\]\[3\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784602 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[6\]\[4\] regfile.vhd(83) " "Inferred latch for \"regs\[6\]\[4\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784602 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[6\]\[5\] regfile.vhd(83) " "Inferred latch for \"regs\[6\]\[5\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784602 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[6\]\[6\] regfile.vhd(83) " "Inferred latch for \"regs\[6\]\[6\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784602 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[6\]\[7\] regfile.vhd(83) " "Inferred latch for \"regs\[6\]\[7\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784602 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[6\]\[8\] regfile.vhd(83) " "Inferred latch for \"regs\[6\]\[8\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784602 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[6\]\[9\] regfile.vhd(83) " "Inferred latch for \"regs\[6\]\[9\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784602 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[6\]\[10\] regfile.vhd(83) " "Inferred latch for \"regs\[6\]\[10\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784602 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[6\]\[11\] regfile.vhd(83) " "Inferred latch for \"regs\[6\]\[11\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784602 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[6\]\[12\] regfile.vhd(83) " "Inferred latch for \"regs\[6\]\[12\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784602 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[6\]\[13\] regfile.vhd(83) " "Inferred latch for \"regs\[6\]\[13\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784602 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[6\]\[14\] regfile.vhd(83) " "Inferred latch for \"regs\[6\]\[14\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784602 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[6\]\[15\] regfile.vhd(83) " "Inferred latch for \"regs\[6\]\[15\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784602 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[7\]\[0\] regfile.vhd(83) " "Inferred latch for \"regs\[7\]\[0\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784602 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[7\]\[1\] regfile.vhd(83) " "Inferred latch for \"regs\[7\]\[1\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784602 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[7\]\[2\] regfile.vhd(83) " "Inferred latch for \"regs\[7\]\[2\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784602 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[7\]\[3\] regfile.vhd(83) " "Inferred latch for \"regs\[7\]\[3\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784602 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[7\]\[4\] regfile.vhd(83) " "Inferred latch for \"regs\[7\]\[4\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784602 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[7\]\[5\] regfile.vhd(83) " "Inferred latch for \"regs\[7\]\[5\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784602 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[7\]\[6\] regfile.vhd(83) " "Inferred latch for \"regs\[7\]\[6\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784602 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[7\]\[7\] regfile.vhd(83) " "Inferred latch for \"regs\[7\]\[7\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784602 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[7\]\[8\] regfile.vhd(83) " "Inferred latch for \"regs\[7\]\[8\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784602 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[7\]\[9\] regfile.vhd(83) " "Inferred latch for \"regs\[7\]\[9\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784603 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[7\]\[10\] regfile.vhd(83) " "Inferred latch for \"regs\[7\]\[10\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784603 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[7\]\[11\] regfile.vhd(83) " "Inferred latch for \"regs\[7\]\[11\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784603 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[7\]\[12\] regfile.vhd(83) " "Inferred latch for \"regs\[7\]\[12\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784603 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[7\]\[13\] regfile.vhd(83) " "Inferred latch for \"regs\[7\]\[13\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784603 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[7\]\[14\] regfile.vhd(83) " "Inferred latch for \"regs\[7\]\[14\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784603 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[7\]\[15\] regfile.vhd(83) " "Inferred latch for \"regs\[7\]\[15\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784603 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[8\]\[0\] regfile.vhd(83) " "Inferred latch for \"regs\[8\]\[0\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784603 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[8\]\[1\] regfile.vhd(83) " "Inferred latch for \"regs\[8\]\[1\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784603 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[8\]\[2\] regfile.vhd(83) " "Inferred latch for \"regs\[8\]\[2\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784603 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[8\]\[3\] regfile.vhd(83) " "Inferred latch for \"regs\[8\]\[3\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784603 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[8\]\[4\] regfile.vhd(83) " "Inferred latch for \"regs\[8\]\[4\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784603 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[8\]\[5\] regfile.vhd(83) " "Inferred latch for \"regs\[8\]\[5\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784603 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[8\]\[6\] regfile.vhd(83) " "Inferred latch for \"regs\[8\]\[6\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784604 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[8\]\[7\] regfile.vhd(83) " "Inferred latch for \"regs\[8\]\[7\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784604 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[8\]\[8\] regfile.vhd(83) " "Inferred latch for \"regs\[8\]\[8\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784604 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[8\]\[9\] regfile.vhd(83) " "Inferred latch for \"regs\[8\]\[9\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784604 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[8\]\[10\] regfile.vhd(83) " "Inferred latch for \"regs\[8\]\[10\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784604 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[8\]\[11\] regfile.vhd(83) " "Inferred latch for \"regs\[8\]\[11\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784604 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[8\]\[12\] regfile.vhd(83) " "Inferred latch for \"regs\[8\]\[12\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784604 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[8\]\[13\] regfile.vhd(83) " "Inferred latch for \"regs\[8\]\[13\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784604 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[8\]\[14\] regfile.vhd(83) " "Inferred latch for \"regs\[8\]\[14\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784604 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[8\]\[15\] regfile.vhd(83) " "Inferred latch for \"regs\[8\]\[15\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784604 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[9\]\[0\] regfile.vhd(83) " "Inferred latch for \"regs\[9\]\[0\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784604 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[9\]\[1\] regfile.vhd(83) " "Inferred latch for \"regs\[9\]\[1\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784604 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[9\]\[2\] regfile.vhd(83) " "Inferred latch for \"regs\[9\]\[2\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784605 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[9\]\[3\] regfile.vhd(83) " "Inferred latch for \"regs\[9\]\[3\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784605 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[9\]\[4\] regfile.vhd(83) " "Inferred latch for \"regs\[9\]\[4\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784605 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[9\]\[5\] regfile.vhd(83) " "Inferred latch for \"regs\[9\]\[5\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784605 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[9\]\[6\] regfile.vhd(83) " "Inferred latch for \"regs\[9\]\[6\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784605 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[9\]\[7\] regfile.vhd(83) " "Inferred latch for \"regs\[9\]\[7\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784605 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[9\]\[8\] regfile.vhd(83) " "Inferred latch for \"regs\[9\]\[8\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784605 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[9\]\[9\] regfile.vhd(83) " "Inferred latch for \"regs\[9\]\[9\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784605 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[9\]\[10\] regfile.vhd(83) " "Inferred latch for \"regs\[9\]\[10\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784605 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[9\]\[11\] regfile.vhd(83) " "Inferred latch for \"regs\[9\]\[11\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784605 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[9\]\[12\] regfile.vhd(83) " "Inferred latch for \"regs\[9\]\[12\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784605 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[9\]\[13\] regfile.vhd(83) " "Inferred latch for \"regs\[9\]\[13\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784605 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[9\]\[14\] regfile.vhd(83) " "Inferred latch for \"regs\[9\]\[14\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784605 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[9\]\[15\] regfile.vhd(83) " "Inferred latch for \"regs\[9\]\[15\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784606 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[10\]\[0\] regfile.vhd(83) " "Inferred latch for \"regs\[10\]\[0\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784606 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[10\]\[1\] regfile.vhd(83) " "Inferred latch for \"regs\[10\]\[1\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784606 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[10\]\[2\] regfile.vhd(83) " "Inferred latch for \"regs\[10\]\[2\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784606 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[10\]\[3\] regfile.vhd(83) " "Inferred latch for \"regs\[10\]\[3\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784606 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[10\]\[4\] regfile.vhd(83) " "Inferred latch for \"regs\[10\]\[4\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784606 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[10\]\[5\] regfile.vhd(83) " "Inferred latch for \"regs\[10\]\[5\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784606 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[10\]\[6\] regfile.vhd(83) " "Inferred latch for \"regs\[10\]\[6\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784606 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[10\]\[7\] regfile.vhd(83) " "Inferred latch for \"regs\[10\]\[7\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784606 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[10\]\[8\] regfile.vhd(83) " "Inferred latch for \"regs\[10\]\[8\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784606 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[10\]\[9\] regfile.vhd(83) " "Inferred latch for \"regs\[10\]\[9\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784606 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[10\]\[10\] regfile.vhd(83) " "Inferred latch for \"regs\[10\]\[10\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784606 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[10\]\[11\] regfile.vhd(83) " "Inferred latch for \"regs\[10\]\[11\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784607 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[10\]\[12\] regfile.vhd(83) " "Inferred latch for \"regs\[10\]\[12\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784607 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[10\]\[13\] regfile.vhd(83) " "Inferred latch for \"regs\[10\]\[13\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784607 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[10\]\[14\] regfile.vhd(83) " "Inferred latch for \"regs\[10\]\[14\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784607 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[10\]\[15\] regfile.vhd(83) " "Inferred latch for \"regs\[10\]\[15\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784607 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[11\]\[0\] regfile.vhd(83) " "Inferred latch for \"regs\[11\]\[0\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784607 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[11\]\[1\] regfile.vhd(83) " "Inferred latch for \"regs\[11\]\[1\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784607 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[11\]\[2\] regfile.vhd(83) " "Inferred latch for \"regs\[11\]\[2\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784607 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[11\]\[3\] regfile.vhd(83) " "Inferred latch for \"regs\[11\]\[3\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784607 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[11\]\[4\] regfile.vhd(83) " "Inferred latch for \"regs\[11\]\[4\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784607 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[11\]\[5\] regfile.vhd(83) " "Inferred latch for \"regs\[11\]\[5\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784607 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[11\]\[6\] regfile.vhd(83) " "Inferred latch for \"regs\[11\]\[6\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784607 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[11\]\[7\] regfile.vhd(83) " "Inferred latch for \"regs\[11\]\[7\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784608 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[11\]\[8\] regfile.vhd(83) " "Inferred latch for \"regs\[11\]\[8\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784608 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[11\]\[9\] regfile.vhd(83) " "Inferred latch for \"regs\[11\]\[9\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784608 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[11\]\[10\] regfile.vhd(83) " "Inferred latch for \"regs\[11\]\[10\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784608 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[11\]\[11\] regfile.vhd(83) " "Inferred latch for \"regs\[11\]\[11\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784608 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[11\]\[12\] regfile.vhd(83) " "Inferred latch for \"regs\[11\]\[12\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784608 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[11\]\[13\] regfile.vhd(83) " "Inferred latch for \"regs\[11\]\[13\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784608 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[11\]\[14\] regfile.vhd(83) " "Inferred latch for \"regs\[11\]\[14\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784608 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[11\]\[15\] regfile.vhd(83) " "Inferred latch for \"regs\[11\]\[15\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784608 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[12\]\[0\] regfile.vhd(83) " "Inferred latch for \"regs\[12\]\[0\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784608 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[12\]\[1\] regfile.vhd(83) " "Inferred latch for \"regs\[12\]\[1\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784608 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[12\]\[2\] regfile.vhd(83) " "Inferred latch for \"regs\[12\]\[2\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784608 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[12\]\[3\] regfile.vhd(83) " "Inferred latch for \"regs\[12\]\[3\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784608 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[12\]\[4\] regfile.vhd(83) " "Inferred latch for \"regs\[12\]\[4\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784609 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[12\]\[5\] regfile.vhd(83) " "Inferred latch for \"regs\[12\]\[5\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784609 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[12\]\[6\] regfile.vhd(83) " "Inferred latch for \"regs\[12\]\[6\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784609 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[12\]\[7\] regfile.vhd(83) " "Inferred latch for \"regs\[12\]\[7\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784609 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[12\]\[8\] regfile.vhd(83) " "Inferred latch for \"regs\[12\]\[8\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784609 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[12\]\[9\] regfile.vhd(83) " "Inferred latch for \"regs\[12\]\[9\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784609 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[12\]\[10\] regfile.vhd(83) " "Inferred latch for \"regs\[12\]\[10\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784609 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[12\]\[11\] regfile.vhd(83) " "Inferred latch for \"regs\[12\]\[11\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784609 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[12\]\[12\] regfile.vhd(83) " "Inferred latch for \"regs\[12\]\[12\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784609 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[12\]\[13\] regfile.vhd(83) " "Inferred latch for \"regs\[12\]\[13\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784609 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[12\]\[14\] regfile.vhd(83) " "Inferred latch for \"regs\[12\]\[14\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784609 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[12\]\[15\] regfile.vhd(83) " "Inferred latch for \"regs\[12\]\[15\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784609 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[13\]\[0\] regfile.vhd(83) " "Inferred latch for \"regs\[13\]\[0\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784609 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[13\]\[1\] regfile.vhd(83) " "Inferred latch for \"regs\[13\]\[1\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784610 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[13\]\[2\] regfile.vhd(83) " "Inferred latch for \"regs\[13\]\[2\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784610 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[13\]\[3\] regfile.vhd(83) " "Inferred latch for \"regs\[13\]\[3\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784610 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[13\]\[4\] regfile.vhd(83) " "Inferred latch for \"regs\[13\]\[4\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784610 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[13\]\[5\] regfile.vhd(83) " "Inferred latch for \"regs\[13\]\[5\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784610 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[13\]\[6\] regfile.vhd(83) " "Inferred latch for \"regs\[13\]\[6\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784610 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[13\]\[7\] regfile.vhd(83) " "Inferred latch for \"regs\[13\]\[7\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784610 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[13\]\[8\] regfile.vhd(83) " "Inferred latch for \"regs\[13\]\[8\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784610 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[13\]\[9\] regfile.vhd(83) " "Inferred latch for \"regs\[13\]\[9\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784610 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[13\]\[10\] regfile.vhd(83) " "Inferred latch for \"regs\[13\]\[10\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784610 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[13\]\[11\] regfile.vhd(83) " "Inferred latch for \"regs\[13\]\[11\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784610 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[13\]\[12\] regfile.vhd(83) " "Inferred latch for \"regs\[13\]\[12\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784610 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[13\]\[13\] regfile.vhd(83) " "Inferred latch for \"regs\[13\]\[13\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784610 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[13\]\[14\] regfile.vhd(83) " "Inferred latch for \"regs\[13\]\[14\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784611 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[13\]\[15\] regfile.vhd(83) " "Inferred latch for \"regs\[13\]\[15\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784611 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[14\]\[0\] regfile.vhd(83) " "Inferred latch for \"regs\[14\]\[0\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784611 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[14\]\[1\] regfile.vhd(83) " "Inferred latch for \"regs\[14\]\[1\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784611 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[14\]\[2\] regfile.vhd(83) " "Inferred latch for \"regs\[14\]\[2\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784611 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[14\]\[3\] regfile.vhd(83) " "Inferred latch for \"regs\[14\]\[3\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784611 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[14\]\[4\] regfile.vhd(83) " "Inferred latch for \"regs\[14\]\[4\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784611 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[14\]\[5\] regfile.vhd(83) " "Inferred latch for \"regs\[14\]\[5\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784611 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[14\]\[6\] regfile.vhd(83) " "Inferred latch for \"regs\[14\]\[6\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784611 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[14\]\[7\] regfile.vhd(83) " "Inferred latch for \"regs\[14\]\[7\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784611 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[14\]\[8\] regfile.vhd(83) " "Inferred latch for \"regs\[14\]\[8\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784611 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[14\]\[9\] regfile.vhd(83) " "Inferred latch for \"regs\[14\]\[9\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784611 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[14\]\[10\] regfile.vhd(83) " "Inferred latch for \"regs\[14\]\[10\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784611 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[14\]\[11\] regfile.vhd(83) " "Inferred latch for \"regs\[14\]\[11\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784612 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[14\]\[12\] regfile.vhd(83) " "Inferred latch for \"regs\[14\]\[12\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784612 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[14\]\[13\] regfile.vhd(83) " "Inferred latch for \"regs\[14\]\[13\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784612 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[14\]\[14\] regfile.vhd(83) " "Inferred latch for \"regs\[14\]\[14\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784612 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[14\]\[15\] regfile.vhd(83) " "Inferred latch for \"regs\[14\]\[15\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784612 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[15\]\[0\] regfile.vhd(83) " "Inferred latch for \"regs\[15\]\[0\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784612 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[15\]\[1\] regfile.vhd(83) " "Inferred latch for \"regs\[15\]\[1\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784612 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[15\]\[2\] regfile.vhd(83) " "Inferred latch for \"regs\[15\]\[2\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784612 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[15\]\[3\] regfile.vhd(83) " "Inferred latch for \"regs\[15\]\[3\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784612 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[15\]\[4\] regfile.vhd(83) " "Inferred latch for \"regs\[15\]\[4\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784612 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[15\]\[5\] regfile.vhd(83) " "Inferred latch for \"regs\[15\]\[5\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784612 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[15\]\[6\] regfile.vhd(83) " "Inferred latch for \"regs\[15\]\[6\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784612 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[15\]\[7\] regfile.vhd(83) " "Inferred latch for \"regs\[15\]\[7\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784613 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[15\]\[8\] regfile.vhd(83) " "Inferred latch for \"regs\[15\]\[8\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784613 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[15\]\[9\] regfile.vhd(83) " "Inferred latch for \"regs\[15\]\[9\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784613 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[15\]\[10\] regfile.vhd(83) " "Inferred latch for \"regs\[15\]\[10\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784613 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[15\]\[11\] regfile.vhd(83) " "Inferred latch for \"regs\[15\]\[11\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784613 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[15\]\[12\] regfile.vhd(83) " "Inferred latch for \"regs\[15\]\[12\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784613 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[15\]\[13\] regfile.vhd(83) " "Inferred latch for \"regs\[15\]\[13\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784613 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[15\]\[14\] regfile.vhd(83) " "Inferred latch for \"regs\[15\]\[14\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784613 "|recop|regfile:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regs\[15\]\[15\] regfile.vhd(83) " "Inferred latch for \"regs\[15\]\[15\]\" at regfile.vhd(83)" {  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784613 "|recop|regfile:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem data_mem:inst4 " "Elaborating entity \"data_mem\" for hierarchy \"data_mem:inst4\"" {  } { { "recop.bdf" "inst4" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 616 2368 2552 728 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715919784652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_mem:inst4\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_mem:inst4\|altsyncram:altsyncram_component\"" {  } { { "data_mem.vhd" "altsyncram_component" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/data_mem.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715919784665 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_mem:inst4\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_mem:inst4\|altsyncram:altsyncram_component\"" {  } { { "data_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/data_mem.vhd" 54 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715919784666 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_mem:inst4\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_mem:inst4\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715919784667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715919784667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715919784667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715919784667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715919784667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715919784667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715919784667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715919784667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715919784667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715919784667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715919784667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715919784667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715919784667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715919784667 ""}  } { { "data_mem.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/data_mem.vhd" 54 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715919784667 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M4K blocks -- using available memory blocks" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_q6j1.tdf" 413 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q6j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q6j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q6j1 " "Found entity 1: altsyncram_q6j1" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_q6j1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715919784726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q6j1 data_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated " "Elaborating entity \"altsyncram_q6j1\" for hierarchy \"data_mem:inst4\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715919784729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataAddrMux dataAddrMux:inst6 " "Elaborating entity \"dataAddrMux\" for hierarchy \"dataAddrMux:inst6\"" {  } { { "recop.bdf" "inst6" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 616 2032 2280 824 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715919784740 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addrSel dataAddrMux.vhd(37) " "VHDL Process Statement warning at dataAddrMux.vhd(37): signal \"addrSel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataAddrMux.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/dataAddrMux.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1715919784741 "|recop|dataAddrMux:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rzData dataAddrMux.vhd(39) " "VHDL Process Statement warning at dataAddrMux.vhd(39): signal \"rzData\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataAddrMux.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/dataAddrMux.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1715919784741 "|recop|dataAddrMux:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rxData dataAddrMux.vhd(41) " "VHDL Process Statement warning at dataAddrMux.vhd(41): signal \"rxData\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataAddrMux.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/dataAddrMux.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1715919784741 "|recop|dataAddrMux:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "operand dataAddrMux.vhd(43) " "VHDL Process Statement warning at dataAddrMux.vhd(43): signal \"operand\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataAddrMux.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/dataAddrMux.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1715919784741 "|recop|dataAddrMux:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataSel dataAddrMux.vhd(48) " "VHDL Process Statement warning at dataAddrMux.vhd(48): signal \"dataSel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataAddrMux.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/dataAddrMux.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1715919784741 "|recop|dataAddrMux:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rxData dataAddrMux.vhd(50) " "VHDL Process Statement warning at dataAddrMux.vhd(50): signal \"rxData\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataAddrMux.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/dataAddrMux.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1715919784741 "|recop|dataAddrMux:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "operand dataAddrMux.vhd(52) " "VHDL Process Statement warning at dataAddrMux.vhd(52): signal \"operand\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataAddrMux.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/dataAddrMux.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1715919784741 "|recop|dataAddrMux:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pc_count dataAddrMux.vhd(54) " "VHDL Process Statement warning at dataAddrMux.vhd(54): signal \"pc_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataAddrMux.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/dataAddrMux.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1715919784741 "|recop|dataAddrMux:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rzData dataAddrMux.vhd(60) " "VHDL Process Statement warning at dataAddrMux.vhd(60): signal \"rzData\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataAddrMux.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/dataAddrMux.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1715919784741 "|recop|dataAddrMux:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode dataAddrMux.vhd(60) " "VHDL Process Statement warning at dataAddrMux.vhd(60): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataAddrMux.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/dataAddrMux.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1715919784741 "|recop|dataAddrMux:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rzData dataAddrMux.vhd(62) " "VHDL Process Statement warning at dataAddrMux.vhd(62): signal \"rzData\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataAddrMux.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/dataAddrMux.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1715919784741 "|recop|dataAddrMux:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode dataAddrMux.vhd(62) " "VHDL Process Statement warning at dataAddrMux.vhd(62): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataAddrMux.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/dataAddrMux.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1715919784742 "|recop|dataAddrMux:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_z dataAddrMux.vhd(64) " "VHDL Process Statement warning at dataAddrMux.vhd(64): signal \"alu_z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataAddrMux.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/dataAddrMux.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1715919784742 "|recop|dataAddrMux:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode dataAddrMux.vhd(64) " "VHDL Process Statement warning at dataAddrMux.vhd(64): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataAddrMux.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/dataAddrMux.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1715919784742 "|recop|dataAddrMux:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_z dataAddrMux.vhd(67) " "VHDL Process Statement warning at dataAddrMux.vhd(67): signal \"alu_z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataAddrMux.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/dataAddrMux.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1715919784742 "|recop|dataAddrMux:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "addrOut dataAddrMux.vhd(33) " "VHDL Process Statement warning at dataAddrMux.vhd(33): inferring latch(es) for signal or variable \"addrOut\", which holds its previous value in one or more paths through the process" {  } { { "dataAddrMux.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/dataAddrMux.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1715919784742 "|recop|dataAddrMux:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dataOut dataAddrMux.vhd(33) " "VHDL Process Statement warning at dataAddrMux.vhd(33): inferring latch(es) for signal or variable \"dataOut\", which holds its previous value in one or more paths through the process" {  } { { "dataAddrMux.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/dataAddrMux.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1715919784742 "|recop|dataAddrMux:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[0\] dataAddrMux.vhd(33) " "Inferred latch for \"dataOut\[0\]\" at dataAddrMux.vhd(33)" {  } { { "dataAddrMux.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/dataAddrMux.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784742 "|recop|dataAddrMux:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[1\] dataAddrMux.vhd(33) " "Inferred latch for \"dataOut\[1\]\" at dataAddrMux.vhd(33)" {  } { { "dataAddrMux.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/dataAddrMux.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784742 "|recop|dataAddrMux:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[2\] dataAddrMux.vhd(33) " "Inferred latch for \"dataOut\[2\]\" at dataAddrMux.vhd(33)" {  } { { "dataAddrMux.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/dataAddrMux.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784742 "|recop|dataAddrMux:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[3\] dataAddrMux.vhd(33) " "Inferred latch for \"dataOut\[3\]\" at dataAddrMux.vhd(33)" {  } { { "dataAddrMux.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/dataAddrMux.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784742 "|recop|dataAddrMux:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[4\] dataAddrMux.vhd(33) " "Inferred latch for \"dataOut\[4\]\" at dataAddrMux.vhd(33)" {  } { { "dataAddrMux.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/dataAddrMux.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784743 "|recop|dataAddrMux:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[5\] dataAddrMux.vhd(33) " "Inferred latch for \"dataOut\[5\]\" at dataAddrMux.vhd(33)" {  } { { "dataAddrMux.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/dataAddrMux.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784743 "|recop|dataAddrMux:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[6\] dataAddrMux.vhd(33) " "Inferred latch for \"dataOut\[6\]\" at dataAddrMux.vhd(33)" {  } { { "dataAddrMux.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/dataAddrMux.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784743 "|recop|dataAddrMux:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[7\] dataAddrMux.vhd(33) " "Inferred latch for \"dataOut\[7\]\" at dataAddrMux.vhd(33)" {  } { { "dataAddrMux.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/dataAddrMux.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784743 "|recop|dataAddrMux:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[8\] dataAddrMux.vhd(33) " "Inferred latch for \"dataOut\[8\]\" at dataAddrMux.vhd(33)" {  } { { "dataAddrMux.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/dataAddrMux.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784743 "|recop|dataAddrMux:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[9\] dataAddrMux.vhd(33) " "Inferred latch for \"dataOut\[9\]\" at dataAddrMux.vhd(33)" {  } { { "dataAddrMux.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/dataAddrMux.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784743 "|recop|dataAddrMux:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[10\] dataAddrMux.vhd(33) " "Inferred latch for \"dataOut\[10\]\" at dataAddrMux.vhd(33)" {  } { { "dataAddrMux.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/dataAddrMux.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784743 "|recop|dataAddrMux:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[11\] dataAddrMux.vhd(33) " "Inferred latch for \"dataOut\[11\]\" at dataAddrMux.vhd(33)" {  } { { "dataAddrMux.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/dataAddrMux.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784743 "|recop|dataAddrMux:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[12\] dataAddrMux.vhd(33) " "Inferred latch for \"dataOut\[12\]\" at dataAddrMux.vhd(33)" {  } { { "dataAddrMux.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/dataAddrMux.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784743 "|recop|dataAddrMux:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[13\] dataAddrMux.vhd(33) " "Inferred latch for \"dataOut\[13\]\" at dataAddrMux.vhd(33)" {  } { { "dataAddrMux.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/dataAddrMux.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784743 "|recop|dataAddrMux:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[14\] dataAddrMux.vhd(33) " "Inferred latch for \"dataOut\[14\]\" at dataAddrMux.vhd(33)" {  } { { "dataAddrMux.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/dataAddrMux.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784743 "|recop|dataAddrMux:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[15\] dataAddrMux.vhd(33) " "Inferred latch for \"dataOut\[15\]\" at dataAddrMux.vhd(33)" {  } { { "dataAddrMux.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/dataAddrMux.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784743 "|recop|dataAddrMux:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrOut\[0\] dataAddrMux.vhd(33) " "Inferred latch for \"addrOut\[0\]\" at dataAddrMux.vhd(33)" {  } { { "dataAddrMux.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/dataAddrMux.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784743 "|recop|dataAddrMux:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrOut\[1\] dataAddrMux.vhd(33) " "Inferred latch for \"addrOut\[1\]\" at dataAddrMux.vhd(33)" {  } { { "dataAddrMux.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/dataAddrMux.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784743 "|recop|dataAddrMux:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrOut\[2\] dataAddrMux.vhd(33) " "Inferred latch for \"addrOut\[2\]\" at dataAddrMux.vhd(33)" {  } { { "dataAddrMux.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/dataAddrMux.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784743 "|recop|dataAddrMux:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrOut\[3\] dataAddrMux.vhd(33) " "Inferred latch for \"addrOut\[3\]\" at dataAddrMux.vhd(33)" {  } { { "dataAddrMux.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/dataAddrMux.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784743 "|recop|dataAddrMux:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrOut\[4\] dataAddrMux.vhd(33) " "Inferred latch for \"addrOut\[4\]\" at dataAddrMux.vhd(33)" {  } { { "dataAddrMux.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/dataAddrMux.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784743 "|recop|dataAddrMux:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrOut\[5\] dataAddrMux.vhd(33) " "Inferred latch for \"addrOut\[5\]\" at dataAddrMux.vhd(33)" {  } { { "dataAddrMux.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/dataAddrMux.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784743 "|recop|dataAddrMux:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrOut\[6\] dataAddrMux.vhd(33) " "Inferred latch for \"addrOut\[6\]\" at dataAddrMux.vhd(33)" {  } { { "dataAddrMux.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/dataAddrMux.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784743 "|recop|dataAddrMux:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrOut\[7\] dataAddrMux.vhd(33) " "Inferred latch for \"addrOut\[7\]\" at dataAddrMux.vhd(33)" {  } { { "dataAddrMux.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/dataAddrMux.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784744 "|recop|dataAddrMux:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrOut\[8\] dataAddrMux.vhd(33) " "Inferred latch for \"addrOut\[8\]\" at dataAddrMux.vhd(33)" {  } { { "dataAddrMux.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/dataAddrMux.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784744 "|recop|dataAddrMux:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrOut\[9\] dataAddrMux.vhd(33) " "Inferred latch for \"addrOut\[9\]\" at dataAddrMux.vhd(33)" {  } { { "dataAddrMux.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/dataAddrMux.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784744 "|recop|dataAddrMux:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrOut\[10\] dataAddrMux.vhd(33) " "Inferred latch for \"addrOut\[10\]\" at dataAddrMux.vhd(33)" {  } { { "dataAddrMux.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/dataAddrMux.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784744 "|recop|dataAddrMux:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrOut\[11\] dataAddrMux.vhd(33) " "Inferred latch for \"addrOut\[11\]\" at dataAddrMux.vhd(33)" {  } { { "dataAddrMux.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/dataAddrMux.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784744 "|recop|dataAddrMux:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrOut\[12\] dataAddrMux.vhd(33) " "Inferred latch for \"addrOut\[12\]\" at dataAddrMux.vhd(33)" {  } { { "dataAddrMux.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/dataAddrMux.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784744 "|recop|dataAddrMux:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrOut\[13\] dataAddrMux.vhd(33) " "Inferred latch for \"addrOut\[13\]\" at dataAddrMux.vhd(33)" {  } { { "dataAddrMux.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/dataAddrMux.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784744 "|recop|dataAddrMux:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrOut\[14\] dataAddrMux.vhd(33) " "Inferred latch for \"addrOut\[14\]\" at dataAddrMux.vhd(33)" {  } { { "dataAddrMux.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/dataAddrMux.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784744 "|recop|dataAddrMux:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrOut\[15\] dataAddrMux.vhd(33) " "Inferred latch for \"addrOut\[15\]\" at dataAddrMux.vhd(33)" {  } { { "dataAddrMux.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/dataAddrMux.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919784744 "|recop|dataAddrMux:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers registers:inst8 " "Elaborating entity \"registers\" for hierarchy \"registers:inst8\"" {  } { { "recop.bdf" "inst8" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { 432 816 1024 608 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715919784757 ""}
{ "Warning" "WSGN_MISMATCH_PORT" "address_a\[12\] altsyncram data_mem:inst4\|altsyncram:altsyncram_component " "Port \"address_a\[12\]\" does not exist in entity definition of \"altsyncram\".  The port's range differs between the entity definition and its actual instantiation, \"data_mem:inst4\|altsyncram:altsyncram_component\"." {  } { { "data_mem.vhd" "altsyncram_component" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/data_mem.vhd" 54 0 0 } }  } 0 12001 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "Analysis & Synthesis" 0 -1 1715919784839 ""}
{ "Warning" "WSGN_MISMATCH_PORT" "address_a\[13\] altsyncram data_mem:inst4\|altsyncram:altsyncram_component " "Port \"address_a\[13\]\" does not exist in entity definition of \"altsyncram\".  The port's range differs between the entity definition and its actual instantiation, \"data_mem:inst4\|altsyncram:altsyncram_component\"." {  } { { "data_mem.vhd" "altsyncram_component" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/data_mem.vhd" 54 0 0 } }  } 0 12001 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "Analysis & Synthesis" 0 -1 1715919784839 ""}
{ "Warning" "WSGN_MISMATCH_PORT" "address_a\[14\] altsyncram data_mem:inst4\|altsyncram:altsyncram_component " "Port \"address_a\[14\]\" does not exist in entity definition of \"altsyncram\".  The port's range differs between the entity definition and its actual instantiation, \"data_mem:inst4\|altsyncram:altsyncram_component\"." {  } { { "data_mem.vhd" "altsyncram_component" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/data_mem.vhd" 54 0 0 } }  } 0 12001 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "Analysis & Synthesis" 0 -1 1715919784839 ""}
{ "Warning" "WSGN_MISMATCH_PORT" "address_a\[15\] altsyncram data_mem:inst4\|altsyncram:altsyncram_component " "Port \"address_a\[15\]\" does not exist in entity definition of \"altsyncram\".  The port's range differs between the entity definition and its actual instantiation, \"data_mem:inst4\|altsyncram:altsyncram_component\"." {  } { { "data_mem.vhd" "altsyncram_component" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/data_mem.vhd" 54 0 0 } }  } 0 12001 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "Analysis & Synthesis" 0 -1 1715919784839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[0\]\[15\] " "Latch regfile:inst3\|regs\[0\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785816 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[1\]\[15\] " "Latch regfile:inst3\|regs\[1\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785816 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[2\]\[15\] " "Latch regfile:inst3\|regs\[2\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785816 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[3\]\[15\] " "Latch regfile:inst3\|regs\[3\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785816 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[4\]\[15\] " "Latch regfile:inst3\|regs\[4\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785817 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[5\]\[15\] " "Latch regfile:inst3\|regs\[5\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785817 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[6\]\[15\] " "Latch regfile:inst3\|regs\[6\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785817 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[7\]\[15\] " "Latch regfile:inst3\|regs\[7\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785817 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[8\]\[15\] " "Latch regfile:inst3\|regs\[8\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785817 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[9\]\[15\] " "Latch regfile:inst3\|regs\[9\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785817 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[10\]\[15\] " "Latch regfile:inst3\|regs\[10\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785817 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[11\]\[15\] " "Latch regfile:inst3\|regs\[11\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785817 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[12\]\[15\] " "Latch regfile:inst3\|regs\[12\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785817 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[13\]\[15\] " "Latch regfile:inst3\|regs\[13\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785817 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[14\]\[15\] " "Latch regfile:inst3\|regs\[14\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785817 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[15\]\[15\] " "Latch regfile:inst3\|regs\[15\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785817 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[0\]\[14\] " "Latch regfile:inst3\|regs\[0\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785817 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[4\]\[14\] " "Latch regfile:inst3\|regs\[4\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785817 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[8\]\[14\] " "Latch regfile:inst3\|regs\[8\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785818 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[12\]\[14\] " "Latch regfile:inst3\|regs\[12\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785818 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[1\]\[14\] " "Latch regfile:inst3\|regs\[1\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785818 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[5\]\[14\] " "Latch regfile:inst3\|regs\[5\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785818 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[9\]\[14\] " "Latch regfile:inst3\|regs\[9\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785818 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[13\]\[14\] " "Latch regfile:inst3\|regs\[13\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785818 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[2\]\[14\] " "Latch regfile:inst3\|regs\[2\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785818 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[6\]\[14\] " "Latch regfile:inst3\|regs\[6\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785818 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[10\]\[14\] " "Latch regfile:inst3\|regs\[10\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785818 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[14\]\[14\] " "Latch regfile:inst3\|regs\[14\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785818 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[3\]\[14\] " "Latch regfile:inst3\|regs\[3\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785818 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[7\]\[14\] " "Latch regfile:inst3\|regs\[7\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785818 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[11\]\[14\] " "Latch regfile:inst3\|regs\[11\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785818 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[15\]\[14\] " "Latch regfile:inst3\|regs\[15\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785819 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[0\]\[13\] " "Latch regfile:inst3\|regs\[0\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785819 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[1\]\[13\] " "Latch regfile:inst3\|regs\[1\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785819 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[2\]\[13\] " "Latch regfile:inst3\|regs\[2\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785819 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[3\]\[13\] " "Latch regfile:inst3\|regs\[3\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785819 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[4\]\[13\] " "Latch regfile:inst3\|regs\[4\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785819 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[5\]\[13\] " "Latch regfile:inst3\|regs\[5\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785819 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[6\]\[13\] " "Latch regfile:inst3\|regs\[6\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785819 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[7\]\[13\] " "Latch regfile:inst3\|regs\[7\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785819 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[8\]\[13\] " "Latch regfile:inst3\|regs\[8\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785819 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[9\]\[13\] " "Latch regfile:inst3\|regs\[9\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785819 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[10\]\[13\] " "Latch regfile:inst3\|regs\[10\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785819 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[11\]\[13\] " "Latch regfile:inst3\|regs\[11\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785819 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785819 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[12\]\[13\] " "Latch regfile:inst3\|regs\[12\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785820 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[13\]\[13\] " "Latch regfile:inst3\|regs\[13\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785820 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[14\]\[13\] " "Latch regfile:inst3\|regs\[14\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785820 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[15\]\[13\] " "Latch regfile:inst3\|regs\[15\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785820 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[0\]\[12\] " "Latch regfile:inst3\|regs\[0\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785820 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[4\]\[12\] " "Latch regfile:inst3\|regs\[4\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785820 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[8\]\[12\] " "Latch regfile:inst3\|regs\[8\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785820 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[12\]\[12\] " "Latch regfile:inst3\|regs\[12\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785820 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[1\]\[12\] " "Latch regfile:inst3\|regs\[1\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785820 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[5\]\[12\] " "Latch regfile:inst3\|regs\[5\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785820 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[9\]\[12\] " "Latch regfile:inst3\|regs\[9\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785820 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[13\]\[12\] " "Latch regfile:inst3\|regs\[13\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785820 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[2\]\[12\] " "Latch regfile:inst3\|regs\[2\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785820 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[6\]\[12\] " "Latch regfile:inst3\|regs\[6\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785821 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[10\]\[12\] " "Latch regfile:inst3\|regs\[10\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785821 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[14\]\[12\] " "Latch regfile:inst3\|regs\[14\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785821 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[3\]\[12\] " "Latch regfile:inst3\|regs\[3\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785821 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[7\]\[12\] " "Latch regfile:inst3\|regs\[7\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785821 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[11\]\[12\] " "Latch regfile:inst3\|regs\[11\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785821 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[15\]\[12\] " "Latch regfile:inst3\|regs\[15\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785821 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[0\]\[11\] " "Latch regfile:inst3\|regs\[0\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785821 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[1\]\[11\] " "Latch regfile:inst3\|regs\[1\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785821 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[2\]\[11\] " "Latch regfile:inst3\|regs\[2\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785821 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[3\]\[11\] " "Latch regfile:inst3\|regs\[3\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785821 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[4\]\[11\] " "Latch regfile:inst3\|regs\[4\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785821 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[5\]\[11\] " "Latch regfile:inst3\|regs\[5\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785821 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[6\]\[11\] " "Latch regfile:inst3\|regs\[6\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785821 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[7\]\[11\] " "Latch regfile:inst3\|regs\[7\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785822 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[8\]\[11\] " "Latch regfile:inst3\|regs\[8\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785822 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[9\]\[11\] " "Latch regfile:inst3\|regs\[9\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785822 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[10\]\[11\] " "Latch regfile:inst3\|regs\[10\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785822 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[11\]\[11\] " "Latch regfile:inst3\|regs\[11\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785822 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[12\]\[11\] " "Latch regfile:inst3\|regs\[12\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785822 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[13\]\[11\] " "Latch regfile:inst3\|regs\[13\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785822 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[14\]\[11\] " "Latch regfile:inst3\|regs\[14\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785822 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[15\]\[11\] " "Latch regfile:inst3\|regs\[15\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785822 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[0\]\[10\] " "Latch regfile:inst3\|regs\[0\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785822 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[4\]\[10\] " "Latch regfile:inst3\|regs\[4\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785822 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[8\]\[10\] " "Latch regfile:inst3\|regs\[8\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785822 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[12\]\[10\] " "Latch regfile:inst3\|regs\[12\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785822 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[1\]\[10\] " "Latch regfile:inst3\|regs\[1\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785823 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[5\]\[10\] " "Latch regfile:inst3\|regs\[5\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785823 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[9\]\[10\] " "Latch regfile:inst3\|regs\[9\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785823 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[13\]\[10\] " "Latch regfile:inst3\|regs\[13\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785823 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[2\]\[10\] " "Latch regfile:inst3\|regs\[2\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785823 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[6\]\[10\] " "Latch regfile:inst3\|regs\[6\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785823 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[10\]\[10\] " "Latch regfile:inst3\|regs\[10\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785823 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[14\]\[10\] " "Latch regfile:inst3\|regs\[14\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785823 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[3\]\[10\] " "Latch regfile:inst3\|regs\[3\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785823 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[7\]\[10\] " "Latch regfile:inst3\|regs\[7\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785823 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[11\]\[10\] " "Latch regfile:inst3\|regs\[11\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785823 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[15\]\[10\] " "Latch regfile:inst3\|regs\[15\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785823 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[0\]\[9\] " "Latch regfile:inst3\|regs\[0\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785823 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[1\]\[9\] " "Latch regfile:inst3\|regs\[1\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785824 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[2\]\[9\] " "Latch regfile:inst3\|regs\[2\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785824 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[3\]\[9\] " "Latch regfile:inst3\|regs\[3\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785824 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[4\]\[9\] " "Latch regfile:inst3\|regs\[4\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785824 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[5\]\[9\] " "Latch regfile:inst3\|regs\[5\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785824 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[6\]\[9\] " "Latch regfile:inst3\|regs\[6\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785824 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[7\]\[9\] " "Latch regfile:inst3\|regs\[7\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785824 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[8\]\[9\] " "Latch regfile:inst3\|regs\[8\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785824 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[9\]\[9\] " "Latch regfile:inst3\|regs\[9\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785824 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[10\]\[9\] " "Latch regfile:inst3\|regs\[10\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785824 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[11\]\[9\] " "Latch regfile:inst3\|regs\[11\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785824 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[12\]\[9\] " "Latch regfile:inst3\|regs\[12\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785824 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[13\]\[9\] " "Latch regfile:inst3\|regs\[13\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785824 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[14\]\[9\] " "Latch regfile:inst3\|regs\[14\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785824 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[15\]\[9\] " "Latch regfile:inst3\|regs\[15\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785825 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[0\]\[8\] " "Latch regfile:inst3\|regs\[0\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785825 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[4\]\[8\] " "Latch regfile:inst3\|regs\[4\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785825 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[8\]\[8\] " "Latch regfile:inst3\|regs\[8\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785825 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[12\]\[8\] " "Latch regfile:inst3\|regs\[12\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785825 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[1\]\[8\] " "Latch regfile:inst3\|regs\[1\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785825 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[5\]\[8\] " "Latch regfile:inst3\|regs\[5\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785825 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[9\]\[8\] " "Latch regfile:inst3\|regs\[9\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785825 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[13\]\[8\] " "Latch regfile:inst3\|regs\[13\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785825 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[2\]\[8\] " "Latch regfile:inst3\|regs\[2\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785825 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[6\]\[8\] " "Latch regfile:inst3\|regs\[6\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785825 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[10\]\[8\] " "Latch regfile:inst3\|regs\[10\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785825 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[14\]\[8\] " "Latch regfile:inst3\|regs\[14\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785825 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[3\]\[8\] " "Latch regfile:inst3\|regs\[3\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785825 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[7\]\[8\] " "Latch regfile:inst3\|regs\[7\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785826 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785826 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[11\]\[8\] " "Latch regfile:inst3\|regs\[11\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785826 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785826 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[15\]\[8\] " "Latch regfile:inst3\|regs\[15\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785826 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785826 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[0\]\[7\] " "Latch regfile:inst3\|regs\[0\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785826 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785826 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[1\]\[7\] " "Latch regfile:inst3\|regs\[1\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785826 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785826 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[2\]\[7\] " "Latch regfile:inst3\|regs\[2\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785826 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785826 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[3\]\[7\] " "Latch regfile:inst3\|regs\[3\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785826 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785826 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[4\]\[7\] " "Latch regfile:inst3\|regs\[4\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785826 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785826 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[5\]\[7\] " "Latch regfile:inst3\|regs\[5\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785826 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785826 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[6\]\[7\] " "Latch regfile:inst3\|regs\[6\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785826 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785826 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[7\]\[7\] " "Latch regfile:inst3\|regs\[7\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785826 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785826 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[8\]\[7\] " "Latch regfile:inst3\|regs\[8\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785826 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785826 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[9\]\[7\] " "Latch regfile:inst3\|regs\[9\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785826 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785826 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[10\]\[7\] " "Latch regfile:inst3\|regs\[10\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785826 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785826 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[11\]\[7\] " "Latch regfile:inst3\|regs\[11\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785827 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[12\]\[7\] " "Latch regfile:inst3\|regs\[12\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785827 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[13\]\[7\] " "Latch regfile:inst3\|regs\[13\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785827 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[14\]\[7\] " "Latch regfile:inst3\|regs\[14\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785827 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[15\]\[7\] " "Latch regfile:inst3\|regs\[15\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785827 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[0\]\[6\] " "Latch regfile:inst3\|regs\[0\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785827 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[4\]\[6\] " "Latch regfile:inst3\|regs\[4\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785827 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[8\]\[6\] " "Latch regfile:inst3\|regs\[8\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785827 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[12\]\[6\] " "Latch regfile:inst3\|regs\[12\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785827 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[1\]\[6\] " "Latch regfile:inst3\|regs\[1\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785827 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[5\]\[6\] " "Latch regfile:inst3\|regs\[5\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785827 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[9\]\[6\] " "Latch regfile:inst3\|regs\[9\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785827 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[13\]\[6\] " "Latch regfile:inst3\|regs\[13\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785827 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[2\]\[6\] " "Latch regfile:inst3\|regs\[2\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785827 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[6\]\[6\] " "Latch regfile:inst3\|regs\[6\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785827 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[10\]\[6\] " "Latch regfile:inst3\|regs\[10\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785828 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[14\]\[6\] " "Latch regfile:inst3\|regs\[14\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785828 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[3\]\[6\] " "Latch regfile:inst3\|regs\[3\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785828 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[7\]\[6\] " "Latch regfile:inst3\|regs\[7\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785828 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[11\]\[6\] " "Latch regfile:inst3\|regs\[11\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785828 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[15\]\[6\] " "Latch regfile:inst3\|regs\[15\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785828 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[0\]\[5\] " "Latch regfile:inst3\|regs\[0\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785828 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[1\]\[5\] " "Latch regfile:inst3\|regs\[1\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785828 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[2\]\[5\] " "Latch regfile:inst3\|regs\[2\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785828 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[3\]\[5\] " "Latch regfile:inst3\|regs\[3\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785828 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[4\]\[5\] " "Latch regfile:inst3\|regs\[4\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785828 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[5\]\[5\] " "Latch regfile:inst3\|regs\[5\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785828 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[6\]\[5\] " "Latch regfile:inst3\|regs\[6\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785828 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[7\]\[5\] " "Latch regfile:inst3\|regs\[7\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785828 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[8\]\[5\] " "Latch regfile:inst3\|regs\[8\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785829 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785829 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[9\]\[5\] " "Latch regfile:inst3\|regs\[9\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785829 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785829 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[10\]\[5\] " "Latch regfile:inst3\|regs\[10\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785829 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785829 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[11\]\[5\] " "Latch regfile:inst3\|regs\[11\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785829 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785829 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[12\]\[5\] " "Latch regfile:inst3\|regs\[12\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785829 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785829 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[13\]\[5\] " "Latch regfile:inst3\|regs\[13\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785829 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785829 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[14\]\[5\] " "Latch regfile:inst3\|regs\[14\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785829 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785829 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[15\]\[5\] " "Latch regfile:inst3\|regs\[15\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785829 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785829 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[0\]\[4\] " "Latch regfile:inst3\|regs\[0\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785829 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785829 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[4\]\[4\] " "Latch regfile:inst3\|regs\[4\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785829 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785829 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[8\]\[4\] " "Latch regfile:inst3\|regs\[8\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785829 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785829 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[12\]\[4\] " "Latch regfile:inst3\|regs\[12\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785829 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785829 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[1\]\[4\] " "Latch regfile:inst3\|regs\[1\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785829 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785829 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[5\]\[4\] " "Latch regfile:inst3\|regs\[5\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785829 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785829 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[9\]\[4\] " "Latch regfile:inst3\|regs\[9\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785830 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785830 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[13\]\[4\] " "Latch regfile:inst3\|regs\[13\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785830 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785830 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[2\]\[4\] " "Latch regfile:inst3\|regs\[2\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785830 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785830 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[6\]\[4\] " "Latch regfile:inst3\|regs\[6\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785830 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785830 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[10\]\[4\] " "Latch regfile:inst3\|regs\[10\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785830 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785830 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[14\]\[4\] " "Latch regfile:inst3\|regs\[14\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785830 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785830 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[3\]\[4\] " "Latch regfile:inst3\|regs\[3\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785830 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785830 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[7\]\[4\] " "Latch regfile:inst3\|regs\[7\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785830 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785830 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[11\]\[4\] " "Latch regfile:inst3\|regs\[11\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785830 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785830 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[15\]\[4\] " "Latch regfile:inst3\|regs\[15\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785830 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785830 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[0\]\[3\] " "Latch regfile:inst3\|regs\[0\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785830 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785830 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[1\]\[3\] " "Latch regfile:inst3\|regs\[1\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785830 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785830 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[2\]\[3\] " "Latch regfile:inst3\|regs\[2\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785830 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785830 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[3\]\[3\] " "Latch regfile:inst3\|regs\[3\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785830 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785830 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[4\]\[3\] " "Latch regfile:inst3\|regs\[4\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785830 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785830 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[5\]\[3\] " "Latch regfile:inst3\|regs\[5\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785831 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785831 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[6\]\[3\] " "Latch regfile:inst3\|regs\[6\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785831 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785831 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[7\]\[3\] " "Latch regfile:inst3\|regs\[7\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785831 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785831 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[8\]\[3\] " "Latch regfile:inst3\|regs\[8\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785831 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785831 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[9\]\[3\] " "Latch regfile:inst3\|regs\[9\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785831 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785831 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[10\]\[3\] " "Latch regfile:inst3\|regs\[10\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785831 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785831 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[11\]\[3\] " "Latch regfile:inst3\|regs\[11\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785831 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785831 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[12\]\[3\] " "Latch regfile:inst3\|regs\[12\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785831 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785831 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[13\]\[3\] " "Latch regfile:inst3\|regs\[13\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785831 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785831 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[14\]\[3\] " "Latch regfile:inst3\|regs\[14\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785831 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785831 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[15\]\[3\] " "Latch regfile:inst3\|regs\[15\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785831 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785831 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[0\]\[2\] " "Latch regfile:inst3\|regs\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785831 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785831 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[4\]\[2\] " "Latch regfile:inst3\|regs\[4\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785831 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785831 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[8\]\[2\] " "Latch regfile:inst3\|regs\[8\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785831 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785831 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[12\]\[2\] " "Latch regfile:inst3\|regs\[12\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785832 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[1\]\[2\] " "Latch regfile:inst3\|regs\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785832 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[5\]\[2\] " "Latch regfile:inst3\|regs\[5\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785832 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[9\]\[2\] " "Latch regfile:inst3\|regs\[9\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785832 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[13\]\[2\] " "Latch regfile:inst3\|regs\[13\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785832 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[2\]\[2\] " "Latch regfile:inst3\|regs\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785832 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[6\]\[2\] " "Latch regfile:inst3\|regs\[6\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785832 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[10\]\[2\] " "Latch regfile:inst3\|regs\[10\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785832 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[14\]\[2\] " "Latch regfile:inst3\|regs\[14\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785832 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[3\]\[2\] " "Latch regfile:inst3\|regs\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785832 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[7\]\[2\] " "Latch regfile:inst3\|regs\[7\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785832 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[11\]\[2\] " "Latch regfile:inst3\|regs\[11\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785832 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[15\]\[2\] " "Latch regfile:inst3\|regs\[15\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785832 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[0\]\[1\] " "Latch regfile:inst3\|regs\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785832 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[1\]\[1\] " "Latch regfile:inst3\|regs\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785832 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[2\]\[1\] " "Latch regfile:inst3\|regs\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785833 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785833 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[3\]\[1\] " "Latch regfile:inst3\|regs\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785833 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785833 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[4\]\[1\] " "Latch regfile:inst3\|regs\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785833 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785833 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[5\]\[1\] " "Latch regfile:inst3\|regs\[5\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785833 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785833 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[6\]\[1\] " "Latch regfile:inst3\|regs\[6\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785833 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785833 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[7\]\[1\] " "Latch regfile:inst3\|regs\[7\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785833 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785833 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[8\]\[1\] " "Latch regfile:inst3\|regs\[8\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785833 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785833 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[9\]\[1\] " "Latch regfile:inst3\|regs\[9\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785833 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785833 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[10\]\[1\] " "Latch regfile:inst3\|regs\[10\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785833 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785833 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[11\]\[1\] " "Latch regfile:inst3\|regs\[11\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785833 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785833 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[12\]\[1\] " "Latch regfile:inst3\|regs\[12\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785833 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785833 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[13\]\[1\] " "Latch regfile:inst3\|regs\[13\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785833 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785833 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[14\]\[1\] " "Latch regfile:inst3\|regs\[14\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785833 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785833 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[15\]\[1\] " "Latch regfile:inst3\|regs\[15\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[2\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785833 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785833 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[0\]\[0\] " "Latch regfile:inst3\|regs\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785834 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[4\]\[0\] " "Latch regfile:inst3\|regs\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785834 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[8\]\[0\] " "Latch regfile:inst3\|regs\[8\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785834 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[12\]\[0\] " "Latch regfile:inst3\|regs\[12\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785834 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[1\]\[0\] " "Latch regfile:inst3\|regs\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785834 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[5\]\[0\] " "Latch regfile:inst3\|regs\[5\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785834 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[9\]\[0\] " "Latch regfile:inst3\|regs\[9\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785834 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[13\]\[0\] " "Latch regfile:inst3\|regs\[13\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785834 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[2\]\[0\] " "Latch regfile:inst3\|regs\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785834 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[6\]\[0\] " "Latch regfile:inst3\|regs\[6\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785834 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[10\]\[0\] " "Latch regfile:inst3\|regs\[10\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785834 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[14\]\[0\] " "Latch regfile:inst3\|regs\[14\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785834 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[3\]\[0\] " "Latch regfile:inst3\|regs\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785834 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[7\]\[0\] " "Latch regfile:inst3\|regs\[7\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785835 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785835 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[11\]\[0\] " "Latch regfile:inst3\|regs\[11\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785835 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785835 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regfile:inst3\|regs\[15\]\[0\] " "Latch regfile:inst3\|regs\[15\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_reg:inst2\|rz\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_reg:inst2\|rz\[0\]" {  } { { "instruction_reg.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785835 ""}  } { { "regfile.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785835 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataAddrMux:inst6\|dataOut\[15\] " "Latch dataAddrMux:inst6\|dataOut\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:inst7\|dataSel\[1\] " "Ports D and ENA on the latch are fed by the same signal control_unit:inst7\|dataSel\[1\]" {  } { { "control_unit.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/control_unit.vhd" 60 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785835 ""}  } { { "dataAddrMux.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/dataAddrMux.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785835 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataAddrMux:inst6\|dataOut\[14\] " "Latch dataAddrMux:inst6\|dataOut\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:inst7\|dataSel\[1\] " "Ports D and ENA on the latch are fed by the same signal control_unit:inst7\|dataSel\[1\]" {  } { { "control_unit.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/control_unit.vhd" 60 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785835 ""}  } { { "dataAddrMux.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/dataAddrMux.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785835 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataAddrMux:inst6\|dataOut\[13\] " "Latch dataAddrMux:inst6\|dataOut\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:inst7\|dataSel\[1\] " "Ports D and ENA on the latch are fed by the same signal control_unit:inst7\|dataSel\[1\]" {  } { { "control_unit.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/control_unit.vhd" 60 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785835 ""}  } { { "dataAddrMux.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/dataAddrMux.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785835 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataAddrMux:inst6\|dataOut\[12\] " "Latch dataAddrMux:inst6\|dataOut\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:inst7\|dataSel\[1\] " "Ports D and ENA on the latch are fed by the same signal control_unit:inst7\|dataSel\[1\]" {  } { { "control_unit.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/control_unit.vhd" 60 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785835 ""}  } { { "dataAddrMux.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/dataAddrMux.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785835 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataAddrMux:inst6\|dataOut\[11\] " "Latch dataAddrMux:inst6\|dataOut\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:inst7\|dataSel\[1\] " "Ports D and ENA on the latch are fed by the same signal control_unit:inst7\|dataSel\[1\]" {  } { { "control_unit.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/control_unit.vhd" 60 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785835 ""}  } { { "dataAddrMux.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/dataAddrMux.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785835 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataAddrMux:inst6\|dataOut\[10\] " "Latch dataAddrMux:inst6\|dataOut\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:inst7\|dataSel\[1\] " "Ports D and ENA on the latch are fed by the same signal control_unit:inst7\|dataSel\[1\]" {  } { { "control_unit.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/control_unit.vhd" 60 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785835 ""}  } { { "dataAddrMux.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/dataAddrMux.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785835 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataAddrMux:inst6\|dataOut\[9\] " "Latch dataAddrMux:inst6\|dataOut\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:inst7\|dataSel\[1\] " "Ports D and ENA on the latch are fed by the same signal control_unit:inst7\|dataSel\[1\]" {  } { { "control_unit.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/control_unit.vhd" 60 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785835 ""}  } { { "dataAddrMux.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/dataAddrMux.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785835 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataAddrMux:inst6\|dataOut\[8\] " "Latch dataAddrMux:inst6\|dataOut\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:inst7\|dataSel\[1\] " "Ports D and ENA on the latch are fed by the same signal control_unit:inst7\|dataSel\[1\]" {  } { { "control_unit.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/control_unit.vhd" 60 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785835 ""}  } { { "dataAddrMux.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/dataAddrMux.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785835 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataAddrMux:inst6\|dataOut\[7\] " "Latch dataAddrMux:inst6\|dataOut\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:inst7\|dataSel\[1\] " "Ports D and ENA on the latch are fed by the same signal control_unit:inst7\|dataSel\[1\]" {  } { { "control_unit.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/control_unit.vhd" 60 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785835 ""}  } { { "dataAddrMux.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/dataAddrMux.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785835 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataAddrMux:inst6\|dataOut\[6\] " "Latch dataAddrMux:inst6\|dataOut\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:inst7\|dataSel\[1\] " "Ports D and ENA on the latch are fed by the same signal control_unit:inst7\|dataSel\[1\]" {  } { { "control_unit.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/control_unit.vhd" 60 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785835 ""}  } { { "dataAddrMux.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/dataAddrMux.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785835 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataAddrMux:inst6\|dataOut\[5\] " "Latch dataAddrMux:inst6\|dataOut\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:inst7\|dataSel\[1\] " "Ports D and ENA on the latch are fed by the same signal control_unit:inst7\|dataSel\[1\]" {  } { { "control_unit.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/control_unit.vhd" 60 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785836 ""}  } { { "dataAddrMux.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/dataAddrMux.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785836 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataAddrMux:inst6\|dataOut\[4\] " "Latch dataAddrMux:inst6\|dataOut\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:inst7\|dataSel\[1\] " "Ports D and ENA on the latch are fed by the same signal control_unit:inst7\|dataSel\[1\]" {  } { { "control_unit.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/control_unit.vhd" 60 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785836 ""}  } { { "dataAddrMux.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/dataAddrMux.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785836 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataAddrMux:inst6\|dataOut\[3\] " "Latch dataAddrMux:inst6\|dataOut\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:inst7\|dataSel\[1\] " "Ports D and ENA on the latch are fed by the same signal control_unit:inst7\|dataSel\[1\]" {  } { { "control_unit.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/control_unit.vhd" 60 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785836 ""}  } { { "dataAddrMux.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/dataAddrMux.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785836 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataAddrMux:inst6\|dataOut\[2\] " "Latch dataAddrMux:inst6\|dataOut\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:inst7\|dataSel\[1\] " "Ports D and ENA on the latch are fed by the same signal control_unit:inst7\|dataSel\[1\]" {  } { { "control_unit.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/control_unit.vhd" 60 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785836 ""}  } { { "dataAddrMux.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/dataAddrMux.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785836 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataAddrMux:inst6\|dataOut\[1\] " "Latch dataAddrMux:inst6\|dataOut\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:inst7\|dataSel\[1\] " "Ports D and ENA on the latch are fed by the same signal control_unit:inst7\|dataSel\[1\]" {  } { { "control_unit.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/control_unit.vhd" 60 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785836 ""}  } { { "dataAddrMux.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/dataAddrMux.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785836 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataAddrMux:inst6\|dataOut\[0\] " "Latch dataAddrMux:inst6\|dataOut\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:inst7\|dataSel\[1\] " "Ports D and ENA on the latch are fed by the same signal control_unit:inst7\|dataSel\[1\]" {  } { { "control_unit.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/control_unit.vhd" 60 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785836 ""}  } { { "dataAddrMux.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/dataAddrMux.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785836 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataAddrMux:inst6\|addrOut\[0\] " "Latch dataAddrMux:inst6\|addrOut\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:inst7\|addrSel\[1\] " "Ports D and ENA on the latch are fed by the same signal control_unit:inst7\|addrSel\[1\]" {  } { { "control_unit.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/control_unit.vhd" 60 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785836 ""}  } { { "dataAddrMux.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/dataAddrMux.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785836 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataAddrMux:inst6\|addrOut\[1\] " "Latch dataAddrMux:inst6\|addrOut\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:inst7\|addrSel\[1\] " "Ports D and ENA on the latch are fed by the same signal control_unit:inst7\|addrSel\[1\]" {  } { { "control_unit.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/control_unit.vhd" 60 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785836 ""}  } { { "dataAddrMux.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/dataAddrMux.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785836 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataAddrMux:inst6\|addrOut\[2\] " "Latch dataAddrMux:inst6\|addrOut\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:inst7\|addrSel\[1\] " "Ports D and ENA on the latch are fed by the same signal control_unit:inst7\|addrSel\[1\]" {  } { { "control_unit.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/control_unit.vhd" 60 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785836 ""}  } { { "dataAddrMux.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/dataAddrMux.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785836 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataAddrMux:inst6\|addrOut\[3\] " "Latch dataAddrMux:inst6\|addrOut\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:inst7\|addrSel\[1\] " "Ports D and ENA on the latch are fed by the same signal control_unit:inst7\|addrSel\[1\]" {  } { { "control_unit.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/control_unit.vhd" 60 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785836 ""}  } { { "dataAddrMux.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/dataAddrMux.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785836 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataAddrMux:inst6\|addrOut\[4\] " "Latch dataAddrMux:inst6\|addrOut\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:inst7\|addrSel\[1\] " "Ports D and ENA on the latch are fed by the same signal control_unit:inst7\|addrSel\[1\]" {  } { { "control_unit.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/control_unit.vhd" 60 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785836 ""}  } { { "dataAddrMux.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/dataAddrMux.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785836 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataAddrMux:inst6\|addrOut\[5\] " "Latch dataAddrMux:inst6\|addrOut\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:inst7\|addrSel\[1\] " "Ports D and ENA on the latch are fed by the same signal control_unit:inst7\|addrSel\[1\]" {  } { { "control_unit.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/control_unit.vhd" 60 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785836 ""}  } { { "dataAddrMux.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/dataAddrMux.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785836 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataAddrMux:inst6\|addrOut\[6\] " "Latch dataAddrMux:inst6\|addrOut\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:inst7\|addrSel\[1\] " "Ports D and ENA on the latch are fed by the same signal control_unit:inst7\|addrSel\[1\]" {  } { { "control_unit.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/control_unit.vhd" 60 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785836 ""}  } { { "dataAddrMux.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/dataAddrMux.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785836 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataAddrMux:inst6\|addrOut\[7\] " "Latch dataAddrMux:inst6\|addrOut\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:inst7\|addrSel\[1\] " "Ports D and ENA on the latch are fed by the same signal control_unit:inst7\|addrSel\[1\]" {  } { { "control_unit.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/control_unit.vhd" 60 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785836 ""}  } { { "dataAddrMux.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/dataAddrMux.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785836 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataAddrMux:inst6\|addrOut\[8\] " "Latch dataAddrMux:inst6\|addrOut\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:inst7\|addrSel\[1\] " "Ports D and ENA on the latch are fed by the same signal control_unit:inst7\|addrSel\[1\]" {  } { { "control_unit.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/control_unit.vhd" 60 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785837 ""}  } { { "dataAddrMux.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/dataAddrMux.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785837 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataAddrMux:inst6\|addrOut\[9\] " "Latch dataAddrMux:inst6\|addrOut\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:inst7\|addrSel\[1\] " "Ports D and ENA on the latch are fed by the same signal control_unit:inst7\|addrSel\[1\]" {  } { { "control_unit.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/control_unit.vhd" 60 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785837 ""}  } { { "dataAddrMux.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/dataAddrMux.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785837 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataAddrMux:inst6\|addrOut\[10\] " "Latch dataAddrMux:inst6\|addrOut\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:inst7\|addrSel\[1\] " "Ports D and ENA on the latch are fed by the same signal control_unit:inst7\|addrSel\[1\]" {  } { { "control_unit.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/control_unit.vhd" 60 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785837 ""}  } { { "dataAddrMux.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/dataAddrMux.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785837 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dataAddrMux:inst6\|addrOut\[11\] " "Latch dataAddrMux:inst6\|addrOut\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:inst7\|addrSel\[1\] " "Ports D and ENA on the latch are fed by the same signal control_unit:inst7\|addrSel\[1\]" {  } { { "control_unit.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/control_unit.vhd" 60 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715919785837 ""}  } { { "dataAddrMux.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/dataAddrMux.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715919785837 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rf_init GND " "Pin \"rf_init\" is stuck at GND" {  } { { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -40 2800 2976 -24 "rf_init" "" } { -24 2800 2840 -7 "rf_init" "" } { 248 2128 2176 265 "rf_init" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715919786277 "|recop|rf_init"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_opsel\[1\] GND " "Pin \"alu_opsel\[1\]\" is stuck at GND" {  } { { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -136 2872 3048 -120 "alu_opsel\[6..0\]" "" } { 208 2520 2608 225 "alu_opsel\[1..0\]" "" } { 192 2528 2624 209 "alu_opsel\[3..2\]" "" } { 176 2576 2657 193 "alu_opsel\[6..4\]" "" } { -160 2856 2926 -143 "alu_opsel\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715919786277 "|recop|alu_opsel[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "increment\[1\] GND " "Pin \"increment\[1\]\" is stuck at GND" {  } { { "recop.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.bdf" { { -184 2712 2888 -168 "increment\[3..0\]" "" } { 184 672 784 201 "increment\[3..0\]" "" } { -216 2696 2782 -199 "increment\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715919786277 "|recop|increment[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1715919786277 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1715919786384 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1715919786905 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1715919787222 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715919787222 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1575 " "Implemented 1575 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1715919787386 ""} { "Info" "ICUT_CUT_TM_OPINS" "247 " "Implemented 247 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1715919787386 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1038 " "Implemented 1038 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1715919787386 ""} { "Info" "ICUT_CUT_TM_RAMS" "272 " "Implemented 272 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1715919787386 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1715919787386 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 618 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 618 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4911 " "Peak virtual memory: 4911 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715919787430 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 17 16:23:07 2024 " "Processing ended: Fri May 17 16:23:07 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715919787430 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715919787430 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715919787430 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715919787430 ""}
