- name: PMSELR_EL0
  long_name: "Performance Monitors Event Counter Selection Register"
  purpose: |
       "
       See the ARMv8 architecture reference manual for a description of this
       register
       "
  size: 64
  arch: armv8a
  execution_state: aarch64
  is_internal: True

  access_mechanisms:
      - name: mrs_register
        is_read: True
        op0: 0x3
        op1: 0x3
        op2: 0x5
        crm: 0xc
        crn: 0x9
        operand_mnemonic: PMSELR_EL0

      - name: msr_register
        is_write: True
        op0: 0x3
        op1: 0x3
        op2: 0x5
        crm: 0xc
        crn: 0x9
        operand_mnemonic: PMSELR_EL0

  fieldsets:
      - name: fieldset_1
        size: 64

        fields:
          - name: SEL
            lsb: 0
            msb: 4

          - name: 0
            lsb: 5
            msb: 63
            reserved0: True
