initSidebarItems({"mod":[["acesr","Auto CMD Error Status"],["acr","AHB Control"],["aesr","ADMA Error Status"],["arg1r","Argument 1"],["asar","ADMA System Address n"],["bcr","Block Count"],["bdpr","Buffer Data Port"],["bgcr","Block Gap Control"],["bgcr_emmc_mode","Block Gap Control"],["bsr","Block Size"],["ca0r","Capabilities 0"],["ca1r","Capabilities 1"],["cacr","Capabilities Control"],["cc2r","Clock Control 2"],["ccr","Clock Control"],["cr","Command"],["dbgr","Debug"],["eisier","Error Interrupt Signal Enable"],["eisier_emmc_mode","Error Interrupt Signal Enable"],["eister","Error Interrupt Status Enable"],["eister_emmc_mode","Error Interrupt Status Enable"],["eistr","Error Interrupt Status"],["eistr_emmc_mode","Error Interrupt Status"],["feraces","Force Event for Auto CMD Error Status"],["fereis","Force Event for Error Interrupt Status"],["hc1r","Host Control 1"],["hc1r_emmc_mode","Host Control 1"],["hc2r","Host Control 2"],["hc2r_emmc_mode","Host Control 2"],["hcvr","Host Controller Version"],["mc1r","MMC Control 1"],["mc2r","MMC Control 2"],["mccar","Maximum Current Capabilities"],["nisier","Normal Interrupt Signal Enable"],["nisier_emmc_mode","Normal Interrupt Signal Enable"],["nister","Normal Interrupt Status Enable"],["nister_emmc_mode","Normal Interrupt Status Enable"],["nistr","Normal Interrupt Status"],["nistr_emmc_mode","Normal Interrupt Status"],["pcr","Power Control"],["psr","Present State"],["pvr","Preset Value n"],["rr","Response"],["sisr","Slot Interrupt Status"],["srr","Software Reset"],["ssar","SDMA System Address / Argument 2"],["ssar_cmd23_mode","SDMA System Address / Argument 2"],["tcr","Timeout Control"],["tmr","Transfer Mode"],["wcr","Wakeup Control"]],"struct":[["RegisterBlock","Register block"]],"type":[["ACESR","Auto CMD Error Status"],["ACR","AHB Control"],["AESR","ADMA Error Status"],["ARG1R","Argument 1"],["ASAR","ADMA System Address n"],["BCR","Block Count"],["BDPR","Buffer Data Port"],["BGCR","Block Gap Control"],["BGCR_EMMC_MODE","Block Gap Control"],["BSR","Block Size"],["CA0R","Capabilities 0"],["CA1R","Capabilities 1"],["CACR","Capabilities Control"],["CC2R","Clock Control 2"],["CCR","Clock Control"],["CR","Command"],["DBGR","Debug"],["EISIER","Error Interrupt Signal Enable"],["EISIER_EMMC_MODE","Error Interrupt Signal Enable"],["EISTER","Error Interrupt Status Enable"],["EISTER_EMMC_MODE","Error Interrupt Status Enable"],["EISTR","Error Interrupt Status"],["EISTR_EMMC_MODE","Error Interrupt Status"],["FERACES","Force Event for Auto CMD Error Status"],["FEREIS","Force Event for Error Interrupt Status"],["HC1R","Host Control 1"],["HC1R_EMMC_MODE","Host Control 1"],["HC2R","Host Control 2"],["HC2R_EMMC_MODE","Host Control 2"],["HCVR","Host Controller Version"],["MC1R","MMC Control 1"],["MC2R","MMC Control 2"],["MCCAR","Maximum Current Capabilities"],["NISIER","Normal Interrupt Signal Enable"],["NISIER_EMMC_MODE","Normal Interrupt Signal Enable"],["NISTER","Normal Interrupt Status Enable"],["NISTER_EMMC_MODE","Normal Interrupt Status Enable"],["NISTR","Normal Interrupt Status"],["NISTR_EMMC_MODE","Normal Interrupt Status"],["PCR","Power Control"],["PSR","Present State"],["PVR","Preset Value n"],["RR","Response"],["SISR","Slot Interrupt Status"],["SRR","Software Reset"],["SSAR","SDMA System Address / Argument 2"],["SSAR_CMD23_MODE","SDMA System Address / Argument 2"],["TCR","Timeout Control"],["TMR","Transfer Mode"],["WCR","Wakeup Control"]]});