{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701407067264 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701407067269 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 30 21:04:26 2023 " "Processing started: Thu Nov 30 21:04:26 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701407067269 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1701407067269 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta sussybaka -c lab7_top " "Command: quartus_sta sussybaka -c lab7_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1701407067269 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1701407067390 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1701407068018 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1701407068018 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701407068059 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701407068060 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1701407068454 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab7_top.sdc " "Synopsys Design Constraints File file not found: 'lab7_top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1701407068479 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1701407068479 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[0\] KEY\[0\] " "create_clock -period 1.000 -name KEY\[0\] KEY\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701407068481 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cpu:CPU\|fsm:fsm_controller\|present_state.10000 cpu:CPU\|fsm:fsm_controller\|present_state.10000 " "create_clock -period 1.000 -name cpu:CPU\|fsm:fsm_controller\|present_state.10000 cpu:CPU\|fsm:fsm_controller\|present_state.10000" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701407068481 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701407068481 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "CPU\|fsm_controller\|Selector35~2\|combout " "Node \"CPU\|fsm_controller\|Selector35~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701407068481 ""} { "Warning" "WSTA_SCC_NODE" "CPU\|fsm_controller\|Selector35~2\|datac " "Node \"CPU\|fsm_controller\|Selector35~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701407068481 ""}  } { { "fsm.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/fsm.sv" 221 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1701407068481 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "CPU\|fsm_controller\|Selector39~0\|combout " "Node \"CPU\|fsm_controller\|Selector39~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701407068482 ""} { "Warning" "WSTA_SCC_NODE" "CPU\|fsm_controller\|Selector39~0\|dataa " "Node \"CPU\|fsm_controller\|Selector39~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701407068482 ""}  } { { "fsm.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/fsm.sv" 221 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1701407068482 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "CPU\|fsm_controller\|Selector40~0\|combout " "Node \"CPU\|fsm_controller\|Selector40~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701407068482 ""} { "Warning" "WSTA_SCC_NODE" "CPU\|fsm_controller\|Selector40~0\|datac " "Node \"CPU\|fsm_controller\|Selector40~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701407068482 ""}  } { { "fsm.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/fsm.sv" 221 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1701407068482 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "CPU\|fsm_controller\|Selector29~1\|combout " "Node \"CPU\|fsm_controller\|Selector29~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701407068482 ""} { "Warning" "WSTA_SCC_NODE" "CPU\|fsm_controller\|Selector29~1\|dataf " "Node \"CPU\|fsm_controller\|Selector29~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701407068482 ""}  } { { "fsm.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/fsm.sv" 221 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1701407068482 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "CPU\|fsm_controller\|Selector22~0\|combout " "Node \"CPU\|fsm_controller\|Selector22~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701407068482 ""} { "Warning" "WSTA_SCC_NODE" "CPU\|fsm_controller\|Selector22~0\|dataa " "Node \"CPU\|fsm_controller\|Selector22~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701407068482 ""}  } { { "fsm.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/fsm.sv" 221 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1701407068482 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "CPU\|fsm_controller\|Selector37~1\|combout " "Node \"CPU\|fsm_controller\|Selector37~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701407068483 ""} { "Warning" "WSTA_SCC_NODE" "CPU\|fsm_controller\|Selector37~1\|datad " "Node \"CPU\|fsm_controller\|Selector37~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701407068483 ""}  } { { "fsm.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/fsm.sv" 221 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1701407068483 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "CPU\|fsm_controller\|Selector36~0\|combout " "Node \"CPU\|fsm_controller\|Selector36~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701407068483 ""} { "Warning" "WSTA_SCC_NODE" "CPU\|fsm_controller\|Selector36~0\|datac " "Node \"CPU\|fsm_controller\|Selector36~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701407068483 ""}  } { { "fsm.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/fsm.sv" 221 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1701407068483 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "CPU\|fsm_controller\|Selector34~2\|combout " "Node \"CPU\|fsm_controller\|Selector34~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701407068483 ""} { "Warning" "WSTA_SCC_NODE" "CPU\|fsm_controller\|Selector34~2\|datac " "Node \"CPU\|fsm_controller\|Selector34~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701407068483 ""}  } { { "fsm.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/fsm.sv" 221 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1701407068483 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "CPU\|fsm_controller\|Selector31~0\|combout " "Node \"CPU\|fsm_controller\|Selector31~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701407068483 ""} { "Warning" "WSTA_SCC_NODE" "CPU\|fsm_controller\|Selector31~0\|datab " "Node \"CPU\|fsm_controller\|Selector31~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701407068483 ""}  } { { "fsm.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/fsm.sv" 221 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1701407068483 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "CPU\|fsm_controller\|Selector23~0\|combout " "Node \"CPU\|fsm_controller\|Selector23~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701407068483 ""} { "Warning" "WSTA_SCC_NODE" "CPU\|fsm_controller\|Selector23~0\|dataa " "Node \"CPU\|fsm_controller\|Selector23~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701407068483 ""}  } { { "fsm.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/fsm.sv" 221 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1701407068483 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "CPU\|fsm_controller\|Selector33~0\|combout " "Node \"CPU\|fsm_controller\|Selector33~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701407068483 ""} { "Warning" "WSTA_SCC_NODE" "CPU\|fsm_controller\|Selector33~0\|datad " "Node \"CPU\|fsm_controller\|Selector33~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701407068483 ""}  } { { "fsm.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/fsm.sv" 221 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1701407068483 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "CPU\|fsm_controller\|Selector32~0\|combout " "Node \"CPU\|fsm_controller\|Selector32~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701407068483 ""} { "Warning" "WSTA_SCC_NODE" "CPU\|fsm_controller\|Selector32~0\|dataa " "Node \"CPU\|fsm_controller\|Selector32~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701407068483 ""}  } { { "fsm.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/fsm.sv" 221 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1701407068483 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "CPU\|fsm_controller\|Selector26~0\|combout " "Node \"CPU\|fsm_controller\|Selector26~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701407068483 ""} { "Warning" "WSTA_SCC_NODE" "CPU\|fsm_controller\|Selector26~0\|datad " "Node \"CPU\|fsm_controller\|Selector26~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701407068483 ""}  } { { "fsm.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/fsm.sv" 221 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1701407068483 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "CPU\|fsm_controller\|Selector38~2\|combout " "Node \"CPU\|fsm_controller\|Selector38~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701407068483 ""} { "Warning" "WSTA_SCC_NODE" "CPU\|fsm_controller\|Selector38~2\|datab " "Node \"CPU\|fsm_controller\|Selector38~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701407068483 ""}  } { { "fsm.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/fsm.sv" 221 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1701407068483 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "CPU\|fsm_controller\|Selector25~0\|combout " "Node \"CPU\|fsm_controller\|Selector25~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701407068483 ""} { "Warning" "WSTA_SCC_NODE" "CPU\|fsm_controller\|Selector25~0\|datad " "Node \"CPU\|fsm_controller\|Selector25~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701407068483 ""}  } { { "fsm.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/fsm.sv" 221 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1701407068483 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "CPU\|fsm_controller\|Selector24~0\|combout " "Node \"CPU\|fsm_controller\|Selector24~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701407068483 ""} { "Warning" "WSTA_SCC_NODE" "CPU\|fsm_controller\|Selector24~0\|datab " "Node \"CPU\|fsm_controller\|Selector24~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701407068483 ""}  } { { "fsm.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/fsm.sv" 221 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1701407068483 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "CPU\|fsm_controller\|Selector30~0\|combout " "Node \"CPU\|fsm_controller\|Selector30~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701407068483 ""} { "Warning" "WSTA_SCC_NODE" "CPU\|fsm_controller\|Selector30~0\|datac " "Node \"CPU\|fsm_controller\|Selector30~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701407068483 ""}  } { { "fsm.sv" "" { Text "C:/intelFPGA_lite/18.1/CPEN_211/211_Lab_7/yousussybaka/fsm.sv" 221 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1701407068483 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1701407068485 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701407068485 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1701407068485 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1701407068494 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701407068531 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701407068531 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.776 " "Worst-case setup slack is -13.776" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701407068533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701407068533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.776           -2347.853 KEY\[0\]  " "  -13.776           -2347.853 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701407068533 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701407068533 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -7.917 " "Worst-case hold slack is -7.917" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701407068537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701407068537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.917           -1329.436 KEY\[0\]  " "   -7.917           -1329.436 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701407068537 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701407068537 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -9.184 " "Worst-case recovery slack is -9.184" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701407068539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701407068539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.184              -9.184 cpu:CPU\|fsm:fsm_controller\|present_state.10000  " "   -9.184              -9.184 cpu:CPU\|fsm:fsm_controller\|present_state.10000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701407068539 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701407068539 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 5.747 " "Worst-case removal slack is 5.747" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701407068542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701407068542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.747               0.000 cpu:CPU\|fsm:fsm_controller\|present_state.10000  " "    5.747               0.000 cpu:CPU\|fsm:fsm_controller\|present_state.10000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701407068542 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701407068542 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701407068545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701407068545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -279.231 KEY\[0\]  " "   -2.636            -279.231 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701407068545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.469               0.000 cpu:CPU\|fsm:fsm_controller\|present_state.10000  " "    0.469               0.000 cpu:CPU\|fsm:fsm_controller\|present_state.10000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701407068545 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701407068545 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1701407068558 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1701407068585 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1701407069564 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701407069633 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701407069640 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701407069640 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.268 " "Worst-case setup slack is -13.268" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701407069641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701407069641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.268           -2256.497 KEY\[0\]  " "  -13.268           -2256.497 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701407069641 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701407069641 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -7.724 " "Worst-case hold slack is -7.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701407069648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701407069648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.724           -1302.933 KEY\[0\]  " "   -7.724           -1302.933 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701407069648 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701407069648 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -8.960 " "Worst-case recovery slack is -8.960" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701407069649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701407069649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.960              -8.960 cpu:CPU\|fsm:fsm_controller\|present_state.10000  " "   -8.960              -8.960 cpu:CPU\|fsm:fsm_controller\|present_state.10000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701407069649 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701407069649 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 5.709 " "Worst-case removal slack is 5.709" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701407069652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701407069652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.709               0.000 cpu:CPU\|fsm:fsm_controller\|present_state.10000  " "    5.709               0.000 cpu:CPU\|fsm:fsm_controller\|present_state.10000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701407069652 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701407069652 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701407069653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701407069653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -259.688 KEY\[0\]  " "   -2.636            -259.688 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701407069653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.456               0.000 cpu:CPU\|fsm:fsm_controller\|present_state.10000  " "    0.456               0.000 cpu:CPU\|fsm:fsm_controller\|present_state.10000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701407069653 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701407069653 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1701407069666 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1701407069807 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1701407070651 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701407070716 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701407070720 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701407070720 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.706 " "Worst-case setup slack is -8.706" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701407070722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701407070722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.706           -1451.025 KEY\[0\]  " "   -8.706           -1451.025 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701407070722 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701407070722 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.821 " "Worst-case hold slack is -4.821" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701407070728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701407070728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.821            -804.262 KEY\[0\]  " "   -4.821            -804.262 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701407070728 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701407070728 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.937 " "Worst-case recovery slack is -4.937" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701407070730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701407070730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.937              -4.937 cpu:CPU\|fsm:fsm_controller\|present_state.10000  " "   -4.937              -4.937 cpu:CPU\|fsm:fsm_controller\|present_state.10000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701407070730 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701407070730 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.538 " "Worst-case removal slack is 3.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701407070733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701407070733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.538               0.000 cpu:CPU\|fsm:fsm_controller\|present_state.10000  " "    3.538               0.000 cpu:CPU\|fsm:fsm_controller\|present_state.10000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701407070733 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701407070733 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701407070735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701407070735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -204.092 KEY\[0\]  " "   -2.636            -204.092 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701407070735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.498               0.000 cpu:CPU\|fsm:fsm_controller\|present_state.10000  " "    0.498               0.000 cpu:CPU\|fsm:fsm_controller\|present_state.10000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701407070735 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701407070735 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1701407070751 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701407070904 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701407070906 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701407070906 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.589 " "Worst-case setup slack is -7.589" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701407070908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701407070908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.589           -1248.886 KEY\[0\]  " "   -7.589           -1248.886 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701407070908 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701407070908 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.684 " "Worst-case hold slack is -4.684" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701407070914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701407070914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.684            -801.070 KEY\[0\]  " "   -4.684            -801.070 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701407070914 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701407070914 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.726 " "Worst-case recovery slack is -4.726" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701407070916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701407070916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.726              -4.726 cpu:CPU\|fsm:fsm_controller\|present_state.10000  " "   -4.726              -4.726 cpu:CPU\|fsm:fsm_controller\|present_state.10000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701407070916 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701407070916 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.431 " "Worst-case removal slack is 3.431" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701407070918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701407070918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.431               0.000 cpu:CPU\|fsm:fsm_controller\|present_state.10000  " "    3.431               0.000 cpu:CPU\|fsm:fsm_controller\|present_state.10000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701407070918 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701407070918 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701407070920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701407070920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -202.682 KEY\[0\]  " "   -2.636            -202.682 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701407070920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.496               0.000 cpu:CPU\|fsm:fsm_controller\|present_state.10000  " "    0.496               0.000 cpu:CPU\|fsm:fsm_controller\|present_state.10000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701407070920 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701407070920 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1701407072326 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1701407072326 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 58 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 58 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5318 " "Peak virtual memory: 5318 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701407072383 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 30 21:04:32 2023 " "Processing ended: Thu Nov 30 21:04:32 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701407072383 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701407072383 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701407072383 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1701407072383 ""}
