#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Sep 26 17:24:27 2018
# Process ID: 8260
# Current directory: C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.runs/impl_1
# Command line: vivado.exe -log TOP_BLOCK_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source TOP_BLOCK_wrapper.tcl -notrace
# Log file: C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.runs/impl_1/TOP_BLOCK_wrapper.vdi
# Journal file: C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.runs/impl_1\vivado.jou
#-----------------------------------------------------------
Sourcing tcl script 'C:/Users/Derek/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
source TOP_BLOCK_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Derek/Desktop/Vivado/ip_repo/DisplayDriver_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
Command: link_design -top TOP_BLOCK_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.srcs/sources_1/bd/TOP_BLOCK/ip/TOP_BLOCK_DisplayDriver_0_0/TOP_BLOCK_DisplayDriver_0_0.dcp' for cell 'TOP_BLOCK_i/DisplayDriver_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.srcs/sources_1/bd/TOP_BLOCK/ip/TOP_BLOCK_axi_gpio_0_0/TOP_BLOCK_axi_gpio_0_0.dcp' for cell 'TOP_BLOCK_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.srcs/sources_1/bd/TOP_BLOCK/ip/TOP_BLOCK_processing_system7_0_0/TOP_BLOCK_processing_system7_0_0.dcp' for cell 'TOP_BLOCK_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.srcs/sources_1/bd/TOP_BLOCK/ip/TOP_BLOCK_rst_ps7_0_100M_0/TOP_BLOCK_rst_ps7_0_100M_0.dcp' for cell 'TOP_BLOCK_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.srcs/sources_1/bd/TOP_BLOCK/ip/TOP_BLOCK_xbar_0/TOP_BLOCK_xbar_0.dcp' for cell 'TOP_BLOCK_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.srcs/sources_1/bd/TOP_BLOCK/ip/TOP_BLOCK_auto_pc_0/TOP_BLOCK_auto_pc_0.dcp' for cell 'TOP_BLOCK_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 3226 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-43] Netlist 'TOP_BLOCK_wrapper' is not ideal for floorplanning, since the cellview 'TOP_BLOCK_DisplayDriver_0_0_DisplayDriver_v1_0_S00_AXI' defined in file 'TOP_BLOCK_DisplayDriver_0_0.edf' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.srcs/sources_1/bd/TOP_BLOCK/ip/TOP_BLOCK_processing_system7_0_0/TOP_BLOCK_processing_system7_0_0.xdc] for cell 'TOP_BLOCK_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.srcs/sources_1/bd/TOP_BLOCK/ip/TOP_BLOCK_processing_system7_0_0/TOP_BLOCK_processing_system7_0_0.xdc] for cell 'TOP_BLOCK_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.srcs/sources_1/bd/TOP_BLOCK/ip/TOP_BLOCK_axi_gpio_0_0/TOP_BLOCK_axi_gpio_0_0_board.xdc] for cell 'TOP_BLOCK_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.srcs/sources_1/bd/TOP_BLOCK/ip/TOP_BLOCK_axi_gpio_0_0/TOP_BLOCK_axi_gpio_0_0_board.xdc] for cell 'TOP_BLOCK_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.srcs/sources_1/bd/TOP_BLOCK/ip/TOP_BLOCK_axi_gpio_0_0/TOP_BLOCK_axi_gpio_0_0.xdc] for cell 'TOP_BLOCK_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.srcs/sources_1/bd/TOP_BLOCK/ip/TOP_BLOCK_axi_gpio_0_0/TOP_BLOCK_axi_gpio_0_0.xdc] for cell 'TOP_BLOCK_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.srcs/sources_1/bd/TOP_BLOCK/ip/TOP_BLOCK_rst_ps7_0_100M_0/TOP_BLOCK_rst_ps7_0_100M_0_board.xdc] for cell 'TOP_BLOCK_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.srcs/sources_1/bd/TOP_BLOCK/ip/TOP_BLOCK_rst_ps7_0_100M_0/TOP_BLOCK_rst_ps7_0_100M_0_board.xdc] for cell 'TOP_BLOCK_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.srcs/sources_1/bd/TOP_BLOCK/ip/TOP_BLOCK_rst_ps7_0_100M_0/TOP_BLOCK_rst_ps7_0_100M_0.xdc] for cell 'TOP_BLOCK_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.srcs/sources_1/bd/TOP_BLOCK/ip/TOP_BLOCK_rst_ps7_0_100M_0/TOP_BLOCK_rst_ps7_0_100M_0.xdc] for cell 'TOP_BLOCK_i/rst_ps7_0_100M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances

16 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 730.230 ; gain = 400.371
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.559 . Memory (MB): peak = 740.496 ; gain = 10.266

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 21f09364d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1308.172 ; gain = 567.359

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 162f088d6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1308.172 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 162f088d6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1308.172 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1795e9017

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1308.172 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 165 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1795e9017

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1308.172 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 2161b0483

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1308.172 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 2161b0483

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1308.172 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1308.172 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 2161b0483

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1308.172 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2161b0483

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1308.172 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2161b0483

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1308.172 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1308.172 ; gain = 577.941
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 1308.172 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.runs/impl_1/TOP_BLOCK_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file TOP_BLOCK_wrapper_drc_opted.rpt -pb TOP_BLOCK_wrapper_drc_opted.pb -rpx TOP_BLOCK_wrapper_drc_opted.rpx
Command: report_drc -file TOP_BLOCK_wrapper_drc_opted.rpt -pb TOP_BLOCK_wrapper_drc_opted.pb -rpx TOP_BLOCK_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.runs/impl_1/TOP_BLOCK_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1308.172 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 163fed75b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1308.172 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1308.172 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c45d2d71

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1308.172 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: e9f45391

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1419.047 ; gain = 110.875

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: e9f45391

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1419.047 ; gain = 110.875
Phase 1 Placer Initialization | Checksum: e9f45391

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1419.047 ; gain = 110.875

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 13286940e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1419.047 ; gain = 110.875

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1419.047 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 101e9a0c5

Time (s): cpu = 00:00:35 ; elapsed = 00:00:25 . Memory (MB): peak = 1419.047 ; gain = 110.875
Phase 2 Global Placement | Checksum: fb78165b

Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 1419.047 ; gain = 110.875

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: fb78165b

Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 1419.047 ; gain = 110.875

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 149f99a24

Time (s): cpu = 00:00:49 ; elapsed = 00:00:35 . Memory (MB): peak = 1419.047 ; gain = 110.875

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 56d60283

Time (s): cpu = 00:00:50 ; elapsed = 00:00:35 . Memory (MB): peak = 1419.047 ; gain = 110.875

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 56d60283

Time (s): cpu = 00:00:50 ; elapsed = 00:00:35 . Memory (MB): peak = 1419.047 ; gain = 110.875

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 56d60283

Time (s): cpu = 00:00:50 ; elapsed = 00:00:35 . Memory (MB): peak = 1419.047 ; gain = 110.875

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 98af9206

Time (s): cpu = 00:00:50 ; elapsed = 00:00:36 . Memory (MB): peak = 1419.047 ; gain = 110.875

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 1358e9c5c

Time (s): cpu = 00:00:57 ; elapsed = 00:00:42 . Memory (MB): peak = 1419.047 ; gain = 110.875

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 14d64ba85

Time (s): cpu = 00:00:58 ; elapsed = 00:00:43 . Memory (MB): peak = 1419.047 ; gain = 110.875

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 14d64ba85

Time (s): cpu = 00:00:58 ; elapsed = 00:00:43 . Memory (MB): peak = 1419.047 ; gain = 110.875
Phase 3 Detail Placement | Checksum: 14d64ba85

Time (s): cpu = 00:00:58 ; elapsed = 00:00:43 . Memory (MB): peak = 1419.047 ; gain = 110.875

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 12dcce678

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net TOP_BLOCK_i/DisplayDriver_0/inst/DisplayDriver_v1_0_S00_AXI_inst/axi_awready_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-31] BUFG insertion identified 1 candidate nets, 0 success, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 12dcce678

Time (s): cpu = 00:01:06 ; elapsed = 00:00:48 . Memory (MB): peak = 1460.313 ; gain = 152.141
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.583. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 214dec5fe

Time (s): cpu = 00:01:06 ; elapsed = 00:00:48 . Memory (MB): peak = 1460.313 ; gain = 152.141
Phase 4.1 Post Commit Optimization | Checksum: 214dec5fe

Time (s): cpu = 00:01:06 ; elapsed = 00:00:49 . Memory (MB): peak = 1460.313 ; gain = 152.141

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 214dec5fe

Time (s): cpu = 00:01:07 ; elapsed = 00:00:49 . Memory (MB): peak = 1460.313 ; gain = 152.141

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 214dec5fe

Time (s): cpu = 00:01:07 ; elapsed = 00:00:49 . Memory (MB): peak = 1460.313 ; gain = 152.141

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1e8c776dd

Time (s): cpu = 00:01:07 ; elapsed = 00:00:49 . Memory (MB): peak = 1460.313 ; gain = 152.141
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1e8c776dd

Time (s): cpu = 00:01:07 ; elapsed = 00:00:49 . Memory (MB): peak = 1460.313 ; gain = 152.141
Ending Placer Task | Checksum: 11f8afd00

Time (s): cpu = 00:01:07 ; elapsed = 00:00:49 . Memory (MB): peak = 1460.313 ; gain = 152.141
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:09 ; elapsed = 00:00:51 . Memory (MB): peak = 1460.313 ; gain = 152.141
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1462.125 ; gain = 1.813
INFO: [Common 17-1381] The checkpoint 'C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.runs/impl_1/TOP_BLOCK_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file TOP_BLOCK_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1462.125 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file TOP_BLOCK_wrapper_utilization_placed.rpt -pb TOP_BLOCK_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.246 . Memory (MB): peak = 1462.125 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file TOP_BLOCK_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.153 . Memory (MB): peak = 1462.125 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: f8046129 ConstDB: 0 ShapeSum: 27869bd7 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 12ab90670

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 1552.672 ; gain = 90.547
Post Restoration Checksum: NetGraph: bea941c9 NumContArr: 6c0fc4a7 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 12ab90670

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1552.672 ; gain = 90.547

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 12ab90670

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1556.742 ; gain = 94.617

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 12ab90670

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1556.742 ; gain = 94.617
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 18a3a6a56

Time (s): cpu = 00:00:35 ; elapsed = 00:00:28 . Memory (MB): peak = 1588.578 ; gain = 126.453
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.878  | TNS=0.000  | WHS=-0.187 | THS=-20.357|

Phase 2 Router Initialization | Checksum: 142577eb7

Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 1590.520 ; gain = 128.395

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: bc7dea89

Time (s): cpu = 00:00:46 ; elapsed = 00:00:34 . Memory (MB): peak = 1601.637 ; gain = 139.512

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3141
 Number of Nodes with overlaps = 262
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.116  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2181227bd

Time (s): cpu = 00:01:15 ; elapsed = 00:00:53 . Memory (MB): peak = 1601.637 ; gain = 139.512
Phase 4 Rip-up And Reroute | Checksum: 2181227bd

Time (s): cpu = 00:01:15 ; elapsed = 00:00:53 . Memory (MB): peak = 1601.637 ; gain = 139.512

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1b5841eb8

Time (s): cpu = 00:01:16 ; elapsed = 00:00:53 . Memory (MB): peak = 1601.637 ; gain = 139.512
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.116  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1b5841eb8

Time (s): cpu = 00:01:16 ; elapsed = 00:00:53 . Memory (MB): peak = 1601.637 ; gain = 139.512

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1b5841eb8

Time (s): cpu = 00:01:16 ; elapsed = 00:00:53 . Memory (MB): peak = 1601.637 ; gain = 139.512
Phase 5 Delay and Skew Optimization | Checksum: 1b5841eb8

Time (s): cpu = 00:01:17 ; elapsed = 00:00:53 . Memory (MB): peak = 1601.637 ; gain = 139.512

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1b06d9cad

Time (s): cpu = 00:01:18 ; elapsed = 00:00:54 . Memory (MB): peak = 1601.637 ; gain = 139.512
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.116  | TNS=0.000  | WHS=0.038  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2663b0a40

Time (s): cpu = 00:01:18 ; elapsed = 00:00:54 . Memory (MB): peak = 1601.637 ; gain = 139.512
Phase 6 Post Hold Fix | Checksum: 2663b0a40

Time (s): cpu = 00:01:18 ; elapsed = 00:00:54 . Memory (MB): peak = 1601.637 ; gain = 139.512

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 8.88516 %
  Global Horizontal Routing Utilization  = 9.95529 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1b0d04c40

Time (s): cpu = 00:01:18 ; elapsed = 00:00:54 . Memory (MB): peak = 1601.637 ; gain = 139.512

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1b0d04c40

Time (s): cpu = 00:01:18 ; elapsed = 00:00:54 . Memory (MB): peak = 1601.637 ; gain = 139.512

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1d19008bb

Time (s): cpu = 00:01:19 ; elapsed = 00:00:56 . Memory (MB): peak = 1601.637 ; gain = 139.512

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.116  | TNS=0.000  | WHS=0.038  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1d19008bb

Time (s): cpu = 00:01:20 ; elapsed = 00:00:56 . Memory (MB): peak = 1601.637 ; gain = 139.512
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:20 ; elapsed = 00:00:56 . Memory (MB): peak = 1601.637 ; gain = 139.512

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:24 ; elapsed = 00:00:58 . Memory (MB): peak = 1601.637 ; gain = 139.512
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1601.637 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.runs/impl_1/TOP_BLOCK_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file TOP_BLOCK_wrapper_drc_routed.rpt -pb TOP_BLOCK_wrapper_drc_routed.pb -rpx TOP_BLOCK_wrapper_drc_routed.rpx
Command: report_drc -file TOP_BLOCK_wrapper_drc_routed.rpt -pb TOP_BLOCK_wrapper_drc_routed.pb -rpx TOP_BLOCK_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.runs/impl_1/TOP_BLOCK_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file TOP_BLOCK_wrapper_methodology_drc_routed.rpt -pb TOP_BLOCK_wrapper_methodology_drc_routed.pb -rpx TOP_BLOCK_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file TOP_BLOCK_wrapper_methodology_drc_routed.rpt -pb TOP_BLOCK_wrapper_methodology_drc_routed.pb -rpx TOP_BLOCK_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/Derek/Desktop/Vivado/Uart_Testing/Uart_Testing.runs/impl_1/TOP_BLOCK_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1711.176 ; gain = 106.133
INFO: [runtcl-4] Executing : report_power -file TOP_BLOCK_wrapper_power_routed.rpt -pb TOP_BLOCK_wrapper_power_summary_routed.pb -rpx TOP_BLOCK_wrapper_power_routed.rpx
Command: report_power -file TOP_BLOCK_wrapper_power_routed.rpt -pb TOP_BLOCK_wrapper_power_summary_routed.pb -rpx TOP_BLOCK_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
84 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file TOP_BLOCK_wrapper_route_status.rpt -pb TOP_BLOCK_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file TOP_BLOCK_wrapper_timing_summary_routed.rpt -pb TOP_BLOCK_wrapper_timing_summary_routed.pb -rpx TOP_BLOCK_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file TOP_BLOCK_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file TOP_BLOCK_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file TOP_BLOCK_wrapper_bus_skew_routed.rpt -pb TOP_BLOCK_wrapper_bus_skew_routed.pb -rpx TOP_BLOCK_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Sep 26 17:27:18 2018...
