

================================================================
== Vitis HLS Report for 'dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop'
================================================================
* Date:           Tue Mar  7 22:12:59 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        dct_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.177 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       72|       72|  0.720 us|  0.720 us|   72|   72|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_DCT_Loop_DCT_Outer_Loop  |       70|       70|         8|          1|          1|    64|       yes|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.17>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 11 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 12 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 13 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %indvar_flatten"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %k"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %DCT_Inner_Loop.i"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i" [dct.cpp:22]   --->   Operation 18 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i7 %indvar_flatten" [dct.cpp:42]   --->   Operation 19 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln22 = trunc i4 %i_1" [dct.cpp:22]   --->   Operation 20 'trunc' 'trunc_ln22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln22, i3 0" [dct.cpp:22]   --->   Operation 21 'bitconcatenate' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 22 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.48ns)   --->   "%icmp_ln42 = icmp_eq  i7 %indvar_flatten_load, i7 64" [dct.cpp:42]   --->   Operation 23 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (1.87ns)   --->   "%add_ln42_1 = add i7 %indvar_flatten_load, i7 1" [dct.cpp:42]   --->   Operation 24 'add' 'add_ln42_1' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln42 = br i1 %icmp_ln42, void %_Z6dct_1dPsS_.exit, void %for.inc18.preheader.exitStub" [dct.cpp:42]   --->   Operation 25 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%k_load = load i4 %k" [dct.cpp:18]   --->   Operation 26 'load' 'k_load' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.73ns)   --->   "%add_ln42 = add i4 %i_1, i4 1" [dct.cpp:42]   --->   Operation 27 'add' 'add_ln42' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln37 = trunc i4 %add_ln42" [dct.cpp:37]   --->   Operation 28 'trunc' 'trunc_ln37' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.30ns)   --->   "%icmp_ln18 = icmp_eq  i4 %k_load, i4 8" [dct.cpp:18]   --->   Operation 29 'icmp' 'icmp_ln18' <Predicate = (!icmp_ln42)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.02ns)   --->   "%select_ln42 = select i1 %icmp_ln18, i4 0, i4 %k_load" [dct.cpp:42]   --->   Operation 30 'select' 'select_ln42' <Predicate = (!icmp_ln42)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_8_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln37, i3 0" [dct.cpp:22]   --->   Operation 31 'bitconcatenate' 'tmp_8_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.02ns)   --->   "%select_ln42_1 = select i1 %icmp_ln18, i4 %add_ln42, i4 %i_1" [dct.cpp:42]   --->   Operation 32 'select' 'select_ln42_1' <Predicate = (!icmp_ln42)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln24 = trunc i4 %select_ln42_1" [dct.cpp:24]   --->   Operation 33 'trunc' 'trunc_ln24' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln24, i3 0" [dct.cpp:24]   --->   Operation 34 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.18ns)   --->   "%select_ln42_2 = select i1 %icmp_ln18, i6 %tmp_8_cast, i6 %tmp_cast" [dct.cpp:42]   --->   Operation 35 'select' 'select_ln42_2' <Predicate = (!icmp_ln42)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i6 %select_ln42_2" [dct.cpp:42]   --->   Operation 36 'zext' 'zext_ln42' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%in_block_addr = getelementptr i16 %in_block, i64 0, i64 %zext_ln42" [dct.cpp:22]   --->   Operation 37 'getelementptr' 'in_block_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (3.25ns)   --->   "%in_block_load = load i6 %in_block_addr" [dct.cpp:42]   --->   Operation 38 'load' 'in_block_load' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 39 [1/1] (1.18ns)   --->   "%select_ln42_10 = select i1 %icmp_ln18, i6 %tmp_8_cast, i6 %tmp_cast" [dct.cpp:42]   --->   Operation 39 'select' 'select_ln42_10' <Predicate = (!icmp_ln42)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%or_ln42 = or i6 %select_ln42_10, i6 1" [dct.cpp:42]   --->   Operation 40 'or' 'or_ln42' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i6 %or_ln42" [dct.cpp:22]   --->   Operation 41 'zext' 'zext_ln22' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%in_block_addr_1 = getelementptr i16 %in_block, i64 0, i64 %zext_ln22" [dct.cpp:22]   --->   Operation 42 'getelementptr' 'in_block_addr_1' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_1 : Operation 43 [2/2] (3.25ns)   --->   "%in_block_load_1 = load i6 %in_block_addr_1" [dct.cpp:42]   --->   Operation 43 'load' 'in_block_load_1' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 44 [1/1] (1.18ns)   --->   "%select_ln42_11 = select i1 %icmp_ln18, i6 %tmp_8_cast, i6 %tmp_cast" [dct.cpp:42]   --->   Operation 44 'select' 'select_ln42_11' <Predicate = (!icmp_ln42)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%or_ln42_1 = or i6 %select_ln42_11, i6 2" [dct.cpp:42]   --->   Operation 45 'or' 'or_ln42_1' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln22_1 = zext i6 %or_ln42_1" [dct.cpp:22]   --->   Operation 46 'zext' 'zext_ln22_1' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%in_block_addr_2 = getelementptr i16 %in_block, i64 0, i64 %zext_ln22_1" [dct.cpp:22]   --->   Operation 47 'getelementptr' 'in_block_addr_2' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_1 : Operation 48 [2/2] (3.25ns)   --->   "%in_block_load_2 = load i6 %in_block_addr_2" [dct.cpp:42]   --->   Operation 48 'load' 'in_block_load_2' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 49 [1/1] (1.18ns)   --->   "%select_ln42_12 = select i1 %icmp_ln18, i6 %tmp_8_cast, i6 %tmp_cast" [dct.cpp:42]   --->   Operation 49 'select' 'select_ln42_12' <Predicate = (!icmp_ln42)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%or_ln42_2 = or i6 %select_ln42_12, i6 3" [dct.cpp:42]   --->   Operation 50 'or' 'or_ln42_2' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln22_2 = zext i6 %or_ln42_2" [dct.cpp:22]   --->   Operation 51 'zext' 'zext_ln22_2' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%in_block_addr_3 = getelementptr i16 %in_block, i64 0, i64 %zext_ln22_2" [dct.cpp:22]   --->   Operation 52 'getelementptr' 'in_block_addr_3' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_1 : Operation 53 [2/2] (3.25ns)   --->   "%in_block_load_3 = load i6 %in_block_addr_3" [dct.cpp:42]   --->   Operation 53 'load' 'in_block_load_3' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 54 [1/1] (1.18ns)   --->   "%select_ln42_13 = select i1 %icmp_ln18, i6 %tmp_8_cast, i6 %tmp_cast" [dct.cpp:42]   --->   Operation 54 'select' 'select_ln42_13' <Predicate = (!icmp_ln42)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%or_ln42_3 = or i6 %select_ln42_13, i6 4" [dct.cpp:42]   --->   Operation 55 'or' 'or_ln42_3' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln22_3 = zext i6 %or_ln42_3" [dct.cpp:22]   --->   Operation 56 'zext' 'zext_ln22_3' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%in_block_addr_4 = getelementptr i16 %in_block, i64 0, i64 %zext_ln22_3" [dct.cpp:22]   --->   Operation 57 'getelementptr' 'in_block_addr_4' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_1 : Operation 58 [2/2] (3.25ns)   --->   "%in_block_load_4 = load i6 %in_block_addr_4" [dct.cpp:42]   --->   Operation 58 'load' 'in_block_load_4' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 59 [1/1] (1.18ns)   --->   "%select_ln42_14 = select i1 %icmp_ln18, i6 %tmp_8_cast, i6 %tmp_cast" [dct.cpp:42]   --->   Operation 59 'select' 'select_ln42_14' <Predicate = (!icmp_ln42)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%or_ln42_4 = or i6 %select_ln42_14, i6 5" [dct.cpp:42]   --->   Operation 60 'or' 'or_ln42_4' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln22_4 = zext i6 %or_ln42_4" [dct.cpp:22]   --->   Operation 61 'zext' 'zext_ln22_4' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%in_block_addr_5 = getelementptr i16 %in_block, i64 0, i64 %zext_ln22_4" [dct.cpp:22]   --->   Operation 62 'getelementptr' 'in_block_addr_5' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_1 : Operation 63 [2/2] (3.25ns)   --->   "%in_block_load_5 = load i6 %in_block_addr_5" [dct.cpp:42]   --->   Operation 63 'load' 'in_block_load_5' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 64 [1/1] (1.18ns)   --->   "%select_ln42_15 = select i1 %icmp_ln18, i6 %tmp_8_cast, i6 %tmp_cast" [dct.cpp:42]   --->   Operation 64 'select' 'select_ln42_15' <Predicate = (!icmp_ln42)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%or_ln42_5 = or i6 %select_ln42_15, i6 6" [dct.cpp:42]   --->   Operation 65 'or' 'or_ln42_5' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln22_5 = zext i6 %or_ln42_5" [dct.cpp:22]   --->   Operation 66 'zext' 'zext_ln22_5' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%in_block_addr_6 = getelementptr i16 %in_block, i64 0, i64 %zext_ln22_5" [dct.cpp:22]   --->   Operation 67 'getelementptr' 'in_block_addr_6' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_1 : Operation 68 [2/2] (3.25ns)   --->   "%in_block_load_6 = load i6 %in_block_addr_6" [dct.cpp:42]   --->   Operation 68 'load' 'in_block_load_6' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 69 [1/1] (1.18ns)   --->   "%select_ln42_16 = select i1 %icmp_ln18, i6 %tmp_8_cast, i6 %tmp_cast" [dct.cpp:42]   --->   Operation 69 'select' 'select_ln42_16' <Predicate = (!icmp_ln42)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%or_ln42_6 = or i6 %select_ln42_16, i6 7" [dct.cpp:42]   --->   Operation 70 'or' 'or_ln42_6' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln22_6 = zext i6 %or_ln42_6" [dct.cpp:22]   --->   Operation 71 'zext' 'zext_ln22_6' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%in_block_addr_7 = getelementptr i16 %in_block, i64 0, i64 %zext_ln22_6" [dct.cpp:22]   --->   Operation 72 'getelementptr' 'in_block_addr_7' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_1 : Operation 73 [2/2] (3.25ns)   --->   "%in_block_load_7 = load i6 %in_block_addr_7" [dct.cpp:42]   --->   Operation 73 'load' 'in_block_load_7' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%k_cast = zext i4 %select_ln42" [dct.cpp:42]   --->   Operation 74 'zext' 'k_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i4 %select_ln42" [dct.cpp:24]   --->   Operation 75 'zext' 'zext_ln24' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (1.82ns)   --->   "%add_ln24_1 = add i6 %tmp_s, i6 %zext_ln24" [dct.cpp:24]   --->   Operation 76 'add' 'add_ln24_1' <Predicate = (!icmp_ln42)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%dct_coeff_table_0_addr = getelementptr i14 %dct_coeff_table_0, i64 0, i64 %k_cast" [dct.cpp:21]   --->   Operation 77 'getelementptr' 'dct_coeff_table_0_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_1 : Operation 78 [2/2] (2.32ns)   --->   "%dct_coeff_table_0_load = load i3 %dct_coeff_table_0_addr" [dct.cpp:21]   --->   Operation 78 'load' 'dct_coeff_table_0_load' <Predicate = (!icmp_ln42)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 8> <ROM>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%dct_coeff_table_1_addr = getelementptr i15 %dct_coeff_table_1, i64 0, i64 %k_cast" [dct.cpp:21]   --->   Operation 79 'getelementptr' 'dct_coeff_table_1_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_1 : Operation 80 [2/2] (2.32ns)   --->   "%dct_coeff_table_1_load = load i3 %dct_coeff_table_1_addr" [dct.cpp:21]   --->   Operation 80 'load' 'dct_coeff_table_1_load' <Predicate = (!icmp_ln42)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%dct_coeff_table_2_addr = getelementptr i15 %dct_coeff_table_2, i64 0, i64 %k_cast" [dct.cpp:21]   --->   Operation 81 'getelementptr' 'dct_coeff_table_2_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_1 : Operation 82 [2/2] (2.32ns)   --->   "%dct_coeff_table_2_load = load i3 %dct_coeff_table_2_addr" [dct.cpp:21]   --->   Operation 82 'load' 'dct_coeff_table_2_load' <Predicate = (!icmp_ln42)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%dct_coeff_table_3_addr = getelementptr i15 %dct_coeff_table_3, i64 0, i64 %k_cast" [dct.cpp:21]   --->   Operation 83 'getelementptr' 'dct_coeff_table_3_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_1 : Operation 84 [2/2] (2.32ns)   --->   "%dct_coeff_table_3_load = load i3 %dct_coeff_table_3_addr" [dct.cpp:21]   --->   Operation 84 'load' 'dct_coeff_table_3_load' <Predicate = (!icmp_ln42)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%dct_coeff_table_4_addr = getelementptr i15 %dct_coeff_table_4, i64 0, i64 %k_cast" [dct.cpp:21]   --->   Operation 85 'getelementptr' 'dct_coeff_table_4_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_1 : Operation 86 [2/2] (2.32ns)   --->   "%dct_coeff_table_4_load = load i3 %dct_coeff_table_4_addr" [dct.cpp:21]   --->   Operation 86 'load' 'dct_coeff_table_4_load' <Predicate = (!icmp_ln42)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%dct_coeff_table_5_addr = getelementptr i15 %dct_coeff_table_5, i64 0, i64 %k_cast" [dct.cpp:21]   --->   Operation 87 'getelementptr' 'dct_coeff_table_5_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_1 : Operation 88 [2/2] (2.32ns)   --->   "%dct_coeff_table_5_load = load i3 %dct_coeff_table_5_addr" [dct.cpp:21]   --->   Operation 88 'load' 'dct_coeff_table_5_load' <Predicate = (!icmp_ln42)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%dct_coeff_table_6_addr = getelementptr i15 %dct_coeff_table_6, i64 0, i64 %k_cast" [dct.cpp:21]   --->   Operation 89 'getelementptr' 'dct_coeff_table_6_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_1 : Operation 90 [2/2] (2.32ns)   --->   "%dct_coeff_table_6_load = load i3 %dct_coeff_table_6_addr" [dct.cpp:21]   --->   Operation 90 'load' 'dct_coeff_table_6_load' <Predicate = (!icmp_ln42)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%dct_coeff_table_7_addr = getelementptr i15 %dct_coeff_table_7, i64 0, i64 %k_cast" [dct.cpp:21]   --->   Operation 91 'getelementptr' 'dct_coeff_table_7_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_1 : Operation 92 [2/2] (2.32ns)   --->   "%dct_coeff_table_7_load = load i3 %dct_coeff_table_7_addr" [dct.cpp:21]   --->   Operation 92 'load' 'dct_coeff_table_7_load' <Predicate = (!icmp_ln42)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_1 : Operation 93 [1/1] (1.73ns)   --->   "%add_ln18 = add i4 %select_ln42, i4 1" [dct.cpp:18]   --->   Operation 93 'add' 'add_ln18' <Predicate = (!icmp_ln42)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (1.58ns)   --->   "%store_ln18 = store i7 %add_ln42_1, i7 %indvar_flatten" [dct.cpp:18]   --->   Operation 94 'store' 'store_ln18' <Predicate = (!icmp_ln42)> <Delay = 1.58>
ST_1 : Operation 95 [1/1] (1.58ns)   --->   "%store_ln18 = store i4 %select_ln42_1, i4 %i" [dct.cpp:18]   --->   Operation 95 'store' 'store_ln18' <Predicate = (!icmp_ln42)> <Delay = 1.58>
ST_1 : Operation 96 [1/1] (1.58ns)   --->   "%store_ln18 = store i4 %add_ln18, i4 %k" [dct.cpp:18]   --->   Operation 96 'store' 'store_ln18' <Predicate = (!icmp_ln42)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.40>
ST_2 : Operation 97 [1/2] (3.25ns)   --->   "%in_block_load = load i6 %in_block_addr" [dct.cpp:42]   --->   Operation 97 'load' 'in_block_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 98 [1/2] (3.25ns)   --->   "%in_block_load_1 = load i6 %in_block_addr_1" [dct.cpp:42]   --->   Operation 98 'load' 'in_block_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln42_1 = sext i16 %in_block_load_1" [dct.cpp:42]   --->   Operation 99 'sext' 'sext_ln42_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/2] (3.25ns)   --->   "%in_block_load_2 = load i6 %in_block_addr_2" [dct.cpp:42]   --->   Operation 100 'load' 'in_block_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln42_2 = sext i16 %in_block_load_2" [dct.cpp:42]   --->   Operation 101 'sext' 'sext_ln42_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/2] (3.25ns)   --->   "%in_block_load_3 = load i6 %in_block_addr_3" [dct.cpp:42]   --->   Operation 102 'load' 'in_block_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 103 [1/2] (3.25ns)   --->   "%in_block_load_4 = load i6 %in_block_addr_4" [dct.cpp:42]   --->   Operation 103 'load' 'in_block_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln42_4 = sext i16 %in_block_load_4" [dct.cpp:42]   --->   Operation 104 'sext' 'sext_ln42_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/2] (3.25ns)   --->   "%in_block_load_5 = load i6 %in_block_addr_5" [dct.cpp:42]   --->   Operation 105 'load' 'in_block_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 106 [1/2] (3.25ns)   --->   "%in_block_load_6 = load i6 %in_block_addr_6" [dct.cpp:42]   --->   Operation 106 'load' 'in_block_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 107 [1/2] (3.25ns)   --->   "%in_block_load_7 = load i6 %in_block_addr_7" [dct.cpp:42]   --->   Operation 107 'load' 'in_block_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln42_7 = sext i16 %in_block_load_7" [dct.cpp:42]   --->   Operation 108 'sext' 'sext_ln42_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/2] (2.32ns)   --->   "%dct_coeff_table_0_load = load i3 %dct_coeff_table_0_addr" [dct.cpp:21]   --->   Operation 109 'load' 'dct_coeff_table_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 8> <ROM>
ST_2 : Operation 110 [1/2] (2.32ns)   --->   "%dct_coeff_table_1_load = load i3 %dct_coeff_table_1_addr" [dct.cpp:21]   --->   Operation 110 'load' 'dct_coeff_table_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln21 = sext i15 %dct_coeff_table_1_load" [dct.cpp:21]   --->   Operation 111 'sext' 'sext_ln21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln21_1 = mul i29 %sext_ln42_1, i29 %sext_ln21" [dct.cpp:21]   --->   Operation 112 'mul' 'mul_ln21_1' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 113 [1/2] (2.32ns)   --->   "%dct_coeff_table_2_load = load i3 %dct_coeff_table_2_addr" [dct.cpp:21]   --->   Operation 113 'load' 'dct_coeff_table_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln21_1 = sext i15 %dct_coeff_table_2_load" [dct.cpp:21]   --->   Operation 114 'sext' 'sext_ln21_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln21_2 = mul i29 %sext_ln42_2, i29 %sext_ln21_1" [dct.cpp:21]   --->   Operation 115 'mul' 'mul_ln21_2' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 116 [1/2] (2.32ns)   --->   "%dct_coeff_table_3_load = load i3 %dct_coeff_table_3_addr" [dct.cpp:21]   --->   Operation 116 'load' 'dct_coeff_table_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_2 : Operation 117 [1/2] (2.32ns)   --->   "%dct_coeff_table_4_load = load i3 %dct_coeff_table_4_addr" [dct.cpp:21]   --->   Operation 117 'load' 'dct_coeff_table_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln21_3 = sext i15 %dct_coeff_table_4_load" [dct.cpp:21]   --->   Operation 118 'sext' 'sext_ln21_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln21_4 = mul i29 %sext_ln42_4, i29 %sext_ln21_3" [dct.cpp:21]   --->   Operation 119 'mul' 'mul_ln21_4' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 120 [1/2] (2.32ns)   --->   "%dct_coeff_table_5_load = load i3 %dct_coeff_table_5_addr" [dct.cpp:21]   --->   Operation 120 'load' 'dct_coeff_table_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_2 : Operation 121 [1/2] (2.32ns)   --->   "%dct_coeff_table_6_load = load i3 %dct_coeff_table_6_addr" [dct.cpp:21]   --->   Operation 121 'load' 'dct_coeff_table_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_2 : Operation 122 [1/2] (2.32ns)   --->   "%dct_coeff_table_7_load = load i3 %dct_coeff_table_7_addr" [dct.cpp:21]   --->   Operation 122 'load' 'dct_coeff_table_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln24 = sext i15 %dct_coeff_table_7_load" [dct.cpp:24]   --->   Operation 123 'sext' 'sext_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [3/3] (1.05ns) (grouped into DSP with root node add_ln24_6)   --->   "%mul_ln24 = mul i29 %sext_ln42_7, i29 %sext_ln24" [dct.cpp:24]   --->   Operation 124 'mul' 'mul_ln24' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 2.15>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln42 = sext i16 %in_block_load" [dct.cpp:42]   --->   Operation 125 'sext' 'sext_ln42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln42_3 = sext i16 %in_block_load_3" [dct.cpp:42]   --->   Operation 126 'sext' 'sext_ln42_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln42_5 = sext i16 %in_block_load_5" [dct.cpp:42]   --->   Operation 127 'sext' 'sext_ln42_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln42_6 = sext i16 %in_block_load_6" [dct.cpp:42]   --->   Operation 128 'sext' 'sext_ln42_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i14 %dct_coeff_table_0_load" [dct.cpp:21]   --->   Operation 129 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 130 [3/3] (1.05ns) (grouped into DSP with root node add_ln24_2)   --->   "%mul_ln21 = mul i29 %sext_ln42, i29 %zext_ln21" [dct.cpp:21]   --->   Operation 130 'mul' 'mul_ln21' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 131 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln21_1 = mul i29 %sext_ln42_1, i29 %sext_ln21" [dct.cpp:21]   --->   Operation 131 'mul' 'mul_ln21_1' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 132 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln21_2 = mul i29 %sext_ln42_2, i29 %sext_ln21_1" [dct.cpp:21]   --->   Operation 132 'mul' 'mul_ln21_2' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln21_2 = sext i15 %dct_coeff_table_3_load" [dct.cpp:21]   --->   Operation 133 'sext' 'sext_ln21_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 134 [3/3] (1.05ns) (grouped into DSP with root node add_ln24_3)   --->   "%mul_ln21_3 = mul i29 %sext_ln42_3, i29 %sext_ln21_2" [dct.cpp:21]   --->   Operation 134 'mul' 'mul_ln21_3' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 135 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln21_4 = mul i29 %sext_ln42_4, i29 %sext_ln21_3" [dct.cpp:21]   --->   Operation 135 'mul' 'mul_ln21_4' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln21_4 = sext i15 %dct_coeff_table_5_load" [dct.cpp:21]   --->   Operation 136 'sext' 'sext_ln21_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 137 [3/3] (1.05ns) (grouped into DSP with root node add_ln24_5)   --->   "%mul_ln21_5 = mul i29 %sext_ln42_5, i29 %sext_ln21_4" [dct.cpp:21]   --->   Operation 137 'mul' 'mul_ln21_5' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln21_5 = sext i15 %dct_coeff_table_6_load" [dct.cpp:21]   --->   Operation 138 'sext' 'sext_ln21_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 139 [3/3] (1.05ns) (grouped into DSP with root node add_ln24_7)   --->   "%mul_ln21_6 = mul i29 %sext_ln42_6, i29 %sext_ln21_5" [dct.cpp:21]   --->   Operation 139 'mul' 'mul_ln21_6' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 140 [2/3] (1.05ns) (grouped into DSP with root node add_ln24_6)   --->   "%mul_ln24 = mul i29 %sext_ln42_7, i29 %sext_ln24" [dct.cpp:24]   --->   Operation 140 'mul' 'mul_ln24' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.15>
ST_4 : Operation 141 [2/3] (1.05ns) (grouped into DSP with root node add_ln24_2)   --->   "%mul_ln21 = mul i29 %sext_ln42, i29 %zext_ln21" [dct.cpp:21]   --->   Operation 141 'mul' 'mul_ln21' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 142 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln21_1 = mul i29 %sext_ln42_1, i29 %sext_ln21" [dct.cpp:21]   --->   Operation 142 'mul' 'mul_ln21_1' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 143 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln21_2 = mul i29 %sext_ln42_2, i29 %sext_ln21_1" [dct.cpp:21]   --->   Operation 143 'mul' 'mul_ln21_2' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 144 [2/3] (1.05ns) (grouped into DSP with root node add_ln24_3)   --->   "%mul_ln21_3 = mul i29 %sext_ln42_3, i29 %sext_ln21_2" [dct.cpp:21]   --->   Operation 144 'mul' 'mul_ln21_3' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 145 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln21_4 = mul i29 %sext_ln42_4, i29 %sext_ln21_3" [dct.cpp:21]   --->   Operation 145 'mul' 'mul_ln21_4' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 146 [2/3] (1.05ns) (grouped into DSP with root node add_ln24_5)   --->   "%mul_ln21_5 = mul i29 %sext_ln42_5, i29 %sext_ln21_4" [dct.cpp:21]   --->   Operation 146 'mul' 'mul_ln21_5' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 147 [2/3] (1.05ns) (grouped into DSP with root node add_ln24_7)   --->   "%mul_ln21_6 = mul i29 %sext_ln42_6, i29 %sext_ln21_5" [dct.cpp:21]   --->   Operation 147 'mul' 'mul_ln21_6' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 148 [1/3] (0.00ns) (grouped into DSP with root node add_ln24_6)   --->   "%mul_ln24 = mul i29 %sext_ln42_7, i29 %sext_ln24" [dct.cpp:24]   --->   Operation 148 'mul' 'mul_ln24' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 149 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln24_6 = add i29 %mul_ln24, i29 4096" [dct.cpp:24]   --->   Operation 149 'add' 'add_ln24_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 4.20>
ST_5 : Operation 150 [1/3] (0.00ns) (grouped into DSP with root node add_ln24_2)   --->   "%mul_ln21 = mul i29 %sext_ln42, i29 %zext_ln21" [dct.cpp:21]   --->   Operation 150 'mul' 'mul_ln21' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 151 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln21_1 = mul i29 %sext_ln42_1, i29 %sext_ln21" [dct.cpp:21]   --->   Operation 151 'mul' 'mul_ln21_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 152 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln21_2 = mul i29 %sext_ln42_2, i29 %sext_ln21_1" [dct.cpp:21]   --->   Operation 152 'mul' 'mul_ln21_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 153 [1/3] (0.00ns) (grouped into DSP with root node add_ln24_3)   --->   "%mul_ln21_3 = mul i29 %sext_ln42_3, i29 %sext_ln21_2" [dct.cpp:21]   --->   Operation 153 'mul' 'mul_ln21_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 154 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln21_4 = mul i29 %sext_ln42_4, i29 %sext_ln21_3" [dct.cpp:21]   --->   Operation 154 'mul' 'mul_ln21_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 155 [1/3] (0.00ns) (grouped into DSP with root node add_ln24_5)   --->   "%mul_ln21_5 = mul i29 %sext_ln42_5, i29 %sext_ln21_4" [dct.cpp:21]   --->   Operation 155 'mul' 'mul_ln21_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 156 [1/3] (0.00ns) (grouped into DSP with root node add_ln24_7)   --->   "%mul_ln21_6 = mul i29 %sext_ln42_6, i29 %sext_ln21_5" [dct.cpp:21]   --->   Operation 156 'mul' 'mul_ln21_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 157 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln24_2 = add i29 %mul_ln21_1, i29 %mul_ln21" [dct.cpp:24]   --->   Operation 157 'add' 'add_ln24_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 158 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln24_3 = add i29 %mul_ln21_2, i29 %mul_ln21_3" [dct.cpp:24]   --->   Operation 158 'add' 'add_ln24_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 159 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln24_5 = add i29 %mul_ln21_4, i29 %mul_ln21_5" [dct.cpp:24]   --->   Operation 159 'add' 'add_ln24_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 160 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln24_6 = add i29 %mul_ln24, i29 4096" [dct.cpp:24]   --->   Operation 160 'add' 'add_ln24_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 161 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln24_7 = add i29 %add_ln24_6, i29 %mul_ln21_6" [dct.cpp:24]   --->   Operation 161 'add' 'add_ln24_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 4.56>
ST_6 : Operation 162 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln24_2 = add i29 %mul_ln21_1, i29 %mul_ln21" [dct.cpp:24]   --->   Operation 162 'add' 'add_ln24_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 163 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln24_3 = add i29 %mul_ln21_2, i29 %mul_ln21_3" [dct.cpp:24]   --->   Operation 163 'add' 'add_ln24_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 164 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln24_5 = add i29 %mul_ln21_4, i29 %mul_ln21_5" [dct.cpp:24]   --->   Operation 164 'add' 'add_ln24_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 165 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln24_7 = add i29 %add_ln24_6, i29 %mul_ln21_6" [dct.cpp:24]   --->   Operation 165 'add' 'add_ln24_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 166 [1/1] (2.46ns)   --->   "%add_ln24_8 = add i29 %add_ln24_7, i29 %add_ln24_5" [dct.cpp:24]   --->   Operation 166 'add' 'add_ln24_8' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.28>
ST_7 : Operation 167 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln24_4 = add i29 %add_ln24_3, i29 %add_ln24_2" [dct.cpp:24]   --->   Operation 167 'add' 'add_ln24_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.14> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 168 [1/1] (4.28ns) (root node of TernaryAdder)   --->   "%add_ln24 = add i29 %add_ln24_8, i29 %add_ln24_4" [dct.cpp:24]   --->   Operation 168 'add' 'add_ln24' <Predicate = true> <Delay = 4.28> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.14> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 169 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln24, i32 13, i32 28" [dct.cpp:24]   --->   Operation 169 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 178 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 178 'ret' 'ret_ln0' <Predicate = (icmp_ln42)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 170 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Row_DCT_Loop_DCT_Outer_Loop_str"   --->   Operation 170 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 171 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 171 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 172 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 172 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln24_1 = zext i6 %add_ln24_1" [dct.cpp:24]   --->   Operation 173 'zext' 'zext_ln24_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 174 [1/1] (0.00ns)   --->   "%row_outbuf_addr = getelementptr i16 %row_outbuf, i64 0, i64 %zext_ln24_1" [dct.cpp:24]   --->   Operation 174 'getelementptr' 'row_outbuf_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 175 [1/1] (0.00ns)   --->   "%specloopname_ln9 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [dct.cpp:9]   --->   Operation 175 'specloopname' 'specloopname_ln9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 176 [1/1] (3.25ns)   --->   "%store_ln24 = store i16 %trunc_ln, i6 %row_outbuf_addr" [dct.cpp:24]   --->   Operation 176 'store' 'store_ln24' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_8 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln18 = br void %DCT_Inner_Loop.i" [dct.cpp:18]   --->   Operation 177 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 6.18ns
The critical path consists of the following:
	'alloca' operation ('i') [12]  (0 ns)
	'load' operation ('i', dct.cpp:22) on local variable 'i' [19]  (0 ns)
	'add' operation ('add_ln42', dct.cpp:42) [29]  (1.74 ns)
	'select' operation ('select_ln42_2', dct.cpp:42) [39]  (1.19 ns)
	'getelementptr' operation ('in_block_addr', dct.cpp:22) [41]  (0 ns)
	'load' operation ('in_block_load', dct.cpp:42) on array 'in_block' [42]  (3.25 ns)

 <State 2>: 5.4ns
The critical path consists of the following:
	'load' operation ('in_block_load_1', dct.cpp:42) on array 'in_block' [48]  (3.25 ns)
	'mul' operation of DSP[100] ('mul_ln21_1', dct.cpp:21) [100]  (2.15 ns)

 <State 3>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[100] ('mul_ln21_1', dct.cpp:21) [100]  (2.15 ns)

 <State 4>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[100] ('mul_ln21_1', dct.cpp:21) [100]  (2.15 ns)

 <State 5>: 4.2ns
The critical path consists of the following:
	'add' operation of DSP[129] ('add_ln24_6', dct.cpp:24) [129]  (2.1 ns)
	'add' operation of DSP[130] ('add_ln24_7', dct.cpp:24) [130]  (2.1 ns)

 <State 6>: 4.56ns
The critical path consists of the following:
	'add' operation of DSP[128] ('add_ln24_5', dct.cpp:24) [128]  (2.1 ns)
	'add' operation ('add_ln24_8', dct.cpp:24) [131]  (2.46 ns)

 <State 7>: 4.28ns
The critical path consists of the following:
	'add' operation ('add_ln24_4', dct.cpp:24) [127]  (0 ns)
	'add' operation ('add_ln24', dct.cpp:24) [132]  (4.28 ns)

 <State 8>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('row_outbuf_addr', dct.cpp:24) [91]  (0 ns)
	'store' operation ('store_ln24', dct.cpp:24) of variable 'trunc_ln', dct.cpp:24 on array 'row_outbuf' [134]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
