<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [Openocd-development] i.MX21+OpenOCD+gdb
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/openocd-development/2008-December/index.html" >
   <LINK REL="made" HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-development%5D%20i.MX21%2BOpenOCD%2Bgdb&In-Reply-To=%3Cf4870a500812051241x6d60301bl541aeb550d07b6bc%40mail.gmail.com%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="003921.html">
   <LINK REL="Next"  HREF="003935.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[Openocd-development] i.MX21+OpenOCD+gdb</H1>
    <B>Rahul Balani</B> 
    <A HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-development%5D%20i.MX21%2BOpenOCD%2Bgdb&In-Reply-To=%3Cf4870a500812051241x6d60301bl541aeb550d07b6bc%40mail.gmail.com%3E"
       TITLE="[Openocd-development] i.MX21+OpenOCD+gdb">rahulb at ee.ucla.edu
       </A><BR>
    <I>Fri Dec  5 21:41:42 CET 2008</I>
    <P><UL>
        <LI>Previous message: <A HREF="003921.html">[Openocd-development] i.MX21+OpenOCD+gdb
</A></li>
        <LI>Next message: <A HREF="003935.html">[Openocd-development] i.MX21+OpenOCD+gdb
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#3930">[ date ]</a>
              <a href="thread.html#3930">[ thread ]</a>
              <a href="subject.html#3930">[ subject ]</a>
              <a href="author.html#3930">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>&gt;<i> When you use &quot;reset halt&quot; - OpenOCD stops the CPU at the reset vector, ie:
</I>&gt;<i> 0x00000000
</I>&gt;<i> (or 0xffff0000 depends on the chip)
</I>&gt;<i>
</I>&gt;<i> thus, you cannot access sdram until you use a series of     &quot;mww ADDRESS
</I>&gt;<i> DATA&quot;
</I>&gt;<i> to configure the sdram, and example of this can be found in
</I>&gt;<i>
</I>&gt;<i>   ${INSTALLDIR}/lib/board
</I>&gt;<i>         - at91rm9200-dk.cfg
</I>&gt;<i>         - eir.cfg
</I>&gt;<i>         - hammer.cfg
</I>&gt;<i>
</I>&gt;<i> What is missing is the one for your board.
</I>

I understand that if I use &quot;reset halt&quot; and then try to access any part of
SDRAM without initializing it using mww commands, I will get a write abort.
But, the log in my previous post just showed how openocd crashed right after
issuing &quot;reset halt&quot;. I did not even _try_ to access SDRAM through the .cfg
script, gdb or telnet interface! So, the point is that the target could not
be halted right after reset. I read the &quot;reset config&quot; section from the
openocd manual and will look into the i.mx21 and the board (CSB735)
reference manual to see if I can find something about srst and trst signals
for the processor or the board. BTW, is the Olimex ARM-USB-OCD schematic
available online?


&gt;<i>
</I>&gt;<i> =======================
</I>&gt;<i>
</I>&gt;<i> rahul&gt; (gdb) set *(0xC0200000)=5
</I>&gt;<i> rauhl&gt; [above does not work]
</I>&gt;<i>
</I>&gt;<i> Don't forget the &quot;mon mww 0xc0200000 5&quot;
</I>&gt;<i>
</I>
Yes, I tried this command and it worked, however the &quot;set&quot; or the &quot;load&quot;
commands from gdb do not work. See the log snippet below:

(gdb) mon resume
(gdb) mon halt
target state: halted
target halted in ARM state due to debug-request, current mode: Supervisor
cpsr: 0x600000d3 pc: 0xc8025c28
MMU: disabled, D-Cache: disabled, I-Cache: enabled
(gdb) mon mww 0xC0200000 2
(gdb) set *(0xC0200004)=3
Cannot access memory at address 0xc0200004
(gdb) mon mww 0xC0200004 2
(gdb) mon resume

I was able to verify from the serial console (see below) that correct values
were written into the above memory locations using mww commands.

uMON&gt;dm
0xC0200000
c0200000: 02 00 00 00 02 00 00 00   31 4c 4c ce 33 c4 ec ec
........1LL.3...
c0200010: 33 ec cc ed 33 4c cc c4   33 cc dc cc 33 cc cc cc
3...3L..3...3...
c0200020: 33 cc cc cc 33 c8 cc cc   33 cc cc c8 33 cc cc cc
3...3...3...3...
uMON&gt;

Can you please send me an openocd log file showing a successful set/load
into memory using gdb? I want to see the format of X-packets sent and the
openocd response. Maybe its a memory map problem that makes gdb send the
address as 0x0 instead of 0xC0200000.

Thanks,
Rahul.


&gt;<i> Hmm, can you try other memory locations.
</I>&gt;<i> ie: the UART....
</I>&gt;<i>
</I>&gt;<i> you should be able to write to the data register and see a byte come out on
</I>&gt;<i> (hyperterm) or type a key on (hyperterm) and see the RXREADY bit set to
</I>&gt;<i> true, and if  you display the rx data register, then display the status bit
</I>&gt;<i> again - the RX READY should go away.
</I>&gt;<i>
</I>&gt;<i> ====
</I>&gt;<i> end
</I>&gt;<i> ====
</I>&gt;<i>
</I>&gt;<i> -Duane.
</I>&gt;<i>
</I>&gt;<i>
</I>&gt;<i>
</I>-------------- next part --------------
An HTML attachment was scrubbed...
URL: &lt;<A HREF="https://lists.berlios.de/pipermail/openocd-development/attachments/20081205/e3b5d43c/attachment.html">https://lists.berlios.de/pipermail/openocd-development/attachments/20081205/e3b5d43c/attachment.html</A>&gt;
</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="003921.html">[Openocd-development] i.MX21+OpenOCD+gdb
</A></li>
	<LI>Next message: <A HREF="003935.html">[Openocd-development] i.MX21+OpenOCD+gdb
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#3930">[ date ]</a>
              <a href="thread.html#3930">[ thread ]</a>
              <a href="subject.html#3930">[ subject ]</a>
              <a href="author.html#3930">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/openocd-development">More information about the Openocd-development
mailing list</a><br>
</body></html>
