INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cenema/Desktop/Xilinx_Projects/Assignment1/Assignment1/Assignment1.srcs/sources_1/imports/new/cBits_comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nBits_comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cenema/Desktop/Xilinx_Projects/Assignment1/Assignment1/Assignment1.srcs/sources_1/new/dFlipFlop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dFlipFlop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cenema/Desktop/Xilinx_Projects/Assignment1/Assignment1/Assignment1.srcs/sources_1/new/decoder2x4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder2x4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cenema/Desktop/Xilinx_Projects/Assignment1/Assignment1/Assignment1.srcs/sources_1/new/fourBit_adderSubstractor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module n_adderSubstractor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cenema/Desktop/Xilinx_Projects/Assignment1/Assignment1/Assignment1.srcs/sources_1/imports/new/nBits_up_down_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nBits_up_down_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cenema/Desktop/Xilinx_Projects/Assignment1/Assignment1/Assignment1.srcs/sources_1/new/n_2x1mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module n_2x1mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cenema/Desktop/Xilinx_Projects/Assignment1/Assignment1/Assignment1.srcs/sources_1/imports/new/n_clockDivider.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module n_clockDivider
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cenema/Desktop/Xilinx_Projects/Assignment1/Assignment1/Assignment1.srcs/sources_1/new/n_k2ProcessorV1_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module n_k2ProcessorV1_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cenema/Desktop/Xilinx_Projects/Assignment1/Assignment1/Assignment1.srcs/sources_1/new/n_pc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module n_pc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cenema/Desktop/Xilinx_Projects/Assignment1/Assignment1/Assignment1.srcs/sources_1/new/n_register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module n_register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cenema/Desktop/Xilinx_Projects/Assignment1/Assignment1/Assignment1.srcs/sources_1/new/n_upCounterWithLoad.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module n_upCounterWithLoad
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cenema/Desktop/Xilinx_Projects/Assignment1/Assignment1/Assignment1.srcs/sources_1/new/rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cenema/Desktop/Xilinx_Projects/Assignment1/Assignment1/Assignment1.srcs/sources_1/new/slicer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slicer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cenema/Desktop/Xilinx_Projects/Assignment1/Assignment1/Assignment1.srcs/sim_1/new/n_k2ProcessorV1_0_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module n_k2ProcessorV1_0_sim
WARNING: [VRFC 10-1581] illegal format specifier \ for display [/home/cenema/Desktop/Xilinx_Projects/Assignment1/Assignment1/Assignment1.srcs/sim_1/new/n_k2ProcessorV1_0_sim.sv:69]
WARNING: [VRFC 10-1581] illegal format specifier \ for display [/home/cenema/Desktop/Xilinx_Projects/Assignment1/Assignment1/Assignment1.srcs/sim_1/new/n_k2ProcessorV1_0_sim.sv:73]
WARNING: [VRFC 10-1581] illegal format specifier \ for display [/home/cenema/Desktop/Xilinx_Projects/Assignment1/Assignment1/Assignment1.srcs/sim_1/new/n_k2ProcessorV1_0_sim.sv:75]
WARNING: [VRFC 10-1581] illegal format specifier \ for display [/home/cenema/Desktop/Xilinx_Projects/Assignment1/Assignment1/Assignment1.srcs/sim_1/new/n_k2ProcessorV1_0_sim.sv:77]
WARNING: [VRFC 10-1581] illegal format specifier \ for display [/home/cenema/Desktop/Xilinx_Projects/Assignment1/Assignment1/Assignment1.srcs/sim_1/new/n_k2ProcessorV1_0_sim.sv:79]
WARNING: [VRFC 10-1581] illegal format specifier \ for display [/home/cenema/Desktop/Xilinx_Projects/Assignment1/Assignment1/Assignment1.srcs/sim_1/new/n_k2ProcessorV1_0_sim.sv:81]
WARNING: [VRFC 10-1581] illegal format specifier \ for display [/home/cenema/Desktop/Xilinx_Projects/Assignment1/Assignment1/Assignment1.srcs/sim_1/new/n_k2ProcessorV1_0_sim.sv:83]
WARNING: [VRFC 10-1581] illegal format specifier \ for display [/home/cenema/Desktop/Xilinx_Projects/Assignment1/Assignment1/Assignment1.srcs/sim_1/new/n_k2ProcessorV1_0_sim.sv:85]
WARNING: [VRFC 10-1581] illegal format specifier \ for display [/home/cenema/Desktop/Xilinx_Projects/Assignment1/Assignment1/Assignment1.srcs/sim_1/new/n_k2ProcessorV1_0_sim.sv:87]
WARNING: [VRFC 10-1581] illegal format specifier \ for display [/home/cenema/Desktop/Xilinx_Projects/Assignment1/Assignment1/Assignment1.srcs/sim_1/new/n_k2ProcessorV1_0_sim.sv:89]
WARNING: [VRFC 10-1581] illegal format specifier \ for display [/home/cenema/Desktop/Xilinx_Projects/Assignment1/Assignment1/Assignment1.srcs/sim_1/new/n_k2ProcessorV1_0_sim.sv:91]
WARNING: [VRFC 10-1581] illegal format specifier \ for display [/home/cenema/Desktop/Xilinx_Projects/Assignment1/Assignment1/Assignment1.srcs/sim_1/new/n_k2ProcessorV1_0_sim.sv:93]
WARNING: [VRFC 10-1581] illegal format specifier \ for display [/home/cenema/Desktop/Xilinx_Projects/Assignment1/Assignment1/Assignment1.srcs/sim_1/new/n_k2ProcessorV1_0_sim.sv:95]
WARNING: [VRFC 10-1581] illegal format specifier \ for display [/home/cenema/Desktop/Xilinx_Projects/Assignment1/Assignment1/Assignment1.srcs/sim_1/new/n_k2ProcessorV1_0_sim.sv:97]
WARNING: [VRFC 10-1581] illegal format specifier \ for display [/home/cenema/Desktop/Xilinx_Projects/Assignment1/Assignment1/Assignment1.srcs/sim_1/new/n_k2ProcessorV1_0_sim.sv:99]
WARNING: [VRFC 10-1581] illegal format specifier \ for display [/home/cenema/Desktop/Xilinx_Projects/Assignment1/Assignment1/Assignment1.srcs/sim_1/new/n_k2ProcessorV1_0_sim.sv:101]
WARNING: [VRFC 10-1581] illegal format specifier \ for display [/home/cenema/Desktop/Xilinx_Projects/Assignment1/Assignment1/Assignment1.srcs/sim_1/new/n_k2ProcessorV1_0_sim.sv:103]
WARNING: [VRFC 10-1581] illegal format specifier \ for display [/home/cenema/Desktop/Xilinx_Projects/Assignment1/Assignment1/Assignment1.srcs/sim_1/new/n_k2ProcessorV1_0_sim.sv:105]
WARNING: [VRFC 10-1581] illegal format specifier \ for display [/home/cenema/Desktop/Xilinx_Projects/Assignment1/Assignment1/Assignment1.srcs/sim_1/new/n_k2ProcessorV1_0_sim.sv:107]
WARNING: [VRFC 10-1581] illegal format specifier \ for display [/home/cenema/Desktop/Xilinx_Projects/Assignment1/Assignment1/Assignment1.srcs/sim_1/new/n_k2ProcessorV1_0_sim.sv:109]
WARNING: [VRFC 10-1581] illegal format specifier \ for display [/home/cenema/Desktop/Xilinx_Projects/Assignment1/Assignment1/Assignment1.srcs/sim_1/new/n_k2ProcessorV1_0_sim.sv:111]
